Analysis & Synthesis report for IT_LAB_9
Thu Apr 14 17:29:05 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|m_next
 11. State Machine - |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|m_state
 12. State Machine - |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|i_next
 13. State Machine - |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|i_state
 14. State Machine - |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
 15. State Machine - |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
 16. State Machine - |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
 17. Registers Protected by Synthesis
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Registers Packed Into Inferred Megafunctions
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_fifo_module:the_PD_LAB_9_dma_0_fifo_module|PD_LAB_9_dma_0_fifo_module_fifo_ram_module:PD_LAB_9_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated
 25. Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo
 26. Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated
 27. Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|a_graycounter_fu6:rdptr_g1p
 28. Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|a_graycounter_bcc:wrptr_g1p
 29. Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram
 30. Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|dffpipe_3dc:rdaclr
 31. Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_0ol:rs_dgwp
 32. Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14
 33. Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|dffpipe_3dc:wraclr
 34. Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|dffpipe_gd9:ws_brp
 35. Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|dffpipe_gd9:ws_bwp
 36. Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_1ol:ws_dgrp
 37. Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18
 38. Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 39. Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 40. Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 41. Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 42. Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 43. Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 44. Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 45. Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 46. Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 47. Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 48. Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 49. Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 50. Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0
 51. Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_cmd_demux:cmd_demux
 52. Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 53. Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_cmd_demux_001:rsp_demux
 54. Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_cmd_demux_001:rsp_demux_001
 55. Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_rsp_demux_002:rsp_demux_002
 56. Source assignments for top:u1|PD_LAB_9:u4|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 57. Source assignments for top:u1|PD_LAB_9:u4|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 58. Source assignments for sld_signaltap:auto_signaltap_0
 59. Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated
 60. Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated
 61. Parameter Settings for User Entity Instance: top:u1
 62. Parameter Settings for User Entity Instance: top:u1|clock:u1|PLL:u1|PLL_0002:pll_inst|altera_pll:altera_pll_i
 63. Parameter Settings for User Entity Instance: top:u1|timer:u2|counter:u0
 64. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_fifo_module:the_PD_LAB_9_dma_0_fifo_module|PD_LAB_9_dma_0_fifo_module_fifo_ram_module:PD_LAB_9_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component
 65. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo
 66. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0
 67. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
 68. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
 69. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
 70. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
 71. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 72. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 73. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 74. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 75. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 76. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 77. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
 78. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 79. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 80. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
 81. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 82. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
 83. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 84. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_sc_fifo:fifo
 85. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p
 86. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b
 87. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_packets_to_master:transacto
 88. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
 89. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_reset_controller:rst_controller
 90. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 91. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 92. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_pll_0:pll_0|altera_pll:altera_pll_i
 93. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator
 94. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator
 95. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator
 96. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator
 97. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator
 98. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent
 99. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_0_read_master_agent
100. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_0_control_port_slave_agent
101. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_0_control_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor
102. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo
103. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent
104. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
105. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo
106. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent
107. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
108. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo
109. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo
110. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_router:router|PD_LAB_9_mm_interconnect_0_router_default_decode:the_default_decode
111. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_router_001:router_001|PD_LAB_9_mm_interconnect_0_router_001_default_decode:the_default_decode
112. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_router_002:router_002|PD_LAB_9_mm_interconnect_0_router_002_default_decode:the_default_decode
113. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_router_002:router_003|PD_LAB_9_mm_interconnect_0_router_002_default_decode:the_default_decode
114. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_router_004:router_004|PD_LAB_9_mm_interconnect_0_router_004_default_decode:the_default_decode
115. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter
116. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter
117. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
118. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb
119. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
120. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
121. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
122. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter
123. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
124. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter
125. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
126. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
127. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002
128. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator
129. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_in_translator
130. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|altera_reset_controller:rst_controller
131. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
132. Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
133. Parameter Settings for User Entity Instance: top:u1|pixelgen:u3
134. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
135. Parameter Settings for Inferred Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0
136. Parameter Settings for Inferred Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0
137. dcfifo Parameter Settings by Entity Instance
138. altsyncram Parameter Settings by Entity Instance
139. Port Connectivity Checks: "top:u1|PD_LAB_9:u4|altera_reset_controller:rst_controller"
140. Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_in_translator"
141. Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator"
142. Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter"
143. Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
144. Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter"
145. Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
146. Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
147. Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_router_004:router_004|PD_LAB_9_mm_interconnect_0_router_004_default_decode:the_default_decode"
148. Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_router_002:router_002|PD_LAB_9_mm_interconnect_0_router_002_default_decode:the_default_decode"
149. Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_router_001:router_001|PD_LAB_9_mm_interconnect_0_router_001_default_decode:the_default_decode"
150. Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_router:router|PD_LAB_9_mm_interconnect_0_router_default_decode:the_default_decode"
151. Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo"
152. Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo"
153. Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent"
154. Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo"
155. Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent"
156. Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo"
157. Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_0_control_port_slave_agent"
158. Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_0_read_master_agent"
159. Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent"
160. Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator"
161. Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator"
162. Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator"
163. Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator"
164. Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator"
165. Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_pll_0:pll_0|altera_pll:altera_pll_i"
166. Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|PD_LAB_9_new_sdram_controller_0_input_efifo_module:the_PD_LAB_9_new_sdram_controller_0_input_efifo_module"
167. Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
168. Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_reset_controller:rst_controller"
169. Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_sc_fifo:fifo"
170. Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
171. Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
172. Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
173. Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
174. Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer"
175. Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer"
176. Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer"
177. Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
178. Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
179. Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"
180. Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
181. Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_fifo_module:the_PD_LAB_9_dma_0_fifo_module|PD_LAB_9_dma_0_fifo_module_fifo_ram_module:PD_LAB_9_dma_0_fifo_module_fifo_ram"
182. Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_read_data_mux:the_PD_LAB_9_dma_0_read_data_mux"
183. Port Connectivity Checks: "top:u1|PD_LAB_9:u4"
184. Port Connectivity Checks: "top:u1|clock:u1"
185. Signal Tap Logic Analyzer Settings
186. Post-Synthesis Netlist Statistics for Top Partition
187. Elapsed Time Per Partition
188. Connections to In-System Debugging Instance "auto_signaltap_0"
189. Analysis & Synthesis Messages
190. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Apr 14 17:29:04 2022           ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Revision Name                   ; IT_LAB_9                                        ;
; Top-level Entity Name           ; IT_LAB_9                                        ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 3264                                            ;
; Total pins                      ; 168                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 29,568                                          ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 2                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; IT_LAB_9           ; IT_LAB_9           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; 4                  ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                  ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                 ; Library     ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ROM_640p.v                                                                                        ; yes             ; User Wizard-Generated File                   ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/ROM_640p.v                                                                                        ;             ;
; PD_LAB_9/synthesis/PD_LAB_9.v                                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/PD_LAB_9.v                                                                     ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/altera_reset_controller.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_reset_controller.v                                           ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/altera_reset_synchronizer.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_reset_synchronizer.v                                         ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_1.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_1.v                                        ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/altera_merlin_slave_translator.sv                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_merlin_slave_translator.sv                                   ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/altera_merlin_master_translator.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_merlin_master_translator.sv                                  ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0.v                                        ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_avalon_st_adapter_002.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_avalon_st_adapter_002.v                  ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_avalon_st_adapter.v                      ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/altera_merlin_width_adapter.sv                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_merlin_width_adapter.sv                                      ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                 ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_rsp_mux_001.sv                           ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/altera_merlin_arbitrator.sv                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_merlin_arbitrator.sv                                         ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_rsp_mux.sv                               ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_rsp_demux_002.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_rsp_demux_002.sv                         ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_cmd_mux_002.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_cmd_mux_002.sv                           ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_cmd_mux.sv                               ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_cmd_demux_001.sv                         ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_cmd_demux.sv                             ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/altera_merlin_burst_adapter.sv                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_merlin_burst_adapter.sv                                      ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                               ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/altera_avalon_st_pipeline_base.v                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_avalon_st_pipeline_base.v                                    ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/altera_merlin_traffic_limiter.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_merlin_traffic_limiter.sv                                    ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/altera_avalon_sc_fifo.v                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_avalon_sc_fifo.v                                             ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_router_004.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_router_004.sv                            ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_router_002.sv                            ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_router_001.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_router_001.sv                            ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_router.sv                                ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/altera_merlin_slave_agent.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_merlin_slave_agent.sv                                        ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/altera_merlin_master_agent.sv                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_merlin_master_agent.sv                                       ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/PD_LAB_9_pll_0.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_pll_0.v                                                    ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/PD_LAB_9_pio_0.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_pio_0.v                                                    ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/PD_LAB_9_new_sdram_controller_0.v                                   ; yes             ; User Verilog HDL File                        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_new_sdram_controller_0.v                                   ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/PD_LAB_9_master_0.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_master_0.v                                                 ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/PD_LAB_9_master_0_p2b_adapter.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_master_0_p2b_adapter.sv                                    ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/PD_LAB_9_master_0_b2p_adapter.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_master_0_b2p_adapter.sv                                    ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/altera_avalon_packets_to_master.v                                   ; yes             ; User Verilog HDL File                        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_avalon_packets_to_master.v                                   ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                                 ; yes             ; User Verilog HDL File                        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                                 ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                                 ; yes             ; User Verilog HDL File                        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                                 ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/PD_LAB_9_master_0_timing_adt.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_master_0_timing_adt.sv                                     ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/altera_avalon_st_jtag_interface.v                                   ; yes             ; User Verilog HDL File                        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_avalon_st_jtag_interface.v                                   ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/altera_jtag_dc_streaming.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_jtag_dc_streaming.v                                          ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/altera_jtag_sld_node.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_jtag_sld_node.v                                              ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/altera_jtag_streaming.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_jtag_streaming.v                                             ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/altera_avalon_st_clock_crosser.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_avalon_st_clock_crosser.v                                    ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/altera_std_synchronizer_nocut.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_std_synchronizer_nocut.v                                     ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/altera_avalon_st_idle_remover.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_avalon_st_idle_remover.v                                     ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/altera_avalon_st_idle_inserter.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_avalon_st_idle_inserter.v                                    ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/PD_LAB_9_fifo_0.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_fifo_0.v                                                   ; PD_LAB_9    ;
; PD_LAB_9/synthesis/submodules/PD_LAB_9_dma_0.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_dma_0.v                                                    ; PD_LAB_9    ;
; ../source/pixelgen.sv                                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/pixelgen.sv                                                                                        ;             ;
; ../source/top.sv                                                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/top.sv                                                                                             ;             ;
; ../source/timer.sv                                                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/timer.sv                                                                                           ;             ;
; ../source/reset.sv                                                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/reset.sv                                                                                           ;             ;
; ../source/IT_LAB_9.v                                                                              ; yes             ; User Verilog HDL File                        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v                                                                                         ;             ;
; ../source/counter.sv                                                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/counter.sv                                                                                         ;             ;
; ../source/clock.sv                                                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/clock.sv                                                                                           ;             ;
; ../source/PLL_quartus_files/PLL.v                                                                 ; yes             ; User Wizard-Generated File                   ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/PLL_quartus_files/PLL.v                                                                            ; PLL         ;
; ../source/PLL_quartus_files/PLL/PLL_0002.v                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/PLL_quartus_files/PLL/PLL_0002.v                                                                   ; PLL         ;
; /users/idtti/onedrive/desktop/ecen_3763/lab_wk_9/source/params.svh                                ; yes             ; Auto-Found Unspecified File                  ; /users/idtti/onedrive/desktop/ecen_3763/lab_wk_9/source/params.svh                                                                                           ;             ;
; altera_pll.v                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v                                                                                               ;             ;
; lpm_ram_dp.tdf                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf                                                                                             ;             ;
; altdpram.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                                               ;             ;
; lpm_mux.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                ;             ;
; lpm_decode.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                             ;             ;
; aglobal201.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                             ;             ;
; altdpram.tdf                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                               ;             ;
; memmodes.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                             ;             ;
; a_hdffe.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                ;             ;
; a_rdenreg.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                              ;             ;
; alt_le_rden_reg.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                        ;             ;
; altsyncram.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                             ;             ;
; altsyncram.tdf                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                             ;             ;
; stratix_ram_block.inc                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                      ;             ;
; altrom.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altrom.inc                                                                                                 ;             ;
; altram.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altram.inc                                                                                                 ;             ;
; db/altsyncram_hm02.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/altsyncram_hm02.tdf                                                                            ;             ;
; dcfifo.tdf                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf                                                                                                 ;             ;
; lpm_counter.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                            ;             ;
; lpm_add_sub.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                            ;             ;
; a_graycounter.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/a_graycounter.inc                                                                                          ;             ;
; a_fefifo.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/a_fefifo.inc                                                                                               ;             ;
; a_gray2bin.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                                                             ;             ;
; dffpipe.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/dffpipe.inc                                                                                                ;             ;
; alt_sync_fifo.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                                          ;             ;
; lpm_compare.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                            ;             ;
; altsyncram_fifo.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                                        ;             ;
; db/dcfifo_ls52.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/dcfifo_ls52.tdf                                                                                ;             ;
; db/a_gray2bin_g9b.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/a_gray2bin_g9b.tdf                                                                             ;             ;
; db/a_graycounter_fu6.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/a_graycounter_fu6.tdf                                                                          ;             ;
; db/a_graycounter_bcc.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/a_graycounter_bcc.tdf                                                                          ;             ;
; db/altsyncram_26d1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/altsyncram_26d1.tdf                                                                            ;             ;
; db/dffpipe_3dc.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/dffpipe_3dc.tdf                                                                                ;             ;
; db/alt_synch_pipe_0ol.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/alt_synch_pipe_0ol.tdf                                                                         ;             ;
; db/dffpipe_hd9.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/dffpipe_hd9.tdf                                                                                ;             ;
; db/dffpipe_gd9.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/dffpipe_gd9.tdf                                                                                ;             ;
; db/alt_synch_pipe_1ol.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/alt_synch_pipe_1ol.tdf                                                                         ;             ;
; db/dffpipe_id9.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/dffpipe_id9.tdf                                                                                ;             ;
; db/cmpr_1v5.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/cmpr_1v5.tdf                                                                                   ;             ;
; sld_virtual_jtag_basic.v                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                   ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                              ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                          ;             ;
; altera_std_synchronizer.v                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                  ;             ;
; sld_signaltap.vhd                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                          ;             ;
; sld_signaltap_impl.vhd                                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                     ;             ;
; sld_ela_control.vhd                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                        ;             ;
; lpm_shiftreg.tdf                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                           ;             ;
; lpm_constant.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                           ;             ;
; dffeea.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/dffeea.inc                                                                                                 ;             ;
; sld_mbpmg.vhd                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                              ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                               ;             ;
; sld_buffer_manager.vhd                                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                     ;             ;
; db/altsyncram_ee84.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/altsyncram_ee84.tdf                                                                            ;             ;
; lpm_mux.tdf                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                ;             ;
; muxlut.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/muxlut.inc                                                                                                 ;             ;
; bypassff.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/bypassff.inc                                                                                               ;             ;
; altshift.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altshift.inc                                                                                               ;             ;
; db/mux_elc.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/mux_elc.tdf                                                                                    ;             ;
; lpm_decode.tdf                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                             ;             ;
; declut.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/declut.inc                                                                                                 ;             ;
; db/decode_vnf.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/decode_vnf.tdf                                                                                 ;             ;
; lpm_counter.tdf                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                            ;             ;
; cmpconst.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                               ;             ;
; alt_counter_stratix.inc                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                    ;             ;
; db/cntr_iai.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/cntr_iai.tdf                                                                                   ;             ;
; db/cmpr_g9c.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/cmpr_g9c.tdf                                                                                   ;             ;
; db/cntr_4vi.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/cntr_4vi.tdf                                                                                   ;             ;
; db/cntr_09i.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/cntr_09i.tdf                                                                                   ;             ;
; db/cmpr_c9c.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/cmpr_c9c.tdf                                                                                   ;             ;
; db/cntr_kri.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/cntr_kri.tdf                                                                                   ;             ;
; db/cmpr_99c.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/cmpr_99c.tdf                                                                                   ;             ;
; sld_rom_sr.vhd                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                             ;             ;
; sld_hub.vhd                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                ; altera_sld  ;
; db/ip/sld8436db37/alt_sld_fab.v                                                                   ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/ip/sld8436db37/alt_sld_fab.v                                                                   ; alt_sld_fab ;
; db/ip/sld8436db37/submodules/alt_sld_fab_alt_sld_fab.v                                            ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/ip/sld8436db37/submodules/alt_sld_fab_alt_sld_fab.v                                            ; alt_sld_fab ;
; db/ip/sld8436db37/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/ip/sld8436db37/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                     ; alt_sld_fab ;
; db/ip/sld8436db37/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/ip/sld8436db37/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                  ; alt_sld_fab ;
; db/ip/sld8436db37/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/ip/sld8436db37/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                ; alt_sld_fab ;
; db/ip/sld8436db37/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/ip/sld8436db37/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                  ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                           ;             ;
; db/altsyncram_40n1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/altsyncram_40n1.tdf                                                                            ;             ;
; db/altsyncram_g0n1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/altsyncram_g0n1.tdf                                                                            ;             ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 1921           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 2085           ;
;     -- 7 input functions                    ; 18             ;
;     -- 6 input functions                    ; 398            ;
;     -- 5 input functions                    ; 417            ;
;     -- 4 input functions                    ; 344            ;
;     -- <=3 input functions                  ; 908            ;
;                                             ;                ;
; Dedicated logic registers                   ; 3264           ;
;                                             ;                ;
; I/O pins                                    ; 168            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 29568          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 3              ;
;     -- PLLs                                 ; 3              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1273           ;
; Total fan-out                               ; 23096          ;
; Average fan-out                             ; 3.89           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Entity Name                                        ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+
; |IT_LAB_9                                                                                                                               ; 2085 (2)            ; 3264 (0)                  ; 29568             ; 0          ; 168  ; 0            ; |IT_LAB_9                                                                                                                                                                                                                                                                                                                                            ; IT_LAB_9                                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 118 (1)             ; 108 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                            ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 117 (0)             ; 108 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                        ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 117 (0)             ; 108 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 117 (1)             ; 108 (6)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                            ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 116 (0)             ; 102 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric                  ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 116 (80)            ; 102 (74)                  ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                       ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                         ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                                     ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 368 (2)             ; 1835 (260)                ; 16640             ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                                      ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 366 (0)             ; 1575 (0)                  ; 16640             ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 366 (67)            ; 1575 (594)                ; 16640             ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb                                ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                                         ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                                         ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 16640             ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                                         ; work         ;
;                |altsyncram_ee84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 16640             ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee84:auto_generated                                                                                                                                                 ; altsyncram_ee84                                    ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                                       ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                                       ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                                      ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                                 ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 159 (1)             ; 666 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                                    ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                                       ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 130 (0)             ; 650 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger                  ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 390 (390)                 ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                                       ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 130 (0)             ; 260 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                                          ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 28 (28)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr                           ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                                       ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 39 (11)             ; 180 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr                             ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                                        ; work         ;
;                   |cntr_iai:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_iai:auto_generated                                                             ; cntr_iai                                           ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                                        ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                      ; cntr_4vi                                           ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                                        ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                            ; cntr_09i                                           ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                                        ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                                           ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                                       ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 130 (130)                 ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                                       ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                                       ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                                         ; work         ;
;    |top:u1|                                                                                                                             ; 1597 (0)            ; 1321 (0)                  ; 12928             ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1                                                                                                                                                                                                                                                                                                                                     ; top                                                ; work         ;
;       |PD_LAB_9:u4|                                                                                                                     ; 1484 (0)            ; 1254 (0)                  ; 12928             ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4                                                                                                                                                                                                                                                                                                                         ; PD_LAB_9                                           ; PD_LAB_9     ;
;          |PD_LAB_9_dma_0:dma_0|                                                                                                         ; 333 (228)           ; 209 (149)                 ; 4096              ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0                                                                                                                                                                                                                                                                                                    ; PD_LAB_9_dma_0                                     ; PD_LAB_9     ;
;             |PD_LAB_9_dma_0_fifo_module:the_PD_LAB_9_dma_0_fifo_module|                                                                 ; 67 (67)             ; 56 (56)                   ; 4096              ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_fifo_module:the_PD_LAB_9_dma_0_fifo_module                                                                                                                                                                                                                                          ; PD_LAB_9_dma_0_fifo_module                         ; PD_LAB_9     ;
;                |PD_LAB_9_dma_0_fifo_module_fifo_ram_module:PD_LAB_9_dma_0_fifo_module_fifo_ram|                                         ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_fifo_module:the_PD_LAB_9_dma_0_fifo_module|PD_LAB_9_dma_0_fifo_module_fifo_ram_module:PD_LAB_9_dma_0_fifo_module_fifo_ram                                                                                                                                                           ; PD_LAB_9_dma_0_fifo_module_fifo_ram_module         ; PD_LAB_9     ;
;                   |lpm_ram_dp:lpm_ram_dp_component|                                                                                     ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_fifo_module:the_PD_LAB_9_dma_0_fifo_module|PD_LAB_9_dma_0_fifo_module_fifo_ram_module:PD_LAB_9_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component                                                                                                                           ; lpm_ram_dp                                         ; work         ;
;                      |altdpram:sram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_fifo_module:the_PD_LAB_9_dma_0_fifo_module|PD_LAB_9_dma_0_fifo_module_fifo_ram_module:PD_LAB_9_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram                                                                                                             ; altdpram                                           ; work         ;
;                         |altsyncram:ram_block|                                                                                          ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_fifo_module:the_PD_LAB_9_dma_0_fifo_module|PD_LAB_9_dma_0_fifo_module_fifo_ram_module:PD_LAB_9_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block                                                                                        ; altsyncram                                         ; work         ;
;                            |altsyncram_hm02:auto_generated|                                                                             ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_fifo_module:the_PD_LAB_9_dma_0_fifo_module|PD_LAB_9_dma_0_fifo_module_fifo_ram_module:PD_LAB_9_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated                                                         ; altsyncram_hm02                                    ; work         ;
;             |PD_LAB_9_dma_0_mem_read:the_PD_LAB_9_dma_0_mem_read|                                                                       ; 6 (6)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_mem_read:the_PD_LAB_9_dma_0_mem_read                                                                                                                                                                                                                                                ; PD_LAB_9_dma_0_mem_read                            ; PD_LAB_9     ;
;             |PD_LAB_9_dma_0_read_data_mux:the_PD_LAB_9_dma_0_read_data_mux|                                                             ; 32 (32)             ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_read_data_mux:the_PD_LAB_9_dma_0_read_data_mux                                                                                                                                                                                                                                      ; PD_LAB_9_dma_0_read_data_mux                       ; PD_LAB_9     ;
;          |PD_LAB_9_fifo_0:fifo_0|                                                                                                       ; 80 (1)              ; 108 (1)                   ; 8192              ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0                                                                                                                                                                                                                                                                                                  ; PD_LAB_9_fifo_0                                    ; PD_LAB_9     ;
;             |PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|                                                             ; 79 (1)              ; 107 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls                                                                                                                                                                                                                                    ; PD_LAB_9_fifo_0_dcfifo_with_controls               ; PD_LAB_9     ;
;                |PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|                                                                             ; 78 (9)              ; 107 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo                                                                                                                                                                                         ; PD_LAB_9_fifo_0_dual_clock_fifo                    ; PD_LAB_9     ;
;                   |dcfifo:dual_clock_fifo|                                                                                              ; 69 (0)              ; 107 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo                                                                                                                                                                  ; dcfifo                                             ; work         ;
;                      |dcfifo_ls52:auto_generated|                                                                                       ; 69 (15)             ; 107 (27)                  ; 8192              ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated                                                                                                                                       ; dcfifo_ls52                                        ; work         ;
;                         |a_gray2bin_g9b:wrptr_g_gray2bin|                                                                               ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|a_gray2bin_g9b:wrptr_g_gray2bin                                                                                                       ; a_gray2bin_g9b                                     ; work         ;
;                         |a_gray2bin_g9b:ws_dgrp_gray2bin|                                                                               ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|a_gray2bin_g9b:ws_dgrp_gray2bin                                                                                                       ; a_gray2bin_g9b                                     ; work         ;
;                         |a_graycounter_bcc:wrptr_g1p|                                                                                   ; 15 (15)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|a_graycounter_bcc:wrptr_g1p                                                                                                           ; a_graycounter_bcc                                  ; work         ;
;                         |a_graycounter_fu6:rdptr_g1p|                                                                                   ; 17 (17)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|a_graycounter_fu6:rdptr_g1p                                                                                                           ; a_graycounter_fu6                                  ; work         ;
;                         |alt_synch_pipe_0ol:rs_dgwp|                                                                                    ; 0 (0)               ; 18 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_0ol:rs_dgwp                                                                                                            ; alt_synch_pipe_0ol                                 ; work         ;
;                            |dffpipe_hd9:dffpipe14|                                                                                      ; 0 (0)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14                                                                                      ; dffpipe_hd9                                        ; work         ;
;                         |alt_synch_pipe_1ol:ws_dgrp|                                                                                    ; 0 (0)               ; 18 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_1ol:ws_dgrp                                                                                                            ; alt_synch_pipe_1ol                                 ; work         ;
;                            |dffpipe_id9:dffpipe18|                                                                                      ; 0 (0)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18                                                                                      ; dffpipe_id9                                        ; work         ;
;                         |altsyncram_26d1:fifo_ram|                                                                                      ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram                                                                                                              ; altsyncram_26d1                                    ; work         ;
;                         |cmpr_1v5:rdempty_eq_comp|                                                                                      ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|cmpr_1v5:rdempty_eq_comp                                                                                                              ; cmpr_1v5                                           ; work         ;
;                         |cmpr_1v5:wrfull_eq_comp|                                                                                       ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|cmpr_1v5:wrfull_eq_comp                                                                                                               ; cmpr_1v5                                           ; work         ;
;                         |dffpipe_3dc:rdaclr|                                                                                            ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|dffpipe_3dc:rdaclr                                                                                                                    ; dffpipe_3dc                                        ; work         ;
;                         |dffpipe_3dc:wraclr|                                                                                            ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|dffpipe_3dc:wraclr                                                                                                                    ; dffpipe_3dc                                        ; work         ;
;                         |dffpipe_gd9:ws_brp|                                                                                            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|dffpipe_gd9:ws_brp                                                                                                                    ; dffpipe_gd9                                        ; work         ;
;                         |dffpipe_gd9:ws_bwp|                                                                                            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|dffpipe_gd9:ws_bwp                                                                                                                    ; dffpipe_gd9                                        ; work         ;
;          |PD_LAB_9_master_0:master_0|                                                                                                   ; 545 (0)             ; 468 (0)                   ; 512               ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0                                                                                                                                                                                                                                                                                              ; PD_LAB_9_master_0                                  ; PD_LAB_9     ;
;             |altera_avalon_packets_to_master:transacto|                                                                                 ; 201 (0)             ; 150 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                    ; altera_avalon_packets_to_master                    ; PD_LAB_9     ;
;                |packets_to_master:p2m|                                                                                                  ; 201 (201)           ; 150 (150)                 ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                              ; packets_to_master                                  ; PD_LAB_9     ;
;             |altera_avalon_sc_fifo:fifo|                                                                                                ; 26 (26)             ; 24 (24)                   ; 512               ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                              ; PD_LAB_9     ;
;                |altsyncram:mem_rtl_0|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                              ; altsyncram                                         ; work         ;
;                   |altsyncram_g0n1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                               ; altsyncram_g0n1                                    ; work         ;
;             |altera_avalon_st_bytes_to_packets:b2p|                                                                                     ; 12 (12)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                        ; altera_avalon_st_bytes_to_packets                  ; PD_LAB_9     ;
;             |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                          ; 280 (0)             ; 264 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                             ; altera_avalon_st_jtag_interface                    ; PD_LAB_9     ;
;                |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                      ; 277 (0)             ; 264 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                           ; altera_jtag_dc_streaming                           ; PD_LAB_9     ;
;                   |altera_avalon_st_clock_crosser:sink_crosser|                                                                         ; 9 (4)               ; 47 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                               ; altera_avalon_st_clock_crosser                     ; PD_LAB_9     ;
;                      |altera_avalon_st_pipeline_base:output_stage|                                                                      ; 5 (5)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                   ; altera_avalon_st_pipeline_base                     ; PD_LAB_9     ;
;                      |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                          ; altera_std_synchronizer_nocut                      ; PD_LAB_9     ;
;                      |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                             ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                          ; altera_std_synchronizer_nocut                      ; PD_LAB_9     ;
;                   |altera_jtag_src_crosser:source_crosser|                                                                              ; 1 (0)               ; 27 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                    ; altera_jtag_src_crosser                            ; PD_LAB_9     ;
;                      |altera_jtag_control_signal_crosser:crosser|                                                                       ; 1 (1)               ; 9 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                         ; altera_jtag_control_signal_crosser                 ; PD_LAB_9     ;
;                         |altera_std_synchronizer:synchronizer|                                                                          ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                    ; altera_std_synchronizer                            ; work         ;
;                   |altera_jtag_streaming:jtag_streaming|                                                                                ; 267 (261)           ; 187 (168)                 ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                      ; altera_jtag_streaming                              ; PD_LAB_9     ;
;                      |altera_avalon_st_idle_inserter:idle_inserter|                                                                     ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                         ; altera_avalon_st_idle_inserter                     ; PD_LAB_9     ;
;                      |altera_avalon_st_idle_remover:idle_remover|                                                                       ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                           ; altera_avalon_st_idle_remover                      ; PD_LAB_9     ;
;                      |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                             ; altera_std_synchronizer                            ; work         ;
;                      |altera_std_synchronizer:clock_sensor_synchronizer|                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                    ; altera_std_synchronizer                            ; work         ;
;                      |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                        ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                            ; altera_std_synchronizer                            ; work         ;
;                      |altera_std_synchronizer:reset_to_sample_synchronizer|                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                 ; altera_std_synchronizer                            ; work         ;
;                   |altera_std_synchronizer:synchronizer|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                      ; altera_std_synchronizer                            ; work         ;
;                |altera_jtag_sld_node:node|                                                                                              ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                   ; altera_jtag_sld_node                               ; PD_LAB_9     ;
;                   |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                   ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                 ; sld_virtual_jtag_basic                             ; work         ;
;             |altera_avalon_st_packets_to_bytes:p2b|                                                                                     ; 26 (26)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                        ; altera_avalon_st_packets_to_bytes                  ; PD_LAB_9     ;
;             |altera_reset_controller:rst_controller|                                                                                    ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                       ; altera_reset_controller                            ; PD_LAB_9     ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                            ; altera_reset_synchronizer                          ; PD_LAB_9     ;
;          |PD_LAB_9_mm_interconnect_0:mm_interconnect_0|                                                                                 ; 295 (0)             ; 216 (0)                   ; 128               ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                            ; PD_LAB_9_mm_interconnect_0                         ; PD_LAB_9     ;
;             |PD_LAB_9_mm_interconnect_0_cmd_demux:cmd_demux|                                                                            ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                             ; PD_LAB_9_mm_interconnect_0_cmd_demux               ; PD_LAB_9     ;
;             |PD_LAB_9_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                        ; 54 (50)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                         ; PD_LAB_9_mm_interconnect_0_cmd_mux_002             ; PD_LAB_9     ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                            ; altera_merlin_arbitrator                           ; PD_LAB_9     ;
;             |PD_LAB_9_mm_interconnect_0_router:router|                                                                                  ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_router:router                                                                                                                                                                                                                                   ; PD_LAB_9_mm_interconnect_0_router                  ; PD_LAB_9     ;
;             |PD_LAB_9_mm_interconnect_0_rsp_demux_002:rsp_demux_002|                                                                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                     ; PD_LAB_9_mm_interconnect_0_rsp_demux_002           ; PD_LAB_9     ;
;             |PD_LAB_9_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                ; 26 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                 ; PD_LAB_9_mm_interconnect_0_rsp_mux                 ; PD_LAB_9     ;
;             |altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|                                                             ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo                                                                                                                                                                                                              ; altera_avalon_sc_fifo                              ; PD_LAB_9     ;
;             |altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|                                                          ; 15 (15)             ; 26 (26)                   ; 128               ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo                                                                                                                                                                                                           ; altera_avalon_sc_fifo                              ; PD_LAB_9     ;
;                |altsyncram:mem_rtl_0|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                      ; altsyncram                                         ; work         ;
;                   |altsyncram_40n1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                                       ; altsyncram_40n1                                    ; work         ;
;             |altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|                                                            ; 32 (32)             ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo                                                                                                                                                                                                             ; altera_avalon_sc_fifo                              ; PD_LAB_9     ;
;             |altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|                                                                             ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                              ; PD_LAB_9     ;
;             |altera_merlin_master_agent:dma_0_read_master_agent|                                                                        ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_0_read_master_agent                                                                                                                                                                                                                         ; altera_merlin_master_agent                         ; PD_LAB_9     ;
;             |altera_merlin_master_agent:master_0_master_agent|                                                                          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent                                                                                                                                                                                                                           ; altera_merlin_master_agent                         ; PD_LAB_9     ;
;             |altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|                                                                 ; 16 (12)             ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent                                                                                                                                                                                                                  ; altera_merlin_slave_agent                          ; PD_LAB_9     ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 4 (4)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                    ; altera_merlin_burst_uncompressor                   ; PD_LAB_9     ;
;             |altera_merlin_slave_agent:pio_0_s1_agent|                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                          ; PD_LAB_9     ;
;             |altera_merlin_slave_translator:dma_0_control_port_slave_translator|                                                        ; 7 (7)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator                                                                                                                                                                                                         ; altera_merlin_slave_translator                     ; PD_LAB_9     ;
;             |altera_merlin_slave_translator:pio_0_s1_translator|                                                                        ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                                                                                         ; altera_merlin_slave_translator                     ; PD_LAB_9     ;
;             |altera_merlin_traffic_limiter:master_0_master_limiter|                                                                     ; 13 (13)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter                                                                                                                                                                                                                      ; altera_merlin_traffic_limiter                      ; PD_LAB_9     ;
;             |altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|                                                   ; 46 (46)             ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter                                                                                                                                                                                                    ; altera_merlin_width_adapter                        ; PD_LAB_9     ;
;             |altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|                                                   ; 50 (50)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter                                                                                                                                                                                                    ; altera_merlin_width_adapter                        ; PD_LAB_9     ;
;          |PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|                                                                       ; 228 (175)           ; 249 (157)                 ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0                                                                                                                                                                                                                                                                  ; PD_LAB_9_new_sdram_controller_0                    ; PD_LAB_9     ;
;             |PD_LAB_9_new_sdram_controller_0_input_efifo_module:the_PD_LAB_9_new_sdram_controller_0_input_efifo_module|                 ; 53 (53)             ; 92 (92)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|PD_LAB_9_new_sdram_controller_0_input_efifo_module:the_PD_LAB_9_new_sdram_controller_0_input_efifo_module                                                                                                                                                        ; PD_LAB_9_new_sdram_controller_0_input_efifo_module ; PD_LAB_9     ;
;          |PD_LAB_9_pio_0:pio_0|                                                                                                         ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_pio_0:pio_0                                                                                                                                                                                                                                                                                                    ; PD_LAB_9_pio_0                                     ; PD_LAB_9     ;
;          |PD_LAB_9_pll_0:pll_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_pll_0:pll_0                                                                                                                                                                                                                                                                                                    ; PD_LAB_9_pll_0                                     ; PD_LAB_9     ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                            ; altera_pll                                         ; work         ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                  ; altera_reset_controller                            ; PD_LAB_9     ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|PD_LAB_9:u4|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                       ; altera_reset_synchronizer                          ; PD_LAB_9     ;
;       |clock:u1|                                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|clock:u1                                                                                                                                                                                                                                                                                                                            ; clock                                              ; work         ;
;          |PLL:u1|                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|clock:u1|PLL:u1                                                                                                                                                                                                                                                                                                                     ; PLL                                                ; PLL          ;
;             |PLL_0002:pll_inst|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|clock:u1|PLL:u1|PLL_0002:pll_inst                                                                                                                                                                                                                                                                                                   ; PLL_0002                                           ; PLL          ;
;                |altera_pll:altera_pll_i|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|clock:u1|PLL:u1|PLL_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                           ; altera_pll                                         ; work         ;
;       |pixelgen:u3|                                                                                                                     ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|pixelgen:u3                                                                                                                                                                                                                                                                                                                         ; pixelgen                                           ; work         ;
;       |reset:u0|                                                                                                                        ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|reset:u0                                                                                                                                                                                                                                                                                                                            ; reset                                              ; work         ;
;       |timer:u2|                                                                                                                        ; 85 (0)              ; 64 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|timer:u2                                                                                                                                                                                                                                                                                                                            ; timer                                              ; work         ;
;          |counter:u0|                                                                                                                   ; 85 (85)             ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_9|top:u1|timer:u2|counter:u0                                                                                                                                                                                                                                                                                                                 ; counter                                            ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee84:auto_generated|ALTSYNCRAM                                                                                         ; AUTO ; Simple Dual Port ; 128          ; 130          ; 128          ; 130          ; 16640 ; None ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_fifo_module:the_PD_LAB_9_dma_0_fifo_module|PD_LAB_9_dma_0_fifo_module_fifo_ram_module:PD_LAB_9_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File                   ;
+--------+------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |IT_LAB_9|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                   ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |IT_LAB_9|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                   ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |IT_LAB_9|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                   ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |IT_LAB_9|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                   ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |IT_LAB_9|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                   ;
; Altera ; altera_pll                         ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|clock:u1|PLL:u1                                                                                                                                                                                                                                              ; ../source/PLL_quartus_files/PLL.v ;
; N/A    ; Qsys                               ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4                                                                                                                                                                                                                                                  ; PD_LAB_9.qsys                     ;
; Altera ; altera_avalon_dma                  ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0                                                                                                                                                                                                                             ; PD_LAB_9.qsys                     ;
; Altera ; altera_avalon_fifo                 ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0                                                                                                                                                                                                                           ; PD_LAB_9.qsys                     ;
; Altera ; altera_jtag_avalon_master          ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0                                                                                                                                                                                                                       ; PD_LAB_9.qsys                     ;
; Altera ; altera_avalon_st_bytes_to_packets  ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                 ; PD_LAB_9.qsys                     ;
; Altera ; channel_adapter                    ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|PD_LAB_9_master_0_b2p_adapter:b2p_adapter                                                                                                                                                                             ; PD_LAB_9.qsys                     ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                            ; PD_LAB_9.qsys                     ;
; Altera ; altera_jtag_dc_streaming           ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                      ; PD_LAB_9.qsys                     ;
; Altera ; altera_avalon_st_packets_to_bytes  ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                 ; PD_LAB_9.qsys                     ;
; Altera ; channel_adapter                    ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|PD_LAB_9_master_0_p2b_adapter:p2b_adapter                                                                                                                                                                             ; PD_LAB_9.qsys                     ;
; Altera ; altera_reset_controller            ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                                ; PD_LAB_9.qsys                     ;
; Altera ; timing_adapter                     ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|PD_LAB_9_master_0_timing_adt:timing_adt                                                                                                                                                                               ; PD_LAB_9.qsys                     ;
; Altera ; altera_avalon_packets_to_master    ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                             ; PD_LAB_9.qsys                     ;
; Altera ; altera_mm_interconnect             ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                     ; PD_LAB_9.qsys                     ;
; Altera ; altera_avalon_st_adapter           ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                      ; PD_LAB_9.qsys                     ;
; Altera ; error_adapter                      ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|PD_LAB_9_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                         ; PD_LAB_9.qsys                     ;
; Altera ; altera_avalon_st_adapter           ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                  ; PD_LAB_9.qsys                     ;
; Altera ; error_adapter                      ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|PD_LAB_9_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                     ; PD_LAB_9.qsys                     ;
; Altera ; altera_avalon_st_adapter           ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002                                                                                                                              ; PD_LAB_9.qsys                     ;
; Altera ; error_adapter                      ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002|PD_LAB_9_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0                                             ; PD_LAB_9.qsys                     ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                      ; PD_LAB_9.qsys                     ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                              ; PD_LAB_9.qsys                     ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                          ; PD_LAB_9.qsys                     ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                      ; PD_LAB_9.qsys                     ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                  ; PD_LAB_9.qsys                     ;
; Altera ; altera_merlin_slave_agent          ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_0_control_port_slave_agent                                                                                                                                            ; PD_LAB_9.qsys                     ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo                                                                                                                                       ; PD_LAB_9.qsys                     ;
; Altera ; altera_merlin_slave_translator     ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator                                                                                                                                  ; PD_LAB_9.qsys                     ;
; Altera ; altera_merlin_master_agent         ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_0_read_master_agent                                                                                                                                                  ; PD_LAB_9.qsys                     ;
; Altera ; altera_merlin_master_translator    ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator                                                                                                                                        ; PD_LAB_9.qsys                     ;
; Altera ; altera_merlin_master_agent         ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent                                                                                                                                                    ; PD_LAB_9.qsys                     ;
; Altera ; altera_merlin_traffic_limiter      ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter                                                                                                                                               ; PD_LAB_9.qsys                     ;
; Altera ; altera_merlin_master_translator    ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator                                                                                                                                          ; PD_LAB_9.qsys                     ;
; Altera ; altera_merlin_slave_agent          ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent                                                                                                                                           ; PD_LAB_9.qsys                     ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo                                                                                                                                    ; PD_LAB_9.qsys                     ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo                                                                                                                                      ; PD_LAB_9.qsys                     ;
; Altera ; altera_merlin_burst_adapter        ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter                                                                                                                                 ; PD_LAB_9.qsys                     ;
; Altera ; altera_merlin_width_adapter        ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter                                                                                                                             ; PD_LAB_9.qsys                     ;
; Altera ; altera_merlin_width_adapter        ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter                                                                                                                             ; PD_LAB_9.qsys                     ;
; Altera ; altera_merlin_slave_translator     ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator                                                                                                                                 ; PD_LAB_9.qsys                     ;
; Altera ; altera_merlin_slave_agent          ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent                                                                                                                                                            ; PD_LAB_9.qsys                     ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                       ; PD_LAB_9.qsys                     ;
; Altera ; altera_merlin_slave_translator     ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                  ; PD_LAB_9.qsys                     ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_router:router                                                                                                                                                            ; PD_LAB_9.qsys                     ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_router_001:router_001                                                                                                                                                    ; PD_LAB_9.qsys                     ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_router_002:router_002                                                                                                                                                    ; PD_LAB_9.qsys                     ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_router_002:router_003                                                                                                                                                    ; PD_LAB_9.qsys                     ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_router_004:router_004                                                                                                                                                    ; PD_LAB_9.qsys                     ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_cmd_demux_001:rsp_demux                                                                                                                                                  ; PD_LAB_9.qsys                     ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_cmd_demux_001:rsp_demux_001                                                                                                                                              ; PD_LAB_9.qsys                     ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                              ; PD_LAB_9.qsys                     ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                          ; PD_LAB_9.qsys                     ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                  ; PD_LAB_9.qsys                     ;
; Altera ; altera_mm_interconnect             ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                     ; PD_LAB_9.qsys                     ;
; Altera ; altera_merlin_master_translator    ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator                                                                                                                                       ; PD_LAB_9.qsys                     ;
; Altera ; altera_merlin_slave_translator     ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_in_translator                                                                                                                                                 ; PD_LAB_9.qsys                     ;
; Altera ; altera_avalon_new_sdram_controller ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0                                                                                                                                                                                           ; PD_LAB_9.qsys                     ;
; Altera ; altera_avalon_pio                  ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_pio_0:pio_0                                                                                                                                                                                                                             ; PD_LAB_9.qsys                     ;
; Altera ; altera_pll                         ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_pll_0:pll_0                                                                                                                                                                                                                             ; PD_LAB_9.qsys                     ;
; Altera ; altera_reset_controller            ; 20.1    ; N/A          ; N/A          ; |IT_LAB_9|top:u1|PD_LAB_9:u4|altera_reset_controller:rst_controller                                                                                                                                                                                                           ; PD_LAB_9.qsys                     ;
+--------+------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------+
; State Machine - |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|m_next ;
+------------------+------------------+------------------+------------------+--------------------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001               ;
+------------------+------------------+------------------+------------------+--------------------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                              ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                              ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                              ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                              ;
+------------------+------------------+------------------+------------------+--------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|m_state                                                                                           ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------+
; State Machine - |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|i_next ;
+------------+------------+------------+------------+--------------------------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                                             ;
+------------+------------+------------+------------+--------------------------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                                      ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                                      ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                                      ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                                      ;
+------------+------------+------------+------------+--------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|i_state ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000             ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                       ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1                       ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1                       ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1                       ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1                       ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1                       ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                                    ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state ;
+-------------------------+----------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; read_state.ST_HEADER ; read_state.ST_READ_DATA ; read_state.ST_PADDED                                                                                                                                            ;
+-------------------------+----------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_state.ST_HEADER    ; 0                    ; 0                       ; 0                                                                                                                                                               ;
; read_state.ST_PADDED    ; 1                    ; 0                       ; 1                                                                                                                                                               ;
; read_state.ST_READ_DATA ; 1                    ; 1                       ; 0                                                                                                                                                               ;
+-------------------------+----------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state ;
+---------------------------+---------------------------+-------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; write_state.ST_WRITE_DATA ; write_state.ST_HEADER_2 ; write_state.ST_HEADER_1 ; write_state.ST_BYPASS                                                                                                           ;
+---------------------------+---------------------------+-------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; write_state.ST_BYPASS     ; 0                         ; 0                       ; 0                       ; 0                                                                                                                               ;
; write_state.ST_HEADER_1   ; 0                         ; 0                       ; 1                       ; 1                                                                                                                               ;
; write_state.ST_HEADER_2   ; 0                         ; 1                       ; 0                       ; 1                                                                                                                               ;
; write_state.ST_WRITE_DATA ; 1                         ; 0                       ; 0                       ; 1                                                                                                                               ;
+---------------------------+---------------------------+-------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                   ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[8]                                ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[6]                                ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[7]                                ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[4]                                ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[5]                                ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[2]                                ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[3]                                ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[0]                                ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[1]                                ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[8]                                ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[6]                                ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[7]                                ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[4]                                ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[5]                                ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[2]                                ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[3]                                ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[0]                                ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[1]                                ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe19a[8]                                ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe19a[6]                                ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe19a[7]                                ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe19a[4]                                ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe19a[5]                                ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe19a[2]                                ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe19a[3]                                ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe19a[0]                                ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe19a[1]                                ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                              ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[8]                                ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[6]                                ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[7]                                ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[4]                                ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[5]                                ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[2]                                ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[3]                                ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[0]                                ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[1]                                ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6]                       ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                              ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                         ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                       ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                   ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                               ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                         ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                 ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                             ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                          ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4]                       ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                    ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                          ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                 ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3]                       ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                  ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2]                       ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                          ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                          ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                          ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                          ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                          ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                          ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                          ; yes                                                              ; yes                                        ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                           ; yes                                                              ; yes                                        ;
; Total number of protected registers is 87                                                                                                                                                                                                                                                       ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                      ; Reason for Removal                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_use_reg                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[0,1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[1..31]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_chipselect_pre                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_chipselect_pre                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|i_addr[5]                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|d1_enabled_write_endofpacket                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_in_translator|waitrequest_reset_override                                                                                     ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_in_translator|read_latency_shift_reg[0]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                           ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                           ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[0][87]                                                                                           ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[0][88]                                                                                           ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator|read_accepted                                                                                        ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_endofpacket                                                                         ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                   ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                    ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                        ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                           ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                           ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[1][88]                                                                                           ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[1][87]                                                                                           ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_varchannel                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|dffpipe_gd9:ws_bwp|dffe17a[8] ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|dffpipe_gd9:ws_brp|dffe17a[8] ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                                              ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                   ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                              ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                   ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                              ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                   ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                              ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                   ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                              ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                   ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                              ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                   ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                              ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                   ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|waitrequest_reset_override                                                                      ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|waitrequest_reset_override                                                           ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|waitrequest_reset_override                                                                                      ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest                                                                       ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest                                                                                                  ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_0_read_master_agent|hold_waitrequest                                                                     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[2]                                                                              ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[3]                                                   ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][58]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][85]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][50]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][85]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][56]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][85]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][62]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][85]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][70]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][85]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][83]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][85]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][59]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][84]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                           ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][105]                                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                           ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][75]                                                                                ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                           ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][75]                                                                                ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[1][76]                                                                                           ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[1][105]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[1][68]                                                                                           ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[1][75]                                                                ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[1][74]                                                                                           ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[1][75]                                                                ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|i_addr[0..4,6..11]                                                                                                                                       ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]                                                                                                                    ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|write_got_endofpacket                                                                                                                                                                      ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|read_got_endofpacket                                                                                                                                            ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_dest_id[1]                                                                                              ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[1]                                                                   ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_dest_id[0]                                                                                              ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[2]                                                                   ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][58]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][62]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][70]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][83]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][85]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][84]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][59]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[0][76]                                                                                           ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[0][105]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[0][74]                                                                                           ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[0][68]                                                                ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[0][75]                                                                                           ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[0][68]                                                                ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                           ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][105]                                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                           ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68]                                                                                ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                           ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68]                                                                                ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][56]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][58]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][62]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][70]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][83]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][85]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][84]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][59]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][56]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][58]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][62]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][70]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][83]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][85]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][84]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][59]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][56]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][58]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][62]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][70]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][83]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][85]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][84]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][59]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][56]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][58]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][62]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][70]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][83]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][85]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][84]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][59]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][56]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][58]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][62]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][70]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][83]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][85]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][84]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][59]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][56]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][58]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][62]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][70]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][83]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][85]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][84]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][59]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][61]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][85]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][57]                                                                                          ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][60]                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                            ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                 ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_0_control_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                            ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_0_control_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1] ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[0]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[3]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][85]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[1][75]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|read_got_endofpacket                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|d1_read_got_endofpacket                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][61]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                         ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                       ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[0][68]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_0_control_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                         ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_0_control_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                       ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][61]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][61]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][61]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][61]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][61]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][61]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][57]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][57]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][57]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][57]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][57]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][57]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][57]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                        ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][18]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|reop                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|weop                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][18]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][18]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][18]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][18]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][18]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][18]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][18]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                                ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[1][104]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][104]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[0][104]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][104]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|m_next~9                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|m_next~10                                                                                                                                                ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|m_next~13                                                                                                                                                ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|m_next~14                                                                                                                                                ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|m_next~16                                                                                                                                                ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|i_next~4                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|i_next~5                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|i_next~6                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|i_state~14                                                                                                                                               ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|i_state~15                                                                                                                                               ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|i_state~16                                                                                                                                               ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~26                                                                                                             ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~27                                                                                                             ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~28                                                                                                             ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~29                                                                                                             ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~6                ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~7                ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30,31]                                                                                                       ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][49]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][48]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][47]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][46]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][45]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][44]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][43]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][42]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][41]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][40]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][39]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][38]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][37]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][36]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][35]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][34]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][33]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][32]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][31]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][30]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][29]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][28]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][27]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][26]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][25]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][24]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][23]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][22]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][21]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][20]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[31]                                                                            ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][49]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[30]                                                                            ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][48]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[29]                                                                            ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][47]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[28]                                                                            ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][46]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[27]                                                                            ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][45]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[26]                                                                            ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][44]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][43]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][42]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][41]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][40]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][39]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][38]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][37]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][36]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][35]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][34]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][33]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][32]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][31]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][30]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][29]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][28]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][27]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][26]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][25]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][24]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][23]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][22]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][21]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][20]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][49]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][48]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][47]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][46]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][45]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][44]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][43]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][42]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][41]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][40]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][39]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][38]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][37]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][36]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][35]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][34]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][33]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][32]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][31]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][30]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][29]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][28]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][27]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][26]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][25]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][24]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][23]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][22]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][21]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][20]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][49]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][48]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][47]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][46]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][45]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][44]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][43]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][42]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][41]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][40]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][39]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][38]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][37]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][36]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][35]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][34]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][33]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][32]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][31]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][30]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][29]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][28]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][27]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][26]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][25]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][24]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][23]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][22]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][21]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][20]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][49]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][48]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][47]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][46]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][45]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][44]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][43]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][42]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][41]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][40]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][39]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][38]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][37]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][36]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][35]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][34]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][33]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][32]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][31]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][30]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][29]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][28]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][27]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][26]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][25]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][24]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][23]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][22]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][21]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][20]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][49]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][48]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][47]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][46]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][45]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][44]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][43]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][42]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][41]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][40]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][39]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][38]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][37]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][36]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][35]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][34]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][33]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][32]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][31]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][30]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][29]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][28]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][27]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][26]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][25]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][24]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][23]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][22]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][21]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][20]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][49]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][48]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][47]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][46]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][45]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][44]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][43]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][42]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][41]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][40]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][39]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][38]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][37]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][36]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][35]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][34]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][33]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][32]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][31]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][30]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][29]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][28]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][27]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][26]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][25]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][24]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][23]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][22]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][21]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][20]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][49]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][48]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][47]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][46]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][45]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][44]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][43]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][42]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][41]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][40]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][39]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][38]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][37]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][36]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][35]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][34]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][33]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][32]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][31]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][30]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][29]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][28]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][27]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][26]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][25]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][24]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][23]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][22]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][21]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][20]                                                                                          ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2..31]                     ; Lost fanout                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_mem_read:the_PD_LAB_9_dma_0_mem_read|PD_LAB_9_dma_0_mem_read_access                                                                                                         ; Merged with top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_mem_read:the_PD_LAB_9_dma_0_mem_read|read_select                                                                                                 ;
; Total Number of Removed Registers = 541                                                                                                                                                                                            ;                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                     ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                     ; Stuck at GND                   ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][49],                                                                              ;
;                                                                                                                                                                                                                   ; due to stuck port data_in      ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][48],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][47],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][46],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][45],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][44],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][43],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][42],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][41],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][40],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][39],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][38],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][37],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][36],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][35],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][34],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][33],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][32],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][31],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][30],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][29],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][28],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][27],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][26],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][25],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][24],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][23],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][22],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][21],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][20],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[31],                                                                ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][49],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[30],                                                                ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][48],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[29],                                                                ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][47],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[28],                                                                ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][46],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[27],                                                                ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][45],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[26],                                                                ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][44],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][43],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][42],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][41],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][40],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][39],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][38],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][37],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][36],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][35],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][34],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][33],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][32],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][31],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][30],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][29],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][28],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][27],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][26],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][25],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][24],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][23],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][22],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][21],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][20],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][49],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][48],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][47],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][46],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][45],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][44],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][43],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][42],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][41],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][40],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][39],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][38],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][37],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][36],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][35],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][34],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][33],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][32],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][31],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][30],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][29],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][28],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][27],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][26],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][25],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][24],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][23],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][22],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][21],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][20],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][49],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][48],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][47],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][46],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][45],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][44],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][43],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][42],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][41],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][40],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][39],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][38],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][37],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][36],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][35],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][34],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][33],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][32],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][31],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][30],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][29],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][28],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][27],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][26],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][25],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][24],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][23],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][22],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][21],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][20],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][49],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][48],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][47],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][46],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][45],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][44],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][43],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][42],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][41],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][40],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][39],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][38],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][37],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][36],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][35],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][34],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][33],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][32],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][31],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][30],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][29],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][28],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][27],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][26],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][25],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][24],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][23],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][22],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][21],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][20],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][49],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][48],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][47],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][46],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][45],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][44],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][43],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][42],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][41],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][40],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][39],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][38],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][37],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][36],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][35],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][34],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][33],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][32],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][31],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][30],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][29],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][28],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][27],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][26],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][25],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][24],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][23],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][22],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][21],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][20],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][49],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][48],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][47],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][46],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][45],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][44],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][43],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][42],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][41],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][40],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][39],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][38],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][37],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][36],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][35],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][34],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][33],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][32],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][31],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][30],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][29],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][28],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][27],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][26],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][25],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][24],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][23],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][22],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][21],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][20],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][49],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][48],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][47],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][46],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][45],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][44],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][43],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][42],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][41],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][40],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][39],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][38],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][37],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][36],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][35],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][34],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][33],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][32],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][31],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][30],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][29],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][28],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][27],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][26],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][25],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][24],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][23],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][22],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][21],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][20],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],            ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],            ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],            ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],            ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],            ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],            ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],            ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],            ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],            ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],            ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],            ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],            ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],            ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],            ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],            ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],            ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],             ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],             ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],             ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],             ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],             ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],             ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],             ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]              ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_use_reg                                                                ; Stuck at GND                   ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_endofpacket,                                                             ;
;                                                                                                                                                                                                                   ; due to stuck port data_in      ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[15],                                                          ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[12],                                                          ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[11],                                                          ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[10],                                                          ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[9],                                                           ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[8],                                                           ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[7],                                                           ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[6],                                                           ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[5],                                                           ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[4],                                                           ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[3],                                                           ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[2],                                                           ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[1],                                                           ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[0],                                                           ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                       ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_channel[1],                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_channel[0],                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                       ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                       ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                       ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][61],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][50],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][61],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][50],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][61],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][50],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][61],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][50],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][61],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][50],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][61],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][50],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][61],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][50],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],               ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][18],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][18],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][18],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][18],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][18],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][18],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][18]                                                                               ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy       ; Stuck at GND                   ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3], ;
;                                                                                                                                                                                                                   ; due to stuck port clock_enable ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1], ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0], ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][57],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][57],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][57],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][57],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][57],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][57],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][57],                                                                              ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],               ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31]       ; Lost Fanouts                   ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30],            ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29],            ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28],            ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27],            ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]             ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|av_chipselect_pre                                                              ; Stuck at GND                   ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|reop,                                                                                                                                                                           ;
;                                                                                                                                                                                                                   ; due to stuck port data_in      ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|weop                                                                                                                                                                            ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][87]                                                                                          ; Lost Fanouts                   ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][87],                                                                                               ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                            ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[0][87]                                                                          ; Lost Fanouts                   ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[1][87],                                                                               ;
;                                                                                                                                                                                                                   ;                                ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_0_control_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                            ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][88]                                                                                          ; Lost Fanouts                   ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[0][88]                                                                          ; Lost Fanouts                   ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[1][88]                                                                                ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[0]                                                            ; Stuck at GND                   ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][18]                                                                               ;
;                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][75]                                                                                          ; Stuck at GND                   ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                ;
;                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[1][75]                                                                          ; Stuck at GND                   ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[0][68]                                                                                ;
;                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10] ; Stuck at GND                   ; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]        ;
;                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[1][104]                                                                         ; Stuck at GND                   ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo|mem[0][104]                                                                               ;
;                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][104]                                                                                         ; Stuck at GND                   ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][104]                                                                                               ;
;                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                          ; Stuck at VCC                   ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                       ;
;                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                         ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]                                                                                         ; Lost Fanouts                   ; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30]                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3264  ;
; Number of registers using Synchronous Clear  ; 234   ;
; Number of registers using Synchronous Load   ; 470   ;
; Number of registers using Asynchronous Clear ; 1611  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1525  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_fifo_module:the_PD_LAB_9_dma_0_fifo_module|estimated_wraddress[5]                                                                                                                                                                                                        ; 2       ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_fifo_module:the_PD_LAB_9_dma_0_fifo_module|estimated_wraddress[6]                                                                                                                                                                                                        ; 2       ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_fifo_module:the_PD_LAB_9_dma_0_fifo_module|estimated_wraddress[3]                                                                                                                                                                                                        ; 2       ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_fifo_module:the_PD_LAB_9_dma_0_fifo_module|estimated_wraddress[4]                                                                                                                                                                                                        ; 2       ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_fifo_module:the_PD_LAB_9_dma_0_fifo_module|estimated_wraddress[0]                                                                                                                                                                                                        ; 2       ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_fifo_module:the_PD_LAB_9_dma_0_fifo_module|estimated_wraddress[1]                                                                                                                                                                                                        ; 2       ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_fifo_module:the_PD_LAB_9_dma_0_fifo_module|estimated_wraddress[2]                                                                                                                                                                                                        ; 2       ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                                                                                                                                                              ; 3       ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                                                                                                                                                                                                              ; 1       ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                                                                                                                                                                                              ; 3       ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                                                                                                                                                              ; 2       ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_fifo_module:the_PD_LAB_9_dma_0_fifo_module|fifo_empty                                                                                                                                                                                                                    ; 28      ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]                                                                                                                                                                                                                                            ; 12      ;
; top:u1|PD_LAB_9:u4|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                    ; 339     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                                                                                                                                              ; 2       ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                                                                                                                                              ; 2       ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                                                                                                                                              ; 2       ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                                                                                                                                                              ; 2       ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|control[2]                                                                                                                                                                                                                                                                              ; 32      ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a0                                                                                     ; 10      ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_0_read_master_agent|hold_waitrequest                                                                                                                                                                                             ; 11      ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a0                                                                                     ; 6       ;
; top:u1|PD_LAB_9:u4|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                     ; 1       ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                                                                                                                                                                                                    ; 2       ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                                                                                                                                                                    ; 2       ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[13]                                                                                                                                                                                                                                   ; 2       ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                                                                                                                                                                                                                   ; 2       ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                                                                                                                                                                                                                                   ; 2       ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                                                                                                                                                                    ; 2       ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                                                                                                                                                                    ; 2       ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[6]                                                                                                                                                                                                                                    ; 2       ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                                                                                                                                                                                                                                    ; 2       ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                                                                                                                                                                                                                    ; 2       ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|a_graycounter_fu6:rdptr_g1p|parity6                                                                                        ; 7       ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                         ; 240     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                                                           ; 2       ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_mem_read:the_PD_LAB_9_dma_0_mem_read|PD_LAB_9_dma_0_mem_read_idle                                                                                                                                                                                                        ; 3       ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|control[7]                                                                                                                                                                                                                                                                              ; 6       ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|writelength_eq_0                                                                                                                                                                                                                                                                        ; 3       ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|length_eq_0                                                                                                                                                                                                                                                                             ; 3       ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                             ; 2       ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|a_graycounter_bcc:wrptr_g1p|parity9                                                                                        ; 4       ;
; top:u1|PD_LAB_9:u4|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                     ; 1       ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                          ; 1       ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|empty                                                                                                                                                                                          ; 2       ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                          ; 1       ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                                                  ; 2       ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                       ; 8       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 58                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                                                ; Megafunction                                                                                                                               ; Type ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------+
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[0..15] ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem_rtl_0 ; RAM  ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_payload[0..7]                                                          ; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_sc_fifo:fifo|mem_rtl_0                                                         ; RAM  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[12]                                                                                           ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[1]                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |IT_LAB_9|top:u1|timer:u2|counter:u0|H_pos[17]                                                                                                                                                                                                           ;
; 3:1                ; 26 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[3]                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator|wait_latency_counter[1]                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_read_data_mux:the_PD_LAB_9_dma_0_read_data_mux|readdata_mux_select[0]                                                                                                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_fifo_module:the_PD_LAB_9_dma_0_fifo_module|wraddress[5]                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[1]                                                                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[6]                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|length[12]                                                                                                                                                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|writeaddress[2]                                                                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|writelength[11]                                                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |IT_LAB_9|top:u1|timer:u2|counter:u0|V_pos[27]                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[0]                                                                                                          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[6]  ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|PD_LAB_9_new_sdram_controller_0_input_efifo_module:the_PD_LAB_9_new_sdram_controller_0_input_efifo_module|entries[1]                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]                                                                                                                                                             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]                                                                                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]                                                                                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]                                                                                                                       ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]                                                                                                                       ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_data[6]                                                                                                                                                ;
; 7:1                ; 9 bits    ; 36 LEs        ; 27 LEs               ; 9 LEs                  ; Yes        ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]                                                                                                                                                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]                    ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[4]                    ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|active_addr[4]                                                                                                                                                       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                  ;
; 15:1               ; 7 bits    ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; Yes        ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]                                                                                                                      ;
; 12:1               ; 5 bits    ; 40 LEs        ; 25 LEs               ; 15 LEs                 ; Yes        ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_fifo_module:the_PD_LAB_9_dma_0_fifo_module|estimated_wraddress[3]                                                                                                                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|m_data[4]                                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[14]             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[9]              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[14]            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[10]            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_fifo_module:the_PD_LAB_9_dma_0_fifo_module|rdaddress[1]                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                              ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|Selector35                                                                                                                                                           ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; No         ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|Selector24                                                                                                                                                           ;
; 16:1               ; 2 bits    ; 20 LEs        ; 14 LEs               ; 6 LEs                  ; No         ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|Selector28                                                                                                                                                           ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                            ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |IT_LAB_9|top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_fifo_module:the_PD_LAB_9_dma_0_fifo_module|PD_LAB_9_dma_0_fifo_module_fifo_ram_module:PD_LAB_9_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                                   ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                                                                    ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                                                                    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                                                                                    ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                                                                              ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|a_graycounter_fu6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                      ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                                                                                 ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|a_graycounter_bcc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                      ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                                                                 ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_0ol:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                          ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                           ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|dffpipe_gd9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|dffpipe_gd9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_1ol:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                          ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                           ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                        ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                                            ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                                           ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                    ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                               ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                    ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[6]                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[5]                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[4]                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[3]                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[2]                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                               ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                      ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0 ;
+-----------------------------+-------+------+-----------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                  ;
+-----------------------------+-------+------+-----------------------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                                     ;
+-----------------------------+-------+------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_cmd_demux_001:rsp_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                       ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_cmd_demux_001:rsp_demux_001 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_rsp_demux_002:rsp_demux_002 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u1|PD_LAB_9:u4|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u1|PD_LAB_9:u4|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1                 ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; IMAGE_WIDTH    ; 00000000000000000000001010000000 ; Unsigned Binary ;
; HFP_WIDTH      ; 00000000000000000000000000010000 ; Unsigned Binary ;
; HSYNCH_WIDTH   ; 00000000000000000000000001100000 ; Unsigned Binary ;
; HBP_WIDTH      ; 00000000000000000000000000110000 ; Unsigned Binary ;
; IMAGE_HEIGHT   ; 00000000000000000000000111100000 ; Unsigned Binary ;
; VFP_HEIGHT     ; 00000000000000000000000000001010 ; Unsigned Binary ;
; VSYNCH_HEIGHT  ; 00000000000000000000000000000010 ; Unsigned Binary ;
; VBP_HEIGHT     ; 00000000000000000000000000100001 ; Unsigned Binary ;
; BAR_WIDTH      ; 00000000000000000000000001010000 ; Unsigned Binary ;
; BAR_HEIGHT     ; 00000000000000000000000000111100 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|clock:u1|PLL:u1|PLL_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                          ;
+--------------------------------------+------------------------+-----------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                        ;
; fractional_vco_multiplier            ; false                  ; String                                        ;
; pll_type                             ; General                ; String                                        ;
; pll_subtype                          ; General                ; String                                        ;
; number_of_clocks                     ; 1                      ; Signed Integer                                ;
; operation_mode                       ; direct                 ; String                                        ;
; deserialization_factor               ; 4                      ; Signed Integer                                ;
; data_rate                            ; 0                      ; Signed Integer                                ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                ;
; output_clock_frequency0              ; 25.175644 MHz          ; String                                        ;
; phase_shift0                         ; 0 ps                   ; String                                        ;
; duty_cycle0                          ; 50                     ; Signed Integer                                ;
; output_clock_frequency1              ; 0 MHz                  ; String                                        ;
; phase_shift1                         ; 0 ps                   ; String                                        ;
; duty_cycle1                          ; 50                     ; Signed Integer                                ;
; output_clock_frequency2              ; 0 MHz                  ; String                                        ;
; phase_shift2                         ; 0 ps                   ; String                                        ;
; duty_cycle2                          ; 50                     ; Signed Integer                                ;
; output_clock_frequency3              ; 0 MHz                  ; String                                        ;
; phase_shift3                         ; 0 ps                   ; String                                        ;
; duty_cycle3                          ; 50                     ; Signed Integer                                ;
; output_clock_frequency4              ; 0 MHz                  ; String                                        ;
; phase_shift4                         ; 0 ps                   ; String                                        ;
; duty_cycle4                          ; 50                     ; Signed Integer                                ;
; output_clock_frequency5              ; 0 MHz                  ; String                                        ;
; phase_shift5                         ; 0 ps                   ; String                                        ;
; duty_cycle5                          ; 50                     ; Signed Integer                                ;
; output_clock_frequency6              ; 0 MHz                  ; String                                        ;
; phase_shift6                         ; 0 ps                   ; String                                        ;
; duty_cycle6                          ; 50                     ; Signed Integer                                ;
; output_clock_frequency7              ; 0 MHz                  ; String                                        ;
; phase_shift7                         ; 0 ps                   ; String                                        ;
; duty_cycle7                          ; 50                     ; Signed Integer                                ;
; output_clock_frequency8              ; 0 MHz                  ; String                                        ;
; phase_shift8                         ; 0 ps                   ; String                                        ;
; duty_cycle8                          ; 50                     ; Signed Integer                                ;
; output_clock_frequency9              ; 0 MHz                  ; String                                        ;
; phase_shift9                         ; 0 ps                   ; String                                        ;
; duty_cycle9                          ; 50                     ; Signed Integer                                ;
; output_clock_frequency10             ; 0 MHz                  ; String                                        ;
; phase_shift10                        ; 0 ps                   ; String                                        ;
; duty_cycle10                         ; 50                     ; Signed Integer                                ;
; output_clock_frequency11             ; 0 MHz                  ; String                                        ;
; phase_shift11                        ; 0 ps                   ; String                                        ;
; duty_cycle11                         ; 50                     ; Signed Integer                                ;
; output_clock_frequency12             ; 0 MHz                  ; String                                        ;
; phase_shift12                        ; 0 ps                   ; String                                        ;
; duty_cycle12                         ; 50                     ; Signed Integer                                ;
; output_clock_frequency13             ; 0 MHz                  ; String                                        ;
; phase_shift13                        ; 0 ps                   ; String                                        ;
; duty_cycle13                         ; 50                     ; Signed Integer                                ;
; output_clock_frequency14             ; 0 MHz                  ; String                                        ;
; phase_shift14                        ; 0 ps                   ; String                                        ;
; duty_cycle14                         ; 50                     ; Signed Integer                                ;
; output_clock_frequency15             ; 0 MHz                  ; String                                        ;
; phase_shift15                        ; 0 ps                   ; String                                        ;
; duty_cycle15                         ; 50                     ; Signed Integer                                ;
; output_clock_frequency16             ; 0 MHz                  ; String                                        ;
; phase_shift16                        ; 0 ps                   ; String                                        ;
; duty_cycle16                         ; 50                     ; Signed Integer                                ;
; output_clock_frequency17             ; 0 MHz                  ; String                                        ;
; phase_shift17                        ; 0 ps                   ; String                                        ;
; duty_cycle17                         ; 50                     ; Signed Integer                                ;
; clock_name_0                         ;                        ; String                                        ;
; clock_name_1                         ;                        ; String                                        ;
; clock_name_2                         ;                        ; String                                        ;
; clock_name_3                         ;                        ; String                                        ;
; clock_name_4                         ;                        ; String                                        ;
; clock_name_5                         ;                        ; String                                        ;
; clock_name_6                         ;                        ; String                                        ;
; clock_name_7                         ;                        ; String                                        ;
; clock_name_8                         ;                        ; String                                        ;
; clock_name_global_0                  ; false                  ; String                                        ;
; clock_name_global_1                  ; false                  ; String                                        ;
; clock_name_global_2                  ; false                  ; String                                        ;
; clock_name_global_3                  ; false                  ; String                                        ;
; clock_name_global_4                  ; false                  ; String                                        ;
; clock_name_global_5                  ; false                  ; String                                        ;
; clock_name_global_6                  ; false                  ; String                                        ;
; clock_name_global_7                  ; false                  ; String                                        ;
; clock_name_global_8                  ; false                  ; String                                        ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                ;
; m_cnt_bypass_en                      ; false                  ; String                                        ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                        ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                ;
; n_cnt_bypass_en                      ; false                  ; String                                        ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                        ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en0                     ; false                  ; String                                        ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                        ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en1                     ; false                  ; String                                        ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                        ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en2                     ; false                  ; String                                        ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                        ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en3                     ; false                  ; String                                        ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                        ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en4                     ; false                  ; String                                        ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                        ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en5                     ; false                  ; String                                        ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                        ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en6                     ; false                  ; String                                        ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                        ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en7                     ; false                  ; String                                        ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                        ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en8                     ; false                  ; String                                        ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                        ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en9                     ; false                  ; String                                        ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                        ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en10                    ; false                  ; String                                        ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                        ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en11                    ; false                  ; String                                        ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                        ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en12                    ; false                  ; String                                        ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                        ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en13                    ; false                  ; String                                        ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                        ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en14                    ; false                  ; String                                        ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                        ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en15                    ; false                  ; String                                        ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                        ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en16                    ; false                  ; String                                        ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                        ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en17                    ; false                  ; String                                        ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                        ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                ;
; pll_vco_div                          ; 1                      ; Signed Integer                                ;
; pll_slf_rst                          ; false                  ; String                                        ;
; pll_bw_sel                           ; low                    ; String                                        ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                        ;
; pll_cp_current                       ; 0                      ; Signed Integer                                ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                ;
; pll_fractional_division              ; 1                      ; Signed Integer                                ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                        ;
; mimic_fbclk_type                     ; gclk                   ; String                                        ;
; pll_fbclk_mux_1                      ; glb                    ; String                                        ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                        ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                        ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                ;
; refclk1_frequency                    ; 0 MHz                  ; String                                        ;
; pll_clkin_0_src                      ; clk_0                  ; String                                        ;
; pll_clkin_1_src                      ; clk_0                  ; String                                        ;
; pll_clk_loss_sw_en                   ; false                  ; String                                        ;
; pll_auto_clk_sw_en                   ; false                  ; String                                        ;
; pll_manu_clk_sw_en                   ; false                  ; String                                        ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                        ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                        ;
+--------------------------------------+------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|timer:u2|counter:u0 ;
+----------------+----------------------------------+---------------------+
; Parameter Name ; Value                            ; Type                ;
+----------------+----------------------------------+---------------------+
; IMAGE_WIDTH    ; 00000000000000000000001010000000 ; Unsigned Binary     ;
; HFP_WIDTH      ; 00000000000000000000000000010000 ; Unsigned Binary     ;
; HSYNCH_WIDTH   ; 00000000000000000000000001100000 ; Unsigned Binary     ;
; HBP_WIDTH      ; 00000000000000000000000000110000 ; Unsigned Binary     ;
; IMAGE_HEIGHT   ; 00000000000000000000000111100000 ; Unsigned Binary     ;
; VFP_HEIGHT     ; 00000000000000000000000000001010 ; Unsigned Binary     ;
; VSYNCH_HEIGHT  ; 00000000000000000000000000000010 ; Unsigned Binary     ;
; VBP_HEIGHT     ; 00000000000000000000000000100001 ; Unsigned Binary     ;
; BAR_WIDTH      ; 00000000000000000000000001010000 ; Unsigned Binary     ;
; BAR_HEIGHT     ; 00000000000000000000000000111100 ; Unsigned Binary     ;
+----------------+----------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_fifo_module:the_PD_LAB_9_dma_0_fifo_module|PD_LAB_9_dma_0_fifo_module_fifo_ram_module:PD_LAB_9_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                  ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                                                                                                                                               ;
; LPM_WIDTH              ; 32           ; Signed Integer                                                                                                                                                                                                        ;
; LPM_WIDTHAD            ; 7            ; Signed Integer                                                                                                                                                                                                        ;
; LPM_NUMWORDS           ; 128          ; Untyped                                                                                                                                                                                                               ;
; LPM_INDATA             ; REGISTERED   ; Untyped                                                                                                                                                                                                               ;
; LPM_RDADDRESS_CONTROL  ; REGISTERED   ; Untyped                                                                                                                                                                                                               ;
; LPM_WRADDRESS_CONTROL  ; REGISTERED   ; Untyped                                                                                                                                                                                                               ;
; LPM_OUTDATA            ; UNREGISTERED ; Untyped                                                                                                                                                                                                               ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                                                                                                                                               ;
; USE_EAB                ; ON           ; Untyped                                                                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                        ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                           ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                 ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                                                                                                                                 ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                                                                                                 ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                        ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                        ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                        ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                                                                        ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                                                                        ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                                                                                                 ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                                                                                                 ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                        ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                        ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                                                                        ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                                                                                                                                                        ;
; READ_ACLR_SYNCH         ; ON          ; Untyped                                                                                                                                                                        ;
; CBXI_PARAMETER          ; dcfifo_ls52 ; Untyped                                                                                                                                                                        ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                                    ;
; PLI_PORT       ; 50000 ; Signed Integer                                                    ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                               ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                               ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                               ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                               ;
; EXPORT_JTAG          ; 0     ; Signed Integer                                                                                                               ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                               ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                               ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                 ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                                       ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                                       ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                                       ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                       ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                               ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                                       ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                       ;
; sld_sim_action          ;                        ; String                                                                                                                                                                               ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                       ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                               ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                               ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                           ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                 ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                 ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                 ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                 ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                                      ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                                      ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                                      ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                                              ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                                              ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                       ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                                             ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                                             ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                             ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                              ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                          ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                          ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                          ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                          ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                          ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                          ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                          ;
; ENCODING       ; 0     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                          ;
; ENCODING       ; 0     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                 ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                       ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                                       ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                                       ;
; FAST_VER              ; 0     ; Signed Integer                                                                                       ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                       ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                             ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                       ;
+---------------------------+----------+--------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                             ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                             ;
+---------------------------+----------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_pll_0:pll_0|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                         ;
+--------------------------------------+------------------------+----------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                       ;
; fractional_vco_multiplier            ; false                  ; String                                       ;
; pll_type                             ; General                ; String                                       ;
; pll_subtype                          ; General                ; String                                       ;
; number_of_clocks                     ; 2                      ; Signed Integer                               ;
; operation_mode                       ; direct                 ; String                                       ;
; deserialization_factor               ; 4                      ; Signed Integer                               ;
; data_rate                            ; 0                      ; Signed Integer                               ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                               ;
; output_clock_frequency0              ; 143.000000 MHz         ; String                                       ;
; phase_shift0                         ; -2972 ps               ; String                                       ;
; duty_cycle0                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency1              ; 143.000000 MHz         ; String                                       ;
; phase_shift1                         ; 0 ps                   ; String                                       ;
; duty_cycle1                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency2              ; 0 MHz                  ; String                                       ;
; phase_shift2                         ; 0 ps                   ; String                                       ;
; duty_cycle2                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency3              ; 0 MHz                  ; String                                       ;
; phase_shift3                         ; 0 ps                   ; String                                       ;
; duty_cycle3                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency4              ; 0 MHz                  ; String                                       ;
; phase_shift4                         ; 0 ps                   ; String                                       ;
; duty_cycle4                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency5              ; 0 MHz                  ; String                                       ;
; phase_shift5                         ; 0 ps                   ; String                                       ;
; duty_cycle5                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency6              ; 0 MHz                  ; String                                       ;
; phase_shift6                         ; 0 ps                   ; String                                       ;
; duty_cycle6                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency7              ; 0 MHz                  ; String                                       ;
; phase_shift7                         ; 0 ps                   ; String                                       ;
; duty_cycle7                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency8              ; 0 MHz                  ; String                                       ;
; phase_shift8                         ; 0 ps                   ; String                                       ;
; duty_cycle8                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency9              ; 0 MHz                  ; String                                       ;
; phase_shift9                         ; 0 ps                   ; String                                       ;
; duty_cycle9                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency10             ; 0 MHz                  ; String                                       ;
; phase_shift10                        ; 0 ps                   ; String                                       ;
; duty_cycle10                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency11             ; 0 MHz                  ; String                                       ;
; phase_shift11                        ; 0 ps                   ; String                                       ;
; duty_cycle11                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency12             ; 0 MHz                  ; String                                       ;
; phase_shift12                        ; 0 ps                   ; String                                       ;
; duty_cycle12                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency13             ; 0 MHz                  ; String                                       ;
; phase_shift13                        ; 0 ps                   ; String                                       ;
; duty_cycle13                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency14             ; 0 MHz                  ; String                                       ;
; phase_shift14                        ; 0 ps                   ; String                                       ;
; duty_cycle14                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency15             ; 0 MHz                  ; String                                       ;
; phase_shift15                        ; 0 ps                   ; String                                       ;
; duty_cycle15                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency16             ; 0 MHz                  ; String                                       ;
; phase_shift16                        ; 0 ps                   ; String                                       ;
; duty_cycle16                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency17             ; 0 MHz                  ; String                                       ;
; phase_shift17                        ; 0 ps                   ; String                                       ;
; duty_cycle17                         ; 50                     ; Signed Integer                               ;
; clock_name_0                         ;                        ; String                                       ;
; clock_name_1                         ;                        ; String                                       ;
; clock_name_2                         ;                        ; String                                       ;
; clock_name_3                         ;                        ; String                                       ;
; clock_name_4                         ;                        ; String                                       ;
; clock_name_5                         ;                        ; String                                       ;
; clock_name_6                         ;                        ; String                                       ;
; clock_name_7                         ;                        ; String                                       ;
; clock_name_8                         ;                        ; String                                       ;
; clock_name_global_0                  ; false                  ; String                                       ;
; clock_name_global_1                  ; false                  ; String                                       ;
; clock_name_global_2                  ; false                  ; String                                       ;
; clock_name_global_3                  ; false                  ; String                                       ;
; clock_name_global_4                  ; false                  ; String                                       ;
; clock_name_global_5                  ; false                  ; String                                       ;
; clock_name_global_6                  ; false                  ; String                                       ;
; clock_name_global_7                  ; false                  ; String                                       ;
; clock_name_global_8                  ; false                  ; String                                       ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                               ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                               ;
; m_cnt_bypass_en                      ; false                  ; String                                       ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                       ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                               ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                               ;
; n_cnt_bypass_en                      ; false                  ; String                                       ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                       ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en0                     ; false                  ; String                                       ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                       ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en1                     ; false                  ; String                                       ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                       ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en2                     ; false                  ; String                                       ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                       ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en3                     ; false                  ; String                                       ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                       ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en4                     ; false                  ; String                                       ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                       ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en5                     ; false                  ; String                                       ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                       ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en6                     ; false                  ; String                                       ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                       ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en7                     ; false                  ; String                                       ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                       ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en8                     ; false                  ; String                                       ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                       ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en9                     ; false                  ; String                                       ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                       ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en10                    ; false                  ; String                                       ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                       ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en11                    ; false                  ; String                                       ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                       ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en12                    ; false                  ; String                                       ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                       ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en13                    ; false                  ; String                                       ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                       ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en14                    ; false                  ; String                                       ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                       ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en15                    ; false                  ; String                                       ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                       ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en16                    ; false                  ; String                                       ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                       ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en17                    ; false                  ; String                                       ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                       ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                               ;
; pll_vco_div                          ; 1                      ; Signed Integer                               ;
; pll_slf_rst                          ; false                  ; String                                       ;
; pll_bw_sel                           ; low                    ; String                                       ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                       ;
; pll_cp_current                       ; 0                      ; Signed Integer                               ;
; pll_bwctrl                           ; 0                      ; Signed Integer                               ;
; pll_fractional_division              ; 1                      ; Signed Integer                               ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                               ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                       ;
; mimic_fbclk_type                     ; gclk                   ; String                                       ;
; pll_fbclk_mux_1                      ; glb                    ; String                                       ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                       ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                       ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                               ;
; refclk1_frequency                    ; 0 MHz                  ; String                                       ;
; pll_clkin_0_src                      ; clk_0                  ; String                                       ;
; pll_clkin_1_src                      ; clk_0                  ; String                                       ;
; pll_clk_loss_sw_en                   ; false                  ; String                                       ;
; pll_auto_clk_sw_en                   ; false                  ; String                                       ;
; pll_manu_clk_sw_en                   ; false                  ; String                                       ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                               ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                       ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                       ;
+--------------------------------------+------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                              ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                    ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                    ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                    ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                    ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                    ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                    ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 26    ; Signed Integer                                                                                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                      ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                      ;
; USE_CHIPSELECT              ; 1     ; Signed Integer                                                                                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                      ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                      ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                      ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                                          ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                                          ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                          ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                                          ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                            ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                            ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                            ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                            ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                            ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                            ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                            ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                            ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                            ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                            ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                            ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                            ;
; ID                        ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                            ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                            ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                            ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                            ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_0_read_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                              ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                              ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                              ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                              ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                              ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                              ;
; ID                        ; 0     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                              ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                              ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                              ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                              ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_0_control_port_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_0_control_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 67    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 70    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 69    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 71    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                     ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                     ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                     ;
; FIFO_DATA_W               ; 87    ; Signed Integer                                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                              ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                ;
; BITS_PER_SYMBOL     ; 87    ; Signed Integer                                                                                                                                ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                ;
; DATA_WIDTH          ; 87    ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                                  ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                  ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                                  ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_router:router|PD_LAB_9_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                         ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                               ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                               ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_router_001:router_001|PD_LAB_9_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_router_002:router_002|PD_LAB_9_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_router_002:router_003|PD_LAB_9_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_router_004:router_004|PD_LAB_9_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                 ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                                 ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                 ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                 ;
; VALID_WIDTH               ; 3     ; Signed Integer                                                                                                                 ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                 ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                 ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                 ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                       ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                               ;
; PKT_BEGIN_BURST           ; 67    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                               ;
; PKT_BURST_TYPE_H          ; 64    ; Signed Integer                                                                                                                               ;
; PKT_BURST_TYPE_L          ; 63    ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                                               ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                               ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                               ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                               ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                               ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                               ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                               ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                               ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                               ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                               ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                               ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                               ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                                               ;
; OUT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 58    ; Signed Integer                                                                                                                                                                                                                                                    ;
; PKT_BYTE_CNT_L ; 56    ; Signed Integer                                                                                                                                                                                                                                                    ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                                    ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                                    ;
; ST_DATA_W      ; 86    ; Signed Integer                                                                                                                                                                                                                                                    ;
; ST_CHANNEL_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                          ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                ;
; SCHEME         ; round-robin ; String                                                                                                                                                        ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                             ;
; SCHEME         ; no-arb ; String                                                                                                                                                     ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                             ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                         ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                               ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                                               ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                               ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                               ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                               ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                               ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                                               ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                                               ;
; IN_PKT_BYTE_CNT_H             ; 58    ; Signed Integer                                                                                                                               ;
; IN_PKT_BURSTWRAP_L            ; 59    ; Signed Integer                                                                                                                               ;
; IN_PKT_BURSTWRAP_H            ; 59    ; Signed Integer                                                                                                                               ;
; IN_PKT_BURST_SIZE_L           ; 60    ; Signed Integer                                                                                                                               ;
; IN_PKT_BURST_SIZE_H           ; 62    ; Signed Integer                                                                                                                               ;
; IN_PKT_RESPONSE_STATUS_L      ; 81    ; Signed Integer                                                                                                                               ;
; IN_PKT_RESPONSE_STATUS_H      ; 82    ; Signed Integer                                                                                                                               ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                                               ;
; IN_PKT_BURST_TYPE_L           ; 63    ; Signed Integer                                                                                                                               ;
; IN_PKT_BURST_TYPE_H           ; 64    ; Signed Integer                                                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_L       ; 83    ; Signed Integer                                                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_H       ; 85    ; Signed Integer                                                                                                                               ;
; IN_PKT_TRANS_WRITE            ; 52    ; Signed Integer                                                                                                                               ;
; IN_ST_DATA_W                  ; 86    ; Signed Integer                                                                                                                               ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                               ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                               ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                               ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                               ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                               ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                               ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                               ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                               ;
; OUT_PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                               ;
; OUT_PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                               ;
; OUT_PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                               ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                               ;
; OUT_PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                               ;
; OUT_PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                               ;
; OUT_ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W                  ; 3     ; Signed Integer                                                                                                                               ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                               ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                               ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                               ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                               ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                               ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                            ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                         ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                               ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                               ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                               ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                               ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                               ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                               ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                               ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                               ;
; IN_PKT_BYTE_CNT_H             ; 76    ; Signed Integer                                                                                                                               ;
; IN_PKT_BURSTWRAP_L            ; 77    ; Signed Integer                                                                                                                               ;
; IN_PKT_BURSTWRAP_H            ; 77    ; Signed Integer                                                                                                                               ;
; IN_PKT_BURST_SIZE_L           ; 78    ; Signed Integer                                                                                                                               ;
; IN_PKT_BURST_SIZE_H           ; 80    ; Signed Integer                                                                                                                               ;
; IN_PKT_RESPONSE_STATUS_L      ; 99    ; Signed Integer                                                                                                                               ;
; IN_PKT_RESPONSE_STATUS_H      ; 100   ; Signed Integer                                                                                                                               ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                               ;
; IN_PKT_BURST_TYPE_L           ; 81    ; Signed Integer                                                                                                                               ;
; IN_PKT_BURST_TYPE_H           ; 82    ; Signed Integer                                                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_L       ; 101   ; Signed Integer                                                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_H       ; 103   ; Signed Integer                                                                                                                               ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                               ;
; IN_ST_DATA_W                  ; 104   ; Signed Integer                                                                                                                               ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                               ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                               ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                               ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                               ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                               ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                               ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                               ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                               ;
; OUT_PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                               ;
; OUT_PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                                               ;
; OUT_PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                                               ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                               ;
; OUT_PKT_BURST_TYPE_L          ; 63    ; Signed Integer                                                                                                                               ;
; OUT_PKT_BURST_TYPE_H          ; 64    ; Signed Integer                                                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                                               ;
; OUT_ST_DATA_W                 ; 86    ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W                  ; 3     ; Signed Integer                                                                                                                               ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                               ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                               ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                               ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                               ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                               ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                        ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                            ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                            ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                            ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                 ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 5     ; Signed Integer                                                                                                                       ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W               ; 5     ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                       ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                       ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                       ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                       ;
; USE_CHIPSELECT              ; 1     ; Signed Integer                                                                                                                       ;
; USE_READ                    ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                       ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                       ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                       ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_in_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 5     ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                            ;
+---------------------------+----------+-----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                  ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                          ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                  ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                  ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                  ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                  ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                  ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                  ;
+---------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|PD_LAB_9:u4|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1|pixelgen:u3     ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; IMAGE_WIDTH    ; 00000000000000000000001010000000 ; Unsigned Binary ;
; HFP_WIDTH      ; 00000000000000000000000000010000 ; Unsigned Binary ;
; HSYNCH_WIDTH   ; 00000000000000000000000001100000 ; Unsigned Binary ;
; HBP_WIDTH      ; 00000000000000000000000000110000 ; Unsigned Binary ;
; IMAGE_HEIGHT   ; 00000000000000000000000111100000 ; Unsigned Binary ;
; VFP_HEIGHT     ; 00000000000000000000000000001010 ; Unsigned Binary ;
; VSYNCH_HEIGHT  ; 00000000000000000000000000000010 ; Unsigned Binary ;
; VBP_HEIGHT     ; 00000000000000000000000000100001 ; Unsigned Binary ;
; BAR_WIDTH      ; 00000000000000000000000001010000 ; Unsigned Binary ;
; BAR_HEIGHT     ; 00000000000000000000000000111100 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                       ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_data_bits                                   ; 130                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_bits                                ; 130                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; sld_inversion_mask_length                       ; 411                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_storage_qualifier_bits                      ; 130                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                    ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                                                    ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                                                                    ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                    ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                                                    ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                                                                    ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_40n1      ; Untyped                                                                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                            ;
; WIDTH_A                            ; 8                    ; Untyped                                                                            ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                            ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_B                            ; 8                    ; Untyped                                                                            ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                            ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_g0n1      ; Untyped                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                                                                                           ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                     ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                         ;
; Entity Instance            ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                                                ;
;     -- LPM_WIDTH           ; 32                                                                                                                                                                        ;
;     -- LPM_NUMWORDS        ; 256                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                                        ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                  ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                 ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                                                                     ;
; Entity Instance                           ; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 16                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 16                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                              ;
; Entity Instance                           ; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                              ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u1|PD_LAB_9:u4|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+--------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                          ;
+----------------+--------+----------+--------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                           ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                     ;
+----------------+--------+----------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_in_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdata[31..30]    ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; av_readdata[28..25]    ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; av_readdata[19..18]    ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; av_readdata[16..14]    ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; av_readdata[12..9]     ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; av_readdata[3..2]      ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; av_readdata[29]        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_readdata[24]        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_readdata[23]        ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; av_readdata[22]        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_readdata[21]        ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; av_readdata[20]        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_readdata[17]        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_readdata[13]        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_readdata[8]         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_readdata[7]         ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; av_readdata[6]         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_readdata[5]         ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; av_readdata[4]         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_readdata[1]         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_readdata[0]         ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                 ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_read                ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_readdata            ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                 ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                   ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                              ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                           ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                           ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                   ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                              ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                             ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                        ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_router_004:router_004|PD_LAB_9_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_router_002:router_002|PD_LAB_9_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_router_001:router_001|PD_LAB_9_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_router:router|PD_LAB_9_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                         ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                              ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                            ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                    ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                               ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_0_control_port_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_0_read_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                            ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                          ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_pll_0:pll_0|altera_pll:altera_pll_i"                                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|PD_LAB_9_new_sdram_controller_0_input_efifo_module:the_PD_LAB_9_new_sdram_controller_0_input_efifo_module" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                      ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                           ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                      ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-----------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                     ;
+----------------+--------+----------+-----------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                      ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                ;
+----------------+--------+----------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_sc_fifo:fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                       ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                 ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                 ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                       ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                       ;
+-------------------+--------+----------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                    ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sense_pos_edge ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                               ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                        ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                         ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                      ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                       ;
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                          ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                     ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                        ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                   ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                   ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                              ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                           ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                 ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                            ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                          ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tms             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
; jtag_state_tlr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
; jtag_state_rti  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
; jtag_state_sdrs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
; jtag_state_cdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
; jtag_state_sdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
; jtag_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
; jtag_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
; jtag_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
; jtag_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
; jtag_state_sirs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
; jtag_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
; jtag_state_sir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
; jtag_state_e1ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
; jtag_state_pir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
; jtag_state_e2ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
; jtag_state_uir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"                    ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                        ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ir_out             ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "ir_out[2..1]" will be connected to GND. ;
; ir_out             ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; virtual_state_cir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e1dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e2dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_pdr  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_uir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"     ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; source_ready    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; mgmt_valid      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; mgmt_channel    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; mgmt_data       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_tck        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tms        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tdi        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tdo        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_ena        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_usr1       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_clr        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_clrn       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_tlr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_rti  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sdrs ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_cdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e1dr ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_pdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e2dr ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_udr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sirs ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_cir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e1ir ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_pir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e2ir ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_uir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_ir_in      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_irq        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_ir_out     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; debug_reset     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_fifo_module:the_PD_LAB_9_dma_0_fifo_module|PD_LAB_9_dma_0_fifo_module_fifo_ram_module:PD_LAB_9_dma_0_fifo_module_fifo_ram" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                         ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdclken ; Input ; Info     ; Stuck at VCC                                                                                                                                                                    ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_read_data_mux:the_PD_LAB_9_dma_0_read_data_mux" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; readaddress_inc[4..3] ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u1|PD_LAB_9:u4"                                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; pio_export        ; Output ; Info     ; Explicitly unconnected                                                              ;
; pll_locked_export ; Output ; Info     ; Explicitly unconnected                                                              ;
; fifo_0_out_valid  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dma_irq_irq       ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "top:u1|clock:u1" ;
+------+-------+----------+-------------------+
; Port ; Type  ; Severity ; Details           ;
+------+-------+----------+-------------------+
; rst  ; Input ; Info     ; Stuck at GND      ;
+------+-------+----------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 130                 ; 130              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1321                        ;
;     CLR               ; 399                         ;
;     CLR SCLR          ; 9                           ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 246                         ;
;     ENA CLR           ; 299                         ;
;     ENA CLR SCLR      ; 48                          ;
;     ENA CLR SLD       ; 189                         ;
;     ENA SCLR          ; 44                          ;
;     ENA SLD           ; 26                          ;
;     SCLR              ; 32                          ;
;     plain             ; 28                          ;
; arriav_io_obuf        ; 24                          ;
; arriav_lcell_comb     ; 1603                        ;
;     arith             ; 257                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 246                         ;
;         2 data inputs ; 2                           ;
;         3 data inputs ; 6                           ;
;         4 data inputs ; 1                           ;
;         5 data inputs ; 1                           ;
;     extend            ; 16                          ;
;         7 data inputs ; 16                          ;
;     normal            ; 1258                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 31                          ;
;         2 data inputs ; 157                         ;
;         3 data inputs ; 241                         ;
;         4 data inputs ; 306                         ;
;         5 data inputs ; 233                         ;
;         6 data inputs ; 288                         ;
;     shared            ; 72                          ;
;         1 data inputs ; 58                          ;
;         2 data inputs ; 14                          ;
; boundary_port         ; 327                         ;
; generic_pll           ; 3                           ;
; stratixv_ram_block    ; 88                          ;
;                       ;                             ;
; Max LUT depth         ; 8.10                        ;
; Average LUT depth     ; 3.13                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                       ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                                                                                                     ; Details ;
+----------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; CLOCK_50                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                                                                                                                                                              ; N/A     ;
; top:u1|DRAM_CAS_N                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]~_wirecell                                                                                                                                          ; N/A     ;
; top:u1|DRAM_CAS_N                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]~_wirecell                                                                                                                                          ; N/A     ;
; top:u1|DRAM_RAS_N                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]~_wirecell                                                                                                                                          ; N/A     ;
; top:u1|DRAM_RAS_N                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]~_wirecell                                                                                                                                          ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[0]                                                                                                                                                                                ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[0]                                                                                                                                                                                ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[10]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[10]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[10]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[10]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[11]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[11]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[11]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[11]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[12]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[12]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[12]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[12]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[13]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[13]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[13]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[13]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[14]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[14]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[14]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[14]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[15]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[15]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[15]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[15]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[16]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[16]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[16]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[16]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[17]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[17]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[17]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[17]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[18]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[18]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[18]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[18]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[19]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[19]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[19]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[19]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[1]                                                                                                                                                                                ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[1]                                                                                                                                                                                ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[20]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[20]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[20]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[20]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[21]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[21]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[21]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[21]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[22]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[22]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[22]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[22]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[23]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[23]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[23]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[23]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[24]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[24]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[24]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[24]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[25]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[25]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[25]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[25]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[2]                                                                                                                                                                                ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[2]                                                                                                                                                                                ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[3]                                                                                                                                                                                ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[3]                                                                                                                                                                                ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[4]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[4]                                                                                                                                                                                ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[4]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[4]                                                                                                                                                                                ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[5]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[5]                                                                                                                                                                                ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[5]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[5]                                                                                                                                                                                ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[6]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[6]                                                                                                                                                                                ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[6]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[6]                                                                                                                                                                                ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[7]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[7]                                                                                                                                                                                ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[7]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[7]                                                                                                                                                                                ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[8]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[8]                                                                                                                                                                                ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[8]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[8]                                                                                                                                                                                ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[9]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[9]                                                                                                                                                                                ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[9]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[9]                                                                                                                                                                                ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonmm_write_slave_waitrequest ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|wrfull~1_wirecell                                                                  ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonmm_write_slave_waitrequest ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|wrfull~1_wirecell                                                                  ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonmm_write_slave_write       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_fifo_module:the_PD_LAB_9_dma_0_fifo_module|fifo_empty                                                                                                                          ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonmm_write_slave_write       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_fifo_module:the_PD_LAB_9_dma_0_fifo_module|fifo_empty                                                                                                                          ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[0]  ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[0]  ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[10] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[10] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[11] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[11] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[12] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[12] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[13] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[13] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[14]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[14] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[14]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[14] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[15] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[15] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[16]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[16] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[16]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[16] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[17]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[17] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[17]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[17] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[18]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[18] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[18]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[18] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[19]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[19] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[19]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[19] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[1]  ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[1]  ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[20]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[20] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[20]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[20] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[21]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[21] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[21]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[21] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[22]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[22] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[22]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[22] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[23]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[23] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[23]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[23] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[24]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[24] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[24]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[24] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[25]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[25] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[25]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[25] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[26]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[26] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[26]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[26] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[27]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[27] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[27]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[27] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[28]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[28] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[28]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[28] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[29]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[29] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[29]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[29] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[2]  ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[2]  ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[30]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[30] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[30]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[30] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[31]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[31] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[31]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[31] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[3]  ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[3]  ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[4]  ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[4]  ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[5]  ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[5]  ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[6]  ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[6]  ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[7]  ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[7]  ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[8]  ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[8]  ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[9]  ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[9]  ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_ready            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|valid_video                                                                                                                                                                                                ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_ready            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|valid_video                                                                                                                                                                                                ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_valid            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_valid                                                                                                                                                                       ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_valid            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_valid                                                                                                                                                                       ; N/A     ;
; top:u1|PD_LAB_9:u4|dma_irq_irq                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|dma_ctl_irq                                                                                                                                                                                   ; N/A     ;
; top:u1|PD_LAB_9:u4|dma_irq_irq                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|dma_ctl_irq                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|H_pos[0]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[0]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|H_pos[0]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[0]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|H_pos[10]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[10]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[10]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[10]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[11]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[11]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[11]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[11]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[12]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[12]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[12]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[12]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[13]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[13]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[13]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[13]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[14]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[14]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[14]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[14]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[15]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[15]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[15]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[15]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[16]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[16]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[16]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[16]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[17]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[17]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[17]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[17]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[18]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[18]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[18]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[18]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[19]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[19]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[19]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[19]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[1]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[1]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|H_pos[1]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[1]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|H_pos[20]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[20]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[20]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[20]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[21]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[21]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[21]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[21]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[22]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[22]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[22]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[22]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[23]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[23]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[23]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[23]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[24]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[24]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[24]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[24]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[25]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[25]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[25]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[25]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[26]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[26]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[26]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[26]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[27]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[27]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[27]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[27]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[28]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[28]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[28]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[28]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[29]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[29]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[29]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[29]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[2]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[2]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|H_pos[2]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[2]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|H_pos[30]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[30]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[30]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[30]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[31]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[31]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[31]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[31]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[3]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[3]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|H_pos[3]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[3]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|H_pos[4]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[4]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|H_pos[4]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[4]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|H_pos[5]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[5]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|H_pos[5]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[5]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|H_pos[6]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[6]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|H_pos[6]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[6]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|H_pos[7]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[7]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|H_pos[7]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[7]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|H_pos[8]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[8]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|H_pos[8]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[8]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|H_pos[9]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[9]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|H_pos[9]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[9]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|V_pos[0]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[0]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|V_pos[0]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[0]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|V_pos[10]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[10]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[10]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[10]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[11]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[11]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[11]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[11]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[12]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[12]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[12]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[12]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[13]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[13]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[13]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[13]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[14]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[14]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[14]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[14]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[15]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[15]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[15]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[15]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[16]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[16]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[16]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[16]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[17]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[17]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[17]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[17]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[18]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[18]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[18]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[18]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[19]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[19]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[19]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[19]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[1]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[1]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|V_pos[1]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[1]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|V_pos[20]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[20]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[20]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[20]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[21]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[21]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[21]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[21]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[22]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[22]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[22]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[22]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[23]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[23]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[23]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[23]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[24]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[24]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[24]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[24]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[25]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[25]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[25]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[25]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[26]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[26]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[26]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[26]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[27]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[27]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[27]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[27]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[28]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[28]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[28]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[28]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[29]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[29]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[29]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[29]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[2]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[2]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|V_pos[2]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[2]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|V_pos[30]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[30]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[30]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[30]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[31]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[31]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[31]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[31]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[3]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[3]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|V_pos[3]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[3]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|V_pos[4]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[4]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|V_pos[4]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[4]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|V_pos[5]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[5]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|V_pos[5]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[5]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|V_pos[6]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[6]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|V_pos[6]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[6]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|V_pos[7]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[7]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|V_pos[7]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[7]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|V_pos[8]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[8]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|V_pos[8]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[8]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|V_pos[9]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[9]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|V_pos[9]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[9]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|valid_video                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|valid_video                                                                                                                                                                                                ; N/A     ;
; top:u1|timer:u2|valid_video                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|valid_video                                                                                                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A     ;
+----------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Processing started: Thu Apr 14 17:27:54 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off IT_LAB_9 -c IT_LAB_9
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 1 design units, including 1 entities, in source file rom_pixels.v
    Info (12023): Found entity 1: ROM_pixels File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/ROM_pixels.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom_640p.v
    Info (12023): Found entity 1: ROM_640p File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/ROM_640p.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pd_lab_9/synthesis/pd_lab_9.v
    Info (12023): Found entity 1: PD_LAB_9 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/PD_LAB_9.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file pd_lab_9/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file pd_lab_9/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file pd_lab_9/synthesis/submodules/pd_lab_9_mm_interconnect_1.v
    Info (12023): Found entity 1: PD_LAB_9_mm_interconnect_1 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file pd_lab_9/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file pd_lab_9/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file pd_lab_9/synthesis/submodules/pd_lab_9_mm_interconnect_0.v
    Info (12023): Found entity 1: PD_LAB_9_mm_interconnect_0 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file pd_lab_9/synthesis/submodules/pd_lab_9_mm_interconnect_0_avalon_st_adapter_002.v
    Info (12023): Found entity 1: PD_LAB_9_mm_interconnect_0_avalon_st_adapter_002 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_avalon_st_adapter_002.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file pd_lab_9/synthesis/submodules/pd_lab_9_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv
    Info (12023): Found entity 1: PD_LAB_9_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file pd_lab_9/synthesis/submodules/pd_lab_9_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: PD_LAB_9_mm_interconnect_0_avalon_st_adapter File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file pd_lab_9/synthesis/submodules/pd_lab_9_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: PD_LAB_9_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file pd_lab_9/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file pd_lab_9/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file pd_lab_9/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pd_lab_9/synthesis/submodules/pd_lab_9_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: PD_LAB_9_mm_interconnect_0_rsp_mux_001 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file pd_lab_9/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file pd_lab_9/synthesis/submodules/pd_lab_9_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: PD_LAB_9_mm_interconnect_0_rsp_mux File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file pd_lab_9/synthesis/submodules/pd_lab_9_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: PD_LAB_9_mm_interconnect_0_rsp_demux_002 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file pd_lab_9/synthesis/submodules/pd_lab_9_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: PD_LAB_9_mm_interconnect_0_cmd_mux_002 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file pd_lab_9/synthesis/submodules/pd_lab_9_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: PD_LAB_9_mm_interconnect_0_cmd_mux File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file pd_lab_9/synthesis/submodules/pd_lab_9_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: PD_LAB_9_mm_interconnect_0_cmd_demux_001 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file pd_lab_9/synthesis/submodules/pd_lab_9_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: PD_LAB_9_mm_interconnect_0_cmd_demux File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file pd_lab_9/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file pd_lab_9/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file pd_lab_9/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file pd_lab_9/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file pd_lab_9/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file pd_lab_9/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file pd_lab_9/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file pd_lab_9/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file pd_lab_9/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file pd_lab_9/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file pd_lab_9/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file pd_lab_9/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file pd_lab_9/synthesis/submodules/pd_lab_9_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: PD_LAB_9_mm_interconnect_0_router_004_default_decode File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: PD_LAB_9_mm_interconnect_0_router_004 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file pd_lab_9/synthesis/submodules/pd_lab_9_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: PD_LAB_9_mm_interconnect_0_router_002_default_decode File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: PD_LAB_9_mm_interconnect_0_router_002 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file pd_lab_9/synthesis/submodules/pd_lab_9_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: PD_LAB_9_mm_interconnect_0_router_001_default_decode File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: PD_LAB_9_mm_interconnect_0_router_001 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file pd_lab_9/synthesis/submodules/pd_lab_9_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: PD_LAB_9_mm_interconnect_0_router_default_decode File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: PD_LAB_9_mm_interconnect_0_router File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file pd_lab_9/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file pd_lab_9/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file pd_lab_9/synthesis/submodules/pd_lab_9_pll_0.v
    Info (12023): Found entity 1: PD_LAB_9_pll_0 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_pll_0.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pd_lab_9/synthesis/submodules/pd_lab_9_pio_0.v
    Info (12023): Found entity 1: PD_LAB_9_pio_0 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_pio_0.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file pd_lab_9/synthesis/submodules/pd_lab_9_new_sdram_controller_0.v
    Info (12023): Found entity 1: PD_LAB_9_new_sdram_controller_0_input_efifo_module File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_new_sdram_controller_0.v Line: 21
    Info (12023): Found entity 2: PD_LAB_9_new_sdram_controller_0 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_new_sdram_controller_0.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file pd_lab_9/synthesis/submodules/pd_lab_9_master_0.v
    Info (12023): Found entity 1: PD_LAB_9_master_0 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_master_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file pd_lab_9/synthesis/submodules/pd_lab_9_master_0_p2b_adapter.sv
    Info (12023): Found entity 1: PD_LAB_9_master_0_p2b_adapter File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_master_0_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file pd_lab_9/synthesis/submodules/pd_lab_9_master_0_b2p_adapter.sv
    Info (12023): Found entity 1: PD_LAB_9_master_0_b2p_adapter File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_master_0_b2p_adapter.sv Line: 55
Info (12021): Found 7 design units, including 7 entities, in source file pd_lab_9/synthesis/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file pd_lab_9/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file pd_lab_9/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file pd_lab_9/synthesis/submodules/pd_lab_9_master_0_timing_adt.sv
    Info (12023): Found entity 1: PD_LAB_9_master_0_timing_adt File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_master_0_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file pd_lab_9/synthesis/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 3 design units, including 3 entities, in source file pd_lab_9/synthesis/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file pd_lab_9/synthesis/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file pd_lab_9/synthesis/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_jtag_streaming.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file pd_lab_9/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file pd_lab_9/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file pd_lab_9/synthesis/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file pd_lab_9/synthesis/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 4 design units, including 4 entities, in source file pd_lab_9/synthesis/submodules/pd_lab_9_fifo_0.v
    Info (12023): Found entity 1: PD_LAB_9_fifo_0_dual_clock_fifo File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_fifo_0.v Line: 21
    Info (12023): Found entity 2: PD_LAB_9_fifo_0_dcfifo_with_controls File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_fifo_0.v Line: 97
    Info (12023): Found entity 3: PD_LAB_9_fifo_0_map_avalonmm_to_avalonst File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_fifo_0.v Line: 157
    Info (12023): Found entity 4: PD_LAB_9_fifo_0 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_fifo_0.v Line: 184
Info (12021): Found 7 design units, including 7 entities, in source file pd_lab_9/synthesis/submodules/pd_lab_9_dma_0.v
    Info (12023): Found entity 1: PD_LAB_9_dma_0_read_data_mux File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_dma_0.v Line: 21
    Info (12023): Found entity 2: PD_LAB_9_dma_0_byteenables File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_dma_0.v Line: 106
    Info (12023): Found entity 3: PD_LAB_9_dma_0_fifo_module_fifo_ram_module File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_dma_0.v Line: 154
    Info (12023): Found entity 4: PD_LAB_9_dma_0_fifo_module File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_dma_0.v Line: 253
    Info (12023): Found entity 5: PD_LAB_9_dma_0_mem_read File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_dma_0.v Line: 417
    Info (12023): Found entity 6: PD_LAB_9_dma_0_mem_write File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_dma_0.v Line: 505
    Info (12023): Found entity 7: PD_LAB_9_dma_0 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_dma_0.v Line: 555
Info (12021): Found 1 design units, including 1 entities, in source file /users/idtti/onedrive/desktop/ecen_3763/lab_wk_9/source/tb.sv
    Info (12023): Found entity 1: tb File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/tb.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /users/idtti/onedrive/desktop/ecen_3763/lab_wk_9/source/pixelgen.sv
    Info (12023): Found entity 1: pixelgen File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/pixelgen.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /users/idtti/onedrive/desktop/ecen_3763/lab_wk_9/source/top.sv
    Info (12023): Found entity 1: top File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/top.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /users/idtti/onedrive/desktop/ecen_3763/lab_wk_9/source/timer.sv
    Info (12023): Found entity 1: timer File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/timer.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /users/idtti/onedrive/desktop/ecen_3763/lab_wk_9/source/reset.sv
    Info (12023): Found entity 1: reset File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/reset.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /users/idtti/onedrive/desktop/ecen_3763/lab_wk_9/source/it_lab_9.v
    Info (12023): Found entity 1: IT_LAB_9 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/idtti/onedrive/desktop/ecen_3763/lab_wk_9/source/counter.sv
    Info (12023): Found entity 1: counter File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/counter.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /users/idtti/onedrive/desktop/ecen_3763/lab_wk_9/source/clock.sv
    Info (12023): Found entity 1: clock File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/clock.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /users/idtti/onedrive/desktop/ecen_3763/lab_wk_9/source/pll_quartus_files/pll.v
    Info (12023): Found entity 1: PLL File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/PLL_quartus_files/PLL.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/idtti/onedrive/desktop/ecen_3763/lab_wk_9/source/pll_quartus_files/pll/pll_0002.v
    Info (12023): Found entity 1: PLL_0002 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/PLL_quartus_files/PLL/PLL_0002.v Line: 2
Warning (10037): Verilog HDL or VHDL warning at PD_LAB_9_new_sdram_controller_0.v(318): conditional expression evaluates to a constant File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_new_sdram_controller_0.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at PD_LAB_9_new_sdram_controller_0.v(328): conditional expression evaluates to a constant File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_new_sdram_controller_0.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at PD_LAB_9_new_sdram_controller_0.v(338): conditional expression evaluates to a constant File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_new_sdram_controller_0.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at PD_LAB_9_new_sdram_controller_0.v(682): conditional expression evaluates to a constant File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_new_sdram_controller_0.v Line: 682
Info (12127): Elaborating entity "IT_LAB_9" for the top level hierarchy
Warning (10034): Output port "LEDR" at IT_LAB_9.v(21) has no driver File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 21
Warning (10034): Output port "HEX0" at IT_LAB_9.v(24) has no driver File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 24
Warning (10034): Output port "HEX1" at IT_LAB_9.v(25) has no driver File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 25
Warning (10034): Output port "HEX2" at IT_LAB_9.v(26) has no driver File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 26
Warning (10034): Output port "HEX3" at IT_LAB_9.v(27) has no driver File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 27
Warning (10034): Output port "HEX4" at IT_LAB_9.v(28) has no driver File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 28
Warning (10034): Output port "HEX5" at IT_LAB_9.v(29) has no driver File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 29
Warning (10034): Output port "TD_RESET_N" at IT_LAB_9.v(48) has no driver File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 48
Warning (10034): Output port "AUD_DACDAT" at IT_LAB_9.v(65) has no driver File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 65
Warning (10034): Output port "AUD_XCK" at IT_LAB_9.v(67) has no driver File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 67
Warning (10034): Output port "ADC_CONVST" at IT_LAB_9.v(76) has no driver File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 76
Warning (10034): Output port "ADC_DIN" at IT_LAB_9.v(77) has no driver File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 77
Warning (10034): Output port "ADC_SCLK" at IT_LAB_9.v(79) has no driver File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 79
Warning (10034): Output port "FPGA_I2C_SCLK" at IT_LAB_9.v(82) has no driver File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 82
Warning (10034): Output port "IRDA_TXD" at IT_LAB_9.v(88) has no driver File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 88
Info (12128): Elaborating entity "top" for hierarchy "top:u1" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 113
Info (12128): Elaborating entity "clock" for hierarchy "top:u1|clock:u1" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/top.sv Line: 53
Info (12128): Elaborating entity "PLL" for hierarchy "top:u1|clock:u1|PLL:u1" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/clock.sv Line: 16
Info (12128): Elaborating entity "PLL_0002" for hierarchy "top:u1|clock:u1|PLL:u1|PLL_0002:pll_inst" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/PLL_quartus_files/PLL.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "top:u1|clock:u1|PLL:u1|PLL_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/PLL_quartus_files/PLL/PLL_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "top:u1|clock:u1|PLL:u1|PLL_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/PLL_quartus_files/PLL/PLL_0002.v Line: 85
Info (12133): Instantiated megafunction "top:u1|clock:u1|PLL:u1|PLL_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/PLL_quartus_files/PLL/PLL_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.175644 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "reset" for hierarchy "top:u1|reset:u0" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/top.sv Line: 61
Info (12128): Elaborating entity "timer" for hierarchy "top:u1|timer:u2" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/top.sv Line: 74
Info (12128): Elaborating entity "counter" for hierarchy "top:u1|timer:u2|counter:u0" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/timer.sv Line: 18
Info (12128): Elaborating entity "PD_LAB_9" for hierarchy "top:u1|PD_LAB_9:u4" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/top.sv Line: 102
Info (12128): Elaborating entity "PD_LAB_9_dma_0" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/PD_LAB_9.v Line: 97
Info (12128): Elaborating entity "PD_LAB_9_dma_0_read_data_mux" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_read_data_mux:the_PD_LAB_9_dma_0_read_data_mux" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_dma_0.v Line: 707
Info (12128): Elaborating entity "PD_LAB_9_dma_0_byteenables" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_byteenables:the_PD_LAB_9_dma_0_byteenables" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_dma_0.v Line: 717
Info (12128): Elaborating entity "PD_LAB_9_dma_0_fifo_module" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_fifo_module:the_PD_LAB_9_dma_0_fifo_module" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_dma_0.v Line: 940
Info (12128): Elaborating entity "PD_LAB_9_dma_0_fifo_module_fifo_ram_module" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_fifo_module:the_PD_LAB_9_dma_0_fifo_module|PD_LAB_9_dma_0_fifo_module_fifo_ram_module:PD_LAB_9_dma_0_fifo_module_fifo_ram" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_dma_0.v Line: 403
Info (12128): Elaborating entity "lpm_ram_dp" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_fifo_module:the_PD_LAB_9_dma_0_fifo_module|PD_LAB_9_dma_0_fifo_module_fifo_ram_module:PD_LAB_9_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_dma_0.v Line: 228
Info (12130): Elaborated megafunction instantiation "top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_fifo_module:the_PD_LAB_9_dma_0_fifo_module|PD_LAB_9_dma_0_fifo_module_fifo_ram_module:PD_LAB_9_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_dma_0.v Line: 228
Info (12133): Instantiated megafunction "top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_fifo_module:the_PD_LAB_9_dma_0_fifo_module|PD_LAB_9_dma_0_fifo_module_fifo_ram_module:PD_LAB_9_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component" with the following parameter: File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_dma_0.v Line: 228
    Info (12134): Parameter "lpm_file" = "UNUSED"
    Info (12134): Parameter "lpm_hint" = "USE_EAB=ON"
    Info (12134): Parameter "lpm_indata" = "REGISTERED"
    Info (12134): Parameter "lpm_outdata" = "UNREGISTERED"
    Info (12134): Parameter "lpm_rdaddress_control" = "REGISTERED"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthad" = "7"
    Info (12134): Parameter "lpm_wraddress_control" = "REGISTERED"
    Info (12134): Parameter "suppress_memory_conversion_warnings" = "ON"
Info (12128): Elaborating entity "altdpram" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_fifo_module:the_PD_LAB_9_dma_0_fifo_module|PD_LAB_9_dma_0_fifo_module_fifo_ram_module:PD_LAB_9_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf Line: 72
Info (12131): Elaborated megafunction instantiation "top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_fifo_module:the_PD_LAB_9_dma_0_fifo_module|PD_LAB_9_dma_0_fifo_module_fifo_ram_module:PD_LAB_9_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram", which is child of megafunction instantiation "top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_fifo_module:the_PD_LAB_9_dma_0_fifo_module|PD_LAB_9_dma_0_fifo_module_fifo_ram_module:PD_LAB_9_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf Line: 72
Info (12128): Elaborating entity "altsyncram" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_fifo_module:the_PD_LAB_9_dma_0_fifo_module|PD_LAB_9_dma_0_fifo_module_fifo_ram_module:PD_LAB_9_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf Line: 207
Info (12131): Elaborated megafunction instantiation "top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_fifo_module:the_PD_LAB_9_dma_0_fifo_module|PD_LAB_9_dma_0_fifo_module_fifo_ram_module:PD_LAB_9_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block", which is child of megafunction instantiation "top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_fifo_module:the_PD_LAB_9_dma_0_fifo_module|PD_LAB_9_dma_0_fifo_module_fifo_ram_module:PD_LAB_9_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf Line: 207
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hm02.tdf
    Info (12023): Found entity 1: altsyncram_hm02 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/altsyncram_hm02.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_hm02" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_fifo_module:the_PD_LAB_9_dma_0_fifo_module|PD_LAB_9_dma_0_fifo_module_fifo_ram_module:PD_LAB_9_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "PD_LAB_9_dma_0_mem_read" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_mem_read:the_PD_LAB_9_dma_0_mem_read" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_dma_0.v Line: 954
Info (12128): Elaborating entity "PD_LAB_9_dma_0_mem_write" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_mem_write:the_PD_LAB_9_dma_0_mem_write" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_dma_0.v Line: 976
Info (12128): Elaborating entity "PD_LAB_9_fifo_0" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/PD_LAB_9.v Line: 111
Info (12128): Elaborating entity "PD_LAB_9_fifo_0_dcfifo_with_controls" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_fifo_0.v Line: 242
Info (12128): Elaborating entity "PD_LAB_9_fifo_0_dual_clock_fifo" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_fifo_0.v Line: 142
Info (12128): Elaborating entity "dcfifo" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_fifo_0.v Line: 66
Info (12130): Elaborated megafunction instantiation "top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_fifo_0.v Line: 66
Info (12133): Instantiated megafunction "top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" with the following parameter: File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_fifo_0.v Line: 66
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "clocks_are_synchronized" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "CYCLONEV"
    Info (12134): Parameter "lpm_hint" = "DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ls52.tdf
    Info (12023): Found entity 1: dcfifo_ls52 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/dcfifo_ls52.tdf Line: 43
Info (12128): Elaborating entity "dcfifo_ls52" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_g9b.tdf
    Info (12023): Found entity 1: a_gray2bin_g9b File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/a_gray2bin_g9b.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_g9b" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|a_gray2bin_g9b:wrptr_g_gray2bin" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/dcfifo_ls52.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_fu6.tdf
    Info (12023): Found entity 1: a_graycounter_fu6 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/a_graycounter_fu6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_fu6" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|a_graycounter_fu6:rdptr_g1p" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/dcfifo_ls52.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_bcc.tdf
    Info (12023): Found entity 1: a_graycounter_bcc File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/a_graycounter_bcc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_bcc" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|a_graycounter_bcc:wrptr_g1p" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/dcfifo_ls52.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_26d1.tdf
    Info (12023): Found entity 1: altsyncram_26d1 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/altsyncram_26d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_26d1" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/dcfifo_ls52.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/dffpipe_3dc.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|dffpipe_3dc:rdaclr" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/dcfifo_ls52.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0ol File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/alt_synch_pipe_0ol.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_0ol" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_0ol:rs_dgwp" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/dcfifo_ls52.tdf Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/dffpipe_hd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/alt_synch_pipe_0ol.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/dffpipe_gd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|dffpipe_gd9:ws_brp" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/dcfifo_ls52.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1ol File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/alt_synch_pipe_1ol.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_1ol" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_1ol:ws_dgrp" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/dcfifo_ls52.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/dffpipe_id9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/alt_synch_pipe_1ol.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_1v5.tdf
    Info (12023): Found entity 1: cmpr_1v5 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/cmpr_1v5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_1v5" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|cmpr_1v5:rdempty_eq_comp" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/dcfifo_ls52.tdf Line: 77
Info (12128): Elaborating entity "PD_LAB_9_fifo_0_map_avalonmm_to_avalonst" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_map_avalonmm_to_avalonst:the_map_avalonmm_to_avalonst" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_fifo_0.v Line: 251
Info (12128): Elaborating entity "PD_LAB_9_master_0" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/PD_LAB_9.v Line: 129
Info (12128): Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_master_0.v Line: 145
Info (12128): Elaborating entity "altera_jtag_sld_node" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 101
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12130): Elaborated megafunction instantiation "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12133): Instantiated megafunction "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter: File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_jtag_sld_node.v Line: 105
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "132"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_jtag_dc_streaming" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 143
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12130): Elaborated megafunction instantiation "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12133): Instantiated megafunction "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" with the following parameter: File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "altera_jtag_streaming" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_jtag_dc_streaming.v Line: 226
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_jtag_streaming.v Line: 231
Info (12130): Elaborated megafunction instantiation "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_jtag_streaming.v Line: 231
Info (12133): Instantiated megafunction "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" with the following parameter: File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_jtag_streaming.v Line: 231
    Info (12134): Parameter "depth" = "8"
Info (12128): Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_jtag_streaming.v Line: 547
Info (12128): Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_jtag_streaming.v Line: 564
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_jtag_dc_streaming.v Line: 246
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 112
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 129
Info (12128): Elaborating entity "altera_jtag_src_crosser" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_jtag_dc_streaming.v Line: 259
Info (12128): Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_jtag_dc_streaming.v Line: 110
Info (12128): Elaborating entity "PD_LAB_9_master_0_timing_adt" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|PD_LAB_9_master_0_timing_adt:timing_adt" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_master_0.v Line: 155
Warning (10036): Verilog HDL or VHDL warning at PD_LAB_9_master_0_timing_adt.sv(82): object "in_ready" assigned a value but never read File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_master_0_timing_adt.sv Line: 82
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_sc_fifo:fifo" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_master_0.v Line: 196
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_master_0.v Line: 213
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_master_0.v Line: 230
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_packets_to_master:transacto" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_master_0.v Line: 257
Info (12128): Elaborating entity "packets_to_master" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_avalon_packets_to_master.v Line: 137
Info (12128): Elaborating entity "PD_LAB_9_master_0_b2p_adapter" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|PD_LAB_9_master_0_b2p_adapter:b2p_adapter" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_master_0.v Line: 273
Warning (10036): Verilog HDL or VHDL warning at PD_LAB_9_master_0_b2p_adapter.sv(78): object "out_channel" assigned a value but never read File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_master_0_b2p_adapter.sv Line: 78
Warning (10230): Verilog HDL assignment warning at PD_LAB_9_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1) File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_master_0_b2p_adapter.sv Line: 90
Info (12128): Elaborating entity "PD_LAB_9_master_0_p2b_adapter" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|PD_LAB_9_master_0_p2b_adapter:p2b_adapter" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_master_0.v Line: 289
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_reset_controller:rst_controller" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_master_0.v Line: 352
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "PD_LAB_9_new_sdram_controller_0" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/PD_LAB_9.v Line: 152
Info (12128): Elaborating entity "PD_LAB_9_new_sdram_controller_0_input_efifo_module" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|PD_LAB_9_new_sdram_controller_0_input_efifo_module:the_PD_LAB_9_new_sdram_controller_0_input_efifo_module" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_new_sdram_controller_0.v Line: 298
Info (12128): Elaborating entity "PD_LAB_9_pio_0" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_pio_0:pio_0" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/PD_LAB_9.v Line: 163
Info (12128): Elaborating entity "PD_LAB_9_pll_0" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_pll_0:pll_0" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/PD_LAB_9.v Line: 171
Info (12128): Elaborating entity "altera_pll" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_pll_0.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "top:u1|PD_LAB_9:u4|PD_LAB_9_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_pll_0.v Line: 88
Info (12133): Instantiated megafunction "top:u1|PD_LAB_9:u4|PD_LAB_9_pll_0:pll_0|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_pll_0.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "143.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "-2972 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "143.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "PD_LAB_9_mm_interconnect_0" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/PD_LAB_9.v Line: 210
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0.v Line: 379
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0.v Line: 439
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0.v Line: 503
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0.v Line: 567
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0.v Line: 631
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0.v Line: 712
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_0_read_master_agent" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0.v Line: 793
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_0_control_port_slave_agent" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0.v Line: 877
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_0_control_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0.v Line: 918
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0.v Line: 1127
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0.v Line: 1168
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0.v Line: 1209
Info (12128): Elaborating entity "PD_LAB_9_mm_interconnect_0_router" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_router:router" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0.v Line: 1225
Info (12128): Elaborating entity "PD_LAB_9_mm_interconnect_0_router_default_decode" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_router:router|PD_LAB_9_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_router.sv Line: 181
Info (12128): Elaborating entity "PD_LAB_9_mm_interconnect_0_router_001" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_router_001:router_001" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0.v Line: 1241
Info (12128): Elaborating entity "PD_LAB_9_mm_interconnect_0_router_001_default_decode" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_router_001:router_001|PD_LAB_9_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_router_001.sv Line: 174
Info (12128): Elaborating entity "PD_LAB_9_mm_interconnect_0_router_002" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_router_002:router_002" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0.v Line: 1257
Info (12128): Elaborating entity "PD_LAB_9_mm_interconnect_0_router_002_default_decode" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_router_002:router_002|PD_LAB_9_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "PD_LAB_9_mm_interconnect_0_router_004" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_router_004:router_004" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0.v Line: 1289
Info (12128): Elaborating entity "PD_LAB_9_mm_interconnect_0_router_004_default_decode" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_router_004:router_004|PD_LAB_9_mm_interconnect_0_router_004_default_decode:the_default_decode" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_router_004.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0.v Line: 1339
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0.v Line: 1389
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "PD_LAB_9_mm_interconnect_0_cmd_demux" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0.v Line: 1418
Info (12128): Elaborating entity "PD_LAB_9_mm_interconnect_0_cmd_demux_001" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0.v Line: 1435
Info (12128): Elaborating entity "PD_LAB_9_mm_interconnect_0_cmd_mux" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0.v Line: 1452
Info (12128): Elaborating entity "PD_LAB_9_mm_interconnect_0_cmd_mux_002" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0.v Line: 1492
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_cmd_mux_002.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "PD_LAB_9_mm_interconnect_0_rsp_demux_002" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_rsp_demux_002:rsp_demux_002" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0.v Line: 1549
Info (12128): Elaborating entity "PD_LAB_9_mm_interconnect_0_rsp_mux" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0.v Line: 1578
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_rsp_mux.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "PD_LAB_9_mm_interconnect_0_rsp_mux_001" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0.v Line: 1595
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0.v Line: 1661
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0.v Line: 1727
Info (12128): Elaborating entity "PD_LAB_9_mm_interconnect_0_avalon_st_adapter" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0.v Line: 1756
Info (12128): Elaborating entity "PD_LAB_9_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|PD_LAB_9_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "PD_LAB_9_mm_interconnect_0_avalon_st_adapter_002" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0.v Line: 1814
Info (12128): Elaborating entity "PD_LAB_9_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|PD_LAB_9_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002|PD_LAB_9_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_0_avalon_st_adapter_002.v Line: 200
Info (12128): Elaborating entity "PD_LAB_9_mm_interconnect_1" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_1:mm_interconnect_1" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/PD_LAB_9.v Line: 225
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_1.v Line: 94
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_in_translator" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/PD_LAB_9/synthesis/submodules/PD_LAB_9_mm_interconnect_1.v Line: 158
Info (12128): Elaborating entity "pixelgen" for hierarchy "top:u1|pixelgen:u3" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/top.sv Line: 116
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ee84.tdf
    Info (12023): Found entity 1: altsyncram_ee84 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/altsyncram_ee84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/mux_elc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_iai.tdf
    Info (12023): Found entity 1: cntr_iai File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/cntr_iai.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf
    Info (12023): Found entity 1: cmpr_g9c File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/cmpr_g9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/cntr_4vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/cntr_09i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.04.14.17:28:32 Progress: Loading sld8436db37/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8436db37/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/ip/sld8436db37/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8436db37/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/ip/sld8436db37/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8436db37/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/ip/sld8436db37/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8436db37/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/ip/sld8436db37/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld8436db37/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/ip/sld8436db37/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/ip/sld8436db37/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8436db37/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/ip/sld8436db37/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_sc_fifo:fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf
    Info (12023): Found entity 1: altsyncram_40n1 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/altsyncram_40n1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf
    Info (12023): Found entity 1: altsyncram_g0n1 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/db/altsyncram_g0n1.tdf Line: 28
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 63
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 64
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 66
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 70
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 71
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 72
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 73
    Warning (13040): bidirectional pin "FPGA_I2C_SDAT" has no driver File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 83
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 21
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 21
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 21
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 21
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 21
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 21
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 21
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 21
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 21
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 21
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 24
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 24
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 24
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 24
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 24
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 24
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 24
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 25
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 25
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 25
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 25
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 25
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 25
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 25
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 26
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 26
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 26
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 26
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 26
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 26
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 26
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 27
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 27
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 27
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 27
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 27
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 27
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 27
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 28
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 28
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 28
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 28
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 28
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 28
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 28
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 29
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 29
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 29
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 29
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 29
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 29
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 29
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 35
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 48
    Warning (13410): Pin "VGA_BLANK_N" is stuck at VCC File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 52
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 58
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 65
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 67
    Warning (13410): Pin "ADC_CONVST" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 76
    Warning (13410): Pin "ADC_DIN" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 77
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 79
    Warning (13410): Pin "FPGA_I2C_SCLK" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 82
    Warning (13410): Pin "IRDA_TXD" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 88
Info (17049): 353 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/IT_LAB_9.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 293 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 18 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance top:u1|clock:u1|PLL:u1|PLL_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 30 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 9
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 10
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 11
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 15
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 15
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 15
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 18
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 18
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 18
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 18
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 18
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 18
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 18
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 18
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 18
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 18
    Warning (15610): No output dependent on input pin "TD_CLK27" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 45
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 46
    Warning (15610): No output dependent on input pin "TD_HS" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 47
    Warning (15610): No output dependent on input pin "TD_VS" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 49
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 62
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 78
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 86
Info (21057): Implemented 4801 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 35 input pins
    Info (21059): Implemented 113 output pins
    Info (21060): Implemented 24 bidirectional pins
    Info (21061): Implemented 4407 logic cells
    Info (21064): Implemented 218 RAM segments
    Info (21065): Implemented 3 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 131 warnings
    Info: Peak virtual memory: 5025 megabytes
    Info: Processing ended: Thu Apr 14 17:29:05 2022
    Info: Elapsed time: 00:01:11
    Info: Total CPU time (on all processors): 00:01:49


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/quartus/IT_LAB_9.map.smsg.


