Drill report for panel.kicad_pcb
Created on 2024-07-21T14:04:27+0200

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'panel.drl' contains
    plated through holes:
    =============================================================
    T1  1.020mm  0.0402"  (8 holes)

    Total plated holes count 8


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================
    T2  0.500mm  0.0197"  (120 holes)
    T3  0.900mm  0.0354"  (8 holes)
    T4  2.200mm  0.0866"  (12 holes)

    Total unplated holes count 140
