
---------- Begin Simulation Statistics ----------
final_tick                                83711818500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 394540                       # Simulator instruction rate (inst/s)
host_mem_usage                                 687924                       # Number of bytes of host memory used
host_op_rate                                   395315                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   253.46                       # Real time elapsed on the host
host_tick_rate                              330276724                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083712                       # Number of seconds simulated
sim_ticks                                 83711818500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.616956                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095619                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103677                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81389                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728105                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             998                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              706                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478217                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65354                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.674236                       # CPI: cycles per instruction
system.cpu.discardedOps                        190800                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610504                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403340                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001634                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        34883907                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.597287                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        167423637                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132539730                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       113662                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        243882                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          168                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       707954                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          568                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1416659                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            568                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  83711818500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              42117                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        77315                       # Transaction distribution
system.membus.trans_dist::CleanEvict            36337                       # Transaction distribution
system.membus.trans_dist::ReadExReq             88113                       # Transaction distribution
system.membus.trans_dist::ReadExResp            88113                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         42117                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       374112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 374112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     26565760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                26565760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            130230                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  130230    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              130230                       # Request fanout histogram
system.membus.respLayer1.occupancy         1218382500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           892561000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  83711818500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            419725                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       734881                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           86973                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           288980                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          288979                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           540                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       419185                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2123981                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2125363                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       107776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    174813440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              174921216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          114202                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9896320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           822907                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000894                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029893                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 822171     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    736      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             822907                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2024065500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1770412495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1350000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  83711818500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  120                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               578350                       # number of demand (read+write) hits
system.l2.demand_hits::total                   578470                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 120                       # number of overall hits
system.l2.overall_hits::.cpu.data              578350                       # number of overall hits
system.l2.overall_hits::total                  578470                       # number of overall hits
system.l2.demand_misses::.cpu.inst                420                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             129815                       # number of demand (read+write) misses
system.l2.demand_misses::total                 130235                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               420                       # number of overall misses
system.l2.overall_misses::.cpu.data            129815                       # number of overall misses
system.l2.overall_misses::total                130235                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     35946500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11885338000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11921284500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     35946500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11885338000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11921284500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              540                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           708165                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               708705                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             540                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          708165                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              708705                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.777778                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.183312                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.183765                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.777778                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.183312                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.183765                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 85586.904762                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91555.968108                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91536.718240                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 85586.904762                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91555.968108                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91536.718240                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               77315                       # number of writebacks
system.l2.writebacks::total                     77315                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           420                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        129810                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            130230                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          420                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       129810                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           130230                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     31746500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10586888500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10618635000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     31746500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10586888500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10618635000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.777778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.183305                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.183758                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.777778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.183305                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.183758                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75586.904762                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81556.802249                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81537.548952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75586.904762                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81556.802249                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81537.548952                       # average overall mshr miss latency
system.l2.replacements                         114202                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       657566                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           657566                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       657566                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       657566                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          289                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              289                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          289                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          289                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           18                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            18                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            200867                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                200867                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           88113                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               88113                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   8246592500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8246592500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        288980                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            288980                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.304910                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.304910                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 93591.098930                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93591.098930                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        88113                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          88113                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7365462500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7365462500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.304910                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.304910                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83591.098930                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83591.098930                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            120                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                120                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          420                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              420                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     35946500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     35946500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.777778                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.777778                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 85586.904762                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85586.904762                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          420                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          420                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     31746500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31746500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.777778                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.777778                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75586.904762                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75586.904762                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        377483                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            377483                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        41702                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           41702                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3638745500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3638745500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       419185                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        419185                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.099484                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.099484                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87255.898998                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87255.898998                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        41697                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        41697                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3221426000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3221426000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.099472                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.099472                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77257.980190                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77257.980190                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  83711818500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15947.357061                       # Cycle average of tags in use
system.l2.tags.total_refs                     1416468                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    130586                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.847013                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      49.996674                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        58.281558                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15839.078829                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003557                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.966741                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973349                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1117                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8231                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6844                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2963568                       # Number of tag accesses
system.l2.tags.data_accesses                  2963568                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  83711818500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          53760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16615680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16669440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9896320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9896320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             420                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          129810                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              130230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        77315                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              77315                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            642203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         198486669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             199128872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       642203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           642203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      118218911                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            118218911                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      118218911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           642203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        198486669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            317347783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    154624.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       840.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    259324.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013474321750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9259                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9259                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              475010                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             145485                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      130230                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      77315                       # Number of write requests accepted
system.mem_ctrls.readBursts                    260460                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   154630                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    296                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     6                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             10016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             10616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9362                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.41                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4981019750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1300820000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9859094750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19145.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37895.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   211704                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  121755                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.74                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                260460                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               154630                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  110035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  110415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   20045                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   19656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81297                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    326.505726                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   209.368774                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   349.123669                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4046      4.98%      4.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        51706     63.60%     68.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5272      6.48%     75.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1530      1.88%     76.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1346      1.66%     78.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1547      1.90%     80.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          862      1.06%     81.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          716      0.88%     82.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14272     17.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81297                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9259                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.097635                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.875075                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     81.772272                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          9219     99.57%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           29      0.31%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            3      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            2      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9259                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9259                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.697376                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.665098                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.063345                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6265     67.66%     67.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               42      0.45%     68.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2685     29.00%     97.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               50      0.54%     97.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              199      2.15%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               11      0.12%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9259                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16650496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   18944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9894464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16669440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9896320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       198.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       118.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    199.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    118.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.92                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   83711751000                       # Total gap between requests
system.mem_ctrls.avgGap                     403342.65                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        53760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16596736                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9894464                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 642203.227253986872                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 198260368.695729643106                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 118196739.448444798589                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          840                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       259620                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       154630                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26903000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   9832191750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1953328317250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32027.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37871.47                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12632272.63                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            284371920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            151128285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           924472920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          395973540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6607994640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      18326104770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      16712829120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        43402875195                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        518.479660                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  43237426750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2795260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  37679131750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            296152920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            157393830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           933098040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          411043680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6607994640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      18624499200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      16461549600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        43491731910                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        519.541120                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  42581682250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2795260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  38334876250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     83711818500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  83711818500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050626                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050626                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050626                       # number of overall hits
system.cpu.icache.overall_hits::total         8050626                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          540                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            540                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          540                       # number of overall misses
system.cpu.icache.overall_misses::total           540                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     38649000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     38649000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     38649000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     38649000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8051166                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8051166                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8051166                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8051166                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000067                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000067                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71572.222222                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71572.222222                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71572.222222                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71572.222222                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          302                       # number of writebacks
system.cpu.icache.writebacks::total               302                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          540                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          540                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          540                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          540                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38109000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38109000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38109000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38109000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70572.222222                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70572.222222                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70572.222222                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70572.222222                       # average overall mshr miss latency
system.cpu.icache.replacements                    302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050626                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050626                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          540                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           540                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     38649000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     38649000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8051166                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8051166                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71572.222222                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71572.222222                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38109000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38109000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70572.222222                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70572.222222                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  83711818500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           204.145049                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8051166                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               540                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14909.566667                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   204.145049                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.797442                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.797442                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          238                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16102872                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16102872                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  83711818500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  83711818500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  83711818500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51313288                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51313288                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51313885                       # number of overall hits
system.cpu.dcache.overall_hits::total        51313885                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       739693                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         739693                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       747515                       # number of overall misses
system.cpu.dcache.overall_misses::total        747515                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  21856025500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  21856025500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  21856025500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  21856025500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52052981                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52052981                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52061400                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52061400                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014210                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014210                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014358                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014358                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 29547.427784                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29547.427784                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 29238.243380                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29238.243380                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       657566                       # number of writebacks
system.cpu.dcache.writebacks::total            657566                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        35483                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35483                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35483                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35483                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       704210                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       704210                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       708165                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       708165                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  18676245500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18676245500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  19057428000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  19057428000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013529                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013529                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013602                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013602                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 26520.846764                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26520.846764                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 26910.999555                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26910.999555                       # average overall mshr miss latency
system.cpu.dcache.replacements                 707652                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40685131                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40685131                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       417758                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        417758                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8468455000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8468455000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41102889                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41102889                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010164                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010164                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20271.197679                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20271.197679                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2528                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2528                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       415230                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       415230                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7884553000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7884553000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010102                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010102                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18988.399200                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18988.399200                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10628157                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10628157                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       321935                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       321935                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13387570500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13387570500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029400                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029400                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 41584.700328                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41584.700328                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        32955                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        32955                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       288980                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       288980                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  10791692500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10791692500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026391                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026391                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 37344.080905                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 37344.080905                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          597                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           597                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7822                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7822                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.929089                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.929089                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    381182500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    381182500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 96379.898862                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 96379.898862                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  83711818500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.343067                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52022125                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            708164                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.460561                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.343067                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985045                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985045                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          239                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          218                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104831116                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104831116                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  83711818500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  83711818500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
