do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:34:56 on Mar 05,2024
# vlog -reportprogress 300 testbench.sv 
# ** Note: (vlog-2286) testbench.sv(4): Using implicit +incdir+C:/questasim64_2023.3/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: testbench.sv(179): (vlog-2244) Variable 'fifo_cov' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# -- Compiling package testbench_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Warning: sequence.sv(89): (vlog-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# -- Compiling interface async_fifo_if
# -- Compiling module async_fifo1_tb_uvm
# ** Warning: testbench.sv(179): (vlog-2244) Variable 'fifo_cov' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# 
# Top level modules:
# 	async_fifo1_tb_uvm
# End time: 22:34:57 on Mar 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# QuestaSim-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:34:57 on Mar 05,2024
# vlog -reportprogress 300 -coveropt 3 "+cover" "+acc" ../rtl/design.sv 
# -- Compiling module async_fifo1
# -- Compiling module fifomem
# -- Compiling module rptr_empty
# -- Compiling module sync_r2w
# -- Compiling module sync_w2r
# -- Compiling module wptr_full
# 
# Top level modules:
# 	async_fifo1
# End time: 22:34:57 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:35:00 on Mar 05,2024, Elapsed time: 0:04:17
# Errors: 0, Warnings: 1
# vsim -c -voptargs="+acc" -coverage -vopt async_fifo1_tb_uvm -do "coverage save -onexit -directive -codeALL team1.ucdb; run -all" 
# Start time: 22:35:00 on Mar 05,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.testbench_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.async_fifo1_tb_uvm(fast)
# Loading work.async_fifo_if(fast__2)
# Loading work.async_fifo1(fast)
# Loading work.sync_r2w(fast)
# Loading work.sync_w2r(fast)
# Loading work.fifomem(fast)
# Loading work.rptr_empty(fast)
# Loading work.wptr_full(fast)
# Loading work.async_fifo_if(fast)
# Loading C:/questasim64_2023.3/uvm-1.1d\win64\uvm_dpi.dll
# coverage save -onexit -directive -codeALL team1.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO testbench.sv(101) @ 0: reporter [TEST] 
# Total diected and  random Test transactions =80
# 
# UVM_INFO @ 0: reporter [RNTST] Running test fifo_test...
# UVM_INFO scoreboard.sv(34) @ 0: uvm_test_top.env.scb [SCB_CLASS] Connect Phase!
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               fifo_test               -     @471 
#   env                      fifo_env                -     @478 
#     agnt                   fifo_agent              -     @485 
#       drv                  fifo_driver             -     @609 
#         rsp_port           uvm_analysis_port       -     @624 
#         seq_item_port      uvm_seq_item_pull_port  -     @616 
#       mon                  fifo_monitor            -     @632 
#         monitor_port       uvm_analysis_port       -     @640 
#       seqr                 fifo_sequencer          -     @500 
#         rsp_export         uvm_analysis_export     -     @507 
#         seq_item_export    uvm_seq_item_pull_imp   -     @601 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     scb                    fifo_scoreboard         -     @492 
#       scoreboard_port      uvm_analysis_imp        -     @654 
# --------------------------------------------------------------
# 
# UVM_INFO scoreboard.sv(51) @ 0: uvm_test_top.env.scb [SCB_CLASS] Run Phase!
# UVM_INFO sequence_item.sv(34) @ 6: uvm_test_top.env.agnt.seqr@@reset_seq.pkt [SEQUENCE_ITEM] Inputs wdata= 45, uniq_id=          1
# UVM_INFO sequence.sv(51) @ 6: uvm_test_top.env.agnt.seqr@@reset_seq [TEST SEQUENCE] Directed Test: Inputs wdata=45, uniq_id=          1
# UVM_INFO driver.sv(93) @ 6: uvm_test_top.env.agnt.drv [DRIVER] Inputs wdata= 45, uniq_id=          1
# UVM_INFO monitor.sv(59) @ 10: uvm_test_top.env.agnt.mon [MONITOR] Inputs wdata= 45, uniq_id=          1
# UVM_INFO scoreboard.sv(65) @ 55: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 46, Actual: 46, Uniq_id: 2
# UVM_INFO scoreboard.sv(65) @ 85: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 47, Actual: 47, Uniq_id: 3
# UVM_INFO scoreboard.sv(65) @ 115: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 48, Actual: 48, Uniq_id: 4
# UVM_INFO scoreboard.sv(65) @ 145: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 49, Actual: 49, Uniq_id: 5
# UVM_INFO scoreboard.sv(65) @ 175: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: ff, Actual: ff, Uniq_id: 6
# UVM_ERROR sequence.sv(35) @ 190: uvm_test_top.env.agnt.seqr@@reset_seq [ASSERTION] This is error inducing testcase, Data has bits with x or z
# UVM_ERROR sequence.sv(35) @ 194: uvm_test_top.env.agnt.seqr@@reset_seq [ASSERTION] This is error inducing testcase, Data has bits with x or z
# UVM_INFO scoreboard.sv(65) @ 205: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 00, Actual: 00, Uniq_id: 7
# UVM_INFO scoreboard.sv(65) @ 235: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 01, Actual: 01, Uniq_id: 8
# UVM_INFO scoreboard.sv(65) @ 265: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 02, Actual: 02, Uniq_id: 9
# UVM_INFO scoreboard.sv(65) @ 295: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 04, Actual: 04, Uniq_id: 10
# UVM_INFO scoreboard.sv(65) @ 325: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 08, Actual: 08, Uniq_id: 11
# UVM_INFO scoreboard.sv(65) @ 355: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 10, Actual: 10, Uniq_id: 12
# UVM_INFO scoreboard.sv(65) @ 385: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 20, Actual: 20, Uniq_id: 13
# UVM_INFO scoreboard.sv(65) @ 415: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 40, Actual: 40, Uniq_id: 14
# UVM_INFO scoreboard.sv(65) @ 445: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 80, Actual: 80, Uniq_id: 15
# UVM_INFO scoreboard.sv(65) @ 475: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 01, Actual: 01, Uniq_id: 16
# UVM_INFO scoreboard.sv(65) @ 505: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 02, Actual: 02, Uniq_id: 17
# UVM_INFO scoreboard.sv(65) @ 535: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 03, Actual: 03, Uniq_id: 18
# UVM_INFO scoreboard.sv(65) @ 565: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 04, Actual: 04, Uniq_id: 19
# UVM_INFO scoreboard.sv(65) @ 595: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 05, Actual: 05, Uniq_id: 20
# UVM_INFO scoreboard.sv(65) @ 625: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 06, Actual: 06, Uniq_id: 21
# UVM_INFO scoreboard.sv(65) @ 655: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 07, Actual: 07, Uniq_id: 22
# UVM_INFO scoreboard.sv(65) @ 685: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 08, Actual: 08, Uniq_id: 23
# UVM_INFO scoreboard.sv(65) @ 715: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 09, Actual: 09, Uniq_id: 24
# UVM_INFO scoreboard.sv(65) @ 745: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 10, Actual: 10, Uniq_id: 25
# UVM_INFO scoreboard.sv(65) @ 775: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 11, Actual: 11, Uniq_id: 26
# UVM_INFO scoreboard.sv(65) @ 805: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 12, Actual: 12, Uniq_id: 27
# UVM_INFO scoreboard.sv(65) @ 835: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 13, Actual: 13, Uniq_id: 28
# UVM_INFO scoreboard.sv(65) @ 865: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 14, Actual: 14, Uniq_id: 29
# UVM_INFO scoreboard.sv(65) @ 895: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 15, Actual: 15, Uniq_id: 30
# UVM_INFO scoreboard.sv(65) @ 925: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: ff, Actual: ff, Uniq_id: 31
# UVM_INFO scoreboard.sv(65) @ 955: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: ff, Actual: ff, Uniq_id: 32
# UVM_INFO scoreboard.sv(65) @ 985: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: ff, Actual: ff, Uniq_id: 33
# UVM_INFO scoreboard.sv(65) @ 1015: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: ff, Actual: ff, Uniq_id: 34
# UVM_INFO scoreboard.sv(65) @ 1045: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: ff, Actual: ff, Uniq_id: 35
# UVM_INFO scoreboard.sv(65) @ 1075: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: ff, Actual: ff, Uniq_id: 36
# UVM_INFO scoreboard.sv(65) @ 1105: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: ff, Actual: ff, Uniq_id: 37
# UVM_INFO scoreboard.sv(65) @ 1135: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: ff, Actual: ff, Uniq_id: 38
# UVM_INFO scoreboard.sv(65) @ 1165: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: ff, Actual: ff, Uniq_id: 39
# UVM_INFO scoreboard.sv(65) @ 1195: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: ff, Actual: ff, Uniq_id: 40
# UVM_INFO scoreboard.sv(65) @ 1225: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 00, Actual: 00, Uniq_id: 41
# UVM_INFO scoreboard.sv(65) @ 1255: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 00, Actual: 00, Uniq_id: 42
# UVM_INFO scoreboard.sv(65) @ 1285: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 00, Actual: 00, Uniq_id: 43
# UVM_INFO scoreboard.sv(65) @ 1315: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 00, Actual: 00, Uniq_id: 44
# UVM_INFO scoreboard.sv(65) @ 1345: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 00, Actual: 00, Uniq_id: 45
# UVM_INFO scoreboard.sv(65) @ 1375: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 00, Actual: 00, Uniq_id: 46
# UVM_INFO scoreboard.sv(65) @ 1405: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: xx, Actual: xx, Uniq_id: 47
# UVM_INFO scoreboard.sv(65) @ 1435: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: zz, Actual: zz, Uniq_id: 48
# UVM_INFO scoreboard.sv(65) @ 1465: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 78, Actual: 78, Uniq_id: 48
# UVM_INFO scoreboard.sv(65) @ 1495: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: b7, Actual: b7, Uniq_id: 49
# UVM_INFO scoreboard.sv(65) @ 1525: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 8a, Actual: 8a, Uniq_id: 50
# UVM_INFO scoreboard.sv(65) @ 1555: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: a9, Actual: a9, Uniq_id: 51
# UVM_INFO scoreboard.sv(65) @ 1585: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 94, Actual: 94, Uniq_id: 52
# UVM_INFO scoreboard.sv(65) @ 1615: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: a3, Actual: a3, Uniq_id: 53
# UVM_INFO scoreboard.sv(65) @ 1645: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 06, Actual: 06, Uniq_id: 54
# UVM_INFO scoreboard.sv(65) @ 1675: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: cf, Actual: cf, Uniq_id: 55
# UVM_INFO scoreboard.sv(65) @ 1705: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 39, Actual: 39, Uniq_id: 56
# UVM_INFO scoreboard.sv(65) @ 1735: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: e4, Actual: e4, Uniq_id: 57
# UVM_INFO scoreboard.sv(65) @ 1765: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: d6, Actual: d6, Uniq_id: 58
# UVM_INFO scoreboard.sv(65) @ 1795: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 2a, Actual: 2a, Uniq_id: 59
# UVM_INFO scoreboard.sv(65) @ 1825: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 8c, Actual: 8c, Uniq_id: 60
# UVM_INFO scoreboard.sv(65) @ 1855: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: be, Actual: be, Uniq_id: 61
# UVM_INFO scoreboard.sv(65) @ 1885: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 85, Actual: 85, Uniq_id: 62
# UVM_INFO scoreboard.sv(65) @ 1915: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: c3, Actual: c3, Uniq_id: 63
# UVM_INFO scoreboard.sv(65) @ 1945: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 68, Actual: 68, Uniq_id: 64
# UVM_INFO scoreboard.sv(65) @ 1975: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 90, Actual: 90, Uniq_id: 65
# UVM_INFO scoreboard.sv(65) @ 2005: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: f7, Actual: f7, Uniq_id: 66
# UVM_INFO scoreboard.sv(65) @ 2035: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: a1, Actual: a1, Uniq_id: 67
# UVM_INFO scoreboard.sv(65) @ 2065: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: e3, Actual: e3, Uniq_id: 68
# UVM_INFO scoreboard.sv(65) @ 2095: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 6d, Actual: 6d, Uniq_id: 69
# UVM_INFO scoreboard.sv(65) @ 2125: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 07, Actual: 07, Uniq_id: 70
# UVM_INFO scoreboard.sv(65) @ 2155: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 35, Actual: 35, Uniq_id: 71
# UVM_INFO scoreboard.sv(65) @ 2185: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 16, Actual: 16, Uniq_id: 72
# UVM_INFO scoreboard.sv(65) @ 2215: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: fd, Actual: fd, Uniq_id: 73
# UVM_INFO scoreboard.sv(65) @ 2245: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 58, Actual: 58, Uniq_id: 74
# UVM_INFO scoreboard.sv(65) @ 2275: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: e6, Actual: e6, Uniq_id: 75
# UVM_INFO scoreboard.sv(65) @ 2305: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 1c, Actual: 1c, Uniq_id: 76
# UVM_INFO scoreboard.sv(65) @ 2335: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 3f, Actual: 3f, Uniq_id: 77
# UVM_INFO scoreboard.sv(65) @ 2365: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 3f, Actual: 3f, Uniq_id: 77
# UVM_INFO scoreboard.sv(65) @ 2395: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 3f, Actual: 3f, Uniq_id: 77
# UVM_INFO scoreboard.sv(65) @ 2425: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 3f, Actual: 3f, Uniq_id: 77
# UVM_INFO scoreboard.sv(65) @ 2455: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 3f, Actual: 3f, Uniq_id: 77
# UVM_INFO scoreboard.sv(65) @ 2485: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 3f, Actual: 3f, Uniq_id: 77
# UVM_INFO scoreboard.sv(65) @ 2515: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 3f, Actual: 3f, Uniq_id: 77
# UVM_INFO scoreboard.sv(65) @ 2545: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 3f, Actual: 3f, Uniq_id: 77
# UVM_INFO scoreboard.sv(65) @ 2575: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 3f, Actual: 3f, Uniq_id: 77
# UVM_INFO scoreboard.sv(65) @ 2605: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 3f, Actual: 3f, Uniq_id: 77
# UVM_INFO scoreboard.sv(65) @ 2635: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 3f, Actual: 3f, Uniq_id: 77
# UVM_INFO scoreboard.sv(65) @ 2665: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 3f, Actual: 3f, Uniq_id: 77
# UVM_INFO scoreboard.sv(65) @ 2695: uvm_test_top.env.scb [SCOREBOARD] PASS! Expected: 3f, Actual: 3f, Uniq_id: 77
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 2695: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  101
# UVM_WARNING :    0
# UVM_ERROR :    2
# UVM_FATAL :    0
# ** Report counts by id
# [ASSERTION]     2
# [DRIVER]     1
# [MONITOR]     1
# [Questa UVM]     2
# [RNTST]     1
# [SCB_CLASS]     2
# [SCOREBOARD]    89
# [SEQUENCE_ITEM]     1
# [TEST]     1
# [TEST SEQUENCE]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# ** Note: $finish    : C:/questasim64_2023.3/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 2695 ns  Iteration: 57  Instance: /async_fifo1_tb_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_2023.3/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# QuestaSim-64 vcover 2023.3 Coverage Utility 2023.07 Jul 17 2023
# Start time: 22:35:23 on Mar 05,2024
# vcover report -html team1.ucdb 
# End time: 22:35:29 on Mar 05,2024, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
# Coverage Report by instance with details
# 
# =================================================================================
# === Instance: /async_fifo1_tb_uvm/dut/sync_r2w
# === Design Unit: work.sync_r2w
# =================================================================================
# Branch Coverage:
#     Enabled Coverage              Bins      Hits    Misses  Coverage
#     ----------------              ----      ----    ------  --------
#     Branches                         2         2         0   100.00%
# 
# ================================Branch Details================================
# 
# Branch Coverage for instance /async_fifo1_tb_uvm/dut/sync_r2w
# 
#     Line         Item                      Count     Source 
#     ----         ----                      -----     ------ 
#   File ../rtl/design.sv
# ------------------------------------IF Branch------------------------------------
#     102                                      270     Count coming in to IF
#     102             1                          4     
#     103             1                        266     
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# 
# Statement Coverage:
#     Enabled Coverage              Bins      Hits    Misses  Coverage
#     ----------------              ----      ----    ------  --------
#     Statements                       3         3         0   100.00%
# 
# ================================Statement Details================================
# 
# Statement Coverage for instance /async_fifo1_tb_uvm/dut/sync_r2w --
# 
#     Line         Item                      Count     Source 
#     ----         ----                      -----     ------ 
#   File ../rtl/design.sv
#     101             1                        270     
#     102             1                          4     
#     103             1                        266     
# Toggle Coverage:
#     Enabled Coverage              Bins      Hits    Misses  Coverage
#     ----------------              ----      ----    ------  --------
#     Toggles                         58        39        19    67.24%
# 
# ================================Toggle Details================================
# 
# Toggle Coverage for instance /async_fifo1_tb_uvm/dut/sync_r2w --
# 
#                                               Node      1H->0L      0L->1H  "Coverage"
#                                               ---------------------------------------
#                                          rptr[5-6]           0           1       50.00 
#                                          rptr[7-8]           0           0        0.00 
#                                      wq1_rptr[5-6]           0           1       50.00 
#                                      wq1_rptr[7-8]           0           0        0.00 
#                                      wq2_rptr[5-6]           0           1       50.00 
#                                      wq2_rptr[7-8]           0           0        0.00 
#                                             wrst_n           0           1       50.00 
# 
# Total Node Count     =         29 
# Toggled Node Count   =         16 
# Untoggled Node Count =         13 
# 
# Toggle Coverage      =      67.24% (39 of 58 bins)
# 
# =================================================================================
# === Instance: /async_fifo1_tb_uvm/dut/sync_w2r
# === Design Unit: work.sync_w2r
# =================================================================================
# Branch Coverage:
#     Enabled Coverage              Bins      Hits    Misses  Coverage
#     ----------------              ----      ----    ------  --------
#     Branches                         2         2         0   100.00%
# 
# ================================Branch Details================================
# 
# Branch Coverage for instance /async_fifo1_tb_uvm/dut/sync_w2r
# 
#     Line         Item                      Count     Source 
#     ----         ----                      -----     ------ 
#   File ../rtl/design.sv
# ------------------------------------IF Branch------------------------------------
#     120                                      272     Count coming in to IF
#     120             1                          2     
#     122             1                        270     
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# 
# Statement Coverage:
#     Enabled Coverage              Bins      Hits    Misses  Coverage
#     ----------------              ----      ----    ------  --------
#     Statements                       3         3         0   100.00%
# 
# ================================Statement Details================================
# 
# Statement Coverage for instance /async_fifo1_tb_uvm/dut/sync_w2r --
# 
#     Line         Item                      Count     Source 
#     ----         ----                      -----     ------ 
#   File ../rtl/design.sv
#     119             1                        272     
#     121             1                          2     
#     123             1                        270     
# Toggle Coverage:
#     Enabled Coverage              Bins      Hits    Misses  Coverage
#     ----------------              ----      ----    ------  --------
#     Toggles                         58        51         7    87.93%
# 
# ================================Toggle Details================================
# 
# Toggle Coverage for instance /async_fifo1_tb_uvm/dut/sync_w2r --
# 
#                                               Node      1H->0L      0L->1H  "Coverage"
#                                               ---------------------------------------
#                                      rq1_wptr[7-8]           0           1       50.00 
#                                      rq2_wptr[7-8]           0           1       50.00 
#                                             rrst_n           0           1       50.00 
#                                          wptr[7-8]           0           1       50.00 
# 
# Total Node Count     =         29 
# Toggled Node Count   =         22 
# Untoggled Node Count =          7 
# 
# Toggle Coverage      =      87.93% (51 of 58 bins)
# 
# =================================================================================
# === Instance: /async_fifo1_tb_uvm/dut/fifomem
# === Design Unit: work.fifomem
# =================================================================================
# Branch Coverage:
#     Enabled Coverage              Bins      Hits    Misses  Coverage
#     ----------------              ----      ----    ------  --------
#     Branches                         2         2         0   100.00%
# 
# ================================Branch Details================================
# 
# Branch Coverage for instance /async_fifo1_tb_uvm/dut/fifomem
# 
#     Line         Item                      Count     Source 
#     ----         ----                      -----     ------ 
#   File ../rtl/design.sv
# ------------------------------------IF Branch------------------------------------
#     39                                       398     Count coming in to IF
#     39              1                        346     
#                                               52     All False Count
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# 
# Condition Coverage:
#     Enabled Coverage              Bins   Covered    Misses  Coverage
#     ----------------              ----      ----    ------  --------
#     Conditions                       2         2         0   100.00%
# 
# ================================Condition Details================================
# 
# Condition Coverage for instance /async_fifo1_tb_uvm/dut/fifomem --
# 
#   File ../rtl/design.sv
# ----------------Focused Condition View-------------------
# Line       39 Item    1  (winc && ~wfull)
# Condition totals: 2 of 2 input terms covered = 100.00%
# 
# 
# Statement Coverage:
#     Enabled Coverage              Bins      Hits    Misses  Coverage
#     ----------------              ----      ----    ------  --------
#     Statements                       4         4         0   100.00%
# 
# ================================Statement Details================================
# 
# Statement Coverage for instance /async_fifo1_tb_uvm/dut/fifomem --
# 
#     Line         Item                      Count     Source 
#     ----         ----                      -----     ------ 
#   File ../rtl/design.sv
#     34              1                        423     
#     35              1                        423     
#     38              1                        398     
#     40              1                        346     
# Toggle Coverage:
#     Enabled Coverage              Bins      Hits    Misses  Coverage
#     ----------------              ----      ----    ------  --------
#     Toggles                         70        66         4    94.28%
# 
# ================================Toggle Details================================
# 
# Toggle Coverage for instance /async_fifo1_tb_uvm/dut/fifomem --
# 
#                                               Node      1H->0L      0L->1H  "Coverage"
#                                               ---------------------------------------
#                                           raddr[6]           0           1       50.00 
#                                           raddr[7]           0           0        0.00 
#                                               winc           0           1       50.00 
# 
# Total Node Count     =         35 
# Toggled Node Count   =         32 
# Untoggled Node Count =          3 
# 
# Toggle Coverage      =      94.28% (66 of 70 bins)
# 
# =================================================================================
# === Instance: /async_fifo1_tb_uvm/dut/rptr_empty
# === Design Unit: work.rptr_empty
# =================================================================================
# Branch Coverage:
#     Enabled Coverage              Bins      Hits    Misses  Coverage
#     ----------------              ----      ----    ------  --------
#     Branches                         4         4         0   100.00%
# 
# ================================Branch Details================================
# 
# Branch Coverage for instance /async_fifo1_tb_uvm/dut/rptr_empty
# 
#     Line         Item                      Count     Source 
#     ----         ----                      -----     ------ 
#   File ../rtl/design.sv
# ------------------------------------IF Branch------------------------------------
#     63                                       181     Count coming in to IF
#     63              1                          2     
#     65              1                        179     
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     81                                         6     Count coming in to IF
#     81              1                          2     
#     83              1                          4     
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# 
# Expression Coverage:
#     Enabled Coverage              Bins   Covered    Misses  Coverage
#     ----------------              ----      ----    ------  --------
#     Expressions                      1         1         0   100.00%
# 
# ================================Expression Details================================
# 
# Expression Coverage for instance /async_fifo1_tb_uvm/dut/rptr_empty --
# 
#   File ../rtl/design.sv
# ----------------Focused Expression View-----------------
# Line       78 Item    1  (rgraynext == rq2_wptr)
# Expression totals: 1 of 1 input term covered = 100.00%
# 
# 
# Statement Coverage:
#     Enabled Coverage              Bins      Hits    Misses  Coverage
#     ----------------              ----      ----    ------  --------
#     Statements                      11        11         0   100.00%
# 
# ================================Statement Details================================
# 
# Statement Coverage for instance /async_fifo1_tb_uvm/dut/rptr_empty --
# 
#     Line         Item                      Count     Source 
#     ----         ----                      -----     ------ 
#   File ../rtl/design.sv
#     62              1                        181     
#     64              1                          2     
#     66              1                        179     
#     69              1                        182     
#     70              1                        182     
#     71              1                        182     
#     72              1                        182     
#     78              1                        261     
#     80              1                          6     
#     82              1                          2     
#     84              1                          4     
# Toggle Coverage:
#     Enabled Coverage              Bins      Hits    Misses  Coverage
#     ----------------              ----      ----    ------  --------
#     Toggles                        116        86        30    74.13%
# 
# ================================Toggle Details================================
# 
# Toggle Coverage for instance /async_fifo1_tb_uvm/dut/rptr_empty --
# 
#                                               Node      1H->0L      0L->1H  "Coverage"
#                                               ---------------------------------------
#                                           raddr[6]           0           1       50.00 
#                                           raddr[7]           0           0        0.00 
#                                            rbin[6]           0           1       50.00 
#                                          rbin[7-8]           0           0        0.00 
#                                        rbinnext[6]           0           1       50.00 
#                                      rbinnext[7-8]           0           0        0.00 
#                                             rempty           1           0       50.00 
#                                         rempty_val           1           0       50.00 
#                                     rgraynext[5-6]           0           1       50.00 
#                                     rgraynext[7-8]           0           0        0.00 
#                                          rptr[5-6]           0           1       50.00 
#                                          rptr[7-8]           0           0        0.00 
#                                      rq2_wptr[7-8]           0           1       50.00 
#                                             rrst_n           0           1       50.00 
# 
# Total Node Count     =         58 
# Toggled Node Count   =         37 
# Untoggled Node Count =         21 
# 
# Toggle Coverage      =      74.13% (86 of 116 bins)
# 
# =================================================================================
# === Instance: /async_fifo1_tb_uvm/dut/wptr_full
# === Design Unit: work.wptr_full
# =================================================================================
# Branch Coverage:
#     Enabled Coverage              Bins      Hits    Misses  Coverage
#     ----------------              ----      ----    ------  --------
#     Branches                         4         4         0   100.00%
# 
# ================================Branch Details================================
# 
# Branch Coverage for instance /async_fifo1_tb_uvm/dut/wptr_full
# 
#     Line         Item                      Count     Source 
#     ----         ----                      -----     ------ 
#   File ../rtl/design.sv
# ------------------------------------IF Branch------------------------------------
#     144                                      400     Count coming in to IF
#     144             1                          4     
#     146             1                        396     
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     164                                      158     Count coming in to IF
#     164             1                          4     
#     166             1                        154     
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# 
# Expression Coverage:
#     Enabled Coverage              Bins   Covered    Misses  Coverage
#     ----------------              ----      ----    ------  --------
#     Expressions                      1         1         0   100.00%
# 
# ================================Expression Details================================
# 
# Expression Coverage for instance /async_fifo1_tb_uvm/dut/wptr_full --
# 
#   File ../rtl/design.sv
# ----------------Focused Expression View-----------------
# Line       161 Item    1  (wgraynext == {~wq2_rptr[8:7],wq2_rptr[6:0]})
# Expression totals: 1 of 1 input term covered = 100.00%
# 
# 
# Statement Coverage:
#     Enabled Coverage              Bins      Hits    Misses  Coverage
#     ----------------              ----      ----    ------  --------
#     Statements                      11        11         0   100.00%
# 
# ================================Statement Details================================
# 
# Statement Coverage for instance /async_fifo1_tb_uvm/dut/wptr_full --
# 
#     Line         Item                      Count     Source 
#     ----         ----                      -----     ------ 
#   File ../rtl/design.sv
#     143             1                        400     
#     145             1                          4     
#     147             1                        396     
#     150             1                        399     
#     151             1                        399     
#     152             1                        399     
#     153             1                        399     
#     161             1                        435     
#     163             1                        158     
#     165             1                          4     
#     167             1                        154     
# Toggle Coverage:
#     Enabled Coverage              Bins      Hits    Misses  Coverage
#     ----------------              ----      ----    ------  --------
#     Toggles                        116       102        14    87.93%
# 
# ================================Toggle Details================================
# 
# Toggle Coverage for instance /async_fifo1_tb_uvm/dut/wptr_full --
# 
#                                               Node      1H->0L      0L->1H  "Coverage"
#                                               ---------------------------------------
#                                            wbin[8]           0           1       50.00 
#                                        wbinnext[8]           0           1       50.00 
#                                     wgraynext[7-8]           0           1       50.00 
#                                               winc           0           1       50.00 
#                                          wptr[7-8]           0           1       50.00 
#                                      wq2_rptr[5-6]           0           1       50.00 
#                                      wq2_rptr[7-8]           0           0        0.00 
#                                             wrst_n           0           1       50.00 
# 
# Total Node Count     =         58 
# Toggled Node Count   =         46 
# Untoggled Node Count =         12 
# 
# Toggle Coverage      =      87.93% (102 of 116 bins)
# 
# =================================================================================
# === Instance: /async_fifo1_tb_uvm/dut
# === Design Unit: work.async_fifo1
# =================================================================================
# Toggle Coverage:
#     Enabled Coverage              Bins      Hits    Misses  Coverage
#     ----------------              ----      ----    ------  --------
#     Toggles                        104        85        19    81.73%
# 
# ================================Toggle Details================================
# 
# Toggle Coverage for instance /async_fifo1_tb_uvm/dut --
# 
#                                               Node      1H->0L      0L->1H  "Coverage"
#                                               ---------------------------------------
#                                           raddr[6]           0           1       50.00 
#                                           raddr[7]           0           0        0.00 
#                                          rptr[5-6]           0           1       50.00 
#                                          rptr[7-8]           0           0        0.00 
#                                      rq2_wptr[7-8]           0           1       50.00 
#                                          wptr[7-8]           0           1       50.00 
#                                      wq2_rptr[5-6]           0           1       50.00 
#                                      wq2_rptr[7-8]           0           0        0.00 
# 
# Total Node Count     =         52 
# Toggled Node Count   =         38 
# Untoggled Node Count =         14 
# 
# Toggle Coverage      =      81.73% (85 of 104 bins)
# 
# =================================================================================
# === Instance: /async_fifo1_tb_uvm
# === Design Unit: work.async_fifo1_tb_uvm
# =================================================================================
# 
# Assertion Coverage:
#     Assertions                       9         9         0   100.00%
# --------------------------------------------------------------------
# Name                 File(Line)                   Failure      Pass 
#                                                   Count        Count
# --------------------------------------------------------------------
# /async_fifo1_tb_uvm/#ublk#98876365#110/immed__128
#                      testbench.sv(128)                  0          1
# /async_fifo1_tb_uvm/#ublk#98876365#110/immed__125
#                      testbench.sv(125)                  0          1
# /async_fifo1_tb_uvm/#ublk#98876365#110/immed__121
#                      testbench.sv(121)                  0          1
# /async_fifo1_tb_uvm/#ublk#98876365#110/immed__118
#                      testbench.sv(118)                  0          1
# /async_fifo1_tb_uvm/#ublk#98876365#110/immed__115
#                      testbench.sv(115)                  0          1
# /async_fifo1_tb_uvm/#ublk#98876365#110/immed__112
#                      testbench.sv(112)                  0          1
# /async_fifo1_tb_uvm/#ublk#98876365#110/#ublk#98876365#131/immed__134
#                      testbench.sv(134)                  0          1
# /async_fifo1_tb_uvm/#ublk#98876365#110/#ublk#98876365#137/immed__141
#                      testbench.sv(141)                  0          1
# /async_fifo1_tb_uvm/#ublk#98876365#147/immed__165
#                      testbench.sv(165)                  0          1
# 
#Total Coverage By Instance (filtered view): 97.03%
