// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module DeltaSplitter_8(
  input         clock,
  input         reset,
  input         in_valid,
  input  [63:0] in_bits_virtMode,
  input  [63:0] in_bits_mtval2,
  input  [63:0] in_bits_mtinst,
  input  [63:0] in_bits_hstatus,
  input  [63:0] in_bits_hideleg,
  input  [63:0] in_bits_hedeleg,
  input  [63:0] in_bits_hcounteren,
  input  [63:0] in_bits_htval,
  input  [63:0] in_bits_htinst,
  input  [63:0] in_bits_hgatp,
  input  [63:0] in_bits_vsstatus,
  input  [63:0] in_bits_vstvec,
  input  [63:0] in_bits_vsepc,
  input  [63:0] in_bits_vscause,
  input  [63:0] in_bits_vstval,
  input  [63:0] in_bits_vsatp,
  input  [63:0] in_bits_vsscratch,
  input  [7:0]  in_bits_coreid,
  output        out_0_valid,
  output [63:0] out_0_bits_data,
  output [7:0]  out_0_bits_coreid,
  output [7:0]  out_0_bits_index,
  output        out_1_valid,
  output [63:0] out_1_bits_data,
  output [7:0]  out_1_bits_coreid,
  output [7:0]  out_1_bits_index,
  output        out_2_valid,
  output [63:0] out_2_bits_data,
  output [7:0]  out_2_bits_coreid,
  output [7:0]  out_2_bits_index,
  output        out_3_valid,
  output [63:0] out_3_bits_data,
  output [7:0]  out_3_bits_coreid,
  output [7:0]  out_3_bits_index,
  output        out_4_valid,
  output [63:0] out_4_bits_data,
  output [7:0]  out_4_bits_coreid,
  output [7:0]  out_4_bits_index,
  output        out_5_valid,
  output [63:0] out_5_bits_data,
  output [7:0]  out_5_bits_coreid,
  output [7:0]  out_5_bits_index,
  output        out_6_valid,
  output [63:0] out_6_bits_data,
  output [7:0]  out_6_bits_coreid,
  output [7:0]  out_6_bits_index,
  output        out_7_valid,
  output [63:0] out_7_bits_data,
  output [7:0]  out_7_bits_coreid,
  output [7:0]  out_7_bits_index,
  output        inPending
);

  reg  [63:0] r_elems_0;
  reg  [63:0] r_elems_1;
  reg  [63:0] r_elems_2;
  reg  [63:0] r_elems_3;
  reg  [63:0] r_elems_4;
  reg  [63:0] r_elems_5;
  reg  [63:0] r_elems_6;
  reg  [63:0] r_elems_7;
  reg  [63:0] r_elems_8;
  reg  [63:0] r_elems_9;
  reg  [63:0] r_elems_10;
  reg  [63:0] r_elems_11;
  reg  [63:0] r_elems_12;
  reg  [63:0] r_elems_13;
  reg  [63:0] r_elems_14;
  reg  [63:0] r_elems_15;
  reg  [63:0] r_elems_16;
  wire        first_updates_0 = in_bits_virtMode != r_elems_0 & in_valid;
  wire        first_updates_1 = in_bits_mtval2 != r_elems_1 & in_valid;
  wire        first_updates_2 = in_bits_mtinst != r_elems_2 & in_valid;
  wire        first_updates_3 = in_bits_hstatus != r_elems_3 & in_valid;
  wire        first_updates_4 = in_bits_hideleg != r_elems_4 & in_valid;
  wire        first_updates_5 = in_bits_hedeleg != r_elems_5 & in_valid;
  wire        first_updates_6 = in_bits_hcounteren != r_elems_6 & in_valid;
  wire        first_updates_7 = in_bits_htval != r_elems_7 & in_valid;
  wire        first_updates_8 = in_bits_htinst != r_elems_8 & in_valid;
  wire        first_updates_9 = in_bits_hgatp != r_elems_9 & in_valid;
  wire        first_updates_10 = in_bits_vsstatus != r_elems_10 & in_valid;
  wire        first_updates_11 = in_bits_vstvec != r_elems_11 & in_valid;
  wire        first_updates_12 = in_bits_vsepc != r_elems_12 & in_valid;
  wire        first_updates_13 = in_bits_vscause != r_elems_13 & in_valid;
  wire        first_updates_14 = in_bits_vstval != r_elems_14 & in_valid;
  wire        first_updates_15 = in_bits_vsatp != r_elems_15 & in_valid;
  wire        first_updates_16 = in_bits_vsscratch != r_elems_16 & in_valid;
  wire [16:0] _needUpdate_T =
    {first_updates_16,
     first_updates_15,
     first_updates_14,
     first_updates_13,
     first_updates_12,
     first_updates_11,
     first_updates_10,
     first_updates_9,
     first_updates_8,
     first_updates_7,
     first_updates_6,
     first_updates_5,
     first_updates_4,
     first_updates_3,
     first_updates_2,
     first_updates_1,
     first_updates_0};
  reg         r_updates_0;
  reg         r_updates_1;
  reg         r_updates_2;
  reg         r_updates_3;
  reg         r_updates_4;
  reg         r_updates_5;
  reg         r_updates_6;
  reg         r_updates_7;
  reg         r_updates_8;
  reg         r_updates_9;
  reg         r_updates_10;
  reg         r_updates_11;
  reg         r_updates_12;
  reg         r_updates_13;
  reg         r_updates_14;
  reg         r_updates_15;
  reg         r_updates_16;
  reg  [2:0]  r_group_updates;
  wire [2:0]  group_updates =
    (|_needUpdate_T)
      ? {first_updates_16,
         first_updates_8 | first_updates_9 | first_updates_10 | first_updates_11
           | first_updates_12 | first_updates_13 | first_updates_14 | first_updates_15,
         first_updates_0 | first_updates_1 | first_updates_2 | first_updates_3
           | first_updates_4 | first_updates_5 | first_updates_6 | first_updates_7}
      : r_group_updates;
  wire [1:0]  group_idx = group_updates[0] ? 2'h0 : group_updates[1] ? 2'h1 : 2'h2;
  wire [9:0]  _mask_T_2 = 10'h7 << 3'({1'h0, group_idx} + 3'h1);
  wire [2:0]  next_group_updates = group_updates & _mask_T_2[2:0];
  wire        _out_7_T = group_idx == 2'h0;
  wire        _out_7_T_1 = group_idx == 2'h1;
  wire        _out_7_T_2 = group_idx == 2'h2;
  wire        _GEN = _out_7_T | _out_7_T_1;
  always @(posedge clock) begin
    if (reset) begin
      r_elems_0 <= 64'h0;
      r_elems_1 <= 64'h0;
      r_elems_2 <= 64'h0;
      r_elems_3 <= 64'h0;
      r_elems_4 <= 64'h0;
      r_elems_5 <= 64'h0;
      r_elems_6 <= 64'h0;
      r_elems_7 <= 64'h0;
      r_elems_8 <= 64'h0;
      r_elems_9 <= 64'h0;
      r_elems_10 <= 64'h0;
      r_elems_11 <= 64'h0;
      r_elems_12 <= 64'h0;
      r_elems_13 <= 64'h0;
      r_elems_14 <= 64'h0;
      r_elems_15 <= 64'h0;
      r_elems_16 <= 64'h0;
      r_group_updates <= 3'h0;
    end
    else begin
      if (first_updates_0)
        r_elems_0 <= in_bits_virtMode;
      if (first_updates_1)
        r_elems_1 <= in_bits_mtval2;
      if (first_updates_2)
        r_elems_2 <= in_bits_mtinst;
      if (first_updates_3)
        r_elems_3 <= in_bits_hstatus;
      if (first_updates_4)
        r_elems_4 <= in_bits_hideleg;
      if (first_updates_5)
        r_elems_5 <= in_bits_hedeleg;
      if (first_updates_6)
        r_elems_6 <= in_bits_hcounteren;
      if (first_updates_7)
        r_elems_7 <= in_bits_htval;
      if (first_updates_8)
        r_elems_8 <= in_bits_htinst;
      if (first_updates_9)
        r_elems_9 <= in_bits_hgatp;
      if (first_updates_10)
        r_elems_10 <= in_bits_vsstatus;
      if (first_updates_11)
        r_elems_11 <= in_bits_vstvec;
      if (first_updates_12)
        r_elems_12 <= in_bits_vsepc;
      if (first_updates_13)
        r_elems_13 <= in_bits_vscause;
      if (first_updates_14)
        r_elems_14 <= in_bits_vstval;
      if (first_updates_15)
        r_elems_15 <= in_bits_vsatp;
      if (first_updates_16)
        r_elems_16 <= in_bits_vsscratch;
      r_group_updates <= next_group_updates;
    end
    if (|_needUpdate_T) begin
      r_updates_0 <= first_updates_0;
      r_updates_1 <= first_updates_1;
      r_updates_2 <= first_updates_2;
      r_updates_3 <= first_updates_3;
      r_updates_4 <= first_updates_4;
      r_updates_5 <= first_updates_5;
      r_updates_6 <= first_updates_6;
      r_updates_7 <= first_updates_7;
      r_updates_8 <= first_updates_8;
      r_updates_9 <= first_updates_9;
      r_updates_10 <= first_updates_10;
      r_updates_11 <= first_updates_11;
      r_updates_12 <= first_updates_12;
      r_updates_13 <= first_updates_13;
      r_updates_14 <= first_updates_14;
      r_updates_15 <= first_updates_15;
      r_updates_16 <= first_updates_16;
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:34];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [5:0] i = 6'h0; i < 6'h23; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        r_elems_0 = {_RANDOM[6'h0], _RANDOM[6'h1]};
        r_elems_1 = {_RANDOM[6'h2], _RANDOM[6'h3]};
        r_elems_2 = {_RANDOM[6'h4], _RANDOM[6'h5]};
        r_elems_3 = {_RANDOM[6'h6], _RANDOM[6'h7]};
        r_elems_4 = {_RANDOM[6'h8], _RANDOM[6'h9]};
        r_elems_5 = {_RANDOM[6'hA], _RANDOM[6'hB]};
        r_elems_6 = {_RANDOM[6'hC], _RANDOM[6'hD]};
        r_elems_7 = {_RANDOM[6'hE], _RANDOM[6'hF]};
        r_elems_8 = {_RANDOM[6'h10], _RANDOM[6'h11]};
        r_elems_9 = {_RANDOM[6'h12], _RANDOM[6'h13]};
        r_elems_10 = {_RANDOM[6'h14], _RANDOM[6'h15]};
        r_elems_11 = {_RANDOM[6'h16], _RANDOM[6'h17]};
        r_elems_12 = {_RANDOM[6'h18], _RANDOM[6'h19]};
        r_elems_13 = {_RANDOM[6'h1A], _RANDOM[6'h1B]};
        r_elems_14 = {_RANDOM[6'h1C], _RANDOM[6'h1D]};
        r_elems_15 = {_RANDOM[6'h1E], _RANDOM[6'h1F]};
        r_elems_16 = {_RANDOM[6'h20], _RANDOM[6'h21]};
        r_updates_0 = _RANDOM[6'h22][0];
        r_updates_1 = _RANDOM[6'h22][1];
        r_updates_2 = _RANDOM[6'h22][2];
        r_updates_3 = _RANDOM[6'h22][3];
        r_updates_4 = _RANDOM[6'h22][4];
        r_updates_5 = _RANDOM[6'h22][5];
        r_updates_6 = _RANDOM[6'h22][6];
        r_updates_7 = _RANDOM[6'h22][7];
        r_updates_8 = _RANDOM[6'h22][8];
        r_updates_9 = _RANDOM[6'h22][9];
        r_updates_10 = _RANDOM[6'h22][10];
        r_updates_11 = _RANDOM[6'h22][11];
        r_updates_12 = _RANDOM[6'h22][12];
        r_updates_13 = _RANDOM[6'h22][13];
        r_updates_14 = _RANDOM[6'h22][14];
        r_updates_15 = _RANDOM[6'h22][15];
        r_updates_16 = _RANDOM[6'h22][16];
        r_group_updates = _RANDOM[6'h22][19:17];
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign out_0_valid =
    _out_7_T & ((|_needUpdate_T) ? first_updates_0 : r_updates_0) & (|group_updates)
    | _out_7_T_1 & ((|_needUpdate_T) ? first_updates_8 : r_updates_8) & (|group_updates)
    | _out_7_T_2 & ((|_needUpdate_T) ? first_updates_16 : r_updates_16)
    & (|group_updates);
  assign out_0_bits_data =
    (_out_7_T ? ((|_needUpdate_T) ? in_bits_virtMode : r_elems_0) : 64'h0)
    | (_out_7_T_1 ? ((|_needUpdate_T) ? in_bits_htinst : r_elems_8) : 64'h0)
    | (_out_7_T_2 ? ((|_needUpdate_T) ? in_bits_vsscratch : r_elems_16) : 64'h0);
  assign out_0_bits_coreid = _out_7_T | _out_7_T_1 | _out_7_T_2 ? in_bits_coreid : 8'h0;
  assign out_0_bits_index = {3'h0, _out_7_T_2, _out_7_T_1, 3'h0};
  assign out_1_valid =
    _out_7_T & ((|_needUpdate_T) ? first_updates_1 : r_updates_1) & (|group_updates)
    | _out_7_T_1 & ((|_needUpdate_T) ? first_updates_9 : r_updates_9) & (|group_updates);
  assign out_1_bits_data =
    (_out_7_T ? ((|_needUpdate_T) ? in_bits_mtval2 : r_elems_1) : 64'h0)
    | (_out_7_T_1 ? ((|_needUpdate_T) ? in_bits_hgatp : r_elems_9) : 64'h0);
  assign out_1_bits_coreid = _GEN ? in_bits_coreid : 8'h0;
  assign out_1_bits_index = {7'h0, _out_7_T} | (_out_7_T_1 ? 8'h9 : 8'h0);
  assign out_2_valid =
    _out_7_T & ((|_needUpdate_T) ? first_updates_2 : r_updates_2) & (|group_updates)
    | _out_7_T_1 & ((|_needUpdate_T) ? first_updates_10 : r_updates_10)
    & (|group_updates);
  assign out_2_bits_data =
    (_out_7_T ? ((|_needUpdate_T) ? in_bits_mtinst : r_elems_2) : 64'h0)
    | (_out_7_T_1 ? ((|_needUpdate_T) ? in_bits_vsstatus : r_elems_10) : 64'h0);
  assign out_2_bits_coreid = _GEN ? in_bits_coreid : 8'h0;
  assign out_2_bits_index = {6'h0, _out_7_T, 1'h0} | (_out_7_T_1 ? 8'hA : 8'h0);
  assign out_3_valid =
    _out_7_T & ((|_needUpdate_T) ? first_updates_3 : r_updates_3) & (|group_updates)
    | _out_7_T_1 & ((|_needUpdate_T) ? first_updates_11 : r_updates_11)
    & (|group_updates);
  assign out_3_bits_data =
    (_out_7_T ? ((|_needUpdate_T) ? in_bits_hstatus : r_elems_3) : 64'h0)
    | (_out_7_T_1 ? ((|_needUpdate_T) ? in_bits_vstvec : r_elems_11) : 64'h0);
  assign out_3_bits_coreid = _GEN ? in_bits_coreid : 8'h0;
  assign out_3_bits_index = (_out_7_T ? 8'h3 : 8'h0) | (_out_7_T_1 ? 8'hB : 8'h0);
  assign out_4_valid =
    _out_7_T & ((|_needUpdate_T) ? first_updates_4 : r_updates_4) & (|group_updates)
    | _out_7_T_1 & ((|_needUpdate_T) ? first_updates_12 : r_updates_12)
    & (|group_updates);
  assign out_4_bits_data =
    (_out_7_T ? ((|_needUpdate_T) ? in_bits_hideleg : r_elems_4) : 64'h0)
    | (_out_7_T_1 ? ((|_needUpdate_T) ? in_bits_vsepc : r_elems_12) : 64'h0);
  assign out_4_bits_coreid = _GEN ? in_bits_coreid : 8'h0;
  assign out_4_bits_index = {5'h0, _out_7_T, 2'h0} | (_out_7_T_1 ? 8'hC : 8'h0);
  assign out_5_valid =
    _out_7_T & ((|_needUpdate_T) ? first_updates_5 : r_updates_5) & (|group_updates)
    | _out_7_T_1 & ((|_needUpdate_T) ? first_updates_13 : r_updates_13)
    & (|group_updates);
  assign out_5_bits_data =
    (_out_7_T ? ((|_needUpdate_T) ? in_bits_hedeleg : r_elems_5) : 64'h0)
    | (_out_7_T_1 ? ((|_needUpdate_T) ? in_bits_vscause : r_elems_13) : 64'h0);
  assign out_5_bits_coreid = _GEN ? in_bits_coreid : 8'h0;
  assign out_5_bits_index = (_out_7_T ? 8'h5 : 8'h0) | (_out_7_T_1 ? 8'hD : 8'h0);
  assign out_6_valid =
    _out_7_T & ((|_needUpdate_T) ? first_updates_6 : r_updates_6) & (|group_updates)
    | _out_7_T_1 & ((|_needUpdate_T) ? first_updates_14 : r_updates_14)
    & (|group_updates);
  assign out_6_bits_data =
    (_out_7_T ? ((|_needUpdate_T) ? in_bits_hcounteren : r_elems_6) : 64'h0)
    | (_out_7_T_1 ? ((|_needUpdate_T) ? in_bits_vstval : r_elems_14) : 64'h0);
  assign out_6_bits_coreid = _GEN ? in_bits_coreid : 8'h0;
  assign out_6_bits_index = (_out_7_T ? 8'h6 : 8'h0) | (_out_7_T_1 ? 8'hE : 8'h0);
  assign out_7_valid =
    _out_7_T & ((|_needUpdate_T) ? first_updates_7 : r_updates_7) & (|group_updates)
    | _out_7_T_1 & ((|_needUpdate_T) ? first_updates_15 : r_updates_15)
    & (|group_updates);
  assign out_7_bits_data =
    (_out_7_T ? ((|_needUpdate_T) ? in_bits_htval : r_elems_7) : 64'h0)
    | (_out_7_T_1 ? ((|_needUpdate_T) ? in_bits_vsatp : r_elems_15) : 64'h0);
  assign out_7_bits_coreid = _GEN ? in_bits_coreid : 8'h0;
  assign out_7_bits_index = (_out_7_T ? 8'h7 : 8'h0) | (_out_7_T_1 ? 8'hF : 8'h0);
  assign inPending = |next_group_updates;
endmodule

