
---------- Begin Simulation Statistics ----------
final_tick                                  123462000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 145323                       # Simulator instruction rate (inst/s)
host_mem_usage                                 686500                       # Number of bytes of host memory used
host_op_rate                                   167254                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.08                       # Real time elapsed on the host
host_tick_rate                             1565033048                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       11444                       # Number of instructions simulated
sim_ops                                         13191                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000123                       # Number of seconds simulated
sim_ticks                                   123462000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             27.885598                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                     819                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 2937                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               579                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              2378                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 61                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             184                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              123                       # Number of indirect misses.
system.cpu.branchPred.lookups                    3485                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     284                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           67                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       11444                       # Number of instructions committed
system.cpu.committedOps                         13191                       # Number of ops (including micro ops) committed
system.cpu.cpi                              10.788361                       # CPI: cycles per instruction
system.cpu.discardedOps                          1768                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions               9671                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions              2271                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             1271                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           94651                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.092692                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                           123462                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                    9218     69.88%     69.88% # Class of committed instruction
system.cpu.op_class_0::IntMult                     50      0.38%     70.26% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               21      0.16%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::MemRead                   2001     15.17%     85.59% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  1901     14.41%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    13191                       # Class of committed instruction
system.cpu.tickCycles                           28811                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           538                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          125                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         2536                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         5263                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    123462000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                463                       # Transaction distribution
system.membus.trans_dist::ReadExReq                75                       # Transaction distribution
system.membus.trans_dist::ReadExResp               75                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           463                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1076                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1076                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        34432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   34432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               538                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     538    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 538                       # Request fanout histogram
system.membus.respLayer1.occupancy            2872250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy              538000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    123462000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2651                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2532                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               75                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              75                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2535                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          117                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         7601                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          388                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  7989                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       324224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        12288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 336512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2727                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.045838                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.209172                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2602     95.42%     95.42% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    125      4.58%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2727                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           10327000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            580995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           7602999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             6.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED    123462000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                 2173                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   13                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2186                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2173                       # number of overall hits
system.l2.overall_hits::.cpu.data                  13                       # number of overall hits
system.l2.overall_hits::total                    2186                       # number of overall hits
system.l2.demand_misses::.cpu.inst                362                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                179                       # number of demand (read+write) misses
system.l2.demand_misses::total                    541                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               362                       # number of overall misses
system.l2.overall_misses::.cpu.data               179                       # number of overall misses
system.l2.overall_misses::total                   541                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     35553000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     18438000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         53991000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     35553000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     18438000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        53991000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2535                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              192                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2727                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2535                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             192                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2727                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.142801                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.932292                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.198387                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.142801                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.932292                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.198387                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98212.707182                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 103005.586592                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99798.521257                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98212.707182                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 103005.586592                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99798.521257                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           361                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           177                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               538                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          361                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          177                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              538                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     28230000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     14726000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     42956000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     28230000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     14726000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     42956000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.142406                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.921875                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.197286                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.142406                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.921875                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.197286                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78199.445983                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 83197.740113                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79843.866171                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78199.445983                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 83197.740113                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79843.866171                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks         2407                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2407                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2407                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2407                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data              75                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  75                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      7519000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       7519000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            75                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                75                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 100253.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100253.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           75                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             75                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      6019000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      6019000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 80253.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80253.333333                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2173                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2173                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          362                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              362                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     35553000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     35553000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2535                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2535                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.142801                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.142801                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98212.707182                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98212.707182                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          361                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          361                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     28230000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28230000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.142406                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.142406                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78199.445983                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78199.445983                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            13                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                13                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          104                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             104                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     10919000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     10919000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          117                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           117                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.888889                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.888889                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 104990.384615                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104990.384615                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          102                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          102                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8707000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8707000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.871795                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.871795                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 85362.745098                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85362.745098                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    123462000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   310.250897                       # Cycle average of tags in use
system.l2.tags.total_refs                        5135                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       538                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.544610                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       199.934086                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       110.316811                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.006102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.003367                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.009468                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           538                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          321                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          161                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.016418                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     41642                       # Number of tag accesses
system.l2.tags.data_accesses                    41642                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    123462000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          23104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          11328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              34432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        23104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23104                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             361                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             177                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 538                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         187134503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          91752928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             278887431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    187134503                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        187134503                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        187134503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         91752928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            278887431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       361.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       177.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000637500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1102                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         538                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       538                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      5242250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2690000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                15329750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9743.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28493.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      390                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   538                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          141                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    234.666667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   167.256676                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.934107                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           41     29.08%     29.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           52     36.88%     65.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           26     18.44%     84.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            6      4.26%     88.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            5      3.55%     92.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      2.84%     95.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            1      0.71%     95.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            6      4.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          141                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  34432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   34432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       278.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    278.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     123328000                       # Total gap between requests
system.mem_ctrls.avgGap                     229234.20                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        23104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        11328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 187134502.923976629972                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 91752928.026437297463                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          361                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          177                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      9702500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      5627250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26876.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31792.37                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    72.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               378420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               185955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1642200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9219600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         38734920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         14790720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           64951815                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        526.087501                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     38101000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      3900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     81461000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               678300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               349140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2199120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9219600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         42639420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         11502720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           66588300                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        539.342470                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     29561000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      3900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     90001000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON       123462000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    123462000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         1228                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             1228                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         1228                       # number of overall hits
system.cpu.icache.overall_hits::total            1228                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2535                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2535                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2535                       # number of overall misses
system.cpu.icache.overall_misses::total          2535                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    111202000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    111202000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    111202000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    111202000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         3763                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         3763                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         3763                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         3763                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.673665                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.673665                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.673665                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.673665                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43866.666667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43866.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43866.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43866.666667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2532                       # number of writebacks
system.cpu.icache.writebacks::total              2532                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         2535                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2535                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2535                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2535                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    106134000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    106134000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    106134000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    106134000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.673665                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.673665                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.673665                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.673665                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41867.455621                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41867.455621                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41867.455621                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41867.455621                       # average overall mshr miss latency
system.cpu.icache.replacements                   2532                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         1228                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            1228                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2535                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2535                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    111202000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    111202000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         3763                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         3763                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.673665                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.673665                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43866.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43866.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2535                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2535                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    106134000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    106134000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.673665                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.673665                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41867.455621                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41867.455621                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    123462000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             1.997465                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                3762                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2534                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              1.484609                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     1.997465                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998732                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998732                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             10060                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            10060                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    123462000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    123462000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    123462000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         3795                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             3795                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         3814                       # number of overall hits
system.cpu.dcache.overall_hits::total            3814                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          235                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            235                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          249                       # number of overall misses
system.cpu.dcache.overall_misses::total           249                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     23908000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     23908000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     23908000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     23908000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         4030                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         4030                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         4063                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         4063                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.058313                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.058313                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.061285                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.061285                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 101736.170213                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 101736.170213                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 96016.064257                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 96016.064257                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           52                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           52                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           52                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           52                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          183                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          183                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          192                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          192                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     18348000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     18348000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     19338000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     19338000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.045409                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.045409                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.047256                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.047256                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 100262.295082                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 100262.295082                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 100718.750000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 100718.750000                       # average overall mshr miss latency
system.cpu.dcache.replacements                      4                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2072                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2072                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          113                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           113                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     11350000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     11350000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2185                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2185                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.051716                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.051716                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 100442.477876                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 100442.477876                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          108                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          108                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10603000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10603000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.049428                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.049428                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 98175.925926                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 98175.925926                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1723                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1723                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          122                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          122                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     12558000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     12558000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1845                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1845                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.066125                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.066125                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 102934.426230                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 102934.426230                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           47                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           47                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           75                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           75                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7745000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7745000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.040650                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040650                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 103266.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 103266.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           19                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            19                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           33                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           33                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.424242                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.424242                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       990000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       990000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.272727                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.272727                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       110000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       110000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    123462000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           116.686196                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4042                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               192                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.052083                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   116.686196                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.113951                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.113951                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          188                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          119                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.183594                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              8390                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             8390                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    123462000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    123462000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
