INFO-FLOW: Workspace /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1 opened at Thu Oct 13 07:48:31 IST 2022
Execute     ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     ap_set_clock -name default -uncertainty 2 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
Execute     set_part xczu7cg-fbvb900-1-i 
Execute       create_platform xczu7cg-fbvb900-1-i -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
Command       create_platform done; 0.97 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7cg-fbvb900-1-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.06 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.08 sec.
Execute   set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
Execute     create_platform xczu7cg-fbvb900-1-i -board  
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7cg-fbvb900-1-i -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.13 sec.
Execute   create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute   set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 142.197 MB.
INFO: [HLS 200-10] Analyzing design file 'src/main.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling src/main.cpp as C++
Execute       ap_part_info -name xczu7cg-fbvb900-1-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang src/main.cpp -foptimization-record-file=/home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/clang.main.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/main.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow > /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/clang.main.cpp.out.log 2> /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/clang.main.cpp.err.log 
Command       ap_eval done; 0.15 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top fwd_fft -name=fwd_fft 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/main.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow > /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/clang.out.log 2> /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 2.4 sec.
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: src/main.cpp:504:9
Execute       clang_tidy xilinx-systemc-detector /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/.systemc_flag -fix-errors /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.38 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/all.directive.json -fix-errors /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.7 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.18 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 5.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.out.log 2> /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.err.log 
Command         ap_eval done; 4.79 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 5.31 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.diag.yml /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.out.log 2> /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.err.log 
Command       ap_eval done; 2.24 sec.
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: src/main.cpp:91:33
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: src/main.cpp:139:34
WARNING: [HLS 214-107] Since the loop counter does not start from 0, the compiler may not successfully process the dataflow loop: src/main.cpp:442:24
WARNING: [HLS 214-107] Since the loop counter does not start from 0, the compiler may not successfully process the dataflow loop: src/main.cpp:471:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/main.cpp:475:31
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/main.cpp:476:21
Execute       send_msg_by_id WARNING @200-471@%s%s 6 src/main.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file src/main.cpp
Execute       ap_part_info -name xczu7cg-fbvb900-1-i -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/clang.main.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/main.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/main.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow > /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/clang.main.pp.0.cpp.out.log 2> /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/clang.main.pp.0.cpp.err.log 
Command       ap_eval done; 2.32 sec.
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
WARNING: [HLS 207-5301] unused parameter 'layer2_reg': src/main.cpp:88:73
WARNING: [HLS 207-5301] unused parameter 'layer2_reg': src/main.cpp:135:73
WARNING: [HLS 207-5301] unused parameter 'layer2_reg': src/main.cpp:257:73
WARNING: [HLS 207-5301] unused parameter 'layer2_reg': src/main.cpp:311:73
WARNING: [HLS 207-5301] unused parameter 'layer2_reg': src/main.cpp:432:73
WARNING: [HLS 207-5301] unused parameter 'layer2_reg': src/main.cpp:458:73
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.55 seconds. CPU system time: 0.79 seconds. Elapsed time: 20.74 seconds; current allocated memory: 145.775 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/main.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/main.g.bc -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/a.g.ld.0.bc > /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2021.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2021.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2021.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2021.1/lnx64/lib/libhlsmc++_39.bc -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 1.75 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.75 sec.
Execute       run_link_or_opt -opt -out /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=fwd_fft -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=fwd_fft -reflow-float-conversion -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.61 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.61 sec.
Execute       run_link_or_opt -out /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2021.1/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2021.1/lnx64/lib/libfloatconversion_39.bc -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=fwd_fft 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=fwd_fft -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=fwd_fft -mllvm -hls-db-dir -mllvm /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow > /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.55 sec.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::vector<decimal16, 8ul>::pragma() const' into 'hls::vector<decimal16, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<std::complex<decimal16>, 0>::write(std::complex<decimal16> const&)' into 'Mem_Patch_Gen(hls::vector<decimal16, 8ul>*, hls::vector<decimal16, 8ul>*, hls::stream<std::complex<decimal16>, 0>&, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*)' (src/main.cpp:248:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<decimal16, 8ul>::operator[](unsigned long)' into 'Mem_Patch_Gen(hls::vector<decimal16, 8ul>*, hls::vector<decimal16, 8ul>*, hls::stream<std::complex<decimal16>, 0>&, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*)' (src/main.cpp:242:52)
INFO: [HLS 214-131] Inlining function 'hls::vector<decimal16, 8ul>::operator[](unsigned long)' into 'Mem_Patch_Gen(hls::vector<decimal16, 8ul>*, hls::vector<decimal16, 8ul>*, hls::stream<std::complex<decimal16>, 0>&, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*)' (src/main.cpp:242:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<std::complex<decimal16>, 0>::stream()' into 'hls::stream<std::complex<decimal16>, 620>::stream()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:198:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<std::complex<decimal16>, 0>::read(std::complex<decimal16>&)' into 'hls::stream<std::complex<decimal16>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<std::complex<decimal16>, 620>::stream()' into 'Col_Wise_Overlap_Gen(hls::stream<std::complex<decimal16>, 0>&, hls::stream<std::complex<decimal16>, 0>&, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*)' (src/main.cpp:260:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<std::complex<decimal16>, 0>::write(std::complex<decimal16> const&)' into 'Col_Wise_Overlap_Gen(hls::stream<std::complex<decimal16>, 0>&, hls::stream<std::complex<decimal16>, 0>&, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*)' (src/main.cpp:292:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<std::complex<decimal16>, 0>::write(std::complex<decimal16> const&)' into 'Col_Wise_Overlap_Gen(hls::stream<std::complex<decimal16>, 0>&, hls::stream<std::complex<decimal16>, 0>&, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*)' (src/main.cpp:289:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<std::complex<decimal16>, 0>::read()' into 'Col_Wise_Overlap_Gen(hls::stream<std::complex<decimal16>, 0>&, hls::stream<std::complex<decimal16>, 0>&, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*)' (src/main.cpp:288:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<std::complex<decimal16>, 0>::write(std::complex<decimal16> const&)' into 'Col_Wise_Overlap_Gen(hls::stream<std::complex<decimal16>, 0>&, hls::stream<std::complex<decimal16>, 0>&, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*)' (src/main.cpp:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<std::complex<decimal16>, 0>::read()' into 'Col_Wise_Overlap_Gen(hls::stream<std::complex<decimal16>, 0>&, hls::stream<std::complex<decimal16>, 0>&, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*)' (src/main.cpp:284:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<std::complex<decimal16>, 0>::write(std::complex<decimal16> const&)' into 'Col_Wise_Overlap_Gen(hls::stream<std::complex<decimal16>, 0>&, hls::stream<std::complex<decimal16>, 0>&, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*)' (src/main.cpp:282:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<std::complex<decimal16>, 0>::read(std::complex<decimal16>&)' into 'stream_2_buf(hls::stream<std::complex<decimal16>, 0>&, std::complex<decimal16>*, ctrl1_t*)' (src/main.cpp:74:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<std::complex<decimal16>, 0>::write(std::complex<decimal16> const&)' into 'buf_2_stream(std::complex<decimal16>*, hls::stream<std::complex<decimal16>, 0>&, ctrl1_t*)' (src/main.cpp:83:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<std::complex<decimal16>, 0>::stream()' into 'hls::stream<std::complex<decimal16>, 2560>::stream(char const*)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:202:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<std::complex<decimal16>, 2560>::stream(char const*)' into 'Row_Wise_Synch(hls::stream<std::complex<decimal16>, 0>&, hls::stream<std::complex<decimal16>, 0>&, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*)' (src/main.cpp:315:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<std::complex<decimal16>, 0>::write(std::complex<decimal16> const&)' into 'Row_Wise_Synch(hls::stream<std::complex<decimal16>, 0>&, hls::stream<std::complex<decimal16>, 0>&, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*)' (src/main.cpp:350:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<std::complex<decimal16>, 0>::write(std::complex<decimal16> const&)' into 'Row_Wise_Synch(hls::stream<std::complex<decimal16>, 0>&, hls::stream<std::complex<decimal16>, 0>&, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*)' (src/main.cpp:348:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<std::complex<decimal16>, 0>::read()' into 'Row_Wise_Synch(hls::stream<std::complex<decimal16>, 0>&, hls::stream<std::complex<decimal16>, 0>&, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*)' (src/main.cpp:347:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<std::complex<decimal16>, 0>::write(std::complex<decimal16> const&)' into 'Row_Wise_Synch(hls::stream<std::complex<decimal16>, 0>&, hls::stream<std::complex<decimal16>, 0>&, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*)' (src/main.cpp:337:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<std::complex<decimal16>, 0>::read()' into 'Row_Wise_Synch(hls::stream<std::complex<decimal16>, 0>&, hls::stream<std::complex<decimal16>, 0>&, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*)' (src/main.cpp:337:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<std::complex<decimal16>, 0>::write(std::complex<decimal16> const&)' into 'Row_Wise_Synch(hls::stream<std::complex<decimal16>, 0>&, hls::stream<std::complex<decimal16>, 0>&, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*)' (src/main.cpp:335:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<std::complex<decimal16>, 0>::read(std::complex<decimal16>&)' into 'ifmap_gen_x(hls::stream<std::complex<decimal16>, 0>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/main.cpp:376:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<std::complex<decimal16>, 0>::write(std::complex<decimal16> const&)' into 'ifmap_cons_y(std::complex<decimal16> (*) [64], hls::stream<std::complex<decimal16>, 0>&, ctrl1_t*)' (src/main.cpp:391:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<std::complex<decimal16>, 0>::read(std::complex<decimal16>&)' into 'ifmap_gen_y(hls::stream<std::complex<decimal16>, 0>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/main.cpp:406:18)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::pragma() const' into 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'ifmap_vec_write(std::complex<decimal16> (*) [64], hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*)' (src/main.cpp:424:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<std::complex<decimal16>, 0>::stream(char const*)' into 'fwd_fft(hls::vector<decimal16, 8ul>*, hls::vector<decimal16, 8ul>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*)' (src/main.cpp:509:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<std::complex<decimal16>, 0>::stream(char const*)' into 'fwd_fft(hls::vector<decimal16, 8ul>*, hls::vector<decimal16, 8ul>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*)' (src/main.cpp:510:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<std::complex<decimal16>, 0>::stream(char const*)' into 'fwd_fft(hls::vector<decimal16, 8ul>*, hls::vector<decimal16, 8ul>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*)' (src/main.cpp:511:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<std::complex<decimal16>, 0>::stream(char const*)' into 'fwd_fft(hls::vector<decimal16, 8ul>*, hls::vector<decimal16, 8ul>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*)' (src/main.cpp:512:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<std::complex<decimal16>, 0>::stream(char const*)' into 'fwd_fft(hls::vector<decimal16, 8ul>*, hls::vector<decimal16, 8ul>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*)' (src/main.cpp:513:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<std::complex<decimal16>, 0>::stream(char const*)' into 'fwd_fft(hls::vector<decimal16, 8ul>*, hls::vector<decimal16, 8ul>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*)' (src/main.cpp:514:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<std::complex<decimal16>, 0>::stream(char const*)' into 'fwd_fft(hls::vector<decimal16, 8ul>*, hls::vector<decimal16, 8ul>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*)' (src/main.cpp:515:16)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<decimal16, 8ul>::_S_ref(decimal16 const (&) [8], unsigned long)' into 'std::array<decimal16, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:182:0)
INFO: [HLS 214-178] Inlining function 'std::array<decimal16, 8ul>::operator[](unsigned long)' into 'Mem_Patch_Gen(hls::vector<decimal16, 8ul>*, hls::vector<decimal16, 8ul>*, hls::stream<std::complex<decimal16>, 0>&, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*)' (src/main.cpp:185:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::array()' into 'hls::vector<std::complex<decimal16>, 4ul>::vector()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<decimal16>, 4ul>::_S_ref(std::complex<decimal16> const (&) [4], unsigned long)' into 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:182:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'ifmap_vec_write(std::complex<decimal16> (*) [64], hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*)' (src/main.cpp:413:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'ifmap_vec_write(std::complex<decimal16> (*) [64], hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*)' (src/main.cpp:413:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_data' with field bit alignment mode in 32-bits (src/main.cpp:95:13)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_1' with field bit alignment mode in 32-bits (src/main.cpp:97:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_2' with field bit alignment mode in 32-bits (src/main.cpp:98:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_3' with field bit alignment mode in 32-bits (src/main.cpp:99:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_4' with field bit alignment mode in 32-bits (src/main.cpp:100:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_5' with field bit alignment mode in 32-bits (src/main.cpp:101:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6' with field bit alignment mode in 32-bits (src/main.cpp:102:14)
INFO: [HLS 214-241] Aggregating bram variable 'input_data' with field bit alignment mode in 32-bits (src/main.cpp:143:13)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_1' with field bit alignment mode in 32-bits (src/main.cpp:145:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_2' with field bit alignment mode in 32-bits (src/main.cpp:146:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_3' with field bit alignment mode in 32-bits (src/main.cpp:147:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_4' with field bit alignment mode in 32-bits (src/main.cpp:148:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_5' with field bit alignment mode in 32-bits (src/main.cpp:149:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6' with field bit alignment mode in 32-bits (src/main.cpp:150:14)
INFO: [HLS 214-241] Aggregating maxi variable 'in1' with non-compact mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'in2' with non-compact mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'out' with non-compact mode in 128-bits
INFO: [HLS 214-241] Aggregating bram variable 'burst_buffer2' with field bit alignment mode in 128-bits (src/main.cpp:187:12)
INFO: [HLS 214-241] Aggregating bram variable 'burst_buffer1' with field bit alignment mode in 128-bits (src/main.cpp:186:12)
INFO: [HLS 214-241] Aggregating scalar variable 'tmp_out' with field bit alignment mode in 128-bits (src/main.cpp:415:17)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 128 in loop 'VITIS_LOOP_210_4'(src/main.cpp:210:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/main.cpp:210:20)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 128 in loop 'VITIS_LOOP_220_6'(src/main.cpp:220:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/main.cpp:220:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 128 in loop 'VITIS_LOOP_419_2'(src/main.cpp:419:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/main.cpp:419:20)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a8f16' into '_llvm.fpga.unpack.none.s_struct.std::arrays.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.std::arrays.i128.1' into 'Mem_Patch_Gen(hls::vector<decimal16, 8ul>*, hls::vector<decimal16, 8ul>*, hls::stream<std::complex<decimal16>, 0>&, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*) (.1)' (src/main.cpp:214:28)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'Mem_Patch_Gen(hls::vector<decimal16, 8ul>*, hls::vector<decimal16, 8ul>*, hls::stream<std::complex<decimal16>, 0>&, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'Mem_Patch_Gen(hls::vector<decimal16, 8ul>*, hls::vector<decimal16, 8ul>*, hls::stream<std::complex<decimal16>, 0>&, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:130:31)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'Mem_Patch_Gen(hls::vector<decimal16, 8ul>*, hls::vector<decimal16, 8ul>*, hls::stream<std::complex<decimal16>, 0>&, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:130:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'Mem_Patch_Gen(hls::vector<decimal16, 8ul>*, hls::vector<decimal16, 8ul>*, hls::stream<std::complex<decimal16>, 0>&, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*) (.1)' (src/main.cpp:224:28)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'Mem_Patch_Gen(hls::vector<decimal16, 8ul>*, hls::vector<decimal16, 8ul>*, hls::stream<std::complex<decimal16>, 0>&, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*) (.1)' (src/main.cpp:224:28)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'Mem_Patch_Gen(hls::vector<decimal16, 8ul>*, hls::vector<decimal16, 8ul>*, hls::stream<std::complex<decimal16>, 0>&, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*) (.1)' (src/main.cpp:224:28)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'Mem_Patch_Gen(hls::vector<decimal16, 8ul>*, hls::vector<decimal16, 8ul>*, hls::stream<std::complex<decimal16>, 0>&, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*) (.1)' (src/main.cpp:224:28)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'Mem_Patch_Gen(hls::vector<decimal16, 8ul>*, hls::vector<decimal16, 8ul>*, hls::stream<std::complex<decimal16>, 0>&, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*) (.1)' (src/main.cpp:224:28)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'Mem_Patch_Gen(hls::vector<decimal16, 8ul>*, hls::vector<decimal16, 8ul>*, hls::stream<std::complex<decimal16>, 0>&, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*) (.1)' (src/main.cpp:224:28)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'Mem_Patch_Gen(hls::vector<decimal16, 8ul>*, hls::vector<decimal16, 8ul>*, hls::stream<std::complex<decimal16>, 0>&, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*) (.1)' (src/main.cpp:224:28)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'Mem_Patch_Gen(hls::vector<decimal16, 8ul>*, hls::vector<decimal16, 8ul>*, hls::stream<std::complex<decimal16>, 0>&, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*) (.1)' (src/main.cpp:224:28)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.std::arrays.i128.1' into 'Mem_Patch_Gen(hls::vector<decimal16, 8ul>*, hls::vector<decimal16, 8ul>*, hls::stream<std::complex<decimal16>, 0>&, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*) (.1)' (src/main.cpp:224:28)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'Mem_Patch_Gen(hls::vector<decimal16, 8ul>*, hls::vector<decimal16, 8ul>*, hls::stream<std::complex<decimal16>, 0>&, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*) (.1)' (src/main.cpp:214:28)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'Mem_Patch_Gen(hls::vector<decimal16, 8ul>*, hls::vector<decimal16, 8ul>*, hls::stream<std::complex<decimal16>, 0>&, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*) (.1)' (src/main.cpp:214:28)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'Mem_Patch_Gen(hls::vector<decimal16, 8ul>*, hls::vector<decimal16, 8ul>*, hls::stream<std::complex<decimal16>, 0>&, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*) (.1)' (src/main.cpp:214:28)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'Mem_Patch_Gen(hls::vector<decimal16, 8ul>*, hls::vector<decimal16, 8ul>*, hls::stream<std::complex<decimal16>, 0>&, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*) (.1)' (src/main.cpp:214:28)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'Mem_Patch_Gen(hls::vector<decimal16, 8ul>*, hls::vector<decimal16, 8ul>*, hls::stream<std::complex<decimal16>, 0>&, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*) (.1)' (src/main.cpp:214:28)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'Mem_Patch_Gen(hls::vector<decimal16, 8ul>*, hls::vector<decimal16, 8ul>*, hls::stream<std::complex<decimal16>, 0>&, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*) (.1)' (src/main.cpp:214:28)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'Mem_Patch_Gen(hls::vector<decimal16, 8ul>*, hls::vector<decimal16, 8ul>*, hls::stream<std::complex<decimal16>, 0>&, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*) (.1)' (src/main.cpp:214:28)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'Mem_Patch_Gen(hls::vector<decimal16, 8ul>*, hls::vector<decimal16, 8ul>*, hls::stream<std::complex<decimal16>, 0>&, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*) (.1)' (src/main.cpp:214:28)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'stream_2_buf(hls::stream<std::complex<decimal16>, 0>&, std::complex<decimal16>*, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.sl_f16f16s' into '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16>*, std::complex<decimal16>*, int, int, ctrl1_t*) (.1)' (src/main.cpp:23:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16>*, std::complex<decimal16>*, int, int, ctrl1_t*) (.1)' (src/main.cpp:26:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16>*, std::complex<decimal16>*, int, int, ctrl1_t*) (.1)' (src/main.cpp:26:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16>*, std::complex<decimal16>*, int, int, ctrl1_t*) (.1)' (src/main.cpp:25:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16>*, std::complex<decimal16>*, int, int, ctrl1_t*) (.1)' (src/main.cpp:25:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16>*, std::complex<decimal16>*, int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'buf_2_stream(std::complex<decimal16>*, hls::stream<std::complex<decimal16>, 0>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'buf_2_stream(std::complex<decimal16>*, hls::stream<std::complex<decimal16>, 0>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'ifmap_cons_y(std::complex<decimal16> (*) [64], hls::stream<std::complex<decimal16>, 0>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'ifmap_vec_write(std::complex<decimal16> (*) [64], hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:130:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_class.hls::vector.25s.1' into 'ifmap_vec_write(std::complex<decimal16> (*) [64], hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*) (.1)' (src/main.cpp:426:22)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_class.hls::vector.25s' into 'ifmap_vec_write(std::complex<decimal16> (*) [64], hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*) (.1)' (src/main.cpp:426:22)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'ifmap_vec_write(std::complex<decimal16> (*) [64], hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*) (.1)' (src/main.cpp:426:22)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'ifmap_vec_write(std::complex<decimal16> (*) [64], hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*) (.1)' (src/main.cpp:426:22)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'ifmap_vec_write(std::complex<decimal16> (*) [64], hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*) (.1)' (src/main.cpp:426:22)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'ifmap_vec_write(std::complex<decimal16> (*) [64], hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*) (.1)' (src/main.cpp:426:22)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'ifmap_vec_write(std::complex<decimal16> (*) [64], hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*) (.1)' (src/main.cpp:426:22)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'ifmap_vec_write(std::complex<decimal16> (*) [64], hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*) (.1)' (src/main.cpp:426:22)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'ifmap_vec_write(std::complex<decimal16> (*) [64], hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*) (.1)' (src/main.cpp:426:22)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'ifmap_vec_write(std::complex<decimal16> (*) [64], hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*) (.1)' (src/main.cpp:426:22)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'ifmap_vec_write(std::complex<decimal16> (*) [64], hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*) (.1)' (src/main.cpp:424:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'ifmap_vec_write(std::complex<decimal16> (*) [64], hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*) (.1)' (src/main.cpp:424:16)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.98 seconds. CPU system time: 0.26 seconds. Elapsed time: 4.25 seconds; current allocated memory: 149.189 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 149.192 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top fwd_fft -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/a.g.0.bc -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 165.877 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/a.g.1.bc -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.12 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:708: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 191.093 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/a.g.1.bc to /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/a.o.1.bc -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'ctrl1_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'ctrl2_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'layer1_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'layer2_reg' as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' (src/main.cpp:70) in function 'stream_2_buf' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_419_2' (src/main.cpp:414) in function 'ifmap_vec_write' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_403_2' (src/main.cpp:399) in function 'ifmap_gen_y' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_373_2' (src/main.cpp:368) in function 'ifmap_gen_x' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_388_2' (src/main.cpp:384) in function 'ifmap_cons_y' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_80_1' (src/main.cpp:80) in function 'buf_2_stream' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_331_5' (src/main.cpp:317) in function 'Row_Wise_Synch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_275_5' (src/main.cpp:261) in function 'Col_Wise_Overlap_Gen' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_419_2' (src/main.cpp:414) in function 'ifmap_vec_write' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_210_4' (src/main.cpp:188:21) in function 'Mem_Patch_Gen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_207_3' (src/main.cpp:188:17) in function 'Mem_Patch_Gen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_220_6' (src/main.cpp:188:21) in function 'Mem_Patch_Gen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_217_5' (src/main.cpp:188:17) in function 'Mem_Patch_Gen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_419_2' (src/main.cpp:414:8) in function 'ifmap_vec_write'.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_422_3' (src/main.cpp:414) in function 'ifmap_vec_write' completely with a factor of 4.
INFO: [XFORM 203-131] Reshaping array 'ifmap_CF._M_real' (src/main.cpp:462) in dimension 2 with a cyclic factor of 2.
INFO: [XFORM 203-131] Reshaping array 'ifmap_CF._M_imag' (src/main.cpp:462) in dimension 2 with a cyclic factor of 2.
INFO: [XFORM 203-622] Instantiating function 'fft_stage'(src/main.cpp:7:43) to 'fft_stage.0' at call site (src/main.cpp:123) by setting 'curr_stage.offset' to '1'.
INFO: [XFORM 203-622] Instantiating function 'fft_stage'(src/main.cpp:7:43) to 'fft_stage.1' at call site (src/main.cpp:124) by setting 'curr_stage.offset' to '2'.
INFO: [XFORM 203-622] Instantiating function 'fft_stage'(src/main.cpp:7:43) to 'fft_stage.2' at call site (src/main.cpp:125) by setting 'curr_stage.offset' to '3'.
INFO: [XFORM 203-622] Instantiating function 'fft_stage'(src/main.cpp:7:43) to 'fft_stage.3' at call site (src/main.cpp:126) by setting 'curr_stage.offset' to '4'.
INFO: [XFORM 203-622] Instantiating function 'fft_stage'(src/main.cpp:7:43) to 'fft_stage.4' at call site (src/main.cpp:127) by setting 'curr_stage.offset' to '5'.
INFO: [XFORM 203-622] Instantiating function 'fft_stage'(src/main.cpp:7:43) to 'fft_stage.5' at call site (src/main.cpp:128) by setting 'curr_stage.offset' to '6'.
INFO: [XFORM 203-622] Instantiating function 'fft_stage'(src/main.cpp:7:43) to 'fft_stage.0' at call site (src/main.cpp:171) by setting 'curr_stage.offset' to '1'.
INFO: [XFORM 203-622] Instantiating function 'fft_stage'(src/main.cpp:7:43) to 'fft_stage.1' at call site (src/main.cpp:172) by setting 'curr_stage.offset' to '2'.
INFO: [XFORM 203-622] Instantiating function 'fft_stage'(src/main.cpp:7:43) to 'fft_stage.2' at call site (src/main.cpp:173) by setting 'curr_stage.offset' to '3'.
INFO: [XFORM 203-622] Instantiating function 'fft_stage'(src/main.cpp:7:43) to 'fft_stage.3' at call site (src/main.cpp:174) by setting 'curr_stage.offset' to '4'.
INFO: [XFORM 203-622] Instantiating function 'fft_stage'(src/main.cpp:7:43) to 'fft_stage.4' at call site (src/main.cpp:175) by setting 'curr_stage.offset' to '5'.
INFO: [XFORM 203-622] Instantiating function 'fft_stage'(src/main.cpp:7:43) to 'fft_stage.5' at call site (src/main.cpp:176) by setting 'curr_stage.offset' to '6'.
INFO: [XFORM 203-622] Instantiating function 'fft_stage.5'(src/main.cpp:11:43) to 'fft_stage.5.0' at call site (src/main.cpp:176) by setting 'y.offset' to '64'.
INFO: [XFORM 203-622] Instantiating function 'fft_stage.5'(src/main.cpp:11:43) to 'fft_stage.5.0' at call site (src/main.cpp:128) by setting 'y.offset' to '64'.
INFO: [XFORM 203-622] Instantiating function 'fft_stage.4'(src/main.cpp:11:43) to 'fft_stage.4.0' at call site (src/main.cpp:175) by setting 'y.offset' to '32'.
INFO: [XFORM 203-622] Instantiating function 'fft_stage.4'(src/main.cpp:11:43) to 'fft_stage.4.0' at call site (src/main.cpp:127) by setting 'y.offset' to '32'.
INFO: [XFORM 203-622] Instantiating function 'fft_stage.3'(src/main.cpp:11:43) to 'fft_stage.3.0' at call site (src/main.cpp:174) by setting 'y.offset' to '16'.
INFO: [XFORM 203-622] Instantiating function 'fft_stage.3'(src/main.cpp:11:43) to 'fft_stage.3.0' at call site (src/main.cpp:126) by setting 'y.offset' to '16'.
INFO: [XFORM 203-622] Instantiating function 'fft_stage.2'(src/main.cpp:11:43) to 'fft_stage.2.0' at call site (src/main.cpp:173) by setting 'y.offset' to '8'.
INFO: [XFORM 203-622] Instantiating function 'fft_stage.2'(src/main.cpp:11:43) to 'fft_stage.2.0' at call site (src/main.cpp:125) by setting 'y.offset' to '8'.
INFO: [XFORM 203-622] Instantiating function 'fft_stage.1'(src/main.cpp:11:43) to 'fft_stage.1.0' at call site (src/main.cpp:172) by setting 'y.offset' to '4'.
INFO: [XFORM 203-622] Instantiating function 'fft_stage.1'(src/main.cpp:11:43) to 'fft_stage.1.0' at call site (src/main.cpp:124) by setting 'y.offset' to '4'.
INFO: [XFORM 203-622] Instantiating function 'fft_stage.0'(src/main.cpp:11:43) to 'fft_stage.0.0' at call site (src/main.cpp:171) by setting 'y.offset' to '2'.
INFO: [XFORM 203-622] Instantiating function 'fft_stage.0'(src/main.cpp:11:43) to 'fft_stage.0.0' at call site (src/main.cpp:123) by setting 'y.offset' to '2'.
WARNING: [HLS 200-805] An internal stream 'c_fft_row_op_st' (src/main.cpp:511) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'c_fft_col_op_st' (src/main.cpp:512) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'c_row_op_st' (src/main.cpp:513) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'c_row_op_trans_st' (src/main.cpp:514) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_139_1 (src/main.cpp:150)  of function 'FFT_C'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_91_1 (src/main.cpp:102)  of function 'FFT_R'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_471_3 (src/main.cpp:475)  of function 'Mem_patch_Wr'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_442_3 (src/main.cpp:446)  of function 'Transpose'.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'fwd_fft' (src/main.cpp:509:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_91_1' (src/main.cpp:102:3), detected/extracted 8 process function(s): 
	 'stream_2_buf17'
	 'fft_stage.0.018'
	 'fft_stage.1.019'
	 'fft_stage.2.020'
	 'fft_stage.3.021'
	 'fft_stage.4.022'
	 'fft_stage.5.023'
	 'buf_2_stream24'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_442_3' (src/main.cpp:446:5), detected/extracted 2 process function(s): 
	 'ifmap_gen_x'
	 'ifmap_cons_y'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_139_1' (src/main.cpp:150:3), detected/extracted 8 process function(s): 
	 'stream_2_buf'
	 'fft_stage.0.0'
	 'fft_stage.1.0'
	 'fft_stage.2.0'
	 'fft_stage.3.0'
	 'fft_stage.4.0'
	 'fft_stage.5.0'
	 'buf_2_stream'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_471_3' (src/main.cpp:462:2), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'ifmap_gen_y'
	 'ifmap_vec_write'.
INFO: [XFORM 203-712] Applying dataflow to function 'fwd_fft' (src/main.cpp:509:1), detected/extracted 8 process function(s): 
	 'entry_proc47'
	 'Mem_Patch_Gen'
	 'Col_Wise_Overlap_Gen'
	 'FFT_R'
	 'Row_Wise_Synch'
	 'Transpose'
	 'FFT_C'
	 'Mem_patch_Wr'.
Command         transform done; 0.51 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/main.cpp:11:15) in function 'fft_stage.5.023'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/main.cpp:11:15) in function 'fft_stage.5.0'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/main.cpp:11:15) in function 'fft_stage.4.022'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/main.cpp:11:15) in function 'fft_stage.4.0'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/main.cpp:11:15) in function 'fft_stage.3.021'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/main.cpp:11:15) in function 'fft_stage.3.0'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/main.cpp:11:15) in function 'fft_stage.2.020'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/main.cpp:11:15) in function 'fft_stage.2.0'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/main.cpp:11:15) in function 'fft_stage.1.019'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/main.cpp:11:15) in function 'fft_stage.1.0'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/main.cpp:188:27) in function 'Mem_Patch_Gen'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/main.cpp:188:9) to (src/main.cpp:207:22) in function 'Mem_Patch_Gen'... converting 3 basic blocks.
Command         transform done; 0.29 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 242.468 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation2 -deadargelim -globaldce -mem2reg -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/a.o.2.bc -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_416_1' (src/main.cpp:414:6) in function 'ifmap_vec_write' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_400_1' (src/main.cpp:399:8) in function 'ifmap_gen_y'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_370_1' (src/main.cpp:368:6) in function 'ifmap_gen_x'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_385_1' (src/main.cpp:384:8) in function 'ifmap_cons_y'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_328_4' (src/main.cpp:317:17) in function 'Row_Wise_Synch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_340_6' (src/main.cpp:317:17) in function 'Row_Wise_Synch'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_325_3' (src/main.cpp:317:9) in function 'Row_Wise_Synch' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_322_2' (src/main.cpp:317:13) in function 'Row_Wise_Synch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_319_1' (src/main.cpp:317:6) in function 'Row_Wise_Synch'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_207_3' (src/main.cpp:188:17) in function 'Mem_Patch_Gen' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_217_5' (src/main.cpp:188:17) in function 'Mem_Patch_Gen' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_231_8' (src/main.cpp:188:25) in function 'Mem_Patch_Gen'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_228_7' (src/main.cpp:188:13) in function 'Mem_Patch_Gen'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_195_2' (src/main.cpp:188:9) in function 'Mem_Patch_Gen' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_192_1' (src/main.cpp:188:6) in function 'Mem_Patch_Gen'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_272_4' (src/main.cpp:261:17) in function 'Col_Wise_Overlap_Gen'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_269_3' (src/main.cpp:261:9) in function 'Col_Wise_Overlap_Gen'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_266_2' (src/main.cpp:261:13) in function 'Col_Wise_Overlap_Gen'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_263_1' (src/main.cpp:261:6) in function 'Col_Wise_Overlap_Gen'.
INFO: [HLS 200-472] Inferring partial write operation for 'input_buffer' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'ifmap_CF__M_real' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'ifmap_CF__M_real' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT' (src/main.cpp:25:15)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT' (src/main.cpp:26:21)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT' (src/main.cpp:44:9)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT' (src/main.cpp:45:13)
INFO: [HLS 200-472] Inferring partial write operation for 'burst_buffer2' (src/main.cpp:224:28)
INFO: [HLS 200-472] Inferring partial write operation for 'burst_buffer1' (src/main.cpp:214:28)
Command         transform done; 0.73 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.6 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.73 seconds; current allocated memory: 949.920 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.83 sec.
Command     elaborate done; 26.83 sec.
Execute     ap_eval exec zip -j /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'fwd_fft' ...
Execute       ap_set_top_model fwd_fft 
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.0.018_Pipeline_SKIP_X' to 'fft_stage_0_018_Pipeline_SKIP_X'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.0.018_Pipeline_VITIS_LOOP_40_1' to 'fft_stage_0_018_Pipeline_VITIS_LOOP_40_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.0.018' to 'fft_stage_0_018'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1.019_Pipeline_SKIP_X' to 'fft_stage_1_019_Pipeline_SKIP_X'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1.019_Pipeline_VITIS_LOOP_40_1' to 'fft_stage_1_019_Pipeline_VITIS_LOOP_40_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1.019' to 'fft_stage_1_019'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2.020_Pipeline_SKIP_X' to 'fft_stage_2_020_Pipeline_SKIP_X'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2.020_Pipeline_VITIS_LOOP_40_1' to 'fft_stage_2_020_Pipeline_VITIS_LOOP_40_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2.020' to 'fft_stage_2_020'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3.021_Pipeline_SKIP_X' to 'fft_stage_3_021_Pipeline_SKIP_X'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3.021_Pipeline_VITIS_LOOP_40_1' to 'fft_stage_3_021_Pipeline_VITIS_LOOP_40_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3.021' to 'fft_stage_3_021'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4.022_Pipeline_SKIP_X' to 'fft_stage_4_022_Pipeline_SKIP_X'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4.022_Pipeline_VITIS_LOOP_40_1' to 'fft_stage_4_022_Pipeline_VITIS_LOOP_40_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4.022' to 'fft_stage_4_022'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5.023_Pipeline_SKIP_X' to 'fft_stage_5_023_Pipeline_SKIP_X'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5.023_Pipeline_VITIS_LOOP_40_1' to 'fft_stage_5_023_Pipeline_VITIS_LOOP_40_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5.023' to 'fft_stage_5_023'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.0.0_Pipeline_SKIP_X' to 'fft_stage_0_0_Pipeline_SKIP_X'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.0.0_Pipeline_VITIS_LOOP_40_1' to 'fft_stage_0_0_Pipeline_VITIS_LOOP_40_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.0.0' to 'fft_stage_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1.0_Pipeline_SKIP_X' to 'fft_stage_1_0_Pipeline_SKIP_X'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1.0_Pipeline_VITIS_LOOP_40_1' to 'fft_stage_1_0_Pipeline_VITIS_LOOP_40_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1.0' to 'fft_stage_1_0'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2.0_Pipeline_SKIP_X' to 'fft_stage_2_0_Pipeline_SKIP_X'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2.0_Pipeline_VITIS_LOOP_40_1' to 'fft_stage_2_0_Pipeline_VITIS_LOOP_40_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2.0' to 'fft_stage_2_0'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3.0_Pipeline_SKIP_X' to 'fft_stage_3_0_Pipeline_SKIP_X'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3.0_Pipeline_VITIS_LOOP_40_1' to 'fft_stage_3_0_Pipeline_VITIS_LOOP_40_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3.0' to 'fft_stage_3_0'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4.0_Pipeline_SKIP_X' to 'fft_stage_4_0_Pipeline_SKIP_X'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4.0_Pipeline_VITIS_LOOP_40_1' to 'fft_stage_4_0_Pipeline_VITIS_LOOP_40_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4.0' to 'fft_stage_4_0'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5.0_Pipeline_SKIP_X' to 'fft_stage_5_0_Pipeline_SKIP_X'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5.0_Pipeline_VITIS_LOOP_40_1' to 'fft_stage_5_0_Pipeline_VITIS_LOOP_40_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5.0' to 'fft_stage_5_0'.
Execute       get_model_list fwd_fft -filter all-wo-channel -topdown 
Execute       preproc_iomode -model fwd_fft 
Execute       preproc_iomode -model Mem_patch_Wr 
Execute       preproc_iomode -model dataflow_parent_loop_proc16 
Execute       preproc_iomode -model dataflow_parent_loop_proc13 
Execute       preproc_iomode -model dataflow_parent_loop_proc10 
Execute       preproc_iomode -model dataflow_in_loop_VITIS_LOOP_471_3 
Execute       preproc_iomode -model ifmap_vec_write 
Execute       preproc_iomode -model ifmap_vec_write_Pipeline_VITIS_LOOP_419_2 
Execute       preproc_iomode -model ifmap_gen_y 
Execute       preproc_iomode -model entry_proc 
Execute       preproc_iomode -model FFT_C 
Execute       preproc_iomode -model dataflow_parent_loop_proc12 
Execute       preproc_iomode -model dataflow_in_loop_VITIS_LOOP_139_1 
Execute       preproc_iomode -model buf_2_stream 
Execute       preproc_iomode -model fft_stage.5.0 
Execute       preproc_iomode -model fft_stage.5.0_Pipeline_VITIS_LOOP_40_1 
Execute       preproc_iomode -model fft_stage.5.0_Pipeline_SKIP_X 
Execute       preproc_iomode -model fft_stage.4.0 
Execute       preproc_iomode -model fft_stage.4.0_Pipeline_VITIS_LOOP_40_1 
Execute       preproc_iomode -model fft_stage.4.0_Pipeline_SKIP_X 
Execute       preproc_iomode -model fft_stage.3.0 
Execute       preproc_iomode -model fft_stage.3.0_Pipeline_VITIS_LOOP_40_1 
Execute       preproc_iomode -model fft_stage.3.0_Pipeline_SKIP_X 
Execute       preproc_iomode -model fft_stage.2.0 
Execute       preproc_iomode -model fft_stage.2.0_Pipeline_VITIS_LOOP_40_1 
Execute       preproc_iomode -model fft_stage.2.0_Pipeline_SKIP_X 
Execute       preproc_iomode -model fft_stage.1.0 
Execute       preproc_iomode -model fft_stage.1.0_Pipeline_VITIS_LOOP_40_1 
Execute       preproc_iomode -model fft_stage.1.0_Pipeline_SKIP_X 
Execute       preproc_iomode -model fft_stage.0.0 
Execute       preproc_iomode -model fft_stage.0.0_Pipeline_VITIS_LOOP_40_1 
Execute       preproc_iomode -model fft_stage.0.0_Pipeline_SKIP_X 
Execute       preproc_iomode -model stream_2_buf 
Execute       preproc_iomode -model Transpose 
Execute       preproc_iomode -model dataflow_parent_loop_proc15 
Execute       preproc_iomode -model dataflow_parent_loop_proc14 
Execute       preproc_iomode -model dataflow_parent_loop_proc 
Execute       preproc_iomode -model dataflow_in_loop_VITIS_LOOP_442_3 
Execute       preproc_iomode -model ifmap_cons_y 
Execute       preproc_iomode -model ifmap_gen_x 
Execute       preproc_iomode -model Row_Wise_Synch 
Execute       preproc_iomode -model Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7 
Execute       preproc_iomode -model Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5 
Execute       preproc_iomode -model FFT_R 
Execute       preproc_iomode -model dataflow_parent_loop_proc11 
Execute       preproc_iomode -model dataflow_in_loop_VITIS_LOOP_91_1 
Execute       preproc_iomode -model buf_2_stream24 
Execute       preproc_iomode -model fft_stage.5.023 
Execute       preproc_iomode -model fft_stage.5.023_Pipeline_VITIS_LOOP_40_1 
Execute       preproc_iomode -model fft_stage.5.023_Pipeline_SKIP_X 
Execute       preproc_iomode -model fft_stage.4.022 
Execute       preproc_iomode -model fft_stage.4.022_Pipeline_VITIS_LOOP_40_1 
Execute       preproc_iomode -model fft_stage.4.022_Pipeline_SKIP_X 
Execute       preproc_iomode -model fft_stage.3.021 
Execute       preproc_iomode -model fft_stage.3.021_Pipeline_VITIS_LOOP_40_1 
Execute       preproc_iomode -model fft_stage.3.021_Pipeline_SKIP_X 
Execute       preproc_iomode -model fft_stage.2.020 
Execute       preproc_iomode -model fft_stage.2.020_Pipeline_VITIS_LOOP_40_1 
Execute       preproc_iomode -model fft_stage.2.020_Pipeline_SKIP_X 
Execute       preproc_iomode -model fft_stage.1.019 
Execute       preproc_iomode -model fft_stage.1.019_Pipeline_VITIS_LOOP_40_1 
Execute       preproc_iomode -model fft_stage.1.019_Pipeline_SKIP_X 
Execute       preproc_iomode -model fft_stage.0.018 
Execute       preproc_iomode -model fft_stage.0.018_Pipeline_VITIS_LOOP_40_1 
Execute       preproc_iomode -model fft_stage.0.018_Pipeline_SKIP_X 
Execute       preproc_iomode -model stream_2_buf17 
Execute       preproc_iomode -model Col_Wise_Overlap_Gen 
Execute       preproc_iomode -model Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5 
Execute       preproc_iomode -model Mem_Patch_Gen 
Execute       preproc_iomode -model Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9 
Execute       preproc_iomode -model Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6 
Execute       preproc_iomode -model Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4 
Execute       preproc_iomode -model entry_proc47 
Execute       get_model_list fwd_fft -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc47 Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4 Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6 Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9 Mem_Patch_Gen Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5 Col_Wise_Overlap_Gen stream_2_buf17 fft_stage.0.018_Pipeline_SKIP_X fft_stage.0.018_Pipeline_VITIS_LOOP_40_1 fft_stage.0.018 fft_stage.1.019_Pipeline_SKIP_X fft_stage.1.019_Pipeline_VITIS_LOOP_40_1 fft_stage.1.019 fft_stage.2.020_Pipeline_SKIP_X fft_stage.2.020_Pipeline_VITIS_LOOP_40_1 fft_stage.2.020 fft_stage.3.021_Pipeline_SKIP_X fft_stage.3.021_Pipeline_VITIS_LOOP_40_1 fft_stage.3.021 fft_stage.4.022_Pipeline_SKIP_X fft_stage.4.022_Pipeline_VITIS_LOOP_40_1 fft_stage.4.022 fft_stage.5.023_Pipeline_SKIP_X fft_stage.5.023_Pipeline_VITIS_LOOP_40_1 fft_stage.5.023 buf_2_stream24 dataflow_in_loop_VITIS_LOOP_91_1 dataflow_parent_loop_proc11 FFT_R Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5 Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7 Row_Wise_Synch ifmap_gen_x ifmap_cons_y dataflow_in_loop_VITIS_LOOP_442_3 dataflow_parent_loop_proc dataflow_parent_loop_proc14 dataflow_parent_loop_proc15 Transpose stream_2_buf fft_stage.0.0_Pipeline_SKIP_X fft_stage.0.0_Pipeline_VITIS_LOOP_40_1 fft_stage.0.0 fft_stage.1.0_Pipeline_SKIP_X fft_stage.1.0_Pipeline_VITIS_LOOP_40_1 fft_stage.1.0 fft_stage.2.0_Pipeline_SKIP_X fft_stage.2.0_Pipeline_VITIS_LOOP_40_1 fft_stage.2.0 fft_stage.3.0_Pipeline_SKIP_X fft_stage.3.0_Pipeline_VITIS_LOOP_40_1 fft_stage.3.0 fft_stage.4.0_Pipeline_SKIP_X fft_stage.4.0_Pipeline_VITIS_LOOP_40_1 fft_stage.4.0 fft_stage.5.0_Pipeline_SKIP_X fft_stage.5.0_Pipeline_VITIS_LOOP_40_1 fft_stage.5.0 buf_2_stream dataflow_in_loop_VITIS_LOOP_139_1 dataflow_parent_loop_proc12 FFT_C entry_proc ifmap_gen_y ifmap_vec_write_Pipeline_VITIS_LOOP_419_2 ifmap_vec_write dataflow_in_loop_VITIS_LOOP_471_3 dataflow_parent_loop_proc10 dataflow_parent_loop_proc13 dataflow_parent_loop_proc16 Mem_patch_Wr fwd_fft
INFO-FLOW: Configuring Module : entry_proc47 ...
Execute       set_default_model entry_proc47 
Execute       apply_spec_resource_limit entry_proc47 
INFO-FLOW: Configuring Module : Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4 ...
Execute       set_default_model Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4 
Execute       apply_spec_resource_limit Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4 
INFO-FLOW: Configuring Module : Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6 ...
Execute       set_default_model Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6 
Execute       apply_spec_resource_limit Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6 
INFO-FLOW: Configuring Module : Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9 ...
Execute       set_default_model Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9 
Execute       apply_spec_resource_limit Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9 
INFO-FLOW: Configuring Module : Mem_Patch_Gen ...
Execute       set_default_model Mem_Patch_Gen 
Execute       apply_spec_resource_limit Mem_Patch_Gen 
INFO-FLOW: Configuring Module : Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5 ...
Execute       set_default_model Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5 
Execute       apply_spec_resource_limit Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5 
INFO-FLOW: Configuring Module : Col_Wise_Overlap_Gen ...
Execute       set_default_model Col_Wise_Overlap_Gen 
Execute       apply_spec_resource_limit Col_Wise_Overlap_Gen 
INFO-FLOW: Configuring Module : stream_2_buf17 ...
Execute       set_default_model stream_2_buf17 
Execute       apply_spec_resource_limit stream_2_buf17 
INFO-FLOW: Configuring Module : fft_stage.0.018_Pipeline_SKIP_X ...
Execute       set_default_model fft_stage.0.018_Pipeline_SKIP_X 
Execute       apply_spec_resource_limit fft_stage.0.018_Pipeline_SKIP_X 
INFO-FLOW: Configuring Module : fft_stage.0.018_Pipeline_VITIS_LOOP_40_1 ...
Execute       set_default_model fft_stage.0.018_Pipeline_VITIS_LOOP_40_1 
Execute       apply_spec_resource_limit fft_stage.0.018_Pipeline_VITIS_LOOP_40_1 
INFO-FLOW: Configuring Module : fft_stage.0.018 ...
Execute       set_default_model fft_stage.0.018 
Execute       apply_spec_resource_limit fft_stage.0.018 
INFO-FLOW: Configuring Module : fft_stage.1.019_Pipeline_SKIP_X ...
Execute       set_default_model fft_stage.1.019_Pipeline_SKIP_X 
Execute       apply_spec_resource_limit fft_stage.1.019_Pipeline_SKIP_X 
INFO-FLOW: Configuring Module : fft_stage.1.019_Pipeline_VITIS_LOOP_40_1 ...
Execute       set_default_model fft_stage.1.019_Pipeline_VITIS_LOOP_40_1 
Execute       apply_spec_resource_limit fft_stage.1.019_Pipeline_VITIS_LOOP_40_1 
INFO-FLOW: Configuring Module : fft_stage.1.019 ...
Execute       set_default_model fft_stage.1.019 
Execute       apply_spec_resource_limit fft_stage.1.019 
INFO-FLOW: Configuring Module : fft_stage.2.020_Pipeline_SKIP_X ...
Execute       set_default_model fft_stage.2.020_Pipeline_SKIP_X 
Execute       apply_spec_resource_limit fft_stage.2.020_Pipeline_SKIP_X 
INFO-FLOW: Configuring Module : fft_stage.2.020_Pipeline_VITIS_LOOP_40_1 ...
Execute       set_default_model fft_stage.2.020_Pipeline_VITIS_LOOP_40_1 
Execute       apply_spec_resource_limit fft_stage.2.020_Pipeline_VITIS_LOOP_40_1 
INFO-FLOW: Configuring Module : fft_stage.2.020 ...
Execute       set_default_model fft_stage.2.020 
Execute       apply_spec_resource_limit fft_stage.2.020 
INFO-FLOW: Configuring Module : fft_stage.3.021_Pipeline_SKIP_X ...
Execute       set_default_model fft_stage.3.021_Pipeline_SKIP_X 
Execute       apply_spec_resource_limit fft_stage.3.021_Pipeline_SKIP_X 
INFO-FLOW: Configuring Module : fft_stage.3.021_Pipeline_VITIS_LOOP_40_1 ...
Execute       set_default_model fft_stage.3.021_Pipeline_VITIS_LOOP_40_1 
Execute       apply_spec_resource_limit fft_stage.3.021_Pipeline_VITIS_LOOP_40_1 
INFO-FLOW: Configuring Module : fft_stage.3.021 ...
Execute       set_default_model fft_stage.3.021 
Execute       apply_spec_resource_limit fft_stage.3.021 
INFO-FLOW: Configuring Module : fft_stage.4.022_Pipeline_SKIP_X ...
Execute       set_default_model fft_stage.4.022_Pipeline_SKIP_X 
Execute       apply_spec_resource_limit fft_stage.4.022_Pipeline_SKIP_X 
INFO-FLOW: Configuring Module : fft_stage.4.022_Pipeline_VITIS_LOOP_40_1 ...
Execute       set_default_model fft_stage.4.022_Pipeline_VITIS_LOOP_40_1 
Execute       apply_spec_resource_limit fft_stage.4.022_Pipeline_VITIS_LOOP_40_1 
INFO-FLOW: Configuring Module : fft_stage.4.022 ...
Execute       set_default_model fft_stage.4.022 
Execute       apply_spec_resource_limit fft_stage.4.022 
INFO-FLOW: Configuring Module : fft_stage.5.023_Pipeline_SKIP_X ...
Execute       set_default_model fft_stage.5.023_Pipeline_SKIP_X 
Execute       apply_spec_resource_limit fft_stage.5.023_Pipeline_SKIP_X 
INFO-FLOW: Configuring Module : fft_stage.5.023_Pipeline_VITIS_LOOP_40_1 ...
Execute       set_default_model fft_stage.5.023_Pipeline_VITIS_LOOP_40_1 
Execute       apply_spec_resource_limit fft_stage.5.023_Pipeline_VITIS_LOOP_40_1 
INFO-FLOW: Configuring Module : fft_stage.5.023 ...
Execute       set_default_model fft_stage.5.023 
Execute       apply_spec_resource_limit fft_stage.5.023 
INFO-FLOW: Configuring Module : buf_2_stream24 ...
Execute       set_default_model buf_2_stream24 
Execute       apply_spec_resource_limit buf_2_stream24 
INFO-FLOW: Configuring Module : dataflow_in_loop_VITIS_LOOP_91_1 ...
Execute       set_default_model dataflow_in_loop_VITIS_LOOP_91_1 
Execute       apply_spec_resource_limit dataflow_in_loop_VITIS_LOOP_91_1 
INFO-FLOW: Configuring Module : dataflow_parent_loop_proc11 ...
Execute       set_default_model dataflow_parent_loop_proc11 
Execute       apply_spec_resource_limit dataflow_parent_loop_proc11 
INFO-FLOW: Configuring Module : FFT_R ...
Execute       set_default_model FFT_R 
Execute       apply_spec_resource_limit FFT_R 
INFO-FLOW: Configuring Module : Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5 ...
Execute       set_default_model Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5 
Execute       apply_spec_resource_limit Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5 
INFO-FLOW: Configuring Module : Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7 ...
Execute       set_default_model Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7 
Execute       apply_spec_resource_limit Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7 
INFO-FLOW: Configuring Module : Row_Wise_Synch ...
Execute       set_default_model Row_Wise_Synch 
Execute       apply_spec_resource_limit Row_Wise_Synch 
INFO-FLOW: Configuring Module : ifmap_gen_x ...
Execute       set_default_model ifmap_gen_x 
Execute       apply_spec_resource_limit ifmap_gen_x 
INFO-FLOW: Configuring Module : ifmap_cons_y ...
Execute       set_default_model ifmap_cons_y 
Execute       apply_spec_resource_limit ifmap_cons_y 
INFO-FLOW: Configuring Module : dataflow_in_loop_VITIS_LOOP_442_3 ...
Execute       set_default_model dataflow_in_loop_VITIS_LOOP_442_3 
Execute       apply_spec_resource_limit dataflow_in_loop_VITIS_LOOP_442_3 
INFO-FLOW: Configuring Module : dataflow_parent_loop_proc ...
Execute       set_default_model dataflow_parent_loop_proc 
Execute       apply_spec_resource_limit dataflow_parent_loop_proc 
INFO-FLOW: Configuring Module : dataflow_parent_loop_proc14 ...
Execute       set_default_model dataflow_parent_loop_proc14 
Execute       apply_spec_resource_limit dataflow_parent_loop_proc14 
INFO-FLOW: Configuring Module : dataflow_parent_loop_proc15 ...
Execute       set_default_model dataflow_parent_loop_proc15 
Execute       apply_spec_resource_limit dataflow_parent_loop_proc15 
INFO-FLOW: Configuring Module : Transpose ...
Execute       set_default_model Transpose 
Execute       apply_spec_resource_limit Transpose 
INFO-FLOW: Configuring Module : stream_2_buf ...
Execute       set_default_model stream_2_buf 
Execute       apply_spec_resource_limit stream_2_buf 
INFO-FLOW: Configuring Module : fft_stage.0.0_Pipeline_SKIP_X ...
Execute       set_default_model fft_stage.0.0_Pipeline_SKIP_X 
Execute       apply_spec_resource_limit fft_stage.0.0_Pipeline_SKIP_X 
INFO-FLOW: Configuring Module : fft_stage.0.0_Pipeline_VITIS_LOOP_40_1 ...
Execute       set_default_model fft_stage.0.0_Pipeline_VITIS_LOOP_40_1 
Execute       apply_spec_resource_limit fft_stage.0.0_Pipeline_VITIS_LOOP_40_1 
INFO-FLOW: Configuring Module : fft_stage.0.0 ...
Execute       set_default_model fft_stage.0.0 
Execute       apply_spec_resource_limit fft_stage.0.0 
INFO-FLOW: Configuring Module : fft_stage.1.0_Pipeline_SKIP_X ...
Execute       set_default_model fft_stage.1.0_Pipeline_SKIP_X 
Execute       apply_spec_resource_limit fft_stage.1.0_Pipeline_SKIP_X 
INFO-FLOW: Configuring Module : fft_stage.1.0_Pipeline_VITIS_LOOP_40_1 ...
Execute       set_default_model fft_stage.1.0_Pipeline_VITIS_LOOP_40_1 
Execute       apply_spec_resource_limit fft_stage.1.0_Pipeline_VITIS_LOOP_40_1 
INFO-FLOW: Configuring Module : fft_stage.1.0 ...
Execute       set_default_model fft_stage.1.0 
Execute       apply_spec_resource_limit fft_stage.1.0 
INFO-FLOW: Configuring Module : fft_stage.2.0_Pipeline_SKIP_X ...
Execute       set_default_model fft_stage.2.0_Pipeline_SKIP_X 
Execute       apply_spec_resource_limit fft_stage.2.0_Pipeline_SKIP_X 
INFO-FLOW: Configuring Module : fft_stage.2.0_Pipeline_VITIS_LOOP_40_1 ...
Execute       set_default_model fft_stage.2.0_Pipeline_VITIS_LOOP_40_1 
Execute       apply_spec_resource_limit fft_stage.2.0_Pipeline_VITIS_LOOP_40_1 
INFO-FLOW: Configuring Module : fft_stage.2.0 ...
Execute       set_default_model fft_stage.2.0 
Execute       apply_spec_resource_limit fft_stage.2.0 
INFO-FLOW: Configuring Module : fft_stage.3.0_Pipeline_SKIP_X ...
Execute       set_default_model fft_stage.3.0_Pipeline_SKIP_X 
Execute       apply_spec_resource_limit fft_stage.3.0_Pipeline_SKIP_X 
INFO-FLOW: Configuring Module : fft_stage.3.0_Pipeline_VITIS_LOOP_40_1 ...
Execute       set_default_model fft_stage.3.0_Pipeline_VITIS_LOOP_40_1 
Execute       apply_spec_resource_limit fft_stage.3.0_Pipeline_VITIS_LOOP_40_1 
INFO-FLOW: Configuring Module : fft_stage.3.0 ...
Execute       set_default_model fft_stage.3.0 
Execute       apply_spec_resource_limit fft_stage.3.0 
INFO-FLOW: Configuring Module : fft_stage.4.0_Pipeline_SKIP_X ...
Execute       set_default_model fft_stage.4.0_Pipeline_SKIP_X 
Execute       apply_spec_resource_limit fft_stage.4.0_Pipeline_SKIP_X 
INFO-FLOW: Configuring Module : fft_stage.4.0_Pipeline_VITIS_LOOP_40_1 ...
Execute       set_default_model fft_stage.4.0_Pipeline_VITIS_LOOP_40_1 
Execute       apply_spec_resource_limit fft_stage.4.0_Pipeline_VITIS_LOOP_40_1 
INFO-FLOW: Configuring Module : fft_stage.4.0 ...
Execute       set_default_model fft_stage.4.0 
Execute       apply_spec_resource_limit fft_stage.4.0 
INFO-FLOW: Configuring Module : fft_stage.5.0_Pipeline_SKIP_X ...
Execute       set_default_model fft_stage.5.0_Pipeline_SKIP_X 
Execute       apply_spec_resource_limit fft_stage.5.0_Pipeline_SKIP_X 
INFO-FLOW: Configuring Module : fft_stage.5.0_Pipeline_VITIS_LOOP_40_1 ...
Execute       set_default_model fft_stage.5.0_Pipeline_VITIS_LOOP_40_1 
Execute       apply_spec_resource_limit fft_stage.5.0_Pipeline_VITIS_LOOP_40_1 
INFO-FLOW: Configuring Module : fft_stage.5.0 ...
Execute       set_default_model fft_stage.5.0 
Execute       apply_spec_resource_limit fft_stage.5.0 
INFO-FLOW: Configuring Module : buf_2_stream ...
Execute       set_default_model buf_2_stream 
Execute       apply_spec_resource_limit buf_2_stream 
INFO-FLOW: Configuring Module : dataflow_in_loop_VITIS_LOOP_139_1 ...
Execute       set_default_model dataflow_in_loop_VITIS_LOOP_139_1 
Execute       apply_spec_resource_limit dataflow_in_loop_VITIS_LOOP_139_1 
INFO-FLOW: Configuring Module : dataflow_parent_loop_proc12 ...
Execute       set_default_model dataflow_parent_loop_proc12 
Execute       apply_spec_resource_limit dataflow_parent_loop_proc12 
INFO-FLOW: Configuring Module : FFT_C ...
Execute       set_default_model FFT_C 
Execute       apply_spec_resource_limit FFT_C 
INFO-FLOW: Configuring Module : entry_proc ...
Execute       set_default_model entry_proc 
Execute       apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : ifmap_gen_y ...
Execute       set_default_model ifmap_gen_y 
Execute       apply_spec_resource_limit ifmap_gen_y 
INFO-FLOW: Configuring Module : ifmap_vec_write_Pipeline_VITIS_LOOP_419_2 ...
Execute       set_default_model ifmap_vec_write_Pipeline_VITIS_LOOP_419_2 
Execute       apply_spec_resource_limit ifmap_vec_write_Pipeline_VITIS_LOOP_419_2 
INFO-FLOW: Configuring Module : ifmap_vec_write ...
Execute       set_default_model ifmap_vec_write 
Execute       apply_spec_resource_limit ifmap_vec_write 
INFO-FLOW: Configuring Module : dataflow_in_loop_VITIS_LOOP_471_3 ...
Execute       set_default_model dataflow_in_loop_VITIS_LOOP_471_3 
Execute       apply_spec_resource_limit dataflow_in_loop_VITIS_LOOP_471_3 
INFO-FLOW: Configuring Module : dataflow_parent_loop_proc10 ...
Execute       set_default_model dataflow_parent_loop_proc10 
Execute       apply_spec_resource_limit dataflow_parent_loop_proc10 
INFO-FLOW: Configuring Module : dataflow_parent_loop_proc13 ...
Execute       set_default_model dataflow_parent_loop_proc13 
Execute       apply_spec_resource_limit dataflow_parent_loop_proc13 
INFO-FLOW: Configuring Module : dataflow_parent_loop_proc16 ...
Execute       set_default_model dataflow_parent_loop_proc16 
Execute       apply_spec_resource_limit dataflow_parent_loop_proc16 
INFO-FLOW: Configuring Module : Mem_patch_Wr ...
Execute       set_default_model Mem_patch_Wr 
Execute       apply_spec_resource_limit Mem_patch_Wr 
INFO-FLOW: Configuring Module : fwd_fft ...
Execute       set_default_model fwd_fft 
Execute       apply_spec_resource_limit fwd_fft 
INFO-FLOW: Model list for preprocess: entry_proc47 Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4 Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6 Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9 Mem_Patch_Gen Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5 Col_Wise_Overlap_Gen stream_2_buf17 fft_stage.0.018_Pipeline_SKIP_X fft_stage.0.018_Pipeline_VITIS_LOOP_40_1 fft_stage.0.018 fft_stage.1.019_Pipeline_SKIP_X fft_stage.1.019_Pipeline_VITIS_LOOP_40_1 fft_stage.1.019 fft_stage.2.020_Pipeline_SKIP_X fft_stage.2.020_Pipeline_VITIS_LOOP_40_1 fft_stage.2.020 fft_stage.3.021_Pipeline_SKIP_X fft_stage.3.021_Pipeline_VITIS_LOOP_40_1 fft_stage.3.021 fft_stage.4.022_Pipeline_SKIP_X fft_stage.4.022_Pipeline_VITIS_LOOP_40_1 fft_stage.4.022 fft_stage.5.023_Pipeline_SKIP_X fft_stage.5.023_Pipeline_VITIS_LOOP_40_1 fft_stage.5.023 buf_2_stream24 dataflow_in_loop_VITIS_LOOP_91_1 dataflow_parent_loop_proc11 FFT_R Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5 Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7 Row_Wise_Synch ifmap_gen_x ifmap_cons_y dataflow_in_loop_VITIS_LOOP_442_3 dataflow_parent_loop_proc dataflow_parent_loop_proc14 dataflow_parent_loop_proc15 Transpose stream_2_buf fft_stage.0.0_Pipeline_SKIP_X fft_stage.0.0_Pipeline_VITIS_LOOP_40_1 fft_stage.0.0 fft_stage.1.0_Pipeline_SKIP_X fft_stage.1.0_Pipeline_VITIS_LOOP_40_1 fft_stage.1.0 fft_stage.2.0_Pipeline_SKIP_X fft_stage.2.0_Pipeline_VITIS_LOOP_40_1 fft_stage.2.0 fft_stage.3.0_Pipeline_SKIP_X fft_stage.3.0_Pipeline_VITIS_LOOP_40_1 fft_stage.3.0 fft_stage.4.0_Pipeline_SKIP_X fft_stage.4.0_Pipeline_VITIS_LOOP_40_1 fft_stage.4.0 fft_stage.5.0_Pipeline_SKIP_X fft_stage.5.0_Pipeline_VITIS_LOOP_40_1 fft_stage.5.0 buf_2_stream dataflow_in_loop_VITIS_LOOP_139_1 dataflow_parent_loop_proc12 FFT_C entry_proc ifmap_gen_y ifmap_vec_write_Pipeline_VITIS_LOOP_419_2 ifmap_vec_write dataflow_in_loop_VITIS_LOOP_471_3 dataflow_parent_loop_proc10 dataflow_parent_loop_proc13 dataflow_parent_loop_proc16 Mem_patch_Wr fwd_fft
INFO-FLOW: Preprocessing Module: entry_proc47 ...
Execute       set_default_model entry_proc47 
Execute       cdfg_preprocess -model entry_proc47 
Execute       rtl_gen_preprocess entry_proc47 
INFO-FLOW: Preprocessing Module: Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4 ...
Execute       set_default_model Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4 
Execute       cdfg_preprocess -model Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4 
Execute       rtl_gen_preprocess Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4 
INFO-FLOW: Preprocessing Module: Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6 ...
Execute       set_default_model Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6 
Execute       cdfg_preprocess -model Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6 
Execute       rtl_gen_preprocess Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6 
INFO-FLOW: Preprocessing Module: Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9 ...
Execute       set_default_model Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9 
Execute       cdfg_preprocess -model Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9 
Execute       rtl_gen_preprocess Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9 
INFO-FLOW: Preprocessing Module: Mem_Patch_Gen ...
Execute       set_default_model Mem_Patch_Gen 
Execute       cdfg_preprocess -model Mem_Patch_Gen 
Execute       rtl_gen_preprocess Mem_Patch_Gen 
INFO-FLOW: Preprocessing Module: Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5 ...
Execute       set_default_model Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5 
Execute       cdfg_preprocess -model Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5 
Execute       rtl_gen_preprocess Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5 
INFO-FLOW: Preprocessing Module: Col_Wise_Overlap_Gen ...
Execute       set_default_model Col_Wise_Overlap_Gen 
Execute       cdfg_preprocess -model Col_Wise_Overlap_Gen 
Execute       rtl_gen_preprocess Col_Wise_Overlap_Gen 
INFO-FLOW: Preprocessing Module: stream_2_buf17 ...
Execute       set_default_model stream_2_buf17 
Execute       cdfg_preprocess -model stream_2_buf17 
Execute       rtl_gen_preprocess stream_2_buf17 
INFO-FLOW: Preprocessing Module: fft_stage.0.018_Pipeline_SKIP_X ...
Execute       set_default_model fft_stage.0.018_Pipeline_SKIP_X 
Execute       cdfg_preprocess -model fft_stage.0.018_Pipeline_SKIP_X 
Execute       rtl_gen_preprocess fft_stage.0.018_Pipeline_SKIP_X 
INFO-FLOW: Preprocessing Module: fft_stage.0.018_Pipeline_VITIS_LOOP_40_1 ...
Execute       set_default_model fft_stage.0.018_Pipeline_VITIS_LOOP_40_1 
Execute       cdfg_preprocess -model fft_stage.0.018_Pipeline_VITIS_LOOP_40_1 
Execute       rtl_gen_preprocess fft_stage.0.018_Pipeline_VITIS_LOOP_40_1 
INFO-FLOW: Preprocessing Module: fft_stage.0.018 ...
Execute       set_default_model fft_stage.0.018 
Execute       cdfg_preprocess -model fft_stage.0.018 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_nP_LUTRAM': 'w_M_imag' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_nP_LUTRAM': 'w_M_real' does not exist or is optimized away.
Execute       rtl_gen_preprocess fft_stage.0.018 
INFO-FLOW: Preprocessing Module: fft_stage.1.019_Pipeline_SKIP_X ...
Execute       set_default_model fft_stage.1.019_Pipeline_SKIP_X 
Execute       cdfg_preprocess -model fft_stage.1.019_Pipeline_SKIP_X 
Execute       rtl_gen_preprocess fft_stage.1.019_Pipeline_SKIP_X 
INFO-FLOW: Preprocessing Module: fft_stage.1.019_Pipeline_VITIS_LOOP_40_1 ...
Execute       set_default_model fft_stage.1.019_Pipeline_VITIS_LOOP_40_1 
Execute       cdfg_preprocess -model fft_stage.1.019_Pipeline_VITIS_LOOP_40_1 
Execute       rtl_gen_preprocess fft_stage.1.019_Pipeline_VITIS_LOOP_40_1 
INFO-FLOW: Preprocessing Module: fft_stage.1.019 ...
Execute       set_default_model fft_stage.1.019 
Execute       cdfg_preprocess -model fft_stage.1.019 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_nP_LUTRAM': 'w_M_imag' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_nP_LUTRAM': 'w_M_real' does not exist or is optimized away.
Execute       rtl_gen_preprocess fft_stage.1.019 
INFO-FLOW: Preprocessing Module: fft_stage.2.020_Pipeline_SKIP_X ...
Execute       set_default_model fft_stage.2.020_Pipeline_SKIP_X 
Execute       cdfg_preprocess -model fft_stage.2.020_Pipeline_SKIP_X 
Execute       rtl_gen_preprocess fft_stage.2.020_Pipeline_SKIP_X 
INFO-FLOW: Preprocessing Module: fft_stage.2.020_Pipeline_VITIS_LOOP_40_1 ...
Execute       set_default_model fft_stage.2.020_Pipeline_VITIS_LOOP_40_1 
Execute       cdfg_preprocess -model fft_stage.2.020_Pipeline_VITIS_LOOP_40_1 
Execute       rtl_gen_preprocess fft_stage.2.020_Pipeline_VITIS_LOOP_40_1 
INFO-FLOW: Preprocessing Module: fft_stage.2.020 ...
Execute       set_default_model fft_stage.2.020 
Execute       cdfg_preprocess -model fft_stage.2.020 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_nP_LUTRAM': 'w_M_imag' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_nP_LUTRAM': 'w_M_real' does not exist or is optimized away.
Execute       rtl_gen_preprocess fft_stage.2.020 
INFO-FLOW: Preprocessing Module: fft_stage.3.021_Pipeline_SKIP_X ...
Execute       set_default_model fft_stage.3.021_Pipeline_SKIP_X 
Execute       cdfg_preprocess -model fft_stage.3.021_Pipeline_SKIP_X 
Execute       rtl_gen_preprocess fft_stage.3.021_Pipeline_SKIP_X 
INFO-FLOW: Preprocessing Module: fft_stage.3.021_Pipeline_VITIS_LOOP_40_1 ...
Execute       set_default_model fft_stage.3.021_Pipeline_VITIS_LOOP_40_1 
Execute       cdfg_preprocess -model fft_stage.3.021_Pipeline_VITIS_LOOP_40_1 
Execute       rtl_gen_preprocess fft_stage.3.021_Pipeline_VITIS_LOOP_40_1 
INFO-FLOW: Preprocessing Module: fft_stage.3.021 ...
Execute       set_default_model fft_stage.3.021 
Execute       cdfg_preprocess -model fft_stage.3.021 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_nP_LUTRAM': 'w_M_imag' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_nP_LUTRAM': 'w_M_real' does not exist or is optimized away.
Execute       rtl_gen_preprocess fft_stage.3.021 
INFO-FLOW: Preprocessing Module: fft_stage.4.022_Pipeline_SKIP_X ...
Execute       set_default_model fft_stage.4.022_Pipeline_SKIP_X 
Execute       cdfg_preprocess -model fft_stage.4.022_Pipeline_SKIP_X 
Execute       rtl_gen_preprocess fft_stage.4.022_Pipeline_SKIP_X 
INFO-FLOW: Preprocessing Module: fft_stage.4.022_Pipeline_VITIS_LOOP_40_1 ...
Execute       set_default_model fft_stage.4.022_Pipeline_VITIS_LOOP_40_1 
Execute       cdfg_preprocess -model fft_stage.4.022_Pipeline_VITIS_LOOP_40_1 
Execute       rtl_gen_preprocess fft_stage.4.022_Pipeline_VITIS_LOOP_40_1 
INFO-FLOW: Preprocessing Module: fft_stage.4.022 ...
Execute       set_default_model fft_stage.4.022 
Execute       cdfg_preprocess -model fft_stage.4.022 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_nP_LUTRAM': 'w_M_imag' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_nP_LUTRAM': 'w_M_real' does not exist or is optimized away.
Execute       rtl_gen_preprocess fft_stage.4.022 
INFO-FLOW: Preprocessing Module: fft_stage.5.023_Pipeline_SKIP_X ...
Execute       set_default_model fft_stage.5.023_Pipeline_SKIP_X 
Execute       cdfg_preprocess -model fft_stage.5.023_Pipeline_SKIP_X 
Execute       rtl_gen_preprocess fft_stage.5.023_Pipeline_SKIP_X 
INFO-FLOW: Preprocessing Module: fft_stage.5.023_Pipeline_VITIS_LOOP_40_1 ...
Execute       set_default_model fft_stage.5.023_Pipeline_VITIS_LOOP_40_1 
Execute       cdfg_preprocess -model fft_stage.5.023_Pipeline_VITIS_LOOP_40_1 
Execute       rtl_gen_preprocess fft_stage.5.023_Pipeline_VITIS_LOOP_40_1 
INFO-FLOW: Preprocessing Module: fft_stage.5.023 ...
Execute       set_default_model fft_stage.5.023 
Execute       cdfg_preprocess -model fft_stage.5.023 
Execute       rtl_gen_preprocess fft_stage.5.023 
INFO-FLOW: Preprocessing Module: buf_2_stream24 ...
Execute       set_default_model buf_2_stream24 
Execute       cdfg_preprocess -model buf_2_stream24 
Execute       rtl_gen_preprocess buf_2_stream24 
INFO-FLOW: Preprocessing Module: dataflow_in_loop_VITIS_LOOP_91_1 ...
Execute       set_default_model dataflow_in_loop_VITIS_LOOP_91_1 
Execute       cdfg_preprocess -model dataflow_in_loop_VITIS_LOOP_91_1 
Execute       rtl_gen_preprocess dataflow_in_loop_VITIS_LOOP_91_1 
INFO-FLOW: Preprocessing Module: dataflow_parent_loop_proc11 ...
Execute       set_default_model dataflow_parent_loop_proc11 
Execute       cdfg_preprocess -model dataflow_parent_loop_proc11 
Execute       rtl_gen_preprocess dataflow_parent_loop_proc11 
INFO-FLOW: Preprocessing Module: FFT_R ...
Execute       set_default_model FFT_R 
Execute       cdfg_preprocess -model FFT_R 
Execute       rtl_gen_preprocess FFT_R 
INFO-FLOW: Preprocessing Module: Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5 ...
Execute       set_default_model Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5 
Execute       cdfg_preprocess -model Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5 
Execute       rtl_gen_preprocess Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5 
INFO-FLOW: Preprocessing Module: Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7 ...
Execute       set_default_model Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7 
Execute       cdfg_preprocess -model Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7 
Execute       rtl_gen_preprocess Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7 
INFO-FLOW: Preprocessing Module: Row_Wise_Synch ...
Execute       set_default_model Row_Wise_Synch 
Execute       cdfg_preprocess -model Row_Wise_Synch 
Execute       rtl_gen_preprocess Row_Wise_Synch 
INFO-FLOW: Preprocessing Module: ifmap_gen_x ...
Execute       set_default_model ifmap_gen_x 
Execute       cdfg_preprocess -model ifmap_gen_x 
Execute       rtl_gen_preprocess ifmap_gen_x 
INFO-FLOW: Preprocessing Module: ifmap_cons_y ...
Execute       set_default_model ifmap_cons_y 
Execute       cdfg_preprocess -model ifmap_cons_y 
Execute       rtl_gen_preprocess ifmap_cons_y 
INFO-FLOW: Preprocessing Module: dataflow_in_loop_VITIS_LOOP_442_3 ...
Execute       set_default_model dataflow_in_loop_VITIS_LOOP_442_3 
Execute       cdfg_preprocess -model dataflow_in_loop_VITIS_LOOP_442_3 
Execute       rtl_gen_preprocess dataflow_in_loop_VITIS_LOOP_442_3 
INFO-FLOW: Preprocessing Module: dataflow_parent_loop_proc ...
Execute       set_default_model dataflow_parent_loop_proc 
Execute       cdfg_preprocess -model dataflow_parent_loop_proc 
Execute       rtl_gen_preprocess dataflow_parent_loop_proc 
INFO-FLOW: Preprocessing Module: dataflow_parent_loop_proc14 ...
Execute       set_default_model dataflow_parent_loop_proc14 
Execute       cdfg_preprocess -model dataflow_parent_loop_proc14 
Execute       rtl_gen_preprocess dataflow_parent_loop_proc14 
INFO-FLOW: Preprocessing Module: dataflow_parent_loop_proc15 ...
Execute       set_default_model dataflow_parent_loop_proc15 
Execute       cdfg_preprocess -model dataflow_parent_loop_proc15 
Execute       rtl_gen_preprocess dataflow_parent_loop_proc15 
INFO-FLOW: Preprocessing Module: Transpose ...
Execute       set_default_model Transpose 
Execute       cdfg_preprocess -model Transpose 
Execute       rtl_gen_preprocess Transpose 
INFO-FLOW: Preprocessing Module: stream_2_buf ...
Execute       set_default_model stream_2_buf 
Execute       cdfg_preprocess -model stream_2_buf 
Execute       rtl_gen_preprocess stream_2_buf 
INFO-FLOW: Preprocessing Module: fft_stage.0.0_Pipeline_SKIP_X ...
Execute       set_default_model fft_stage.0.0_Pipeline_SKIP_X 
Execute       cdfg_preprocess -model fft_stage.0.0_Pipeline_SKIP_X 
Execute       rtl_gen_preprocess fft_stage.0.0_Pipeline_SKIP_X 
INFO-FLOW: Preprocessing Module: fft_stage.0.0_Pipeline_VITIS_LOOP_40_1 ...
Execute       set_default_model fft_stage.0.0_Pipeline_VITIS_LOOP_40_1 
Execute       cdfg_preprocess -model fft_stage.0.0_Pipeline_VITIS_LOOP_40_1 
Execute       rtl_gen_preprocess fft_stage.0.0_Pipeline_VITIS_LOOP_40_1 
INFO-FLOW: Preprocessing Module: fft_stage.0.0 ...
Execute       set_default_model fft_stage.0.0 
Execute       cdfg_preprocess -model fft_stage.0.0 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_nP_LUTRAM': 'w_M_imag' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_nP_LUTRAM': 'w_M_real' does not exist or is optimized away.
Execute       rtl_gen_preprocess fft_stage.0.0 
INFO-FLOW: Preprocessing Module: fft_stage.1.0_Pipeline_SKIP_X ...
Execute       set_default_model fft_stage.1.0_Pipeline_SKIP_X 
Execute       cdfg_preprocess -model fft_stage.1.0_Pipeline_SKIP_X 
Execute       rtl_gen_preprocess fft_stage.1.0_Pipeline_SKIP_X 
INFO-FLOW: Preprocessing Module: fft_stage.1.0_Pipeline_VITIS_LOOP_40_1 ...
Execute       set_default_model fft_stage.1.0_Pipeline_VITIS_LOOP_40_1 
Execute       cdfg_preprocess -model fft_stage.1.0_Pipeline_VITIS_LOOP_40_1 
Execute       rtl_gen_preprocess fft_stage.1.0_Pipeline_VITIS_LOOP_40_1 
INFO-FLOW: Preprocessing Module: fft_stage.1.0 ...
Execute       set_default_model fft_stage.1.0 
Execute       cdfg_preprocess -model fft_stage.1.0 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_nP_LUTRAM': 'w_M_imag' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_nP_LUTRAM': 'w_M_real' does not exist or is optimized away.
Execute       rtl_gen_preprocess fft_stage.1.0 
INFO-FLOW: Preprocessing Module: fft_stage.2.0_Pipeline_SKIP_X ...
Execute       set_default_model fft_stage.2.0_Pipeline_SKIP_X 
Execute       cdfg_preprocess -model fft_stage.2.0_Pipeline_SKIP_X 
Execute       rtl_gen_preprocess fft_stage.2.0_Pipeline_SKIP_X 
INFO-FLOW: Preprocessing Module: fft_stage.2.0_Pipeline_VITIS_LOOP_40_1 ...
Execute       set_default_model fft_stage.2.0_Pipeline_VITIS_LOOP_40_1 
Execute       cdfg_preprocess -model fft_stage.2.0_Pipeline_VITIS_LOOP_40_1 
Execute       rtl_gen_preprocess fft_stage.2.0_Pipeline_VITIS_LOOP_40_1 
INFO-FLOW: Preprocessing Module: fft_stage.2.0 ...
Execute       set_default_model fft_stage.2.0 
Execute       cdfg_preprocess -model fft_stage.2.0 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_nP_LUTRAM': 'w_M_imag' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_nP_LUTRAM': 'w_M_real' does not exist or is optimized away.
Execute       rtl_gen_preprocess fft_stage.2.0 
INFO-FLOW: Preprocessing Module: fft_stage.3.0_Pipeline_SKIP_X ...
Execute       set_default_model fft_stage.3.0_Pipeline_SKIP_X 
Execute       cdfg_preprocess -model fft_stage.3.0_Pipeline_SKIP_X 
Execute       rtl_gen_preprocess fft_stage.3.0_Pipeline_SKIP_X 
INFO-FLOW: Preprocessing Module: fft_stage.3.0_Pipeline_VITIS_LOOP_40_1 ...
Execute       set_default_model fft_stage.3.0_Pipeline_VITIS_LOOP_40_1 
Execute       cdfg_preprocess -model fft_stage.3.0_Pipeline_VITIS_LOOP_40_1 
Execute       rtl_gen_preprocess fft_stage.3.0_Pipeline_VITIS_LOOP_40_1 
INFO-FLOW: Preprocessing Module: fft_stage.3.0 ...
Execute       set_default_model fft_stage.3.0 
Execute       cdfg_preprocess -model fft_stage.3.0 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_nP_LUTRAM': 'w_M_imag' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_nP_LUTRAM': 'w_M_real' does not exist or is optimized away.
Execute       rtl_gen_preprocess fft_stage.3.0 
INFO-FLOW: Preprocessing Module: fft_stage.4.0_Pipeline_SKIP_X ...
Execute       set_default_model fft_stage.4.0_Pipeline_SKIP_X 
Execute       cdfg_preprocess -model fft_stage.4.0_Pipeline_SKIP_X 
Execute       rtl_gen_preprocess fft_stage.4.0_Pipeline_SKIP_X 
INFO-FLOW: Preprocessing Module: fft_stage.4.0_Pipeline_VITIS_LOOP_40_1 ...
Execute       set_default_model fft_stage.4.0_Pipeline_VITIS_LOOP_40_1 
Execute       cdfg_preprocess -model fft_stage.4.0_Pipeline_VITIS_LOOP_40_1 
Execute       rtl_gen_preprocess fft_stage.4.0_Pipeline_VITIS_LOOP_40_1 
INFO-FLOW: Preprocessing Module: fft_stage.4.0 ...
Execute       set_default_model fft_stage.4.0 
Execute       cdfg_preprocess -model fft_stage.4.0 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_nP_LUTRAM': 'w_M_imag' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_nP_LUTRAM': 'w_M_real' does not exist or is optimized away.
Execute       rtl_gen_preprocess fft_stage.4.0 
INFO-FLOW: Preprocessing Module: fft_stage.5.0_Pipeline_SKIP_X ...
Execute       set_default_model fft_stage.5.0_Pipeline_SKIP_X 
Execute       cdfg_preprocess -model fft_stage.5.0_Pipeline_SKIP_X 
Execute       rtl_gen_preprocess fft_stage.5.0_Pipeline_SKIP_X 
INFO-FLOW: Preprocessing Module: fft_stage.5.0_Pipeline_VITIS_LOOP_40_1 ...
Execute       set_default_model fft_stage.5.0_Pipeline_VITIS_LOOP_40_1 
Execute       cdfg_preprocess -model fft_stage.5.0_Pipeline_VITIS_LOOP_40_1 
Execute       rtl_gen_preprocess fft_stage.5.0_Pipeline_VITIS_LOOP_40_1 
INFO-FLOW: Preprocessing Module: fft_stage.5.0 ...
Execute       set_default_model fft_stage.5.0 
Execute       cdfg_preprocess -model fft_stage.5.0 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_nP_LUTRAM': 'w_M_imag' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_nP_LUTRAM': 'w_M_real' does not exist or is optimized away.
Execute       rtl_gen_preprocess fft_stage.5.0 
INFO-FLOW: Preprocessing Module: buf_2_stream ...
Execute       set_default_model buf_2_stream 
Execute       cdfg_preprocess -model buf_2_stream 
Execute       rtl_gen_preprocess buf_2_stream 
INFO-FLOW: Preprocessing Module: dataflow_in_loop_VITIS_LOOP_139_1 ...
Execute       set_default_model dataflow_in_loop_VITIS_LOOP_139_1 
Execute       cdfg_preprocess -model dataflow_in_loop_VITIS_LOOP_139_1 
Execute       rtl_gen_preprocess dataflow_in_loop_VITIS_LOOP_139_1 
INFO-FLOW: Preprocessing Module: dataflow_parent_loop_proc12 ...
Execute       set_default_model dataflow_parent_loop_proc12 
Execute       cdfg_preprocess -model dataflow_parent_loop_proc12 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_nP_LUTRAM' (src/main.cpp:167): 'w_M_real' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_nP_LUTRAM' (src/main.cpp:167): 'w_M_imag' does not exist or is optimized away.
Execute       rtl_gen_preprocess dataflow_parent_loop_proc12 
INFO-FLOW: Preprocessing Module: FFT_C ...
Execute       set_default_model FFT_C 
Execute       cdfg_preprocess -model FFT_C 
Execute       rtl_gen_preprocess FFT_C 
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute       set_default_model entry_proc 
Execute       cdfg_preprocess -model entry_proc 
Execute       rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: ifmap_gen_y ...
Execute       set_default_model ifmap_gen_y 
Execute       cdfg_preprocess -model ifmap_gen_y 
Execute       rtl_gen_preprocess ifmap_gen_y 
INFO-FLOW: Preprocessing Module: ifmap_vec_write_Pipeline_VITIS_LOOP_419_2 ...
Execute       set_default_model ifmap_vec_write_Pipeline_VITIS_LOOP_419_2 
Execute       cdfg_preprocess -model ifmap_vec_write_Pipeline_VITIS_LOOP_419_2 
Execute       rtl_gen_preprocess ifmap_vec_write_Pipeline_VITIS_LOOP_419_2 
INFO-FLOW: Preprocessing Module: ifmap_vec_write ...
Execute       set_default_model ifmap_vec_write 
Execute       cdfg_preprocess -model ifmap_vec_write 
Execute       rtl_gen_preprocess ifmap_vec_write 
INFO-FLOW: Preprocessing Module: dataflow_in_loop_VITIS_LOOP_471_3 ...
Execute       set_default_model dataflow_in_loop_VITIS_LOOP_471_3 
Execute       cdfg_preprocess -model dataflow_in_loop_VITIS_LOOP_471_3 
Execute       rtl_gen_preprocess dataflow_in_loop_VITIS_LOOP_471_3 
INFO-FLOW: Preprocessing Module: dataflow_parent_loop_proc10 ...
Execute       set_default_model dataflow_parent_loop_proc10 
Execute       cdfg_preprocess -model dataflow_parent_loop_proc10 
Execute       rtl_gen_preprocess dataflow_parent_loop_proc10 
INFO-FLOW: Preprocessing Module: dataflow_parent_loop_proc13 ...
Execute       set_default_model dataflow_parent_loop_proc13 
Execute       cdfg_preprocess -model dataflow_parent_loop_proc13 
Execute       rtl_gen_preprocess dataflow_parent_loop_proc13 
INFO-FLOW: Preprocessing Module: dataflow_parent_loop_proc16 ...
Execute       set_default_model dataflow_parent_loop_proc16 
Execute       cdfg_preprocess -model dataflow_parent_loop_proc16 
Execute       rtl_gen_preprocess dataflow_parent_loop_proc16 
INFO-FLOW: Preprocessing Module: Mem_patch_Wr ...
Execute       set_default_model Mem_patch_Wr 
Execute       cdfg_preprocess -model Mem_patch_Wr 
Execute       rtl_gen_preprocess Mem_patch_Wr 
INFO-FLOW: Preprocessing Module: fwd_fft ...
Execute       set_default_model fwd_fft 
Execute       cdfg_preprocess -model fwd_fft 
Execute       rtl_gen_preprocess fwd_fft 
WARNING: [SYN 201-107] Renaming port name 'fwd_fft/out' to 'fwd_fft/out_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: entry_proc47 Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4 Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6 Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9 Mem_Patch_Gen Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5 Col_Wise_Overlap_Gen stream_2_buf17 fft_stage.0.018_Pipeline_SKIP_X fft_stage.0.018_Pipeline_VITIS_LOOP_40_1 fft_stage.0.018 fft_stage.1.019_Pipeline_SKIP_X fft_stage.1.019_Pipeline_VITIS_LOOP_40_1 fft_stage.1.019 fft_stage.2.020_Pipeline_SKIP_X fft_stage.2.020_Pipeline_VITIS_LOOP_40_1 fft_stage.2.020 fft_stage.3.021_Pipeline_SKIP_X fft_stage.3.021_Pipeline_VITIS_LOOP_40_1 fft_stage.3.021 fft_stage.4.022_Pipeline_SKIP_X fft_stage.4.022_Pipeline_VITIS_LOOP_40_1 fft_stage.4.022 fft_stage.5.023_Pipeline_SKIP_X fft_stage.5.023_Pipeline_VITIS_LOOP_40_1 fft_stage.5.023 buf_2_stream24 dataflow_in_loop_VITIS_LOOP_91_1 dataflow_parent_loop_proc11 FFT_R Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5 Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7 Row_Wise_Synch ifmap_gen_x ifmap_cons_y dataflow_in_loop_VITIS_LOOP_442_3 dataflow_parent_loop_proc dataflow_parent_loop_proc14 dataflow_parent_loop_proc15 Transpose stream_2_buf fft_stage.0.0_Pipeline_SKIP_X fft_stage.0.0_Pipeline_VITIS_LOOP_40_1 fft_stage.0.0 fft_stage.1.0_Pipeline_SKIP_X fft_stage.1.0_Pipeline_VITIS_LOOP_40_1 fft_stage.1.0 fft_stage.2.0_Pipeline_SKIP_X fft_stage.2.0_Pipeline_VITIS_LOOP_40_1 fft_stage.2.0 fft_stage.3.0_Pipeline_SKIP_X fft_stage.3.0_Pipeline_VITIS_LOOP_40_1 fft_stage.3.0 fft_stage.4.0_Pipeline_SKIP_X fft_stage.4.0_Pipeline_VITIS_LOOP_40_1 fft_stage.4.0 fft_stage.5.0_Pipeline_SKIP_X fft_stage.5.0_Pipeline_VITIS_LOOP_40_1 fft_stage.5.0 buf_2_stream dataflow_in_loop_VITIS_LOOP_139_1 dataflow_parent_loop_proc12 FFT_C entry_proc ifmap_gen_y ifmap_vec_write_Pipeline_VITIS_LOOP_419_2 ifmap_vec_write dataflow_in_loop_VITIS_LOOP_471_3 dataflow_parent_loop_proc10 dataflow_parent_loop_proc13 dataflow_parent_loop_proc16 Mem_patch_Wr fwd_fft
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc47 
Execute       schedule -model entry_proc47 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.24 seconds; current allocated memory: 951.534 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/entry_proc47.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/entry_proc47.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc47.
Execute       set_default_model entry_proc47 
Execute       bind -model entry_proc47 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 951.602 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/entry_proc47.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/entry_proc47.bind.adb -f 
INFO-FLOW: Finish binding entry_proc47.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4 
Execute       schedule -model Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_210_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 951.750 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4.sched.adb -f 
INFO-FLOW: Finish scheduling Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4.
Execute       set_default_model Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4 
Execute       bind -model Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 951.937 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4.bind.adb -f 
INFO-FLOW: Finish binding Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6 
Execute       schedule -model Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_220_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_220_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 952.048 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6.sched.adb -f 
INFO-FLOW: Finish scheduling Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6.
Execute       set_default_model Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6 
Execute       bind -model Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 952.204 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6.bind.adb -f 
INFO-FLOW: Finish binding Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9 
Execute       schedule -model Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln188) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 952.542 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9.sched.adb -f 
INFO-FLOW: Finish scheduling Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9.
Execute       set_default_model Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9 
Execute       bind -model Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 953.009 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9.bind.adb -f 
INFO-FLOW: Finish binding Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mem_Patch_Gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mem_Patch_Gen 
Execute       schedule -model Mem_Patch_Gen 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=bound24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=bound4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 953.443 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_Patch_Gen.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_Patch_Gen.sched.adb -f 
INFO-FLOW: Finish scheduling Mem_Patch_Gen.
Execute       set_default_model Mem_Patch_Gen 
Execute       bind -model Mem_Patch_Gen 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 954.057 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_Patch_Gen.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_Patch_Gen.bind.adb -f 
INFO-FLOW: Finish binding Mem_Patch_Gen.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5 
Execute       schedule -model Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 954.448 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5.sched.adb -f 
INFO-FLOW: Finish scheduling Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5.
Execute       set_default_model Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5 
Execute       bind -model Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 954.925 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5.bind.adb -f 
INFO-FLOW: Finish binding Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Col_Wise_Overlap_Gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Col_Wise_Overlap_Gen 
Execute       schedule -model Col_Wise_Overlap_Gen 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=bound16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=bound4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 955.080 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Col_Wise_Overlap_Gen.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Col_Wise_Overlap_Gen.sched.adb -f 
INFO-FLOW: Finish scheduling Col_Wise_Overlap_Gen.
Execute       set_default_model Col_Wise_Overlap_Gen 
Execute       bind -model Col_Wise_Overlap_Gen 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 955.385 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Col_Wise_Overlap_Gen.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Col_Wise_Overlap_Gen.bind.adb -f 
INFO-FLOW: Finish binding Col_Wise_Overlap_Gen.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_2_buf17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model stream_2_buf17 
Execute       schedule -model stream_2_buf17 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_70_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 955.500 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/stream_2_buf17.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/stream_2_buf17.sched.adb -f 
INFO-FLOW: Finish scheduling stream_2_buf17.
Execute       set_default_model stream_2_buf17 
Execute       bind -model stream_2_buf17 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 955.643 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/stream_2_buf17.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/stream_2_buf17.bind.adb -f 
INFO-FLOW: Finish binding stream_2_buf17.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_0_018_Pipeline_SKIP_X' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.0.018_Pipeline_SKIP_X 
Execute       schedule -model fft_stage.0.018_Pipeline_SKIP_X 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'SKIP_X'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 955.885 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_018_Pipeline_SKIP_X.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_018_Pipeline_SKIP_X.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.0.018_Pipeline_SKIP_X.
Execute       set_default_model fft_stage.0.018_Pipeline_SKIP_X 
Execute       bind -model fft_stage.0.018_Pipeline_SKIP_X 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 956.280 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_018_Pipeline_SKIP_X.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_018_Pipeline_SKIP_X.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.0.018_Pipeline_SKIP_X.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_0_018_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.0.018_Pipeline_VITIS_LOOP_40_1 
Execute       schedule -model fft_stage.0.018_Pipeline_VITIS_LOOP_40_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 956.428 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_018_Pipeline_VITIS_LOOP_40_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_018_Pipeline_VITIS_LOOP_40_1.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.0.018_Pipeline_VITIS_LOOP_40_1.
Execute       set_default_model fft_stage.0.018_Pipeline_VITIS_LOOP_40_1 
Execute       bind -model fft_stage.0.018_Pipeline_VITIS_LOOP_40_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 956.555 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_018_Pipeline_VITIS_LOOP_40_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_018_Pipeline_VITIS_LOOP_40_1.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.0.018_Pipeline_VITIS_LOOP_40_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_0_018' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.0.018 
Execute       schedule -model fft_stage.0.018 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 956.673 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_018.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_018.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.0.018.
Execute       set_default_model fft_stage.0.018 
Execute       bind -model fft_stage.0.018 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 956.847 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_018.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_018.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.0.018.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1_019_Pipeline_SKIP_X' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.1.019_Pipeline_SKIP_X 
Execute       schedule -model fft_stage.1.019_Pipeline_SKIP_X 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'SKIP_X'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 957.176 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_019_Pipeline_SKIP_X.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_019_Pipeline_SKIP_X.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.1.019_Pipeline_SKIP_X.
Execute       set_default_model fft_stage.1.019_Pipeline_SKIP_X 
Execute       bind -model fft_stage.1.019_Pipeline_SKIP_X 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 957.613 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_019_Pipeline_SKIP_X.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_019_Pipeline_SKIP_X.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.1.019_Pipeline_SKIP_X.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1_019_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.1.019_Pipeline_VITIS_LOOP_40_1 
Execute       schedule -model fft_stage.1.019_Pipeline_VITIS_LOOP_40_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 957.755 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_019_Pipeline_VITIS_LOOP_40_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_019_Pipeline_VITIS_LOOP_40_1.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.1.019_Pipeline_VITIS_LOOP_40_1.
Execute       set_default_model fft_stage.1.019_Pipeline_VITIS_LOOP_40_1 
Execute       bind -model fft_stage.1.019_Pipeline_VITIS_LOOP_40_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 957.882 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_019_Pipeline_VITIS_LOOP_40_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_019_Pipeline_VITIS_LOOP_40_1.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.1.019_Pipeline_VITIS_LOOP_40_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1_019' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.1.019 
Execute       schedule -model fft_stage.1.019 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 957.983 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_019.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_019.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.1.019.
Execute       set_default_model fft_stage.1.019 
Execute       bind -model fft_stage.1.019 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 958.170 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_019.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_019.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.1.019.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_020_Pipeline_SKIP_X' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.2.020_Pipeline_SKIP_X 
Execute       schedule -model fft_stage.2.020_Pipeline_SKIP_X 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'SKIP_X'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 958.470 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_020_Pipeline_SKIP_X.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_020_Pipeline_SKIP_X.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.2.020_Pipeline_SKIP_X.
Execute       set_default_model fft_stage.2.020_Pipeline_SKIP_X 
Execute       bind -model fft_stage.2.020_Pipeline_SKIP_X 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 958.904 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_020_Pipeline_SKIP_X.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_020_Pipeline_SKIP_X.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.2.020_Pipeline_SKIP_X.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_020_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.2.020_Pipeline_VITIS_LOOP_40_1 
Execute       schedule -model fft_stage.2.020_Pipeline_VITIS_LOOP_40_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 959.019 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_020_Pipeline_VITIS_LOOP_40_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_020_Pipeline_VITIS_LOOP_40_1.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.2.020_Pipeline_VITIS_LOOP_40_1.
Execute       set_default_model fft_stage.2.020_Pipeline_VITIS_LOOP_40_1 
Execute       bind -model fft_stage.2.020_Pipeline_VITIS_LOOP_40_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 959.175 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_020_Pipeline_VITIS_LOOP_40_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_020_Pipeline_VITIS_LOOP_40_1.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.2.020_Pipeline_VITIS_LOOP_40_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_020' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.2.020 
Execute       schedule -model fft_stage.2.020 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 959.308 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_020.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_020.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.2.020.
Execute       set_default_model fft_stage.2.020 
Execute       bind -model fft_stage.2.020 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 959.471 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_020.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_020.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.2.020.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_021_Pipeline_SKIP_X' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.3.021_Pipeline_SKIP_X 
Execute       schedule -model fft_stage.3.021_Pipeline_SKIP_X 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'SKIP_X'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 959.767 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_021_Pipeline_SKIP_X.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_021_Pipeline_SKIP_X.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.3.021_Pipeline_SKIP_X.
Execute       set_default_model fft_stage.3.021_Pipeline_SKIP_X 
Execute       bind -model fft_stage.3.021_Pipeline_SKIP_X 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 960.199 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_021_Pipeline_SKIP_X.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_021_Pipeline_SKIP_X.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.3.021_Pipeline_SKIP_X.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_021_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.3.021_Pipeline_VITIS_LOOP_40_1 
Execute       schedule -model fft_stage.3.021_Pipeline_VITIS_LOOP_40_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 960.313 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_021_Pipeline_VITIS_LOOP_40_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_021_Pipeline_VITIS_LOOP_40_1.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.3.021_Pipeline_VITIS_LOOP_40_1.
Execute       set_default_model fft_stage.3.021_Pipeline_VITIS_LOOP_40_1 
Execute       bind -model fft_stage.3.021_Pipeline_VITIS_LOOP_40_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 960.472 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_021_Pipeline_VITIS_LOOP_40_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_021_Pipeline_VITIS_LOOP_40_1.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.3.021_Pipeline_VITIS_LOOP_40_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_021' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.3.021 
Execute       schedule -model fft_stage.3.021 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 960.596 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_021.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_021.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.3.021.
Execute       set_default_model fft_stage.3.021 
Execute       bind -model fft_stage.3.021 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 960.761 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_021.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_021.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.3.021.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_022_Pipeline_SKIP_X' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.4.022_Pipeline_SKIP_X 
Execute       schedule -model fft_stage.4.022_Pipeline_SKIP_X 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'SKIP_X'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 961.057 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_022_Pipeline_SKIP_X.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_022_Pipeline_SKIP_X.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.4.022_Pipeline_SKIP_X.
Execute       set_default_model fft_stage.4.022_Pipeline_SKIP_X 
Execute       bind -model fft_stage.4.022_Pipeline_SKIP_X 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 961.493 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_022_Pipeline_SKIP_X.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_022_Pipeline_SKIP_X.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.4.022_Pipeline_SKIP_X.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_022_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.4.022_Pipeline_VITIS_LOOP_40_1 
Execute       schedule -model fft_stage.4.022_Pipeline_VITIS_LOOP_40_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 961.652 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_022_Pipeline_VITIS_LOOP_40_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_022_Pipeline_VITIS_LOOP_40_1.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.4.022_Pipeline_VITIS_LOOP_40_1.
Execute       set_default_model fft_stage.4.022_Pipeline_VITIS_LOOP_40_1 
Execute       bind -model fft_stage.4.022_Pipeline_VITIS_LOOP_40_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 961.780 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_022_Pipeline_VITIS_LOOP_40_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_022_Pipeline_VITIS_LOOP_40_1.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.4.022_Pipeline_VITIS_LOOP_40_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_022' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.4.022 
Execute       schedule -model fft_stage.4.022 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 961.878 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_022.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_022.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.4.022.
Execute       set_default_model fft_stage.4.022 
Execute       bind -model fft_stage.4.022 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 962.082 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_022.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_022.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.4.022.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_023_Pipeline_SKIP_X' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.5.023_Pipeline_SKIP_X 
Execute       schedule -model fft_stage.5.023_Pipeline_SKIP_X 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 18, loop 'SKIP_X'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 962.380 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_023_Pipeline_SKIP_X.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_023_Pipeline_SKIP_X.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.5.023_Pipeline_SKIP_X.
Execute       set_default_model fft_stage.5.023_Pipeline_SKIP_X 
Execute       bind -model fft_stage.5.023_Pipeline_SKIP_X 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 962.840 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_023_Pipeline_SKIP_X.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_023_Pipeline_SKIP_X.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.5.023_Pipeline_SKIP_X.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_023_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.5.023_Pipeline_VITIS_LOOP_40_1 
Execute       schedule -model fft_stage.5.023_Pipeline_VITIS_LOOP_40_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 962.970 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_023_Pipeline_VITIS_LOOP_40_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_023_Pipeline_VITIS_LOOP_40_1.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.5.023_Pipeline_VITIS_LOOP_40_1.
Execute       set_default_model fft_stage.5.023_Pipeline_VITIS_LOOP_40_1 
Execute       bind -model fft_stage.5.023_Pipeline_VITIS_LOOP_40_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 963.098 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_023_Pipeline_VITIS_LOOP_40_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_023_Pipeline_VITIS_LOOP_40_1.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.5.023_Pipeline_VITIS_LOOP_40_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_023' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.5.023 
Execute       schedule -model fft_stage.5.023 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 963.171 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_023.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_023.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.5.023.
Execute       set_default_model fft_stage.5.023 
Execute       bind -model fft_stage.5.023 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 963.286 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_023.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_023.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.5.023.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buf_2_stream24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model buf_2_stream24 
Execute       schedule -model buf_2_stream24 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_80_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 963.434 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/buf_2_stream24.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/buf_2_stream24.sched.adb -f 
INFO-FLOW: Finish scheduling buf_2_stream24.
Execute       set_default_model buf_2_stream24 
Execute       bind -model buf_2_stream24 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 963.539 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/buf_2_stream24.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/buf_2_stream24.bind.adb -f 
INFO-FLOW: Finish binding buf_2_stream24.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_91_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_in_loop_VITIS_LOOP_91_1 
Execute       schedule -model dataflow_in_loop_VITIS_LOOP_91_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 963.669 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_91_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_91_1.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_VITIS_LOOP_91_1.
Execute       set_default_model dataflow_in_loop_VITIS_LOOP_91_1 
Execute       bind -model dataflow_in_loop_VITIS_LOOP_91_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 963.855 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_91_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.36 sec.
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_91_1.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_VITIS_LOOP_91_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_parent_loop_proc11 
Execute       schedule -model dataflow_parent_loop_proc11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 963.934 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc11.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc11.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_parent_loop_proc11.
Execute       set_default_model dataflow_parent_loop_proc11 
Execute       bind -model dataflow_parent_loop_proc11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 964.128 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc11.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.36 sec.
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc11.bind.adb -f 
INFO-FLOW: Finish binding dataflow_parent_loop_proc11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FFT_R 
Execute       schedule -model FFT_R 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=n) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 964.237 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/FFT_R.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/FFT_R.sched.adb -f 
INFO-FLOW: Finish scheduling FFT_R.
Execute       set_default_model FFT_R 
Execute       bind -model FFT_R 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 964.482 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/FFT_R.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.38 sec.
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/FFT_R.bind.adb -f 
INFO-FLOW: Finish binding FFT_R.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5 
Execute       schedule -model Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_328_4_VITIS_LOOP_331_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_328_4_VITIS_LOOP_331_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 964.592 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5.sched.adb -f 
INFO-FLOW: Finish scheduling Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5.
Execute       set_default_model Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5 
Execute       bind -model Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 964.711 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5.bind.adb -f 
INFO-FLOW: Finish binding Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7 
Execute       schedule -model Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_340_6_VITIS_LOOP_343_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_340_6_VITIS_LOOP_343_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 964.899 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7.sched.adb -f 
INFO-FLOW: Finish scheduling Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7.
Execute       set_default_model Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7 
Execute       bind -model Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 965.126 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7.bind.adb -f 
INFO-FLOW: Finish binding Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Row_Wise_Synch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Row_Wise_Synch 
Execute       schedule -model Row_Wise_Synch 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=bound21) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 965.394 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Row_Wise_Synch.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Row_Wise_Synch.sched.adb -f 
INFO-FLOW: Finish scheduling Row_Wise_Synch.
Execute       set_default_model Row_Wise_Synch 
Execute       bind -model Row_Wise_Synch 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 965.842 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Row_Wise_Synch.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Row_Wise_Synch.bind.adb -f 
INFO-FLOW: Finish binding Row_Wise_Synch.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ifmap_gen_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ifmap_gen_x 
Execute       schedule -model ifmap_gen_x 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_370_1_VITIS_LOOP_373_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_370_1_VITIS_LOOP_373_2'
WARNING: [HLS 200-871] Estimated clock period (4.536ns) exceeds the target (target clock period: 5ns, clock uncertainty: 2ns, effective delay budget: 3ns).
WARNING: [HLS 200-1016] The critical path in module 'ifmap_gen_x' consists of the following:	'mul' operation ('bound', src/main.cpp:365) [11]  (2.17 ns)
	'icmp' operation ('icmp_ln1057') [19]  (0.866 ns)
	blocking operation 1.5 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 966.048 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_gen_x.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_gen_x.sched.adb -f 
INFO-FLOW: Finish scheduling ifmap_gen_x.
Execute       set_default_model ifmap_gen_x 
Execute       bind -model ifmap_gen_x 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 966.270 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_gen_x.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_gen_x.bind.adb -f 
INFO-FLOW: Finish binding ifmap_gen_x.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ifmap_cons_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ifmap_cons_y 
Execute       schedule -model ifmap_cons_y 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_385_1_VITIS_LOOP_388_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_385_1_VITIS_LOOP_388_2'
WARNING: [HLS 200-871] Estimated clock period (3.525ns) exceeds the target (target clock period: 5ns, clock uncertainty: 2ns, effective delay budget: 3ns).
WARNING: [HLS 200-1016] The critical path in module 'ifmap_cons_y' consists of the following:	'mul' operation ('bound') [11]  (2.17 ns)
	'icmp' operation ('icmp_ln1057') [19]  (0.866 ns)
	blocking operation 0.489 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 966.430 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_cons_y.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_cons_y.sched.adb -f 
INFO-FLOW: Finish scheduling ifmap_cons_y.
Execute       set_default_model ifmap_cons_y 
Execute       bind -model ifmap_cons_y 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 966.638 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_cons_y.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_cons_y.bind.adb -f 
INFO-FLOW: Finish binding ifmap_cons_y.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_442_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_in_loop_VITIS_LOOP_442_3 
Execute       schedule -model dataflow_in_loop_VITIS_LOOP_442_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 966.694 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_442_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_442_3.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_VITIS_LOOP_442_3.
Execute       set_default_model dataflow_in_loop_VITIS_LOOP_442_3 
Execute       bind -model dataflow_in_loop_VITIS_LOOP_442_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 966.777 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_442_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_442_3.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_VITIS_LOOP_442_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_parent_loop_proc 
Execute       schedule -model dataflow_parent_loop_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 966.888 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_parent_loop_proc.
Execute       set_default_model dataflow_parent_loop_proc 
Execute       bind -model dataflow_parent_loop_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 966.996 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc.bind.adb -f 
INFO-FLOW: Finish binding dataflow_parent_loop_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_parent_loop_proc14 
Execute       schedule -model dataflow_parent_loop_proc14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 967.094 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc14.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc14.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_parent_loop_proc14.
Execute       set_default_model dataflow_parent_loop_proc14 
Execute       bind -model dataflow_parent_loop_proc14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 967.218 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc14.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc14.bind.adb -f 
INFO-FLOW: Finish binding dataflow_parent_loop_proc14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_parent_loop_proc15 
Execute       schedule -model dataflow_parent_loop_proc15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 967.288 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc15.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc15.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_parent_loop_proc15.
Execute       set_default_model dataflow_parent_loop_proc15 
Execute       bind -model dataflow_parent_loop_proc15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 967.433 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc15.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc15.bind.adb -f 
INFO-FLOW: Finish binding dataflow_parent_loop_proc15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Transpose' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Transpose 
Execute       schedule -model Transpose 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 967.519 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Transpose.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Transpose.sched.adb -f 
INFO-FLOW: Finish scheduling Transpose.
Execute       set_default_model Transpose 
Execute       bind -model Transpose 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 967.661 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Transpose.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Transpose.bind.adb -f 
INFO-FLOW: Finish binding Transpose.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_2_buf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model stream_2_buf 
Execute       schedule -model stream_2_buf 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_70_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 967.773 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/stream_2_buf.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/stream_2_buf.sched.adb -f 
INFO-FLOW: Finish scheduling stream_2_buf.
Execute       set_default_model stream_2_buf 
Execute       bind -model stream_2_buf 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 967.958 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/stream_2_buf.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/stream_2_buf.bind.adb -f 
INFO-FLOW: Finish binding stream_2_buf.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_0_0_Pipeline_SKIP_X' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.0.0_Pipeline_SKIP_X 
Execute       schedule -model fft_stage.0.0_Pipeline_SKIP_X 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'SKIP_X'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 968.230 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_0_Pipeline_SKIP_X.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_0_Pipeline_SKIP_X.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.0.0_Pipeline_SKIP_X.
Execute       set_default_model fft_stage.0.0_Pipeline_SKIP_X 
Execute       bind -model fft_stage.0.0_Pipeline_SKIP_X 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 968.593 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_0_Pipeline_SKIP_X.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_0_Pipeline_SKIP_X.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.0.0_Pipeline_SKIP_X.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_0_0_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.0.0_Pipeline_VITIS_LOOP_40_1 
Execute       schedule -model fft_stage.0.0_Pipeline_VITIS_LOOP_40_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 968.721 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_0_Pipeline_VITIS_LOOP_40_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_0_Pipeline_VITIS_LOOP_40_1.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.0.0_Pipeline_VITIS_LOOP_40_1.
Execute       set_default_model fft_stage.0.0_Pipeline_VITIS_LOOP_40_1 
Execute       bind -model fft_stage.0.0_Pipeline_VITIS_LOOP_40_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 968.852 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_0_Pipeline_VITIS_LOOP_40_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_0_Pipeline_VITIS_LOOP_40_1.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.0.0_Pipeline_VITIS_LOOP_40_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.0.0 
Execute       schedule -model fft_stage.0.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 968.992 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_0.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_0.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.0.0.
Execute       set_default_model fft_stage.0.0 
Execute       bind -model fft_stage.0.0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 969.185 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_0.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_0.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.0.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1_0_Pipeline_SKIP_X' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.1.0_Pipeline_SKIP_X 
Execute       schedule -model fft_stage.1.0_Pipeline_SKIP_X 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'SKIP_X'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 969.515 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_0_Pipeline_SKIP_X.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_0_Pipeline_SKIP_X.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.1.0_Pipeline_SKIP_X.
Execute       set_default_model fft_stage.1.0_Pipeline_SKIP_X 
Execute       bind -model fft_stage.1.0_Pipeline_SKIP_X 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 969.951 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_0_Pipeline_SKIP_X.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_0_Pipeline_SKIP_X.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.1.0_Pipeline_SKIP_X.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1_0_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.1.0_Pipeline_VITIS_LOOP_40_1 
Execute       schedule -model fft_stage.1.0_Pipeline_VITIS_LOOP_40_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 970.078 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_0_Pipeline_VITIS_LOOP_40_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_0_Pipeline_VITIS_LOOP_40_1.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.1.0_Pipeline_VITIS_LOOP_40_1.
Execute       set_default_model fft_stage.1.0_Pipeline_VITIS_LOOP_40_1 
Execute       bind -model fft_stage.1.0_Pipeline_VITIS_LOOP_40_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 970.235 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_0_Pipeline_VITIS_LOOP_40_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_0_Pipeline_VITIS_LOOP_40_1.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.1.0_Pipeline_VITIS_LOOP_40_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.1.0 
Execute       schedule -model fft_stage.1.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 970.333 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_0.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_0.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.1.0.
Execute       set_default_model fft_stage.1.0 
Execute       bind -model fft_stage.1.0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 970.514 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_0.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_0.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.1.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_0_Pipeline_SKIP_X' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.2.0_Pipeline_SKIP_X 
Execute       schedule -model fft_stage.2.0_Pipeline_SKIP_X 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'SKIP_X'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 970.815 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_0_Pipeline_SKIP_X.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_0_Pipeline_SKIP_X.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.2.0_Pipeline_SKIP_X.
Execute       set_default_model fft_stage.2.0_Pipeline_SKIP_X 
Execute       bind -model fft_stage.2.0_Pipeline_SKIP_X 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 971.281 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_0_Pipeline_SKIP_X.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_0_Pipeline_SKIP_X.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.2.0_Pipeline_SKIP_X.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_0_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.2.0_Pipeline_VITIS_LOOP_40_1 
Execute       schedule -model fft_stage.2.0_Pipeline_VITIS_LOOP_40_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 971.438 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_0_Pipeline_VITIS_LOOP_40_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_0_Pipeline_VITIS_LOOP_40_1.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.2.0_Pipeline_VITIS_LOOP_40_1.
Execute       set_default_model fft_stage.2.0_Pipeline_VITIS_LOOP_40_1 
Execute       bind -model fft_stage.2.0_Pipeline_VITIS_LOOP_40_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 971.564 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_0_Pipeline_VITIS_LOOP_40_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_0_Pipeline_VITIS_LOOP_40_1.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.2.0_Pipeline_VITIS_LOOP_40_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.2.0 
Execute       schedule -model fft_stage.2.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 971.668 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_0.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_0.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.2.0.
Execute       set_default_model fft_stage.2.0 
Execute       bind -model fft_stage.2.0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 971.847 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_0.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_0.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.2.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_0_Pipeline_SKIP_X' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.3.0_Pipeline_SKIP_X 
Execute       schedule -model fft_stage.3.0_Pipeline_SKIP_X 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'SKIP_X'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 972.141 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_0_Pipeline_SKIP_X.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_0_Pipeline_SKIP_X.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.3.0_Pipeline_SKIP_X.
Execute       set_default_model fft_stage.3.0_Pipeline_SKIP_X 
Execute       bind -model fft_stage.3.0_Pipeline_SKIP_X 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 972.603 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_0_Pipeline_SKIP_X.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_0_Pipeline_SKIP_X.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.3.0_Pipeline_SKIP_X.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_0_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.3.0_Pipeline_VITIS_LOOP_40_1 
Execute       schedule -model fft_stage.3.0_Pipeline_VITIS_LOOP_40_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 972.763 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_0_Pipeline_VITIS_LOOP_40_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_0_Pipeline_VITIS_LOOP_40_1.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.3.0_Pipeline_VITIS_LOOP_40_1.
Execute       set_default_model fft_stage.3.0_Pipeline_VITIS_LOOP_40_1 
Execute       bind -model fft_stage.3.0_Pipeline_VITIS_LOOP_40_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 972.890 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_0_Pipeline_VITIS_LOOP_40_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_0_Pipeline_VITIS_LOOP_40_1.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.3.0_Pipeline_VITIS_LOOP_40_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.3.0 
Execute       schedule -model fft_stage.3.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 972.988 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_0.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_0.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.3.0.
Execute       set_default_model fft_stage.3.0 
Execute       bind -model fft_stage.3.0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 973.163 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_0.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_0.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.3.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_0_Pipeline_SKIP_X' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.4.0_Pipeline_SKIP_X 
Execute       schedule -model fft_stage.4.0_Pipeline_SKIP_X 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'SKIP_X'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 973.493 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_0_Pipeline_SKIP_X.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_0_Pipeline_SKIP_X.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.4.0_Pipeline_SKIP_X.
Execute       set_default_model fft_stage.4.0_Pipeline_SKIP_X 
Execute       bind -model fft_stage.4.0_Pipeline_SKIP_X 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 973.927 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_0_Pipeline_SKIP_X.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_0_Pipeline_SKIP_X.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.4.0_Pipeline_SKIP_X.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_0_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.4.0_Pipeline_VITIS_LOOP_40_1 
Execute       schedule -model fft_stage.4.0_Pipeline_VITIS_LOOP_40_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 974.057 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_0_Pipeline_VITIS_LOOP_40_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_0_Pipeline_VITIS_LOOP_40_1.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.4.0_Pipeline_VITIS_LOOP_40_1.
Execute       set_default_model fft_stage.4.0_Pipeline_VITIS_LOOP_40_1 
Execute       bind -model fft_stage.4.0_Pipeline_VITIS_LOOP_40_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 974.214 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_0_Pipeline_VITIS_LOOP_40_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_0_Pipeline_VITIS_LOOP_40_1.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.4.0_Pipeline_VITIS_LOOP_40_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.4.0 
Execute       schedule -model fft_stage.4.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 974.314 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_0.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_0.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.4.0.
Execute       set_default_model fft_stage.4.0 
Execute       bind -model fft_stage.4.0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 974.537 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_0.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_0.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.4.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_0_Pipeline_SKIP_X' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.5.0_Pipeline_SKIP_X 
Execute       schedule -model fft_stage.5.0_Pipeline_SKIP_X 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 18, loop 'SKIP_X'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 974.833 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_0_Pipeline_SKIP_X.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_0_Pipeline_SKIP_X.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.5.0_Pipeline_SKIP_X.
Execute       set_default_model fft_stage.5.0_Pipeline_SKIP_X 
Execute       bind -model fft_stage.5.0_Pipeline_SKIP_X 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 975.266 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_0_Pipeline_SKIP_X.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_0_Pipeline_SKIP_X.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.5.0_Pipeline_SKIP_X.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_0_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.5.0_Pipeline_VITIS_LOOP_40_1 
Execute       schedule -model fft_stage.5.0_Pipeline_VITIS_LOOP_40_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 975.395 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_0_Pipeline_VITIS_LOOP_40_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_0_Pipeline_VITIS_LOOP_40_1.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.5.0_Pipeline_VITIS_LOOP_40_1.
Execute       set_default_model fft_stage.5.0_Pipeline_VITIS_LOOP_40_1 
Execute       bind -model fft_stage.5.0_Pipeline_VITIS_LOOP_40_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 975.537 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_0_Pipeline_VITIS_LOOP_40_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_0_Pipeline_VITIS_LOOP_40_1.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.5.0_Pipeline_VITIS_LOOP_40_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.5.0 
Execute       schedule -model fft_stage.5.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 975.695 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_0.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_0.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.5.0.
Execute       set_default_model fft_stage.5.0 
Execute       bind -model fft_stage.5.0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 975.871 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_0.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_0.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.5.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buf_2_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model buf_2_stream 
Execute       schedule -model buf_2_stream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_80_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 975.960 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/buf_2_stream.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/buf_2_stream.sched.adb -f 
INFO-FLOW: Finish scheduling buf_2_stream.
Execute       set_default_model buf_2_stream 
Execute       bind -model buf_2_stream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 976.081 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/buf_2_stream.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/buf_2_stream.bind.adb -f 
INFO-FLOW: Finish binding buf_2_stream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_139_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_in_loop_VITIS_LOOP_139_1 
Execute       schedule -model dataflow_in_loop_VITIS_LOOP_139_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 976.213 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_139_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_139_1.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_VITIS_LOOP_139_1.
Execute       set_default_model dataflow_in_loop_VITIS_LOOP_139_1 
Execute       bind -model dataflow_in_loop_VITIS_LOOP_139_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 976.429 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_139_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.37 sec.
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_139_1.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_VITIS_LOOP_139_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_parent_loop_proc12 
Execute       schedule -model dataflow_parent_loop_proc12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 976.510 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc12.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc12.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_parent_loop_proc12.
Execute       set_default_model dataflow_parent_loop_proc12 
Execute       bind -model dataflow_parent_loop_proc12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 976.725 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc12.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.36 sec.
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc12.bind.adb -f 
INFO-FLOW: Finish binding dataflow_parent_loop_proc12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FFT_C 
Execute       schedule -model FFT_C 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=n) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 976.833 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/FFT_C.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/FFT_C.sched.adb -f 
INFO-FLOW: Finish scheduling FFT_C.
Execute       set_default_model FFT_C 
Execute       bind -model FFT_C 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 977.040 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/FFT_C.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.36 sec.
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/FFT_C.bind.adb -f 
INFO-FLOW: Finish binding FFT_C.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc 
Execute       schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 977.119 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute       set_default_model entry_proc 
Execute       bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 977.167 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ifmap_gen_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ifmap_gen_y 
Execute       schedule -model ifmap_gen_y 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_400_1_VITIS_LOOP_403_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_400_1_VITIS_LOOP_403_2'
WARNING: [HLS 200-871] Estimated clock period (4.536ns) exceeds the target (target clock period: 5ns, clock uncertainty: 2ns, effective delay budget: 3ns).
WARNING: [HLS 200-1016] The critical path in module 'ifmap_gen_y' consists of the following:	'mul' operation ('bound', src/main.cpp:396) [11]  (2.17 ns)
	'icmp' operation ('icmp_ln1057') [19]  (0.866 ns)
	blocking operation 1.5 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 977.459 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_gen_y.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_gen_y.sched.adb -f 
INFO-FLOW: Finish scheduling ifmap_gen_y.
Execute       set_default_model ifmap_gen_y 
Execute       bind -model ifmap_gen_y 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 977.836 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_gen_y.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_gen_y.bind.adb -f 
INFO-FLOW: Finish binding ifmap_gen_y.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ifmap_vec_write_Pipeline_VITIS_LOOP_419_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ifmap_vec_write_Pipeline_VITIS_LOOP_419_2 
Execute       schedule -model ifmap_vec_write_Pipeline_VITIS_LOOP_419_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_419_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_419_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 978.035 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_vec_write_Pipeline_VITIS_LOOP_419_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_vec_write_Pipeline_VITIS_LOOP_419_2.sched.adb -f 
INFO-FLOW: Finish scheduling ifmap_vec_write_Pipeline_VITIS_LOOP_419_2.
Execute       set_default_model ifmap_vec_write_Pipeline_VITIS_LOOP_419_2 
Execute       bind -model ifmap_vec_write_Pipeline_VITIS_LOOP_419_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 978.337 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_vec_write_Pipeline_VITIS_LOOP_419_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_vec_write_Pipeline_VITIS_LOOP_419_2.bind.adb -f 
INFO-FLOW: Finish binding ifmap_vec_write_Pipeline_VITIS_LOOP_419_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ifmap_vec_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ifmap_vec_write 
Execute       schedule -model ifmap_vec_write 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 978.543 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_vec_write.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_vec_write.sched.adb -f 
INFO-FLOW: Finish scheduling ifmap_vec_write.
Execute       set_default_model ifmap_vec_write 
Execute       bind -model ifmap_vec_write 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 978.801 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_vec_write.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_vec_write.bind.adb -f 
INFO-FLOW: Finish binding ifmap_vec_write.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_471_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_in_loop_VITIS_LOOP_471_3 
Execute       schedule -model dataflow_in_loop_VITIS_LOOP_471_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 978.866 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_471_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_471_3.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_VITIS_LOOP_471_3.
Execute       set_default_model dataflow_in_loop_VITIS_LOOP_471_3 
Execute       bind -model dataflow_in_loop_VITIS_LOOP_471_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 978.994 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_471_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_471_3.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_VITIS_LOOP_471_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_parent_loop_proc10 
Execute       schedule -model dataflow_parent_loop_proc10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 979.094 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc10.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc10.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_parent_loop_proc10.
Execute       set_default_model dataflow_parent_loop_proc10 
Execute       bind -model dataflow_parent_loop_proc10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 979.215 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc10.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc10.bind.adb -f 
INFO-FLOW: Finish binding dataflow_parent_loop_proc10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_parent_loop_proc13 
Execute       schedule -model dataflow_parent_loop_proc13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 979.359 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc13.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc13.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_parent_loop_proc13.
Execute       set_default_model dataflow_parent_loop_proc13 
Execute       bind -model dataflow_parent_loop_proc13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 979.494 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc13.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc13.bind.adb -f 
INFO-FLOW: Finish binding dataflow_parent_loop_proc13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_parent_loop_proc16 
Execute       schedule -model dataflow_parent_loop_proc16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 979.572 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc16.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc16.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_parent_loop_proc16.
Execute       set_default_model dataflow_parent_loop_proc16 
Execute       bind -model dataflow_parent_loop_proc16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 979.743 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc16.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc16.bind.adb -f 
INFO-FLOW: Finish binding dataflow_parent_loop_proc16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mem_patch_Wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mem_patch_Wr 
Execute       schedule -model Mem_patch_Wr 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 979.803 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_patch_Wr.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_patch_Wr.sched.adb -f 
INFO-FLOW: Finish scheduling Mem_patch_Wr.
Execute       set_default_model Mem_patch_Wr 
Execute       bind -model Mem_patch_Wr 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 979.939 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_patch_Wr.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_patch_Wr.bind.adb -f 
INFO-FLOW: Finish binding Mem_patch_Wr.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fwd_fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fwd_fft 
Execute       schedule -model fwd_fft 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO out_c_channel (from entry_proc47_U0 to Mem_patch_Wr_U0) to 7 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 980.171 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.sched.adb -f 
INFO-FLOW: Finish scheduling fwd_fft.
Execute       set_default_model fwd_fft 
Execute       bind -model fwd_fft 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.44 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 980.921 MB.
Execute       syn_report -verbosereport -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.15 sec.
Execute       db_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.bind.adb -f 
INFO-FLOW: Finish binding fwd_fft.
Execute       get_model_list fwd_fft -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess entry_proc47 
Execute       rtl_gen_preprocess Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4 
Execute       rtl_gen_preprocess Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6 
Execute       rtl_gen_preprocess Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9 
Execute       rtl_gen_preprocess Mem_Patch_Gen 
Execute       rtl_gen_preprocess Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5 
Execute       rtl_gen_preprocess Col_Wise_Overlap_Gen 
Execute       rtl_gen_preprocess stream_2_buf17 
Execute       rtl_gen_preprocess fft_stage.0.018_Pipeline_SKIP_X 
Execute       rtl_gen_preprocess fft_stage.0.018_Pipeline_VITIS_LOOP_40_1 
Execute       rtl_gen_preprocess fft_stage.0.018 
Execute       rtl_gen_preprocess fft_stage.1.019_Pipeline_SKIP_X 
Execute       rtl_gen_preprocess fft_stage.1.019_Pipeline_VITIS_LOOP_40_1 
Execute       rtl_gen_preprocess fft_stage.1.019 
Execute       rtl_gen_preprocess fft_stage.2.020_Pipeline_SKIP_X 
Execute       rtl_gen_preprocess fft_stage.2.020_Pipeline_VITIS_LOOP_40_1 
Execute       rtl_gen_preprocess fft_stage.2.020 
Execute       rtl_gen_preprocess fft_stage.3.021_Pipeline_SKIP_X 
Execute       rtl_gen_preprocess fft_stage.3.021_Pipeline_VITIS_LOOP_40_1 
Execute       rtl_gen_preprocess fft_stage.3.021 
Execute       rtl_gen_preprocess fft_stage.4.022_Pipeline_SKIP_X 
Execute       rtl_gen_preprocess fft_stage.4.022_Pipeline_VITIS_LOOP_40_1 
Execute       rtl_gen_preprocess fft_stage.4.022 
Execute       rtl_gen_preprocess fft_stage.5.023_Pipeline_SKIP_X 
Execute       rtl_gen_preprocess fft_stage.5.023_Pipeline_VITIS_LOOP_40_1 
Execute       rtl_gen_preprocess fft_stage.5.023 
Execute       rtl_gen_preprocess buf_2_stream24 
Execute       rtl_gen_preprocess dataflow_in_loop_VITIS_LOOP_91_1 
Execute       rtl_gen_preprocess dataflow_parent_loop_proc11 
Execute       rtl_gen_preprocess FFT_R 
Execute       rtl_gen_preprocess Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5 
Execute       rtl_gen_preprocess Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7 
Execute       rtl_gen_preprocess Row_Wise_Synch 
Execute       rtl_gen_preprocess ifmap_gen_x 
Execute       rtl_gen_preprocess ifmap_cons_y 
Execute       rtl_gen_preprocess dataflow_in_loop_VITIS_LOOP_442_3 
Execute       rtl_gen_preprocess dataflow_parent_loop_proc 
Execute       rtl_gen_preprocess dataflow_parent_loop_proc14 
Execute       rtl_gen_preprocess dataflow_parent_loop_proc15 
Execute       rtl_gen_preprocess Transpose 
Execute       rtl_gen_preprocess stream_2_buf 
Execute       rtl_gen_preprocess fft_stage.0.0_Pipeline_SKIP_X 
Execute       rtl_gen_preprocess fft_stage.0.0_Pipeline_VITIS_LOOP_40_1 
Execute       rtl_gen_preprocess fft_stage.0.0 
Execute       rtl_gen_preprocess fft_stage.1.0_Pipeline_SKIP_X 
Execute       rtl_gen_preprocess fft_stage.1.0_Pipeline_VITIS_LOOP_40_1 
Execute       rtl_gen_preprocess fft_stage.1.0 
Execute       rtl_gen_preprocess fft_stage.2.0_Pipeline_SKIP_X 
Execute       rtl_gen_preprocess fft_stage.2.0_Pipeline_VITIS_LOOP_40_1 
Execute       rtl_gen_preprocess fft_stage.2.0 
Execute       rtl_gen_preprocess fft_stage.3.0_Pipeline_SKIP_X 
Execute       rtl_gen_preprocess fft_stage.3.0_Pipeline_VITIS_LOOP_40_1 
Execute       rtl_gen_preprocess fft_stage.3.0 
Execute       rtl_gen_preprocess fft_stage.4.0_Pipeline_SKIP_X 
Execute       rtl_gen_preprocess fft_stage.4.0_Pipeline_VITIS_LOOP_40_1 
Execute       rtl_gen_preprocess fft_stage.4.0 
Execute       rtl_gen_preprocess fft_stage.5.0_Pipeline_SKIP_X 
Execute       rtl_gen_preprocess fft_stage.5.0_Pipeline_VITIS_LOOP_40_1 
Execute       rtl_gen_preprocess fft_stage.5.0 
Execute       rtl_gen_preprocess buf_2_stream 
Execute       rtl_gen_preprocess dataflow_in_loop_VITIS_LOOP_139_1 
Execute       rtl_gen_preprocess dataflow_parent_loop_proc12 
Execute       rtl_gen_preprocess FFT_C 
Execute       rtl_gen_preprocess entry_proc 
Execute       rtl_gen_preprocess ifmap_gen_y 
Execute       rtl_gen_preprocess ifmap_vec_write_Pipeline_VITIS_LOOP_419_2 
Execute       rtl_gen_preprocess ifmap_vec_write 
Execute       rtl_gen_preprocess dataflow_in_loop_VITIS_LOOP_471_3 
Execute       rtl_gen_preprocess dataflow_parent_loop_proc10 
Execute       rtl_gen_preprocess dataflow_parent_loop_proc13 
Execute       rtl_gen_preprocess dataflow_parent_loop_proc16 
Execute       rtl_gen_preprocess Mem_patch_Wr 
Execute       rtl_gen_preprocess fwd_fft 
INFO-FLOW: Model list for RTL generation: entry_proc47 Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4 Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6 Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9 Mem_Patch_Gen Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5 Col_Wise_Overlap_Gen stream_2_buf17 fft_stage.0.018_Pipeline_SKIP_X fft_stage.0.018_Pipeline_VITIS_LOOP_40_1 fft_stage.0.018 fft_stage.1.019_Pipeline_SKIP_X fft_stage.1.019_Pipeline_VITIS_LOOP_40_1 fft_stage.1.019 fft_stage.2.020_Pipeline_SKIP_X fft_stage.2.020_Pipeline_VITIS_LOOP_40_1 fft_stage.2.020 fft_stage.3.021_Pipeline_SKIP_X fft_stage.3.021_Pipeline_VITIS_LOOP_40_1 fft_stage.3.021 fft_stage.4.022_Pipeline_SKIP_X fft_stage.4.022_Pipeline_VITIS_LOOP_40_1 fft_stage.4.022 fft_stage.5.023_Pipeline_SKIP_X fft_stage.5.023_Pipeline_VITIS_LOOP_40_1 fft_stage.5.023 buf_2_stream24 dataflow_in_loop_VITIS_LOOP_91_1 dataflow_parent_loop_proc11 FFT_R Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5 Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7 Row_Wise_Synch ifmap_gen_x ifmap_cons_y dataflow_in_loop_VITIS_LOOP_442_3 dataflow_parent_loop_proc dataflow_parent_loop_proc14 dataflow_parent_loop_proc15 Transpose stream_2_buf fft_stage.0.0_Pipeline_SKIP_X fft_stage.0.0_Pipeline_VITIS_LOOP_40_1 fft_stage.0.0 fft_stage.1.0_Pipeline_SKIP_X fft_stage.1.0_Pipeline_VITIS_LOOP_40_1 fft_stage.1.0 fft_stage.2.0_Pipeline_SKIP_X fft_stage.2.0_Pipeline_VITIS_LOOP_40_1 fft_stage.2.0 fft_stage.3.0_Pipeline_SKIP_X fft_stage.3.0_Pipeline_VITIS_LOOP_40_1 fft_stage.3.0 fft_stage.4.0_Pipeline_SKIP_X fft_stage.4.0_Pipeline_VITIS_LOOP_40_1 fft_stage.4.0 fft_stage.5.0_Pipeline_SKIP_X fft_stage.5.0_Pipeline_VITIS_LOOP_40_1 fft_stage.5.0 buf_2_stream dataflow_in_loop_VITIS_LOOP_139_1 dataflow_parent_loop_proc12 FFT_C entry_proc ifmap_gen_y ifmap_vec_write_Pipeline_VITIS_LOOP_419_2 ifmap_vec_write dataflow_in_loop_VITIS_LOOP_471_3 dataflow_parent_loop_proc10 dataflow_parent_loop_proc13 dataflow_parent_loop_proc16 Mem_patch_Wr fwd_fft
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model entry_proc47 -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/entry_proc47.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc47'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0 seconds. Elapsed time: 1.2 seconds; current allocated memory: 981.193 MB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc47 -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_entry_proc47 
Execute       gen_rtl entry_proc47 -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_entry_proc47 
Execute       syn_report -csynth -model entry_proc47 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/entry_proc47_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model entry_proc47 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/entry_proc47_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model entry_proc47 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/entry_proc47.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model entry_proc47 -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/entry_proc47.adb 
Execute       db_write -model entry_proc47 -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc47 -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/entry_proc47 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4 -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4' pipeline 'VITIS_LOOP_210_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 981.910 MB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4 -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4 
Execute       gen_rtl Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4 -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4 
Execute       syn_report -csynth -model Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4 -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4.adb 
Execute       db_write -model Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4 -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4 -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6 -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6' pipeline 'VITIS_LOOP_220_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 983.088 MB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6 -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6 
Execute       gen_rtl Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6 -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6 
Execute       syn_report -csynth -model Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6 -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6.adb 
Execute       db_write -model Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6 -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6 -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9 -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9' pipeline 'VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 984.642 MB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9 -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9 
Execute       gen_rtl Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9 -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9 
Execute       syn_report -csynth -model Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       db_write -model Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9 -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9.adb 
Execute       db_write -model Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9 -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9 -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mem_Patch_Gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Mem_Patch_Gen -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_Patch_Gen.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_8ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_8ns_16ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mem_Patch_Gen'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 988.255 MB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mem_Patch_Gen -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_Mem_Patch_Gen 
Execute       gen_rtl Mem_Patch_Gen -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_Mem_Patch_Gen 
Execute       syn_report -csynth -model Mem_Patch_Gen -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/Mem_Patch_Gen_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Mem_Patch_Gen -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/Mem_Patch_Gen_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Mem_Patch_Gen -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_Patch_Gen.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.19 sec.
Execute       db_write -model Mem_Patch_Gen -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_Patch_Gen.adb 
Execute       db_write -model Mem_Patch_Gen -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Mem_Patch_Gen -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_Patch_Gen 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5 -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5' pipeline 'VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 991.458 MB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5 -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5 
Execute       gen_rtl Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5 -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5 
Execute       syn_report -csynth -model Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -model Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5 -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5.adb 
Execute       db_write -model Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5 -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5 -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Col_Wise_Overlap_Gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Col_Wise_Overlap_Gen -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Col_Wise_Overlap_Gen.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_32ns_48_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_8ns_16ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_8ns_24ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Col_Wise_Overlap_Gen'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 994.105 MB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl Col_Wise_Overlap_Gen -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_Col_Wise_Overlap_Gen 
Execute       gen_rtl Col_Wise_Overlap_Gen -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_Col_Wise_Overlap_Gen 
Execute       syn_report -csynth -model Col_Wise_Overlap_Gen -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/Col_Wise_Overlap_Gen_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Col_Wise_Overlap_Gen -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/Col_Wise_Overlap_Gen_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Col_Wise_Overlap_Gen -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Col_Wise_Overlap_Gen.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       db_write -model Col_Wise_Overlap_Gen -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Col_Wise_Overlap_Gen.adb 
Execute       db_write -model Col_Wise_Overlap_Gen -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Col_Wise_Overlap_Gen -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Col_Wise_Overlap_Gen 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_2_buf17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model stream_2_buf17 -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/stream_2_buf17.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stream_2_buf17' pipeline 'VITIS_LOOP_70_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_2_buf17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 995.409 MB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl stream_2_buf17 -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_stream_2_buf17 
Execute       gen_rtl stream_2_buf17 -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_stream_2_buf17 
Execute       syn_report -csynth -model stream_2_buf17 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/stream_2_buf17_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model stream_2_buf17 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/stream_2_buf17_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model stream_2_buf17 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/stream_2_buf17.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model stream_2_buf17 -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/stream_2_buf17.adb 
Execute       db_write -model stream_2_buf17 -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info stream_2_buf17 -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/stream_2_buf17 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_0_018_Pipeline_SKIP_X' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_stage.0.018_Pipeline_SKIP_X -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_018_Pipeline_SKIP_X.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_0_018_Pipeline_SKIP_X' pipeline 'SKIP_X' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_0_018_Pipeline_SKIP_X'.
Command       create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 997.011 MB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.0.018_Pipeline_SKIP_X -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_fft_stage_0_018_Pipeline_SKIP_X 
Execute       gen_rtl fft_stage.0.018_Pipeline_SKIP_X -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_fft_stage_0_018_Pipeline_SKIP_X 
Execute       syn_report -csynth -model fft_stage.0.018_Pipeline_SKIP_X -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_0_018_Pipeline_SKIP_X_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_stage.0.018_Pipeline_SKIP_X -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_0_018_Pipeline_SKIP_X_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_stage.0.018_Pipeline_SKIP_X -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_018_Pipeline_SKIP_X.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model fft_stage.0.018_Pipeline_SKIP_X -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_018_Pipeline_SKIP_X.adb 
Execute       db_write -model fft_stage.0.018_Pipeline_SKIP_X -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.0.018_Pipeline_SKIP_X -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_018_Pipeline_SKIP_X 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_0_018_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_stage.0.018_Pipeline_VITIS_LOOP_40_1 -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_018_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_0_018_Pipeline_VITIS_LOOP_40_1' pipeline 'VITIS_LOOP_40_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_0_018_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 998.587 MB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.0.018_Pipeline_VITIS_LOOP_40_1 -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_fft_stage_0_018_Pipeline_VITIS_LOOP_40_1 
Execute       gen_rtl fft_stage.0.018_Pipeline_VITIS_LOOP_40_1 -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_fft_stage_0_018_Pipeline_VITIS_LOOP_40_1 
Execute       syn_report -csynth -model fft_stage.0.018_Pipeline_VITIS_LOOP_40_1 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_0_018_Pipeline_VITIS_LOOP_40_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_stage.0.018_Pipeline_VITIS_LOOP_40_1 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_0_018_Pipeline_VITIS_LOOP_40_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_stage.0.018_Pipeline_VITIS_LOOP_40_1 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_018_Pipeline_VITIS_LOOP_40_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model fft_stage.0.018_Pipeline_VITIS_LOOP_40_1 -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_018_Pipeline_VITIS_LOOP_40_1.adb 
Execute       db_write -model fft_stage.0.018_Pipeline_VITIS_LOOP_40_1 -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.0.018_Pipeline_VITIS_LOOP_40_1 -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_018_Pipeline_VITIS_LOOP_40_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_0_018' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_stage.0.018 -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_018.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_0_018'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 999.669 MB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.0.018 -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_fft_stage_0_018 
Execute       gen_rtl fft_stage.0.018 -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_fft_stage_0_018 
Execute       syn_report -csynth -model fft_stage.0.018 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_0_018_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_stage.0.018 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_0_018_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_stage.0.018 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_018.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model fft_stage.0.018 -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_018.adb 
Execute       db_write -model fft_stage.0.018 -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.0.018 -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_018 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1_019_Pipeline_SKIP_X' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_stage.1.019_Pipeline_SKIP_X -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_019_Pipeline_SKIP_X.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_1_019_Pipeline_SKIP_X' pipeline 'SKIP_X' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1_019_Pipeline_SKIP_X'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1001.344 MB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.1.019_Pipeline_SKIP_X -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_fft_stage_1_019_Pipeline_SKIP_X 
Execute       gen_rtl fft_stage.1.019_Pipeline_SKIP_X -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_fft_stage_1_019_Pipeline_SKIP_X 
Execute       syn_report -csynth -model fft_stage.1.019_Pipeline_SKIP_X -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_1_019_Pipeline_SKIP_X_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_stage.1.019_Pipeline_SKIP_X -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_1_019_Pipeline_SKIP_X_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_stage.1.019_Pipeline_SKIP_X -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_019_Pipeline_SKIP_X.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -model fft_stage.1.019_Pipeline_SKIP_X -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_019_Pipeline_SKIP_X.adb 
Execute       db_write -model fft_stage.1.019_Pipeline_SKIP_X -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.1.019_Pipeline_SKIP_X -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_019_Pipeline_SKIP_X 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1_019_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_stage.1.019_Pipeline_VITIS_LOOP_40_1 -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_019_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_1_019_Pipeline_VITIS_LOOP_40_1' pipeline 'VITIS_LOOP_40_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1_019_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1003.256 MB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.1.019_Pipeline_VITIS_LOOP_40_1 -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_fft_stage_1_019_Pipeline_VITIS_LOOP_40_1 
Execute       gen_rtl fft_stage.1.019_Pipeline_VITIS_LOOP_40_1 -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_fft_stage_1_019_Pipeline_VITIS_LOOP_40_1 
Execute       syn_report -csynth -model fft_stage.1.019_Pipeline_VITIS_LOOP_40_1 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_1_019_Pipeline_VITIS_LOOP_40_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_stage.1.019_Pipeline_VITIS_LOOP_40_1 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_1_019_Pipeline_VITIS_LOOP_40_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_stage.1.019_Pipeline_VITIS_LOOP_40_1 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_019_Pipeline_VITIS_LOOP_40_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model fft_stage.1.019_Pipeline_VITIS_LOOP_40_1 -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_019_Pipeline_VITIS_LOOP_40_1.adb 
Execute       db_write -model fft_stage.1.019_Pipeline_VITIS_LOOP_40_1 -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.1.019_Pipeline_VITIS_LOOP_40_1 -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_019_Pipeline_VITIS_LOOP_40_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1_019' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_stage.1.019 -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_019.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1_019'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1004.297 MB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.1.019 -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_fft_stage_1_019 
Execute       gen_rtl fft_stage.1.019 -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_fft_stage_1_019 
Execute       syn_report -csynth -model fft_stage.1.019 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_1_019_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_stage.1.019 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_1_019_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_stage.1.019 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_019.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model fft_stage.1.019 -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_019.adb 
Execute       db_write -model fft_stage.1.019 -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.1.019 -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_019 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_020_Pipeline_SKIP_X' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_stage.2.020_Pipeline_SKIP_X -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_020_Pipeline_SKIP_X.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2_020_Pipeline_SKIP_X' pipeline 'SKIP_X' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_020_Pipeline_SKIP_X'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1005.885 MB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.2.020_Pipeline_SKIP_X -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_fft_stage_2_020_Pipeline_SKIP_X 
Execute       gen_rtl fft_stage.2.020_Pipeline_SKIP_X -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_fft_stage_2_020_Pipeline_SKIP_X 
Execute       syn_report -csynth -model fft_stage.2.020_Pipeline_SKIP_X -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_2_020_Pipeline_SKIP_X_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_stage.2.020_Pipeline_SKIP_X -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_2_020_Pipeline_SKIP_X_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_stage.2.020_Pipeline_SKIP_X -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_020_Pipeline_SKIP_X.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -model fft_stage.2.020_Pipeline_SKIP_X -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_020_Pipeline_SKIP_X.adb 
Execute       db_write -model fft_stage.2.020_Pipeline_SKIP_X -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.2.020_Pipeline_SKIP_X -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_020_Pipeline_SKIP_X 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_020_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_stage.2.020_Pipeline_VITIS_LOOP_40_1 -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_020_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2_020_Pipeline_VITIS_LOOP_40_1' pipeline 'VITIS_LOOP_40_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_020_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1007.830 MB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.2.020_Pipeline_VITIS_LOOP_40_1 -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_fft_stage_2_020_Pipeline_VITIS_LOOP_40_1 
Execute       gen_rtl fft_stage.2.020_Pipeline_VITIS_LOOP_40_1 -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_fft_stage_2_020_Pipeline_VITIS_LOOP_40_1 
Execute       syn_report -csynth -model fft_stage.2.020_Pipeline_VITIS_LOOP_40_1 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_2_020_Pipeline_VITIS_LOOP_40_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_stage.2.020_Pipeline_VITIS_LOOP_40_1 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_2_020_Pipeline_VITIS_LOOP_40_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_stage.2.020_Pipeline_VITIS_LOOP_40_1 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_020_Pipeline_VITIS_LOOP_40_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model fft_stage.2.020_Pipeline_VITIS_LOOP_40_1 -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_020_Pipeline_VITIS_LOOP_40_1.adb 
Execute       db_write -model fft_stage.2.020_Pipeline_VITIS_LOOP_40_1 -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.2.020_Pipeline_VITIS_LOOP_40_1 -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_020_Pipeline_VITIS_LOOP_40_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_020' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_stage.2.020 -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_020.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_020'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1008.873 MB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.2.020 -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_fft_stage_2_020 
Execute       gen_rtl fft_stage.2.020 -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_fft_stage_2_020 
Execute       syn_report -csynth -model fft_stage.2.020 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_2_020_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_stage.2.020 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_2_020_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_stage.2.020 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_020.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model fft_stage.2.020 -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_020.adb 
Execute       db_write -model fft_stage.2.020 -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.2.020 -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_020 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_021_Pipeline_SKIP_X' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_stage.3.021_Pipeline_SKIP_X -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_021_Pipeline_SKIP_X.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3_021_Pipeline_SKIP_X' pipeline 'SKIP_X' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_021_Pipeline_SKIP_X'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1010.459 MB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.3.021_Pipeline_SKIP_X -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_fft_stage_3_021_Pipeline_SKIP_X 
Execute       gen_rtl fft_stage.3.021_Pipeline_SKIP_X -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_fft_stage_3_021_Pipeline_SKIP_X 
Execute       syn_report -csynth -model fft_stage.3.021_Pipeline_SKIP_X -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_3_021_Pipeline_SKIP_X_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_stage.3.021_Pipeline_SKIP_X -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_3_021_Pipeline_SKIP_X_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_stage.3.021_Pipeline_SKIP_X -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_021_Pipeline_SKIP_X.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -model fft_stage.3.021_Pipeline_SKIP_X -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_021_Pipeline_SKIP_X.adb 
Execute       db_write -model fft_stage.3.021_Pipeline_SKIP_X -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.3.021_Pipeline_SKIP_X -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_021_Pipeline_SKIP_X 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_021_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_stage.3.021_Pipeline_VITIS_LOOP_40_1 -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_021_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3_021_Pipeline_VITIS_LOOP_40_1' pipeline 'VITIS_LOOP_40_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_021_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1012.391 MB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.3.021_Pipeline_VITIS_LOOP_40_1 -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_fft_stage_3_021_Pipeline_VITIS_LOOP_40_1 
Execute       gen_rtl fft_stage.3.021_Pipeline_VITIS_LOOP_40_1 -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_fft_stage_3_021_Pipeline_VITIS_LOOP_40_1 
Execute       syn_report -csynth -model fft_stage.3.021_Pipeline_VITIS_LOOP_40_1 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_3_021_Pipeline_VITIS_LOOP_40_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_stage.3.021_Pipeline_VITIS_LOOP_40_1 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_3_021_Pipeline_VITIS_LOOP_40_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_stage.3.021_Pipeline_VITIS_LOOP_40_1 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_021_Pipeline_VITIS_LOOP_40_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model fft_stage.3.021_Pipeline_VITIS_LOOP_40_1 -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_021_Pipeline_VITIS_LOOP_40_1.adb 
Execute       db_write -model fft_stage.3.021_Pipeline_VITIS_LOOP_40_1 -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.3.021_Pipeline_VITIS_LOOP_40_1 -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_021_Pipeline_VITIS_LOOP_40_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_021' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_stage.3.021 -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_021.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_021'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1013.450 MB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.3.021 -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_fft_stage_3_021 
Execute       gen_rtl fft_stage.3.021 -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_fft_stage_3_021 
Execute       syn_report -csynth -model fft_stage.3.021 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_3_021_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_stage.3.021 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_3_021_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_stage.3.021 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_021.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model fft_stage.3.021 -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_021.adb 
Execute       db_write -model fft_stage.3.021 -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.3.021 -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_021 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_022_Pipeline_SKIP_X' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_stage.4.022_Pipeline_SKIP_X -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_022_Pipeline_SKIP_X.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4_022_Pipeline_SKIP_X' pipeline 'SKIP_X' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_022_Pipeline_SKIP_X'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1015.008 MB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.4.022_Pipeline_SKIP_X -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_fft_stage_4_022_Pipeline_SKIP_X 
Execute       gen_rtl fft_stage.4.022_Pipeline_SKIP_X -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_fft_stage_4_022_Pipeline_SKIP_X 
Execute       syn_report -csynth -model fft_stage.4.022_Pipeline_SKIP_X -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_4_022_Pipeline_SKIP_X_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_stage.4.022_Pipeline_SKIP_X -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_4_022_Pipeline_SKIP_X_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_stage.4.022_Pipeline_SKIP_X -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_022_Pipeline_SKIP_X.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -model fft_stage.4.022_Pipeline_SKIP_X -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_022_Pipeline_SKIP_X.adb 
Execute       db_write -model fft_stage.4.022_Pipeline_SKIP_X -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.4.022_Pipeline_SKIP_X -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_022_Pipeline_SKIP_X 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_022_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_stage.4.022_Pipeline_VITIS_LOOP_40_1 -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_022_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4_022_Pipeline_VITIS_LOOP_40_1' pipeline 'VITIS_LOOP_40_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_022_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1016.912 MB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.4.022_Pipeline_VITIS_LOOP_40_1 -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_fft_stage_4_022_Pipeline_VITIS_LOOP_40_1 
Execute       gen_rtl fft_stage.4.022_Pipeline_VITIS_LOOP_40_1 -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_fft_stage_4_022_Pipeline_VITIS_LOOP_40_1 
Execute       syn_report -csynth -model fft_stage.4.022_Pipeline_VITIS_LOOP_40_1 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_4_022_Pipeline_VITIS_LOOP_40_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_stage.4.022_Pipeline_VITIS_LOOP_40_1 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_4_022_Pipeline_VITIS_LOOP_40_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_stage.4.022_Pipeline_VITIS_LOOP_40_1 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_022_Pipeline_VITIS_LOOP_40_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model fft_stage.4.022_Pipeline_VITIS_LOOP_40_1 -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_022_Pipeline_VITIS_LOOP_40_1.adb 
Execute       db_write -model fft_stage.4.022_Pipeline_VITIS_LOOP_40_1 -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.4.022_Pipeline_VITIS_LOOP_40_1 -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_022_Pipeline_VITIS_LOOP_40_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_022' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_stage.4.022 -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_022.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_022'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1018.018 MB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.4.022 -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_fft_stage_4_022 
Execute       gen_rtl fft_stage.4.022 -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_fft_stage_4_022 
Execute       syn_report -csynth -model fft_stage.4.022 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_4_022_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_stage.4.022 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_4_022_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_stage.4.022 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_022.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model fft_stage.4.022 -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_022.adb 
Execute       db_write -model fft_stage.4.022 -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.4.022 -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_022 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_023_Pipeline_SKIP_X' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_stage.5.023_Pipeline_SKIP_X -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_023_Pipeline_SKIP_X.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5_023_Pipeline_SKIP_X' pipeline 'SKIP_X' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_023_Pipeline_SKIP_X'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1019.537 MB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.5.023_Pipeline_SKIP_X -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_fft_stage_5_023_Pipeline_SKIP_X 
Execute       gen_rtl fft_stage.5.023_Pipeline_SKIP_X -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_fft_stage_5_023_Pipeline_SKIP_X 
Execute       syn_report -csynth -model fft_stage.5.023_Pipeline_SKIP_X -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_5_023_Pipeline_SKIP_X_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_stage.5.023_Pipeline_SKIP_X -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_5_023_Pipeline_SKIP_X_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_stage.5.023_Pipeline_SKIP_X -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_023_Pipeline_SKIP_X.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -model fft_stage.5.023_Pipeline_SKIP_X -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_023_Pipeline_SKIP_X.adb 
Execute       db_write -model fft_stage.5.023_Pipeline_SKIP_X -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.5.023_Pipeline_SKIP_X -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_023_Pipeline_SKIP_X 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_023_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_stage.5.023_Pipeline_VITIS_LOOP_40_1 -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_023_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5_023_Pipeline_VITIS_LOOP_40_1' pipeline 'VITIS_LOOP_40_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_023_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1021.484 MB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.5.023_Pipeline_VITIS_LOOP_40_1 -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_fft_stage_5_023_Pipeline_VITIS_LOOP_40_1 
Execute       gen_rtl fft_stage.5.023_Pipeline_VITIS_LOOP_40_1 -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_fft_stage_5_023_Pipeline_VITIS_LOOP_40_1 
Execute       syn_report -csynth -model fft_stage.5.023_Pipeline_VITIS_LOOP_40_1 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_5_023_Pipeline_VITIS_LOOP_40_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_stage.5.023_Pipeline_VITIS_LOOP_40_1 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_5_023_Pipeline_VITIS_LOOP_40_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_stage.5.023_Pipeline_VITIS_LOOP_40_1 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_023_Pipeline_VITIS_LOOP_40_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model fft_stage.5.023_Pipeline_VITIS_LOOP_40_1 -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_023_Pipeline_VITIS_LOOP_40_1.adb 
Execute       db_write -model fft_stage.5.023_Pipeline_VITIS_LOOP_40_1 -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.5.023_Pipeline_VITIS_LOOP_40_1 -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_023_Pipeline_VITIS_LOOP_40_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_023' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_stage.5.023 -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_023.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_023'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1022.555 MB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.5.023 -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_fft_stage_5_023 
Execute       gen_rtl fft_stage.5.023 -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_fft_stage_5_023 
Execute       syn_report -csynth -model fft_stage.5.023 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_5_023_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_stage.5.023 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_5_023_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_stage.5.023 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_023.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model fft_stage.5.023 -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_023.adb 
Execute       db_write -model fft_stage.5.023 -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.5.023 -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_023 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buf_2_stream24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model buf_2_stream24 -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/buf_2_stream24.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'buf_2_stream24' pipeline 'VITIS_LOOP_80_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'buf_2_stream24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1023.349 MB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl buf_2_stream24 -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_buf_2_stream24 
Execute       gen_rtl buf_2_stream24 -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_buf_2_stream24 
Execute       syn_report -csynth -model buf_2_stream24 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/buf_2_stream24_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model buf_2_stream24 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/buf_2_stream24_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model buf_2_stream24 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/buf_2_stream24.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model buf_2_stream24 -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/buf_2_stream24.adb 
Execute       db_write -model buf_2_stream24 -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info buf_2_stream24 -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/buf_2_stream24 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_91_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dataflow_in_loop_VITIS_LOOP_91_1 -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_91_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_91_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.001 GB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_in_loop_VITIS_LOOP_91_1 -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1 
Execute       gen_rtl dataflow_in_loop_VITIS_LOOP_91_1 -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1 
Execute       syn_report -csynth -model dataflow_in_loop_VITIS_LOOP_91_1 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/dataflow_in_loop_VITIS_LOOP_91_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dataflow_in_loop_VITIS_LOOP_91_1 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/dataflow_in_loop_VITIS_LOOP_91_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dataflow_in_loop_VITIS_LOOP_91_1 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_91_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.42 sec.
Execute       db_write -model dataflow_in_loop_VITIS_LOOP_91_1 -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_91_1.adb 
Execute       db_write -model dataflow_in_loop_VITIS_LOOP_91_1 -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dataflow_in_loop_VITIS_LOOP_91_1 -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_91_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dataflow_parent_loop_proc11 -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc11.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.003 GB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_parent_loop_proc11 -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_dataflow_parent_loop_proc11 
Execute       gen_rtl dataflow_parent_loop_proc11 -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_dataflow_parent_loop_proc11 
Execute       syn_report -csynth -model dataflow_parent_loop_proc11 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/dataflow_parent_loop_proc11_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dataflow_parent_loop_proc11 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/dataflow_parent_loop_proc11_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dataflow_parent_loop_proc11 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc11.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.38 sec.
Execute       db_write -model dataflow_parent_loop_proc11 -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc11.adb 
Execute       db_write -model dataflow_parent_loop_proc11 -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dataflow_parent_loop_proc11 -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model FFT_R -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/FFT_R.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_8ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_R'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.004 GB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl FFT_R -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_FFT_R 
Execute       gen_rtl FFT_R -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_FFT_R 
Execute       syn_report -csynth -model FFT_R -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/FFT_R_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model FFT_R -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/FFT_R_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model FFT_R -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/FFT_R.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.4 sec.
Execute       db_write -model FFT_R -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/FFT_R.adb 
Execute       db_write -model FFT_R -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info FFT_R -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/FFT_R 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5 -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5' pipeline 'VITIS_LOOP_328_4_VITIS_LOOP_331_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.005 GB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5 -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5 
Execute       gen_rtl Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5 -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5 
Execute       syn_report -csynth -model Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5 -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5.adb 
Execute       db_write -model Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5 -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5 -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7 -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7' pipeline 'VITIS_LOOP_340_6_VITIS_LOOP_343_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.006 GB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7 -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7 
Execute       gen_rtl Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7 -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7 
Execute       syn_report -csynth -model Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7 -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7.adb 
Execute       db_write -model Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7 -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7 -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Row_Wise_Synch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Row_Wise_Synch -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Row_Wise_Synch.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_8ns_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Row_Wise_Synch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.008 GB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl Row_Wise_Synch -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_Row_Wise_Synch 
Execute       gen_rtl Row_Wise_Synch -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_Row_Wise_Synch 
Execute       syn_report -csynth -model Row_Wise_Synch -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/Row_Wise_Synch_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Row_Wise_Synch -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/Row_Wise_Synch_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Row_Wise_Synch -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Row_Wise_Synch.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -model Row_Wise_Synch -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Row_Wise_Synch.adb 
Execute       db_write -model Row_Wise_Synch -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Row_Wise_Synch -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Row_Wise_Synch 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ifmap_gen_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ifmap_gen_x -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_gen_x.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ifmap_gen_x' pipeline 'VITIS_LOOP_370_1_VITIS_LOOP_373_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ifmap_gen_x'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.010 GB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl ifmap_gen_x -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_ifmap_gen_x 
Execute       gen_rtl ifmap_gen_x -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_ifmap_gen_x 
Execute       syn_report -csynth -model ifmap_gen_x -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/ifmap_gen_x_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ifmap_gen_x -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/ifmap_gen_x_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ifmap_gen_x -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_gen_x.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ifmap_gen_x -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_gen_x.adb 
Execute       db_write -model ifmap_gen_x -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ifmap_gen_x -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_gen_x 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ifmap_cons_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ifmap_cons_y -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_cons_y.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ifmap_cons_y' pipeline 'VITIS_LOOP_385_1_VITIS_LOOP_388_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ifmap_cons_y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.011 GB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl ifmap_cons_y -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_ifmap_cons_y 
Execute       gen_rtl ifmap_cons_y -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_ifmap_cons_y 
Execute       syn_report -csynth -model ifmap_cons_y -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/ifmap_cons_y_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ifmap_cons_y -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/ifmap_cons_y_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ifmap_cons_y -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_cons_y.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ifmap_cons_y -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_cons_y.adb 
Execute       db_write -model ifmap_cons_y -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ifmap_cons_y -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_cons_y 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_442_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dataflow_in_loop_VITIS_LOOP_442_3 -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_442_3.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_442_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.012 GB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_in_loop_VITIS_LOOP_442_3 -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_dataflow_in_loop_VITIS_LOOP_442_3 
Execute       gen_rtl dataflow_in_loop_VITIS_LOOP_442_3 -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_dataflow_in_loop_VITIS_LOOP_442_3 
Execute       syn_report -csynth -model dataflow_in_loop_VITIS_LOOP_442_3 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/dataflow_in_loop_VITIS_LOOP_442_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dataflow_in_loop_VITIS_LOOP_442_3 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/dataflow_in_loop_VITIS_LOOP_442_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dataflow_in_loop_VITIS_LOOP_442_3 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_442_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dataflow_in_loop_VITIS_LOOP_442_3 -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_442_3.adb 
Execute       db_write -model dataflow_in_loop_VITIS_LOOP_442_3 -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dataflow_in_loop_VITIS_LOOP_442_3 -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_442_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dataflow_parent_loop_proc -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.013 GB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_parent_loop_proc -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_dataflow_parent_loop_proc 
Execute       gen_rtl dataflow_parent_loop_proc -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_dataflow_parent_loop_proc 
Execute       syn_report -csynth -model dataflow_parent_loop_proc -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/dataflow_parent_loop_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dataflow_parent_loop_proc -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/dataflow_parent_loop_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dataflow_parent_loop_proc -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dataflow_parent_loop_proc -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc.adb 
Execute       db_write -model dataflow_parent_loop_proc -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dataflow_parent_loop_proc -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dataflow_parent_loop_proc14 -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc14.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.014 GB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_parent_loop_proc14 -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_dataflow_parent_loop_proc14 
Execute       gen_rtl dataflow_parent_loop_proc14 -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_dataflow_parent_loop_proc14 
Execute       syn_report -csynth -model dataflow_parent_loop_proc14 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/dataflow_parent_loop_proc14_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dataflow_parent_loop_proc14 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/dataflow_parent_loop_proc14_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dataflow_parent_loop_proc14 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc14.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dataflow_parent_loop_proc14 -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc14.adb 
Execute       db_write -model dataflow_parent_loop_proc14 -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dataflow_parent_loop_proc14 -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dataflow_parent_loop_proc15 -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc15.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.014 GB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_parent_loop_proc15 -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_dataflow_parent_loop_proc15 
Execute       gen_rtl dataflow_parent_loop_proc15 -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_dataflow_parent_loop_proc15 
Execute       syn_report -csynth -model dataflow_parent_loop_proc15 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/dataflow_parent_loop_proc15_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dataflow_parent_loop_proc15 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/dataflow_parent_loop_proc15_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dataflow_parent_loop_proc15 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc15.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dataflow_parent_loop_proc15 -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc15.adb 
Execute       db_write -model dataflow_parent_loop_proc15 -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dataflow_parent_loop_proc15 -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Transpose' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Transpose -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Transpose.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Transpose'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.015 GB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl Transpose -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_Transpose 
Execute       gen_rtl Transpose -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_Transpose 
Execute       syn_report -csynth -model Transpose -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/Transpose_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Transpose -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/Transpose_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Transpose -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Transpose.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Transpose -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Transpose.adb 
Execute       db_write -model Transpose -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Transpose -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Transpose 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_2_buf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model stream_2_buf -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/stream_2_buf.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stream_2_buf' pipeline 'VITIS_LOOP_70_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_2_buf'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.016 GB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl stream_2_buf -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_stream_2_buf 
Execute       gen_rtl stream_2_buf -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_stream_2_buf 
Execute       syn_report -csynth -model stream_2_buf -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/stream_2_buf_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model stream_2_buf -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/stream_2_buf_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model stream_2_buf -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/stream_2_buf.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model stream_2_buf -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/stream_2_buf.adb 
Execute       db_write -model stream_2_buf -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info stream_2_buf -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/stream_2_buf 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_0_0_Pipeline_SKIP_X' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_stage.0.0_Pipeline_SKIP_X -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_0_Pipeline_SKIP_X.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_0_0_Pipeline_SKIP_X' pipeline 'SKIP_X' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_0_0_Pipeline_SKIP_X'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.017 GB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.0.0_Pipeline_SKIP_X -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_fft_stage_0_0_Pipeline_SKIP_X 
Execute       gen_rtl fft_stage.0.0_Pipeline_SKIP_X -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_fft_stage_0_0_Pipeline_SKIP_X 
Execute       syn_report -csynth -model fft_stage.0.0_Pipeline_SKIP_X -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_0_0_Pipeline_SKIP_X_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_stage.0.0_Pipeline_SKIP_X -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_0_0_Pipeline_SKIP_X_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_stage.0.0_Pipeline_SKIP_X -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_0_Pipeline_SKIP_X.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model fft_stage.0.0_Pipeline_SKIP_X -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_0_Pipeline_SKIP_X.adb 
Execute       db_write -model fft_stage.0.0_Pipeline_SKIP_X -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.0.0_Pipeline_SKIP_X -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_0_Pipeline_SKIP_X 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_0_0_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_stage.0.0_Pipeline_VITIS_LOOP_40_1 -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_0_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_0_0_Pipeline_VITIS_LOOP_40_1' pipeline 'VITIS_LOOP_40_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_0_0_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.019 GB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.0.0_Pipeline_VITIS_LOOP_40_1 -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_fft_stage_0_0_Pipeline_VITIS_LOOP_40_1 
Execute       gen_rtl fft_stage.0.0_Pipeline_VITIS_LOOP_40_1 -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_fft_stage_0_0_Pipeline_VITIS_LOOP_40_1 
Execute       syn_report -csynth -model fft_stage.0.0_Pipeline_VITIS_LOOP_40_1 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_0_0_Pipeline_VITIS_LOOP_40_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_stage.0.0_Pipeline_VITIS_LOOP_40_1 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_0_0_Pipeline_VITIS_LOOP_40_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_stage.0.0_Pipeline_VITIS_LOOP_40_1 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_0_Pipeline_VITIS_LOOP_40_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model fft_stage.0.0_Pipeline_VITIS_LOOP_40_1 -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_0_Pipeline_VITIS_LOOP_40_1.adb 
Execute       db_write -model fft_stage.0.0_Pipeline_VITIS_LOOP_40_1 -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.0.0_Pipeline_VITIS_LOOP_40_1 -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_0_Pipeline_VITIS_LOOP_40_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_stage.0.0 -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_0_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.020 GB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.0.0 -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_fft_stage_0_0 
Execute       gen_rtl fft_stage.0.0 -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_fft_stage_0_0 
Execute       syn_report -csynth -model fft_stage.0.0 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_0_0_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_stage.0.0 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_0_0_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_stage.0.0 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_0.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model fft_stage.0.0 -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_0.adb 
Execute       db_write -model fft_stage.0.0 -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.0.0 -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1_0_Pipeline_SKIP_X' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_stage.1.0_Pipeline_SKIP_X -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_0_Pipeline_SKIP_X.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_1_0_Pipeline_SKIP_X' pipeline 'SKIP_X' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1_0_Pipeline_SKIP_X'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.022 GB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.1.0_Pipeline_SKIP_X -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_fft_stage_1_0_Pipeline_SKIP_X 
Execute       gen_rtl fft_stage.1.0_Pipeline_SKIP_X -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_fft_stage_1_0_Pipeline_SKIP_X 
Execute       syn_report -csynth -model fft_stage.1.0_Pipeline_SKIP_X -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_1_0_Pipeline_SKIP_X_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_stage.1.0_Pipeline_SKIP_X -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_1_0_Pipeline_SKIP_X_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_stage.1.0_Pipeline_SKIP_X -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_0_Pipeline_SKIP_X.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -model fft_stage.1.0_Pipeline_SKIP_X -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_0_Pipeline_SKIP_X.adb 
Execute       db_write -model fft_stage.1.0_Pipeline_SKIP_X -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.1.0_Pipeline_SKIP_X -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_0_Pipeline_SKIP_X 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1_0_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_stage.1.0_Pipeline_VITIS_LOOP_40_1 -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_0_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_1_0_Pipeline_VITIS_LOOP_40_1' pipeline 'VITIS_LOOP_40_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1_0_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.024 GB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.1.0_Pipeline_VITIS_LOOP_40_1 -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_fft_stage_1_0_Pipeline_VITIS_LOOP_40_1 
Execute       gen_rtl fft_stage.1.0_Pipeline_VITIS_LOOP_40_1 -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_fft_stage_1_0_Pipeline_VITIS_LOOP_40_1 
Execute       syn_report -csynth -model fft_stage.1.0_Pipeline_VITIS_LOOP_40_1 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_1_0_Pipeline_VITIS_LOOP_40_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_stage.1.0_Pipeline_VITIS_LOOP_40_1 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_1_0_Pipeline_VITIS_LOOP_40_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_stage.1.0_Pipeline_VITIS_LOOP_40_1 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_0_Pipeline_VITIS_LOOP_40_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model fft_stage.1.0_Pipeline_VITIS_LOOP_40_1 -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_0_Pipeline_VITIS_LOOP_40_1.adb 
Execute       db_write -model fft_stage.1.0_Pipeline_VITIS_LOOP_40_1 -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.1.0_Pipeline_VITIS_LOOP_40_1 -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_0_Pipeline_VITIS_LOOP_40_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_stage.1.0 -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.025 GB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.1.0 -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_fft_stage_1_0 
Execute       gen_rtl fft_stage.1.0 -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_fft_stage_1_0 
Execute       syn_report -csynth -model fft_stage.1.0 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_1_0_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_stage.1.0 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_1_0_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_stage.1.0 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_0.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model fft_stage.1.0 -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_0.adb 
Execute       db_write -model fft_stage.1.0 -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.1.0 -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_0_Pipeline_SKIP_X' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_stage.2.0_Pipeline_SKIP_X -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_0_Pipeline_SKIP_X.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2_0_Pipeline_SKIP_X' pipeline 'SKIP_X' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_0_Pipeline_SKIP_X'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.026 GB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.2.0_Pipeline_SKIP_X -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_fft_stage_2_0_Pipeline_SKIP_X 
Execute       gen_rtl fft_stage.2.0_Pipeline_SKIP_X -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_fft_stage_2_0_Pipeline_SKIP_X 
Execute       syn_report -csynth -model fft_stage.2.0_Pipeline_SKIP_X -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_2_0_Pipeline_SKIP_X_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_stage.2.0_Pipeline_SKIP_X -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_2_0_Pipeline_SKIP_X_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_stage.2.0_Pipeline_SKIP_X -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_0_Pipeline_SKIP_X.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -model fft_stage.2.0_Pipeline_SKIP_X -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_0_Pipeline_SKIP_X.adb 
Execute       db_write -model fft_stage.2.0_Pipeline_SKIP_X -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.2.0_Pipeline_SKIP_X -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_0_Pipeline_SKIP_X 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_0_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_stage.2.0_Pipeline_VITIS_LOOP_40_1 -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_0_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2_0_Pipeline_VITIS_LOOP_40_1' pipeline 'VITIS_LOOP_40_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_0_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.028 GB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.2.0_Pipeline_VITIS_LOOP_40_1 -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_fft_stage_2_0_Pipeline_VITIS_LOOP_40_1 
Execute       gen_rtl fft_stage.2.0_Pipeline_VITIS_LOOP_40_1 -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_fft_stage_2_0_Pipeline_VITIS_LOOP_40_1 
Execute       syn_report -csynth -model fft_stage.2.0_Pipeline_VITIS_LOOP_40_1 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_2_0_Pipeline_VITIS_LOOP_40_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_stage.2.0_Pipeline_VITIS_LOOP_40_1 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_2_0_Pipeline_VITIS_LOOP_40_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_stage.2.0_Pipeline_VITIS_LOOP_40_1 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_0_Pipeline_VITIS_LOOP_40_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model fft_stage.2.0_Pipeline_VITIS_LOOP_40_1 -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_0_Pipeline_VITIS_LOOP_40_1.adb 
Execute       db_write -model fft_stage.2.0_Pipeline_VITIS_LOOP_40_1 -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.2.0_Pipeline_VITIS_LOOP_40_1 -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_0_Pipeline_VITIS_LOOP_40_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_stage.2.0 -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.029 GB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.2.0 -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_fft_stage_2_0 
Execute       gen_rtl fft_stage.2.0 -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_fft_stage_2_0 
Execute       syn_report -csynth -model fft_stage.2.0 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_2_0_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_stage.2.0 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_2_0_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_stage.2.0 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_0.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model fft_stage.2.0 -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_0.adb 
Execute       db_write -model fft_stage.2.0 -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.2.0 -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_0_Pipeline_SKIP_X' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_stage.3.0_Pipeline_SKIP_X -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_0_Pipeline_SKIP_X.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3_0_Pipeline_SKIP_X' pipeline 'SKIP_X' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_0_Pipeline_SKIP_X'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.031 GB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.3.0_Pipeline_SKIP_X -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_fft_stage_3_0_Pipeline_SKIP_X 
Execute       gen_rtl fft_stage.3.0_Pipeline_SKIP_X -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_fft_stage_3_0_Pipeline_SKIP_X 
Execute       syn_report -csynth -model fft_stage.3.0_Pipeline_SKIP_X -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_3_0_Pipeline_SKIP_X_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_stage.3.0_Pipeline_SKIP_X -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_3_0_Pipeline_SKIP_X_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_stage.3.0_Pipeline_SKIP_X -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_0_Pipeline_SKIP_X.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -model fft_stage.3.0_Pipeline_SKIP_X -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_0_Pipeline_SKIP_X.adb 
Execute       db_write -model fft_stage.3.0_Pipeline_SKIP_X -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.3.0_Pipeline_SKIP_X -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_0_Pipeline_SKIP_X 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_0_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_stage.3.0_Pipeline_VITIS_LOOP_40_1 -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_0_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3_0_Pipeline_VITIS_LOOP_40_1' pipeline 'VITIS_LOOP_40_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_0_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.033 GB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.3.0_Pipeline_VITIS_LOOP_40_1 -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_fft_stage_3_0_Pipeline_VITIS_LOOP_40_1 
Execute       gen_rtl fft_stage.3.0_Pipeline_VITIS_LOOP_40_1 -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_fft_stage_3_0_Pipeline_VITIS_LOOP_40_1 
Execute       syn_report -csynth -model fft_stage.3.0_Pipeline_VITIS_LOOP_40_1 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_3_0_Pipeline_VITIS_LOOP_40_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_stage.3.0_Pipeline_VITIS_LOOP_40_1 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_3_0_Pipeline_VITIS_LOOP_40_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_stage.3.0_Pipeline_VITIS_LOOP_40_1 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_0_Pipeline_VITIS_LOOP_40_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model fft_stage.3.0_Pipeline_VITIS_LOOP_40_1 -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_0_Pipeline_VITIS_LOOP_40_1.adb 
Execute       db_write -model fft_stage.3.0_Pipeline_VITIS_LOOP_40_1 -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.3.0_Pipeline_VITIS_LOOP_40_1 -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_0_Pipeline_VITIS_LOOP_40_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_stage.3.0 -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.034 GB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.3.0 -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_fft_stage_3_0 
Execute       gen_rtl fft_stage.3.0 -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_fft_stage_3_0 
Execute       syn_report -csynth -model fft_stage.3.0 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_3_0_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_stage.3.0 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_3_0_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_stage.3.0 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_0.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model fft_stage.3.0 -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_0.adb 
Execute       db_write -model fft_stage.3.0 -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.3.0 -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_0_Pipeline_SKIP_X' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_stage.4.0_Pipeline_SKIP_X -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_0_Pipeline_SKIP_X.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4_0_Pipeline_SKIP_X' pipeline 'SKIP_X' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_0_Pipeline_SKIP_X'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.035 GB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.4.0_Pipeline_SKIP_X -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_fft_stage_4_0_Pipeline_SKIP_X 
Execute       gen_rtl fft_stage.4.0_Pipeline_SKIP_X -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_fft_stage_4_0_Pipeline_SKIP_X 
Execute       syn_report -csynth -model fft_stage.4.0_Pipeline_SKIP_X -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_4_0_Pipeline_SKIP_X_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_stage.4.0_Pipeline_SKIP_X -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_4_0_Pipeline_SKIP_X_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_stage.4.0_Pipeline_SKIP_X -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_0_Pipeline_SKIP_X.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -model fft_stage.4.0_Pipeline_SKIP_X -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_0_Pipeline_SKIP_X.adb 
Execute       db_write -model fft_stage.4.0_Pipeline_SKIP_X -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.4.0_Pipeline_SKIP_X -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_0_Pipeline_SKIP_X 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_0_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_stage.4.0_Pipeline_VITIS_LOOP_40_1 -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_0_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4_0_Pipeline_VITIS_LOOP_40_1' pipeline 'VITIS_LOOP_40_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_0_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.037 GB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.4.0_Pipeline_VITIS_LOOP_40_1 -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_fft_stage_4_0_Pipeline_VITIS_LOOP_40_1 
Execute       gen_rtl fft_stage.4.0_Pipeline_VITIS_LOOP_40_1 -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_fft_stage_4_0_Pipeline_VITIS_LOOP_40_1 
Execute       syn_report -csynth -model fft_stage.4.0_Pipeline_VITIS_LOOP_40_1 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_4_0_Pipeline_VITIS_LOOP_40_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_stage.4.0_Pipeline_VITIS_LOOP_40_1 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_4_0_Pipeline_VITIS_LOOP_40_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_stage.4.0_Pipeline_VITIS_LOOP_40_1 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_0_Pipeline_VITIS_LOOP_40_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model fft_stage.4.0_Pipeline_VITIS_LOOP_40_1 -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_0_Pipeline_VITIS_LOOP_40_1.adb 
Execute       db_write -model fft_stage.4.0_Pipeline_VITIS_LOOP_40_1 -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.4.0_Pipeline_VITIS_LOOP_40_1 -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_0_Pipeline_VITIS_LOOP_40_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_stage.4.0 -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.038 GB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.4.0 -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_fft_stage_4_0 
Execute       gen_rtl fft_stage.4.0 -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_fft_stage_4_0 
Execute       syn_report -csynth -model fft_stage.4.0 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_4_0_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_stage.4.0 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_4_0_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_stage.4.0 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_0.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model fft_stage.4.0 -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_0.adb 
Execute       db_write -model fft_stage.4.0 -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.4.0 -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_0_Pipeline_SKIP_X' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_stage.5.0_Pipeline_SKIP_X -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_0_Pipeline_SKIP_X.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5_0_Pipeline_SKIP_X' pipeline 'SKIP_X' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_0_Pipeline_SKIP_X'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.040 GB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.5.0_Pipeline_SKIP_X -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_fft_stage_5_0_Pipeline_SKIP_X 
Execute       gen_rtl fft_stage.5.0_Pipeline_SKIP_X -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_fft_stage_5_0_Pipeline_SKIP_X 
Execute       syn_report -csynth -model fft_stage.5.0_Pipeline_SKIP_X -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_5_0_Pipeline_SKIP_X_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_stage.5.0_Pipeline_SKIP_X -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_5_0_Pipeline_SKIP_X_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_stage.5.0_Pipeline_SKIP_X -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_0_Pipeline_SKIP_X.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -model fft_stage.5.0_Pipeline_SKIP_X -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_0_Pipeline_SKIP_X.adb 
Execute       db_write -model fft_stage.5.0_Pipeline_SKIP_X -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.5.0_Pipeline_SKIP_X -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_0_Pipeline_SKIP_X 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_0_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_stage.5.0_Pipeline_VITIS_LOOP_40_1 -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_0_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5_0_Pipeline_VITIS_LOOP_40_1' pipeline 'VITIS_LOOP_40_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_0_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.042 GB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.5.0_Pipeline_VITIS_LOOP_40_1 -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_fft_stage_5_0_Pipeline_VITIS_LOOP_40_1 
Execute       gen_rtl fft_stage.5.0_Pipeline_VITIS_LOOP_40_1 -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_fft_stage_5_0_Pipeline_VITIS_LOOP_40_1 
Execute       syn_report -csynth -model fft_stage.5.0_Pipeline_VITIS_LOOP_40_1 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_5_0_Pipeline_VITIS_LOOP_40_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_stage.5.0_Pipeline_VITIS_LOOP_40_1 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_5_0_Pipeline_VITIS_LOOP_40_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_stage.5.0_Pipeline_VITIS_LOOP_40_1 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_0_Pipeline_VITIS_LOOP_40_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model fft_stage.5.0_Pipeline_VITIS_LOOP_40_1 -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_0_Pipeline_VITIS_LOOP_40_1.adb 
Execute       db_write -model fft_stage.5.0_Pipeline_VITIS_LOOP_40_1 -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.5.0_Pipeline_VITIS_LOOP_40_1 -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_0_Pipeline_VITIS_LOOP_40_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_stage.5.0 -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.043 GB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.5.0 -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_fft_stage_5_0 
Execute       gen_rtl fft_stage.5.0 -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_fft_stage_5_0 
Execute       syn_report -csynth -model fft_stage.5.0 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_5_0_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_stage.5.0 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fft_stage_5_0_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_stage.5.0 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_0.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model fft_stage.5.0 -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_0.adb 
Execute       db_write -model fft_stage.5.0 -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.5.0 -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buf_2_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model buf_2_stream -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/buf_2_stream.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'buf_2_stream' pipeline 'VITIS_LOOP_80_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'buf_2_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.044 GB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl buf_2_stream -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_buf_2_stream 
Execute       gen_rtl buf_2_stream -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_buf_2_stream 
Execute       syn_report -csynth -model buf_2_stream -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/buf_2_stream_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model buf_2_stream -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/buf_2_stream_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model buf_2_stream -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/buf_2_stream.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model buf_2_stream -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/buf_2_stream.adb 
Execute       db_write -model buf_2_stream -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info buf_2_stream -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/buf_2_stream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_139_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dataflow_in_loop_VITIS_LOOP_139_1 -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_139_1.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_S' is changed to 'fifo_w16_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_139_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.046 GB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_in_loop_VITIS_LOOP_139_1 -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_dataflow_in_loop_VITIS_LOOP_139_1 
Execute       gen_rtl dataflow_in_loop_VITIS_LOOP_139_1 -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_dataflow_in_loop_VITIS_LOOP_139_1 
Execute       syn_report -csynth -model dataflow_in_loop_VITIS_LOOP_139_1 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/dataflow_in_loop_VITIS_LOOP_139_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dataflow_in_loop_VITIS_LOOP_139_1 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/dataflow_in_loop_VITIS_LOOP_139_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dataflow_in_loop_VITIS_LOOP_139_1 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_139_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.42 sec.
Execute       db_write -model dataflow_in_loop_VITIS_LOOP_139_1 -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_139_1.adb 
Execute       db_write -model dataflow_in_loop_VITIS_LOOP_139_1 -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dataflow_in_loop_VITIS_LOOP_139_1 -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_139_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dataflow_parent_loop_proc12 -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc12.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.047 GB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_parent_loop_proc12 -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_dataflow_parent_loop_proc12 
Execute       gen_rtl dataflow_parent_loop_proc12 -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_dataflow_parent_loop_proc12 
Execute       syn_report -csynth -model dataflow_parent_loop_proc12 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/dataflow_parent_loop_proc12_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dataflow_parent_loop_proc12 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/dataflow_parent_loop_proc12_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dataflow_parent_loop_proc12 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc12.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.39 sec.
Execute       db_write -model dataflow_parent_loop_proc12 -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc12.adb 
Execute       db_write -model dataflow_parent_loop_proc12 -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dataflow_parent_loop_proc12 -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model FFT_C -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/FFT_C.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_8ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_C'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.048 GB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl FFT_C -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_FFT_C 
Execute       gen_rtl FFT_C -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_FFT_C 
Execute       syn_report -csynth -model FFT_C -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/FFT_C_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model FFT_C -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/FFT_C_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model FFT_C -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/FFT_C.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.4 sec.
Execute       db_write -model FFT_C -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/FFT_C.adb 
Execute       db_write -model FFT_C -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info FFT_C -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/FFT_C 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model entry_proc -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.049 GB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_entry_proc 
Execute       gen_rtl entry_proc -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_entry_proc 
Execute       syn_report -csynth -model entry_proc -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/entry_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model entry_proc -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/entry_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model entry_proc -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/entry_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model entry_proc -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/entry_proc.adb 
Execute       db_write -model entry_proc -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ifmap_gen_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ifmap_gen_y -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_gen_y.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ifmap_gen_y' pipeline 'VITIS_LOOP_400_1_VITIS_LOOP_403_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ifmap_gen_y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.050 GB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl ifmap_gen_y -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_ifmap_gen_y 
Execute       gen_rtl ifmap_gen_y -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_ifmap_gen_y 
Execute       syn_report -csynth -model ifmap_gen_y -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/ifmap_gen_y_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ifmap_gen_y -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/ifmap_gen_y_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ifmap_gen_y -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_gen_y.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ifmap_gen_y -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_gen_y.adb 
Execute       db_write -model ifmap_gen_y -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ifmap_gen_y -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_gen_y 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ifmap_vec_write_Pipeline_VITIS_LOOP_419_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ifmap_vec_write_Pipeline_VITIS_LOOP_419_2 -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_vec_write_Pipeline_VITIS_LOOP_419_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ifmap_vec_write_Pipeline_VITIS_LOOP_419_2' pipeline 'VITIS_LOOP_419_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'ifmap_vec_write_Pipeline_VITIS_LOOP_419_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ifmap_vec_write_Pipeline_VITIS_LOOP_419_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ifmap_vec_write_Pipeline_VITIS_LOOP_419_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ifmap_vec_write_Pipeline_VITIS_LOOP_419_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ifmap_vec_write_Pipeline_VITIS_LOOP_419_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ifmap_vec_write_Pipeline_VITIS_LOOP_419_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ifmap_vec_write_Pipeline_VITIS_LOOP_419_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ifmap_vec_write_Pipeline_VITIS_LOOP_419_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ifmap_vec_write_Pipeline_VITIS_LOOP_419_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ifmap_vec_write_Pipeline_VITIS_LOOP_419_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ifmap_vec_write_Pipeline_VITIS_LOOP_419_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ifmap_vec_write_Pipeline_VITIS_LOOP_419_2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ifmap_vec_write_Pipeline_VITIS_LOOP_419_2/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ifmap_vec_write_Pipeline_VITIS_LOOP_419_2'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.052 GB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl ifmap_vec_write_Pipeline_VITIS_LOOP_419_2 -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2 
Execute       gen_rtl ifmap_vec_write_Pipeline_VITIS_LOOP_419_2 -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2 
Execute       syn_report -csynth -model ifmap_vec_write_Pipeline_VITIS_LOOP_419_2 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ifmap_vec_write_Pipeline_VITIS_LOOP_419_2 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ifmap_vec_write_Pipeline_VITIS_LOOP_419_2 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_vec_write_Pipeline_VITIS_LOOP_419_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ifmap_vec_write_Pipeline_VITIS_LOOP_419_2 -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_vec_write_Pipeline_VITIS_LOOP_419_2.adb 
Execute       db_write -model ifmap_vec_write_Pipeline_VITIS_LOOP_419_2 -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ifmap_vec_write_Pipeline_VITIS_LOOP_419_2 -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_vec_write_Pipeline_VITIS_LOOP_419_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ifmap_vec_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ifmap_vec_write -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_vec_write.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'wr_ptr' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ifmap_vec_write'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.054 GB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl ifmap_vec_write -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_ifmap_vec_write 
Execute       gen_rtl ifmap_vec_write -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_ifmap_vec_write 
Execute       syn_report -csynth -model ifmap_vec_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/ifmap_vec_write_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ifmap_vec_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/ifmap_vec_write_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ifmap_vec_write -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_vec_write.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ifmap_vec_write -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_vec_write.adb 
Execute       db_write -model ifmap_vec_write -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ifmap_vec_write -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_vec_write 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_471_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dataflow_in_loop_VITIS_LOOP_471_3 -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_471_3.compgen.tcl 
WARNING: [RTGEN 206-101] RTL data type mismatch (logic vs. lv) for signal 'ifmap_CF_M_real_i_we0'.
WARNING: [RTGEN 206-101] RTL data type mismatch (logic vs. lv) for signal 'ifmap_CF_M_real_t_we0'.
WARNING: [RTGEN 206-101] RTL data type mismatch (logic vs. lv) for signal 'ifmap_CF_M_imag_i_we0'.
WARNING: [RTGEN 206-101] RTL data type mismatch (logic vs. lv) for signal 'ifmap_CF_M_imag_t_we0'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x1' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_471_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_471_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_471_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_471_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_471_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_471_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_471_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_471_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_471_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_471_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_471_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_471_3/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_471_3/m_axi_gmem_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_471_3'.
Command       create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.056 GB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_in_loop_VITIS_LOOP_471_3 -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_dataflow_in_loop_VITIS_LOOP_471_3 
Execute       gen_rtl dataflow_in_loop_VITIS_LOOP_471_3 -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_dataflow_in_loop_VITIS_LOOP_471_3 
Execute       syn_report -csynth -model dataflow_in_loop_VITIS_LOOP_471_3 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/dataflow_in_loop_VITIS_LOOP_471_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dataflow_in_loop_VITIS_LOOP_471_3 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/dataflow_in_loop_VITIS_LOOP_471_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dataflow_in_loop_VITIS_LOOP_471_3 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_471_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -model dataflow_in_loop_VITIS_LOOP_471_3 -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_471_3.adb 
Execute       db_write -model dataflow_in_loop_VITIS_LOOP_471_3 -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dataflow_in_loop_VITIS_LOOP_471_3 -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_471_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dataflow_parent_loop_proc10 -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc10.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc10/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc10/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc10/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc10/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc10/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc10/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc10/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc10/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc10/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc10/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc10/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc10/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc10/m_axi_gmem_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc10'.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.057 GB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_parent_loop_proc10 -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_dataflow_parent_loop_proc10 
Execute       gen_rtl dataflow_parent_loop_proc10 -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_dataflow_parent_loop_proc10 
Execute       syn_report -csynth -model dataflow_parent_loop_proc10 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/dataflow_parent_loop_proc10_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dataflow_parent_loop_proc10 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/dataflow_parent_loop_proc10_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dataflow_parent_loop_proc10 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc10.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       db_write -model dataflow_parent_loop_proc10 -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc10.adb 
Execute       db_write -model dataflow_parent_loop_proc10 -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dataflow_parent_loop_proc10 -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dataflow_parent_loop_proc13 -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc13.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc13/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc13/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc13/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc13/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc13/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc13/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc13/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc13/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc13/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc13/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc13/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc13/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc13/m_axi_gmem_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc13'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.058 GB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_parent_loop_proc13 -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_dataflow_parent_loop_proc13 
Execute       gen_rtl dataflow_parent_loop_proc13 -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_dataflow_parent_loop_proc13 
Execute       syn_report -csynth -model dataflow_parent_loop_proc13 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/dataflow_parent_loop_proc13_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dataflow_parent_loop_proc13 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/dataflow_parent_loop_proc13_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dataflow_parent_loop_proc13 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc13.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -model dataflow_parent_loop_proc13 -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc13.adb 
Execute       db_write -model dataflow_parent_loop_proc13 -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dataflow_parent_loop_proc13 -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dataflow_parent_loop_proc16 -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc16.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc16/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc16/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc16/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc16/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc16/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc16/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc16/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc16/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc16/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc16/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc16/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc16/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc16/m_axi_gmem_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc16'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.059 GB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_parent_loop_proc16 -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_dataflow_parent_loop_proc16 
Execute       gen_rtl dataflow_parent_loop_proc16 -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_dataflow_parent_loop_proc16 
Execute       syn_report -csynth -model dataflow_parent_loop_proc16 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/dataflow_parent_loop_proc16_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dataflow_parent_loop_proc16 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/dataflow_parent_loop_proc16_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dataflow_parent_loop_proc16 -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc16.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -model dataflow_parent_loop_proc16 -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc16.adb 
Execute       db_write -model dataflow_parent_loop_proc16 -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dataflow_parent_loop_proc16 -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mem_patch_Wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Mem_patch_Wr -top_prefix fwd_fft_ -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_patch_Wr.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mem_patch_Wr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.060 GB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mem_patch_Wr -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft_Mem_patch_Wr 
Execute       gen_rtl Mem_patch_Wr -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft_Mem_patch_Wr 
Execute       syn_report -csynth -model Mem_patch_Wr -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/Mem_patch_Wr_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Mem_patch_Wr -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/Mem_patch_Wr_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Mem_patch_Wr -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_patch_Wr.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -model Mem_patch_Wr -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_patch_Wr.adb 
Execute       db_write -model Mem_patch_Wr -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Mem_patch_Wr -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_patch_Wr 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fwd_fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fwd_fft -top_prefix  -sub_prefix fwd_fft_ -mg_file /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fwd_fft/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fwd_fft/in1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fwd_fft/in2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fwd_fft/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fwd_fft/ctrl1_reg' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fwd_fft/ctrl2_reg' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fwd_fft/layer1_reg' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fwd_fft/layer2_reg' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fwd_fft' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in1', 'in2', 'out_r', 'ctrl1_reg', 'ctrl2_reg', 'layer1_reg', 'layer2_reg' and 'return' to AXI-Lite port ctrl_bus.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fwd_fft'.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.062 GB.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fwd_fft -istop -style xilinx -f -lang vhdl -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/vhdl/fwd_fft 
Execute       gen_rtl fwd_fft -istop -style xilinx -f -lang vlog -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/verilog/fwd_fft 
Execute       syn_report -csynth -model fwd_fft -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fwd_fft_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fwd_fft -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/fwd_fft_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fwd_fft -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.23 sec.
Execute       db_write -model fwd_fft -f -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.adb 
Execute       db_write -model fwd_fft -bindview -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fwd_fft -p /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft 
Execute       export_constraint_db -f -tool general -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.constraint.tcl 
Execute       syn_report -designview -model fwd_fft -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.design.xml 
Command       syn_report done; 1.39 sec.
Execute       syn_report -csynthDesign -model fwd_fft -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model fwd_fft -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model fwd_fft -o /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks fwd_fft 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain fwd_fft 
INFO-FLOW: Model list for RTL component generation: entry_proc47 Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4 Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6 Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9 Mem_Patch_Gen Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5 Col_Wise_Overlap_Gen stream_2_buf17 fft_stage.0.018_Pipeline_SKIP_X fft_stage.0.018_Pipeline_VITIS_LOOP_40_1 fft_stage.0.018 fft_stage.1.019_Pipeline_SKIP_X fft_stage.1.019_Pipeline_VITIS_LOOP_40_1 fft_stage.1.019 fft_stage.2.020_Pipeline_SKIP_X fft_stage.2.020_Pipeline_VITIS_LOOP_40_1 fft_stage.2.020 fft_stage.3.021_Pipeline_SKIP_X fft_stage.3.021_Pipeline_VITIS_LOOP_40_1 fft_stage.3.021 fft_stage.4.022_Pipeline_SKIP_X fft_stage.4.022_Pipeline_VITIS_LOOP_40_1 fft_stage.4.022 fft_stage.5.023_Pipeline_SKIP_X fft_stage.5.023_Pipeline_VITIS_LOOP_40_1 fft_stage.5.023 buf_2_stream24 dataflow_in_loop_VITIS_LOOP_91_1 dataflow_parent_loop_proc11 FFT_R Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5 Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7 Row_Wise_Synch ifmap_gen_x ifmap_cons_y dataflow_in_loop_VITIS_LOOP_442_3 dataflow_parent_loop_proc dataflow_parent_loop_proc14 dataflow_parent_loop_proc15 Transpose stream_2_buf fft_stage.0.0_Pipeline_SKIP_X fft_stage.0.0_Pipeline_VITIS_LOOP_40_1 fft_stage.0.0 fft_stage.1.0_Pipeline_SKIP_X fft_stage.1.0_Pipeline_VITIS_LOOP_40_1 fft_stage.1.0 fft_stage.2.0_Pipeline_SKIP_X fft_stage.2.0_Pipeline_VITIS_LOOP_40_1 fft_stage.2.0 fft_stage.3.0_Pipeline_SKIP_X fft_stage.3.0_Pipeline_VITIS_LOOP_40_1 fft_stage.3.0 fft_stage.4.0_Pipeline_SKIP_X fft_stage.4.0_Pipeline_VITIS_LOOP_40_1 fft_stage.4.0 fft_stage.5.0_Pipeline_SKIP_X fft_stage.5.0_Pipeline_VITIS_LOOP_40_1 fft_stage.5.0 buf_2_stream dataflow_in_loop_VITIS_LOOP_139_1 dataflow_parent_loop_proc12 FFT_C entry_proc ifmap_gen_y ifmap_vec_write_Pipeline_VITIS_LOOP_419_2 ifmap_vec_write dataflow_in_loop_VITIS_LOOP_471_3 dataflow_parent_loop_proc10 dataflow_parent_loop_proc13 dataflow_parent_loop_proc16 Mem_patch_Wr fwd_fft
INFO-FLOW: Handling components in module [entry_proc47] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/entry_proc47.compgen.tcl 
INFO-FLOW: Handling components in module [Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4.compgen.tcl 
INFO-FLOW: Found component fwd_fft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6.compgen.tcl 
INFO-FLOW: Found component fwd_fft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9.compgen.tcl 
INFO-FLOW: Found component fwd_fft_mac_muladd_8ns_8ns_8ns_16_4_1.
INFO-FLOW: Append model fwd_fft_mac_muladd_8ns_8ns_8ns_16_4_1
INFO-FLOW: Found component fwd_fft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Mem_Patch_Gen] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_Patch_Gen.compgen.tcl 
INFO-FLOW: Found component fwd_fft_mul_8ns_8ns_16_1_1.
INFO-FLOW: Append model fwd_fft_mul_8ns_8ns_16_1_1
INFO-FLOW: Found component fwd_fft_mul_mul_8ns_16ns_24_4_1.
INFO-FLOW: Append model fwd_fft_mul_mul_8ns_16ns_24_4_1
INFO-FLOW: Found component fwd_fft_mul_mul_16ns_8ns_24_4_1.
INFO-FLOW: Append model fwd_fft_mul_mul_16ns_8ns_24_4_1
INFO-FLOW: Found component fwd_fft_Mem_Patch_Gen_burst_buffer1.
INFO-FLOW: Append model fwd_fft_Mem_Patch_Gen_burst_buffer1
INFO-FLOW: Handling components in module [Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5.compgen.tcl 
INFO-FLOW: Found component fwd_fft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Col_Wise_Overlap_Gen] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Col_Wise_Overlap_Gen.compgen.tcl 
INFO-FLOW: Found component fwd_fft_mul_16ns_32ns_48_2_1.
INFO-FLOW: Append model fwd_fft_mul_16ns_32ns_48_2_1
INFO-FLOW: Found component fwd_fft_mul_mul_8ns_24ns_32_4_1.
INFO-FLOW: Append model fwd_fft_mul_mul_8ns_24ns_32_4_1
INFO-FLOW: Found component fwd_fft_fifo_w32_d620_A.
INFO-FLOW: Append model fwd_fft_fifo_w32_d620_A
INFO-FLOW: Handling components in module [stream_2_buf17] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/stream_2_buf17.compgen.tcl 
INFO-FLOW: Found component fwd_fft_flow_control_loop_pipe.
INFO-FLOW: Append model fwd_fft_flow_control_loop_pipe
INFO-FLOW: Handling components in module [fft_stage_0_018_Pipeline_SKIP_X] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_018_Pipeline_SKIP_X.compgen.tcl 
INFO-FLOW: Found component fwd_fft_hadd_16ns_16ns_16_5_full_dsp_1.
INFO-FLOW: Append model fwd_fft_hadd_16ns_16ns_16_5_full_dsp_1
INFO-FLOW: Found component fwd_fft_hsub_16ns_16ns_16_5_full_dsp_1.
INFO-FLOW: Append model fwd_fft_hsub_16ns_16ns_16_5_full_dsp_1
INFO-FLOW: Found component fwd_fft_hmul_16ns_16ns_16_4_max_dsp_1.
INFO-FLOW: Append model fwd_fft_hmul_16ns_16ns_16_4_max_dsp_1
INFO-FLOW: Found component fwd_fft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_stage_0_018_Pipeline_VITIS_LOOP_40_1] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_018_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
INFO-FLOW: Found component fwd_fft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_stage_0_018] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_018.compgen.tcl 
INFO-FLOW: Found component fwd_fft_fft_stage_0_018_w_M_real40.
INFO-FLOW: Append model fwd_fft_fft_stage_0_018_w_M_real40
INFO-FLOW: Found component fwd_fft_fft_stage_0_018_w_M_imag29.
INFO-FLOW: Append model fwd_fft_fft_stage_0_018_w_M_imag29
INFO-FLOW: Handling components in module [fft_stage_1_019_Pipeline_SKIP_X] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_019_Pipeline_SKIP_X.compgen.tcl 
INFO-FLOW: Found component fwd_fft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_stage_1_019_Pipeline_VITIS_LOOP_40_1] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_019_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
INFO-FLOW: Found component fwd_fft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_stage_1_019] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_019.compgen.tcl 
INFO-FLOW: Handling components in module [fft_stage_2_020_Pipeline_SKIP_X] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_020_Pipeline_SKIP_X.compgen.tcl 
INFO-FLOW: Found component fwd_fft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_stage_2_020_Pipeline_VITIS_LOOP_40_1] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_020_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
INFO-FLOW: Found component fwd_fft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_stage_2_020] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_020.compgen.tcl 
INFO-FLOW: Handling components in module [fft_stage_3_021_Pipeline_SKIP_X] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_021_Pipeline_SKIP_X.compgen.tcl 
INFO-FLOW: Found component fwd_fft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_stage_3_021_Pipeline_VITIS_LOOP_40_1] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_021_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
INFO-FLOW: Found component fwd_fft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_stage_3_021] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_021.compgen.tcl 
INFO-FLOW: Handling components in module [fft_stage_4_022_Pipeline_SKIP_X] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_022_Pipeline_SKIP_X.compgen.tcl 
INFO-FLOW: Found component fwd_fft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_stage_4_022_Pipeline_VITIS_LOOP_40_1] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_022_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
INFO-FLOW: Found component fwd_fft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_stage_4_022] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_022.compgen.tcl 
INFO-FLOW: Handling components in module [fft_stage_5_023_Pipeline_SKIP_X] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_023_Pipeline_SKIP_X.compgen.tcl 
INFO-FLOW: Found component fwd_fft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_stage_5_023_Pipeline_VITIS_LOOP_40_1] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_023_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
INFO-FLOW: Found component fwd_fft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_stage_5_023] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_023.compgen.tcl 
INFO-FLOW: Handling components in module [buf_2_stream24] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/buf_2_stream24.compgen.tcl 
INFO-FLOW: Found component fwd_fft_flow_control_loop_pipe.
INFO-FLOW: Append model fwd_fft_flow_control_loop_pipe
INFO-FLOW: Handling components in module [dataflow_in_loop_VITIS_LOOP_91_1] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_91_1.compgen.tcl 
INFO-FLOW: Found component fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_input_data1_memcore.
INFO-FLOW: Append model fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_input_data1_memcore
INFO-FLOW: Found component fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_input_data1.
INFO-FLOW: Append model fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_input_data1
INFO-FLOW: Found component fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_out_data_12_memcore.
INFO-FLOW: Append model fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_out_data_12_memcore
INFO-FLOW: Found component fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_out_data_12.
INFO-FLOW: Append model fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_out_data_12
INFO-FLOW: Found component fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_out_data_67_memcore.
INFO-FLOW: Append model fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_out_data_67_memcore
INFO-FLOW: Found component fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_out_data_67.
INFO-FLOW: Append model fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_out_data_67
INFO-FLOW: Found component fwd_fft_fifo_w32_d2_S.
INFO-FLOW: Append model fwd_fft_fifo_w32_d2_S
INFO-FLOW: Found component fwd_fft_fifo_w32_d2_S.
INFO-FLOW: Append model fwd_fft_fifo_w32_d2_S
INFO-FLOW: Found component fwd_fft_fifo_w32_d2_S.
INFO-FLOW: Append model fwd_fft_fifo_w32_d2_S
INFO-FLOW: Found component fwd_fft_fifo_w16_d2_S.
INFO-FLOW: Append model fwd_fft_fifo_w16_d2_S
INFO-FLOW: Found component fwd_fft_fifo_w16_d2_S.
INFO-FLOW: Append model fwd_fft_fifo_w16_d2_S
INFO-FLOW: Found component fwd_fft_fifo_w16_d2_S.
INFO-FLOW: Append model fwd_fft_fifo_w16_d2_S
INFO-FLOW: Found component fwd_fft_fifo_w8_d2_S.
INFO-FLOW: Append model fwd_fft_fifo_w8_d2_S
INFO-FLOW: Handling components in module [dataflow_parent_loop_proc11] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc11.compgen.tcl 
INFO-FLOW: Handling components in module [FFT_R] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/FFT_R.compgen.tcl 
INFO-FLOW: Found component fwd_fft_mul_mul_24ns_16ns_32_4_1.
INFO-FLOW: Append model fwd_fft_mul_mul_24ns_16ns_32_4_1
INFO-FLOW: Handling components in module [Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5.compgen.tcl 
INFO-FLOW: Found component fwd_fft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7.compgen.tcl 
INFO-FLOW: Found component fwd_fft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Row_Wise_Synch] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Row_Wise_Synch.compgen.tcl 
INFO-FLOW: Found component fwd_fft_mul_32ns_8ns_40_2_1.
INFO-FLOW: Append model fwd_fft_mul_32ns_8ns_40_2_1
INFO-FLOW: Found component fwd_fft_mul_mul_16ns_16ns_32_4_1.
INFO-FLOW: Append model fwd_fft_mul_mul_16ns_16ns_32_4_1
INFO-FLOW: Found component fwd_fft_fifo_w32_d2560_A.
INFO-FLOW: Append model fwd_fft_fifo_w32_d2560_A
INFO-FLOW: Handling components in module [ifmap_gen_x] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_gen_x.compgen.tcl 
INFO-FLOW: Found component fwd_fft_flow_control_loop_pipe.
INFO-FLOW: Append model fwd_fft_flow_control_loop_pipe
INFO-FLOW: Handling components in module [ifmap_cons_y] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_cons_y.compgen.tcl 
INFO-FLOW: Found component fwd_fft_flow_control_loop_pipe.
INFO-FLOW: Append model fwd_fft_flow_control_loop_pipe
INFO-FLOW: Handling components in module [dataflow_in_loop_VITIS_LOOP_442_3] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_442_3.compgen.tcl 
INFO-FLOW: Found component fwd_fft_dataflow_in_loop_VITIS_LOOP_442_3_ifmap_RF_M_real_memcore.
INFO-FLOW: Append model fwd_fft_dataflow_in_loop_VITIS_LOOP_442_3_ifmap_RF_M_real_memcore
INFO-FLOW: Found component fwd_fft_dataflow_in_loop_VITIS_LOOP_442_3_ifmap_RF_M_real.
INFO-FLOW: Append model fwd_fft_dataflow_in_loop_VITIS_LOOP_442_3_ifmap_RF_M_real
INFO-FLOW: Found component fwd_fft_fifo_w8_d2_S_x.
INFO-FLOW: Append model fwd_fft_fifo_w8_d2_S_x
INFO-FLOW: Handling components in module [dataflow_parent_loop_proc] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
INFO-FLOW: Handling components in module [dataflow_parent_loop_proc14] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc14.compgen.tcl 
INFO-FLOW: Handling components in module [dataflow_parent_loop_proc15] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc15.compgen.tcl 
INFO-FLOW: Handling components in module [Transpose] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Transpose.compgen.tcl 
INFO-FLOW: Handling components in module [stream_2_buf] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/stream_2_buf.compgen.tcl 
INFO-FLOW: Found component fwd_fft_flow_control_loop_pipe.
INFO-FLOW: Append model fwd_fft_flow_control_loop_pipe
INFO-FLOW: Handling components in module [fft_stage_0_0_Pipeline_SKIP_X] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_0_Pipeline_SKIP_X.compgen.tcl 
INFO-FLOW: Found component fwd_fft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_stage_0_0_Pipeline_VITIS_LOOP_40_1] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_0_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
INFO-FLOW: Found component fwd_fft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_stage_0_0] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_0.compgen.tcl 
INFO-FLOW: Handling components in module [fft_stage_1_0_Pipeline_SKIP_X] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_0_Pipeline_SKIP_X.compgen.tcl 
INFO-FLOW: Found component fwd_fft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_stage_1_0_Pipeline_VITIS_LOOP_40_1] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_0_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
INFO-FLOW: Found component fwd_fft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_stage_1_0] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_0.compgen.tcl 
INFO-FLOW: Handling components in module [fft_stage_2_0_Pipeline_SKIP_X] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_0_Pipeline_SKIP_X.compgen.tcl 
INFO-FLOW: Found component fwd_fft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_stage_2_0_Pipeline_VITIS_LOOP_40_1] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_0_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
INFO-FLOW: Found component fwd_fft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_stage_2_0] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_0.compgen.tcl 
INFO-FLOW: Handling components in module [fft_stage_3_0_Pipeline_SKIP_X] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_0_Pipeline_SKIP_X.compgen.tcl 
INFO-FLOW: Found component fwd_fft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_stage_3_0_Pipeline_VITIS_LOOP_40_1] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_0_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
INFO-FLOW: Found component fwd_fft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_stage_3_0] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_0.compgen.tcl 
INFO-FLOW: Handling components in module [fft_stage_4_0_Pipeline_SKIP_X] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_0_Pipeline_SKIP_X.compgen.tcl 
INFO-FLOW: Found component fwd_fft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_stage_4_0_Pipeline_VITIS_LOOP_40_1] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_0_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
INFO-FLOW: Found component fwd_fft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_stage_4_0] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_0.compgen.tcl 
INFO-FLOW: Handling components in module [fft_stage_5_0_Pipeline_SKIP_X] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_0_Pipeline_SKIP_X.compgen.tcl 
INFO-FLOW: Found component fwd_fft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_stage_5_0_Pipeline_VITIS_LOOP_40_1] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_0_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
INFO-FLOW: Found component fwd_fft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_stage_5_0] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_0.compgen.tcl 
INFO-FLOW: Handling components in module [buf_2_stream] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/buf_2_stream.compgen.tcl 
INFO-FLOW: Found component fwd_fft_flow_control_loop_pipe.
INFO-FLOW: Append model fwd_fft_flow_control_loop_pipe
INFO-FLOW: Handling components in module [dataflow_in_loop_VITIS_LOOP_139_1] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_139_1.compgen.tcl 
INFO-FLOW: Found component fwd_fft_fifo_w32_d2_S_x.
INFO-FLOW: Append model fwd_fft_fifo_w32_d2_S_x
INFO-FLOW: Found component fwd_fft_fifo_w32_d2_S_x.
INFO-FLOW: Append model fwd_fft_fifo_w32_d2_S_x
INFO-FLOW: Found component fwd_fft_fifo_w32_d2_S_x.
INFO-FLOW: Append model fwd_fft_fifo_w32_d2_S_x
INFO-FLOW: Found component fwd_fft_fifo_w16_d2_S_x.
INFO-FLOW: Append model fwd_fft_fifo_w16_d2_S_x
INFO-FLOW: Found component fwd_fft_fifo_w16_d2_S_x.
INFO-FLOW: Append model fwd_fft_fifo_w16_d2_S_x
INFO-FLOW: Found component fwd_fft_fifo_w16_d2_S_x.
INFO-FLOW: Append model fwd_fft_fifo_w16_d2_S_x
INFO-FLOW: Found component fwd_fft_fifo_w8_d2_S_x0.
INFO-FLOW: Append model fwd_fft_fifo_w8_d2_S_x0
INFO-FLOW: Handling components in module [dataflow_parent_loop_proc12] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc12.compgen.tcl 
INFO-FLOW: Handling components in module [FFT_C] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/FFT_C.compgen.tcl 
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [ifmap_gen_y] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_gen_y.compgen.tcl 
INFO-FLOW: Found component fwd_fft_flow_control_loop_pipe.
INFO-FLOW: Append model fwd_fft_flow_control_loop_pipe
INFO-FLOW: Handling components in module [ifmap_vec_write_Pipeline_VITIS_LOOP_419_2] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_vec_write_Pipeline_VITIS_LOOP_419_2.compgen.tcl 
INFO-FLOW: Found component fwd_fft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ifmap_vec_write] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_vec_write.compgen.tcl 
INFO-FLOW: Found component fwd_fft_mul_31ns_8ns_32_2_1.
INFO-FLOW: Append model fwd_fft_mul_31ns_8ns_32_2_1
INFO-FLOW: Found component fwd_fft_mul_31ns_9s_32_2_1.
INFO-FLOW: Append model fwd_fft_mul_31ns_9s_32_2_1
INFO-FLOW: Handling components in module [dataflow_in_loop_VITIS_LOOP_471_3] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_471_3.compgen.tcl 
INFO-FLOW: Found component fwd_fft_dataflow_in_loop_VITIS_LOOP_471_3_ifmap_CF_M_real_memcore.
INFO-FLOW: Append model fwd_fft_dataflow_in_loop_VITIS_LOOP_471_3_ifmap_CF_M_real_memcore
INFO-FLOW: Found component fwd_fft_dataflow_in_loop_VITIS_LOOP_471_3_ifmap_CF_M_real.
INFO-FLOW: Append model fwd_fft_dataflow_in_loop_VITIS_LOOP_471_3_ifmap_CF_M_real
INFO-FLOW: Found component fwd_fft_fifo_w64_d2_S.
INFO-FLOW: Append model fwd_fft_fifo_w64_d2_S
INFO-FLOW: Found component fwd_fft_fifo_w8_d2_S_x1.
INFO-FLOW: Append model fwd_fft_fifo_w8_d2_S_x1
INFO-FLOW: Handling components in module [dataflow_parent_loop_proc10] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc10.compgen.tcl 
INFO-FLOW: Handling components in module [dataflow_parent_loop_proc13] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc13.compgen.tcl 
INFO-FLOW: Handling components in module [dataflow_parent_loop_proc16] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc16.compgen.tcl 
INFO-FLOW: Handling components in module [Mem_patch_Wr] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_patch_Wr.compgen.tcl 
INFO-FLOW: Handling components in module [fwd_fft] ... 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.compgen.tcl 
INFO-FLOW: Found component fwd_fft_fifo_w64_d7_S.
INFO-FLOW: Append model fwd_fft_fifo_w64_d7_S
INFO-FLOW: Found component fwd_fft_fifo_w32_d1001_A.
INFO-FLOW: Append model fwd_fft_fifo_w32_d1001_A
INFO-FLOW: Found component fwd_fft_fifo_w32_d2_S_x0.
INFO-FLOW: Append model fwd_fft_fifo_w32_d2_S_x0
INFO-FLOW: Found component fwd_fft_fifo_w32_d2_S_x0.
INFO-FLOW: Append model fwd_fft_fifo_w32_d2_S_x0
INFO-FLOW: Found component fwd_fft_fifo_w32_d2_S_x0.
INFO-FLOW: Append model fwd_fft_fifo_w32_d2_S_x0
INFO-FLOW: Found component fwd_fft_fifo_w32_d1001_A.
INFO-FLOW: Append model fwd_fft_fifo_w32_d1001_A
INFO-FLOW: Found component fwd_fft_fifo_w32_d2_S_x0.
INFO-FLOW: Append model fwd_fft_fifo_w32_d2_S_x0
INFO-FLOW: Found component fwd_fft_fifo_w32_d2_S_x0.
INFO-FLOW: Append model fwd_fft_fifo_w32_d2_S_x0
INFO-FLOW: Found component fwd_fft_fifo_w32_d2_S_x0.
INFO-FLOW: Append model fwd_fft_fifo_w32_d2_S_x0
INFO-FLOW: Found component fwd_fft_fifo_w32_d2_S_x0.
INFO-FLOW: Append model fwd_fft_fifo_w32_d2_S_x0
INFO-FLOW: Found component fwd_fft_fifo_w32_d2_S_x0.
INFO-FLOW: Append model fwd_fft_fifo_w32_d2_S_x0
INFO-FLOW: Found component fwd_fft_fifo_w32_d2_S_x0.
INFO-FLOW: Append model fwd_fft_fifo_w32_d2_S_x0
INFO-FLOW: Found component fwd_fft_fifo_w32_d2_S_x0.
INFO-FLOW: Append model fwd_fft_fifo_w32_d2_S_x0
INFO-FLOW: Found component fwd_fft_fifo_w32_d2_S_x0.
INFO-FLOW: Append model fwd_fft_fifo_w32_d2_S_x0
INFO-FLOW: Found component fwd_fft_fifo_w32_d2_S_x0.
INFO-FLOW: Append model fwd_fft_fifo_w32_d2_S_x0
INFO-FLOW: Found component fwd_fft_fifo_w32_d2_S_x0.
INFO-FLOW: Append model fwd_fft_fifo_w32_d2_S_x0
INFO-FLOW: Found component fwd_fft_fifo_w32_d2_S_x0.
INFO-FLOW: Append model fwd_fft_fifo_w32_d2_S_x0
INFO-FLOW: Found component fwd_fft_fifo_w32_d2_S_x0.
INFO-FLOW: Append model fwd_fft_fifo_w32_d2_S_x0
INFO-FLOW: Found component fwd_fft_fifo_w32_d2_S_x0.
INFO-FLOW: Append model fwd_fft_fifo_w32_d2_S_x0
INFO-FLOW: Found component fwd_fft_fifo_w32_d2_S_x0.
INFO-FLOW: Append model fwd_fft_fifo_w32_d2_S_x0
INFO-FLOW: Found component fwd_fft_fifo_w32_d2_S_x0.
INFO-FLOW: Append model fwd_fft_fifo_w32_d2_S_x0
INFO-FLOW: Found component fwd_fft_fifo_w32_d2_S_x0.
INFO-FLOW: Append model fwd_fft_fifo_w32_d2_S_x0
INFO-FLOW: Found component fwd_fft_fifo_w32_d2_S_x0.
INFO-FLOW: Append model fwd_fft_fifo_w32_d2_S_x0
INFO-FLOW: Found component fwd_fft_fifo_w32_d2_S_x0.
INFO-FLOW: Append model fwd_fft_fifo_w32_d2_S_x0
INFO-FLOW: Found component fwd_fft_fifo_w32_d2_S_x0.
INFO-FLOW: Append model fwd_fft_fifo_w32_d2_S_x0
INFO-FLOW: Found component fwd_fft_start_for_Col_Wise_Overlap_Gen_U0.
INFO-FLOW: Append model fwd_fft_start_for_Col_Wise_Overlap_Gen_U0
INFO-FLOW: Found component fwd_fft_start_for_FFT_R_U0.
INFO-FLOW: Append model fwd_fft_start_for_FFT_R_U0
INFO-FLOW: Found component fwd_fft_start_for_Row_Wise_Synch_U0.
INFO-FLOW: Append model fwd_fft_start_for_Row_Wise_Synch_U0
INFO-FLOW: Found component fwd_fft_start_for_Transpose_U0.
INFO-FLOW: Append model fwd_fft_start_for_Transpose_U0
INFO-FLOW: Found component fwd_fft_start_for_FFT_C_U0.
INFO-FLOW: Append model fwd_fft_start_for_FFT_C_U0
INFO-FLOW: Found component fwd_fft_ctrl_bus_s_axi.
INFO-FLOW: Append model fwd_fft_ctrl_bus_s_axi
INFO-FLOW: Found component fwd_fft_gmem_m_axi.
INFO-FLOW: Append model fwd_fft_gmem_m_axi
INFO-FLOW: Append model entry_proc47
INFO-FLOW: Append model Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4
INFO-FLOW: Append model Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6
INFO-FLOW: Append model Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9
INFO-FLOW: Append model Mem_Patch_Gen
INFO-FLOW: Append model Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5
INFO-FLOW: Append model Col_Wise_Overlap_Gen
INFO-FLOW: Append model stream_2_buf17
INFO-FLOW: Append model fft_stage_0_018_Pipeline_SKIP_X
INFO-FLOW: Append model fft_stage_0_018_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: Append model fft_stage_0_018
INFO-FLOW: Append model fft_stage_1_019_Pipeline_SKIP_X
INFO-FLOW: Append model fft_stage_1_019_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: Append model fft_stage_1_019
INFO-FLOW: Append model fft_stage_2_020_Pipeline_SKIP_X
INFO-FLOW: Append model fft_stage_2_020_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: Append model fft_stage_2_020
INFO-FLOW: Append model fft_stage_3_021_Pipeline_SKIP_X
INFO-FLOW: Append model fft_stage_3_021_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: Append model fft_stage_3_021
INFO-FLOW: Append model fft_stage_4_022_Pipeline_SKIP_X
INFO-FLOW: Append model fft_stage_4_022_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: Append model fft_stage_4_022
INFO-FLOW: Append model fft_stage_5_023_Pipeline_SKIP_X
INFO-FLOW: Append model fft_stage_5_023_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: Append model fft_stage_5_023
INFO-FLOW: Append model buf_2_stream24
INFO-FLOW: Append model dataflow_in_loop_VITIS_LOOP_91_1
INFO-FLOW: Append model dataflow_parent_loop_proc11
INFO-FLOW: Append model FFT_R
INFO-FLOW: Append model Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5
INFO-FLOW: Append model Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7
INFO-FLOW: Append model Row_Wise_Synch
INFO-FLOW: Append model ifmap_gen_x
INFO-FLOW: Append model ifmap_cons_y
INFO-FLOW: Append model dataflow_in_loop_VITIS_LOOP_442_3
INFO-FLOW: Append model dataflow_parent_loop_proc
INFO-FLOW: Append model dataflow_parent_loop_proc14
INFO-FLOW: Append model dataflow_parent_loop_proc15
INFO-FLOW: Append model Transpose
INFO-FLOW: Append model stream_2_buf
INFO-FLOW: Append model fft_stage_0_0_Pipeline_SKIP_X
INFO-FLOW: Append model fft_stage_0_0_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: Append model fft_stage_0_0
INFO-FLOW: Append model fft_stage_1_0_Pipeline_SKIP_X
INFO-FLOW: Append model fft_stage_1_0_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: Append model fft_stage_1_0
INFO-FLOW: Append model fft_stage_2_0_Pipeline_SKIP_X
INFO-FLOW: Append model fft_stage_2_0_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: Append model fft_stage_2_0
INFO-FLOW: Append model fft_stage_3_0_Pipeline_SKIP_X
INFO-FLOW: Append model fft_stage_3_0_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: Append model fft_stage_3_0
INFO-FLOW: Append model fft_stage_4_0_Pipeline_SKIP_X
INFO-FLOW: Append model fft_stage_4_0_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: Append model fft_stage_4_0
INFO-FLOW: Append model fft_stage_5_0_Pipeline_SKIP_X
INFO-FLOW: Append model fft_stage_5_0_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: Append model fft_stage_5_0
INFO-FLOW: Append model buf_2_stream
INFO-FLOW: Append model dataflow_in_loop_VITIS_LOOP_139_1
INFO-FLOW: Append model dataflow_parent_loop_proc12
INFO-FLOW: Append model FFT_C
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model ifmap_gen_y
INFO-FLOW: Append model ifmap_vec_write_Pipeline_VITIS_LOOP_419_2
INFO-FLOW: Append model ifmap_vec_write
INFO-FLOW: Append model dataflow_in_loop_VITIS_LOOP_471_3
INFO-FLOW: Append model dataflow_parent_loop_proc10
INFO-FLOW: Append model dataflow_parent_loop_proc13
INFO-FLOW: Append model dataflow_parent_loop_proc16
INFO-FLOW: Append model Mem_patch_Wr
INFO-FLOW: Append model fwd_fft
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: fwd_fft_flow_control_loop_pipe_sequential_init fwd_fft_flow_control_loop_pipe_sequential_init fwd_fft_mac_muladd_8ns_8ns_8ns_16_4_1 fwd_fft_flow_control_loop_pipe_sequential_init fwd_fft_mul_8ns_8ns_16_1_1 fwd_fft_mul_mul_8ns_16ns_24_4_1 fwd_fft_mul_mul_16ns_8ns_24_4_1 fwd_fft_Mem_Patch_Gen_burst_buffer1 fwd_fft_flow_control_loop_pipe_sequential_init fwd_fft_mul_16ns_32ns_48_2_1 fwd_fft_mul_mul_8ns_24ns_32_4_1 fwd_fft_fifo_w32_d620_A fwd_fft_flow_control_loop_pipe fwd_fft_hadd_16ns_16ns_16_5_full_dsp_1 fwd_fft_hsub_16ns_16ns_16_5_full_dsp_1 fwd_fft_hmul_16ns_16ns_16_4_max_dsp_1 fwd_fft_flow_control_loop_pipe_sequential_init fwd_fft_flow_control_loop_pipe_sequential_init fwd_fft_fft_stage_0_018_w_M_real40 fwd_fft_fft_stage_0_018_w_M_imag29 fwd_fft_flow_control_loop_pipe_sequential_init fwd_fft_flow_control_loop_pipe_sequential_init fwd_fft_flow_control_loop_pipe_sequential_init fwd_fft_flow_control_loop_pipe_sequential_init fwd_fft_flow_control_loop_pipe_sequential_init fwd_fft_flow_control_loop_pipe_sequential_init fwd_fft_flow_control_loop_pipe_sequential_init fwd_fft_flow_control_loop_pipe_sequential_init fwd_fft_flow_control_loop_pipe_sequential_init fwd_fft_flow_control_loop_pipe_sequential_init fwd_fft_flow_control_loop_pipe fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_input_data1_memcore fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_input_data1 fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_out_data_12_memcore fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_out_data_12 fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_out_data_67_memcore fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_out_data_67 fwd_fft_fifo_w32_d2_S fwd_fft_fifo_w32_d2_S fwd_fft_fifo_w32_d2_S fwd_fft_fifo_w16_d2_S fwd_fft_fifo_w16_d2_S fwd_fft_fifo_w16_d2_S fwd_fft_fifo_w8_d2_S fwd_fft_mul_mul_24ns_16ns_32_4_1 fwd_fft_flow_control_loop_pipe_sequential_init fwd_fft_flow_control_loop_pipe_sequential_init fwd_fft_mul_32ns_8ns_40_2_1 fwd_fft_mul_mul_16ns_16ns_32_4_1 fwd_fft_fifo_w32_d2560_A fwd_fft_flow_control_loop_pipe fwd_fft_flow_control_loop_pipe fwd_fft_dataflow_in_loop_VITIS_LOOP_442_3_ifmap_RF_M_real_memcore fwd_fft_dataflow_in_loop_VITIS_LOOP_442_3_ifmap_RF_M_real fwd_fft_fifo_w8_d2_S_x fwd_fft_flow_control_loop_pipe fwd_fft_flow_control_loop_pipe_sequential_init fwd_fft_flow_control_loop_pipe_sequential_init fwd_fft_flow_control_loop_pipe_sequential_init fwd_fft_flow_control_loop_pipe_sequential_init fwd_fft_flow_control_loop_pipe_sequential_init fwd_fft_flow_control_loop_pipe_sequential_init fwd_fft_flow_control_loop_pipe_sequential_init fwd_fft_flow_control_loop_pipe_sequential_init fwd_fft_flow_control_loop_pipe_sequential_init fwd_fft_flow_control_loop_pipe_sequential_init fwd_fft_flow_control_loop_pipe_sequential_init fwd_fft_flow_control_loop_pipe_sequential_init fwd_fft_flow_control_loop_pipe fwd_fft_fifo_w32_d2_S_x fwd_fft_fifo_w32_d2_S_x fwd_fft_fifo_w32_d2_S_x fwd_fft_fifo_w16_d2_S_x fwd_fft_fifo_w16_d2_S_x fwd_fft_fifo_w16_d2_S_x fwd_fft_fifo_w8_d2_S_x0 fwd_fft_flow_control_loop_pipe fwd_fft_flow_control_loop_pipe_sequential_init fwd_fft_mul_31ns_8ns_32_2_1 fwd_fft_mul_31ns_9s_32_2_1 fwd_fft_dataflow_in_loop_VITIS_LOOP_471_3_ifmap_CF_M_real_memcore fwd_fft_dataflow_in_loop_VITIS_LOOP_471_3_ifmap_CF_M_real fwd_fft_fifo_w64_d2_S fwd_fft_fifo_w8_d2_S_x1 fwd_fft_fifo_w64_d7_S fwd_fft_fifo_w32_d1001_A fwd_fft_fifo_w32_d2_S_x0 fwd_fft_fifo_w32_d2_S_x0 fwd_fft_fifo_w32_d2_S_x0 fwd_fft_fifo_w32_d1001_A fwd_fft_fifo_w32_d2_S_x0 fwd_fft_fifo_w32_d2_S_x0 fwd_fft_fifo_w32_d2_S_x0 fwd_fft_fifo_w32_d2_S_x0 fwd_fft_fifo_w32_d2_S_x0 fwd_fft_fifo_w32_d2_S_x0 fwd_fft_fifo_w32_d2_S_x0 fwd_fft_fifo_w32_d2_S_x0 fwd_fft_fifo_w32_d2_S_x0 fwd_fft_fifo_w32_d2_S_x0 fwd_fft_fifo_w32_d2_S_x0 fwd_fft_fifo_w32_d2_S_x0 fwd_fft_fifo_w32_d2_S_x0 fwd_fft_fifo_w32_d2_S_x0 fwd_fft_fifo_w32_d2_S_x0 fwd_fft_fifo_w32_d2_S_x0 fwd_fft_fifo_w32_d2_S_x0 fwd_fft_fifo_w32_d2_S_x0 fwd_fft_fifo_w32_d2_S_x0 fwd_fft_start_for_Col_Wise_Overlap_Gen_U0 fwd_fft_start_for_FFT_R_U0 fwd_fft_start_for_Row_Wise_Synch_U0 fwd_fft_start_for_Transpose_U0 fwd_fft_start_for_FFT_C_U0 fwd_fft_ctrl_bus_s_axi fwd_fft_gmem_m_axi entry_proc47 Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4 Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6 Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9 Mem_Patch_Gen Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5 Col_Wise_Overlap_Gen stream_2_buf17 fft_stage_0_018_Pipeline_SKIP_X fft_stage_0_018_Pipeline_VITIS_LOOP_40_1 fft_stage_0_018 fft_stage_1_019_Pipeline_SKIP_X fft_stage_1_019_Pipeline_VITIS_LOOP_40_1 fft_stage_1_019 fft_stage_2_020_Pipeline_SKIP_X fft_stage_2_020_Pipeline_VITIS_LOOP_40_1 fft_stage_2_020 fft_stage_3_021_Pipeline_SKIP_X fft_stage_3_021_Pipeline_VITIS_LOOP_40_1 fft_stage_3_021 fft_stage_4_022_Pipeline_SKIP_X fft_stage_4_022_Pipeline_VITIS_LOOP_40_1 fft_stage_4_022 fft_stage_5_023_Pipeline_SKIP_X fft_stage_5_023_Pipeline_VITIS_LOOP_40_1 fft_stage_5_023 buf_2_stream24 dataflow_in_loop_VITIS_LOOP_91_1 dataflow_parent_loop_proc11 FFT_R Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5 Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7 Row_Wise_Synch ifmap_gen_x ifmap_cons_y dataflow_in_loop_VITIS_LOOP_442_3 dataflow_parent_loop_proc dataflow_parent_loop_proc14 dataflow_parent_loop_proc15 Transpose stream_2_buf fft_stage_0_0_Pipeline_SKIP_X fft_stage_0_0_Pipeline_VITIS_LOOP_40_1 fft_stage_0_0 fft_stage_1_0_Pipeline_SKIP_X fft_stage_1_0_Pipeline_VITIS_LOOP_40_1 fft_stage_1_0 fft_stage_2_0_Pipeline_SKIP_X fft_stage_2_0_Pipeline_VITIS_LOOP_40_1 fft_stage_2_0 fft_stage_3_0_Pipeline_SKIP_X fft_stage_3_0_Pipeline_VITIS_LOOP_40_1 fft_stage_3_0 fft_stage_4_0_Pipeline_SKIP_X fft_stage_4_0_Pipeline_VITIS_LOOP_40_1 fft_stage_4_0 fft_stage_5_0_Pipeline_SKIP_X fft_stage_5_0_Pipeline_VITIS_LOOP_40_1 fft_stage_5_0 buf_2_stream dataflow_in_loop_VITIS_LOOP_139_1 dataflow_parent_loop_proc12 FFT_C entry_proc ifmap_gen_y ifmap_vec_write_Pipeline_VITIS_LOOP_419_2 ifmap_vec_write dataflow_in_loop_VITIS_LOOP_471_3 dataflow_parent_loop_proc10 dataflow_parent_loop_proc13 dataflow_parent_loop_proc16 Mem_patch_Wr fwd_fft
INFO-FLOW: Generating /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fwd_fft_mac_muladd_8ns_8ns_8ns_16_4_1
INFO-FLOW: To file: write model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fwd_fft_mul_8ns_8ns_16_1_1
INFO-FLOW: To file: write model fwd_fft_mul_mul_8ns_16ns_24_4_1
INFO-FLOW: To file: write model fwd_fft_mul_mul_16ns_8ns_24_4_1
INFO-FLOW: To file: write model fwd_fft_Mem_Patch_Gen_burst_buffer1
INFO-FLOW: To file: write model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fwd_fft_mul_16ns_32ns_48_2_1
INFO-FLOW: To file: write model fwd_fft_mul_mul_8ns_24ns_32_4_1
INFO-FLOW: To file: write model fwd_fft_fifo_w32_d620_A
INFO-FLOW: To file: write model fwd_fft_flow_control_loop_pipe
INFO-FLOW: To file: write model fwd_fft_hadd_16ns_16ns_16_5_full_dsp_1
INFO-FLOW: To file: write model fwd_fft_hsub_16ns_16ns_16_5_full_dsp_1
INFO-FLOW: To file: write model fwd_fft_hmul_16ns_16ns_16_4_max_dsp_1
INFO-FLOW: To file: write model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fwd_fft_fft_stage_0_018_w_M_real40
INFO-FLOW: To file: write model fwd_fft_fft_stage_0_018_w_M_imag29
INFO-FLOW: To file: write model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fwd_fft_flow_control_loop_pipe
INFO-FLOW: To file: write model fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_input_data1_memcore
INFO-FLOW: To file: write model fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_input_data1
INFO-FLOW: To file: write model fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_out_data_12_memcore
INFO-FLOW: To file: write model fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_out_data_12
INFO-FLOW: To file: write model fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_out_data_67_memcore
INFO-FLOW: To file: write model fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_out_data_67
INFO-FLOW: To file: write model fwd_fft_fifo_w32_d2_S
INFO-FLOW: To file: write model fwd_fft_fifo_w32_d2_S
INFO-FLOW: To file: write model fwd_fft_fifo_w32_d2_S
INFO-FLOW: To file: write model fwd_fft_fifo_w16_d2_S
INFO-FLOW: To file: write model fwd_fft_fifo_w16_d2_S
INFO-FLOW: To file: write model fwd_fft_fifo_w16_d2_S
INFO-FLOW: To file: write model fwd_fft_fifo_w8_d2_S
INFO-FLOW: To file: write model fwd_fft_mul_mul_24ns_16ns_32_4_1
INFO-FLOW: To file: write model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fwd_fft_mul_32ns_8ns_40_2_1
INFO-FLOW: To file: write model fwd_fft_mul_mul_16ns_16ns_32_4_1
INFO-FLOW: To file: write model fwd_fft_fifo_w32_d2560_A
INFO-FLOW: To file: write model fwd_fft_flow_control_loop_pipe
INFO-FLOW: To file: write model fwd_fft_flow_control_loop_pipe
INFO-FLOW: To file: write model fwd_fft_dataflow_in_loop_VITIS_LOOP_442_3_ifmap_RF_M_real_memcore
INFO-FLOW: To file: write model fwd_fft_dataflow_in_loop_VITIS_LOOP_442_3_ifmap_RF_M_real
INFO-FLOW: To file: write model fwd_fft_fifo_w8_d2_S_x
INFO-FLOW: To file: write model fwd_fft_flow_control_loop_pipe
INFO-FLOW: To file: write model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fwd_fft_flow_control_loop_pipe
INFO-FLOW: To file: write model fwd_fft_fifo_w32_d2_S_x
INFO-FLOW: To file: write model fwd_fft_fifo_w32_d2_S_x
INFO-FLOW: To file: write model fwd_fft_fifo_w32_d2_S_x
INFO-FLOW: To file: write model fwd_fft_fifo_w16_d2_S_x
INFO-FLOW: To file: write model fwd_fft_fifo_w16_d2_S_x
INFO-FLOW: To file: write model fwd_fft_fifo_w16_d2_S_x
INFO-FLOW: To file: write model fwd_fft_fifo_w8_d2_S_x0
INFO-FLOW: To file: write model fwd_fft_flow_control_loop_pipe
INFO-FLOW: To file: write model fwd_fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fwd_fft_mul_31ns_8ns_32_2_1
INFO-FLOW: To file: write model fwd_fft_mul_31ns_9s_32_2_1
INFO-FLOW: To file: write model fwd_fft_dataflow_in_loop_VITIS_LOOP_471_3_ifmap_CF_M_real_memcore
INFO-FLOW: To file: write model fwd_fft_dataflow_in_loop_VITIS_LOOP_471_3_ifmap_CF_M_real
INFO-FLOW: To file: write model fwd_fft_fifo_w64_d2_S
INFO-FLOW: To file: write model fwd_fft_fifo_w8_d2_S_x1
INFO-FLOW: To file: write model fwd_fft_fifo_w64_d7_S
INFO-FLOW: To file: write model fwd_fft_fifo_w32_d1001_A
INFO-FLOW: To file: write model fwd_fft_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model fwd_fft_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model fwd_fft_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model fwd_fft_fifo_w32_d1001_A
INFO-FLOW: To file: write model fwd_fft_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model fwd_fft_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model fwd_fft_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model fwd_fft_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model fwd_fft_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model fwd_fft_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model fwd_fft_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model fwd_fft_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model fwd_fft_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model fwd_fft_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model fwd_fft_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model fwd_fft_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model fwd_fft_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model fwd_fft_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model fwd_fft_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model fwd_fft_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model fwd_fft_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model fwd_fft_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model fwd_fft_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model fwd_fft_start_for_Col_Wise_Overlap_Gen_U0
INFO-FLOW: To file: write model fwd_fft_start_for_FFT_R_U0
INFO-FLOW: To file: write model fwd_fft_start_for_Row_Wise_Synch_U0
INFO-FLOW: To file: write model fwd_fft_start_for_Transpose_U0
INFO-FLOW: To file: write model fwd_fft_start_for_FFT_C_U0
INFO-FLOW: To file: write model fwd_fft_ctrl_bus_s_axi
INFO-FLOW: To file: write model fwd_fft_gmem_m_axi
INFO-FLOW: To file: write model entry_proc47
INFO-FLOW: To file: write model Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4
INFO-FLOW: To file: write model Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6
INFO-FLOW: To file: write model Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9
INFO-FLOW: To file: write model Mem_Patch_Gen
INFO-FLOW: To file: write model Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5
INFO-FLOW: To file: write model Col_Wise_Overlap_Gen
INFO-FLOW: To file: write model stream_2_buf17
INFO-FLOW: To file: write model fft_stage_0_018_Pipeline_SKIP_X
INFO-FLOW: To file: write model fft_stage_0_018_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: To file: write model fft_stage_0_018
INFO-FLOW: To file: write model fft_stage_1_019_Pipeline_SKIP_X
INFO-FLOW: To file: write model fft_stage_1_019_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: To file: write model fft_stage_1_019
INFO-FLOW: To file: write model fft_stage_2_020_Pipeline_SKIP_X
INFO-FLOW: To file: write model fft_stage_2_020_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: To file: write model fft_stage_2_020
INFO-FLOW: To file: write model fft_stage_3_021_Pipeline_SKIP_X
INFO-FLOW: To file: write model fft_stage_3_021_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: To file: write model fft_stage_3_021
INFO-FLOW: To file: write model fft_stage_4_022_Pipeline_SKIP_X
INFO-FLOW: To file: write model fft_stage_4_022_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: To file: write model fft_stage_4_022
INFO-FLOW: To file: write model fft_stage_5_023_Pipeline_SKIP_X
INFO-FLOW: To file: write model fft_stage_5_023_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: To file: write model fft_stage_5_023
INFO-FLOW: To file: write model buf_2_stream24
INFO-FLOW: To file: write model dataflow_in_loop_VITIS_LOOP_91_1
INFO-FLOW: To file: write model dataflow_parent_loop_proc11
INFO-FLOW: To file: write model FFT_R
INFO-FLOW: To file: write model Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5
INFO-FLOW: To file: write model Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7
INFO-FLOW: To file: write model Row_Wise_Synch
INFO-FLOW: To file: write model ifmap_gen_x
INFO-FLOW: To file: write model ifmap_cons_y
INFO-FLOW: To file: write model dataflow_in_loop_VITIS_LOOP_442_3
INFO-FLOW: To file: write model dataflow_parent_loop_proc
INFO-FLOW: To file: write model dataflow_parent_loop_proc14
INFO-FLOW: To file: write model dataflow_parent_loop_proc15
INFO-FLOW: To file: write model Transpose
INFO-FLOW: To file: write model stream_2_buf
INFO-FLOW: To file: write model fft_stage_0_0_Pipeline_SKIP_X
INFO-FLOW: To file: write model fft_stage_0_0_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: To file: write model fft_stage_0_0
INFO-FLOW: To file: write model fft_stage_1_0_Pipeline_SKIP_X
INFO-FLOW: To file: write model fft_stage_1_0_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: To file: write model fft_stage_1_0
INFO-FLOW: To file: write model fft_stage_2_0_Pipeline_SKIP_X
INFO-FLOW: To file: write model fft_stage_2_0_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: To file: write model fft_stage_2_0
INFO-FLOW: To file: write model fft_stage_3_0_Pipeline_SKIP_X
INFO-FLOW: To file: write model fft_stage_3_0_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: To file: write model fft_stage_3_0
INFO-FLOW: To file: write model fft_stage_4_0_Pipeline_SKIP_X
INFO-FLOW: To file: write model fft_stage_4_0_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: To file: write model fft_stage_4_0
INFO-FLOW: To file: write model fft_stage_5_0_Pipeline_SKIP_X
INFO-FLOW: To file: write model fft_stage_5_0_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: To file: write model fft_stage_5_0
INFO-FLOW: To file: write model buf_2_stream
INFO-FLOW: To file: write model dataflow_in_loop_VITIS_LOOP_139_1
INFO-FLOW: To file: write model dataflow_parent_loop_proc12
INFO-FLOW: To file: write model FFT_C
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model ifmap_gen_y
INFO-FLOW: To file: write model ifmap_vec_write_Pipeline_VITIS_LOOP_419_2
INFO-FLOW: To file: write model ifmap_vec_write
INFO-FLOW: To file: write model dataflow_in_loop_VITIS_LOOP_471_3
INFO-FLOW: To file: write model dataflow_parent_loop_proc10
INFO-FLOW: To file: write model dataflow_parent_loop_proc13
INFO-FLOW: To file: write model dataflow_parent_loop_proc16
INFO-FLOW: To file: write model Mem_patch_Wr
INFO-FLOW: To file: write model fwd_fft
INFO-FLOW: Generating /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/vhdl' dstVlogDir='/home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/vlog' tclDir='/home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db' modelList='fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_mac_muladd_8ns_8ns_8ns_16_4_1
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_mul_8ns_8ns_16_1_1
fwd_fft_mul_mul_8ns_16ns_24_4_1
fwd_fft_mul_mul_16ns_8ns_24_4_1
fwd_fft_Mem_Patch_Gen_burst_buffer1
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_mul_16ns_32ns_48_2_1
fwd_fft_mul_mul_8ns_24ns_32_4_1
fwd_fft_fifo_w32_d620_A
fwd_fft_flow_control_loop_pipe
fwd_fft_hadd_16ns_16ns_16_5_full_dsp_1
fwd_fft_hsub_16ns_16ns_16_5_full_dsp_1
fwd_fft_hmul_16ns_16ns_16_4_max_dsp_1
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_fft_stage_0_018_w_M_real40
fwd_fft_fft_stage_0_018_w_M_imag29
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe
fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_input_data1_memcore
fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_input_data1
fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_out_data_12_memcore
fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_out_data_12
fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_out_data_67_memcore
fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_out_data_67
fwd_fft_fifo_w32_d2_S
fwd_fft_fifo_w32_d2_S
fwd_fft_fifo_w32_d2_S
fwd_fft_fifo_w16_d2_S
fwd_fft_fifo_w16_d2_S
fwd_fft_fifo_w16_d2_S
fwd_fft_fifo_w8_d2_S
fwd_fft_mul_mul_24ns_16ns_32_4_1
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_mul_32ns_8ns_40_2_1
fwd_fft_mul_mul_16ns_16ns_32_4_1
fwd_fft_fifo_w32_d2560_A
fwd_fft_flow_control_loop_pipe
fwd_fft_flow_control_loop_pipe
fwd_fft_dataflow_in_loop_VITIS_LOOP_442_3_ifmap_RF_M_real_memcore
fwd_fft_dataflow_in_loop_VITIS_LOOP_442_3_ifmap_RF_M_real
fwd_fft_fifo_w8_d2_S_x
fwd_fft_flow_control_loop_pipe
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe
fwd_fft_fifo_w32_d2_S_x
fwd_fft_fifo_w32_d2_S_x
fwd_fft_fifo_w32_d2_S_x
fwd_fft_fifo_w16_d2_S_x
fwd_fft_fifo_w16_d2_S_x
fwd_fft_fifo_w16_d2_S_x
fwd_fft_fifo_w8_d2_S_x0
fwd_fft_flow_control_loop_pipe
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_mul_31ns_8ns_32_2_1
fwd_fft_mul_31ns_9s_32_2_1
fwd_fft_dataflow_in_loop_VITIS_LOOP_471_3_ifmap_CF_M_real_memcore
fwd_fft_dataflow_in_loop_VITIS_LOOP_471_3_ifmap_CF_M_real
fwd_fft_fifo_w64_d2_S
fwd_fft_fifo_w8_d2_S_x1
fwd_fft_fifo_w64_d7_S
fwd_fft_fifo_w32_d1001_A
fwd_fft_fifo_w32_d2_S_x0
fwd_fft_fifo_w32_d2_S_x0
fwd_fft_fifo_w32_d2_S_x0
fwd_fft_fifo_w32_d1001_A
fwd_fft_fifo_w32_d2_S_x0
fwd_fft_fifo_w32_d2_S_x0
fwd_fft_fifo_w32_d2_S_x0
fwd_fft_fifo_w32_d2_S_x0
fwd_fft_fifo_w32_d2_S_x0
fwd_fft_fifo_w32_d2_S_x0
fwd_fft_fifo_w32_d2_S_x0
fwd_fft_fifo_w32_d2_S_x0
fwd_fft_fifo_w32_d2_S_x0
fwd_fft_fifo_w32_d2_S_x0
fwd_fft_fifo_w32_d2_S_x0
fwd_fft_fifo_w32_d2_S_x0
fwd_fft_fifo_w32_d2_S_x0
fwd_fft_fifo_w32_d2_S_x0
fwd_fft_fifo_w32_d2_S_x0
fwd_fft_fifo_w32_d2_S_x0
fwd_fft_fifo_w32_d2_S_x0
fwd_fft_fifo_w32_d2_S_x0
fwd_fft_fifo_w32_d2_S_x0
fwd_fft_start_for_Col_Wise_Overlap_Gen_U0
fwd_fft_start_for_FFT_R_U0
fwd_fft_start_for_Row_Wise_Synch_U0
fwd_fft_start_for_Transpose_U0
fwd_fft_start_for_FFT_C_U0
fwd_fft_ctrl_bus_s_axi
fwd_fft_gmem_m_axi
entry_proc47
Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4
Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6
Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9
Mem_Patch_Gen
Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5
Col_Wise_Overlap_Gen
stream_2_buf17
fft_stage_0_018_Pipeline_SKIP_X
fft_stage_0_018_Pipeline_VITIS_LOOP_40_1
fft_stage_0_018
fft_stage_1_019_Pipeline_SKIP_X
fft_stage_1_019_Pipeline_VITIS_LOOP_40_1
fft_stage_1_019
fft_stage_2_020_Pipeline_SKIP_X
fft_stage_2_020_Pipeline_VITIS_LOOP_40_1
fft_stage_2_020
fft_stage_3_021_Pipeline_SKIP_X
fft_stage_3_021_Pipeline_VITIS_LOOP_40_1
fft_stage_3_021
fft_stage_4_022_Pipeline_SKIP_X
fft_stage_4_022_Pipeline_VITIS_LOOP_40_1
fft_stage_4_022
fft_stage_5_023_Pipeline_SKIP_X
fft_stage_5_023_Pipeline_VITIS_LOOP_40_1
fft_stage_5_023
buf_2_stream24
dataflow_in_loop_VITIS_LOOP_91_1
dataflow_parent_loop_proc11
FFT_R
Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5
Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7
Row_Wise_Synch
ifmap_gen_x
ifmap_cons_y
dataflow_in_loop_VITIS_LOOP_442_3
dataflow_parent_loop_proc
dataflow_parent_loop_proc14
dataflow_parent_loop_proc15
Transpose
stream_2_buf
fft_stage_0_0_Pipeline_SKIP_X
fft_stage_0_0_Pipeline_VITIS_LOOP_40_1
fft_stage_0_0
fft_stage_1_0_Pipeline_SKIP_X
fft_stage_1_0_Pipeline_VITIS_LOOP_40_1
fft_stage_1_0
fft_stage_2_0_Pipeline_SKIP_X
fft_stage_2_0_Pipeline_VITIS_LOOP_40_1
fft_stage_2_0
fft_stage_3_0_Pipeline_SKIP_X
fft_stage_3_0_Pipeline_VITIS_LOOP_40_1
fft_stage_3_0
fft_stage_4_0_Pipeline_SKIP_X
fft_stage_4_0_Pipeline_VITIS_LOOP_40_1
fft_stage_4_0
fft_stage_5_0_Pipeline_SKIP_X
fft_stage_5_0_Pipeline_VITIS_LOOP_40_1
fft_stage_5_0
buf_2_stream
dataflow_in_loop_VITIS_LOOP_139_1
dataflow_parent_loop_proc12
FFT_C
entry_proc
ifmap_gen_y
ifmap_vec_write_Pipeline_VITIS_LOOP_419_2
ifmap_vec_write
dataflow_in_loop_VITIS_LOOP_471_3
dataflow_parent_loop_proc10
dataflow_parent_loop_proc13
dataflow_parent_loop_proc16
Mem_patch_Wr
fwd_fft
' expOnly='0'
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute       ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/entry_proc47.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9.compgen.tcl 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_Patch_Gen.compgen.tcl 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'fwd_fft_Mem_Patch_Gen_burst_buffer1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Col_Wise_Overlap_Gen.compgen.tcl 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Col_Buffer_U(fwd_fft_fifo_w32_d620_A)' using Vivado Default RAMs.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/stream_2_buf17.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_018_Pipeline_SKIP_X.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_018_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_018.compgen.tcl 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'fwd_fft_fft_stage_0_018_w_M_real40' using distributed ROMs.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'fwd_fft_fft_stage_0_018_w_M_imag29' using distributed ROMs.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
Command       ap_source done; 0.11 sec.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_019_Pipeline_SKIP_X.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_019_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_019.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_020_Pipeline_SKIP_X.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_020_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_020.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_021_Pipeline_SKIP_X.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_021_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_021.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_022_Pipeline_SKIP_X.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_022_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_022.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_023_Pipeline_SKIP_X.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_023_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_023.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/buf_2_stream24.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_91_1.compgen.tcl 
Execute         send_msg_by_id INFO @200-740@%s fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_input_data1_memcore 
INFO: [HLS 200-740] Implementing PIPO fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_input_data1_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_input_data1_memcore_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
Execute         send_msg_by_id INFO @200-740@%s fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_out_data_12_memcore 
INFO: [HLS 200-740] Implementing PIPO fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_out_data_12_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_out_data_12_memcore_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
Execute         send_msg_by_id INFO @200-740@%s fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_out_data_67_memcore 
INFO: [HLS 200-740] Implementing PIPO fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_out_data_67_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_out_data_67_memcore_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c6_channel_U(fwd_fft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c5_channel_U(fwd_fft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c4_channel_U(fwd_fft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c3_channel_U(fwd_fft_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c2_channel_U(fwd_fft_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c1_channel_U(fwd_fft_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c_channel_U(fwd_fft_fifo_w8_d2_S)' using Shift Registers.
Command       ap_source done; 0.32 sec.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc11.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/FFT_R.compgen.tcl 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Row_Wise_Synch.compgen.tcl 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Row_Buffer_U(fwd_fft_fifo_w32_d2560_A)' using Vivado Default RAMs.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_gen_x.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_cons_y.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_442_3.compgen.tcl 
Execute         send_msg_by_id INFO @200-741@%s fwd_fft_dataflow_in_loop_VITIS_LOOP_442_3_ifmap_RF_M_real_memcore 
INFO: [HLS 200-741] Implementing PIPO fwd_fft_dataflow_in_loop_VITIS_LOOP_442_3_ifmap_RF_M_real_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'fwd_fft_dataflow_in_loop_VITIS_LOOP_442_3_ifmap_RF_M_real_memcore_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c_channel1_U(fwd_fft_fifo_w8_d2_S_x)' using Shift Registers.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc14.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc15.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Transpose.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/stream_2_buf.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_0_Pipeline_SKIP_X.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_0_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_0.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_0_Pipeline_SKIP_X.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_0_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_0.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_0_Pipeline_SKIP_X.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_0_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_0.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_0_Pipeline_SKIP_X.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_0_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_0.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_0_Pipeline_SKIP_X.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_0_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_0.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_0_Pipeline_SKIP_X.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_0_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_0.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/buf_2_stream.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_139_1.compgen.tcl 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c6_channel_U(fwd_fft_fifo_w32_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c5_channel_U(fwd_fft_fifo_w32_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c4_channel_U(fwd_fft_fifo_w32_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c3_channel_U(fwd_fft_fifo_w16_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c2_channel_U(fwd_fft_fifo_w16_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c1_channel_U(fwd_fft_fifo_w16_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c_channel_U(fwd_fft_fifo_w8_d2_S_x0)' using Shift Registers.
Command       ap_source done; 0.19 sec.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc12.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/FFT_C.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/entry_proc.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_gen_y.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_vec_write_Pipeline_VITIS_LOOP_419_2.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_vec_write.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_471_3.compgen.tcl 
Execute         send_msg_by_id INFO @200-740@%s fwd_fft_dataflow_in_loop_VITIS_LOOP_471_3_ifmap_CF_M_real_memcore 
INFO: [HLS 200-740] Implementing PIPO fwd_fft_dataflow_in_loop_VITIS_LOOP_471_3_ifmap_CF_M_real_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'fwd_fft_dataflow_in_loop_VITIS_LOOP_471_3_ifmap_CF_M_real_memcore_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fft_out_c_channel_U(fwd_fft_fifo_w64_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c_channel1_U(fwd_fft_fifo_w8_d2_S_x1)' using Shift Registers.
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc10.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc13.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc16.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_patch_Wr.compgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.compgen.tcl 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_c_channel_U(fwd_fft_fifo_w64_d7_S)' using Shift Registers.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'c_ifmap_patch_st_U(fwd_fft_fifo_w32_d1001_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c21_U(fwd_fft_fifo_w32_d2_S_x0)' using Shift Registers.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ctrl2_reg_c26_U(fwd_fft_fifo_w32_d2_S_x0)' using Shift Registers.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer1_reg_c31_U(fwd_fft_fifo_w32_d2_S_x0)' using Shift Registers.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'c_ifmap_col_op_st_U(fwd_fft_fifo_w32_d1001_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c20_U(fwd_fft_fifo_w32_d2_S_x0)' using Shift Registers.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ctrl2_reg_c25_U(fwd_fft_fifo_w32_d2_S_x0)' using Shift Registers.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer1_reg_c30_U(fwd_fft_fifo_w32_d2_S_x0)' using Shift Registers.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'c_fft_row_op_st_U(fwd_fft_fifo_w32_d2_S_x0)' using Shift Registers.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c19_U(fwd_fft_fifo_w32_d2_S_x0)' using Shift Registers.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ctrl2_reg_c24_U(fwd_fft_fifo_w32_d2_S_x0)' using Shift Registers.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer1_reg_c29_U(fwd_fft_fifo_w32_d2_S_x0)' using Shift Registers.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'c_row_op_st_U(fwd_fft_fifo_w32_d2_S_x0)' using Shift Registers.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c18_U(fwd_fft_fifo_w32_d2_S_x0)' using Shift Registers.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ctrl2_reg_c23_U(fwd_fft_fifo_w32_d2_S_x0)' using Shift Registers.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer1_reg_c28_U(fwd_fft_fifo_w32_d2_S_x0)' using Shift Registers.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'c_row_op_trans_st_U(fwd_fft_fifo_w32_d2_S_x0)' using Shift Registers.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c17_U(fwd_fft_fifo_w32_d2_S_x0)' using Shift Registers.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ctrl2_reg_c22_U(fwd_fft_fifo_w32_d2_S_x0)' using Shift Registers.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer1_reg_c27_U(fwd_fft_fifo_w32_d2_S_x0)' using Shift Registers.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'c_fft_col_op_st_U(fwd_fft_fifo_w32_d2_S_x0)' using Shift Registers.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c_U(fwd_fft_fifo_w32_d2_S_x0)' using Shift Registers.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ctrl2_reg_c_U(fwd_fft_fifo_w32_d2_S_x0)' using Shift Registers.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer1_reg_c_U(fwd_fft_fifo_w32_d2_S_x0)' using Shift Registers.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Col_Wise_Overlap_Gen_U0_U(fwd_fft_start_for_Col_Wise_Overlap_Gen_U0)' using Shift Registers.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FFT_R_U0_U(fwd_fft_start_for_FFT_R_U0)' using Shift Registers.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Row_Wise_Synch_U0_U(fwd_fft_start_for_Row_Wise_Synch_U0)' using Shift Registers.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Transpose_U0_U(fwd_fft_start_for_Transpose_U0)' using Shift Registers.
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FFT_C_U0_U(fwd_fft_start_for_FFT_C_U0)' using Shift Registers.
Execute         source ./ctrl_bus.slave.tcl 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
Command       ap_source done; 0.93 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4.76 seconds. CPU system time: 0.08 seconds. Elapsed time: 5.07 seconds; current allocated memory: 1.069 GB.
INFO-FLOW: DBG:PROC: ::AP::create_csynth_xml outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc47
INFO-FLOW: No bind nodes found for module_name fft_stage_0_018_Pipeline_SKIP_X
INFO-FLOW: No bind nodes found for module_name fft_stage_0_018_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: No bind nodes found for module_name fft_stage_0_018
INFO-FLOW: No bind nodes found for module_name fft_stage_1_019_Pipeline_SKIP_X
INFO-FLOW: No bind nodes found for module_name fft_stage_1_019_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: No bind nodes found for module_name fft_stage_1_019
INFO-FLOW: No bind nodes found for module_name fft_stage_2_020_Pipeline_SKIP_X
INFO-FLOW: No bind nodes found for module_name fft_stage_2_020_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: No bind nodes found for module_name fft_stage_2_020
INFO-FLOW: No bind nodes found for module_name fft_stage_3_021_Pipeline_SKIP_X
INFO-FLOW: No bind nodes found for module_name fft_stage_3_021_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: No bind nodes found for module_name fft_stage_3_021
INFO-FLOW: No bind nodes found for module_name fft_stage_4_022_Pipeline_SKIP_X
INFO-FLOW: No bind nodes found for module_name fft_stage_4_022_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: No bind nodes found for module_name fft_stage_4_022
INFO-FLOW: No bind nodes found for module_name fft_stage_5_023_Pipeline_SKIP_X
INFO-FLOW: No bind nodes found for module_name fft_stage_5_023_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: No bind nodes found for module_name fft_stage_5_023
INFO-FLOW: No bind nodes found for module_name dataflow_parent_loop_proc11
INFO-FLOW: No bind nodes found for module_name dataflow_parent_loop_proc
INFO-FLOW: No bind nodes found for module_name dataflow_parent_loop_proc14
INFO-FLOW: No bind nodes found for module_name dataflow_parent_loop_proc15
INFO-FLOW: No bind nodes found for module_name Transpose
INFO-FLOW: No bind nodes found for module_name fft_stage_0_0_Pipeline_SKIP_X
INFO-FLOW: No bind nodes found for module_name fft_stage_0_0_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: No bind nodes found for module_name fft_stage_0_0
INFO-FLOW: No bind nodes found for module_name fft_stage_1_0_Pipeline_SKIP_X
INFO-FLOW: No bind nodes found for module_name fft_stage_1_0_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: No bind nodes found for module_name fft_stage_1_0
INFO-FLOW: No bind nodes found for module_name fft_stage_2_0_Pipeline_SKIP_X
INFO-FLOW: No bind nodes found for module_name fft_stage_2_0_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: No bind nodes found for module_name fft_stage_2_0
INFO-FLOW: No bind nodes found for module_name fft_stage_3_0_Pipeline_SKIP_X
INFO-FLOW: No bind nodes found for module_name fft_stage_3_0_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: No bind nodes found for module_name fft_stage_3_0
INFO-FLOW: No bind nodes found for module_name fft_stage_4_0_Pipeline_SKIP_X
INFO-FLOW: No bind nodes found for module_name fft_stage_4_0_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: No bind nodes found for module_name fft_stage_4_0
INFO-FLOW: No bind nodes found for module_name fft_stage_5_0_Pipeline_SKIP_X
INFO-FLOW: No bind nodes found for module_name fft_stage_5_0_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: No bind nodes found for module_name fft_stage_5_0
INFO-FLOW: No bind nodes found for module_name dataflow_parent_loop_proc12
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name dataflow_parent_loop_proc10
INFO-FLOW: No bind nodes found for module_name dataflow_parent_loop_proc13
INFO-FLOW: No bind nodes found for module_name dataflow_parent_loop_proc16
INFO-FLOW: No bind nodes found for module_name Mem_patch_Wr
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -disable_deadlock_detection 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       create_csynth_xml wrote csynth_xml=/home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_mac_muladd_8ns_8ns_8ns_16_4_1
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_mul_8ns_8ns_16_1_1
fwd_fft_mul_mul_8ns_16ns_24_4_1
fwd_fft_mul_mul_16ns_8ns_24_4_1
fwd_fft_Mem_Patch_Gen_burst_buffer1
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_mul_16ns_32ns_48_2_1
fwd_fft_mul_mul_8ns_24ns_32_4_1
fwd_fft_fifo_w32_d620_A
fwd_fft_flow_control_loop_pipe
fwd_fft_hadd_16ns_16ns_16_5_full_dsp_1
fwd_fft_hsub_16ns_16ns_16_5_full_dsp_1
fwd_fft_hmul_16ns_16ns_16_4_max_dsp_1
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_fft_stage_0_018_w_M_real40
fwd_fft_fft_stage_0_018_w_M_imag29
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe
fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_input_data1_memcore
fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_input_data1
fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_out_data_12_memcore
fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_out_data_12
fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_out_data_67_memcore
fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_out_data_67
fwd_fft_fifo_w32_d2_S
fwd_fft_fifo_w32_d2_S
fwd_fft_fifo_w32_d2_S
fwd_fft_fifo_w16_d2_S
fwd_fft_fifo_w16_d2_S
fwd_fft_fifo_w16_d2_S
fwd_fft_fifo_w8_d2_S
fwd_fft_mul_mul_24ns_16ns_32_4_1
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_mul_32ns_8ns_40_2_1
fwd_fft_mul_mul_16ns_16ns_32_4_1
fwd_fft_fifo_w32_d2560_A
fwd_fft_flow_control_loop_pipe
fwd_fft_flow_control_loop_pipe
fwd_fft_dataflow_in_loop_VITIS_LOOP_442_3_ifmap_RF_M_real_memcore
fwd_fft_dataflow_in_loop_VITIS_LOOP_442_3_ifmap_RF_M_real
fwd_fft_fifo_w8_d2_S_x
fwd_fft_flow_control_loop_pipe
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_flow_control_loop_pipe
fwd_fft_fifo_w32_d2_S_x
fwd_fft_fifo_w32_d2_S_x
fwd_fft_fifo_w32_d2_S_x
fwd_fft_fifo_w16_d2_S_x
fwd_fft_fifo_w16_d2_S_x
fwd_fft_fifo_w16_d2_S_x
fwd_fft_fifo_w8_d2_S_x0
fwd_fft_flow_control_loop_pipe
fwd_fft_flow_control_loop_pipe_sequential_init
fwd_fft_mul_31ns_8ns_32_2_1
fwd_fft_mul_31ns_9s_32_2_1
fwd_fft_dataflow_in_loop_VITIS_LOOP_471_3_ifmap_CF_M_real_memcore
fwd_fft_dataflow_in_loop_VITIS_LOOP_471_3_ifmap_CF_M_real
fwd_fft_fifo_w64_d2_S
fwd_fft_fifo_w8_d2_S_x1
fwd_fft_fifo_w64_d7_S
fwd_fft_fifo_w32_d1001_A
fwd_fft_fifo_w32_d2_S_x0
fwd_fft_fifo_w32_d2_S_x0
fwd_fft_fifo_w32_d2_S_x0
fwd_fft_fifo_w32_d1001_A
fwd_fft_fifo_w32_d2_S_x0
fwd_fft_fifo_w32_d2_S_x0
fwd_fft_fifo_w32_d2_S_x0
fwd_fft_fifo_w32_d2_S_x0
fwd_fft_fifo_w32_d2_S_x0
fwd_fft_fifo_w32_d2_S_x0
fwd_fft_fifo_w32_d2_S_x0
fwd_fft_fifo_w32_d2_S_x0
fwd_fft_fifo_w32_d2_S_x0
fwd_fft_fifo_w32_d2_S_x0
fwd_fft_fifo_w32_d2_S_x0
fwd_fft_fifo_w32_d2_S_x0
fwd_fft_fifo_w32_d2_S_x0
fwd_fft_fifo_w32_d2_S_x0
fwd_fft_fifo_w32_d2_S_x0
fwd_fft_fifo_w32_d2_S_x0
fwd_fft_fifo_w32_d2_S_x0
fwd_fft_fifo_w32_d2_S_x0
fwd_fft_fifo_w32_d2_S_x0
fwd_fft_start_for_Col_Wise_Overlap_Gen_U0
fwd_fft_start_for_FFT_R_U0
fwd_fft_start_for_Row_Wise_Synch_U0
fwd_fft_start_for_Transpose_U0
fwd_fft_start_for_FFT_C_U0
fwd_fft_ctrl_bus_s_axi
fwd_fft_gmem_m_axi
entry_proc47
Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4
Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6
Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9
Mem_Patch_Gen
Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5
Col_Wise_Overlap_Gen
stream_2_buf17
fft_stage_0_018_Pipeline_SKIP_X
fft_stage_0_018_Pipeline_VITIS_LOOP_40_1
fft_stage_0_018
fft_stage_1_019_Pipeline_SKIP_X
fft_stage_1_019_Pipeline_VITIS_LOOP_40_1
fft_stage_1_019
fft_stage_2_020_Pipeline_SKIP_X
fft_stage_2_020_Pipeline_VITIS_LOOP_40_1
fft_stage_2_020
fft_stage_3_021_Pipeline_SKIP_X
fft_stage_3_021_Pipeline_VITIS_LOOP_40_1
fft_stage_3_021
fft_stage_4_022_Pipeline_SKIP_X
fft_stage_4_022_Pipeline_VITIS_LOOP_40_1
fft_stage_4_022
fft_stage_5_023_Pipeline_SKIP_X
fft_stage_5_023_Pipeline_VITIS_LOOP_40_1
fft_stage_5_023
buf_2_stream24
dataflow_in_loop_VITIS_LOOP_91_1
dataflow_parent_loop_proc11
FFT_R
Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5
Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7
Row_Wise_Synch
ifmap_gen_x
ifmap_cons_y
dataflow_in_loop_VITIS_LOOP_442_3
dataflow_parent_loop_proc
dataflow_parent_loop_proc14
dataflow_parent_loop_proc15
Transpose
stream_2_buf
fft_stage_0_0_Pipeline_SKIP_X
fft_stage_0_0_Pipeline_VITIS_LOOP_40_1
fft_stage_0_0
fft_stage_1_0_Pipeline_SKIP_X
fft_stage_1_0_Pipeline_VITIS_LOOP_40_1
fft_stage_1_0
fft_stage_2_0_Pipeline_SKIP_X
fft_stage_2_0_Pipeline_VITIS_LOOP_40_1
fft_stage_2_0
fft_stage_3_0_Pipeline_SKIP_X
fft_stage_3_0_Pipeline_VITIS_LOOP_40_1
fft_stage_3_0
fft_stage_4_0_Pipeline_SKIP_X
fft_stage_4_0_Pipeline_VITIS_LOOP_40_1
fft_stage_4_0
fft_stage_5_0_Pipeline_SKIP_X
fft_stage_5_0_Pipeline_VITIS_LOOP_40_1
fft_stage_5_0
buf_2_stream
dataflow_in_loop_VITIS_LOOP_139_1
dataflow_parent_loop_proc12
FFT_C
entry_proc
ifmap_gen_y
ifmap_vec_write_Pipeline_VITIS_LOOP_419_2
ifmap_vec_write
dataflow_in_loop_VITIS_LOOP_471_3
dataflow_parent_loop_proc10
dataflow_parent_loop_proc13
dataflow_parent_loop_proc16
Mem_patch_Wr
fwd_fft
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.compgen.dataonly.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.compgen.dataonly.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute       ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/entry_proc47.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_Patch_Gen.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Col_Wise_Overlap_Gen.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/stream_2_buf17.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_018_Pipeline_SKIP_X.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_018_Pipeline_VITIS_LOOP_40_1.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_018.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_019_Pipeline_SKIP_X.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_019_Pipeline_VITIS_LOOP_40_1.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_019.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_020_Pipeline_SKIP_X.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_020_Pipeline_VITIS_LOOP_40_1.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_020.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_021_Pipeline_SKIP_X.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_021_Pipeline_VITIS_LOOP_40_1.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_021.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_022_Pipeline_SKIP_X.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_022_Pipeline_VITIS_LOOP_40_1.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_022.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_023_Pipeline_SKIP_X.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_023_Pipeline_VITIS_LOOP_40_1.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_023.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/buf_2_stream24.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_91_1.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc11.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/FFT_R.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Row_Wise_Synch.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_gen_x.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_cons_y.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_442_3.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc14.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc15.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Transpose.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/stream_2_buf.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_0_Pipeline_SKIP_X.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_0_Pipeline_VITIS_LOOP_40_1.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_0_0.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_0_Pipeline_SKIP_X.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_0_Pipeline_VITIS_LOOP_40_1.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_1_0.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_0_Pipeline_SKIP_X.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_0_Pipeline_VITIS_LOOP_40_1.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_2_0.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_0_Pipeline_SKIP_X.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_0_Pipeline_VITIS_LOOP_40_1.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_3_0.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_0_Pipeline_SKIP_X.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_0_Pipeline_VITIS_LOOP_40_1.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_4_0.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_0_Pipeline_SKIP_X.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_0_Pipeline_VITIS_LOOP_40_1.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fft_stage_5_0.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/buf_2_stream.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_139_1.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc12.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/FFT_C.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_gen_y.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_vec_write_Pipeline_VITIS_LOOP_419_2.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/ifmap_vec_write.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_471_3.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc10.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc13.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/dataflow_parent_loop_proc16.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/Mem_patch_Wr.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.tbgen.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute       ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.constraint.tcl 
Execute       sc_get_clocks fwd_fft 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/impl/misc/compute_fft_write_sptohp_32ns_16_2_no_dsp_1_ip.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/impl/misc/FFT_C_hadd_16ns_16ns_16_2_full_dsp_1_ip.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/impl/misc/FFT_C_hmul_16ns_16ns_16_2_max_dsp_1_ip.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/impl/misc/FFT_C_hsub_16ns_16ns_16_2_full_dsp_1_ip.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/impl/misc/fft_hadd_16ns_16ns_16_2_full_dsp_1_ip.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/impl/misc/fft_hmul_16ns_16ns_16_2_max_dsp_1_ip.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/impl/misc/fft_hsub_16ns_16ns_16_2_full_dsp_1_ip.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/impl/misc/FFT_R_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/impl/misc/FFT_R_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/impl/misc/FFT_R_fsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/impl/misc/FFT_R_hadd_16ns_16ns_16_2_full_dsp_1_ip.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/impl/misc/FFT_R_hmul_16ns_16ns_16_2_max_dsp_1_ip.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/impl/misc/FFT_R_hsub_16ns_16ns_16_2_full_dsp_1_ip.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/impl/misc/fft_stage_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/impl/misc/fft_stage_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/impl/misc/fft_stage_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/impl/misc/fft_stage_fsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/impl/misc/fft_stage_hadd_16ns_16ns_16_1_full_dsp_1_ip.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/impl/misc/fft_stage_hadd_16ns_16ns_16_2_full_dsp_1_ip.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/impl/misc/fft_stage_hadd_16ns_16ns_16_5_full_dsp_1_ip.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/impl/misc/fft_stage_hmul_16ns_16ns_16_1_max_dsp_1_ip.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/impl/misc/fft_stage_hmul_16ns_16ns_16_2_max_dsp_1_ip.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/impl/misc/fft_stage_hmul_16ns_16ns_16_4_max_dsp_1_ip.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/impl/misc/fft_stage_hsub_16ns_16ns_16_1_full_dsp_1_ip.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/impl/misc/fft_stage_hsub_16ns_16ns_16_2_full_dsp_1_ip.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/impl/misc/fft_stage_hsub_16ns_16ns_16_5_full_dsp_1_ip.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/impl/misc/fwd_fft_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/impl/misc/fwd_fft_fadd_32ns_32ns_32_10_full_dsp_1_ip.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/impl/misc/fwd_fft_fdiv_32ns_32ns_32_30_no_dsp_1_ip.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/impl/misc/fwd_fft_fft_syn_param1_32_32_16_1_1_17_core_ip.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/impl/misc/fwd_fft_fft_syn_param1_32_32_16_1_1_s_core_ip.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/impl/misc/fwd_fft_fft_syn_param1_32_32_64_1_1_17_core_ip.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/impl/misc/fwd_fft_fft_syn_param1_32_32_64_1_1_s_core_ip.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/impl/misc/fwd_fft_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/impl/misc/fwd_fft_fmul_32ns_32ns_32_7_max_dsp_1_ip.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/impl/misc/fwd_fft_fsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/impl/misc/fwd_fft_fsub_32ns_32ns_32_10_full_dsp_1_ip.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/impl/misc/fwd_fft_hadd_16ns_16ns_16_1_full_dsp_1_ip.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/impl/misc/fwd_fft_hadd_16ns_16ns_16_2_full_dsp_1_ip.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/impl/misc/fwd_fft_hadd_16ns_16ns_16_5_full_dsp_1_ip.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/impl/misc/fwd_fft_hmul_16ns_16ns_16_1_max_dsp_1_ip.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/impl/misc/fwd_fft_hmul_16ns_16ns_16_2_max_dsp_1_ip.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/impl/misc/fwd_fft_hmul_16ns_16ns_16_4_max_dsp_1_ip.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/impl/misc/fwd_fft_hptosp_16ns_32_2_no_dsp_1_ip.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/impl/misc/fwd_fft_hsub_16ns_16ns_16_1_full_dsp_1_ip.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/impl/misc/fwd_fft_hsub_16ns_16ns_16_2_full_dsp_1_ip.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/impl/misc/fwd_fft_hsub_16ns_16ns_16_5_full_dsp_1_ip.tcl 
Execute       source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/impl/misc/fwd_fft_sptohp_32ns_16_2_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::AP::add_csynth_report_sections
INFO-FLOW: DBG:PUTS:       update_csynth_reports json2reportxml
Execute       send_msg_by_id INFO @200-1603@%s  
INFO: [HLS 200-1603] Design has MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:PUTS:       update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:       update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 5.44 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.52 seconds; current allocated memory: 1.088 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fwd_fft.
INFO: [VLOG 209-307] Generating Verilog RTL for fwd_fft.
Execute       syn_report -model fwd_fft -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 220.46 MHz
Command     autosyn done; 44.21 sec.
Command   csynth_design done; 71.09 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 68.87 seconds. CPU system time: 2.15 seconds. Elapsed time: 71.09 seconds; current allocated memory: 1.088 GB.
Command ap_source done; 72.33 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1 opened at Thu Oct 13 08:04:49 IST 2022
Execute     ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     ap_set_clock -name default -uncertainty 2 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
Execute     set_part xczu7cg-fbvb900-1-i 
Execute       create_platform xczu7cg-fbvb900-1-i -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
Command       create_platform done; 0.89 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7cg-fbvb900-1-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.97 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1 sec.
Execute   set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
Execute     create_platform xczu7cg-fbvb900-1-i -board  
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7cg-fbvb900-1-i -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute   set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
Execute   cosim_design -wave_debug -enable_dataflow_profiling -trace_level all 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -enable_dataflow_profiling -trace_level all 
Execute     source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
Execute     ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute     ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
Execute     source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute     source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.tbgen.tcl 
Execute     source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.tbgen.tcl 
Execute     source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xczu7cg-fbvb900-1-i -data info 
INFO-FLOW: TB processing: /home/shine/Desktop/fft_story/hls/fwd_fft/v4/tb/main_test.cpp /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/./sim/autowrap/testbench/main_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/./sim/autowrap/testbench/main_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/./sim/autowrap/testbench/main_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 4.52 sec.
Execute     ap_part_info -name xczu7cg-fbvb900-1-i -data info 
INFO-FLOW: TB processing: /home/shine/Desktop/fft_story/hls/fwd_fft/v4/src/main.cpp /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/./sim/autowrap/testbench/main.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/./sim/autowrap/testbench/main.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/./sim/autowrap/testbench/main.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 3.92 sec.
Execute     source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute     source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute     source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute     source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.tbgen.tcl 
Execute     source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.tbgen.tcl 
Execute     ap_part_info -name xczu7cg-fbvb900-1-i -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.34 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xczu7cg-fbvb900-1-i -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.tbgen.tcl 
Execute     source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.tbgen.tcl 
Execute     source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.tbgen.tcl 
Execute     source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.tbgen.tcl 
Execute     source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.tbgen.tcl 
Execute     source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.tbgen.tcl 
Execute     source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.tbgen.tcl 
Execute     source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.tbgen.tcl 
Execute     source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.tbgen.tcl 
Execute     source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.tbgen.tcl 
Execute     source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.tbgen.tcl 
Execute     source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.tbgen.tcl 
Execute     source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.tbgen.tcl 
Execute     source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.tbgen.tcl 
Execute     source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.tbgen.tcl 
Execute     source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.tbgen.tcl 
Execute     source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.tbgen.tcl 
Execute     source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.tbgen.tcl 
Execute     source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.tbgen.tcl 
Execute     source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.tbgen.tcl 
Execute     source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.tbgen.tcl 
Execute     source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.tbgen.tcl 
Execute     source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.tbgen.tcl 
Execute     source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.tbgen.tcl 
Execute     source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.tbgen.tcl 
Execute     source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.tbgen.tcl 
Execute     source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.tbgen.tcl 
Execute     source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.tbgen.tcl 
Execute     source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.tbgen.tcl 
Execute     ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute     ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
Execute     source /home/shine/Desktop/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 308.95 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 360.37 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 230.7 seconds. CPU system time: 5.87 seconds. Elapsed time: 360.37 seconds; current allocated memory: 157.047 MB.
Command ap_source done; 361.5 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/shine/Documents/research/fft_story/hls/fwd_fft/v4/v4/solution1 opened at Fri Dec 09 11:12:13 IST 2022
Execute     ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     ap_set_clock -name default -uncertainty 2 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
Execute     set_part xczu7cg-fbvb900-1-i 
Execute       create_platform xczu7cg-fbvb900-1-i -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
Command       create_platform done; 0.19 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7cg-fbvb900-1-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.25 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 0.3 sec.
Execute   set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
Execute     create_platform xczu7cg-fbvb900-1-i -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7cg-fbvb900-1-i -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute   set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
Execute   source ./v4/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./v4/solution1/directives.tcl
Execute     set_directive_top -name fwd_fft fwd_fft 
INFO: [HLS 200-1510] Running: set_directive_top -name fwd_fft fwd_fft 
Execute   csim_design -clean -setup -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
Execute     source /home/shine/Documents/research/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7cg-fbvb900-1-i -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.73 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.29 seconds. CPU system time: 0.35 seconds. Elapsed time: 6.73 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 17.11 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/shine/Documents/research/fft_story/hls/fwd_fft/v4/v4/solution1 opened at Fri Dec 09 12:10:37 IST 2022
Execute     ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     ap_set_clock -name default -uncertainty 2 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
Execute     set_part xczu7cg-fbvb900-1-i 
Execute       create_platform xczu7cg-fbvb900-1-i -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
Command       create_platform done; 0.24 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7cg-fbvb900-1-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.32 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 0.38 sec.
Execute   set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
Execute     create_platform xczu7cg-fbvb900-1-i -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7cg-fbvb900-1-i -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute   set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
Execute   source ./v4/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./v4/solution1/directives.tcl
Execute     set_directive_top -name fwd_fft fwd_fft 
INFO: [HLS 200-1510] Running: set_directive_top -name fwd_fft fwd_fft 
Execute   csim_design -clean -setup -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
Execute     source /home/shine/Documents/research/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7cg-fbvb900-1-i -data info 
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 5
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 6.62 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.17 seconds. CPU system time: 0.31 seconds. Elapsed time: 6.62 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 17.08 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/shine/Documents/research/fft_story/hls/fwd_fft/v4/v4/solution1 opened at Fri Dec 09 12:11:27 IST 2022
Execute     ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     ap_set_clock -name default -uncertainty 2 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
Execute     set_part xczu7cg-fbvb900-1-i 
Execute       create_platform xczu7cg-fbvb900-1-i -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
Command       create_platform done; 0.18 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7cg-fbvb900-1-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.24 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 0.28 sec.
Execute   set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
Execute     create_platform xczu7cg-fbvb900-1-i -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7cg-fbvb900-1-i -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute   set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
Execute   source ./v4/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./v4/solution1/directives.tcl
Execute     set_directive_top -name fwd_fft fwd_fft 
INFO: [HLS 200-1510] Running: set_directive_top -name fwd_fft fwd_fft 
Execute   csim_design -clean -setup -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
Execute     source /home/shine/Documents/research/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7cg-fbvb900-1-i -data info 
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 5
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 6.38 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.96 seconds. CPU system time: 0.35 seconds. Elapsed time: 6.38 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 16.75 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/shine/Documents/research/fft_story/hls/fwd_fft/v4/v4/solution1 opened at Fri Dec 09 12:12:31 IST 2022
Execute     ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     ap_set_clock -name default -uncertainty 2 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
Execute     set_part xczu7cg-fbvb900-1-i 
Execute       create_platform xczu7cg-fbvb900-1-i -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
Command       create_platform done; 0.21 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7cg-fbvb900-1-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.28 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 0.33 sec.
Execute   set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
Execute     create_platform xczu7cg-fbvb900-1-i -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7cg-fbvb900-1-i -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute   set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
Execute   source ./v4/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./v4/solution1/directives.tcl
Execute     set_directive_top -name fwd_fft fwd_fft 
INFO: [HLS 200-1510] Running: set_directive_top -name fwd_fft fwd_fft 
Execute   csim_design -clean -setup -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
Execute     source /home/shine/Documents/research/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7cg-fbvb900-1-i -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 7.68 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 7.29 seconds. CPU system time: 0.38 seconds. Elapsed time: 7.68 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 18.12 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/shine/Documents/research/fft_story/hls/fwd_fft/v4/v4/solution1 opened at Fri Dec 09 12:13:28 IST 2022
Execute     ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     ap_set_clock -name default -uncertainty 2 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
Execute     set_part xczu7cg-fbvb900-1-i 
Execute       create_platform xczu7cg-fbvb900-1-i -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
Command       create_platform done; 0.32 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7cg-fbvb900-1-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.43 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 0.53 sec.
Execute   set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
Execute     create_platform xczu7cg-fbvb900-1-i -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7cg-fbvb900-1-i -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.11 sec.
Execute   create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute   set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
Execute   source ./v4/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./v4/solution1/directives.tcl
Execute     set_directive_top -name fwd_fft fwd_fft 
INFO: [HLS 200-1510] Running: set_directive_top -name fwd_fft fwd_fft 
Execute   cosim_design -wave_debug -enable_dataflow_profiling -trace_level all 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -enable_dataflow_profiling -trace_level all 
Execute     source /home/shine/Documents/research/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/shine/Documents/research/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/shine/Documents/research/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/shine/Documents/research/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/shine/Documents/research/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
Execute     ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute     ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
Execute     source /home/shine/Documents/research/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/shine/Documents/research/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute     source /home/shine/Documents/research/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.tbgen.tcl 
Execute     source /home/shine/Documents/research/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.tbgen.tcl 
Execute     source /home/shine/Documents/research/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.tbgen.tcl 
Execute     source /home/shine/Documents/research/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xczu7cg-fbvb900-1-i -data info 
INFO-FLOW: TB processing: /home/shine/Documents/research/fft_story/hls/fwd_fft/v4/tb/main_test.cpp /home/shine/Documents/research/fft_story/hls/fwd_fft/v4/v4/solution1/./sim/autowrap/testbench/main_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/shine/Documents/research/fft_story/hls/fwd_fft/v4/v4/solution1/./sim/autowrap/testbench/main_test.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/shine/Documents/research/fft_story/hls/fwd_fft/v4/v4/solution1/./sim/autowrap/testbench/main_test.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 2.72 sec.
Execute     ap_part_info -name xczu7cg-fbvb900-1-i -data info 
INFO-FLOW: TB processing: /home/shine/Documents/research/fft_story/hls/fwd_fft/v4/src/main.cpp /home/shine/Documents/research/fft_story/hls/fwd_fft/v4/v4/solution1/./sim/autowrap/testbench/main.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/shine/Documents/research/fft_story/hls/fwd_fft/v4/v4/solution1/./sim/autowrap/testbench/main.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/shine/Documents/research/fft_story/hls/fwd_fft/v4/v4/solution1/./sim/autowrap/testbench/main.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 2.63 sec.
Execute     source /home/shine/Documents/research/fft_story/hls/fwd_fft/v4/v4/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/shine/Documents/research/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/shine/Documents/research/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute     source /home/shine/Documents/research/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute     source /home/shine/Documents/research/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.rtl_wrap.cfg.tcl 
Execute     source /home/shine/Documents/research/fft_story/hls/fwd_fft/v4/v4/solution1/.autopilot/db/fwd_fft.tbgen.tcl 
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO-FLOW: Caught error in cosim_design: 
    while executing
"ap_internal_cosim_design "
Command   cosim_design done; error code: 2; 6.95 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 6.55 seconds. CPU system time: 0.34 seconds. Elapsed time: 6.95 seconds; current allocated memory: 4.410 MB.
Command ap_source done; error code: 1; 17.62 sec.
Execute cleanup_all 
