<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>RISCVGenCompressInstEmitter.inc source code [llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>build</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>RISCV</a>/<a href='RISCVGenCompressInstEmitter.inc.html'>RISCVGenCompressInstEmitter.inc</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="2">2</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="3">3</th><td><i>|* Compress instruction Source Fragment                                       *|</i></td></tr>
<tr><th id="4">4</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="5">5</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="6">6</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="7">7</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td></td></tr>
<tr><th id="10">10</th><td><u>#<span data-ppcond="10">ifdef</span> <a class="macro" href="../../../../llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp.html#47" data-ref="_M/GEN_COMPRESS_INSTR">GEN_COMPRESS_INSTR</a></u></td></tr>
<tr><th id="11">11</th><td><u>#undef <a class="macro" href="../../../../llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp.html#47" data-ref="_M/GEN_COMPRESS_INSTR">GEN_COMPRESS_INSTR</a></u></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" title='RISCVValidateMCOperand' data-ref="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" data-ref-filename="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj">RISCVValidateMCOperand</dfn>(<em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> &amp;<dfn class="local col4 decl" id="194MCOp" title='MCOp' data-type='const llvm::MCOperand &amp;' data-ref="194MCOp" data-ref-filename="194MCOp">MCOp</dfn>,</td></tr>
<tr><th id="14">14</th><td>                  <em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="195STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="195STI" data-ref-filename="195STI">STI</dfn>,</td></tr>
<tr><th id="15">15</th><td>                  <em>unsigned</em> <dfn class="local col6 decl" id="196PredicateIndex" title='PredicateIndex' data-type='unsigned int' data-ref="196PredicateIndex" data-ref-filename="196PredicateIndex">PredicateIndex</dfn>) {</td></tr>
<tr><th id="16">16</th><td>  <b>switch</b> (<a class="local col6 ref" href="#196PredicateIndex" title='PredicateIndex' data-ref="196PredicateIndex" data-ref-filename="196PredicateIndex">PredicateIndex</a>) {</td></tr>
<tr><th id="17">17</th><td>  <b>default</b>:</td></tr>
<tr><th id="18">18</th><td>    <a class="macro" href="../../../../llvm/include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown MCOperandPredicate kind"</q>);</td></tr>
<tr><th id="19">19</th><td>    <b>break</b>;</td></tr>
<tr><th id="20">20</th><td>  <b>case</b> <var>1</var>: {</td></tr>
<tr><th id="21">21</th><td>  <i>// uimm10_lsb00nonzero</i></td></tr>
<tr><th id="22">22</th><td>  </td></tr>
<tr><th id="23">23</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col7 decl" id="197Imm" title='Imm' data-type='int64_t' data-ref="197Imm" data-ref-filename="197Imm">Imm</dfn>;</td></tr>
<tr><th id="24">24</th><td>    <b>if</b> (!<a class="local col4 ref" href="#194MCOp" title='MCOp' data-ref="194MCOp" data-ref-filename="194MCOp">MCOp</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand21evaluateAsConstantImmERl" title='llvm::MCOperand::evaluateAsConstantImm' data-ref="_ZNK4llvm9MCOperand21evaluateAsConstantImmERl" data-ref-filename="_ZNK4llvm9MCOperand21evaluateAsConstantImmERl">evaluateAsConstantImm</a>(<span class='refarg'><a class="local col7 ref" href="#197Imm" title='Imm' data-ref="197Imm" data-ref-filename="197Imm">Imm</a></span>))</td></tr>
<tr><th id="25">25</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="26">26</th><td>    <b>return</b> <a class="ref fn" href="../../../../llvm/include/llvm/Support/MathExtras.h.html#_ZN4llvm13isShiftedUIntEm" title='llvm::isShiftedUInt' data-ref="_ZN4llvm13isShiftedUIntEm" data-ref-filename="_ZN4llvm13isShiftedUIntEm">isShiftedUInt</a>&lt;<var>8</var>, <var>2</var>&gt;(<a class="local col7 ref" href="#197Imm" title='Imm' data-ref="197Imm" data-ref-filename="197Imm">Imm</a>) &amp;&amp; (<a class="local col7 ref" href="#197Imm" title='Imm' data-ref="197Imm" data-ref-filename="197Imm">Imm</a> != <var>0</var>);</td></tr>
<tr><th id="27">27</th><td>  </td></tr>
<tr><th id="28">28</th><td>  }</td></tr>
<tr><th id="29">29</th><td>  <b>case</b> <var>2</var>: {</td></tr>
<tr><th id="30">30</th><td>  <i>// simm6nonzero</i></td></tr>
<tr><th id="31">31</th><td>  </td></tr>
<tr><th id="32">32</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col8 decl" id="198Imm" title='Imm' data-type='int64_t' data-ref="198Imm" data-ref-filename="198Imm">Imm</dfn>;</td></tr>
<tr><th id="33">33</th><td>    <b>if</b> (<a class="local col4 ref" href="#194MCOp" title='MCOp' data-ref="194MCOp" data-ref-filename="194MCOp">MCOp</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand21evaluateAsConstantImmERl" title='llvm::MCOperand::evaluateAsConstantImm' data-ref="_ZNK4llvm9MCOperand21evaluateAsConstantImmERl" data-ref-filename="_ZNK4llvm9MCOperand21evaluateAsConstantImmERl">evaluateAsConstantImm</a>(<span class='refarg'><a class="local col8 ref" href="#198Imm" title='Imm' data-ref="198Imm" data-ref-filename="198Imm">Imm</a></span>))</td></tr>
<tr><th id="34">34</th><td>      <b>return</b> (<a class="local col8 ref" href="#198Imm" title='Imm' data-ref="198Imm" data-ref-filename="198Imm">Imm</a> != <var>0</var>) &amp;&amp; <a class="ref fn" href="../../../../llvm/include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>6</var>&gt;(<a class="local col8 ref" href="#198Imm" title='Imm' data-ref="198Imm" data-ref-filename="198Imm">Imm</a>);</td></tr>
<tr><th id="35">35</th><td>    <b>return</b> <a class="local col4 ref" href="#194MCOp" title='MCOp' data-ref="194MCOp" data-ref-filename="194MCOp">MCOp</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand15isBareSymbolRefEv" title='llvm::MCOperand::isBareSymbolRef' data-ref="_ZNK4llvm9MCOperand15isBareSymbolRefEv" data-ref-filename="_ZNK4llvm9MCOperand15isBareSymbolRefEv">isBareSymbolRef</a>();</td></tr>
<tr><th id="36">36</th><td>  </td></tr>
<tr><th id="37">37</th><td>  }</td></tr>
<tr><th id="38">38</th><td>  <b>case</b> <var>3</var>: {</td></tr>
<tr><th id="39">39</th><td>  <i>// simm6</i></td></tr>
<tr><th id="40">40</th><td>  </td></tr>
<tr><th id="41">41</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col9 decl" id="199Imm" title='Imm' data-type='int64_t' data-ref="199Imm" data-ref-filename="199Imm">Imm</dfn>;</td></tr>
<tr><th id="42">42</th><td>    <b>if</b> (<a class="local col4 ref" href="#194MCOp" title='MCOp' data-ref="194MCOp" data-ref-filename="194MCOp">MCOp</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand21evaluateAsConstantImmERl" title='llvm::MCOperand::evaluateAsConstantImm' data-ref="_ZNK4llvm9MCOperand21evaluateAsConstantImmERl" data-ref-filename="_ZNK4llvm9MCOperand21evaluateAsConstantImmERl">evaluateAsConstantImm</a>(<span class='refarg'><a class="local col9 ref" href="#199Imm" title='Imm' data-ref="199Imm" data-ref-filename="199Imm">Imm</a></span>))</td></tr>
<tr><th id="43">43</th><td>      <b>return</b> <a class="ref fn" href="../../../../llvm/include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>6</var>&gt;(<a class="local col9 ref" href="#199Imm" title='Imm' data-ref="199Imm" data-ref-filename="199Imm">Imm</a>);</td></tr>
<tr><th id="44">44</th><td>    <b>return</b> <a class="local col4 ref" href="#194MCOp" title='MCOp' data-ref="194MCOp" data-ref-filename="194MCOp">MCOp</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand15isBareSymbolRefEv" title='llvm::MCOperand::isBareSymbolRef' data-ref="_ZNK4llvm9MCOperand15isBareSymbolRefEv" data-ref-filename="_ZNK4llvm9MCOperand15isBareSymbolRefEv">isBareSymbolRef</a>();</td></tr>
<tr><th id="45">45</th><td>  </td></tr>
<tr><th id="46">46</th><td>  }</td></tr>
<tr><th id="47">47</th><td>  <b>case</b> <var>4</var>: {</td></tr>
<tr><th id="48">48</th><td>  <i>// simm10_lsb0000nonzero</i></td></tr>
<tr><th id="49">49</th><td>  </td></tr>
<tr><th id="50">50</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col0 decl" id="200Imm" title='Imm' data-type='int64_t' data-ref="200Imm" data-ref-filename="200Imm">Imm</dfn>;</td></tr>
<tr><th id="51">51</th><td>    <b>if</b> (!<a class="local col4 ref" href="#194MCOp" title='MCOp' data-ref="194MCOp" data-ref-filename="194MCOp">MCOp</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand21evaluateAsConstantImmERl" title='llvm::MCOperand::evaluateAsConstantImm' data-ref="_ZNK4llvm9MCOperand21evaluateAsConstantImmERl" data-ref-filename="_ZNK4llvm9MCOperand21evaluateAsConstantImmERl">evaluateAsConstantImm</a>(<span class='refarg'><a class="local col0 ref" href="#200Imm" title='Imm' data-ref="200Imm" data-ref-filename="200Imm">Imm</a></span>))</td></tr>
<tr><th id="52">52</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="53">53</th><td>    <b>return</b> <a class="ref fn" href="../../../../llvm/include/llvm/Support/MathExtras.h.html#_ZN4llvm12isShiftedIntEl" title='llvm::isShiftedInt' data-ref="_ZN4llvm12isShiftedIntEl" data-ref-filename="_ZN4llvm12isShiftedIntEl">isShiftedInt</a>&lt;<var>6</var>, <var>4</var>&gt;(<a class="local col0 ref" href="#200Imm" title='Imm' data-ref="200Imm" data-ref-filename="200Imm">Imm</a>) &amp;&amp; (<a class="local col0 ref" href="#200Imm" title='Imm' data-ref="200Imm" data-ref-filename="200Imm">Imm</a> != <var>0</var>);</td></tr>
<tr><th id="54">54</th><td>  </td></tr>
<tr><th id="55">55</th><td>  }</td></tr>
<tr><th id="56">56</th><td>  <b>case</b> <var>5</var>: {</td></tr>
<tr><th id="57">57</th><td>  <i>// simm9_lsb0</i></td></tr>
<tr><th id="58">58</th><td>  </td></tr>
<tr><th id="59">59</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col1 decl" id="201Imm" title='Imm' data-type='int64_t' data-ref="201Imm" data-ref-filename="201Imm">Imm</dfn>;</td></tr>
<tr><th id="60">60</th><td>    <b>if</b> (<a class="local col4 ref" href="#194MCOp" title='MCOp' data-ref="194MCOp" data-ref-filename="194MCOp">MCOp</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand21evaluateAsConstantImmERl" title='llvm::MCOperand::evaluateAsConstantImm' data-ref="_ZNK4llvm9MCOperand21evaluateAsConstantImmERl" data-ref-filename="_ZNK4llvm9MCOperand21evaluateAsConstantImmERl">evaluateAsConstantImm</a>(<span class='refarg'><a class="local col1 ref" href="#201Imm" title='Imm' data-ref="201Imm" data-ref-filename="201Imm">Imm</a></span>))</td></tr>
<tr><th id="61">61</th><td>      <b>return</b> <a class="ref fn" href="../../../../llvm/include/llvm/Support/MathExtras.h.html#_ZN4llvm12isShiftedIntEl" title='llvm::isShiftedInt' data-ref="_ZN4llvm12isShiftedIntEl" data-ref-filename="_ZN4llvm12isShiftedIntEl">isShiftedInt</a>&lt;<var>8</var>, <var>1</var>&gt;(<a class="local col1 ref" href="#201Imm" title='Imm' data-ref="201Imm" data-ref-filename="201Imm">Imm</a>);</td></tr>
<tr><th id="62">62</th><td>    <b>return</b> <a class="local col4 ref" href="#194MCOp" title='MCOp' data-ref="194MCOp" data-ref-filename="194MCOp">MCOp</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand15isBareSymbolRefEv" title='llvm::MCOperand::isBareSymbolRef' data-ref="_ZNK4llvm9MCOperand15isBareSymbolRefEv" data-ref-filename="_ZNK4llvm9MCOperand15isBareSymbolRefEv">isBareSymbolRef</a>();</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td>  </td></tr>
<tr><th id="65">65</th><td>  }</td></tr>
<tr><th id="66">66</th><td>  <b>case</b> <var>6</var>: {</td></tr>
<tr><th id="67">67</th><td>  <i>// uimm8_lsb000</i></td></tr>
<tr><th id="68">68</th><td>  </td></tr>
<tr><th id="69">69</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col2 decl" id="202Imm" title='Imm' data-type='int64_t' data-ref="202Imm" data-ref-filename="202Imm">Imm</dfn>;</td></tr>
<tr><th id="70">70</th><td>    <b>if</b> (!<a class="local col4 ref" href="#194MCOp" title='MCOp' data-ref="194MCOp" data-ref-filename="194MCOp">MCOp</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand21evaluateAsConstantImmERl" title='llvm::MCOperand::evaluateAsConstantImm' data-ref="_ZNK4llvm9MCOperand21evaluateAsConstantImmERl" data-ref-filename="_ZNK4llvm9MCOperand21evaluateAsConstantImmERl">evaluateAsConstantImm</a>(<span class='refarg'><a class="local col2 ref" href="#202Imm" title='Imm' data-ref="202Imm" data-ref-filename="202Imm">Imm</a></span>))</td></tr>
<tr><th id="71">71</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="72">72</th><td>    <b>return</b> <a class="ref fn" href="../../../../llvm/include/llvm/Support/MathExtras.h.html#_ZN4llvm13isShiftedUIntEm" title='llvm::isShiftedUInt' data-ref="_ZN4llvm13isShiftedUIntEm" data-ref-filename="_ZN4llvm13isShiftedUIntEm">isShiftedUInt</a>&lt;<var>5</var>, <var>3</var>&gt;(<a class="local col2 ref" href="#202Imm" title='Imm' data-ref="202Imm" data-ref-filename="202Imm">Imm</a>);</td></tr>
<tr><th id="73">73</th><td>  </td></tr>
<tr><th id="74">74</th><td>  }</td></tr>
<tr><th id="75">75</th><td>  <b>case</b> <var>7</var>: {</td></tr>
<tr><th id="76">76</th><td>  <i>// uimm9_lsb000</i></td></tr>
<tr><th id="77">77</th><td>  </td></tr>
<tr><th id="78">78</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col3 decl" id="203Imm" title='Imm' data-type='int64_t' data-ref="203Imm" data-ref-filename="203Imm">Imm</dfn>;</td></tr>
<tr><th id="79">79</th><td>    <b>if</b> (!<a class="local col4 ref" href="#194MCOp" title='MCOp' data-ref="194MCOp" data-ref-filename="194MCOp">MCOp</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand21evaluateAsConstantImmERl" title='llvm::MCOperand::evaluateAsConstantImm' data-ref="_ZNK4llvm9MCOperand21evaluateAsConstantImmERl" data-ref-filename="_ZNK4llvm9MCOperand21evaluateAsConstantImmERl">evaluateAsConstantImm</a>(<span class='refarg'><a class="local col3 ref" href="#203Imm" title='Imm' data-ref="203Imm" data-ref-filename="203Imm">Imm</a></span>))</td></tr>
<tr><th id="80">80</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="81">81</th><td>    <b>return</b> <a class="ref fn" href="../../../../llvm/include/llvm/Support/MathExtras.h.html#_ZN4llvm13isShiftedUIntEm" title='llvm::isShiftedUInt' data-ref="_ZN4llvm13isShiftedUIntEm" data-ref-filename="_ZN4llvm13isShiftedUIntEm">isShiftedUInt</a>&lt;<var>6</var>, <var>3</var>&gt;(<a class="local col3 ref" href="#203Imm" title='Imm' data-ref="203Imm" data-ref-filename="203Imm">Imm</a>);</td></tr>
<tr><th id="82">82</th><td>  </td></tr>
<tr><th id="83">83</th><td>  }</td></tr>
<tr><th id="84">84</th><td>  <b>case</b> <var>8</var>: {</td></tr>
<tr><th id="85">85</th><td>  <i>// uimm7_lsb00</i></td></tr>
<tr><th id="86">86</th><td>  </td></tr>
<tr><th id="87">87</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col4 decl" id="204Imm" title='Imm' data-type='int64_t' data-ref="204Imm" data-ref-filename="204Imm">Imm</dfn>;</td></tr>
<tr><th id="88">88</th><td>    <b>if</b> (!<a class="local col4 ref" href="#194MCOp" title='MCOp' data-ref="194MCOp" data-ref-filename="194MCOp">MCOp</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand21evaluateAsConstantImmERl" title='llvm::MCOperand::evaluateAsConstantImm' data-ref="_ZNK4llvm9MCOperand21evaluateAsConstantImmERl" data-ref-filename="_ZNK4llvm9MCOperand21evaluateAsConstantImmERl">evaluateAsConstantImm</a>(<span class='refarg'><a class="local col4 ref" href="#204Imm" title='Imm' data-ref="204Imm" data-ref-filename="204Imm">Imm</a></span>))</td></tr>
<tr><th id="89">89</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="90">90</th><td>    <b>return</b> <a class="ref fn" href="../../../../llvm/include/llvm/Support/MathExtras.h.html#_ZN4llvm13isShiftedUIntEm" title='llvm::isShiftedUInt' data-ref="_ZN4llvm13isShiftedUIntEm" data-ref-filename="_ZN4llvm13isShiftedUIntEm">isShiftedUInt</a>&lt;<var>5</var>, <var>2</var>&gt;(<a class="local col4 ref" href="#204Imm" title='Imm' data-ref="204Imm" data-ref-filename="204Imm">Imm</a>);</td></tr>
<tr><th id="91">91</th><td>  </td></tr>
<tr><th id="92">92</th><td>  }</td></tr>
<tr><th id="93">93</th><td>  <b>case</b> <var>9</var>: {</td></tr>
<tr><th id="94">94</th><td>  <i>// uimm8_lsb00</i></td></tr>
<tr><th id="95">95</th><td>  </td></tr>
<tr><th id="96">96</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col5 decl" id="205Imm" title='Imm' data-type='int64_t' data-ref="205Imm" data-ref-filename="205Imm">Imm</dfn>;</td></tr>
<tr><th id="97">97</th><td>    <b>if</b> (!<a class="local col4 ref" href="#194MCOp" title='MCOp' data-ref="194MCOp" data-ref-filename="194MCOp">MCOp</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand21evaluateAsConstantImmERl" title='llvm::MCOperand::evaluateAsConstantImm' data-ref="_ZNK4llvm9MCOperand21evaluateAsConstantImmERl" data-ref-filename="_ZNK4llvm9MCOperand21evaluateAsConstantImmERl">evaluateAsConstantImm</a>(<span class='refarg'><a class="local col5 ref" href="#205Imm" title='Imm' data-ref="205Imm" data-ref-filename="205Imm">Imm</a></span>))</td></tr>
<tr><th id="98">98</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="99">99</th><td>    <b>return</b> <a class="ref fn" href="../../../../llvm/include/llvm/Support/MathExtras.h.html#_ZN4llvm13isShiftedUIntEm" title='llvm::isShiftedUInt' data-ref="_ZN4llvm13isShiftedUIntEm" data-ref-filename="_ZN4llvm13isShiftedUIntEm">isShiftedUInt</a>&lt;<var>6</var>, <var>2</var>&gt;(<a class="local col5 ref" href="#205Imm" title='Imm' data-ref="205Imm" data-ref-filename="205Imm">Imm</a>);</td></tr>
<tr><th id="100">100</th><td>  </td></tr>
<tr><th id="101">101</th><td>  }</td></tr>
<tr><th id="102">102</th><td>  <b>case</b> <var>10</var>: {</td></tr>
<tr><th id="103">103</th><td>  <i>// simm12_lsb0</i></td></tr>
<tr><th id="104">104</th><td>  </td></tr>
<tr><th id="105">105</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col6 decl" id="206Imm" title='Imm' data-type='int64_t' data-ref="206Imm" data-ref-filename="206Imm">Imm</dfn>;</td></tr>
<tr><th id="106">106</th><td>    <b>if</b> (<a class="local col4 ref" href="#194MCOp" title='MCOp' data-ref="194MCOp" data-ref-filename="194MCOp">MCOp</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand21evaluateAsConstantImmERl" title='llvm::MCOperand::evaluateAsConstantImm' data-ref="_ZNK4llvm9MCOperand21evaluateAsConstantImmERl" data-ref-filename="_ZNK4llvm9MCOperand21evaluateAsConstantImmERl">evaluateAsConstantImm</a>(<span class='refarg'><a class="local col6 ref" href="#206Imm" title='Imm' data-ref="206Imm" data-ref-filename="206Imm">Imm</a></span>))</td></tr>
<tr><th id="107">107</th><td>      <b>return</b> <a class="ref fn" href="../../../../llvm/include/llvm/Support/MathExtras.h.html#_ZN4llvm12isShiftedIntEl" title='llvm::isShiftedInt' data-ref="_ZN4llvm12isShiftedIntEl" data-ref-filename="_ZN4llvm12isShiftedIntEl">isShiftedInt</a>&lt;<var>11</var>, <var>1</var>&gt;(<a class="local col6 ref" href="#206Imm" title='Imm' data-ref="206Imm" data-ref-filename="206Imm">Imm</a>);</td></tr>
<tr><th id="108">108</th><td>    <b>return</b> <a class="local col4 ref" href="#194MCOp" title='MCOp' data-ref="194MCOp" data-ref-filename="194MCOp">MCOp</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand15isBareSymbolRefEv" title='llvm::MCOperand::isBareSymbolRef' data-ref="_ZNK4llvm9MCOperand15isBareSymbolRefEv" data-ref-filename="_ZNK4llvm9MCOperand15isBareSymbolRefEv">isBareSymbolRef</a>();</td></tr>
<tr><th id="109">109</th><td>  </td></tr>
<tr><th id="110">110</th><td>  }</td></tr>
<tr><th id="111">111</th><td>  <b>case</b> <var>11</var>: {</td></tr>
<tr><th id="112">112</th><td>  <i>// c_lui_imm</i></td></tr>
<tr><th id="113">113</th><td>  </td></tr>
<tr><th id="114">114</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col7 decl" id="207Imm" title='Imm' data-type='int64_t' data-ref="207Imm" data-ref-filename="207Imm">Imm</dfn>;</td></tr>
<tr><th id="115">115</th><td>    <b>if</b> (<a class="local col4 ref" href="#194MCOp" title='MCOp' data-ref="194MCOp" data-ref-filename="194MCOp">MCOp</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand21evaluateAsConstantImmERl" title='llvm::MCOperand::evaluateAsConstantImm' data-ref="_ZNK4llvm9MCOperand21evaluateAsConstantImmERl" data-ref-filename="_ZNK4llvm9MCOperand21evaluateAsConstantImmERl">evaluateAsConstantImm</a>(<span class='refarg'><a class="local col7 ref" href="#207Imm" title='Imm' data-ref="207Imm" data-ref-filename="207Imm">Imm</a></span>))</td></tr>
<tr><th id="116">116</th><td>      <b>return</b> (<a class="local col7 ref" href="#207Imm" title='Imm' data-ref="207Imm" data-ref-filename="207Imm">Imm</a> != <var>0</var>) &amp;&amp; (<a class="ref fn" href="../../../../llvm/include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm" data-ref-filename="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>5</var>&gt;(<a class="local col7 ref" href="#207Imm" title='Imm' data-ref="207Imm" data-ref-filename="207Imm">Imm</a>) ||</td></tr>
<tr><th id="117">117</th><td>             (<a class="local col7 ref" href="#207Imm" title='Imm' data-ref="207Imm" data-ref-filename="207Imm">Imm</a> &gt;= <var>0xfffe0</var> &amp;&amp; <a class="local col7 ref" href="#207Imm" title='Imm' data-ref="207Imm" data-ref-filename="207Imm">Imm</a> &lt;= <var>0xfffff</var>));</td></tr>
<tr><th id="118">118</th><td>    <b>return</b> <a class="local col4 ref" href="#194MCOp" title='MCOp' data-ref="194MCOp" data-ref-filename="194MCOp">MCOp</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand15isBareSymbolRefEv" title='llvm::MCOperand::isBareSymbolRef' data-ref="_ZNK4llvm9MCOperand15isBareSymbolRefEv" data-ref-filename="_ZNK4llvm9MCOperand15isBareSymbolRefEv">isBareSymbolRef</a>();</td></tr>
<tr><th id="119">119</th><td>  </td></tr>
<tr><th id="120">120</th><td>  }</td></tr>
<tr><th id="121">121</th><td>  <b>case</b> <var>12</var>: {</td></tr>
<tr><th id="122">122</th><td>  <i>// uimmlog2xlennonzero</i></td></tr>
<tr><th id="123">123</th><td>  </td></tr>
<tr><th id="124">124</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col8 decl" id="208Imm" title='Imm' data-type='int64_t' data-ref="208Imm" data-ref-filename="208Imm">Imm</dfn>;</td></tr>
<tr><th id="125">125</th><td>    <b>if</b> (!<a class="local col4 ref" href="#194MCOp" title='MCOp' data-ref="194MCOp" data-ref-filename="194MCOp">MCOp</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand21evaluateAsConstantImmERl" title='llvm::MCOperand::evaluateAsConstantImm' data-ref="_ZNK4llvm9MCOperand21evaluateAsConstantImmERl" data-ref-filename="_ZNK4llvm9MCOperand21evaluateAsConstantImmERl">evaluateAsConstantImm</a>(<span class='refarg'><a class="local col8 ref" href="#208Imm" title='Imm' data-ref="208Imm" data-ref-filename="208Imm">Imm</a></span>))</td></tr>
<tr><th id="126">126</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="127">127</th><td>    <b>if</b> (<a class="local col5 ref" href="#195STI" title='STI' data-ref="195STI" data-ref-filename="195STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo15getTargetTripleEv" title='llvm::MCSubtargetInfo::getTargetTriple' data-ref="_ZNK4llvm15MCSubtargetInfo15getTargetTripleEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo15getTargetTripleEv">getTargetTriple</a>().<a class="ref fn" href="../../../../llvm/include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple11isArch64BitEv" title='llvm::Triple::isArch64Bit' data-ref="_ZNK4llvm6Triple11isArch64BitEv" data-ref-filename="_ZNK4llvm6Triple11isArch64BitEv">isArch64Bit</a>())</td></tr>
<tr><th id="128">128</th><td>      <b>return</b>  <a class="ref fn" href="../../../../llvm/include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm" data-ref-filename="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>6</var>&gt;(<a class="local col8 ref" href="#208Imm" title='Imm' data-ref="208Imm" data-ref-filename="208Imm">Imm</a>) &amp;&amp; (<a class="local col8 ref" href="#208Imm" title='Imm' data-ref="208Imm" data-ref-filename="208Imm">Imm</a> != <var>0</var>);</td></tr>
<tr><th id="129">129</th><td>    <b>return</b> <a class="ref fn" href="../../../../llvm/include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm" data-ref-filename="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>5</var>&gt;(<a class="local col8 ref" href="#208Imm" title='Imm' data-ref="208Imm" data-ref-filename="208Imm">Imm</a>) &amp;&amp; (<a class="local col8 ref" href="#208Imm" title='Imm' data-ref="208Imm" data-ref-filename="208Imm">Imm</a> != <var>0</var>);</td></tr>
<tr><th id="130">130</th><td>  </td></tr>
<tr><th id="131">131</th><td>  }</td></tr>
<tr><th id="132">132</th><td>  }</td></tr>
<tr><th id="133">133</th><td>}</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td><em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE" title='compressInst' data-ref="_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE" data-ref-filename="_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE">compressInst</dfn>(<a class="type" href="../../../../llvm/include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="209OutInst" title='OutInst' data-type='llvm::MCInst &amp;' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</dfn>,</td></tr>
<tr><th id="136">136</th><td>                         <em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="210MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="210MI" data-ref-filename="210MI">MI</dfn>,</td></tr>
<tr><th id="137">137</th><td>                         <em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="211STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="211STI" data-ref-filename="211STI">STI</dfn>,</td></tr>
<tr><th id="138">138</th><td>                         <a class="type" href="../../../../llvm/include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext" data-ref-filename="llvm..MCContext">MCContext</a> &amp;<dfn class="local col2 decl" id="212Context" title='Context' data-type='llvm::MCContext &amp;' data-ref="212Context" data-ref-filename="212Context">Context</dfn>) {</td></tr>
<tr><th id="139">139</th><td>  <em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo" data-ref-filename="llvm..MCRegisterInfo">MCRegisterInfo</a> &amp;<dfn class="local col3 decl" id="213MRI" title='MRI' data-type='const llvm::MCRegisterInfo &amp;' data-ref="213MRI" data-ref-filename="213MRI">MRI</dfn> = *<a class="local col2 ref" href="#212Context" title='Context' data-ref="212Context" data-ref-filename="212Context">Context</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext15getRegisterInfoEv" title='llvm::MCContext::getRegisterInfo' data-ref="_ZNK4llvm9MCContext15getRegisterInfoEv" data-ref-filename="_ZNK4llvm9MCContext15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="140">140</th><td>  <b>switch</b> (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="141">141</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="142">142</th><td>    <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::ADD" title='llvm::RISCV::ADD' data-ref="llvm::RISCV::ADD" data-ref-filename="llvm..RISCV..ADD">ADD</a>: {</td></tr>
<tr><th id="143">143</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="144">144</th><td>      (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() == <span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::X0" title='llvm::RISCV::X0' data-ref="llvm::RISCV::X0" data-ref-filename="llvm..RISCV..X0">X0</a>) &amp;&amp;</td></tr>
<tr><th id="145">145</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRNoX0RegClassID" title='llvm::RISCV::GPRNoX0RegClassID' data-ref="llvm::RISCV::GPRNoX0RegClassID" data-ref-filename="llvm..RISCV..GPRNoX0RegClassID">GPRNoX0RegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="146">146</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRNoX0RegClassID" title='llvm::RISCV::GPRNoX0RegClassID' data-ref="llvm::RISCV::GPRNoX0RegClassID" data-ref-filename="llvm..RISCV..GPRNoX0RegClassID">GPRNoX0RegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()))) {</td></tr>
<tr><th id="147">147</th><td>      <i>// c.mv	$rs1, $rs2</i></td></tr>
<tr><th id="148">148</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_MV" title='llvm::RISCV::C_MV' data-ref="llvm::RISCV::C_MV" data-ref-filename="llvm..RISCV..C_MV">C_MV</a>);</td></tr>
<tr><th id="149">149</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="150">150</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="151">151</th><td>      <i>// Operand: rs2</i></td></tr>
<tr><th id="152">152</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="153">153</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="154">154</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="155">155</th><td>    } <i>// if</i></td></tr>
<tr><th id="156">156</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="157">157</th><td>      (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() == <span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::X0" title='llvm::RISCV::X0' data-ref="llvm::RISCV::X0" data-ref-filename="llvm..RISCV..X0">X0</a>) &amp;&amp;</td></tr>
<tr><th id="158">158</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRNoX0RegClassID" title='llvm::RISCV::GPRNoX0RegClassID' data-ref="llvm::RISCV::GPRNoX0RegClassID" data-ref-filename="llvm..RISCV..GPRNoX0RegClassID">GPRNoX0RegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="159">159</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRNoX0RegClassID" title='llvm::RISCV::GPRNoX0RegClassID' data-ref="llvm::RISCV::GPRNoX0RegClassID" data-ref-filename="llvm..RISCV..GPRNoX0RegClassID">GPRNoX0RegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()))) {</td></tr>
<tr><th id="160">160</th><td>      <i>// c.mv	$rs1, $rs2</i></td></tr>
<tr><th id="161">161</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_MV" title='llvm::RISCV::C_MV' data-ref="llvm::RISCV::C_MV" data-ref-filename="llvm..RISCV..C_MV">C_MV</a>);</td></tr>
<tr><th id="162">162</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="163">163</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="164">164</th><td>      <i>// Operand: rs2</i></td></tr>
<tr><th id="165">165</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="166">166</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="167">167</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="168">168</th><td>    } <i>// if</i></td></tr>
<tr><th id="169">169</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="170">170</th><td>      (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() ==  <a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="171">171</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRNoX0RegClassID" title='llvm::RISCV::GPRNoX0RegClassID' data-ref="llvm::RISCV::GPRNoX0RegClassID" data-ref-filename="llvm..RISCV..GPRNoX0RegClassID">GPRNoX0RegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="172">172</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRNoX0RegClassID" title='llvm::RISCV::GPRNoX0RegClassID' data-ref="llvm::RISCV::GPRNoX0RegClassID" data-ref-filename="llvm..RISCV..GPRNoX0RegClassID">GPRNoX0RegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()))) {</td></tr>
<tr><th id="173">173</th><td>      <i>// c.add	$rs1, $rs2</i></td></tr>
<tr><th id="174">174</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_ADD" title='llvm::RISCV::C_ADD' data-ref="llvm::RISCV::C_ADD" data-ref-filename="llvm..RISCV..C_ADD">C_ADD</a>);</td></tr>
<tr><th id="175">175</th><td>      <i>// Operand: rs1_wb</i></td></tr>
<tr><th id="176">176</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="177">177</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="178">178</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="179">179</th><td>      <i>// Operand: rs2</i></td></tr>
<tr><th id="180">180</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="181">181</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="182">182</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="183">183</th><td>    } <i>// if</i></td></tr>
<tr><th id="184">184</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="185">185</th><td>      (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() ==  <a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="186">186</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRNoX0RegClassID" title='llvm::RISCV::GPRNoX0RegClassID' data-ref="llvm::RISCV::GPRNoX0RegClassID" data-ref-filename="llvm..RISCV..GPRNoX0RegClassID">GPRNoX0RegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="187">187</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRNoX0RegClassID" title='llvm::RISCV::GPRNoX0RegClassID' data-ref="llvm::RISCV::GPRNoX0RegClassID" data-ref-filename="llvm..RISCV..GPRNoX0RegClassID">GPRNoX0RegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()))) {</td></tr>
<tr><th id="188">188</th><td>      <i>// c.add	$rs1, $rs2</i></td></tr>
<tr><th id="189">189</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_ADD" title='llvm::RISCV::C_ADD' data-ref="llvm::RISCV::C_ADD" data-ref-filename="llvm..RISCV..C_ADD">C_ADD</a>);</td></tr>
<tr><th id="190">190</th><td>      <i>// Operand: rs1_wb</i></td></tr>
<tr><th id="191">191</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="192">192</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="193">193</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="194">194</th><td>      <i>// Operand: rs2</i></td></tr>
<tr><th id="195">195</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="196">196</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="197">197</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="198">198</th><td>    } <i>// if</i></td></tr>
<tr><th id="199">199</th><td>      <b>break</b>;</td></tr>
<tr><th id="200">200</th><td>    } <i>// case ADD</i></td></tr>
<tr><th id="201">201</th><td>    <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::ADDI" title='llvm::RISCV::ADDI' data-ref="llvm::RISCV::ADDI" data-ref-filename="llvm..RISCV..ADDI">ADDI</a>: {</td></tr>
<tr><th id="202">202</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="203">203</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRCRegClassID" title='llvm::RISCV::GPRCRegClassID' data-ref="llvm::RISCV::GPRCRegClassID" data-ref-filename="llvm..RISCV..GPRCRegClassID">GPRCRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="204">204</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::SPRegClassID" title='llvm::RISCV::SPRegClassID' data-ref="llvm::RISCV::SPRegClassID" data-ref-filename="llvm..RISCV..SPRegClassID">SPRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="205">205</th><td>      <a class="ref fn" href="#_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" title='RISCVValidateMCOperand' data-ref="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" data-ref-filename="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj">RISCVValidateMCOperand</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>), <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>, <var>1</var>)) {</td></tr>
<tr><th id="206">206</th><td>      <i>// c.addi4spn	$rd, $rs1, $imm</i></td></tr>
<tr><th id="207">207</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_ADDI4SPN" title='llvm::RISCV::C_ADDI4SPN' data-ref="llvm::RISCV::C_ADDI4SPN" data-ref-filename="llvm..RISCV..C_ADDI4SPN">C_ADDI4SPN</a>);</td></tr>
<tr><th id="208">208</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="209">209</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="210">210</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="211">211</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="212">212</th><td>      <i>// Operand: imm</i></td></tr>
<tr><th id="213">213</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="214">214</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="215">215</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="216">216</th><td>    } <i>// if</i></td></tr>
<tr><th id="217">217</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="218">218</th><td>      (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() == <span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::X0" title='llvm::RISCV::X0' data-ref="llvm::RISCV::X0" data-ref-filename="llvm..RISCV..X0">X0</a>) &amp;&amp;</td></tr>
<tr><th id="219">219</th><td>      (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() == <span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::X0" title='llvm::RISCV::X0' data-ref="llvm::RISCV::X0" data-ref-filename="llvm..RISCV..X0">X0</a>) &amp;&amp;</td></tr>
<tr><th id="220">220</th><td>      (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv" data-ref-filename="_ZNK4llvm9MCOperand5isImmEv">isImm</a>()) &amp;&amp;</td></tr>
<tr><th id="221">221</th><td>      (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv" data-ref-filename="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() == <var>0</var>)) {</td></tr>
<tr><th id="222">222</th><td>      <i>// c.nop	</i></td></tr>
<tr><th id="223">223</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_NOP" title='llvm::RISCV::C_NOP' data-ref="llvm::RISCV::C_NOP" data-ref-filename="llvm..RISCV..C_NOP">C_NOP</a>);</td></tr>
<tr><th id="224">224</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="225">225</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="226">226</th><td>    } <i>// if</i></td></tr>
<tr><th id="227">227</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="228">228</th><td>      (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() ==  <a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="229">229</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRNoX0RegClassID" title='llvm::RISCV::GPRNoX0RegClassID' data-ref="llvm::RISCV::GPRNoX0RegClassID" data-ref-filename="llvm..RISCV..GPRNoX0RegClassID">GPRNoX0RegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="230">230</th><td>      <a class="ref fn" href="#_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" title='RISCVValidateMCOperand' data-ref="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" data-ref-filename="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj">RISCVValidateMCOperand</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>), <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>, <var>2</var>)) {</td></tr>
<tr><th id="231">231</th><td>      <i>// c.addi	$rd, $imm</i></td></tr>
<tr><th id="232">232</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_ADDI" title='llvm::RISCV::C_ADDI' data-ref="llvm::RISCV::C_ADDI" data-ref-filename="llvm..RISCV..C_ADDI">C_ADDI</a>);</td></tr>
<tr><th id="233">233</th><td>      <i>// Operand: rd_wb</i></td></tr>
<tr><th id="234">234</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="235">235</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="236">236</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="237">237</th><td>      <i>// Operand: imm</i></td></tr>
<tr><th id="238">238</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="239">239</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="240">240</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="241">241</th><td>    } <i>// if</i></td></tr>
<tr><th id="242">242</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="243">243</th><td>      (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() == <span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::X0" title='llvm::RISCV::X0' data-ref="llvm::RISCV::X0" data-ref-filename="llvm..RISCV..X0">X0</a>) &amp;&amp;</td></tr>
<tr><th id="244">244</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRNoX0RegClassID" title='llvm::RISCV::GPRNoX0RegClassID' data-ref="llvm::RISCV::GPRNoX0RegClassID" data-ref-filename="llvm..RISCV..GPRNoX0RegClassID">GPRNoX0RegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="245">245</th><td>      <a class="ref fn" href="#_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" title='RISCVValidateMCOperand' data-ref="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" data-ref-filename="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj">RISCVValidateMCOperand</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>), <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>, <var>3</var>)) {</td></tr>
<tr><th id="246">246</th><td>      <i>// c.li	$rd, $imm</i></td></tr>
<tr><th id="247">247</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_LI" title='llvm::RISCV::C_LI' data-ref="llvm::RISCV::C_LI" data-ref-filename="llvm..RISCV..C_LI">C_LI</a>);</td></tr>
<tr><th id="248">248</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="249">249</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="250">250</th><td>      <i>// Operand: imm</i></td></tr>
<tr><th id="251">251</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="252">252</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="253">253</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="254">254</th><td>    } <i>// if</i></td></tr>
<tr><th id="255">255</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="256">256</th><td>      (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() == <span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::X2" title='llvm::RISCV::X2' data-ref="llvm::RISCV::X2" data-ref-filename="llvm..RISCV..X2">X2</a>) &amp;&amp;</td></tr>
<tr><th id="257">257</th><td>      (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() == <span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::X2" title='llvm::RISCV::X2' data-ref="llvm::RISCV::X2" data-ref-filename="llvm..RISCV..X2">X2</a>) &amp;&amp;</td></tr>
<tr><th id="258">258</th><td>      <a class="ref fn" href="#_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" title='RISCVValidateMCOperand' data-ref="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" data-ref-filename="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj">RISCVValidateMCOperand</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>), <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>, <var>4</var>)) {</td></tr>
<tr><th id="259">259</th><td>      <i>// c.addi16sp	$rd, $imm</i></td></tr>
<tr><th id="260">260</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_ADDI16SP" title='llvm::RISCV::C_ADDI16SP' data-ref="llvm::RISCV::C_ADDI16SP" data-ref-filename="llvm..RISCV..C_ADDI16SP">C_ADDI16SP</a>);</td></tr>
<tr><th id="261">261</th><td>      <i>// Operand: rd_wb</i></td></tr>
<tr><th id="262">262</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../llvm/include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::X2" title='llvm::RISCV::X2' data-ref="llvm::RISCV::X2" data-ref-filename="llvm..RISCV..X2">X2</a>));</td></tr>
<tr><th id="263">263</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="264">264</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../llvm/include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::X2" title='llvm::RISCV::X2' data-ref="llvm::RISCV::X2" data-ref-filename="llvm..RISCV..X2">X2</a>));</td></tr>
<tr><th id="265">265</th><td>      <i>// Operand: imm</i></td></tr>
<tr><th id="266">266</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="267">267</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="268">268</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="269">269</th><td>    } <i>// if</i></td></tr>
<tr><th id="270">270</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="271">271</th><td>      (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv" data-ref-filename="_ZNK4llvm9MCOperand5isImmEv">isImm</a>()) &amp;&amp;</td></tr>
<tr><th id="272">272</th><td>      (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv" data-ref-filename="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() == <var>0</var>) &amp;&amp;</td></tr>
<tr><th id="273">273</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRNoX0RegClassID" title='llvm::RISCV::GPRNoX0RegClassID' data-ref="llvm::RISCV::GPRNoX0RegClassID" data-ref-filename="llvm..RISCV..GPRNoX0RegClassID">GPRNoX0RegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="274">274</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRNoX0RegClassID" title='llvm::RISCV::GPRNoX0RegClassID' data-ref="llvm::RISCV::GPRNoX0RegClassID" data-ref-filename="llvm..RISCV..GPRNoX0RegClassID">GPRNoX0RegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()))) {</td></tr>
<tr><th id="275">275</th><td>      <i>// c.mv	$rs1, $rs2</i></td></tr>
<tr><th id="276">276</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_MV" title='llvm::RISCV::C_MV' data-ref="llvm::RISCV::C_MV" data-ref-filename="llvm..RISCV..C_MV">C_MV</a>);</td></tr>
<tr><th id="277">277</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="278">278</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="279">279</th><td>      <i>// Operand: rs2</i></td></tr>
<tr><th id="280">280</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="281">281</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="282">282</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="283">283</th><td>    } <i>// if</i></td></tr>
<tr><th id="284">284</th><td>      <b>break</b>;</td></tr>
<tr><th id="285">285</th><td>    } <i>// case ADDI</i></td></tr>
<tr><th id="286">286</th><td>    <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::ADDIW" title='llvm::RISCV::ADDIW' data-ref="llvm::RISCV::ADDIW" data-ref-filename="llvm..RISCV..ADDIW">ADDIW</a>: {</td></tr>
<tr><th id="287">287</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::Feature64Bit" title='llvm::RISCV::Feature64Bit' data-ref="llvm::RISCV::Feature64Bit" data-ref-filename="llvm..RISCV..Feature64Bit">Feature64Bit</a>]</a> &amp;&amp;</td></tr>
<tr><th id="288">288</th><td>      <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="289">289</th><td>      (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() ==  <a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="290">290</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRNoX0RegClassID" title='llvm::RISCV::GPRNoX0RegClassID' data-ref="llvm::RISCV::GPRNoX0RegClassID" data-ref-filename="llvm..RISCV..GPRNoX0RegClassID">GPRNoX0RegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="291">291</th><td>      <a class="ref fn" href="#_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" title='RISCVValidateMCOperand' data-ref="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" data-ref-filename="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj">RISCVValidateMCOperand</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>), <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>, <var>3</var>)) {</td></tr>
<tr><th id="292">292</th><td>      <i>// c.addiw	$rd, $imm</i></td></tr>
<tr><th id="293">293</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_ADDIW" title='llvm::RISCV::C_ADDIW' data-ref="llvm::RISCV::C_ADDIW" data-ref-filename="llvm..RISCV..C_ADDIW">C_ADDIW</a>);</td></tr>
<tr><th id="294">294</th><td>      <i>// Operand: rd_wb</i></td></tr>
<tr><th id="295">295</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="296">296</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="297">297</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="298">298</th><td>      <i>// Operand: imm</i></td></tr>
<tr><th id="299">299</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="300">300</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="301">301</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="302">302</th><td>    } <i>// if</i></td></tr>
<tr><th id="303">303</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::Feature64Bit" title='llvm::RISCV::Feature64Bit' data-ref="llvm::RISCV::Feature64Bit" data-ref-filename="llvm..RISCV..Feature64Bit">Feature64Bit</a>]</a> &amp;&amp;</td></tr>
<tr><th id="304">304</th><td>      <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="305">305</th><td>      (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() == <span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::X0" title='llvm::RISCV::X0' data-ref="llvm::RISCV::X0" data-ref-filename="llvm..RISCV..X0">X0</a>) &amp;&amp;</td></tr>
<tr><th id="306">306</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRNoX0RegClassID" title='llvm::RISCV::GPRNoX0RegClassID' data-ref="llvm::RISCV::GPRNoX0RegClassID" data-ref-filename="llvm..RISCV..GPRNoX0RegClassID">GPRNoX0RegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="307">307</th><td>      <a class="ref fn" href="#_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" title='RISCVValidateMCOperand' data-ref="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" data-ref-filename="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj">RISCVValidateMCOperand</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>), <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>, <var>3</var>)) {</td></tr>
<tr><th id="308">308</th><td>      <i>// c.li	$rd, $imm</i></td></tr>
<tr><th id="309">309</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_LI" title='llvm::RISCV::C_LI' data-ref="llvm::RISCV::C_LI" data-ref-filename="llvm..RISCV..C_LI">C_LI</a>);</td></tr>
<tr><th id="310">310</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="311">311</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="312">312</th><td>      <i>// Operand: imm</i></td></tr>
<tr><th id="313">313</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="314">314</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="315">315</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="316">316</th><td>    } <i>// if</i></td></tr>
<tr><th id="317">317</th><td>      <b>break</b>;</td></tr>
<tr><th id="318">318</th><td>    } <i>// case ADDIW</i></td></tr>
<tr><th id="319">319</th><td>    <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::ADDUW" title='llvm::RISCV::ADDUW' data-ref="llvm::RISCV::ADDUW" data-ref-filename="llvm..RISCV..ADDUW">ADDUW</a>: {</td></tr>
<tr><th id="320">320</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::Feature64Bit" title='llvm::RISCV::Feature64Bit' data-ref="llvm::RISCV::Feature64Bit" data-ref-filename="llvm..RISCV..Feature64Bit">Feature64Bit</a>]</a> &amp;&amp;</td></tr>
<tr><th id="321">321</th><td>      <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureExtZba" title='llvm::RISCV::FeatureExtZba' data-ref="llvm::RISCV::FeatureExtZba" data-ref-filename="llvm..RISCV..FeatureExtZba">FeatureExtZba</a>]</a> &amp;&amp;</td></tr>
<tr><th id="322">322</th><td>      <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureExtZbproposedc" title='llvm::RISCV::FeatureExtZbproposedc' data-ref="llvm::RISCV::FeatureExtZbproposedc" data-ref-filename="llvm..RISCV..FeatureExtZbproposedc">FeatureExtZbproposedc</a>]</a> &amp;&amp;</td></tr>
<tr><th id="323">323</th><td>      <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="324">324</th><td>      (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() ==  <a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="325">325</th><td>      (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() == <span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::X0" title='llvm::RISCV::X0' data-ref="llvm::RISCV::X0" data-ref-filename="llvm..RISCV..X0">X0</a>) &amp;&amp;</td></tr>
<tr><th id="326">326</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRCRegClassID" title='llvm::RISCV::GPRCRegClassID' data-ref="llvm::RISCV::GPRCRegClassID" data-ref-filename="llvm..RISCV..GPRCRegClassID">GPRCRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()))) {</td></tr>
<tr><th id="327">327</th><td>      <i>// c.zext.w	$rs</i></td></tr>
<tr><th id="328">328</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_ZEXTW" title='llvm::RISCV::C_ZEXTW' data-ref="llvm::RISCV::C_ZEXTW" data-ref-filename="llvm..RISCV..C_ZEXTW">C_ZEXTW</a>);</td></tr>
<tr><th id="329">329</th><td>      <i>// Operand: rs_wb</i></td></tr>
<tr><th id="330">330</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="331">331</th><td>      <i>// Operand: rs</i></td></tr>
<tr><th id="332">332</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="333">333</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="334">334</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="335">335</th><td>    } <i>// if</i></td></tr>
<tr><th id="336">336</th><td>      <b>break</b>;</td></tr>
<tr><th id="337">337</th><td>    } <i>// case ADDUW</i></td></tr>
<tr><th id="338">338</th><td>    <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::ADDW" title='llvm::RISCV::ADDW' data-ref="llvm::RISCV::ADDW" data-ref-filename="llvm..RISCV..ADDW">ADDW</a>: {</td></tr>
<tr><th id="339">339</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::Feature64Bit" title='llvm::RISCV::Feature64Bit' data-ref="llvm::RISCV::Feature64Bit" data-ref-filename="llvm..RISCV..Feature64Bit">Feature64Bit</a>]</a> &amp;&amp;</td></tr>
<tr><th id="340">340</th><td>      <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="341">341</th><td>      (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() ==  <a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="342">342</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRCRegClassID" title='llvm::RISCV::GPRCRegClassID' data-ref="llvm::RISCV::GPRCRegClassID" data-ref-filename="llvm..RISCV..GPRCRegClassID">GPRCRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="343">343</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRCRegClassID" title='llvm::RISCV::GPRCRegClassID' data-ref="llvm::RISCV::GPRCRegClassID" data-ref-filename="llvm..RISCV..GPRCRegClassID">GPRCRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()))) {</td></tr>
<tr><th id="344">344</th><td>      <i>// c.addw	$rd, $rs2</i></td></tr>
<tr><th id="345">345</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_ADDW" title='llvm::RISCV::C_ADDW' data-ref="llvm::RISCV::C_ADDW" data-ref-filename="llvm..RISCV..C_ADDW">C_ADDW</a>);</td></tr>
<tr><th id="346">346</th><td>      <i>// Operand: rd_wb</i></td></tr>
<tr><th id="347">347</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="348">348</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="349">349</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="350">350</th><td>      <i>// Operand: rs2</i></td></tr>
<tr><th id="351">351</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="352">352</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="353">353</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="354">354</th><td>    } <i>// if</i></td></tr>
<tr><th id="355">355</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::Feature64Bit" title='llvm::RISCV::Feature64Bit' data-ref="llvm::RISCV::Feature64Bit" data-ref-filename="llvm..RISCV..Feature64Bit">Feature64Bit</a>]</a> &amp;&amp;</td></tr>
<tr><th id="356">356</th><td>      <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="357">357</th><td>      (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() ==  <a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="358">358</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRCRegClassID" title='llvm::RISCV::GPRCRegClassID' data-ref="llvm::RISCV::GPRCRegClassID" data-ref-filename="llvm..RISCV..GPRCRegClassID">GPRCRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="359">359</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRCRegClassID" title='llvm::RISCV::GPRCRegClassID' data-ref="llvm::RISCV::GPRCRegClassID" data-ref-filename="llvm..RISCV..GPRCRegClassID">GPRCRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()))) {</td></tr>
<tr><th id="360">360</th><td>      <i>// c.addw	$rd, $rs2</i></td></tr>
<tr><th id="361">361</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_ADDW" title='llvm::RISCV::C_ADDW' data-ref="llvm::RISCV::C_ADDW" data-ref-filename="llvm..RISCV..C_ADDW">C_ADDW</a>);</td></tr>
<tr><th id="362">362</th><td>      <i>// Operand: rd_wb</i></td></tr>
<tr><th id="363">363</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="364">364</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="365">365</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="366">366</th><td>      <i>// Operand: rs2</i></td></tr>
<tr><th id="367">367</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="368">368</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="369">369</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="370">370</th><td>    } <i>// if</i></td></tr>
<tr><th id="371">371</th><td>      <b>break</b>;</td></tr>
<tr><th id="372">372</th><td>    } <i>// case ADDW</i></td></tr>
<tr><th id="373">373</th><td>    <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::AND" title='llvm::RISCV::AND' data-ref="llvm::RISCV::AND" data-ref-filename="llvm..RISCV..AND">AND</a>: {</td></tr>
<tr><th id="374">374</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="375">375</th><td>      (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() ==  <a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="376">376</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRCRegClassID" title='llvm::RISCV::GPRCRegClassID' data-ref="llvm::RISCV::GPRCRegClassID" data-ref-filename="llvm..RISCV..GPRCRegClassID">GPRCRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="377">377</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRCRegClassID" title='llvm::RISCV::GPRCRegClassID' data-ref="llvm::RISCV::GPRCRegClassID" data-ref-filename="llvm..RISCV..GPRCRegClassID">GPRCRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()))) {</td></tr>
<tr><th id="378">378</th><td>      <i>// c.and	$rd, $rs2</i></td></tr>
<tr><th id="379">379</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_AND" title='llvm::RISCV::C_AND' data-ref="llvm::RISCV::C_AND" data-ref-filename="llvm..RISCV..C_AND">C_AND</a>);</td></tr>
<tr><th id="380">380</th><td>      <i>// Operand: rd_wb</i></td></tr>
<tr><th id="381">381</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="382">382</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="383">383</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="384">384</th><td>      <i>// Operand: rs2</i></td></tr>
<tr><th id="385">385</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="386">386</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="387">387</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="388">388</th><td>    } <i>// if</i></td></tr>
<tr><th id="389">389</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="390">390</th><td>      (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() ==  <a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="391">391</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRCRegClassID" title='llvm::RISCV::GPRCRegClassID' data-ref="llvm::RISCV::GPRCRegClassID" data-ref-filename="llvm..RISCV..GPRCRegClassID">GPRCRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="392">392</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRCRegClassID" title='llvm::RISCV::GPRCRegClassID' data-ref="llvm::RISCV::GPRCRegClassID" data-ref-filename="llvm..RISCV..GPRCRegClassID">GPRCRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()))) {</td></tr>
<tr><th id="393">393</th><td>      <i>// c.and	$rd, $rs2</i></td></tr>
<tr><th id="394">394</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_AND" title='llvm::RISCV::C_AND' data-ref="llvm::RISCV::C_AND" data-ref-filename="llvm..RISCV..C_AND">C_AND</a>);</td></tr>
<tr><th id="395">395</th><td>      <i>// Operand: rd_wb</i></td></tr>
<tr><th id="396">396</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="397">397</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="398">398</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="399">399</th><td>      <i>// Operand: rs2</i></td></tr>
<tr><th id="400">400</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="401">401</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="402">402</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="403">403</th><td>    } <i>// if</i></td></tr>
<tr><th id="404">404</th><td>      <b>break</b>;</td></tr>
<tr><th id="405">405</th><td>    } <i>// case AND</i></td></tr>
<tr><th id="406">406</th><td>    <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::ANDI" title='llvm::RISCV::ANDI' data-ref="llvm::RISCV::ANDI" data-ref-filename="llvm..RISCV..ANDI">ANDI</a>: {</td></tr>
<tr><th id="407">407</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="408">408</th><td>      (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() ==  <a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="409">409</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRCRegClassID" title='llvm::RISCV::GPRCRegClassID' data-ref="llvm::RISCV::GPRCRegClassID" data-ref-filename="llvm..RISCV..GPRCRegClassID">GPRCRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="410">410</th><td>      <a class="ref fn" href="#_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" title='RISCVValidateMCOperand' data-ref="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" data-ref-filename="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj">RISCVValidateMCOperand</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>), <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>, <var>3</var>)) {</td></tr>
<tr><th id="411">411</th><td>      <i>// c.andi	$rs1, $imm</i></td></tr>
<tr><th id="412">412</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_ANDI" title='llvm::RISCV::C_ANDI' data-ref="llvm::RISCV::C_ANDI" data-ref-filename="llvm..RISCV..C_ANDI">C_ANDI</a>);</td></tr>
<tr><th id="413">413</th><td>      <i>// Operand: rs1_wb</i></td></tr>
<tr><th id="414">414</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="415">415</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="416">416</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="417">417</th><td>      <i>// Operand: imm</i></td></tr>
<tr><th id="418">418</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="419">419</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="420">420</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="421">421</th><td>    } <i>// if</i></td></tr>
<tr><th id="422">422</th><td>      <b>break</b>;</td></tr>
<tr><th id="423">423</th><td>    } <i>// case ANDI</i></td></tr>
<tr><th id="424">424</th><td>    <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::BEQ" title='llvm::RISCV::BEQ' data-ref="llvm::RISCV::BEQ" data-ref-filename="llvm..RISCV..BEQ">BEQ</a>: {</td></tr>
<tr><th id="425">425</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="426">426</th><td>      (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() == <span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::X0" title='llvm::RISCV::X0' data-ref="llvm::RISCV::X0" data-ref-filename="llvm..RISCV..X0">X0</a>) &amp;&amp;</td></tr>
<tr><th id="427">427</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRCRegClassID" title='llvm::RISCV::GPRCRegClassID' data-ref="llvm::RISCV::GPRCRegClassID" data-ref-filename="llvm..RISCV..GPRCRegClassID">GPRCRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="428">428</th><td>      <a class="ref fn" href="#_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" title='RISCVValidateMCOperand' data-ref="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" data-ref-filename="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj">RISCVValidateMCOperand</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>), <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>, <var>5</var>)) {</td></tr>
<tr><th id="429">429</th><td>      <i>// c.beqz	$rs1, $imm</i></td></tr>
<tr><th id="430">430</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_BEQZ" title='llvm::RISCV::C_BEQZ' data-ref="llvm::RISCV::C_BEQZ" data-ref-filename="llvm..RISCV..C_BEQZ">C_BEQZ</a>);</td></tr>
<tr><th id="431">431</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="432">432</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="433">433</th><td>      <i>// Operand: imm</i></td></tr>
<tr><th id="434">434</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="435">435</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="436">436</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="437">437</th><td>    } <i>// if</i></td></tr>
<tr><th id="438">438</th><td>      <b>break</b>;</td></tr>
<tr><th id="439">439</th><td>    } <i>// case BEQ</i></td></tr>
<tr><th id="440">440</th><td>    <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::BNE" title='llvm::RISCV::BNE' data-ref="llvm::RISCV::BNE" data-ref-filename="llvm..RISCV..BNE">BNE</a>: {</td></tr>
<tr><th id="441">441</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="442">442</th><td>      (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() == <span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::X0" title='llvm::RISCV::X0' data-ref="llvm::RISCV::X0" data-ref-filename="llvm..RISCV..X0">X0</a>) &amp;&amp;</td></tr>
<tr><th id="443">443</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRCRegClassID" title='llvm::RISCV::GPRCRegClassID' data-ref="llvm::RISCV::GPRCRegClassID" data-ref-filename="llvm..RISCV..GPRCRegClassID">GPRCRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="444">444</th><td>      <a class="ref fn" href="#_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" title='RISCVValidateMCOperand' data-ref="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" data-ref-filename="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj">RISCVValidateMCOperand</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>), <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>, <var>5</var>)) {</td></tr>
<tr><th id="445">445</th><td>      <i>// c.bnez	$rs1, $imm</i></td></tr>
<tr><th id="446">446</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_BNEZ" title='llvm::RISCV::C_BNEZ' data-ref="llvm::RISCV::C_BNEZ" data-ref-filename="llvm..RISCV..C_BNEZ">C_BNEZ</a>);</td></tr>
<tr><th id="447">447</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="448">448</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="449">449</th><td>      <i>// Operand: imm</i></td></tr>
<tr><th id="450">450</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="451">451</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="452">452</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="453">453</th><td>    } <i>// if</i></td></tr>
<tr><th id="454">454</th><td>      <b>break</b>;</td></tr>
<tr><th id="455">455</th><td>    } <i>// case BNE</i></td></tr>
<tr><th id="456">456</th><td>    <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::EBREAK" title='llvm::RISCV::EBREAK' data-ref="llvm::RISCV::EBREAK" data-ref-filename="llvm..RISCV..EBREAK">EBREAK</a>: {</td></tr>
<tr><th id="457">457</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a>) {</td></tr>
<tr><th id="458">458</th><td>      <i>// c.ebreak	</i></td></tr>
<tr><th id="459">459</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_EBREAK" title='llvm::RISCV::C_EBREAK' data-ref="llvm::RISCV::C_EBREAK" data-ref-filename="llvm..RISCV..C_EBREAK">C_EBREAK</a>);</td></tr>
<tr><th id="460">460</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="461">461</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="462">462</th><td>    } <i>// if</i></td></tr>
<tr><th id="463">463</th><td>      <b>break</b>;</td></tr>
<tr><th id="464">464</th><td>    } <i>// case EBREAK</i></td></tr>
<tr><th id="465">465</th><td>    <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::FLD" title='llvm::RISCV::FLD' data-ref="llvm::RISCV::FLD" data-ref-filename="llvm..RISCV..FLD">FLD</a>: {</td></tr>
<tr><th id="466">466</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="467">467</th><td>      <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtD" title='llvm::RISCV::FeatureStdExtD' data-ref="llvm::RISCV::FeatureStdExtD" data-ref-filename="llvm..RISCV..FeatureStdExtD">FeatureStdExtD</a>]</a> &amp;&amp;</td></tr>
<tr><th id="468">468</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::FPR64CRegClassID" title='llvm::RISCV::FPR64CRegClassID' data-ref="llvm::RISCV::FPR64CRegClassID" data-ref-filename="llvm..RISCV..FPR64CRegClassID">FPR64CRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="469">469</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRCRegClassID" title='llvm::RISCV::GPRCRegClassID' data-ref="llvm::RISCV::GPRCRegClassID" data-ref-filename="llvm..RISCV..GPRCRegClassID">GPRCRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="470">470</th><td>      <a class="ref fn" href="#_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" title='RISCVValidateMCOperand' data-ref="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" data-ref-filename="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj">RISCVValidateMCOperand</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>), <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>, <var>6</var>)) {</td></tr>
<tr><th id="471">471</th><td>      <i>// c.fld	$rd, ${imm}(${rs1})</i></td></tr>
<tr><th id="472">472</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_FLD" title='llvm::RISCV::C_FLD' data-ref="llvm::RISCV::C_FLD" data-ref-filename="llvm..RISCV..C_FLD">C_FLD</a>);</td></tr>
<tr><th id="473">473</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="474">474</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="475">475</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="476">476</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="477">477</th><td>      <i>// Operand: imm</i></td></tr>
<tr><th id="478">478</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="479">479</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="480">480</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="481">481</th><td>    } <i>// if</i></td></tr>
<tr><th id="482">482</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="483">483</th><td>      <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtD" title='llvm::RISCV::FeatureStdExtD' data-ref="llvm::RISCV::FeatureStdExtD" data-ref-filename="llvm..RISCV..FeatureStdExtD">FeatureStdExtD</a>]</a> &amp;&amp;</td></tr>
<tr><th id="484">484</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::FPR64RegClassID" title='llvm::RISCV::FPR64RegClassID' data-ref="llvm::RISCV::FPR64RegClassID" data-ref-filename="llvm..RISCV..FPR64RegClassID">FPR64RegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="485">485</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::SPRegClassID" title='llvm::RISCV::SPRegClassID' data-ref="llvm::RISCV::SPRegClassID" data-ref-filename="llvm..RISCV..SPRegClassID">SPRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="486">486</th><td>      <a class="ref fn" href="#_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" title='RISCVValidateMCOperand' data-ref="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" data-ref-filename="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj">RISCVValidateMCOperand</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>), <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>, <var>7</var>)) {</td></tr>
<tr><th id="487">487</th><td>      <i>// c.fldsp	$rd, ${imm}(${rs1})</i></td></tr>
<tr><th id="488">488</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_FLDSP" title='llvm::RISCV::C_FLDSP' data-ref="llvm::RISCV::C_FLDSP" data-ref-filename="llvm..RISCV..C_FLDSP">C_FLDSP</a>);</td></tr>
<tr><th id="489">489</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="490">490</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="491">491</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="492">492</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="493">493</th><td>      <i>// Operand: imm</i></td></tr>
<tr><th id="494">494</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="495">495</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="496">496</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="497">497</th><td>    } <i>// if</i></td></tr>
<tr><th id="498">498</th><td>      <b>break</b>;</td></tr>
<tr><th id="499">499</th><td>    } <i>// case FLD</i></td></tr>
<tr><th id="500">500</th><td>    <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::FLW" title='llvm::RISCV::FLW' data-ref="llvm::RISCV::FLW" data-ref-filename="llvm..RISCV..FLW">FLW</a>: {</td></tr>
<tr><th id="501">501</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="502">502</th><td>      <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtF" title='llvm::RISCV::FeatureStdExtF' data-ref="llvm::RISCV::FeatureStdExtF" data-ref-filename="llvm..RISCV..FeatureStdExtF">FeatureStdExtF</a>]</a> &amp;&amp;</td></tr>
<tr><th id="503">503</th><td>      !<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::Feature64Bit" title='llvm::RISCV::Feature64Bit' data-ref="llvm::RISCV::Feature64Bit" data-ref-filename="llvm..RISCV..Feature64Bit">Feature64Bit</a>]</a> &amp;&amp;</td></tr>
<tr><th id="504">504</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::FPR32CRegClassID" title='llvm::RISCV::FPR32CRegClassID' data-ref="llvm::RISCV::FPR32CRegClassID" data-ref-filename="llvm..RISCV..FPR32CRegClassID">FPR32CRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="505">505</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRCRegClassID" title='llvm::RISCV::GPRCRegClassID' data-ref="llvm::RISCV::GPRCRegClassID" data-ref-filename="llvm..RISCV..GPRCRegClassID">GPRCRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="506">506</th><td>      <a class="ref fn" href="#_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" title='RISCVValidateMCOperand' data-ref="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" data-ref-filename="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj">RISCVValidateMCOperand</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>), <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>, <var>8</var>)) {</td></tr>
<tr><th id="507">507</th><td>      <i>// c.flw	$rd, ${imm}(${rs1})</i></td></tr>
<tr><th id="508">508</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_FLW" title='llvm::RISCV::C_FLW' data-ref="llvm::RISCV::C_FLW" data-ref-filename="llvm..RISCV..C_FLW">C_FLW</a>);</td></tr>
<tr><th id="509">509</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="510">510</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="511">511</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="512">512</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="513">513</th><td>      <i>// Operand: imm</i></td></tr>
<tr><th id="514">514</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="515">515</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="516">516</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="517">517</th><td>    } <i>// if</i></td></tr>
<tr><th id="518">518</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="519">519</th><td>      <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtF" title='llvm::RISCV::FeatureStdExtF' data-ref="llvm::RISCV::FeatureStdExtF" data-ref-filename="llvm..RISCV..FeatureStdExtF">FeatureStdExtF</a>]</a> &amp;&amp;</td></tr>
<tr><th id="520">520</th><td>      !<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::Feature64Bit" title='llvm::RISCV::Feature64Bit' data-ref="llvm::RISCV::Feature64Bit" data-ref-filename="llvm..RISCV..Feature64Bit">Feature64Bit</a>]</a> &amp;&amp;</td></tr>
<tr><th id="521">521</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::FPR32RegClassID" title='llvm::RISCV::FPR32RegClassID' data-ref="llvm::RISCV::FPR32RegClassID" data-ref-filename="llvm..RISCV..FPR32RegClassID">FPR32RegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="522">522</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::SPRegClassID" title='llvm::RISCV::SPRegClassID' data-ref="llvm::RISCV::SPRegClassID" data-ref-filename="llvm..RISCV..SPRegClassID">SPRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="523">523</th><td>      <a class="ref fn" href="#_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" title='RISCVValidateMCOperand' data-ref="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" data-ref-filename="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj">RISCVValidateMCOperand</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>), <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>, <var>9</var>)) {</td></tr>
<tr><th id="524">524</th><td>      <i>// c.flwsp	$rd, ${imm}(${rs1})</i></td></tr>
<tr><th id="525">525</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_FLWSP" title='llvm::RISCV::C_FLWSP' data-ref="llvm::RISCV::C_FLWSP" data-ref-filename="llvm..RISCV..C_FLWSP">C_FLWSP</a>);</td></tr>
<tr><th id="526">526</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="527">527</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="528">528</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="529">529</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="530">530</th><td>      <i>// Operand: imm</i></td></tr>
<tr><th id="531">531</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="532">532</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="533">533</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="534">534</th><td>    } <i>// if</i></td></tr>
<tr><th id="535">535</th><td>      <b>break</b>;</td></tr>
<tr><th id="536">536</th><td>    } <i>// case FLW</i></td></tr>
<tr><th id="537">537</th><td>    <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::FSD" title='llvm::RISCV::FSD' data-ref="llvm::RISCV::FSD" data-ref-filename="llvm..RISCV..FSD">FSD</a>: {</td></tr>
<tr><th id="538">538</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="539">539</th><td>      <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtD" title='llvm::RISCV::FeatureStdExtD' data-ref="llvm::RISCV::FeatureStdExtD" data-ref-filename="llvm..RISCV..FeatureStdExtD">FeatureStdExtD</a>]</a> &amp;&amp;</td></tr>
<tr><th id="540">540</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::FPR64CRegClassID" title='llvm::RISCV::FPR64CRegClassID' data-ref="llvm::RISCV::FPR64CRegClassID" data-ref-filename="llvm..RISCV..FPR64CRegClassID">FPR64CRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="541">541</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRCRegClassID" title='llvm::RISCV::GPRCRegClassID' data-ref="llvm::RISCV::GPRCRegClassID" data-ref-filename="llvm..RISCV..GPRCRegClassID">GPRCRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="542">542</th><td>      <a class="ref fn" href="#_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" title='RISCVValidateMCOperand' data-ref="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" data-ref-filename="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj">RISCVValidateMCOperand</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>), <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>, <var>6</var>)) {</td></tr>
<tr><th id="543">543</th><td>      <i>// c.fsd	$rs2, ${imm}(${rs1})</i></td></tr>
<tr><th id="544">544</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_FSD" title='llvm::RISCV::C_FSD' data-ref="llvm::RISCV::C_FSD" data-ref-filename="llvm..RISCV..C_FSD">C_FSD</a>);</td></tr>
<tr><th id="545">545</th><td>      <i>// Operand: rs2</i></td></tr>
<tr><th id="546">546</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="547">547</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="548">548</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="549">549</th><td>      <i>// Operand: imm</i></td></tr>
<tr><th id="550">550</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="551">551</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="552">552</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="553">553</th><td>    } <i>// if</i></td></tr>
<tr><th id="554">554</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="555">555</th><td>      <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtD" title='llvm::RISCV::FeatureStdExtD' data-ref="llvm::RISCV::FeatureStdExtD" data-ref-filename="llvm..RISCV..FeatureStdExtD">FeatureStdExtD</a>]</a> &amp;&amp;</td></tr>
<tr><th id="556">556</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::FPR64RegClassID" title='llvm::RISCV::FPR64RegClassID' data-ref="llvm::RISCV::FPR64RegClassID" data-ref-filename="llvm..RISCV..FPR64RegClassID">FPR64RegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="557">557</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::SPRegClassID" title='llvm::RISCV::SPRegClassID' data-ref="llvm::RISCV::SPRegClassID" data-ref-filename="llvm..RISCV..SPRegClassID">SPRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="558">558</th><td>      <a class="ref fn" href="#_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" title='RISCVValidateMCOperand' data-ref="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" data-ref-filename="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj">RISCVValidateMCOperand</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>), <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>, <var>7</var>)) {</td></tr>
<tr><th id="559">559</th><td>      <i>// c.fsdsp	$rs2, ${imm}(${rs1})</i></td></tr>
<tr><th id="560">560</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_FSDSP" title='llvm::RISCV::C_FSDSP' data-ref="llvm::RISCV::C_FSDSP" data-ref-filename="llvm..RISCV..C_FSDSP">C_FSDSP</a>);</td></tr>
<tr><th id="561">561</th><td>      <i>// Operand: rs2</i></td></tr>
<tr><th id="562">562</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="563">563</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="564">564</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="565">565</th><td>      <i>// Operand: imm</i></td></tr>
<tr><th id="566">566</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="567">567</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="568">568</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="569">569</th><td>    } <i>// if</i></td></tr>
<tr><th id="570">570</th><td>      <b>break</b>;</td></tr>
<tr><th id="571">571</th><td>    } <i>// case FSD</i></td></tr>
<tr><th id="572">572</th><td>    <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::FSW" title='llvm::RISCV::FSW' data-ref="llvm::RISCV::FSW" data-ref-filename="llvm..RISCV..FSW">FSW</a>: {</td></tr>
<tr><th id="573">573</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="574">574</th><td>      <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtF" title='llvm::RISCV::FeatureStdExtF' data-ref="llvm::RISCV::FeatureStdExtF" data-ref-filename="llvm..RISCV..FeatureStdExtF">FeatureStdExtF</a>]</a> &amp;&amp;</td></tr>
<tr><th id="575">575</th><td>      !<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::Feature64Bit" title='llvm::RISCV::Feature64Bit' data-ref="llvm::RISCV::Feature64Bit" data-ref-filename="llvm..RISCV..Feature64Bit">Feature64Bit</a>]</a> &amp;&amp;</td></tr>
<tr><th id="576">576</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::FPR32CRegClassID" title='llvm::RISCV::FPR32CRegClassID' data-ref="llvm::RISCV::FPR32CRegClassID" data-ref-filename="llvm..RISCV..FPR32CRegClassID">FPR32CRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="577">577</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRCRegClassID" title='llvm::RISCV::GPRCRegClassID' data-ref="llvm::RISCV::GPRCRegClassID" data-ref-filename="llvm..RISCV..GPRCRegClassID">GPRCRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="578">578</th><td>      <a class="ref fn" href="#_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" title='RISCVValidateMCOperand' data-ref="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" data-ref-filename="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj">RISCVValidateMCOperand</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>), <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>, <var>8</var>)) {</td></tr>
<tr><th id="579">579</th><td>      <i>// c.fsw	$rs2, ${imm}(${rs1})</i></td></tr>
<tr><th id="580">580</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_FSW" title='llvm::RISCV::C_FSW' data-ref="llvm::RISCV::C_FSW" data-ref-filename="llvm..RISCV..C_FSW">C_FSW</a>);</td></tr>
<tr><th id="581">581</th><td>      <i>// Operand: rs2</i></td></tr>
<tr><th id="582">582</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="583">583</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="584">584</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="585">585</th><td>      <i>// Operand: imm</i></td></tr>
<tr><th id="586">586</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="587">587</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="588">588</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="589">589</th><td>    } <i>// if</i></td></tr>
<tr><th id="590">590</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="591">591</th><td>      <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtF" title='llvm::RISCV::FeatureStdExtF' data-ref="llvm::RISCV::FeatureStdExtF" data-ref-filename="llvm..RISCV..FeatureStdExtF">FeatureStdExtF</a>]</a> &amp;&amp;</td></tr>
<tr><th id="592">592</th><td>      !<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::Feature64Bit" title='llvm::RISCV::Feature64Bit' data-ref="llvm::RISCV::Feature64Bit" data-ref-filename="llvm..RISCV..Feature64Bit">Feature64Bit</a>]</a> &amp;&amp;</td></tr>
<tr><th id="593">593</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::FPR32RegClassID" title='llvm::RISCV::FPR32RegClassID' data-ref="llvm::RISCV::FPR32RegClassID" data-ref-filename="llvm..RISCV..FPR32RegClassID">FPR32RegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="594">594</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::SPRegClassID" title='llvm::RISCV::SPRegClassID' data-ref="llvm::RISCV::SPRegClassID" data-ref-filename="llvm..RISCV..SPRegClassID">SPRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="595">595</th><td>      <a class="ref fn" href="#_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" title='RISCVValidateMCOperand' data-ref="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" data-ref-filename="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj">RISCVValidateMCOperand</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>), <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>, <var>9</var>)) {</td></tr>
<tr><th id="596">596</th><td>      <i>// c.fswsp	$rs2, ${imm}(${rs1})</i></td></tr>
<tr><th id="597">597</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_FSWSP" title='llvm::RISCV::C_FSWSP' data-ref="llvm::RISCV::C_FSWSP" data-ref-filename="llvm..RISCV..C_FSWSP">C_FSWSP</a>);</td></tr>
<tr><th id="598">598</th><td>      <i>// Operand: rs2</i></td></tr>
<tr><th id="599">599</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="600">600</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="601">601</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="602">602</th><td>      <i>// Operand: imm</i></td></tr>
<tr><th id="603">603</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="604">604</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="605">605</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="606">606</th><td>    } <i>// if</i></td></tr>
<tr><th id="607">607</th><td>      <b>break</b>;</td></tr>
<tr><th id="608">608</th><td>    } <i>// case FSW</i></td></tr>
<tr><th id="609">609</th><td>    <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::JAL" title='llvm::RISCV::JAL' data-ref="llvm::RISCV::JAL" data-ref-filename="llvm..RISCV..JAL">JAL</a>: {</td></tr>
<tr><th id="610">610</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="611">611</th><td>      !<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::Feature64Bit" title='llvm::RISCV::Feature64Bit' data-ref="llvm::RISCV::Feature64Bit" data-ref-filename="llvm..RISCV..Feature64Bit">Feature64Bit</a>]</a> &amp;&amp;</td></tr>
<tr><th id="612">612</th><td>      (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() == <span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::X1" title='llvm::RISCV::X1' data-ref="llvm::RISCV::X1" data-ref-filename="llvm..RISCV..X1">X1</a>) &amp;&amp;</td></tr>
<tr><th id="613">613</th><td>      <a class="ref fn" href="#_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" title='RISCVValidateMCOperand' data-ref="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" data-ref-filename="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj">RISCVValidateMCOperand</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>), <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>, <var>10</var>)) {</td></tr>
<tr><th id="614">614</th><td>      <i>// c.jal	$offset</i></td></tr>
<tr><th id="615">615</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_JAL" title='llvm::RISCV::C_JAL' data-ref="llvm::RISCV::C_JAL" data-ref-filename="llvm..RISCV..C_JAL">C_JAL</a>);</td></tr>
<tr><th id="616">616</th><td>      <i>// Operand: offset</i></td></tr>
<tr><th id="617">617</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="618">618</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="619">619</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="620">620</th><td>    } <i>// if</i></td></tr>
<tr><th id="621">621</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="622">622</th><td>      (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() == <span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::X0" title='llvm::RISCV::X0' data-ref="llvm::RISCV::X0" data-ref-filename="llvm..RISCV..X0">X0</a>) &amp;&amp;</td></tr>
<tr><th id="623">623</th><td>      <a class="ref fn" href="#_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" title='RISCVValidateMCOperand' data-ref="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" data-ref-filename="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj">RISCVValidateMCOperand</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>), <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>, <var>10</var>)) {</td></tr>
<tr><th id="624">624</th><td>      <i>// c.j	$offset</i></td></tr>
<tr><th id="625">625</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_J" title='llvm::RISCV::C_J' data-ref="llvm::RISCV::C_J" data-ref-filename="llvm..RISCV..C_J">C_J</a>);</td></tr>
<tr><th id="626">626</th><td>      <i>// Operand: offset</i></td></tr>
<tr><th id="627">627</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="628">628</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="629">629</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="630">630</th><td>    } <i>// if</i></td></tr>
<tr><th id="631">631</th><td>      <b>break</b>;</td></tr>
<tr><th id="632">632</th><td>    } <i>// case JAL</i></td></tr>
<tr><th id="633">633</th><td>    <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::JALR" title='llvm::RISCV::JALR' data-ref="llvm::RISCV::JALR" data-ref-filename="llvm..RISCV..JALR">JALR</a>: {</td></tr>
<tr><th id="634">634</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="635">635</th><td>      (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() == <span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::X0" title='llvm::RISCV::X0' data-ref="llvm::RISCV::X0" data-ref-filename="llvm..RISCV..X0">X0</a>) &amp;&amp;</td></tr>
<tr><th id="636">636</th><td>      (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv" data-ref-filename="_ZNK4llvm9MCOperand5isImmEv">isImm</a>()) &amp;&amp;</td></tr>
<tr><th id="637">637</th><td>      (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv" data-ref-filename="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() == <var>0</var>) &amp;&amp;</td></tr>
<tr><th id="638">638</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRNoX0RegClassID" title='llvm::RISCV::GPRNoX0RegClassID' data-ref="llvm::RISCV::GPRNoX0RegClassID" data-ref-filename="llvm..RISCV..GPRNoX0RegClassID">GPRNoX0RegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()))) {</td></tr>
<tr><th id="639">639</th><td>      <i>// c.jr	$rs1</i></td></tr>
<tr><th id="640">640</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_JR" title='llvm::RISCV::C_JR' data-ref="llvm::RISCV::C_JR" data-ref-filename="llvm..RISCV..C_JR">C_JR</a>);</td></tr>
<tr><th id="641">641</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="642">642</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="643">643</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="644">644</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="645">645</th><td>    } <i>// if</i></td></tr>
<tr><th id="646">646</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="647">647</th><td>      (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() == <span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::X1" title='llvm::RISCV::X1' data-ref="llvm::RISCV::X1" data-ref-filename="llvm..RISCV..X1">X1</a>) &amp;&amp;</td></tr>
<tr><th id="648">648</th><td>      (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv" data-ref-filename="_ZNK4llvm9MCOperand5isImmEv">isImm</a>()) &amp;&amp;</td></tr>
<tr><th id="649">649</th><td>      (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv" data-ref-filename="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() == <var>0</var>) &amp;&amp;</td></tr>
<tr><th id="650">650</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRNoX0RegClassID" title='llvm::RISCV::GPRNoX0RegClassID' data-ref="llvm::RISCV::GPRNoX0RegClassID" data-ref-filename="llvm..RISCV..GPRNoX0RegClassID">GPRNoX0RegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()))) {</td></tr>
<tr><th id="651">651</th><td>      <i>// c.jalr	$rs1</i></td></tr>
<tr><th id="652">652</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_JALR" title='llvm::RISCV::C_JALR' data-ref="llvm::RISCV::C_JALR" data-ref-filename="llvm..RISCV..C_JALR">C_JALR</a>);</td></tr>
<tr><th id="653">653</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="654">654</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="655">655</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="656">656</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="657">657</th><td>    } <i>// if</i></td></tr>
<tr><th id="658">658</th><td>      <b>break</b>;</td></tr>
<tr><th id="659">659</th><td>    } <i>// case JALR</i></td></tr>
<tr><th id="660">660</th><td>    <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::LD" title='llvm::RISCV::LD' data-ref="llvm::RISCV::LD" data-ref-filename="llvm..RISCV..LD">LD</a>: {</td></tr>
<tr><th id="661">661</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::Feature64Bit" title='llvm::RISCV::Feature64Bit' data-ref="llvm::RISCV::Feature64Bit" data-ref-filename="llvm..RISCV..Feature64Bit">Feature64Bit</a>]</a> &amp;&amp;</td></tr>
<tr><th id="662">662</th><td>      <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="663">663</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRCRegClassID" title='llvm::RISCV::GPRCRegClassID' data-ref="llvm::RISCV::GPRCRegClassID" data-ref-filename="llvm..RISCV..GPRCRegClassID">GPRCRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="664">664</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRCRegClassID" title='llvm::RISCV::GPRCRegClassID' data-ref="llvm::RISCV::GPRCRegClassID" data-ref-filename="llvm..RISCV..GPRCRegClassID">GPRCRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="665">665</th><td>      <a class="ref fn" href="#_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" title='RISCVValidateMCOperand' data-ref="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" data-ref-filename="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj">RISCVValidateMCOperand</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>), <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>, <var>6</var>)) {</td></tr>
<tr><th id="666">666</th><td>      <i>// c.ld	$rd, ${imm}(${rs1})</i></td></tr>
<tr><th id="667">667</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_LD" title='llvm::RISCV::C_LD' data-ref="llvm::RISCV::C_LD" data-ref-filename="llvm..RISCV..C_LD">C_LD</a>);</td></tr>
<tr><th id="668">668</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="669">669</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="670">670</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="671">671</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="672">672</th><td>      <i>// Operand: imm</i></td></tr>
<tr><th id="673">673</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="674">674</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="675">675</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="676">676</th><td>    } <i>// if</i></td></tr>
<tr><th id="677">677</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::Feature64Bit" title='llvm::RISCV::Feature64Bit' data-ref="llvm::RISCV::Feature64Bit" data-ref-filename="llvm..RISCV..Feature64Bit">Feature64Bit</a>]</a> &amp;&amp;</td></tr>
<tr><th id="678">678</th><td>      <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="679">679</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRNoX0RegClassID" title='llvm::RISCV::GPRNoX0RegClassID' data-ref="llvm::RISCV::GPRNoX0RegClassID" data-ref-filename="llvm..RISCV..GPRNoX0RegClassID">GPRNoX0RegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="680">680</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::SPRegClassID" title='llvm::RISCV::SPRegClassID' data-ref="llvm::RISCV::SPRegClassID" data-ref-filename="llvm..RISCV..SPRegClassID">SPRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="681">681</th><td>      <a class="ref fn" href="#_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" title='RISCVValidateMCOperand' data-ref="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" data-ref-filename="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj">RISCVValidateMCOperand</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>), <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>, <var>7</var>)) {</td></tr>
<tr><th id="682">682</th><td>      <i>// c.ldsp	$rd, ${imm}(${rs1})</i></td></tr>
<tr><th id="683">683</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_LDSP" title='llvm::RISCV::C_LDSP' data-ref="llvm::RISCV::C_LDSP" data-ref-filename="llvm..RISCV..C_LDSP">C_LDSP</a>);</td></tr>
<tr><th id="684">684</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="685">685</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="686">686</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="687">687</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="688">688</th><td>      <i>// Operand: imm</i></td></tr>
<tr><th id="689">689</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="690">690</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="691">691</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="692">692</th><td>    } <i>// if</i></td></tr>
<tr><th id="693">693</th><td>      <b>break</b>;</td></tr>
<tr><th id="694">694</th><td>    } <i>// case LD</i></td></tr>
<tr><th id="695">695</th><td>    <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::LUI" title='llvm::RISCV::LUI' data-ref="llvm::RISCV::LUI" data-ref-filename="llvm..RISCV..LUI">LUI</a>: {</td></tr>
<tr><th id="696">696</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="697">697</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRNoX0X2RegClassID" title='llvm::RISCV::GPRNoX0X2RegClassID' data-ref="llvm::RISCV::GPRNoX0X2RegClassID" data-ref-filename="llvm..RISCV..GPRNoX0X2RegClassID">GPRNoX0X2RegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="698">698</th><td>      <a class="ref fn" href="#_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" title='RISCVValidateMCOperand' data-ref="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" data-ref-filename="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj">RISCVValidateMCOperand</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>), <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>, <var>11</var>)) {</td></tr>
<tr><th id="699">699</th><td>      <i>// c.lui	$rd, $imm</i></td></tr>
<tr><th id="700">700</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_LUI" title='llvm::RISCV::C_LUI' data-ref="llvm::RISCV::C_LUI" data-ref-filename="llvm..RISCV..C_LUI">C_LUI</a>);</td></tr>
<tr><th id="701">701</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="702">702</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="703">703</th><td>      <i>// Operand: imm</i></td></tr>
<tr><th id="704">704</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="705">705</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="706">706</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="707">707</th><td>    } <i>// if</i></td></tr>
<tr><th id="708">708</th><td>      <b>break</b>;</td></tr>
<tr><th id="709">709</th><td>    } <i>// case LUI</i></td></tr>
<tr><th id="710">710</th><td>    <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::LW" title='llvm::RISCV::LW' data-ref="llvm::RISCV::LW" data-ref-filename="llvm..RISCV..LW">LW</a>: {</td></tr>
<tr><th id="711">711</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="712">712</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRCRegClassID" title='llvm::RISCV::GPRCRegClassID' data-ref="llvm::RISCV::GPRCRegClassID" data-ref-filename="llvm..RISCV..GPRCRegClassID">GPRCRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="713">713</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRCRegClassID" title='llvm::RISCV::GPRCRegClassID' data-ref="llvm::RISCV::GPRCRegClassID" data-ref-filename="llvm..RISCV..GPRCRegClassID">GPRCRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="714">714</th><td>      <a class="ref fn" href="#_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" title='RISCVValidateMCOperand' data-ref="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" data-ref-filename="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj">RISCVValidateMCOperand</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>), <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>, <var>8</var>)) {</td></tr>
<tr><th id="715">715</th><td>      <i>// c.lw	$rd, ${imm}(${rs1})</i></td></tr>
<tr><th id="716">716</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_LW" title='llvm::RISCV::C_LW' data-ref="llvm::RISCV::C_LW" data-ref-filename="llvm..RISCV..C_LW">C_LW</a>);</td></tr>
<tr><th id="717">717</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="718">718</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="719">719</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="720">720</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="721">721</th><td>      <i>// Operand: imm</i></td></tr>
<tr><th id="722">722</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="723">723</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="724">724</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="725">725</th><td>    } <i>// if</i></td></tr>
<tr><th id="726">726</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="727">727</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRNoX0RegClassID" title='llvm::RISCV::GPRNoX0RegClassID' data-ref="llvm::RISCV::GPRNoX0RegClassID" data-ref-filename="llvm..RISCV..GPRNoX0RegClassID">GPRNoX0RegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="728">728</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::SPRegClassID" title='llvm::RISCV::SPRegClassID' data-ref="llvm::RISCV::SPRegClassID" data-ref-filename="llvm..RISCV..SPRegClassID">SPRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="729">729</th><td>      <a class="ref fn" href="#_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" title='RISCVValidateMCOperand' data-ref="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" data-ref-filename="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj">RISCVValidateMCOperand</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>), <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>, <var>9</var>)) {</td></tr>
<tr><th id="730">730</th><td>      <i>// c.lwsp	$rd, ${imm}(${rs1})</i></td></tr>
<tr><th id="731">731</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_LWSP" title='llvm::RISCV::C_LWSP' data-ref="llvm::RISCV::C_LWSP" data-ref-filename="llvm..RISCV..C_LWSP">C_LWSP</a>);</td></tr>
<tr><th id="732">732</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="733">733</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="734">734</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="735">735</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="736">736</th><td>      <i>// Operand: imm</i></td></tr>
<tr><th id="737">737</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="738">738</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="739">739</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="740">740</th><td>    } <i>// if</i></td></tr>
<tr><th id="741">741</th><td>      <b>break</b>;</td></tr>
<tr><th id="742">742</th><td>    } <i>// case LW</i></td></tr>
<tr><th id="743">743</th><td>    <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::OR" title='llvm::RISCV::OR' data-ref="llvm::RISCV::OR" data-ref-filename="llvm..RISCV..OR">OR</a>: {</td></tr>
<tr><th id="744">744</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="745">745</th><td>      (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() ==  <a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="746">746</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRCRegClassID" title='llvm::RISCV::GPRCRegClassID' data-ref="llvm::RISCV::GPRCRegClassID" data-ref-filename="llvm..RISCV..GPRCRegClassID">GPRCRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="747">747</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRCRegClassID" title='llvm::RISCV::GPRCRegClassID' data-ref="llvm::RISCV::GPRCRegClassID" data-ref-filename="llvm..RISCV..GPRCRegClassID">GPRCRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()))) {</td></tr>
<tr><th id="748">748</th><td>      <i>// c.or	$rd, $rs2</i></td></tr>
<tr><th id="749">749</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_OR" title='llvm::RISCV::C_OR' data-ref="llvm::RISCV::C_OR" data-ref-filename="llvm..RISCV..C_OR">C_OR</a>);</td></tr>
<tr><th id="750">750</th><td>      <i>// Operand: rd_wb</i></td></tr>
<tr><th id="751">751</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="752">752</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="753">753</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="754">754</th><td>      <i>// Operand: rs2</i></td></tr>
<tr><th id="755">755</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="756">756</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="757">757</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="758">758</th><td>    } <i>// if</i></td></tr>
<tr><th id="759">759</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="760">760</th><td>      (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() ==  <a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="761">761</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRCRegClassID" title='llvm::RISCV::GPRCRegClassID' data-ref="llvm::RISCV::GPRCRegClassID" data-ref-filename="llvm..RISCV..GPRCRegClassID">GPRCRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="762">762</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRCRegClassID" title='llvm::RISCV::GPRCRegClassID' data-ref="llvm::RISCV::GPRCRegClassID" data-ref-filename="llvm..RISCV..GPRCRegClassID">GPRCRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()))) {</td></tr>
<tr><th id="763">763</th><td>      <i>// c.or	$rd, $rs2</i></td></tr>
<tr><th id="764">764</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_OR" title='llvm::RISCV::C_OR' data-ref="llvm::RISCV::C_OR" data-ref-filename="llvm..RISCV..C_OR">C_OR</a>);</td></tr>
<tr><th id="765">765</th><td>      <i>// Operand: rd_wb</i></td></tr>
<tr><th id="766">766</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="767">767</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="768">768</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="769">769</th><td>      <i>// Operand: rs2</i></td></tr>
<tr><th id="770">770</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="771">771</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="772">772</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="773">773</th><td>    } <i>// if</i></td></tr>
<tr><th id="774">774</th><td>      <b>break</b>;</td></tr>
<tr><th id="775">775</th><td>    } <i>// case OR</i></td></tr>
<tr><th id="776">776</th><td>    <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::SD" title='llvm::RISCV::SD' data-ref="llvm::RISCV::SD" data-ref-filename="llvm..RISCV..SD">SD</a>: {</td></tr>
<tr><th id="777">777</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::Feature64Bit" title='llvm::RISCV::Feature64Bit' data-ref="llvm::RISCV::Feature64Bit" data-ref-filename="llvm..RISCV..Feature64Bit">Feature64Bit</a>]</a> &amp;&amp;</td></tr>
<tr><th id="778">778</th><td>      <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="779">779</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRCRegClassID" title='llvm::RISCV::GPRCRegClassID' data-ref="llvm::RISCV::GPRCRegClassID" data-ref-filename="llvm..RISCV..GPRCRegClassID">GPRCRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="780">780</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRCRegClassID" title='llvm::RISCV::GPRCRegClassID' data-ref="llvm::RISCV::GPRCRegClassID" data-ref-filename="llvm..RISCV..GPRCRegClassID">GPRCRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="781">781</th><td>      <a class="ref fn" href="#_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" title='RISCVValidateMCOperand' data-ref="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" data-ref-filename="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj">RISCVValidateMCOperand</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>), <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>, <var>6</var>)) {</td></tr>
<tr><th id="782">782</th><td>      <i>// c.sd	$rs2, ${imm}(${rs1})</i></td></tr>
<tr><th id="783">783</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_SD" title='llvm::RISCV::C_SD' data-ref="llvm::RISCV::C_SD" data-ref-filename="llvm..RISCV..C_SD">C_SD</a>);</td></tr>
<tr><th id="784">784</th><td>      <i>// Operand: rs2</i></td></tr>
<tr><th id="785">785</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="786">786</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="787">787</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="788">788</th><td>      <i>// Operand: imm</i></td></tr>
<tr><th id="789">789</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="790">790</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="791">791</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="792">792</th><td>    } <i>// if</i></td></tr>
<tr><th id="793">793</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::Feature64Bit" title='llvm::RISCV::Feature64Bit' data-ref="llvm::RISCV::Feature64Bit" data-ref-filename="llvm..RISCV..Feature64Bit">Feature64Bit</a>]</a> &amp;&amp;</td></tr>
<tr><th id="794">794</th><td>      <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="795">795</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRRegClassID" title='llvm::RISCV::GPRRegClassID' data-ref="llvm::RISCV::GPRRegClassID" data-ref-filename="llvm..RISCV..GPRRegClassID">GPRRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="796">796</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::SPRegClassID" title='llvm::RISCV::SPRegClassID' data-ref="llvm::RISCV::SPRegClassID" data-ref-filename="llvm..RISCV..SPRegClassID">SPRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="797">797</th><td>      <a class="ref fn" href="#_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" title='RISCVValidateMCOperand' data-ref="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" data-ref-filename="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj">RISCVValidateMCOperand</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>), <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>, <var>7</var>)) {</td></tr>
<tr><th id="798">798</th><td>      <i>// c.sdsp	$rs2, ${imm}(${rs1})</i></td></tr>
<tr><th id="799">799</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_SDSP" title='llvm::RISCV::C_SDSP' data-ref="llvm::RISCV::C_SDSP" data-ref-filename="llvm..RISCV..C_SDSP">C_SDSP</a>);</td></tr>
<tr><th id="800">800</th><td>      <i>// Operand: rs2</i></td></tr>
<tr><th id="801">801</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="802">802</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="803">803</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="804">804</th><td>      <i>// Operand: imm</i></td></tr>
<tr><th id="805">805</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="806">806</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="807">807</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="808">808</th><td>    } <i>// if</i></td></tr>
<tr><th id="809">809</th><td>      <b>break</b>;</td></tr>
<tr><th id="810">810</th><td>    } <i>// case SD</i></td></tr>
<tr><th id="811">811</th><td>    <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::SLLI" title='llvm::RISCV::SLLI' data-ref="llvm::RISCV::SLLI" data-ref-filename="llvm..RISCV..SLLI">SLLI</a>: {</td></tr>
<tr><th id="812">812</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="813">813</th><td>      (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() ==  <a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="814">814</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRNoX0RegClassID" title='llvm::RISCV::GPRNoX0RegClassID' data-ref="llvm::RISCV::GPRNoX0RegClassID" data-ref-filename="llvm..RISCV..GPRNoX0RegClassID">GPRNoX0RegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="815">815</th><td>      <a class="ref fn" href="#_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" title='RISCVValidateMCOperand' data-ref="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" data-ref-filename="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj">RISCVValidateMCOperand</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>), <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>, <var>12</var>)) {</td></tr>
<tr><th id="816">816</th><td>      <i>// c.slli	$rd, $imm</i></td></tr>
<tr><th id="817">817</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_SLLI" title='llvm::RISCV::C_SLLI' data-ref="llvm::RISCV::C_SLLI" data-ref-filename="llvm..RISCV..C_SLLI">C_SLLI</a>);</td></tr>
<tr><th id="818">818</th><td>      <i>// Operand: rd_wb</i></td></tr>
<tr><th id="819">819</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="820">820</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="821">821</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="822">822</th><td>      <i>// Operand: imm</i></td></tr>
<tr><th id="823">823</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="824">824</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="825">825</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="826">826</th><td>    } <i>// if</i></td></tr>
<tr><th id="827">827</th><td>      <b>break</b>;</td></tr>
<tr><th id="828">828</th><td>    } <i>// case SLLI</i></td></tr>
<tr><th id="829">829</th><td>    <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::SRAI" title='llvm::RISCV::SRAI' data-ref="llvm::RISCV::SRAI" data-ref-filename="llvm..RISCV..SRAI">SRAI</a>: {</td></tr>
<tr><th id="830">830</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="831">831</th><td>      (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() ==  <a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="832">832</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRCRegClassID" title='llvm::RISCV::GPRCRegClassID' data-ref="llvm::RISCV::GPRCRegClassID" data-ref-filename="llvm..RISCV..GPRCRegClassID">GPRCRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="833">833</th><td>      <a class="ref fn" href="#_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" title='RISCVValidateMCOperand' data-ref="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" data-ref-filename="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj">RISCVValidateMCOperand</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>), <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>, <var>12</var>)) {</td></tr>
<tr><th id="834">834</th><td>      <i>// c.srai	$rs1, $imm</i></td></tr>
<tr><th id="835">835</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_SRAI" title='llvm::RISCV::C_SRAI' data-ref="llvm::RISCV::C_SRAI" data-ref-filename="llvm..RISCV..C_SRAI">C_SRAI</a>);</td></tr>
<tr><th id="836">836</th><td>      <i>// Operand: rs1_wb</i></td></tr>
<tr><th id="837">837</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="838">838</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="839">839</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="840">840</th><td>      <i>// Operand: imm</i></td></tr>
<tr><th id="841">841</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="842">842</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="843">843</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="844">844</th><td>    } <i>// if</i></td></tr>
<tr><th id="845">845</th><td>      <b>break</b>;</td></tr>
<tr><th id="846">846</th><td>    } <i>// case SRAI</i></td></tr>
<tr><th id="847">847</th><td>    <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::SRLI" title='llvm::RISCV::SRLI' data-ref="llvm::RISCV::SRLI" data-ref-filename="llvm..RISCV..SRLI">SRLI</a>: {</td></tr>
<tr><th id="848">848</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="849">849</th><td>      (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() ==  <a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="850">850</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRCRegClassID" title='llvm::RISCV::GPRCRegClassID' data-ref="llvm::RISCV::GPRCRegClassID" data-ref-filename="llvm..RISCV..GPRCRegClassID">GPRCRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="851">851</th><td>      <a class="ref fn" href="#_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" title='RISCVValidateMCOperand' data-ref="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" data-ref-filename="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj">RISCVValidateMCOperand</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>), <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>, <var>12</var>)) {</td></tr>
<tr><th id="852">852</th><td>      <i>// c.srli	$rs1, $imm</i></td></tr>
<tr><th id="853">853</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_SRLI" title='llvm::RISCV::C_SRLI' data-ref="llvm::RISCV::C_SRLI" data-ref-filename="llvm..RISCV..C_SRLI">C_SRLI</a>);</td></tr>
<tr><th id="854">854</th><td>      <i>// Operand: rs1_wb</i></td></tr>
<tr><th id="855">855</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="856">856</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="857">857</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="858">858</th><td>      <i>// Operand: imm</i></td></tr>
<tr><th id="859">859</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="860">860</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="861">861</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="862">862</th><td>    } <i>// if</i></td></tr>
<tr><th id="863">863</th><td>      <b>break</b>;</td></tr>
<tr><th id="864">864</th><td>    } <i>// case SRLI</i></td></tr>
<tr><th id="865">865</th><td>    <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::SUB" title='llvm::RISCV::SUB' data-ref="llvm::RISCV::SUB" data-ref-filename="llvm..RISCV..SUB">SUB</a>: {</td></tr>
<tr><th id="866">866</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="867">867</th><td>      (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() ==  <a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="868">868</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRCRegClassID" title='llvm::RISCV::GPRCRegClassID' data-ref="llvm::RISCV::GPRCRegClassID" data-ref-filename="llvm..RISCV..GPRCRegClassID">GPRCRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="869">869</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRCRegClassID" title='llvm::RISCV::GPRCRegClassID' data-ref="llvm::RISCV::GPRCRegClassID" data-ref-filename="llvm..RISCV..GPRCRegClassID">GPRCRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()))) {</td></tr>
<tr><th id="870">870</th><td>      <i>// c.sub	$rd, $rs2</i></td></tr>
<tr><th id="871">871</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_SUB" title='llvm::RISCV::C_SUB' data-ref="llvm::RISCV::C_SUB" data-ref-filename="llvm..RISCV..C_SUB">C_SUB</a>);</td></tr>
<tr><th id="872">872</th><td>      <i>// Operand: rd_wb</i></td></tr>
<tr><th id="873">873</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="874">874</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="875">875</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="876">876</th><td>      <i>// Operand: rs2</i></td></tr>
<tr><th id="877">877</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="878">878</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="879">879</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="880">880</th><td>    } <i>// if</i></td></tr>
<tr><th id="881">881</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureExtZbproposedc" title='llvm::RISCV::FeatureExtZbproposedc' data-ref="llvm::RISCV::FeatureExtZbproposedc" data-ref-filename="llvm..RISCV..FeatureExtZbproposedc">FeatureExtZbproposedc</a>]</a> &amp;&amp;</td></tr>
<tr><th id="882">882</th><td>      <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="883">883</th><td>      (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() == <span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::X0" title='llvm::RISCV::X0' data-ref="llvm::RISCV::X0" data-ref-filename="llvm..RISCV..X0">X0</a>) &amp;&amp;</td></tr>
<tr><th id="884">884</th><td>      (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() ==  <a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="885">885</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRCRegClassID" title='llvm::RISCV::GPRCRegClassID' data-ref="llvm::RISCV::GPRCRegClassID" data-ref-filename="llvm..RISCV..GPRCRegClassID">GPRCRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()))) {</td></tr>
<tr><th id="886">886</th><td>      <i>// c.neg	$rs</i></td></tr>
<tr><th id="887">887</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_NEG" title='llvm::RISCV::C_NEG' data-ref="llvm::RISCV::C_NEG" data-ref-filename="llvm..RISCV..C_NEG">C_NEG</a>);</td></tr>
<tr><th id="888">888</th><td>      <i>// Operand: rs_wb</i></td></tr>
<tr><th id="889">889</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="890">890</th><td>      <i>// Operand: rs</i></td></tr>
<tr><th id="891">891</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="892">892</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="893">893</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="894">894</th><td>    } <i>// if</i></td></tr>
<tr><th id="895">895</th><td>      <b>break</b>;</td></tr>
<tr><th id="896">896</th><td>    } <i>// case SUB</i></td></tr>
<tr><th id="897">897</th><td>    <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::SUBW" title='llvm::RISCV::SUBW' data-ref="llvm::RISCV::SUBW" data-ref-filename="llvm..RISCV..SUBW">SUBW</a>: {</td></tr>
<tr><th id="898">898</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::Feature64Bit" title='llvm::RISCV::Feature64Bit' data-ref="llvm::RISCV::Feature64Bit" data-ref-filename="llvm..RISCV..Feature64Bit">Feature64Bit</a>]</a> &amp;&amp;</td></tr>
<tr><th id="899">899</th><td>      <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="900">900</th><td>      (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() ==  <a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="901">901</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRCRegClassID" title='llvm::RISCV::GPRCRegClassID' data-ref="llvm::RISCV::GPRCRegClassID" data-ref-filename="llvm..RISCV..GPRCRegClassID">GPRCRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="902">902</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRCRegClassID" title='llvm::RISCV::GPRCRegClassID' data-ref="llvm::RISCV::GPRCRegClassID" data-ref-filename="llvm..RISCV..GPRCRegClassID">GPRCRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()))) {</td></tr>
<tr><th id="903">903</th><td>      <i>// c.subw	$rd, $rs2</i></td></tr>
<tr><th id="904">904</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_SUBW" title='llvm::RISCV::C_SUBW' data-ref="llvm::RISCV::C_SUBW" data-ref-filename="llvm..RISCV..C_SUBW">C_SUBW</a>);</td></tr>
<tr><th id="905">905</th><td>      <i>// Operand: rd_wb</i></td></tr>
<tr><th id="906">906</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="907">907</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="908">908</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="909">909</th><td>      <i>// Operand: rs2</i></td></tr>
<tr><th id="910">910</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="911">911</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="912">912</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="913">913</th><td>    } <i>// if</i></td></tr>
<tr><th id="914">914</th><td>      <b>break</b>;</td></tr>
<tr><th id="915">915</th><td>    } <i>// case SUBW</i></td></tr>
<tr><th id="916">916</th><td>    <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::SW" title='llvm::RISCV::SW' data-ref="llvm::RISCV::SW" data-ref-filename="llvm..RISCV..SW">SW</a>: {</td></tr>
<tr><th id="917">917</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="918">918</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRCRegClassID" title='llvm::RISCV::GPRCRegClassID' data-ref="llvm::RISCV::GPRCRegClassID" data-ref-filename="llvm..RISCV..GPRCRegClassID">GPRCRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="919">919</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRCRegClassID" title='llvm::RISCV::GPRCRegClassID' data-ref="llvm::RISCV::GPRCRegClassID" data-ref-filename="llvm..RISCV..GPRCRegClassID">GPRCRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="920">920</th><td>      <a class="ref fn" href="#_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" title='RISCVValidateMCOperand' data-ref="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" data-ref-filename="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj">RISCVValidateMCOperand</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>), <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>, <var>8</var>)) {</td></tr>
<tr><th id="921">921</th><td>      <i>// c.sw	$rs2, ${imm}(${rs1})</i></td></tr>
<tr><th id="922">922</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_SW" title='llvm::RISCV::C_SW' data-ref="llvm::RISCV::C_SW" data-ref-filename="llvm..RISCV..C_SW">C_SW</a>);</td></tr>
<tr><th id="923">923</th><td>      <i>// Operand: rs2</i></td></tr>
<tr><th id="924">924</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="925">925</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="926">926</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="927">927</th><td>      <i>// Operand: imm</i></td></tr>
<tr><th id="928">928</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="929">929</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="930">930</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="931">931</th><td>    } <i>// if</i></td></tr>
<tr><th id="932">932</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="933">933</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRRegClassID" title='llvm::RISCV::GPRRegClassID' data-ref="llvm::RISCV::GPRRegClassID" data-ref-filename="llvm..RISCV..GPRRegClassID">GPRRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="934">934</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::SPRegClassID" title='llvm::RISCV::SPRegClassID' data-ref="llvm::RISCV::SPRegClassID" data-ref-filename="llvm..RISCV..SPRegClassID">SPRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="935">935</th><td>      <a class="ref fn" href="#_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" title='RISCVValidateMCOperand' data-ref="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj" data-ref-filename="_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj">RISCVValidateMCOperand</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>), <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>, <var>9</var>)) {</td></tr>
<tr><th id="936">936</th><td>      <i>// c.swsp	$rs2, ${imm}(${rs1})</i></td></tr>
<tr><th id="937">937</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_SWSP" title='llvm::RISCV::C_SWSP' data-ref="llvm::RISCV::C_SWSP" data-ref-filename="llvm..RISCV..C_SWSP">C_SWSP</a>);</td></tr>
<tr><th id="938">938</th><td>      <i>// Operand: rs2</i></td></tr>
<tr><th id="939">939</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="940">940</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="941">941</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="942">942</th><td>      <i>// Operand: imm</i></td></tr>
<tr><th id="943">943</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="944">944</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="945">945</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="946">946</th><td>    } <i>// if</i></td></tr>
<tr><th id="947">947</th><td>      <b>break</b>;</td></tr>
<tr><th id="948">948</th><td>    } <i>// case SW</i></td></tr>
<tr><th id="949">949</th><td>    <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::UNIMP" title='llvm::RISCV::UNIMP' data-ref="llvm::RISCV::UNIMP" data-ref-filename="llvm..RISCV..UNIMP">UNIMP</a>: {</td></tr>
<tr><th id="950">950</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a>) {</td></tr>
<tr><th id="951">951</th><td>      <i>// c.unimp	</i></td></tr>
<tr><th id="952">952</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_UNIMP" title='llvm::RISCV::C_UNIMP' data-ref="llvm::RISCV::C_UNIMP" data-ref-filename="llvm..RISCV..C_UNIMP">C_UNIMP</a>);</td></tr>
<tr><th id="953">953</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="954">954</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="955">955</th><td>    } <i>// if</i></td></tr>
<tr><th id="956">956</th><td>      <b>break</b>;</td></tr>
<tr><th id="957">957</th><td>    } <i>// case UNIMP</i></td></tr>
<tr><th id="958">958</th><td>    <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::XOR" title='llvm::RISCV::XOR' data-ref="llvm::RISCV::XOR" data-ref-filename="llvm..RISCV..XOR">XOR</a>: {</td></tr>
<tr><th id="959">959</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="960">960</th><td>      (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() ==  <a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="961">961</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRCRegClassID" title='llvm::RISCV::GPRCRegClassID' data-ref="llvm::RISCV::GPRCRegClassID" data-ref-filename="llvm..RISCV..GPRCRegClassID">GPRCRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="962">962</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRCRegClassID" title='llvm::RISCV::GPRCRegClassID' data-ref="llvm::RISCV::GPRCRegClassID" data-ref-filename="llvm..RISCV..GPRCRegClassID">GPRCRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()))) {</td></tr>
<tr><th id="963">963</th><td>      <i>// c.xor	$rd, $rs2</i></td></tr>
<tr><th id="964">964</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_XOR" title='llvm::RISCV::C_XOR' data-ref="llvm::RISCV::C_XOR" data-ref-filename="llvm..RISCV..C_XOR">C_XOR</a>);</td></tr>
<tr><th id="965">965</th><td>      <i>// Operand: rd_wb</i></td></tr>
<tr><th id="966">966</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="967">967</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="968">968</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="969">969</th><td>      <i>// Operand: rs2</i></td></tr>
<tr><th id="970">970</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="971">971</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="972">972</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="973">973</th><td>    } <i>// if</i></td></tr>
<tr><th id="974">974</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="975">975</th><td>      (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() ==  <a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="976">976</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRCRegClassID" title='llvm::RISCV::GPRCRegClassID' data-ref="llvm::RISCV::GPRCRegClassID" data-ref-filename="llvm..RISCV..GPRCRegClassID">GPRCRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="977">977</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRCRegClassID" title='llvm::RISCV::GPRCRegClassID' data-ref="llvm::RISCV::GPRCRegClassID" data-ref-filename="llvm..RISCV..GPRCRegClassID">GPRCRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()))) {</td></tr>
<tr><th id="978">978</th><td>      <i>// c.xor	$rd, $rs2</i></td></tr>
<tr><th id="979">979</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_XOR" title='llvm::RISCV::C_XOR' data-ref="llvm::RISCV::C_XOR" data-ref-filename="llvm..RISCV..C_XOR">C_XOR</a>);</td></tr>
<tr><th id="980">980</th><td>      <i>// Operand: rd_wb</i></td></tr>
<tr><th id="981">981</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="982">982</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="983">983</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="984">984</th><td>      <i>// Operand: rs2</i></td></tr>
<tr><th id="985">985</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="986">986</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="987">987</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="988">988</th><td>    } <i>// if</i></td></tr>
<tr><th id="989">989</th><td>      <b>break</b>;</td></tr>
<tr><th id="990">990</th><td>    } <i>// case XOR</i></td></tr>
<tr><th id="991">991</th><td>    <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::XORI" title='llvm::RISCV::XORI' data-ref="llvm::RISCV::XORI" data-ref-filename="llvm..RISCV..XORI">XORI</a>: {</td></tr>
<tr><th id="992">992</th><td>    <b>if</b> (<a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureExtZbproposedc" title='llvm::RISCV::FeatureExtZbproposedc' data-ref="llvm::RISCV::FeatureExtZbproposedc" data-ref-filename="llvm..RISCV..FeatureExtZbproposedc">FeatureExtZbproposedc</a>]</a> &amp;&amp;</td></tr>
<tr><th id="993">993</th><td>      <a class="local col1 ref" href="#211STI" title='STI' data-ref="211STI" data-ref-filename="211STI">STI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a> &amp;&amp;</td></tr>
<tr><th id="994">994</th><td>      (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() ==  <a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="995">995</th><td>      (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv" data-ref-filename="_ZNK4llvm9MCOperand5isImmEv">isImm</a>()) &amp;&amp;</td></tr>
<tr><th id="996">996</th><td>      (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv" data-ref-filename="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() == -<var>1</var>) &amp;&amp;</td></tr>
<tr><th id="997">997</th><td>      (<a class="local col3 ref" href="#213MRI" title='MRI' data-ref="213MRI" data-ref-filename="213MRI">MRI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRCRegClassID" title='llvm::RISCV::GPRCRegClassID' data-ref="llvm::RISCV::GPRCRegClassID" data-ref-filename="llvm..RISCV..GPRCRegClassID">GPRCRegClassID</a>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE" data-ref-filename="_ZNK4llvm15MCRegisterClass8containsENS_10MCRegisterE">contains</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()))) {</td></tr>
<tr><th id="998">998</th><td>      <i>// c.not	$rs</i></td></tr>
<tr><th id="999">999</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">RISCV::</span><a class="enum" href="RISCVGenInstrInfo.inc.html#llvm::RISCV::C_NOT" title='llvm::RISCV::C_NOT' data-ref="llvm::RISCV::C_NOT" data-ref-filename="llvm..RISCV..C_NOT">C_NOT</a>);</td></tr>
<tr><th id="1000">1000</th><td>      <i>// Operand: rs_wb</i></td></tr>
<tr><th id="1001">1001</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="1002">1002</th><td>      <i>// Operand: rs</i></td></tr>
<tr><th id="1003">1003</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="1004">1004</th><td>      <a class="local col9 ref" href="#209OutInst" title='OutInst' data-ref="209OutInst" data-ref-filename="209OutInst">OutInst</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6setLocENS_5SMLocE" title='llvm::MCInst::setLoc' data-ref="_ZN4llvm6MCInst6setLocENS_5SMLocE" data-ref-filename="_ZN4llvm6MCInst6setLocENS_5SMLocE">setLoc</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv" data-ref-filename="_ZNK4llvm6MCInst6getLocEv">getLoc</a>());</td></tr>
<tr><th id="1005">1005</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1006">1006</th><td>    } <i>// if</i></td></tr>
<tr><th id="1007">1007</th><td></td></tr>
<tr><th id="1008">1008</th><td>    } <i>// case XORI</i></td></tr>
<tr><th id="1009">1009</th><td>  } <i>// switch</i></td></tr>
<tr><th id="1010">1010</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1011">1011</th><td>}</td></tr>
<tr><th id="1012">1012</th><td></td></tr>
<tr><th id="1013">1013</th><td><u>#<span data-ppcond="10">endif</span> //GEN_COMPRESS_INSTR</u></td></tr>
<tr><th id="1014">1014</th><td></td></tr>
<tr><th id="1015">1015</th><td><u>#<span data-ppcond="1015">ifdef</span> <span class="macro" data-ref="_M/GEN_UNCOMPRESS_INSTR">GEN_UNCOMPRESS_INSTR</span></u></td></tr>
<tr><th id="1016">1016</th><td><u>#undef GEN_UNCOMPRESS_INSTR</u></td></tr>
<tr><th id="1017">1017</th><td></td></tr>
<tr><th id="1018">1018</th><td><em>static</em> <em>bool</em> RISCVValidateMCOperand(<em>const</em> MCOperand &amp;MCOp,</td></tr>
<tr><th id="1019">1019</th><td>                  <em>const</em> MCSubtargetInfo &amp;STI,</td></tr>
<tr><th id="1020">1020</th><td>                  <em>unsigned</em> PredicateIndex) {</td></tr>
<tr><th id="1021">1021</th><td>  <b>switch</b> (PredicateIndex) {</td></tr>
<tr><th id="1022">1022</th><td>  <b>default</b>:</td></tr>
<tr><th id="1023">1023</th><td>    llvm_unreachable(<q>"Unknown MCOperandPredicate kind"</q>);</td></tr>
<tr><th id="1024">1024</th><td>    <b>break</b>;</td></tr>
<tr><th id="1025">1025</th><td>  <b>case</b> <var>1</var>: {</td></tr>
<tr><th id="1026">1026</th><td>  <i>// simm12</i></td></tr>
<tr><th id="1027">1027</th><td>  </td></tr>
<tr><th id="1028">1028</th><td>    int64_t Imm;</td></tr>
<tr><th id="1029">1029</th><td>    <b>if</b> (MCOp.evaluateAsConstantImm(Imm))</td></tr>
<tr><th id="1030">1030</th><td>      <b>return</b> isInt&lt;<var>12</var>&gt;(Imm);</td></tr>
<tr><th id="1031">1031</th><td>    <b>return</b> MCOp.isBareSymbolRef();</td></tr>
<tr><th id="1032">1032</th><td>  </td></tr>
<tr><th id="1033">1033</th><td>  }</td></tr>
<tr><th id="1034">1034</th><td>  <b>case</b> <var>2</var>: {</td></tr>
<tr><th id="1035">1035</th><td>  <i>// simm13_lsb0</i></td></tr>
<tr><th id="1036">1036</th><td>  </td></tr>
<tr><th id="1037">1037</th><td>    int64_t Imm;</td></tr>
<tr><th id="1038">1038</th><td>    <b>if</b> (MCOp.evaluateAsConstantImm(Imm))</td></tr>
<tr><th id="1039">1039</th><td>      <b>return</b> isShiftedInt&lt;<var>12</var>, <var>1</var>&gt;(Imm);</td></tr>
<tr><th id="1040">1040</th><td>    <b>return</b> MCOp.isBareSymbolRef();</td></tr>
<tr><th id="1041">1041</th><td>  </td></tr>
<tr><th id="1042">1042</th><td>  }</td></tr>
<tr><th id="1043">1043</th><td>  <b>case</b> <var>3</var>: {</td></tr>
<tr><th id="1044">1044</th><td>  <i>// simm21_lsb0_jal</i></td></tr>
<tr><th id="1045">1045</th><td>  </td></tr>
<tr><th id="1046">1046</th><td>    int64_t Imm;</td></tr>
<tr><th id="1047">1047</th><td>    <b>if</b> (MCOp.evaluateAsConstantImm(Imm))</td></tr>
<tr><th id="1048">1048</th><td>      <b>return</b> isShiftedInt&lt;<var>20</var>, <var>1</var>&gt;(Imm);</td></tr>
<tr><th id="1049">1049</th><td>    <b>return</b> MCOp.isBareSymbolRef();</td></tr>
<tr><th id="1050">1050</th><td>  </td></tr>
<tr><th id="1051">1051</th><td>  }</td></tr>
<tr><th id="1052">1052</th><td>  <b>case</b> <var>4</var>: {</td></tr>
<tr><th id="1053">1053</th><td>  <i>// uimm20_lui</i></td></tr>
<tr><th id="1054">1054</th><td>  </td></tr>
<tr><th id="1055">1055</th><td>    int64_t Imm;</td></tr>
<tr><th id="1056">1056</th><td>    <b>if</b> (MCOp.evaluateAsConstantImm(Imm))</td></tr>
<tr><th id="1057">1057</th><td>      <b>return</b> isUInt&lt;<var>20</var>&gt;(Imm);</td></tr>
<tr><th id="1058">1058</th><td>    <b>return</b> MCOp.isBareSymbolRef();</td></tr>
<tr><th id="1059">1059</th><td>  </td></tr>
<tr><th id="1060">1060</th><td>  }</td></tr>
<tr><th id="1061">1061</th><td>  <b>case</b> <var>5</var>: {</td></tr>
<tr><th id="1062">1062</th><td>  <i>// uimmlog2xlen</i></td></tr>
<tr><th id="1063">1063</th><td>  </td></tr>
<tr><th id="1064">1064</th><td>    int64_t Imm;</td></tr>
<tr><th id="1065">1065</th><td>    <b>if</b> (!MCOp.evaluateAsConstantImm(Imm))</td></tr>
<tr><th id="1066">1066</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1067">1067</th><td>    <b>if</b> (STI.getTargetTriple().isArch64Bit())</td></tr>
<tr><th id="1068">1068</th><td>      <b>return</b>  isUInt&lt;<var>6</var>&gt;(Imm);</td></tr>
<tr><th id="1069">1069</th><td>    <b>return</b> isUInt&lt;<var>5</var>&gt;(Imm);</td></tr>
<tr><th id="1070">1070</th><td>  </td></tr>
<tr><th id="1071">1071</th><td>  }</td></tr>
<tr><th id="1072">1072</th><td>  }</td></tr>
<tr><th id="1073">1073</th><td>}</td></tr>
<tr><th id="1074">1074</th><td></td></tr>
<tr><th id="1075">1075</th><td><em>static</em> <em>bool</em> uncompressInst(MCInst &amp;OutInst,</td></tr>
<tr><th id="1076">1076</th><td>                           <em>const</em> MCInst &amp;MI,</td></tr>
<tr><th id="1077">1077</th><td>                           <em>const</em> MCRegisterInfo &amp;MRI,</td></tr>
<tr><th id="1078">1078</th><td>                           <em>const</em> MCSubtargetInfo &amp;STI) {</td></tr>
<tr><th id="1079">1079</th><td>  <b>switch</b> (MI.getOpcode()) {</td></tr>
<tr><th id="1080">1080</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1081">1081</th><td>    <b>case</b> RISCV::C_ADD: {</td></tr>
<tr><th id="1082">1082</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="1083">1083</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1084">1084</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1085">1085</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>2</var>).getReg()))) {</td></tr>
<tr><th id="1086">1086</th><td>      <i>// add	$rd, $rs1, $rs2</i></td></tr>
<tr><th id="1087">1087</th><td>      OutInst.setOpcode(RISCV::ADD);</td></tr>
<tr><th id="1088">1088</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="1089">1089</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1090">1090</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="1091">1091</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1092">1092</th><td>      <i>// Operand: rs2</i></td></tr>
<tr><th id="1093">1093</th><td>      OutInst.addOperand(MI.getOperand(<var>2</var>));</td></tr>
<tr><th id="1094">1094</th><td>      OutInst.setLoc(MI.getLoc());</td></tr>
<tr><th id="1095">1095</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1096">1096</th><td>    } <i>// if</i></td></tr>
<tr><th id="1097">1097</th><td>      <b>break</b>;</td></tr>
<tr><th id="1098">1098</th><td>    } <i>// case C_ADD</i></td></tr>
<tr><th id="1099">1099</th><td>    <b>case</b> RISCV::C_ADDI: {</td></tr>
<tr><th id="1100">1100</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="1101">1101</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1102">1102</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1103">1103</th><td>      RISCVValidateMCOperand(MI.getOperand(<var>2</var>), STI, <var>1</var>)) {</td></tr>
<tr><th id="1104">1104</th><td>      <i>// addi	$rd, $rs1, $imm12</i></td></tr>
<tr><th id="1105">1105</th><td>      OutInst.setOpcode(RISCV::ADDI);</td></tr>
<tr><th id="1106">1106</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="1107">1107</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1108">1108</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="1109">1109</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1110">1110</th><td>      <i>// Operand: imm12</i></td></tr>
<tr><th id="1111">1111</th><td>      OutInst.addOperand(MI.getOperand(<var>2</var>));</td></tr>
<tr><th id="1112">1112</th><td>      OutInst.setLoc(MI.getLoc());</td></tr>
<tr><th id="1113">1113</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1114">1114</th><td>    } <i>// if</i></td></tr>
<tr><th id="1115">1115</th><td>      <b>break</b>;</td></tr>
<tr><th id="1116">1116</th><td>    } <i>// case C_ADDI</i></td></tr>
<tr><th id="1117">1117</th><td>    <b>case</b> RISCV::C_ADDI16SP: {</td></tr>
<tr><th id="1118">1118</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="1119">1119</th><td>      (MI.getOperand(<var>0</var>).getReg() == RISCV::X2) &amp;&amp;</td></tr>
<tr><th id="1120">1120</th><td>      (MI.getOperand(<var>1</var>).getReg() == RISCV::X2) &amp;&amp;</td></tr>
<tr><th id="1121">1121</th><td>      RISCVValidateMCOperand(MI.getOperand(<var>2</var>), STI, <var>1</var>)) {</td></tr>
<tr><th id="1122">1122</th><td>      <i>// addi	$rd, $rs1, $imm12</i></td></tr>
<tr><th id="1123">1123</th><td>      OutInst.setOpcode(RISCV::ADDI);</td></tr>
<tr><th id="1124">1124</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="1125">1125</th><td>      OutInst.addOperand(MCOperand::createReg(RISCV::X2));</td></tr>
<tr><th id="1126">1126</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="1127">1127</th><td>      OutInst.addOperand(MCOperand::createReg(RISCV::X2));</td></tr>
<tr><th id="1128">1128</th><td>      <i>// Operand: imm12</i></td></tr>
<tr><th id="1129">1129</th><td>      OutInst.addOperand(MI.getOperand(<var>2</var>));</td></tr>
<tr><th id="1130">1130</th><td>      OutInst.setLoc(MI.getLoc());</td></tr>
<tr><th id="1131">1131</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1132">1132</th><td>    } <i>// if</i></td></tr>
<tr><th id="1133">1133</th><td>      <b>break</b>;</td></tr>
<tr><th id="1134">1134</th><td>    } <i>// case C_ADDI16SP</i></td></tr>
<tr><th id="1135">1135</th><td>    <b>case</b> RISCV::C_ADDI4SPN: {</td></tr>
<tr><th id="1136">1136</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="1137">1137</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1138">1138</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>1</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1139">1139</th><td>      RISCVValidateMCOperand(MI.getOperand(<var>2</var>), STI, <var>1</var>)) {</td></tr>
<tr><th id="1140">1140</th><td>      <i>// addi	$rd, $rs1, $imm12</i></td></tr>
<tr><th id="1141">1141</th><td>      OutInst.setOpcode(RISCV::ADDI);</td></tr>
<tr><th id="1142">1142</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="1143">1143</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1144">1144</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="1145">1145</th><td>      OutInst.addOperand(MI.getOperand(<var>1</var>));</td></tr>
<tr><th id="1146">1146</th><td>      <i>// Operand: imm12</i></td></tr>
<tr><th id="1147">1147</th><td>      OutInst.addOperand(MI.getOperand(<var>2</var>));</td></tr>
<tr><th id="1148">1148</th><td>      OutInst.setLoc(MI.getLoc());</td></tr>
<tr><th id="1149">1149</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1150">1150</th><td>    } <i>// if</i></td></tr>
<tr><th id="1151">1151</th><td>      <b>break</b>;</td></tr>
<tr><th id="1152">1152</th><td>    } <i>// case C_ADDI4SPN</i></td></tr>
<tr><th id="1153">1153</th><td>    <b>case</b> RISCV::C_ADDIW: {</td></tr>
<tr><th id="1154">1154</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::Feature64Bit] &amp;&amp;</td></tr>
<tr><th id="1155">1155</th><td>      STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="1156">1156</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1157">1157</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1158">1158</th><td>      RISCVValidateMCOperand(MI.getOperand(<var>2</var>), STI, <var>1</var>)) {</td></tr>
<tr><th id="1159">1159</th><td>      <i>// addiw	$rd, $rs1, $imm12</i></td></tr>
<tr><th id="1160">1160</th><td>      OutInst.setOpcode(RISCV::ADDIW);</td></tr>
<tr><th id="1161">1161</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="1162">1162</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1163">1163</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="1164">1164</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1165">1165</th><td>      <i>// Operand: imm12</i></td></tr>
<tr><th id="1166">1166</th><td>      OutInst.addOperand(MI.getOperand(<var>2</var>));</td></tr>
<tr><th id="1167">1167</th><td>      OutInst.setLoc(MI.getLoc());</td></tr>
<tr><th id="1168">1168</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1169">1169</th><td>    } <i>// if</i></td></tr>
<tr><th id="1170">1170</th><td>      <b>break</b>;</td></tr>
<tr><th id="1171">1171</th><td>    } <i>// case C_ADDIW</i></td></tr>
<tr><th id="1172">1172</th><td>    <b>case</b> RISCV::C_ADDW: {</td></tr>
<tr><th id="1173">1173</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::Feature64Bit] &amp;&amp;</td></tr>
<tr><th id="1174">1174</th><td>      STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="1175">1175</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1176">1176</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1177">1177</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>2</var>).getReg()))) {</td></tr>
<tr><th id="1178">1178</th><td>      <i>// addw	$rd, $rs1, $rs2</i></td></tr>
<tr><th id="1179">1179</th><td>      OutInst.setOpcode(RISCV::ADDW);</td></tr>
<tr><th id="1180">1180</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="1181">1181</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1182">1182</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="1183">1183</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1184">1184</th><td>      <i>// Operand: rs2</i></td></tr>
<tr><th id="1185">1185</th><td>      OutInst.addOperand(MI.getOperand(<var>2</var>));</td></tr>
<tr><th id="1186">1186</th><td>      OutInst.setLoc(MI.getLoc());</td></tr>
<tr><th id="1187">1187</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1188">1188</th><td>    } <i>// if</i></td></tr>
<tr><th id="1189">1189</th><td>      <b>break</b>;</td></tr>
<tr><th id="1190">1190</th><td>    } <i>// case C_ADDW</i></td></tr>
<tr><th id="1191">1191</th><td>    <b>case</b> RISCV::C_AND: {</td></tr>
<tr><th id="1192">1192</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="1193">1193</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1194">1194</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1195">1195</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>2</var>).getReg()))) {</td></tr>
<tr><th id="1196">1196</th><td>      <i>// and	$rd, $rs1, $rs2</i></td></tr>
<tr><th id="1197">1197</th><td>      OutInst.setOpcode(RISCV::AND);</td></tr>
<tr><th id="1198">1198</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="1199">1199</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1200">1200</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="1201">1201</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1202">1202</th><td>      <i>// Operand: rs2</i></td></tr>
<tr><th id="1203">1203</th><td>      OutInst.addOperand(MI.getOperand(<var>2</var>));</td></tr>
<tr><th id="1204">1204</th><td>      OutInst.setLoc(MI.getLoc());</td></tr>
<tr><th id="1205">1205</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1206">1206</th><td>    } <i>// if</i></td></tr>
<tr><th id="1207">1207</th><td>      <b>break</b>;</td></tr>
<tr><th id="1208">1208</th><td>    } <i>// case C_AND</i></td></tr>
<tr><th id="1209">1209</th><td>    <b>case</b> RISCV::C_ANDI: {</td></tr>
<tr><th id="1210">1210</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="1211">1211</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1212">1212</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1213">1213</th><td>      RISCVValidateMCOperand(MI.getOperand(<var>2</var>), STI, <var>1</var>)) {</td></tr>
<tr><th id="1214">1214</th><td>      <i>// andi	$rd, $rs1, $imm12</i></td></tr>
<tr><th id="1215">1215</th><td>      OutInst.setOpcode(RISCV::ANDI);</td></tr>
<tr><th id="1216">1216</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="1217">1217</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1218">1218</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="1219">1219</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1220">1220</th><td>      <i>// Operand: imm12</i></td></tr>
<tr><th id="1221">1221</th><td>      OutInst.addOperand(MI.getOperand(<var>2</var>));</td></tr>
<tr><th id="1222">1222</th><td>      OutInst.setLoc(MI.getLoc());</td></tr>
<tr><th id="1223">1223</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1224">1224</th><td>    } <i>// if</i></td></tr>
<tr><th id="1225">1225</th><td>      <b>break</b>;</td></tr>
<tr><th id="1226">1226</th><td>    } <i>// case C_ANDI</i></td></tr>
<tr><th id="1227">1227</th><td>    <b>case</b> RISCV::C_BEQZ: {</td></tr>
<tr><th id="1228">1228</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="1229">1229</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1230">1230</th><td>      RISCVValidateMCOperand(MI.getOperand(<var>1</var>), STI, <var>2</var>)) {</td></tr>
<tr><th id="1231">1231</th><td>      <i>// beq	$rs1, $rs2, $imm12</i></td></tr>
<tr><th id="1232">1232</th><td>      OutInst.setOpcode(RISCV::BEQ);</td></tr>
<tr><th id="1233">1233</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="1234">1234</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1235">1235</th><td>      <i>// Operand: rs2</i></td></tr>
<tr><th id="1236">1236</th><td>      OutInst.addOperand(MCOperand::createReg(RISCV::X0));</td></tr>
<tr><th id="1237">1237</th><td>      <i>// Operand: imm12</i></td></tr>
<tr><th id="1238">1238</th><td>      OutInst.addOperand(MI.getOperand(<var>1</var>));</td></tr>
<tr><th id="1239">1239</th><td>      OutInst.setLoc(MI.getLoc());</td></tr>
<tr><th id="1240">1240</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1241">1241</th><td>    } <i>// if</i></td></tr>
<tr><th id="1242">1242</th><td>      <b>break</b>;</td></tr>
<tr><th id="1243">1243</th><td>    } <i>// case C_BEQZ</i></td></tr>
<tr><th id="1244">1244</th><td>    <b>case</b> RISCV::C_BNEZ: {</td></tr>
<tr><th id="1245">1245</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="1246">1246</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1247">1247</th><td>      RISCVValidateMCOperand(MI.getOperand(<var>1</var>), STI, <var>2</var>)) {</td></tr>
<tr><th id="1248">1248</th><td>      <i>// bne	$rs1, $rs2, $imm12</i></td></tr>
<tr><th id="1249">1249</th><td>      OutInst.setOpcode(RISCV::BNE);</td></tr>
<tr><th id="1250">1250</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="1251">1251</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1252">1252</th><td>      <i>// Operand: rs2</i></td></tr>
<tr><th id="1253">1253</th><td>      OutInst.addOperand(MCOperand::createReg(RISCV::X0));</td></tr>
<tr><th id="1254">1254</th><td>      <i>// Operand: imm12</i></td></tr>
<tr><th id="1255">1255</th><td>      OutInst.addOperand(MI.getOperand(<var>1</var>));</td></tr>
<tr><th id="1256">1256</th><td>      OutInst.setLoc(MI.getLoc());</td></tr>
<tr><th id="1257">1257</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1258">1258</th><td>    } <i>// if</i></td></tr>
<tr><th id="1259">1259</th><td>      <b>break</b>;</td></tr>
<tr><th id="1260">1260</th><td>    } <i>// case C_BNEZ</i></td></tr>
<tr><th id="1261">1261</th><td>    <b>case</b> RISCV::C_EBREAK: {</td></tr>
<tr><th id="1262">1262</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC]) {</td></tr>
<tr><th id="1263">1263</th><td>      <i>// ebreak	</i></td></tr>
<tr><th id="1264">1264</th><td>      OutInst.setOpcode(RISCV::EBREAK);</td></tr>
<tr><th id="1265">1265</th><td>      OutInst.setLoc(MI.getLoc());</td></tr>
<tr><th id="1266">1266</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1267">1267</th><td>    } <i>// if</i></td></tr>
<tr><th id="1268">1268</th><td>      <b>break</b>;</td></tr>
<tr><th id="1269">1269</th><td>    } <i>// case C_EBREAK</i></td></tr>
<tr><th id="1270">1270</th><td>    <b>case</b> RISCV::C_FLD: {</td></tr>
<tr><th id="1271">1271</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="1272">1272</th><td>      STI.getFeatureBits()[RISCV::FeatureStdExtD] &amp;&amp;</td></tr>
<tr><th id="1273">1273</th><td>      (MRI.getRegClass(RISCV::FPR64RegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1274">1274</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>1</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1275">1275</th><td>      RISCVValidateMCOperand(MI.getOperand(<var>2</var>), STI, <var>1</var>)) {</td></tr>
<tr><th id="1276">1276</th><td>      <i>// fld	$rd, ${imm12}(${rs1})</i></td></tr>
<tr><th id="1277">1277</th><td>      OutInst.setOpcode(RISCV::FLD);</td></tr>
<tr><th id="1278">1278</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="1279">1279</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1280">1280</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="1281">1281</th><td>      OutInst.addOperand(MI.getOperand(<var>1</var>));</td></tr>
<tr><th id="1282">1282</th><td>      <i>// Operand: imm12</i></td></tr>
<tr><th id="1283">1283</th><td>      OutInst.addOperand(MI.getOperand(<var>2</var>));</td></tr>
<tr><th id="1284">1284</th><td>      OutInst.setLoc(MI.getLoc());</td></tr>
<tr><th id="1285">1285</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1286">1286</th><td>    } <i>// if</i></td></tr>
<tr><th id="1287">1287</th><td>      <b>break</b>;</td></tr>
<tr><th id="1288">1288</th><td>    } <i>// case C_FLD</i></td></tr>
<tr><th id="1289">1289</th><td>    <b>case</b> RISCV::C_FLDSP: {</td></tr>
<tr><th id="1290">1290</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="1291">1291</th><td>      STI.getFeatureBits()[RISCV::FeatureStdExtD] &amp;&amp;</td></tr>
<tr><th id="1292">1292</th><td>      (MRI.getRegClass(RISCV::FPR64RegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1293">1293</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>1</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1294">1294</th><td>      RISCVValidateMCOperand(MI.getOperand(<var>2</var>), STI, <var>1</var>)) {</td></tr>
<tr><th id="1295">1295</th><td>      <i>// fld	$rd, ${imm12}(${rs1})</i></td></tr>
<tr><th id="1296">1296</th><td>      OutInst.setOpcode(RISCV::FLD);</td></tr>
<tr><th id="1297">1297</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="1298">1298</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1299">1299</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="1300">1300</th><td>      OutInst.addOperand(MI.getOperand(<var>1</var>));</td></tr>
<tr><th id="1301">1301</th><td>      <i>// Operand: imm12</i></td></tr>
<tr><th id="1302">1302</th><td>      OutInst.addOperand(MI.getOperand(<var>2</var>));</td></tr>
<tr><th id="1303">1303</th><td>      OutInst.setLoc(MI.getLoc());</td></tr>
<tr><th id="1304">1304</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1305">1305</th><td>    } <i>// if</i></td></tr>
<tr><th id="1306">1306</th><td>      <b>break</b>;</td></tr>
<tr><th id="1307">1307</th><td>    } <i>// case C_FLDSP</i></td></tr>
<tr><th id="1308">1308</th><td>    <b>case</b> RISCV::C_FLW: {</td></tr>
<tr><th id="1309">1309</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="1310">1310</th><td>      STI.getFeatureBits()[RISCV::FeatureStdExtF] &amp;&amp;</td></tr>
<tr><th id="1311">1311</th><td>      !STI.getFeatureBits()[RISCV::Feature64Bit] &amp;&amp;</td></tr>
<tr><th id="1312">1312</th><td>      (MRI.getRegClass(RISCV::FPR32RegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1313">1313</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>1</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1314">1314</th><td>      RISCVValidateMCOperand(MI.getOperand(<var>2</var>), STI, <var>1</var>)) {</td></tr>
<tr><th id="1315">1315</th><td>      <i>// flw	$rd, ${imm12}(${rs1})</i></td></tr>
<tr><th id="1316">1316</th><td>      OutInst.setOpcode(RISCV::FLW);</td></tr>
<tr><th id="1317">1317</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="1318">1318</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1319">1319</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="1320">1320</th><td>      OutInst.addOperand(MI.getOperand(<var>1</var>));</td></tr>
<tr><th id="1321">1321</th><td>      <i>// Operand: imm12</i></td></tr>
<tr><th id="1322">1322</th><td>      OutInst.addOperand(MI.getOperand(<var>2</var>));</td></tr>
<tr><th id="1323">1323</th><td>      OutInst.setLoc(MI.getLoc());</td></tr>
<tr><th id="1324">1324</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1325">1325</th><td>    } <i>// if</i></td></tr>
<tr><th id="1326">1326</th><td>      <b>break</b>;</td></tr>
<tr><th id="1327">1327</th><td>    } <i>// case C_FLW</i></td></tr>
<tr><th id="1328">1328</th><td>    <b>case</b> RISCV::C_FLWSP: {</td></tr>
<tr><th id="1329">1329</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="1330">1330</th><td>      STI.getFeatureBits()[RISCV::FeatureStdExtF] &amp;&amp;</td></tr>
<tr><th id="1331">1331</th><td>      !STI.getFeatureBits()[RISCV::Feature64Bit] &amp;&amp;</td></tr>
<tr><th id="1332">1332</th><td>      (MRI.getRegClass(RISCV::FPR32RegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1333">1333</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>1</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1334">1334</th><td>      RISCVValidateMCOperand(MI.getOperand(<var>2</var>), STI, <var>1</var>)) {</td></tr>
<tr><th id="1335">1335</th><td>      <i>// flw	$rd, ${imm12}(${rs1})</i></td></tr>
<tr><th id="1336">1336</th><td>      OutInst.setOpcode(RISCV::FLW);</td></tr>
<tr><th id="1337">1337</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="1338">1338</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1339">1339</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="1340">1340</th><td>      OutInst.addOperand(MI.getOperand(<var>1</var>));</td></tr>
<tr><th id="1341">1341</th><td>      <i>// Operand: imm12</i></td></tr>
<tr><th id="1342">1342</th><td>      OutInst.addOperand(MI.getOperand(<var>2</var>));</td></tr>
<tr><th id="1343">1343</th><td>      OutInst.setLoc(MI.getLoc());</td></tr>
<tr><th id="1344">1344</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1345">1345</th><td>    } <i>// if</i></td></tr>
<tr><th id="1346">1346</th><td>      <b>break</b>;</td></tr>
<tr><th id="1347">1347</th><td>    } <i>// case C_FLWSP</i></td></tr>
<tr><th id="1348">1348</th><td>    <b>case</b> RISCV::C_FSD: {</td></tr>
<tr><th id="1349">1349</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="1350">1350</th><td>      STI.getFeatureBits()[RISCV::FeatureStdExtD] &amp;&amp;</td></tr>
<tr><th id="1351">1351</th><td>      (MRI.getRegClass(RISCV::FPR64RegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1352">1352</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>1</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1353">1353</th><td>      RISCVValidateMCOperand(MI.getOperand(<var>2</var>), STI, <var>1</var>)) {</td></tr>
<tr><th id="1354">1354</th><td>      <i>// fsd	$rs2, ${imm12}(${rs1})</i></td></tr>
<tr><th id="1355">1355</th><td>      OutInst.setOpcode(RISCV::FSD);</td></tr>
<tr><th id="1356">1356</th><td>      <i>// Operand: rs2</i></td></tr>
<tr><th id="1357">1357</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1358">1358</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="1359">1359</th><td>      OutInst.addOperand(MI.getOperand(<var>1</var>));</td></tr>
<tr><th id="1360">1360</th><td>      <i>// Operand: imm12</i></td></tr>
<tr><th id="1361">1361</th><td>      OutInst.addOperand(MI.getOperand(<var>2</var>));</td></tr>
<tr><th id="1362">1362</th><td>      OutInst.setLoc(MI.getLoc());</td></tr>
<tr><th id="1363">1363</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1364">1364</th><td>    } <i>// if</i></td></tr>
<tr><th id="1365">1365</th><td>      <b>break</b>;</td></tr>
<tr><th id="1366">1366</th><td>    } <i>// case C_FSD</i></td></tr>
<tr><th id="1367">1367</th><td>    <b>case</b> RISCV::C_FSDSP: {</td></tr>
<tr><th id="1368">1368</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="1369">1369</th><td>      STI.getFeatureBits()[RISCV::FeatureStdExtD] &amp;&amp;</td></tr>
<tr><th id="1370">1370</th><td>      (MRI.getRegClass(RISCV::FPR64RegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1371">1371</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>1</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1372">1372</th><td>      RISCVValidateMCOperand(MI.getOperand(<var>2</var>), STI, <var>1</var>)) {</td></tr>
<tr><th id="1373">1373</th><td>      <i>// fsd	$rs2, ${imm12}(${rs1})</i></td></tr>
<tr><th id="1374">1374</th><td>      OutInst.setOpcode(RISCV::FSD);</td></tr>
<tr><th id="1375">1375</th><td>      <i>// Operand: rs2</i></td></tr>
<tr><th id="1376">1376</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1377">1377</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="1378">1378</th><td>      OutInst.addOperand(MI.getOperand(<var>1</var>));</td></tr>
<tr><th id="1379">1379</th><td>      <i>// Operand: imm12</i></td></tr>
<tr><th id="1380">1380</th><td>      OutInst.addOperand(MI.getOperand(<var>2</var>));</td></tr>
<tr><th id="1381">1381</th><td>      OutInst.setLoc(MI.getLoc());</td></tr>
<tr><th id="1382">1382</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1383">1383</th><td>    } <i>// if</i></td></tr>
<tr><th id="1384">1384</th><td>      <b>break</b>;</td></tr>
<tr><th id="1385">1385</th><td>    } <i>// case C_FSDSP</i></td></tr>
<tr><th id="1386">1386</th><td>    <b>case</b> RISCV::C_FSW: {</td></tr>
<tr><th id="1387">1387</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="1388">1388</th><td>      STI.getFeatureBits()[RISCV::FeatureStdExtF] &amp;&amp;</td></tr>
<tr><th id="1389">1389</th><td>      !STI.getFeatureBits()[RISCV::Feature64Bit] &amp;&amp;</td></tr>
<tr><th id="1390">1390</th><td>      (MRI.getRegClass(RISCV::FPR32RegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1391">1391</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>1</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1392">1392</th><td>      RISCVValidateMCOperand(MI.getOperand(<var>2</var>), STI, <var>1</var>)) {</td></tr>
<tr><th id="1393">1393</th><td>      <i>// fsw	$rs2, ${imm12}(${rs1})</i></td></tr>
<tr><th id="1394">1394</th><td>      OutInst.setOpcode(RISCV::FSW);</td></tr>
<tr><th id="1395">1395</th><td>      <i>// Operand: rs2</i></td></tr>
<tr><th id="1396">1396</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1397">1397</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="1398">1398</th><td>      OutInst.addOperand(MI.getOperand(<var>1</var>));</td></tr>
<tr><th id="1399">1399</th><td>      <i>// Operand: imm12</i></td></tr>
<tr><th id="1400">1400</th><td>      OutInst.addOperand(MI.getOperand(<var>2</var>));</td></tr>
<tr><th id="1401">1401</th><td>      OutInst.setLoc(MI.getLoc());</td></tr>
<tr><th id="1402">1402</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1403">1403</th><td>    } <i>// if</i></td></tr>
<tr><th id="1404">1404</th><td>      <b>break</b>;</td></tr>
<tr><th id="1405">1405</th><td>    } <i>// case C_FSW</i></td></tr>
<tr><th id="1406">1406</th><td>    <b>case</b> RISCV::C_FSWSP: {</td></tr>
<tr><th id="1407">1407</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="1408">1408</th><td>      STI.getFeatureBits()[RISCV::FeatureStdExtF] &amp;&amp;</td></tr>
<tr><th id="1409">1409</th><td>      !STI.getFeatureBits()[RISCV::Feature64Bit] &amp;&amp;</td></tr>
<tr><th id="1410">1410</th><td>      (MRI.getRegClass(RISCV::FPR32RegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1411">1411</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>1</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1412">1412</th><td>      RISCVValidateMCOperand(MI.getOperand(<var>2</var>), STI, <var>1</var>)) {</td></tr>
<tr><th id="1413">1413</th><td>      <i>// fsw	$rs2, ${imm12}(${rs1})</i></td></tr>
<tr><th id="1414">1414</th><td>      OutInst.setOpcode(RISCV::FSW);</td></tr>
<tr><th id="1415">1415</th><td>      <i>// Operand: rs2</i></td></tr>
<tr><th id="1416">1416</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1417">1417</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="1418">1418</th><td>      OutInst.addOperand(MI.getOperand(<var>1</var>));</td></tr>
<tr><th id="1419">1419</th><td>      <i>// Operand: imm12</i></td></tr>
<tr><th id="1420">1420</th><td>      OutInst.addOperand(MI.getOperand(<var>2</var>));</td></tr>
<tr><th id="1421">1421</th><td>      OutInst.setLoc(MI.getLoc());</td></tr>
<tr><th id="1422">1422</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1423">1423</th><td>    } <i>// if</i></td></tr>
<tr><th id="1424">1424</th><td>      <b>break</b>;</td></tr>
<tr><th id="1425">1425</th><td>    } <i>// case C_FSWSP</i></td></tr>
<tr><th id="1426">1426</th><td>    <b>case</b> RISCV::C_J: {</td></tr>
<tr><th id="1427">1427</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="1428">1428</th><td>      RISCVValidateMCOperand(MI.getOperand(<var>0</var>), STI, <var>3</var>)) {</td></tr>
<tr><th id="1429">1429</th><td>      <i>// jal	$rd, $imm20</i></td></tr>
<tr><th id="1430">1430</th><td>      OutInst.setOpcode(RISCV::JAL);</td></tr>
<tr><th id="1431">1431</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="1432">1432</th><td>      OutInst.addOperand(MCOperand::createReg(RISCV::X0));</td></tr>
<tr><th id="1433">1433</th><td>      <i>// Operand: imm20</i></td></tr>
<tr><th id="1434">1434</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1435">1435</th><td>      OutInst.setLoc(MI.getLoc());</td></tr>
<tr><th id="1436">1436</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1437">1437</th><td>    } <i>// if</i></td></tr>
<tr><th id="1438">1438</th><td>      <b>break</b>;</td></tr>
<tr><th id="1439">1439</th><td>    } <i>// case C_J</i></td></tr>
<tr><th id="1440">1440</th><td>    <b>case</b> RISCV::C_JAL: {</td></tr>
<tr><th id="1441">1441</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="1442">1442</th><td>      !STI.getFeatureBits()[RISCV::Feature64Bit] &amp;&amp;</td></tr>
<tr><th id="1443">1443</th><td>      RISCVValidateMCOperand(MI.getOperand(<var>0</var>), STI, <var>3</var>)) {</td></tr>
<tr><th id="1444">1444</th><td>      <i>// jal	$rd, $imm20</i></td></tr>
<tr><th id="1445">1445</th><td>      OutInst.setOpcode(RISCV::JAL);</td></tr>
<tr><th id="1446">1446</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="1447">1447</th><td>      OutInst.addOperand(MCOperand::createReg(RISCV::X1));</td></tr>
<tr><th id="1448">1448</th><td>      <i>// Operand: imm20</i></td></tr>
<tr><th id="1449">1449</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1450">1450</th><td>      OutInst.setLoc(MI.getLoc());</td></tr>
<tr><th id="1451">1451</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1452">1452</th><td>    } <i>// if</i></td></tr>
<tr><th id="1453">1453</th><td>      <b>break</b>;</td></tr>
<tr><th id="1454">1454</th><td>    } <i>// case C_JAL</i></td></tr>
<tr><th id="1455">1455</th><td>    <b>case</b> RISCV::C_JALR: {</td></tr>
<tr><th id="1456">1456</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="1457">1457</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1458">1458</th><td>      RISCVValidateMCOperand(MCOperand::createImm(<var>0</var>), STI, <var>1</var>)) {</td></tr>
<tr><th id="1459">1459</th><td>      <i>// jalr	$rd, ${imm12}(${rs1})</i></td></tr>
<tr><th id="1460">1460</th><td>      OutInst.setOpcode(RISCV::JALR);</td></tr>
<tr><th id="1461">1461</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="1462">1462</th><td>      OutInst.addOperand(MCOperand::createReg(RISCV::X1));</td></tr>
<tr><th id="1463">1463</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="1464">1464</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1465">1465</th><td>      <i>// Operand: imm12</i></td></tr>
<tr><th id="1466">1466</th><td>      OutInst.addOperand(MCOperand::createImm(<var>0</var>));</td></tr>
<tr><th id="1467">1467</th><td>      OutInst.setLoc(MI.getLoc());</td></tr>
<tr><th id="1468">1468</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1469">1469</th><td>    } <i>// if</i></td></tr>
<tr><th id="1470">1470</th><td>      <b>break</b>;</td></tr>
<tr><th id="1471">1471</th><td>    } <i>// case C_JALR</i></td></tr>
<tr><th id="1472">1472</th><td>    <b>case</b> RISCV::C_JR: {</td></tr>
<tr><th id="1473">1473</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="1474">1474</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1475">1475</th><td>      RISCVValidateMCOperand(MCOperand::createImm(<var>0</var>), STI, <var>1</var>)) {</td></tr>
<tr><th id="1476">1476</th><td>      <i>// jalr	$rd, ${imm12}(${rs1})</i></td></tr>
<tr><th id="1477">1477</th><td>      OutInst.setOpcode(RISCV::JALR);</td></tr>
<tr><th id="1478">1478</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="1479">1479</th><td>      OutInst.addOperand(MCOperand::createReg(RISCV::X0));</td></tr>
<tr><th id="1480">1480</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="1481">1481</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1482">1482</th><td>      <i>// Operand: imm12</i></td></tr>
<tr><th id="1483">1483</th><td>      OutInst.addOperand(MCOperand::createImm(<var>0</var>));</td></tr>
<tr><th id="1484">1484</th><td>      OutInst.setLoc(MI.getLoc());</td></tr>
<tr><th id="1485">1485</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1486">1486</th><td>    } <i>// if</i></td></tr>
<tr><th id="1487">1487</th><td>      <b>break</b>;</td></tr>
<tr><th id="1488">1488</th><td>    } <i>// case C_JR</i></td></tr>
<tr><th id="1489">1489</th><td>    <b>case</b> RISCV::C_LD: {</td></tr>
<tr><th id="1490">1490</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::Feature64Bit] &amp;&amp;</td></tr>
<tr><th id="1491">1491</th><td>      STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="1492">1492</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1493">1493</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>1</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1494">1494</th><td>      RISCVValidateMCOperand(MI.getOperand(<var>2</var>), STI, <var>1</var>)) {</td></tr>
<tr><th id="1495">1495</th><td>      <i>// ld	$rd, ${imm12}(${rs1})</i></td></tr>
<tr><th id="1496">1496</th><td>      OutInst.setOpcode(RISCV::LD);</td></tr>
<tr><th id="1497">1497</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="1498">1498</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1499">1499</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="1500">1500</th><td>      OutInst.addOperand(MI.getOperand(<var>1</var>));</td></tr>
<tr><th id="1501">1501</th><td>      <i>// Operand: imm12</i></td></tr>
<tr><th id="1502">1502</th><td>      OutInst.addOperand(MI.getOperand(<var>2</var>));</td></tr>
<tr><th id="1503">1503</th><td>      OutInst.setLoc(MI.getLoc());</td></tr>
<tr><th id="1504">1504</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1505">1505</th><td>    } <i>// if</i></td></tr>
<tr><th id="1506">1506</th><td>      <b>break</b>;</td></tr>
<tr><th id="1507">1507</th><td>    } <i>// case C_LD</i></td></tr>
<tr><th id="1508">1508</th><td>    <b>case</b> RISCV::C_LDSP: {</td></tr>
<tr><th id="1509">1509</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::Feature64Bit] &amp;&amp;</td></tr>
<tr><th id="1510">1510</th><td>      STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="1511">1511</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1512">1512</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>1</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1513">1513</th><td>      RISCVValidateMCOperand(MI.getOperand(<var>2</var>), STI, <var>1</var>)) {</td></tr>
<tr><th id="1514">1514</th><td>      <i>// ld	$rd, ${imm12}(${rs1})</i></td></tr>
<tr><th id="1515">1515</th><td>      OutInst.setOpcode(RISCV::LD);</td></tr>
<tr><th id="1516">1516</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="1517">1517</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1518">1518</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="1519">1519</th><td>      OutInst.addOperand(MI.getOperand(<var>1</var>));</td></tr>
<tr><th id="1520">1520</th><td>      <i>// Operand: imm12</i></td></tr>
<tr><th id="1521">1521</th><td>      OutInst.addOperand(MI.getOperand(<var>2</var>));</td></tr>
<tr><th id="1522">1522</th><td>      OutInst.setLoc(MI.getLoc());</td></tr>
<tr><th id="1523">1523</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1524">1524</th><td>    } <i>// if</i></td></tr>
<tr><th id="1525">1525</th><td>      <b>break</b>;</td></tr>
<tr><th id="1526">1526</th><td>    } <i>// case C_LDSP</i></td></tr>
<tr><th id="1527">1527</th><td>    <b>case</b> RISCV::C_LI: {</td></tr>
<tr><th id="1528">1528</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="1529">1529</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1530">1530</th><td>      RISCVValidateMCOperand(MI.getOperand(<var>1</var>), STI, <var>1</var>)) {</td></tr>
<tr><th id="1531">1531</th><td>      <i>// addi	$rd, $rs1, $imm12</i></td></tr>
<tr><th id="1532">1532</th><td>      OutInst.setOpcode(RISCV::ADDI);</td></tr>
<tr><th id="1533">1533</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="1534">1534</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1535">1535</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="1536">1536</th><td>      OutInst.addOperand(MCOperand::createReg(RISCV::X0));</td></tr>
<tr><th id="1537">1537</th><td>      <i>// Operand: imm12</i></td></tr>
<tr><th id="1538">1538</th><td>      OutInst.addOperand(MI.getOperand(<var>1</var>));</td></tr>
<tr><th id="1539">1539</th><td>      OutInst.setLoc(MI.getLoc());</td></tr>
<tr><th id="1540">1540</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1541">1541</th><td>    } <i>// if</i></td></tr>
<tr><th id="1542">1542</th><td>      <b>break</b>;</td></tr>
<tr><th id="1543">1543</th><td>    } <i>// case C_LI</i></td></tr>
<tr><th id="1544">1544</th><td>    <b>case</b> RISCV::C_LUI: {</td></tr>
<tr><th id="1545">1545</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="1546">1546</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1547">1547</th><td>      RISCVValidateMCOperand(MI.getOperand(<var>1</var>), STI, <var>4</var>)) {</td></tr>
<tr><th id="1548">1548</th><td>      <i>// lui	$rd, $imm20</i></td></tr>
<tr><th id="1549">1549</th><td>      OutInst.setOpcode(RISCV::LUI);</td></tr>
<tr><th id="1550">1550</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="1551">1551</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1552">1552</th><td>      <i>// Operand: imm20</i></td></tr>
<tr><th id="1553">1553</th><td>      OutInst.addOperand(MI.getOperand(<var>1</var>));</td></tr>
<tr><th id="1554">1554</th><td>      OutInst.setLoc(MI.getLoc());</td></tr>
<tr><th id="1555">1555</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1556">1556</th><td>    } <i>// if</i></td></tr>
<tr><th id="1557">1557</th><td>      <b>break</b>;</td></tr>
<tr><th id="1558">1558</th><td>    } <i>// case C_LUI</i></td></tr>
<tr><th id="1559">1559</th><td>    <b>case</b> RISCV::C_LW: {</td></tr>
<tr><th id="1560">1560</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="1561">1561</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1562">1562</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>1</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1563">1563</th><td>      RISCVValidateMCOperand(MI.getOperand(<var>2</var>), STI, <var>1</var>)) {</td></tr>
<tr><th id="1564">1564</th><td>      <i>// lw	$rd, ${imm12}(${rs1})</i></td></tr>
<tr><th id="1565">1565</th><td>      OutInst.setOpcode(RISCV::LW);</td></tr>
<tr><th id="1566">1566</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="1567">1567</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1568">1568</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="1569">1569</th><td>      OutInst.addOperand(MI.getOperand(<var>1</var>));</td></tr>
<tr><th id="1570">1570</th><td>      <i>// Operand: imm12</i></td></tr>
<tr><th id="1571">1571</th><td>      OutInst.addOperand(MI.getOperand(<var>2</var>));</td></tr>
<tr><th id="1572">1572</th><td>      OutInst.setLoc(MI.getLoc());</td></tr>
<tr><th id="1573">1573</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1574">1574</th><td>    } <i>// if</i></td></tr>
<tr><th id="1575">1575</th><td>      <b>break</b>;</td></tr>
<tr><th id="1576">1576</th><td>    } <i>// case C_LW</i></td></tr>
<tr><th id="1577">1577</th><td>    <b>case</b> RISCV::C_LWSP: {</td></tr>
<tr><th id="1578">1578</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="1579">1579</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1580">1580</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>1</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1581">1581</th><td>      RISCVValidateMCOperand(MI.getOperand(<var>2</var>), STI, <var>1</var>)) {</td></tr>
<tr><th id="1582">1582</th><td>      <i>// lw	$rd, ${imm12}(${rs1})</i></td></tr>
<tr><th id="1583">1583</th><td>      OutInst.setOpcode(RISCV::LW);</td></tr>
<tr><th id="1584">1584</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="1585">1585</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1586">1586</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="1587">1587</th><td>      OutInst.addOperand(MI.getOperand(<var>1</var>));</td></tr>
<tr><th id="1588">1588</th><td>      <i>// Operand: imm12</i></td></tr>
<tr><th id="1589">1589</th><td>      OutInst.addOperand(MI.getOperand(<var>2</var>));</td></tr>
<tr><th id="1590">1590</th><td>      OutInst.setLoc(MI.getLoc());</td></tr>
<tr><th id="1591">1591</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1592">1592</th><td>    } <i>// if</i></td></tr>
<tr><th id="1593">1593</th><td>      <b>break</b>;</td></tr>
<tr><th id="1594">1594</th><td>    } <i>// case C_LWSP</i></td></tr>
<tr><th id="1595">1595</th><td>    <b>case</b> RISCV::C_MV: {</td></tr>
<tr><th id="1596">1596</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="1597">1597</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1598">1598</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>1</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1599">1599</th><td>      RISCVValidateMCOperand(MCOperand::createImm(<var>0</var>), STI, <var>1</var>)) {</td></tr>
<tr><th id="1600">1600</th><td>      <i>// addi	$rd, $rs1, $imm12</i></td></tr>
<tr><th id="1601">1601</th><td>      OutInst.setOpcode(RISCV::ADDI);</td></tr>
<tr><th id="1602">1602</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="1603">1603</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1604">1604</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="1605">1605</th><td>      OutInst.addOperand(MI.getOperand(<var>1</var>));</td></tr>
<tr><th id="1606">1606</th><td>      <i>// Operand: imm12</i></td></tr>
<tr><th id="1607">1607</th><td>      OutInst.addOperand(MCOperand::createImm(<var>0</var>));</td></tr>
<tr><th id="1608">1608</th><td>      OutInst.setLoc(MI.getLoc());</td></tr>
<tr><th id="1609">1609</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1610">1610</th><td>    } <i>// if</i></td></tr>
<tr><th id="1611">1611</th><td>      <b>break</b>;</td></tr>
<tr><th id="1612">1612</th><td>    } <i>// case C_MV</i></td></tr>
<tr><th id="1613">1613</th><td>    <b>case</b> RISCV::C_NEG: {</td></tr>
<tr><th id="1614">1614</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureExtZbproposedc] &amp;&amp;</td></tr>
<tr><th id="1615">1615</th><td>      STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="1616">1616</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1617">1617</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg()))) {</td></tr>
<tr><th id="1618">1618</th><td>      <i>// sub	$rd, $rs1, $rs2</i></td></tr>
<tr><th id="1619">1619</th><td>      OutInst.setOpcode(RISCV::SUB);</td></tr>
<tr><th id="1620">1620</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="1621">1621</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1622">1622</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="1623">1623</th><td>      OutInst.addOperand(MCOperand::createReg(RISCV::X0));</td></tr>
<tr><th id="1624">1624</th><td>      <i>// Operand: rs2</i></td></tr>
<tr><th id="1625">1625</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1626">1626</th><td>      OutInst.setLoc(MI.getLoc());</td></tr>
<tr><th id="1627">1627</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1628">1628</th><td>    } <i>// if</i></td></tr>
<tr><th id="1629">1629</th><td>      <b>break</b>;</td></tr>
<tr><th id="1630">1630</th><td>    } <i>// case C_NEG</i></td></tr>
<tr><th id="1631">1631</th><td>    <b>case</b> RISCV::C_NOP: {</td></tr>
<tr><th id="1632">1632</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="1633">1633</th><td>      RISCVValidateMCOperand(MCOperand::createImm(<var>0</var>), STI, <var>1</var>)) {</td></tr>
<tr><th id="1634">1634</th><td>      <i>// addi	$rd, $rs1, $imm12</i></td></tr>
<tr><th id="1635">1635</th><td>      OutInst.setOpcode(RISCV::ADDI);</td></tr>
<tr><th id="1636">1636</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="1637">1637</th><td>      OutInst.addOperand(MCOperand::createReg(RISCV::X0));</td></tr>
<tr><th id="1638">1638</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="1639">1639</th><td>      OutInst.addOperand(MCOperand::createReg(RISCV::X0));</td></tr>
<tr><th id="1640">1640</th><td>      <i>// Operand: imm12</i></td></tr>
<tr><th id="1641">1641</th><td>      OutInst.addOperand(MCOperand::createImm(<var>0</var>));</td></tr>
<tr><th id="1642">1642</th><td>      OutInst.setLoc(MI.getLoc());</td></tr>
<tr><th id="1643">1643</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1644">1644</th><td>    } <i>// if</i></td></tr>
<tr><th id="1645">1645</th><td>      <b>break</b>;</td></tr>
<tr><th id="1646">1646</th><td>    } <i>// case C_NOP</i></td></tr>
<tr><th id="1647">1647</th><td>    <b>case</b> RISCV::C_NOT: {</td></tr>
<tr><th id="1648">1648</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureExtZbproposedc] &amp;&amp;</td></tr>
<tr><th id="1649">1649</th><td>      STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="1650">1650</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1651">1651</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1652">1652</th><td>      RISCVValidateMCOperand(MCOperand::createImm(-<var>1</var>), STI, <var>1</var>)) {</td></tr>
<tr><th id="1653">1653</th><td>      <i>// xori	$rd, $rs1, $imm12</i></td></tr>
<tr><th id="1654">1654</th><td>      OutInst.setOpcode(RISCV::XORI);</td></tr>
<tr><th id="1655">1655</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="1656">1656</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1657">1657</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="1658">1658</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1659">1659</th><td>      <i>// Operand: imm12</i></td></tr>
<tr><th id="1660">1660</th><td>      OutInst.addOperand(MCOperand::createImm(-<var>1</var>));</td></tr>
<tr><th id="1661">1661</th><td>      OutInst.setLoc(MI.getLoc());</td></tr>
<tr><th id="1662">1662</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1663">1663</th><td>    } <i>// if</i></td></tr>
<tr><th id="1664">1664</th><td>      <b>break</b>;</td></tr>
<tr><th id="1665">1665</th><td>    } <i>// case C_NOT</i></td></tr>
<tr><th id="1666">1666</th><td>    <b>case</b> RISCV::C_OR: {</td></tr>
<tr><th id="1667">1667</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="1668">1668</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1669">1669</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1670">1670</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>2</var>).getReg()))) {</td></tr>
<tr><th id="1671">1671</th><td>      <i>// or	$rd, $rs1, $rs2</i></td></tr>
<tr><th id="1672">1672</th><td>      OutInst.setOpcode(RISCV::OR);</td></tr>
<tr><th id="1673">1673</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="1674">1674</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1675">1675</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="1676">1676</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1677">1677</th><td>      <i>// Operand: rs2</i></td></tr>
<tr><th id="1678">1678</th><td>      OutInst.addOperand(MI.getOperand(<var>2</var>));</td></tr>
<tr><th id="1679">1679</th><td>      OutInst.setLoc(MI.getLoc());</td></tr>
<tr><th id="1680">1680</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1681">1681</th><td>    } <i>// if</i></td></tr>
<tr><th id="1682">1682</th><td>      <b>break</b>;</td></tr>
<tr><th id="1683">1683</th><td>    } <i>// case C_OR</i></td></tr>
<tr><th id="1684">1684</th><td>    <b>case</b> RISCV::C_SD: {</td></tr>
<tr><th id="1685">1685</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::Feature64Bit] &amp;&amp;</td></tr>
<tr><th id="1686">1686</th><td>      STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="1687">1687</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1688">1688</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>1</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1689">1689</th><td>      RISCVValidateMCOperand(MI.getOperand(<var>2</var>), STI, <var>1</var>)) {</td></tr>
<tr><th id="1690">1690</th><td>      <i>// sd	$rs2, ${imm12}(${rs1})</i></td></tr>
<tr><th id="1691">1691</th><td>      OutInst.setOpcode(RISCV::SD);</td></tr>
<tr><th id="1692">1692</th><td>      <i>// Operand: rs2</i></td></tr>
<tr><th id="1693">1693</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1694">1694</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="1695">1695</th><td>      OutInst.addOperand(MI.getOperand(<var>1</var>));</td></tr>
<tr><th id="1696">1696</th><td>      <i>// Operand: imm12</i></td></tr>
<tr><th id="1697">1697</th><td>      OutInst.addOperand(MI.getOperand(<var>2</var>));</td></tr>
<tr><th id="1698">1698</th><td>      OutInst.setLoc(MI.getLoc());</td></tr>
<tr><th id="1699">1699</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1700">1700</th><td>    } <i>// if</i></td></tr>
<tr><th id="1701">1701</th><td>      <b>break</b>;</td></tr>
<tr><th id="1702">1702</th><td>    } <i>// case C_SD</i></td></tr>
<tr><th id="1703">1703</th><td>    <b>case</b> RISCV::C_SDSP: {</td></tr>
<tr><th id="1704">1704</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::Feature64Bit] &amp;&amp;</td></tr>
<tr><th id="1705">1705</th><td>      STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="1706">1706</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1707">1707</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>1</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1708">1708</th><td>      RISCVValidateMCOperand(MI.getOperand(<var>2</var>), STI, <var>1</var>)) {</td></tr>
<tr><th id="1709">1709</th><td>      <i>// sd	$rs2, ${imm12}(${rs1})</i></td></tr>
<tr><th id="1710">1710</th><td>      OutInst.setOpcode(RISCV::SD);</td></tr>
<tr><th id="1711">1711</th><td>      <i>// Operand: rs2</i></td></tr>
<tr><th id="1712">1712</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1713">1713</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="1714">1714</th><td>      OutInst.addOperand(MI.getOperand(<var>1</var>));</td></tr>
<tr><th id="1715">1715</th><td>      <i>// Operand: imm12</i></td></tr>
<tr><th id="1716">1716</th><td>      OutInst.addOperand(MI.getOperand(<var>2</var>));</td></tr>
<tr><th id="1717">1717</th><td>      OutInst.setLoc(MI.getLoc());</td></tr>
<tr><th id="1718">1718</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1719">1719</th><td>    } <i>// if</i></td></tr>
<tr><th id="1720">1720</th><td>      <b>break</b>;</td></tr>
<tr><th id="1721">1721</th><td>    } <i>// case C_SDSP</i></td></tr>
<tr><th id="1722">1722</th><td>    <b>case</b> RISCV::C_SLLI: {</td></tr>
<tr><th id="1723">1723</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="1724">1724</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1725">1725</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1726">1726</th><td>      RISCVValidateMCOperand(MI.getOperand(<var>2</var>), STI, <var>5</var>)) {</td></tr>
<tr><th id="1727">1727</th><td>      <i>// slli	$rd, $rs1, $shamt</i></td></tr>
<tr><th id="1728">1728</th><td>      OutInst.setOpcode(RISCV::SLLI);</td></tr>
<tr><th id="1729">1729</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="1730">1730</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1731">1731</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="1732">1732</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1733">1733</th><td>      <i>// Operand: shamt</i></td></tr>
<tr><th id="1734">1734</th><td>      OutInst.addOperand(MI.getOperand(<var>2</var>));</td></tr>
<tr><th id="1735">1735</th><td>      OutInst.setLoc(MI.getLoc());</td></tr>
<tr><th id="1736">1736</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1737">1737</th><td>    } <i>// if</i></td></tr>
<tr><th id="1738">1738</th><td>      <b>break</b>;</td></tr>
<tr><th id="1739">1739</th><td>    } <i>// case C_SLLI</i></td></tr>
<tr><th id="1740">1740</th><td>    <b>case</b> RISCV::C_SRAI: {</td></tr>
<tr><th id="1741">1741</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="1742">1742</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1743">1743</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1744">1744</th><td>      RISCVValidateMCOperand(MI.getOperand(<var>2</var>), STI, <var>5</var>)) {</td></tr>
<tr><th id="1745">1745</th><td>      <i>// srai	$rd, $rs1, $shamt</i></td></tr>
<tr><th id="1746">1746</th><td>      OutInst.setOpcode(RISCV::SRAI);</td></tr>
<tr><th id="1747">1747</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="1748">1748</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1749">1749</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="1750">1750</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1751">1751</th><td>      <i>// Operand: shamt</i></td></tr>
<tr><th id="1752">1752</th><td>      OutInst.addOperand(MI.getOperand(<var>2</var>));</td></tr>
<tr><th id="1753">1753</th><td>      OutInst.setLoc(MI.getLoc());</td></tr>
<tr><th id="1754">1754</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1755">1755</th><td>    } <i>// if</i></td></tr>
<tr><th id="1756">1756</th><td>      <b>break</b>;</td></tr>
<tr><th id="1757">1757</th><td>    } <i>// case C_SRAI</i></td></tr>
<tr><th id="1758">1758</th><td>    <b>case</b> RISCV::C_SRLI: {</td></tr>
<tr><th id="1759">1759</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="1760">1760</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1761">1761</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1762">1762</th><td>      RISCVValidateMCOperand(MI.getOperand(<var>2</var>), STI, <var>5</var>)) {</td></tr>
<tr><th id="1763">1763</th><td>      <i>// srli	$rd, $rs1, $shamt</i></td></tr>
<tr><th id="1764">1764</th><td>      OutInst.setOpcode(RISCV::SRLI);</td></tr>
<tr><th id="1765">1765</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="1766">1766</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1767">1767</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="1768">1768</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1769">1769</th><td>      <i>// Operand: shamt</i></td></tr>
<tr><th id="1770">1770</th><td>      OutInst.addOperand(MI.getOperand(<var>2</var>));</td></tr>
<tr><th id="1771">1771</th><td>      OutInst.setLoc(MI.getLoc());</td></tr>
<tr><th id="1772">1772</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1773">1773</th><td>    } <i>// if</i></td></tr>
<tr><th id="1774">1774</th><td>      <b>break</b>;</td></tr>
<tr><th id="1775">1775</th><td>    } <i>// case C_SRLI</i></td></tr>
<tr><th id="1776">1776</th><td>    <b>case</b> RISCV::C_SUB: {</td></tr>
<tr><th id="1777">1777</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="1778">1778</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1779">1779</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1780">1780</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>2</var>).getReg()))) {</td></tr>
<tr><th id="1781">1781</th><td>      <i>// sub	$rd, $rs1, $rs2</i></td></tr>
<tr><th id="1782">1782</th><td>      OutInst.setOpcode(RISCV::SUB);</td></tr>
<tr><th id="1783">1783</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="1784">1784</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1785">1785</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="1786">1786</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1787">1787</th><td>      <i>// Operand: rs2</i></td></tr>
<tr><th id="1788">1788</th><td>      OutInst.addOperand(MI.getOperand(<var>2</var>));</td></tr>
<tr><th id="1789">1789</th><td>      OutInst.setLoc(MI.getLoc());</td></tr>
<tr><th id="1790">1790</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1791">1791</th><td>    } <i>// if</i></td></tr>
<tr><th id="1792">1792</th><td>      <b>break</b>;</td></tr>
<tr><th id="1793">1793</th><td>    } <i>// case C_SUB</i></td></tr>
<tr><th id="1794">1794</th><td>    <b>case</b> RISCV::C_SUBW: {</td></tr>
<tr><th id="1795">1795</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::Feature64Bit] &amp;&amp;</td></tr>
<tr><th id="1796">1796</th><td>      STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="1797">1797</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1798">1798</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1799">1799</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>2</var>).getReg()))) {</td></tr>
<tr><th id="1800">1800</th><td>      <i>// subw	$rd, $rs1, $rs2</i></td></tr>
<tr><th id="1801">1801</th><td>      OutInst.setOpcode(RISCV::SUBW);</td></tr>
<tr><th id="1802">1802</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="1803">1803</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1804">1804</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="1805">1805</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1806">1806</th><td>      <i>// Operand: rs2</i></td></tr>
<tr><th id="1807">1807</th><td>      OutInst.addOperand(MI.getOperand(<var>2</var>));</td></tr>
<tr><th id="1808">1808</th><td>      OutInst.setLoc(MI.getLoc());</td></tr>
<tr><th id="1809">1809</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1810">1810</th><td>    } <i>// if</i></td></tr>
<tr><th id="1811">1811</th><td>      <b>break</b>;</td></tr>
<tr><th id="1812">1812</th><td>    } <i>// case C_SUBW</i></td></tr>
<tr><th id="1813">1813</th><td>    <b>case</b> RISCV::C_SW: {</td></tr>
<tr><th id="1814">1814</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="1815">1815</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1816">1816</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>1</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1817">1817</th><td>      RISCVValidateMCOperand(MI.getOperand(<var>2</var>), STI, <var>1</var>)) {</td></tr>
<tr><th id="1818">1818</th><td>      <i>// sw	$rs2, ${imm12}(${rs1})</i></td></tr>
<tr><th id="1819">1819</th><td>      OutInst.setOpcode(RISCV::SW);</td></tr>
<tr><th id="1820">1820</th><td>      <i>// Operand: rs2</i></td></tr>
<tr><th id="1821">1821</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1822">1822</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="1823">1823</th><td>      OutInst.addOperand(MI.getOperand(<var>1</var>));</td></tr>
<tr><th id="1824">1824</th><td>      <i>// Operand: imm12</i></td></tr>
<tr><th id="1825">1825</th><td>      OutInst.addOperand(MI.getOperand(<var>2</var>));</td></tr>
<tr><th id="1826">1826</th><td>      OutInst.setLoc(MI.getLoc());</td></tr>
<tr><th id="1827">1827</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1828">1828</th><td>    } <i>// if</i></td></tr>
<tr><th id="1829">1829</th><td>      <b>break</b>;</td></tr>
<tr><th id="1830">1830</th><td>    } <i>// case C_SW</i></td></tr>
<tr><th id="1831">1831</th><td>    <b>case</b> RISCV::C_SWSP: {</td></tr>
<tr><th id="1832">1832</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="1833">1833</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1834">1834</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>1</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1835">1835</th><td>      RISCVValidateMCOperand(MI.getOperand(<var>2</var>), STI, <var>1</var>)) {</td></tr>
<tr><th id="1836">1836</th><td>      <i>// sw	$rs2, ${imm12}(${rs1})</i></td></tr>
<tr><th id="1837">1837</th><td>      OutInst.setOpcode(RISCV::SW);</td></tr>
<tr><th id="1838">1838</th><td>      <i>// Operand: rs2</i></td></tr>
<tr><th id="1839">1839</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1840">1840</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="1841">1841</th><td>      OutInst.addOperand(MI.getOperand(<var>1</var>));</td></tr>
<tr><th id="1842">1842</th><td>      <i>// Operand: imm12</i></td></tr>
<tr><th id="1843">1843</th><td>      OutInst.addOperand(MI.getOperand(<var>2</var>));</td></tr>
<tr><th id="1844">1844</th><td>      OutInst.setLoc(MI.getLoc());</td></tr>
<tr><th id="1845">1845</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1846">1846</th><td>    } <i>// if</i></td></tr>
<tr><th id="1847">1847</th><td>      <b>break</b>;</td></tr>
<tr><th id="1848">1848</th><td>    } <i>// case C_SWSP</i></td></tr>
<tr><th id="1849">1849</th><td>    <b>case</b> RISCV::C_UNIMP: {</td></tr>
<tr><th id="1850">1850</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC]) {</td></tr>
<tr><th id="1851">1851</th><td>      <i>// unimp	</i></td></tr>
<tr><th id="1852">1852</th><td>      OutInst.setOpcode(RISCV::UNIMP);</td></tr>
<tr><th id="1853">1853</th><td>      OutInst.setLoc(MI.getLoc());</td></tr>
<tr><th id="1854">1854</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1855">1855</th><td>    } <i>// if</i></td></tr>
<tr><th id="1856">1856</th><td>      <b>break</b>;</td></tr>
<tr><th id="1857">1857</th><td>    } <i>// case C_UNIMP</i></td></tr>
<tr><th id="1858">1858</th><td>    <b>case</b> RISCV::C_XOR: {</td></tr>
<tr><th id="1859">1859</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="1860">1860</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1861">1861</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1862">1862</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>2</var>).getReg()))) {</td></tr>
<tr><th id="1863">1863</th><td>      <i>// xor	$rd, $rs1, $rs2</i></td></tr>
<tr><th id="1864">1864</th><td>      OutInst.setOpcode(RISCV::XOR);</td></tr>
<tr><th id="1865">1865</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="1866">1866</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1867">1867</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="1868">1868</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1869">1869</th><td>      <i>// Operand: rs2</i></td></tr>
<tr><th id="1870">1870</th><td>      OutInst.addOperand(MI.getOperand(<var>2</var>));</td></tr>
<tr><th id="1871">1871</th><td>      OutInst.setLoc(MI.getLoc());</td></tr>
<tr><th id="1872">1872</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1873">1873</th><td>    } <i>// if</i></td></tr>
<tr><th id="1874">1874</th><td>      <b>break</b>;</td></tr>
<tr><th id="1875">1875</th><td>    } <i>// case C_XOR</i></td></tr>
<tr><th id="1876">1876</th><td>    <b>case</b> RISCV::C_ZEXTW: {</td></tr>
<tr><th id="1877">1877</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::Feature64Bit] &amp;&amp;</td></tr>
<tr><th id="1878">1878</th><td>      STI.getFeatureBits()[RISCV::FeatureExtZba] &amp;&amp;</td></tr>
<tr><th id="1879">1879</th><td>      STI.getFeatureBits()[RISCV::FeatureExtZbproposedc] &amp;&amp;</td></tr>
<tr><th id="1880">1880</th><td>      STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="1881">1881</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1882">1882</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg()))) {</td></tr>
<tr><th id="1883">1883</th><td>      <i>// add.uw	$rd, $rs1, $rs2</i></td></tr>
<tr><th id="1884">1884</th><td>      OutInst.setOpcode(RISCV::ADDUW);</td></tr>
<tr><th id="1885">1885</th><td>      <i>// Operand: rd</i></td></tr>
<tr><th id="1886">1886</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1887">1887</th><td>      <i>// Operand: rs1</i></td></tr>
<tr><th id="1888">1888</th><td>      OutInst.addOperand(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1889">1889</th><td>      <i>// Operand: rs2</i></td></tr>
<tr><th id="1890">1890</th><td>      OutInst.addOperand(MCOperand::createReg(RISCV::X0));</td></tr>
<tr><th id="1891">1891</th><td>      OutInst.setLoc(MI.getLoc());</td></tr>
<tr><th id="1892">1892</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1893">1893</th><td>    } <i>// if</i></td></tr>
<tr><th id="1894">1894</th><td></td></tr>
<tr><th id="1895">1895</th><td>    } <i>// case C_ZEXTW</i></td></tr>
<tr><th id="1896">1896</th><td>  } <i>// switch</i></td></tr>
<tr><th id="1897">1897</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1898">1898</th><td>}</td></tr>
<tr><th id="1899">1899</th><td></td></tr>
<tr><th id="1900">1900</th><td><u>#<span data-ppcond="1015">endif</span> //GEN_UNCOMPRESS_INSTR</u></td></tr>
<tr><th id="1901">1901</th><td></td></tr>
<tr><th id="1902">1902</th><td></td></tr>
<tr><th id="1903">1903</th><td><u>#<span data-ppcond="1903">ifdef</span> <span class="macro" data-ref="_M/GEN_CHECK_COMPRESS_INSTR">GEN_CHECK_COMPRESS_INSTR</span></u></td></tr>
<tr><th id="1904">1904</th><td><u>#undef GEN_CHECK_COMPRESS_INSTR</u></td></tr>
<tr><th id="1905">1905</th><td></td></tr>
<tr><th id="1906">1906</th><td><em>static</em> <em>bool</em> RISCVValidateMachineOperand(<em>const</em> MachineOperand &amp;MO,</td></tr>
<tr><th id="1907">1907</th><td>                  <em>const</em> RISCVSubtarget *Subtarget,</td></tr>
<tr><th id="1908">1908</th><td>                  <em>unsigned</em> PredicateIndex) {</td></tr>
<tr><th id="1909">1909</th><td>  int64_t Imm = MO.getImm();</td></tr>
<tr><th id="1910">1910</th><td>  <b>switch</b> (PredicateIndex) {</td></tr>
<tr><th id="1911">1911</th><td>  <b>default</b>:</td></tr>
<tr><th id="1912">1912</th><td>    llvm_unreachable(<q>"Unknown ImmLeaf Predicate kind"</q>);</td></tr>
<tr><th id="1913">1913</th><td>    <b>break</b>;</td></tr>
<tr><th id="1914">1914</th><td>  <b>case</b> <var>1</var>: {</td></tr>
<tr><th id="1915">1915</th><td>  <i>// simm6nonzero</i></td></tr>
<tr><th id="1916">1916</th><td>  <b>return</b> (Imm != <var>0</var>) &amp;&amp; isInt&lt;<var>6</var>&gt;(Imm);</td></tr>
<tr><th id="1917">1917</th><td>  }</td></tr>
<tr><th id="1918">1918</th><td>  <b>case</b> <var>2</var>: {</td></tr>
<tr><th id="1919">1919</th><td>  <i>// simm10_lsb0000nonzero</i></td></tr>
<tr><th id="1920">1920</th><td>  <b>return</b> (Imm != <var>0</var>) &amp;&amp; isShiftedInt&lt;<var>6</var>, <var>4</var>&gt;(Imm);</td></tr>
<tr><th id="1921">1921</th><td>  }</td></tr>
<tr><th id="1922">1922</th><td>  <b>case</b> <var>3</var>: {</td></tr>
<tr><th id="1923">1923</th><td>  <i>// uimm10_lsb00nonzero</i></td></tr>
<tr><th id="1924">1924</th><td>  <b>return</b> isShiftedUInt&lt;<var>8</var>, <var>2</var>&gt;(Imm) &amp;&amp; (Imm != <var>0</var>);</td></tr>
<tr><th id="1925">1925</th><td>  }</td></tr>
<tr><th id="1926">1926</th><td>  <b>case</b> <var>4</var>: {</td></tr>
<tr><th id="1927">1927</th><td>  <i>// simm6</i></td></tr>
<tr><th id="1928">1928</th><td>  <b>return</b> isInt&lt;<var>6</var>&gt;(Imm);</td></tr>
<tr><th id="1929">1929</th><td>  }</td></tr>
<tr><th id="1930">1930</th><td>  <b>case</b> <var>5</var>: {</td></tr>
<tr><th id="1931">1931</th><td>  <i>// simm9_lsb0</i></td></tr>
<tr><th id="1932">1932</th><td>  <b>return</b> isShiftedInt&lt;<var>8</var>, <var>1</var>&gt;(Imm);</td></tr>
<tr><th id="1933">1933</th><td>  }</td></tr>
<tr><th id="1934">1934</th><td>  <b>case</b> <var>6</var>: {</td></tr>
<tr><th id="1935">1935</th><td>  <i>// uimm8_lsb000</i></td></tr>
<tr><th id="1936">1936</th><td>  <b>return</b> isShiftedUInt&lt;<var>5</var>, <var>3</var>&gt;(Imm);</td></tr>
<tr><th id="1937">1937</th><td>  }</td></tr>
<tr><th id="1938">1938</th><td>  <b>case</b> <var>7</var>: {</td></tr>
<tr><th id="1939">1939</th><td>  <i>// uimm9_lsb000</i></td></tr>
<tr><th id="1940">1940</th><td>  <b>return</b> isShiftedUInt&lt;<var>6</var>, <var>3</var>&gt;(Imm);</td></tr>
<tr><th id="1941">1941</th><td>  }</td></tr>
<tr><th id="1942">1942</th><td>  <b>case</b> <var>8</var>: {</td></tr>
<tr><th id="1943">1943</th><td>  <i>// uimm7_lsb00</i></td></tr>
<tr><th id="1944">1944</th><td>  <b>return</b> isShiftedUInt&lt;<var>5</var>, <var>2</var>&gt;(Imm);</td></tr>
<tr><th id="1945">1945</th><td>  }</td></tr>
<tr><th id="1946">1946</th><td>  <b>case</b> <var>9</var>: {</td></tr>
<tr><th id="1947">1947</th><td>  <i>// uimm8_lsb00</i></td></tr>
<tr><th id="1948">1948</th><td>  <b>return</b> isShiftedUInt&lt;<var>6</var>, <var>2</var>&gt;(Imm);</td></tr>
<tr><th id="1949">1949</th><td>  }</td></tr>
<tr><th id="1950">1950</th><td>  <b>case</b> <var>10</var>: {</td></tr>
<tr><th id="1951">1951</th><td>  <i>// simm12_lsb0</i></td></tr>
<tr><th id="1952">1952</th><td>  <b>return</b> isShiftedInt&lt;<var>11</var>, <var>1</var>&gt;(Imm);</td></tr>
<tr><th id="1953">1953</th><td>  }</td></tr>
<tr><th id="1954">1954</th><td>  <b>case</b> <var>11</var>: {</td></tr>
<tr><th id="1955">1955</th><td>  <i>// c_lui_imm</i></td></tr>
<tr><th id="1956">1956</th><td>  <b>return</b> (Imm != <var>0</var>) &amp;&amp;</td></tr>
<tr><th id="1957">1957</th><td>                                 (isUInt&lt;<var>5</var>&gt;(Imm) ||</td></tr>
<tr><th id="1958">1958</th><td>                                  (Imm &gt;= <var>0xfffe0</var> &amp;&amp; Imm &lt;= <var>0xfffff</var>));</td></tr>
<tr><th id="1959">1959</th><td>  }</td></tr>
<tr><th id="1960">1960</th><td>  <b>case</b> <var>12</var>: {</td></tr>
<tr><th id="1961">1961</th><td>  <i>// uimmlog2xlennonzero</i></td></tr>
<tr><th id="1962">1962</th><td>  </td></tr>
<tr><th id="1963">1963</th><td>  <b>if</b> (Subtarget-&gt;is64Bit())</td></tr>
<tr><th id="1964">1964</th><td>    <b>return</b> isUInt&lt;<var>6</var>&gt;(Imm) &amp;&amp; (Imm != <var>0</var>);</td></tr>
<tr><th id="1965">1965</th><td>  <b>return</b> isUInt&lt;<var>5</var>&gt;(Imm) &amp;&amp; (Imm != <var>0</var>);</td></tr>
<tr><th id="1966">1966</th><td></td></tr>
<tr><th id="1967">1967</th><td>  }</td></tr>
<tr><th id="1968">1968</th><td>  }</td></tr>
<tr><th id="1969">1969</th><td>}</td></tr>
<tr><th id="1970">1970</th><td></td></tr>
<tr><th id="1971">1971</th><td><em>static</em> <em>bool</em> isCompressibleInst(<em>const</em> MachineInstr &amp;MI,</td></tr>
<tr><th id="1972">1972</th><td>                           <em>const</em> RISCVSubtarget *Subtarget,</td></tr>
<tr><th id="1973">1973</th><td>                           <em>const</em> MCRegisterInfo &amp;MRI,</td></tr>
<tr><th id="1974">1974</th><td>                           <em>const</em> MCSubtargetInfo &amp;STI) {</td></tr>
<tr><th id="1975">1975</th><td>  <b>switch</b> (MI.getOpcode()) {</td></tr>
<tr><th id="1976">1976</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1977">1977</th><td>    <b>case</b> RISCV::ADD: {</td></tr>
<tr><th id="1978">1978</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="1979">1979</th><td>      (MI.getOperand(<var>1</var>).getReg() ==  MI.getOperand(<var>0</var>).getReg()) &amp;&amp;</td></tr>
<tr><th id="1980">1980</th><td>      (MRI.getRegClass(RISCV::GPRNoX0RegClassID).contains(MI.getOperand(<var>1</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1981">1981</th><td>      (MRI.getRegClass(RISCV::GPRNoX0RegClassID).contains(MI.getOperand(<var>2</var>).getReg()))) {</td></tr>
<tr><th id="1982">1982</th><td>      <i>// c.add	$rs1, $rs2</i></td></tr>
<tr><th id="1983">1983</th><td><i>      // Operand: rs1_wb</i></td></tr>
<tr><th id="1984">1984</th><td><i>      // Operand: rs1</i></td></tr>
<tr><th id="1985">1985</th><td><i>      // Operand: rs2</i></td></tr>
<tr><th id="1986">1986</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1987">1987</th><td>    } <i>// if</i></td></tr>
<tr><th id="1988">1988</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="1989">1989</th><td>      (MI.getOperand(<var>2</var>).getReg() ==  MI.getOperand(<var>0</var>).getReg()) &amp;&amp;</td></tr>
<tr><th id="1990">1990</th><td>      (MRI.getRegClass(RISCV::GPRNoX0RegClassID).contains(MI.getOperand(<var>2</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="1991">1991</th><td>      (MRI.getRegClass(RISCV::GPRNoX0RegClassID).contains(MI.getOperand(<var>1</var>).getReg()))) {</td></tr>
<tr><th id="1992">1992</th><td>      <i>// c.add	$rs1, $rs2</i></td></tr>
<tr><th id="1993">1993</th><td><i>      // Operand: rs1_wb</i></td></tr>
<tr><th id="1994">1994</th><td><i>      // Operand: rs1</i></td></tr>
<tr><th id="1995">1995</th><td><i>      // Operand: rs2</i></td></tr>
<tr><th id="1996">1996</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1997">1997</th><td>    } <i>// if</i></td></tr>
<tr><th id="1998">1998</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="1999">1999</th><td>      (MI.getOperand(<var>1</var>).getReg() == RISCV::X0) &amp;&amp;</td></tr>
<tr><th id="2000">2000</th><td>      (MRI.getRegClass(RISCV::GPRNoX0RegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2001">2001</th><td>      (MRI.getRegClass(RISCV::GPRNoX0RegClassID).contains(MI.getOperand(<var>2</var>).getReg()))) {</td></tr>
<tr><th id="2002">2002</th><td>      <i>// c.mv	$rs1, $rs2</i></td></tr>
<tr><th id="2003">2003</th><td><i>      // Operand: rs1</i></td></tr>
<tr><th id="2004">2004</th><td><i>      // Operand: rs2</i></td></tr>
<tr><th id="2005">2005</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2006">2006</th><td>    } <i>// if</i></td></tr>
<tr><th id="2007">2007</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="2008">2008</th><td>      (MI.getOperand(<var>2</var>).getReg() == RISCV::X0) &amp;&amp;</td></tr>
<tr><th id="2009">2009</th><td>      (MRI.getRegClass(RISCV::GPRNoX0RegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2010">2010</th><td>      (MRI.getRegClass(RISCV::GPRNoX0RegClassID).contains(MI.getOperand(<var>1</var>).getReg()))) {</td></tr>
<tr><th id="2011">2011</th><td>      <i>// c.mv	$rs1, $rs2</i></td></tr>
<tr><th id="2012">2012</th><td><i>      // Operand: rs1</i></td></tr>
<tr><th id="2013">2013</th><td><i>      // Operand: rs2</i></td></tr>
<tr><th id="2014">2014</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2015">2015</th><td>    } <i>// if</i></td></tr>
<tr><th id="2016">2016</th><td>      <b>break</b>;</td></tr>
<tr><th id="2017">2017</th><td>    } <i>// case ADD</i></td></tr>
<tr><th id="2018">2018</th><td>    <b>case</b> RISCV::ADDI: {</td></tr>
<tr><th id="2019">2019</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="2020">2020</th><td>      (MI.getOperand(<var>1</var>).getReg() ==  MI.getOperand(<var>0</var>).getReg()) &amp;&amp;</td></tr>
<tr><th id="2021">2021</th><td>      (MRI.getRegClass(RISCV::GPRNoX0RegClassID).contains(MI.getOperand(<var>1</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2022">2022</th><td>      MI.getOperand(<var>2</var>).isImm() &amp;&amp;</td></tr>
<tr><th id="2023">2023</th><td>      RISCVValidateMachineOperand(MI.getOperand(<var>2</var>), Subtarget, <var>1</var>)) {</td></tr>
<tr><th id="2024">2024</th><td>      <i>// c.addi	$rd, $imm</i></td></tr>
<tr><th id="2025">2025</th><td><i>      // Operand: rd_wb</i></td></tr>
<tr><th id="2026">2026</th><td><i>      // Operand: rd</i></td></tr>
<tr><th id="2027">2027</th><td><i>      // Operand: imm</i></td></tr>
<tr><th id="2028">2028</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2029">2029</th><td>    } <i>// if</i></td></tr>
<tr><th id="2030">2030</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="2031">2031</th><td>      (MI.getOperand(<var>0</var>).getReg() == RISCV::X2) &amp;&amp;</td></tr>
<tr><th id="2032">2032</th><td>      (MI.getOperand(<var>1</var>).getReg() == RISCV::X2) &amp;&amp;</td></tr>
<tr><th id="2033">2033</th><td>      MI.getOperand(<var>2</var>).isImm() &amp;&amp;</td></tr>
<tr><th id="2034">2034</th><td>      RISCVValidateMachineOperand(MI.getOperand(<var>2</var>), Subtarget, <var>2</var>)) {</td></tr>
<tr><th id="2035">2035</th><td>      <i>// c.addi16sp	$rd, $imm</i></td></tr>
<tr><th id="2036">2036</th><td><i>      // Operand: rd_wb</i></td></tr>
<tr><th id="2037">2037</th><td><i>      // Operand: rd</i></td></tr>
<tr><th id="2038">2038</th><td><i>      // Operand: imm</i></td></tr>
<tr><th id="2039">2039</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2040">2040</th><td>    } <i>// if</i></td></tr>
<tr><th id="2041">2041</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="2042">2042</th><td>      (MRI.getRegClass(RISCV::GPRCRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2043">2043</th><td>      (MRI.getRegClass(RISCV::SPRegClassID).contains(MI.getOperand(<var>1</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2044">2044</th><td>      MI.getOperand(<var>2</var>).isImm() &amp;&amp;</td></tr>
<tr><th id="2045">2045</th><td>      RISCVValidateMachineOperand(MI.getOperand(<var>2</var>), Subtarget, <var>3</var>)) {</td></tr>
<tr><th id="2046">2046</th><td>      <i>// c.addi4spn	$rd, $rs1, $imm</i></td></tr>
<tr><th id="2047">2047</th><td><i>      // Operand: rd</i></td></tr>
<tr><th id="2048">2048</th><td><i>      // Operand: rs1</i></td></tr>
<tr><th id="2049">2049</th><td><i>      // Operand: imm</i></td></tr>
<tr><th id="2050">2050</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2051">2051</th><td>    } <i>// if</i></td></tr>
<tr><th id="2052">2052</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="2053">2053</th><td>      (MI.getOperand(<var>1</var>).getReg() == RISCV::X0) &amp;&amp;</td></tr>
<tr><th id="2054">2054</th><td>      (MRI.getRegClass(RISCV::GPRNoX0RegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2055">2055</th><td>      MI.getOperand(<var>2</var>).isImm() &amp;&amp;</td></tr>
<tr><th id="2056">2056</th><td>      RISCVValidateMachineOperand(MI.getOperand(<var>2</var>), Subtarget, <var>4</var>)) {</td></tr>
<tr><th id="2057">2057</th><td>      <i>// c.li	$rd, $imm</i></td></tr>
<tr><th id="2058">2058</th><td><i>      // Operand: rd</i></td></tr>
<tr><th id="2059">2059</th><td><i>      // Operand: imm</i></td></tr>
<tr><th id="2060">2060</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2061">2061</th><td>    } <i>// if</i></td></tr>
<tr><th id="2062">2062</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="2063">2063</th><td>      (MI.getOperand(<var>2</var>).isImm()) &amp;&amp;</td></tr>
<tr><th id="2064">2064</th><td>      (MI.getOperand(<var>2</var>).getImm() == <var>0</var>) &amp;&amp;</td></tr>
<tr><th id="2065">2065</th><td>      (MRI.getRegClass(RISCV::GPRNoX0RegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2066">2066</th><td>      (MRI.getRegClass(RISCV::GPRNoX0RegClassID).contains(MI.getOperand(<var>1</var>).getReg()))) {</td></tr>
<tr><th id="2067">2067</th><td>      <i>// c.mv	$rs1, $rs2</i></td></tr>
<tr><th id="2068">2068</th><td><i>      // Operand: rs1</i></td></tr>
<tr><th id="2069">2069</th><td><i>      // Operand: rs2</i></td></tr>
<tr><th id="2070">2070</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2071">2071</th><td>    } <i>// if</i></td></tr>
<tr><th id="2072">2072</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="2073">2073</th><td>      (MI.getOperand(<var>0</var>).getReg() == RISCV::X0) &amp;&amp;</td></tr>
<tr><th id="2074">2074</th><td>      (MI.getOperand(<var>1</var>).getReg() == RISCV::X0) &amp;&amp;</td></tr>
<tr><th id="2075">2075</th><td>      (MI.getOperand(<var>2</var>).isImm()) &amp;&amp;</td></tr>
<tr><th id="2076">2076</th><td>      (MI.getOperand(<var>2</var>).getImm() == <var>0</var>)) {</td></tr>
<tr><th id="2077">2077</th><td>      <i>// c.nop	</i></td></tr>
<tr><th id="2078">2078</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2079">2079</th><td>    } <i>// if</i></td></tr>
<tr><th id="2080">2080</th><td>      <b>break</b>;</td></tr>
<tr><th id="2081">2081</th><td>    } <i>// case ADDI</i></td></tr>
<tr><th id="2082">2082</th><td>    <b>case</b> RISCV::ADDIW: {</td></tr>
<tr><th id="2083">2083</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::Feature64Bit] &amp;&amp;</td></tr>
<tr><th id="2084">2084</th><td>      STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="2085">2085</th><td>      (MI.getOperand(<var>1</var>).getReg() ==  MI.getOperand(<var>0</var>).getReg()) &amp;&amp;</td></tr>
<tr><th id="2086">2086</th><td>      (MRI.getRegClass(RISCV::GPRNoX0RegClassID).contains(MI.getOperand(<var>1</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2087">2087</th><td>      MI.getOperand(<var>2</var>).isImm() &amp;&amp;</td></tr>
<tr><th id="2088">2088</th><td>      RISCVValidateMachineOperand(MI.getOperand(<var>2</var>), Subtarget, <var>4</var>)) {</td></tr>
<tr><th id="2089">2089</th><td>      <i>// c.addiw	$rd, $imm</i></td></tr>
<tr><th id="2090">2090</th><td><i>      // Operand: rd_wb</i></td></tr>
<tr><th id="2091">2091</th><td><i>      // Operand: rd</i></td></tr>
<tr><th id="2092">2092</th><td><i>      // Operand: imm</i></td></tr>
<tr><th id="2093">2093</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2094">2094</th><td>    } <i>// if</i></td></tr>
<tr><th id="2095">2095</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::Feature64Bit] &amp;&amp;</td></tr>
<tr><th id="2096">2096</th><td>      STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="2097">2097</th><td>      (MI.getOperand(<var>1</var>).getReg() == RISCV::X0) &amp;&amp;</td></tr>
<tr><th id="2098">2098</th><td>      (MRI.getRegClass(RISCV::GPRNoX0RegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2099">2099</th><td>      MI.getOperand(<var>2</var>).isImm() &amp;&amp;</td></tr>
<tr><th id="2100">2100</th><td>      RISCVValidateMachineOperand(MI.getOperand(<var>2</var>), Subtarget, <var>4</var>)) {</td></tr>
<tr><th id="2101">2101</th><td>      <i>// c.li	$rd, $imm</i></td></tr>
<tr><th id="2102">2102</th><td><i>      // Operand: rd</i></td></tr>
<tr><th id="2103">2103</th><td><i>      // Operand: imm</i></td></tr>
<tr><th id="2104">2104</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2105">2105</th><td>    } <i>// if</i></td></tr>
<tr><th id="2106">2106</th><td>      <b>break</b>;</td></tr>
<tr><th id="2107">2107</th><td>    } <i>// case ADDIW</i></td></tr>
<tr><th id="2108">2108</th><td>    <b>case</b> RISCV::ADDUW: {</td></tr>
<tr><th id="2109">2109</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::Feature64Bit] &amp;&amp;</td></tr>
<tr><th id="2110">2110</th><td>      STI.getFeatureBits()[RISCV::FeatureExtZba] &amp;&amp;</td></tr>
<tr><th id="2111">2111</th><td>      STI.getFeatureBits()[RISCV::FeatureExtZbproposedc] &amp;&amp;</td></tr>
<tr><th id="2112">2112</th><td>      STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="2113">2113</th><td>      (MI.getOperand(<var>1</var>).getReg() ==  MI.getOperand(<var>0</var>).getReg()) &amp;&amp;</td></tr>
<tr><th id="2114">2114</th><td>      (MI.getOperand(<var>2</var>).getReg() == RISCV::X0) &amp;&amp;</td></tr>
<tr><th id="2115">2115</th><td>      (MRI.getRegClass(RISCV::GPRCRegClassID).contains(MI.getOperand(<var>1</var>).getReg()))) {</td></tr>
<tr><th id="2116">2116</th><td>      <i>// c.zext.w	$rs</i></td></tr>
<tr><th id="2117">2117</th><td><i>      // Operand: rs_wb</i></td></tr>
<tr><th id="2118">2118</th><td><i>      // Operand: rs</i></td></tr>
<tr><th id="2119">2119</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2120">2120</th><td>    } <i>// if</i></td></tr>
<tr><th id="2121">2121</th><td>      <b>break</b>;</td></tr>
<tr><th id="2122">2122</th><td>    } <i>// case ADDUW</i></td></tr>
<tr><th id="2123">2123</th><td>    <b>case</b> RISCV::ADDW: {</td></tr>
<tr><th id="2124">2124</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::Feature64Bit] &amp;&amp;</td></tr>
<tr><th id="2125">2125</th><td>      STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="2126">2126</th><td>      (MI.getOperand(<var>1</var>).getReg() ==  MI.getOperand(<var>0</var>).getReg()) &amp;&amp;</td></tr>
<tr><th id="2127">2127</th><td>      (MRI.getRegClass(RISCV::GPRCRegClassID).contains(MI.getOperand(<var>1</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2128">2128</th><td>      (MRI.getRegClass(RISCV::GPRCRegClassID).contains(MI.getOperand(<var>2</var>).getReg()))) {</td></tr>
<tr><th id="2129">2129</th><td>      <i>// c.addw	$rd, $rs2</i></td></tr>
<tr><th id="2130">2130</th><td><i>      // Operand: rd_wb</i></td></tr>
<tr><th id="2131">2131</th><td><i>      // Operand: rd</i></td></tr>
<tr><th id="2132">2132</th><td><i>      // Operand: rs2</i></td></tr>
<tr><th id="2133">2133</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2134">2134</th><td>    } <i>// if</i></td></tr>
<tr><th id="2135">2135</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::Feature64Bit] &amp;&amp;</td></tr>
<tr><th id="2136">2136</th><td>      STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="2137">2137</th><td>      (MI.getOperand(<var>2</var>).getReg() ==  MI.getOperand(<var>0</var>).getReg()) &amp;&amp;</td></tr>
<tr><th id="2138">2138</th><td>      (MRI.getRegClass(RISCV::GPRCRegClassID).contains(MI.getOperand(<var>2</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2139">2139</th><td>      (MRI.getRegClass(RISCV::GPRCRegClassID).contains(MI.getOperand(<var>1</var>).getReg()))) {</td></tr>
<tr><th id="2140">2140</th><td>      <i>// c.addw	$rd, $rs2</i></td></tr>
<tr><th id="2141">2141</th><td><i>      // Operand: rd_wb</i></td></tr>
<tr><th id="2142">2142</th><td><i>      // Operand: rd</i></td></tr>
<tr><th id="2143">2143</th><td><i>      // Operand: rs2</i></td></tr>
<tr><th id="2144">2144</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2145">2145</th><td>    } <i>// if</i></td></tr>
<tr><th id="2146">2146</th><td>      <b>break</b>;</td></tr>
<tr><th id="2147">2147</th><td>    } <i>// case ADDW</i></td></tr>
<tr><th id="2148">2148</th><td>    <b>case</b> RISCV::AND: {</td></tr>
<tr><th id="2149">2149</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="2150">2150</th><td>      (MI.getOperand(<var>1</var>).getReg() ==  MI.getOperand(<var>0</var>).getReg()) &amp;&amp;</td></tr>
<tr><th id="2151">2151</th><td>      (MRI.getRegClass(RISCV::GPRCRegClassID).contains(MI.getOperand(<var>1</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2152">2152</th><td>      (MRI.getRegClass(RISCV::GPRCRegClassID).contains(MI.getOperand(<var>2</var>).getReg()))) {</td></tr>
<tr><th id="2153">2153</th><td>      <i>// c.and	$rd, $rs2</i></td></tr>
<tr><th id="2154">2154</th><td><i>      // Operand: rd_wb</i></td></tr>
<tr><th id="2155">2155</th><td><i>      // Operand: rd</i></td></tr>
<tr><th id="2156">2156</th><td><i>      // Operand: rs2</i></td></tr>
<tr><th id="2157">2157</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2158">2158</th><td>    } <i>// if</i></td></tr>
<tr><th id="2159">2159</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="2160">2160</th><td>      (MI.getOperand(<var>2</var>).getReg() ==  MI.getOperand(<var>0</var>).getReg()) &amp;&amp;</td></tr>
<tr><th id="2161">2161</th><td>      (MRI.getRegClass(RISCV::GPRCRegClassID).contains(MI.getOperand(<var>2</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2162">2162</th><td>      (MRI.getRegClass(RISCV::GPRCRegClassID).contains(MI.getOperand(<var>1</var>).getReg()))) {</td></tr>
<tr><th id="2163">2163</th><td>      <i>// c.and	$rd, $rs2</i></td></tr>
<tr><th id="2164">2164</th><td><i>      // Operand: rd_wb</i></td></tr>
<tr><th id="2165">2165</th><td><i>      // Operand: rd</i></td></tr>
<tr><th id="2166">2166</th><td><i>      // Operand: rs2</i></td></tr>
<tr><th id="2167">2167</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2168">2168</th><td>    } <i>// if</i></td></tr>
<tr><th id="2169">2169</th><td>      <b>break</b>;</td></tr>
<tr><th id="2170">2170</th><td>    } <i>// case AND</i></td></tr>
<tr><th id="2171">2171</th><td>    <b>case</b> RISCV::ANDI: {</td></tr>
<tr><th id="2172">2172</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="2173">2173</th><td>      (MI.getOperand(<var>1</var>).getReg() ==  MI.getOperand(<var>0</var>).getReg()) &amp;&amp;</td></tr>
<tr><th id="2174">2174</th><td>      (MRI.getRegClass(RISCV::GPRCRegClassID).contains(MI.getOperand(<var>1</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2175">2175</th><td>      MI.getOperand(<var>2</var>).isImm() &amp;&amp;</td></tr>
<tr><th id="2176">2176</th><td>      RISCVValidateMachineOperand(MI.getOperand(<var>2</var>), Subtarget, <var>4</var>)) {</td></tr>
<tr><th id="2177">2177</th><td>      <i>// c.andi	$rs1, $imm</i></td></tr>
<tr><th id="2178">2178</th><td><i>      // Operand: rs1_wb</i></td></tr>
<tr><th id="2179">2179</th><td><i>      // Operand: rs1</i></td></tr>
<tr><th id="2180">2180</th><td><i>      // Operand: imm</i></td></tr>
<tr><th id="2181">2181</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2182">2182</th><td>    } <i>// if</i></td></tr>
<tr><th id="2183">2183</th><td>      <b>break</b>;</td></tr>
<tr><th id="2184">2184</th><td>    } <i>// case ANDI</i></td></tr>
<tr><th id="2185">2185</th><td>    <b>case</b> RISCV::BEQ: {</td></tr>
<tr><th id="2186">2186</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="2187">2187</th><td>      (MI.getOperand(<var>1</var>).getReg() == RISCV::X0) &amp;&amp;</td></tr>
<tr><th id="2188">2188</th><td>      (MRI.getRegClass(RISCV::GPRCRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2189">2189</th><td>      MI.getOperand(<var>2</var>).isImm() &amp;&amp;</td></tr>
<tr><th id="2190">2190</th><td>      RISCVValidateMachineOperand(MI.getOperand(<var>2</var>), Subtarget, <var>5</var>)) {</td></tr>
<tr><th id="2191">2191</th><td>      <i>// c.beqz	$rs1, $imm</i></td></tr>
<tr><th id="2192">2192</th><td><i>      // Operand: rs1</i></td></tr>
<tr><th id="2193">2193</th><td><i>      // Operand: imm</i></td></tr>
<tr><th id="2194">2194</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2195">2195</th><td>    } <i>// if</i></td></tr>
<tr><th id="2196">2196</th><td>      <b>break</b>;</td></tr>
<tr><th id="2197">2197</th><td>    } <i>// case BEQ</i></td></tr>
<tr><th id="2198">2198</th><td>    <b>case</b> RISCV::BNE: {</td></tr>
<tr><th id="2199">2199</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="2200">2200</th><td>      (MI.getOperand(<var>1</var>).getReg() == RISCV::X0) &amp;&amp;</td></tr>
<tr><th id="2201">2201</th><td>      (MRI.getRegClass(RISCV::GPRCRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2202">2202</th><td>      MI.getOperand(<var>2</var>).isImm() &amp;&amp;</td></tr>
<tr><th id="2203">2203</th><td>      RISCVValidateMachineOperand(MI.getOperand(<var>2</var>), Subtarget, <var>5</var>)) {</td></tr>
<tr><th id="2204">2204</th><td>      <i>// c.bnez	$rs1, $imm</i></td></tr>
<tr><th id="2205">2205</th><td><i>      // Operand: rs1</i></td></tr>
<tr><th id="2206">2206</th><td><i>      // Operand: imm</i></td></tr>
<tr><th id="2207">2207</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2208">2208</th><td>    } <i>// if</i></td></tr>
<tr><th id="2209">2209</th><td>      <b>break</b>;</td></tr>
<tr><th id="2210">2210</th><td>    } <i>// case BNE</i></td></tr>
<tr><th id="2211">2211</th><td>    <b>case</b> RISCV::EBREAK: {</td></tr>
<tr><th id="2212">2212</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC]) {</td></tr>
<tr><th id="2213">2213</th><td>      <i>// c.ebreak	</i></td></tr>
<tr><th id="2214">2214</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2215">2215</th><td>    } <i>// if</i></td></tr>
<tr><th id="2216">2216</th><td>      <b>break</b>;</td></tr>
<tr><th id="2217">2217</th><td>    } <i>// case EBREAK</i></td></tr>
<tr><th id="2218">2218</th><td>    <b>case</b> RISCV::FLD: {</td></tr>
<tr><th id="2219">2219</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="2220">2220</th><td>      STI.getFeatureBits()[RISCV::FeatureStdExtD] &amp;&amp;</td></tr>
<tr><th id="2221">2221</th><td>      (MRI.getRegClass(RISCV::FPR64CRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2222">2222</th><td>      (MRI.getRegClass(RISCV::GPRCRegClassID).contains(MI.getOperand(<var>1</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2223">2223</th><td>      MI.getOperand(<var>2</var>).isImm() &amp;&amp;</td></tr>
<tr><th id="2224">2224</th><td>      RISCVValidateMachineOperand(MI.getOperand(<var>2</var>), Subtarget, <var>6</var>)) {</td></tr>
<tr><th id="2225">2225</th><td>      <i>// c.fld	$rd, ${imm}(${rs1})</i></td></tr>
<tr><th id="2226">2226</th><td><i>      // Operand: rd</i></td></tr>
<tr><th id="2227">2227</th><td><i>      // Operand: rs1</i></td></tr>
<tr><th id="2228">2228</th><td><i>      // Operand: imm</i></td></tr>
<tr><th id="2229">2229</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2230">2230</th><td>    } <i>// if</i></td></tr>
<tr><th id="2231">2231</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="2232">2232</th><td>      STI.getFeatureBits()[RISCV::FeatureStdExtD] &amp;&amp;</td></tr>
<tr><th id="2233">2233</th><td>      (MRI.getRegClass(RISCV::FPR64RegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2234">2234</th><td>      (MRI.getRegClass(RISCV::SPRegClassID).contains(MI.getOperand(<var>1</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2235">2235</th><td>      MI.getOperand(<var>2</var>).isImm() &amp;&amp;</td></tr>
<tr><th id="2236">2236</th><td>      RISCVValidateMachineOperand(MI.getOperand(<var>2</var>), Subtarget, <var>7</var>)) {</td></tr>
<tr><th id="2237">2237</th><td>      <i>// c.fldsp	$rd, ${imm}(${rs1})</i></td></tr>
<tr><th id="2238">2238</th><td><i>      // Operand: rd</i></td></tr>
<tr><th id="2239">2239</th><td><i>      // Operand: rs1</i></td></tr>
<tr><th id="2240">2240</th><td><i>      // Operand: imm</i></td></tr>
<tr><th id="2241">2241</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2242">2242</th><td>    } <i>// if</i></td></tr>
<tr><th id="2243">2243</th><td>      <b>break</b>;</td></tr>
<tr><th id="2244">2244</th><td>    } <i>// case FLD</i></td></tr>
<tr><th id="2245">2245</th><td>    <b>case</b> RISCV::FLW: {</td></tr>
<tr><th id="2246">2246</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="2247">2247</th><td>      STI.getFeatureBits()[RISCV::FeatureStdExtF] &amp;&amp;</td></tr>
<tr><th id="2248">2248</th><td>      !STI.getFeatureBits()[RISCV::Feature64Bit] &amp;&amp;</td></tr>
<tr><th id="2249">2249</th><td>      (MRI.getRegClass(RISCV::FPR32CRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2250">2250</th><td>      (MRI.getRegClass(RISCV::GPRCRegClassID).contains(MI.getOperand(<var>1</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2251">2251</th><td>      MI.getOperand(<var>2</var>).isImm() &amp;&amp;</td></tr>
<tr><th id="2252">2252</th><td>      RISCVValidateMachineOperand(MI.getOperand(<var>2</var>), Subtarget, <var>8</var>)) {</td></tr>
<tr><th id="2253">2253</th><td>      <i>// c.flw	$rd, ${imm}(${rs1})</i></td></tr>
<tr><th id="2254">2254</th><td><i>      // Operand: rd</i></td></tr>
<tr><th id="2255">2255</th><td><i>      // Operand: rs1</i></td></tr>
<tr><th id="2256">2256</th><td><i>      // Operand: imm</i></td></tr>
<tr><th id="2257">2257</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2258">2258</th><td>    } <i>// if</i></td></tr>
<tr><th id="2259">2259</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="2260">2260</th><td>      STI.getFeatureBits()[RISCV::FeatureStdExtF] &amp;&amp;</td></tr>
<tr><th id="2261">2261</th><td>      !STI.getFeatureBits()[RISCV::Feature64Bit] &amp;&amp;</td></tr>
<tr><th id="2262">2262</th><td>      (MRI.getRegClass(RISCV::FPR32RegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2263">2263</th><td>      (MRI.getRegClass(RISCV::SPRegClassID).contains(MI.getOperand(<var>1</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2264">2264</th><td>      MI.getOperand(<var>2</var>).isImm() &amp;&amp;</td></tr>
<tr><th id="2265">2265</th><td>      RISCVValidateMachineOperand(MI.getOperand(<var>2</var>), Subtarget, <var>9</var>)) {</td></tr>
<tr><th id="2266">2266</th><td>      <i>// c.flwsp	$rd, ${imm}(${rs1})</i></td></tr>
<tr><th id="2267">2267</th><td><i>      // Operand: rd</i></td></tr>
<tr><th id="2268">2268</th><td><i>      // Operand: rs1</i></td></tr>
<tr><th id="2269">2269</th><td><i>      // Operand: imm</i></td></tr>
<tr><th id="2270">2270</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2271">2271</th><td>    } <i>// if</i></td></tr>
<tr><th id="2272">2272</th><td>      <b>break</b>;</td></tr>
<tr><th id="2273">2273</th><td>    } <i>// case FLW</i></td></tr>
<tr><th id="2274">2274</th><td>    <b>case</b> RISCV::FSD: {</td></tr>
<tr><th id="2275">2275</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="2276">2276</th><td>      STI.getFeatureBits()[RISCV::FeatureStdExtD] &amp;&amp;</td></tr>
<tr><th id="2277">2277</th><td>      (MRI.getRegClass(RISCV::FPR64CRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2278">2278</th><td>      (MRI.getRegClass(RISCV::GPRCRegClassID).contains(MI.getOperand(<var>1</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2279">2279</th><td>      MI.getOperand(<var>2</var>).isImm() &amp;&amp;</td></tr>
<tr><th id="2280">2280</th><td>      RISCVValidateMachineOperand(MI.getOperand(<var>2</var>), Subtarget, <var>6</var>)) {</td></tr>
<tr><th id="2281">2281</th><td>      <i>// c.fsd	$rs2, ${imm}(${rs1})</i></td></tr>
<tr><th id="2282">2282</th><td><i>      // Operand: rs2</i></td></tr>
<tr><th id="2283">2283</th><td><i>      // Operand: rs1</i></td></tr>
<tr><th id="2284">2284</th><td><i>      // Operand: imm</i></td></tr>
<tr><th id="2285">2285</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2286">2286</th><td>    } <i>// if</i></td></tr>
<tr><th id="2287">2287</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="2288">2288</th><td>      STI.getFeatureBits()[RISCV::FeatureStdExtD] &amp;&amp;</td></tr>
<tr><th id="2289">2289</th><td>      (MRI.getRegClass(RISCV::FPR64RegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2290">2290</th><td>      (MRI.getRegClass(RISCV::SPRegClassID).contains(MI.getOperand(<var>1</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2291">2291</th><td>      MI.getOperand(<var>2</var>).isImm() &amp;&amp;</td></tr>
<tr><th id="2292">2292</th><td>      RISCVValidateMachineOperand(MI.getOperand(<var>2</var>), Subtarget, <var>7</var>)) {</td></tr>
<tr><th id="2293">2293</th><td>      <i>// c.fsdsp	$rs2, ${imm}(${rs1})</i></td></tr>
<tr><th id="2294">2294</th><td><i>      // Operand: rs2</i></td></tr>
<tr><th id="2295">2295</th><td><i>      // Operand: rs1</i></td></tr>
<tr><th id="2296">2296</th><td><i>      // Operand: imm</i></td></tr>
<tr><th id="2297">2297</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2298">2298</th><td>    } <i>// if</i></td></tr>
<tr><th id="2299">2299</th><td>      <b>break</b>;</td></tr>
<tr><th id="2300">2300</th><td>    } <i>// case FSD</i></td></tr>
<tr><th id="2301">2301</th><td>    <b>case</b> RISCV::FSW: {</td></tr>
<tr><th id="2302">2302</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="2303">2303</th><td>      STI.getFeatureBits()[RISCV::FeatureStdExtF] &amp;&amp;</td></tr>
<tr><th id="2304">2304</th><td>      !STI.getFeatureBits()[RISCV::Feature64Bit] &amp;&amp;</td></tr>
<tr><th id="2305">2305</th><td>      (MRI.getRegClass(RISCV::FPR32CRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2306">2306</th><td>      (MRI.getRegClass(RISCV::GPRCRegClassID).contains(MI.getOperand(<var>1</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2307">2307</th><td>      MI.getOperand(<var>2</var>).isImm() &amp;&amp;</td></tr>
<tr><th id="2308">2308</th><td>      RISCVValidateMachineOperand(MI.getOperand(<var>2</var>), Subtarget, <var>8</var>)) {</td></tr>
<tr><th id="2309">2309</th><td>      <i>// c.fsw	$rs2, ${imm}(${rs1})</i></td></tr>
<tr><th id="2310">2310</th><td><i>      // Operand: rs2</i></td></tr>
<tr><th id="2311">2311</th><td><i>      // Operand: rs1</i></td></tr>
<tr><th id="2312">2312</th><td><i>      // Operand: imm</i></td></tr>
<tr><th id="2313">2313</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2314">2314</th><td>    } <i>// if</i></td></tr>
<tr><th id="2315">2315</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="2316">2316</th><td>      STI.getFeatureBits()[RISCV::FeatureStdExtF] &amp;&amp;</td></tr>
<tr><th id="2317">2317</th><td>      !STI.getFeatureBits()[RISCV::Feature64Bit] &amp;&amp;</td></tr>
<tr><th id="2318">2318</th><td>      (MRI.getRegClass(RISCV::FPR32RegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2319">2319</th><td>      (MRI.getRegClass(RISCV::SPRegClassID).contains(MI.getOperand(<var>1</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2320">2320</th><td>      MI.getOperand(<var>2</var>).isImm() &amp;&amp;</td></tr>
<tr><th id="2321">2321</th><td>      RISCVValidateMachineOperand(MI.getOperand(<var>2</var>), Subtarget, <var>9</var>)) {</td></tr>
<tr><th id="2322">2322</th><td>      <i>// c.fswsp	$rs2, ${imm}(${rs1})</i></td></tr>
<tr><th id="2323">2323</th><td><i>      // Operand: rs2</i></td></tr>
<tr><th id="2324">2324</th><td><i>      // Operand: rs1</i></td></tr>
<tr><th id="2325">2325</th><td><i>      // Operand: imm</i></td></tr>
<tr><th id="2326">2326</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2327">2327</th><td>    } <i>// if</i></td></tr>
<tr><th id="2328">2328</th><td>      <b>break</b>;</td></tr>
<tr><th id="2329">2329</th><td>    } <i>// case FSW</i></td></tr>
<tr><th id="2330">2330</th><td>    <b>case</b> RISCV::JAL: {</td></tr>
<tr><th id="2331">2331</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="2332">2332</th><td>      (MI.getOperand(<var>0</var>).getReg() == RISCV::X0) &amp;&amp;</td></tr>
<tr><th id="2333">2333</th><td>      MI.getOperand(<var>1</var>).isImm() &amp;&amp;</td></tr>
<tr><th id="2334">2334</th><td>      RISCVValidateMachineOperand(MI.getOperand(<var>1</var>), Subtarget, <var>10</var>)) {</td></tr>
<tr><th id="2335">2335</th><td>      <i>// c.j	$offset</i></td></tr>
<tr><th id="2336">2336</th><td><i>      // Operand: offset</i></td></tr>
<tr><th id="2337">2337</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2338">2338</th><td>    } <i>// if</i></td></tr>
<tr><th id="2339">2339</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="2340">2340</th><td>      !STI.getFeatureBits()[RISCV::Feature64Bit] &amp;&amp;</td></tr>
<tr><th id="2341">2341</th><td>      (MI.getOperand(<var>0</var>).getReg() == RISCV::X1) &amp;&amp;</td></tr>
<tr><th id="2342">2342</th><td>      MI.getOperand(<var>1</var>).isImm() &amp;&amp;</td></tr>
<tr><th id="2343">2343</th><td>      RISCVValidateMachineOperand(MI.getOperand(<var>1</var>), Subtarget, <var>10</var>)) {</td></tr>
<tr><th id="2344">2344</th><td>      <i>// c.jal	$offset</i></td></tr>
<tr><th id="2345">2345</th><td><i>      // Operand: offset</i></td></tr>
<tr><th id="2346">2346</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2347">2347</th><td>    } <i>// if</i></td></tr>
<tr><th id="2348">2348</th><td>      <b>break</b>;</td></tr>
<tr><th id="2349">2349</th><td>    } <i>// case JAL</i></td></tr>
<tr><th id="2350">2350</th><td>    <b>case</b> RISCV::JALR: {</td></tr>
<tr><th id="2351">2351</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="2352">2352</th><td>      (MI.getOperand(<var>0</var>).getReg() == RISCV::X1) &amp;&amp;</td></tr>
<tr><th id="2353">2353</th><td>      (MI.getOperand(<var>2</var>).isImm()) &amp;&amp;</td></tr>
<tr><th id="2354">2354</th><td>      (MI.getOperand(<var>2</var>).getImm() == <var>0</var>) &amp;&amp;</td></tr>
<tr><th id="2355">2355</th><td>      (MRI.getRegClass(RISCV::GPRNoX0RegClassID).contains(MI.getOperand(<var>1</var>).getReg()))) {</td></tr>
<tr><th id="2356">2356</th><td>      <i>// c.jalr	$rs1</i></td></tr>
<tr><th id="2357">2357</th><td><i>      // Operand: rs1</i></td></tr>
<tr><th id="2358">2358</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2359">2359</th><td>    } <i>// if</i></td></tr>
<tr><th id="2360">2360</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="2361">2361</th><td>      (MI.getOperand(<var>0</var>).getReg() == RISCV::X0) &amp;&amp;</td></tr>
<tr><th id="2362">2362</th><td>      (MI.getOperand(<var>2</var>).isImm()) &amp;&amp;</td></tr>
<tr><th id="2363">2363</th><td>      (MI.getOperand(<var>2</var>).getImm() == <var>0</var>) &amp;&amp;</td></tr>
<tr><th id="2364">2364</th><td>      (MRI.getRegClass(RISCV::GPRNoX0RegClassID).contains(MI.getOperand(<var>1</var>).getReg()))) {</td></tr>
<tr><th id="2365">2365</th><td>      <i>// c.jr	$rs1</i></td></tr>
<tr><th id="2366">2366</th><td><i>      // Operand: rs1</i></td></tr>
<tr><th id="2367">2367</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2368">2368</th><td>    } <i>// if</i></td></tr>
<tr><th id="2369">2369</th><td>      <b>break</b>;</td></tr>
<tr><th id="2370">2370</th><td>    } <i>// case JALR</i></td></tr>
<tr><th id="2371">2371</th><td>    <b>case</b> RISCV::LD: {</td></tr>
<tr><th id="2372">2372</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::Feature64Bit] &amp;&amp;</td></tr>
<tr><th id="2373">2373</th><td>      STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="2374">2374</th><td>      (MRI.getRegClass(RISCV::GPRCRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2375">2375</th><td>      (MRI.getRegClass(RISCV::GPRCRegClassID).contains(MI.getOperand(<var>1</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2376">2376</th><td>      MI.getOperand(<var>2</var>).isImm() &amp;&amp;</td></tr>
<tr><th id="2377">2377</th><td>      RISCVValidateMachineOperand(MI.getOperand(<var>2</var>), Subtarget, <var>6</var>)) {</td></tr>
<tr><th id="2378">2378</th><td>      <i>// c.ld	$rd, ${imm}(${rs1})</i></td></tr>
<tr><th id="2379">2379</th><td><i>      // Operand: rd</i></td></tr>
<tr><th id="2380">2380</th><td><i>      // Operand: rs1</i></td></tr>
<tr><th id="2381">2381</th><td><i>      // Operand: imm</i></td></tr>
<tr><th id="2382">2382</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2383">2383</th><td>    } <i>// if</i></td></tr>
<tr><th id="2384">2384</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::Feature64Bit] &amp;&amp;</td></tr>
<tr><th id="2385">2385</th><td>      STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="2386">2386</th><td>      (MRI.getRegClass(RISCV::GPRNoX0RegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2387">2387</th><td>      (MRI.getRegClass(RISCV::SPRegClassID).contains(MI.getOperand(<var>1</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2388">2388</th><td>      MI.getOperand(<var>2</var>).isImm() &amp;&amp;</td></tr>
<tr><th id="2389">2389</th><td>      RISCVValidateMachineOperand(MI.getOperand(<var>2</var>), Subtarget, <var>7</var>)) {</td></tr>
<tr><th id="2390">2390</th><td>      <i>// c.ldsp	$rd, ${imm}(${rs1})</i></td></tr>
<tr><th id="2391">2391</th><td><i>      // Operand: rd</i></td></tr>
<tr><th id="2392">2392</th><td><i>      // Operand: rs1</i></td></tr>
<tr><th id="2393">2393</th><td><i>      // Operand: imm</i></td></tr>
<tr><th id="2394">2394</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2395">2395</th><td>    } <i>// if</i></td></tr>
<tr><th id="2396">2396</th><td>      <b>break</b>;</td></tr>
<tr><th id="2397">2397</th><td>    } <i>// case LD</i></td></tr>
<tr><th id="2398">2398</th><td>    <b>case</b> RISCV::LUI: {</td></tr>
<tr><th id="2399">2399</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="2400">2400</th><td>      (MRI.getRegClass(RISCV::GPRNoX0X2RegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2401">2401</th><td>      MI.getOperand(<var>1</var>).isImm() &amp;&amp;</td></tr>
<tr><th id="2402">2402</th><td>      RISCVValidateMachineOperand(MI.getOperand(<var>1</var>), Subtarget, <var>11</var>)) {</td></tr>
<tr><th id="2403">2403</th><td>      <i>// c.lui	$rd, $imm</i></td></tr>
<tr><th id="2404">2404</th><td><i>      // Operand: rd</i></td></tr>
<tr><th id="2405">2405</th><td><i>      // Operand: imm</i></td></tr>
<tr><th id="2406">2406</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2407">2407</th><td>    } <i>// if</i></td></tr>
<tr><th id="2408">2408</th><td>      <b>break</b>;</td></tr>
<tr><th id="2409">2409</th><td>    } <i>// case LUI</i></td></tr>
<tr><th id="2410">2410</th><td>    <b>case</b> RISCV::LW: {</td></tr>
<tr><th id="2411">2411</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="2412">2412</th><td>      (MRI.getRegClass(RISCV::GPRCRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2413">2413</th><td>      (MRI.getRegClass(RISCV::GPRCRegClassID).contains(MI.getOperand(<var>1</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2414">2414</th><td>      MI.getOperand(<var>2</var>).isImm() &amp;&amp;</td></tr>
<tr><th id="2415">2415</th><td>      RISCVValidateMachineOperand(MI.getOperand(<var>2</var>), Subtarget, <var>8</var>)) {</td></tr>
<tr><th id="2416">2416</th><td>      <i>// c.lw	$rd, ${imm}(${rs1})</i></td></tr>
<tr><th id="2417">2417</th><td><i>      // Operand: rd</i></td></tr>
<tr><th id="2418">2418</th><td><i>      // Operand: rs1</i></td></tr>
<tr><th id="2419">2419</th><td><i>      // Operand: imm</i></td></tr>
<tr><th id="2420">2420</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2421">2421</th><td>    } <i>// if</i></td></tr>
<tr><th id="2422">2422</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="2423">2423</th><td>      (MRI.getRegClass(RISCV::GPRNoX0RegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2424">2424</th><td>      (MRI.getRegClass(RISCV::SPRegClassID).contains(MI.getOperand(<var>1</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2425">2425</th><td>      MI.getOperand(<var>2</var>).isImm() &amp;&amp;</td></tr>
<tr><th id="2426">2426</th><td>      RISCVValidateMachineOperand(MI.getOperand(<var>2</var>), Subtarget, <var>9</var>)) {</td></tr>
<tr><th id="2427">2427</th><td>      <i>// c.lwsp	$rd, ${imm}(${rs1})</i></td></tr>
<tr><th id="2428">2428</th><td><i>      // Operand: rd</i></td></tr>
<tr><th id="2429">2429</th><td><i>      // Operand: rs1</i></td></tr>
<tr><th id="2430">2430</th><td><i>      // Operand: imm</i></td></tr>
<tr><th id="2431">2431</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2432">2432</th><td>    } <i>// if</i></td></tr>
<tr><th id="2433">2433</th><td>      <b>break</b>;</td></tr>
<tr><th id="2434">2434</th><td>    } <i>// case LW</i></td></tr>
<tr><th id="2435">2435</th><td>    <b>case</b> RISCV::OR: {</td></tr>
<tr><th id="2436">2436</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="2437">2437</th><td>      (MI.getOperand(<var>1</var>).getReg() ==  MI.getOperand(<var>0</var>).getReg()) &amp;&amp;</td></tr>
<tr><th id="2438">2438</th><td>      (MRI.getRegClass(RISCV::GPRCRegClassID).contains(MI.getOperand(<var>1</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2439">2439</th><td>      (MRI.getRegClass(RISCV::GPRCRegClassID).contains(MI.getOperand(<var>2</var>).getReg()))) {</td></tr>
<tr><th id="2440">2440</th><td>      <i>// c.or	$rd, $rs2</i></td></tr>
<tr><th id="2441">2441</th><td><i>      // Operand: rd_wb</i></td></tr>
<tr><th id="2442">2442</th><td><i>      // Operand: rd</i></td></tr>
<tr><th id="2443">2443</th><td><i>      // Operand: rs2</i></td></tr>
<tr><th id="2444">2444</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2445">2445</th><td>    } <i>// if</i></td></tr>
<tr><th id="2446">2446</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="2447">2447</th><td>      (MI.getOperand(<var>2</var>).getReg() ==  MI.getOperand(<var>0</var>).getReg()) &amp;&amp;</td></tr>
<tr><th id="2448">2448</th><td>      (MRI.getRegClass(RISCV::GPRCRegClassID).contains(MI.getOperand(<var>2</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2449">2449</th><td>      (MRI.getRegClass(RISCV::GPRCRegClassID).contains(MI.getOperand(<var>1</var>).getReg()))) {</td></tr>
<tr><th id="2450">2450</th><td>      <i>// c.or	$rd, $rs2</i></td></tr>
<tr><th id="2451">2451</th><td><i>      // Operand: rd_wb</i></td></tr>
<tr><th id="2452">2452</th><td><i>      // Operand: rd</i></td></tr>
<tr><th id="2453">2453</th><td><i>      // Operand: rs2</i></td></tr>
<tr><th id="2454">2454</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2455">2455</th><td>    } <i>// if</i></td></tr>
<tr><th id="2456">2456</th><td>      <b>break</b>;</td></tr>
<tr><th id="2457">2457</th><td>    } <i>// case OR</i></td></tr>
<tr><th id="2458">2458</th><td>    <b>case</b> RISCV::SD: {</td></tr>
<tr><th id="2459">2459</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::Feature64Bit] &amp;&amp;</td></tr>
<tr><th id="2460">2460</th><td>      STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="2461">2461</th><td>      (MRI.getRegClass(RISCV::GPRCRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2462">2462</th><td>      (MRI.getRegClass(RISCV::GPRCRegClassID).contains(MI.getOperand(<var>1</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2463">2463</th><td>      MI.getOperand(<var>2</var>).isImm() &amp;&amp;</td></tr>
<tr><th id="2464">2464</th><td>      RISCVValidateMachineOperand(MI.getOperand(<var>2</var>), Subtarget, <var>6</var>)) {</td></tr>
<tr><th id="2465">2465</th><td>      <i>// c.sd	$rs2, ${imm}(${rs1})</i></td></tr>
<tr><th id="2466">2466</th><td><i>      // Operand: rs2</i></td></tr>
<tr><th id="2467">2467</th><td><i>      // Operand: rs1</i></td></tr>
<tr><th id="2468">2468</th><td><i>      // Operand: imm</i></td></tr>
<tr><th id="2469">2469</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2470">2470</th><td>    } <i>// if</i></td></tr>
<tr><th id="2471">2471</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::Feature64Bit] &amp;&amp;</td></tr>
<tr><th id="2472">2472</th><td>      STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="2473">2473</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2474">2474</th><td>      (MRI.getRegClass(RISCV::SPRegClassID).contains(MI.getOperand(<var>1</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2475">2475</th><td>      MI.getOperand(<var>2</var>).isImm() &amp;&amp;</td></tr>
<tr><th id="2476">2476</th><td>      RISCVValidateMachineOperand(MI.getOperand(<var>2</var>), Subtarget, <var>7</var>)) {</td></tr>
<tr><th id="2477">2477</th><td>      <i>// c.sdsp	$rs2, ${imm}(${rs1})</i></td></tr>
<tr><th id="2478">2478</th><td><i>      // Operand: rs2</i></td></tr>
<tr><th id="2479">2479</th><td><i>      // Operand: rs1</i></td></tr>
<tr><th id="2480">2480</th><td><i>      // Operand: imm</i></td></tr>
<tr><th id="2481">2481</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2482">2482</th><td>    } <i>// if</i></td></tr>
<tr><th id="2483">2483</th><td>      <b>break</b>;</td></tr>
<tr><th id="2484">2484</th><td>    } <i>// case SD</i></td></tr>
<tr><th id="2485">2485</th><td>    <b>case</b> RISCV::SLLI: {</td></tr>
<tr><th id="2486">2486</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="2487">2487</th><td>      (MI.getOperand(<var>1</var>).getReg() ==  MI.getOperand(<var>0</var>).getReg()) &amp;&amp;</td></tr>
<tr><th id="2488">2488</th><td>      (MRI.getRegClass(RISCV::GPRNoX0RegClassID).contains(MI.getOperand(<var>1</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2489">2489</th><td>      MI.getOperand(<var>2</var>).isImm() &amp;&amp;</td></tr>
<tr><th id="2490">2490</th><td>      RISCVValidateMachineOperand(MI.getOperand(<var>2</var>), Subtarget, <var>12</var>)) {</td></tr>
<tr><th id="2491">2491</th><td>      <i>// c.slli	$rd, $imm</i></td></tr>
<tr><th id="2492">2492</th><td><i>      // Operand: rd_wb</i></td></tr>
<tr><th id="2493">2493</th><td><i>      // Operand: rd</i></td></tr>
<tr><th id="2494">2494</th><td><i>      // Operand: imm</i></td></tr>
<tr><th id="2495">2495</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2496">2496</th><td>    } <i>// if</i></td></tr>
<tr><th id="2497">2497</th><td>      <b>break</b>;</td></tr>
<tr><th id="2498">2498</th><td>    } <i>// case SLLI</i></td></tr>
<tr><th id="2499">2499</th><td>    <b>case</b> RISCV::SRAI: {</td></tr>
<tr><th id="2500">2500</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="2501">2501</th><td>      (MI.getOperand(<var>1</var>).getReg() ==  MI.getOperand(<var>0</var>).getReg()) &amp;&amp;</td></tr>
<tr><th id="2502">2502</th><td>      (MRI.getRegClass(RISCV::GPRCRegClassID).contains(MI.getOperand(<var>1</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2503">2503</th><td>      MI.getOperand(<var>2</var>).isImm() &amp;&amp;</td></tr>
<tr><th id="2504">2504</th><td>      RISCVValidateMachineOperand(MI.getOperand(<var>2</var>), Subtarget, <var>12</var>)) {</td></tr>
<tr><th id="2505">2505</th><td>      <i>// c.srai	$rs1, $imm</i></td></tr>
<tr><th id="2506">2506</th><td><i>      // Operand: rs1_wb</i></td></tr>
<tr><th id="2507">2507</th><td><i>      // Operand: rs1</i></td></tr>
<tr><th id="2508">2508</th><td><i>      // Operand: imm</i></td></tr>
<tr><th id="2509">2509</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2510">2510</th><td>    } <i>// if</i></td></tr>
<tr><th id="2511">2511</th><td>      <b>break</b>;</td></tr>
<tr><th id="2512">2512</th><td>    } <i>// case SRAI</i></td></tr>
<tr><th id="2513">2513</th><td>    <b>case</b> RISCV::SRLI: {</td></tr>
<tr><th id="2514">2514</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="2515">2515</th><td>      (MI.getOperand(<var>1</var>).getReg() ==  MI.getOperand(<var>0</var>).getReg()) &amp;&amp;</td></tr>
<tr><th id="2516">2516</th><td>      (MRI.getRegClass(RISCV::GPRCRegClassID).contains(MI.getOperand(<var>1</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2517">2517</th><td>      MI.getOperand(<var>2</var>).isImm() &amp;&amp;</td></tr>
<tr><th id="2518">2518</th><td>      RISCVValidateMachineOperand(MI.getOperand(<var>2</var>), Subtarget, <var>12</var>)) {</td></tr>
<tr><th id="2519">2519</th><td>      <i>// c.srli	$rs1, $imm</i></td></tr>
<tr><th id="2520">2520</th><td><i>      // Operand: rs1_wb</i></td></tr>
<tr><th id="2521">2521</th><td><i>      // Operand: rs1</i></td></tr>
<tr><th id="2522">2522</th><td><i>      // Operand: imm</i></td></tr>
<tr><th id="2523">2523</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2524">2524</th><td>    } <i>// if</i></td></tr>
<tr><th id="2525">2525</th><td>      <b>break</b>;</td></tr>
<tr><th id="2526">2526</th><td>    } <i>// case SRLI</i></td></tr>
<tr><th id="2527">2527</th><td>    <b>case</b> RISCV::SUB: {</td></tr>
<tr><th id="2528">2528</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureExtZbproposedc] &amp;&amp;</td></tr>
<tr><th id="2529">2529</th><td>      STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="2530">2530</th><td>      (MI.getOperand(<var>1</var>).getReg() == RISCV::X0) &amp;&amp;</td></tr>
<tr><th id="2531">2531</th><td>      (MI.getOperand(<var>2</var>).getReg() ==  MI.getOperand(<var>0</var>).getReg()) &amp;&amp;</td></tr>
<tr><th id="2532">2532</th><td>      (MRI.getRegClass(RISCV::GPRCRegClassID).contains(MI.getOperand(<var>2</var>).getReg()))) {</td></tr>
<tr><th id="2533">2533</th><td>      <i>// c.neg	$rs</i></td></tr>
<tr><th id="2534">2534</th><td><i>      // Operand: rs_wb</i></td></tr>
<tr><th id="2535">2535</th><td><i>      // Operand: rs</i></td></tr>
<tr><th id="2536">2536</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2537">2537</th><td>    } <i>// if</i></td></tr>
<tr><th id="2538">2538</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="2539">2539</th><td>      (MI.getOperand(<var>1</var>).getReg() ==  MI.getOperand(<var>0</var>).getReg()) &amp;&amp;</td></tr>
<tr><th id="2540">2540</th><td>      (MRI.getRegClass(RISCV::GPRCRegClassID).contains(MI.getOperand(<var>1</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2541">2541</th><td>      (MRI.getRegClass(RISCV::GPRCRegClassID).contains(MI.getOperand(<var>2</var>).getReg()))) {</td></tr>
<tr><th id="2542">2542</th><td>      <i>// c.sub	$rd, $rs2</i></td></tr>
<tr><th id="2543">2543</th><td><i>      // Operand: rd_wb</i></td></tr>
<tr><th id="2544">2544</th><td><i>      // Operand: rd</i></td></tr>
<tr><th id="2545">2545</th><td><i>      // Operand: rs2</i></td></tr>
<tr><th id="2546">2546</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2547">2547</th><td>    } <i>// if</i></td></tr>
<tr><th id="2548">2548</th><td>      <b>break</b>;</td></tr>
<tr><th id="2549">2549</th><td>    } <i>// case SUB</i></td></tr>
<tr><th id="2550">2550</th><td>    <b>case</b> RISCV::SUBW: {</td></tr>
<tr><th id="2551">2551</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::Feature64Bit] &amp;&amp;</td></tr>
<tr><th id="2552">2552</th><td>      STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="2553">2553</th><td>      (MI.getOperand(<var>1</var>).getReg() ==  MI.getOperand(<var>0</var>).getReg()) &amp;&amp;</td></tr>
<tr><th id="2554">2554</th><td>      (MRI.getRegClass(RISCV::GPRCRegClassID).contains(MI.getOperand(<var>1</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2555">2555</th><td>      (MRI.getRegClass(RISCV::GPRCRegClassID).contains(MI.getOperand(<var>2</var>).getReg()))) {</td></tr>
<tr><th id="2556">2556</th><td>      <i>// c.subw	$rd, $rs2</i></td></tr>
<tr><th id="2557">2557</th><td><i>      // Operand: rd_wb</i></td></tr>
<tr><th id="2558">2558</th><td><i>      // Operand: rd</i></td></tr>
<tr><th id="2559">2559</th><td><i>      // Operand: rs2</i></td></tr>
<tr><th id="2560">2560</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2561">2561</th><td>    } <i>// if</i></td></tr>
<tr><th id="2562">2562</th><td>      <b>break</b>;</td></tr>
<tr><th id="2563">2563</th><td>    } <i>// case SUBW</i></td></tr>
<tr><th id="2564">2564</th><td>    <b>case</b> RISCV::SW: {</td></tr>
<tr><th id="2565">2565</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="2566">2566</th><td>      (MRI.getRegClass(RISCV::GPRCRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2567">2567</th><td>      (MRI.getRegClass(RISCV::GPRCRegClassID).contains(MI.getOperand(<var>1</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2568">2568</th><td>      MI.getOperand(<var>2</var>).isImm() &amp;&amp;</td></tr>
<tr><th id="2569">2569</th><td>      RISCVValidateMachineOperand(MI.getOperand(<var>2</var>), Subtarget, <var>8</var>)) {</td></tr>
<tr><th id="2570">2570</th><td>      <i>// c.sw	$rs2, ${imm}(${rs1})</i></td></tr>
<tr><th id="2571">2571</th><td><i>      // Operand: rs2</i></td></tr>
<tr><th id="2572">2572</th><td><i>      // Operand: rs1</i></td></tr>
<tr><th id="2573">2573</th><td><i>      // Operand: imm</i></td></tr>
<tr><th id="2574">2574</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2575">2575</th><td>    } <i>// if</i></td></tr>
<tr><th id="2576">2576</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="2577">2577</th><td>      (MRI.getRegClass(RISCV::GPRRegClassID).contains(MI.getOperand(<var>0</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2578">2578</th><td>      (MRI.getRegClass(RISCV::SPRegClassID).contains(MI.getOperand(<var>1</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2579">2579</th><td>      MI.getOperand(<var>2</var>).isImm() &amp;&amp;</td></tr>
<tr><th id="2580">2580</th><td>      RISCVValidateMachineOperand(MI.getOperand(<var>2</var>), Subtarget, <var>9</var>)) {</td></tr>
<tr><th id="2581">2581</th><td>      <i>// c.swsp	$rs2, ${imm}(${rs1})</i></td></tr>
<tr><th id="2582">2582</th><td><i>      // Operand: rs2</i></td></tr>
<tr><th id="2583">2583</th><td><i>      // Operand: rs1</i></td></tr>
<tr><th id="2584">2584</th><td><i>      // Operand: imm</i></td></tr>
<tr><th id="2585">2585</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2586">2586</th><td>    } <i>// if</i></td></tr>
<tr><th id="2587">2587</th><td>      <b>break</b>;</td></tr>
<tr><th id="2588">2588</th><td>    } <i>// case SW</i></td></tr>
<tr><th id="2589">2589</th><td>    <b>case</b> RISCV::UNIMP: {</td></tr>
<tr><th id="2590">2590</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC]) {</td></tr>
<tr><th id="2591">2591</th><td>      <i>// c.unimp	</i></td></tr>
<tr><th id="2592">2592</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2593">2593</th><td>    } <i>// if</i></td></tr>
<tr><th id="2594">2594</th><td>      <b>break</b>;</td></tr>
<tr><th id="2595">2595</th><td>    } <i>// case UNIMP</i></td></tr>
<tr><th id="2596">2596</th><td>    <b>case</b> RISCV::XOR: {</td></tr>
<tr><th id="2597">2597</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="2598">2598</th><td>      (MI.getOperand(<var>1</var>).getReg() ==  MI.getOperand(<var>0</var>).getReg()) &amp;&amp;</td></tr>
<tr><th id="2599">2599</th><td>      (MRI.getRegClass(RISCV::GPRCRegClassID).contains(MI.getOperand(<var>1</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2600">2600</th><td>      (MRI.getRegClass(RISCV::GPRCRegClassID).contains(MI.getOperand(<var>2</var>).getReg()))) {</td></tr>
<tr><th id="2601">2601</th><td>      <i>// c.xor	$rd, $rs2</i></td></tr>
<tr><th id="2602">2602</th><td><i>      // Operand: rd_wb</i></td></tr>
<tr><th id="2603">2603</th><td><i>      // Operand: rd</i></td></tr>
<tr><th id="2604">2604</th><td><i>      // Operand: rs2</i></td></tr>
<tr><th id="2605">2605</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2606">2606</th><td>    } <i>// if</i></td></tr>
<tr><th id="2607">2607</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="2608">2608</th><td>      (MI.getOperand(<var>2</var>).getReg() ==  MI.getOperand(<var>0</var>).getReg()) &amp;&amp;</td></tr>
<tr><th id="2609">2609</th><td>      (MRI.getRegClass(RISCV::GPRCRegClassID).contains(MI.getOperand(<var>2</var>).getReg())) &amp;&amp;</td></tr>
<tr><th id="2610">2610</th><td>      (MRI.getRegClass(RISCV::GPRCRegClassID).contains(MI.getOperand(<var>1</var>).getReg()))) {</td></tr>
<tr><th id="2611">2611</th><td>      <i>// c.xor	$rd, $rs2</i></td></tr>
<tr><th id="2612">2612</th><td><i>      // Operand: rd_wb</i></td></tr>
<tr><th id="2613">2613</th><td><i>      // Operand: rd</i></td></tr>
<tr><th id="2614">2614</th><td><i>      // Operand: rs2</i></td></tr>
<tr><th id="2615">2615</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2616">2616</th><td>    } <i>// if</i></td></tr>
<tr><th id="2617">2617</th><td>      <b>break</b>;</td></tr>
<tr><th id="2618">2618</th><td>    } <i>// case XOR</i></td></tr>
<tr><th id="2619">2619</th><td>    <b>case</b> RISCV::XORI: {</td></tr>
<tr><th id="2620">2620</th><td>    <b>if</b> (STI.getFeatureBits()[RISCV::FeatureExtZbproposedc] &amp;&amp;</td></tr>
<tr><th id="2621">2621</th><td>      STI.getFeatureBits()[RISCV::FeatureStdExtC] &amp;&amp;</td></tr>
<tr><th id="2622">2622</th><td>      (MI.getOperand(<var>1</var>).getReg() ==  MI.getOperand(<var>0</var>).getReg()) &amp;&amp;</td></tr>
<tr><th id="2623">2623</th><td>      (MI.getOperand(<var>2</var>).isImm()) &amp;&amp;</td></tr>
<tr><th id="2624">2624</th><td>      (MI.getOperand(<var>2</var>).getImm() == -<var>1</var>) &amp;&amp;</td></tr>
<tr><th id="2625">2625</th><td>      (MRI.getRegClass(RISCV::GPRCRegClassID).contains(MI.getOperand(<var>1</var>).getReg()))) {</td></tr>
<tr><th id="2626">2626</th><td>      <i>// c.not	$rs</i></td></tr>
<tr><th id="2627">2627</th><td><i>      // Operand: rs_wb</i></td></tr>
<tr><th id="2628">2628</th><td><i>      // Operand: rs</i></td></tr>
<tr><th id="2629">2629</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2630">2630</th><td>    } <i>// if</i></td></tr>
<tr><th id="2631">2631</th><td></td></tr>
<tr><th id="2632">2632</th><td>    } <i>// case XORI</i></td></tr>
<tr><th id="2633">2633</th><td>  } <i>// switch</i></td></tr>
<tr><th id="2634">2634</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2635">2635</th><td>}</td></tr>
<tr><th id="2636">2636</th><td></td></tr>
<tr><th id="2637">2637</th><td><u>#<span data-ppcond="1903">endif</span> //GEN_CHECK_COMPRESS_INSTR</u></td></tr>
<tr><th id="2638">2638</th><td></td></tr>
<tr><th id="2639">2639</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp.html'>llvm/llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>