DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "ieee"
unitName "math_real"
)
(DmPackageRef
library "cyclonev_lib"
unitName "soc"
)
]
instances [
(Instance
name "U_1"
duLibraryName "riscvio_lib"
duName "clk_res_gen_var"
elements [
(GiElement
name "ONTIME"
type "time"
value "10 ns"
)
(GiElement
name "OFFTIME"
type "time"
value "10 ns"
)
(GiElement
name "RESETTIME"
type "time"
value "35 ns"
)
]
mwi 0
uid 143,0
)
(Instance
name "soc_i"
duLibraryName "cyclonev_lib"
duName "riscvio_soc"
elements [
]
mwi 0
uid 555,0
)
(Instance
name "simulation_uart"
duLibraryName "peripherals"
duName "uart"
elements [
(GiElement
name "baud"
type "positive"
value "UART_BAUD_SIM"
)
(GiElement
name "clock_frequency"
type "positive"
value "SYSCLK"
)
]
mwi 0
uid 860,0
)
(Instance
name "iuart_mini_sim"
duLibraryName "cyclonev_lib"
duName "uart_mini_sim"
elements [
]
mwi 0
uid 882,0
)
]
libraryRefs [
"ieee"
"cyclonev_lib"
]
)
version "32.1"
appVersion "2022.3 Built on 14 Jul 2022 at 13:56:12"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/u/home/stud/leylknci/Documents/FP/RiscViO/cyclonev_lib/hdl"
)
(vvPair
variable "HDSDir"
value "/u/home/stud/leylknci/Documents/FP/RiscViO/cyclonev_lib/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/u/home/stud/leylknci/Documents/FP/RiscViO/cyclonev_lib/hds/riscvio_soc_tb/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/u/home/stud/leylknci/Documents/FP/RiscViO/cyclonev_lib/hds/riscvio_soc_tb/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/u/home/stud/leylknci/Documents/FP/RiscViO/cyclonev_lib/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "/u/home/stud/leylknci/Documents/FP/RiscViO/cyclonev_lib/hds/riscvio_soc_tb"
)
(vvPair
variable "d_logical"
value "/u/home/stud/leylknci/Documents/FP/RiscViO/cyclonev_lib/hds/riscvio_soc_tb"
)
(vvPair
variable "date"
value "07/16/24"
)
(vvPair
variable "day"
value "Tue"
)
(vvPair
variable "day_long"
value "Tuesday"
)
(vvPair
variable "dd"
value "16"
)
(vvPair
variable "entity_name"
value "riscvio_soc_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "leylknci"
)
(vvPair
variable "graphical_source_date"
value "07/16/24"
)
(vvPair
variable "graphical_source_group"
value "meyer"
)
(vvPair
variable "graphical_source_host"
value "pc024"
)
(vvPair
variable "graphical_source_time"
value "16:24:27"
)
(vvPair
variable "group"
value "meyer"
)
(vvPair
variable "host"
value "pc024"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "cyclonev_lib"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/cyclonev_lib/modelsim"
)
(vvPair
variable "library_downstream_ModelSimSimulator"
value "$HDS_PROJECT_DIR/riscvio_lib/sim"
)
(vvPair
variable "library_downstream_QISDataPrep"
value "$HDS_PROJECT_DIR/cyclonev_lib/qis"
)
(vvPair
variable "library_downstream_QISPARInvoke"
value "$HDS_PROJECT_DIR/cyclonev_lib/qis"
)
(vvPair
variable "library_downstream_QISPGMInvoke"
value "$HDS_PROJECT_DIR/cyclonev_lib/qis"
)
(vvPair
variable "library_downstream_QuartusPrimeImport"
value "$HDS_PROJECT_DIR/QuartusIPSimLibs"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$HDS_PROJECT_DIR/cyclonev_lib/questasim"
)
(vvPair
variable "library_downstream_QuestaSimSimulator"
value "$HDS_PROJECT_DIR/riscvio_lib/sim"
)
(vvPair
variable "mm"
value "07"
)
(vvPair
variable "module_name"
value "riscvio_soc_tb"
)
(vvPair
variable "month"
value "Jul"
)
(vvPair
variable "month_long"
value "July"
)
(vvPair
variable "p"
value "/u/home/stud/leylknci/Documents/FP/RiscViO/cyclonev_lib/hds/riscvio_soc_tb/struct.bd"
)
(vvPair
variable "p_logical"
value "/u/home/stud/leylknci/Documents/FP/RiscViO/cyclonev_lib/hds/riscvio_soc_tb/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "RiscViO"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "/ext/eda/modelsim/2021_3/modeltech/bin"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaCDCFormalPath"
value "$QHOME/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "$QUESTA_HOME/bin"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "16:24:27"
)
(vvPair
variable "unit"
value "riscvio_soc_tb"
)
(vvPair
variable "user"
value "leylknci"
)
(vvPair
variable "version"
value "2022.3 Built on 14 Jul 2022 at 13:56:12"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2024"
)
(vvPair
variable "yy"
value "24"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-1000,50000,16000,51000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "lucida,8,0"
)
xt "-800,50050,9800,50950"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "16000,46000,20000,47000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "lucida,8,0"
)
xt "16200,46050,19000,46950"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-1000,48000,16000,49000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "lucida,8,0"
)
xt "-800,48050,9500,48950"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-5000,48000,-1000,49000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "lucida,8,0"
)
xt "-4800,48050,-2900,48950"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "16000,47000,36000,51000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "lucida,8,0"
)
xt "16200,47200,25700,48100"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "20000,46000,36000,47000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "lucida,8,0"
)
xt "20200,46050,23000,46950"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-5000,46000,16000,48000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "850,46450,10150,47550"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-5000,49000,-1000,50000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "lucida,8,0"
)
xt "-4800,49050,-2900,49950"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-5000,50000,-1000,51000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "lucida,8,0"
)
xt "-4800,50050,-2200,50950"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-1000,49000,16000,50000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "lucida,8,0"
)
xt "-800,49050,12500,49950"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-5000,46000,36000,51000"
)
oxt "14000,66000,55000,71000"
)
*12 (SaComponent
uid 143,0
optionalChildren [
*13 (CptPort
uid 135,0
ps "OnEdgeStrategy"
shape (Triangle
uid 136,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-10000,22625,-9250,23375"
)
tg (CPTG
uid 137,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 138,0
va (VaSet
font "lucida,8,0"
)
xt "-12100,22300,-11000,23200"
st "clk"
ju 2
blo "-11000,23000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk"
t "std_logic"
o 1
)
)
)
*14 (CptPort
uid 139,0
ps "OnEdgeStrategy"
shape (Triangle
uid 140,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-10000,21625,-9250,22375"
)
tg (CPTG
uid 141,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 142,0
va (VaSet
font "lucida,8,0"
)
xt "-13000,21300,-11000,22200"
st "res_n"
ju 2
blo "-11000,22000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "res_n"
t "std_logic"
o 2
)
)
)
]
shape (Rectangle
uid 144,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-18000,21000,-10000,24000"
)
oxt "12000,21000,20000,24000"
ttg (MlTextGroup
uid 145,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*15 (Text
uid 146,0
va (VaSet
font "lucida,8,1"
)
xt "-24600,21000,-19600,21900"
st "riscvio_lib"
blo "-24600,21700"
tm "BdLibraryNameMgr"
)
*16 (Text
uid 147,0
va (VaSet
font "lucida,8,1"
)
xt "-24600,22400,-17200,23300"
st "clk_res_gen_var"
blo "-24600,23100"
tm "CptNameMgr"
)
*17 (Text
uid 148,0
va (VaSet
font "lucida,8,1"
)
xt "-24600,23800,-23100,24700"
st "U_1"
blo "-24600,24500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 149,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 150,0
text (MLText
uid 151,0
va (VaSet
font "lucida,8,0"
)
xt "-18000,16800,-5600,19500"
st "ONTIME    = 10 ns    ( time )  
OFFTIME   = 10 ns    ( time )  
RESETTIME = 35 ns    ( time )  "
)
header ""
)
elements [
(GiElement
name "ONTIME"
type "time"
value "10 ns"
)
(GiElement
name "OFFTIME"
type "time"
value "10 ns"
)
(GiElement
name "RESETTIME"
type "time"
value "35 ns"
)
]
)
viewicon (ZoomableIcon
uid 152,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-17750,22250,-16250,23750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*18 (Net
uid 153,0
decl (Decl
n "res_n"
t "std_logic"
o 1
suid 1,0
)
declText (MLText
uid 154,0
va (VaSet
font "lucida,8,0"
)
xt "22000,5400,35200,6300"
st "SIGNAL res_n            : std_logic"
)
)
*19 (Net
uid 159,0
decl (Decl
n "clk"
t "std_logic"
o 2
suid 2,0
)
declText (MLText
uid 160,0
va (VaSet
font "lucida,8,0"
)
xt "22000,2700,34900,3600"
st "SIGNAL clk              : std_logic"
)
)
*20 (Net
uid 300,0
lang 11
decl (Decl
n "leds"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 5
suid 5,0
)
declText (MLText
uid 301,0
va (VaSet
font "lucida,8,0"
)
xt "22000,4500,43500,5400"
st "SIGNAL leds             : std_logic_vector(7 DOWNTO 0)"
)
)
*21 (Net
uid 308,0
lang 11
decl (Decl
n "seven_seg_0"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 6
suid 6,0
)
declText (MLText
uid 309,0
va (VaSet
font "lucida,8,0"
)
xt "22000,6300,44600,7200"
st "SIGNAL seven_seg_0      : std_logic_vector(6 DOWNTO 0)"
)
)
*22 (Net
uid 316,0
lang 11
decl (Decl
n "seven_seg_1"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 7
suid 7,0
)
declText (MLText
uid 317,0
va (VaSet
font "lucida,8,0"
)
xt "22000,7200,44600,8100"
st "SIGNAL seven_seg_1      : std_logic_vector(6 DOWNTO 0)"
)
)
*23 (Net
uid 324,0
lang 11
decl (Decl
n "seven_seg_2"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 8
suid 8,0
)
declText (MLText
uid 325,0
va (VaSet
font "lucida,8,0"
)
xt "22000,8100,44600,9000"
st "SIGNAL seven_seg_2      : std_logic_vector(6 DOWNTO 0)"
)
)
*24 (Net
uid 332,0
lang 11
decl (Decl
n "seven_seg_3"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 9
suid 9,0
)
declText (MLText
uid 333,0
va (VaSet
font "lucida,8,0"
)
xt "22000,9000,44600,9900"
st "SIGNAL seven_seg_3      : std_logic_vector(6 DOWNTO 0)"
)
)
*25 (Net
uid 466,0
lang 11
decl (Decl
n "ebreak_button"
t "std_logic"
o 10
suid 10,0
)
declText (MLText
uid 467,0
va (VaSet
font "lucida,8,0"
)
xt "22000,3600,36300,4500"
st "SIGNAL ebreak_button    : std_logic"
)
)
*26 (SaComponent
uid 555,0
optionalChildren [
*27 (CptPort
uid 515,0
ps "OnEdgeStrategy"
shape (Triangle
uid 516,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27250,34625,28000,35375"
)
tg (CPTG
uid 517,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 518,0
va (VaSet
font "lucida,8,0"
)
xt "29000,34800,29800,35700"
st "tx"
blo "29000,35500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx"
t "std_logic"
o 10
suid 3,0
)
)
)
*28 (CptPort
uid 519,0
ps "OnEdgeStrategy"
shape (Triangle
uid 520,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27250,33625,28000,34375"
)
tg (CPTG
uid 521,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 522,0
va (VaSet
font "lucida,8,0"
)
xt "29000,33300,29800,34200"
st "rx"
blo "29000,34000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "rx"
t "std_logic"
o 4
suid 4,0
)
)
)
*29 (CptPort
uid 523,0
ps "OnEdgeStrategy"
shape (Triangle
uid 524,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,22625,48750,23375"
)
tg (CPTG
uid 525,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 526,0
va (VaSet
font "lucida,8,0"
)
xt "42200,22550,47000,23450"
st "leds : (7:0)"
ju 2
blo "47000,23250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "leds"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 5
suid 6,0
)
)
)
*30 (CptPort
uid 527,0
ps "OnEdgeStrategy"
shape (Triangle
uid 528,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,23625,48750,24375"
)
tg (CPTG
uid 529,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 530,0
va (VaSet
font "lucida,8,0"
)
xt "39000,23550,47000,24450"
st "seven_seg_0 : (6:0)"
ju 2
blo "47000,24250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "seven_seg_0"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 6
suid 7,0
)
)
)
*31 (CptPort
uid 531,0
ps "OnEdgeStrategy"
shape (Triangle
uid 532,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,24625,48750,25375"
)
tg (CPTG
uid 533,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 534,0
va (VaSet
font "lucida,8,0"
)
xt "39000,24550,47000,25450"
st "seven_seg_1 : (6:0)"
ju 2
blo "47000,25250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "seven_seg_1"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 7
suid 8,0
)
)
)
*32 (CptPort
uid 535,0
ps "OnEdgeStrategy"
shape (Triangle
uid 536,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,25625,48750,26375"
)
tg (CPTG
uid 537,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 538,0
va (VaSet
font "lucida,8,0"
)
xt "39000,25550,47000,26450"
st "seven_seg_2 : (6:0)"
ju 2
blo "47000,26250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "seven_seg_2"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 8
suid 9,0
)
)
)
*33 (CptPort
uid 539,0
ps "OnEdgeStrategy"
shape (Triangle
uid 540,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,26625,48750,27375"
)
tg (CPTG
uid 541,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 542,0
va (VaSet
font "lucida,8,0"
)
xt "39000,26550,47000,27450"
st "seven_seg_3 : (6:0)"
ju 2
blo "47000,27250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "seven_seg_3"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 9
suid 10,0
)
)
)
*34 (CptPort
uid 543,0
ps "OnEdgeStrategy"
shape (Triangle
uid 544,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27250,21625,28000,22375"
)
tg (CPTG
uid 545,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 546,0
va (VaSet
font "lucida,8,0"
)
xt "29000,21550,32700,22450"
st "res_n_raw"
blo "29000,22250"
)
)
thePort (LogicalPort
decl (Decl
n "res_n_raw"
t "std_logic"
o 3
suid 11,0
)
)
)
*35 (CptPort
uid 547,0
ps "OnEdgeStrategy"
shape (Triangle
uid 548,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27250,22625,28000,23375"
)
tg (CPTG
uid 549,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 550,0
va (VaSet
font "lucida,8,0"
)
xt "29000,22550,31800,23450"
st "clk_raw"
blo "29000,23250"
)
)
thePort (LogicalPort
decl (Decl
n "clk_raw"
t "std_logic"
o 1
suid 12,0
)
)
)
*36 (CptPort
uid 551,0
ps "OnEdgeStrategy"
shape (Triangle
uid 552,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,31625,48750,32375"
)
tg (CPTG
uid 553,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 554,0
va (VaSet
font "lucida,8,0"
)
xt "41000,31550,47000,32450"
st "ebreak_button"
ju 2
blo "47000,32250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "ebreak_button"
t "std_logic"
o 2
suid 13,0
)
)
)
]
shape (Rectangle
uid 556,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "28000,21000,48000,41000"
)
oxt "15000,6000,35000,26000"
ttg (MlTextGroup
uid 557,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*37 (Text
uid 558,0
va (VaSet
font "lucida,8,1"
)
xt "36050,29600,41850,30500"
st "cyclonev_lib"
blo "36050,30300"
tm "BdLibraryNameMgr"
)
*38 (Text
uid 559,0
va (VaSet
font "lucida,8,1"
)
xt "36050,30500,41250,31400"
st "riscvio_soc"
blo "36050,31200"
tm "CptNameMgr"
)
*39 (Text
uid 560,0
va (VaSet
font "lucida,8,1"
)
xt "36050,31400,38150,32300"
st "soc_i"
blo "36050,32100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 561,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 562,0
text (MLText
uid 563,0
va (VaSet
font "lucida,8,0"
)
xt "13000,27000,13000,27000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 564,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "28250,39250,29750,40750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*40 (SaComponent
uid 860,0
optionalChildren [
*41 (CptPort
uid 820,0
ps "OnEdgeStrategy"
shape (Triangle
uid 821,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-4750,29625,-4000,30375"
)
tg (CPTG
uid 822,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 823,0
va (VaSet
font "lucida,8,0"
)
xt "-3000,29550,-1000,30450"
st "clock"
blo "-3000,30250"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_logic"
o 1
)
)
)
*42 (CptPort
uid 824,0
ps "OnEdgeStrategy"
shape (Triangle
uid 825,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-4750,30625,-4000,31375"
)
tg (CPTG
uid 826,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 827,0
va (VaSet
font "lucida,8,0"
)
xt "-3000,30550,-1000,31450"
st "res_n"
blo "-3000,31250"
)
)
thePort (LogicalPort
decl (Decl
n "res_n"
t "std_logic"
o 2
)
)
)
*43 (CptPort
uid 828,0
ps "OnEdgeStrategy"
shape (Triangle
uid 829,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-4750,31625,-4000,32375"
)
tg (CPTG
uid 830,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 831,0
va (VaSet
font "lucida,8,0"
)
xt "-3000,31550,5900,32450"
st "data_stream_in : (7:0)"
blo "-3000,32250"
)
)
thePort (LogicalPort
decl (Decl
n "data_stream_in"
t "std_logic_vector"
b "(7 downto 0)"
o 3
)
)
)
*44 (CptPort
uid 832,0
ps "OnEdgeStrategy"
shape (Triangle
uid 833,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-4750,32625,-4000,33375"
)
tg (CPTG
uid 834,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 835,0
va (VaSet
font "lucida,8,0"
)
xt "-3000,32550,4700,33450"
st "data_stream_in_stb"
blo "-3000,33250"
)
)
thePort (LogicalPort
decl (Decl
n "data_stream_in_stb"
t "std_logic"
o 4
)
)
)
*45 (CptPort
uid 836,0
ps "OnEdgeStrategy"
shape (Triangle
uid 837,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-4750,33625,-4000,34375"
)
tg (CPTG
uid 838,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 839,0
va (VaSet
font "lucida,8,0"
)
xt "-3000,33550,4800,34450"
st "data_stream_in_ack"
blo "-3000,34250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_stream_in_ack"
t "std_logic"
o 5
)
)
)
*46 (CptPort
uid 840,0
ps "OnEdgeStrategy"
shape (Triangle
uid 841,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-4750,34625,-4000,35375"
)
tg (CPTG
uid 842,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 843,0
va (VaSet
font "lucida,8,0"
)
xt "-3000,34550,5400,35450"
st "data_stream_in_done"
blo "-3000,35250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_stream_in_done"
t "std_logic"
o 6
)
)
)
*47 (CptPort
uid 844,0
ps "OnEdgeStrategy"
shape (Triangle
uid 845,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-4750,35625,-4000,36375"
)
tg (CPTG
uid 846,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 847,0
va (VaSet
font "lucida,8,0"
)
xt "-3000,35550,6500,36450"
st "data_stream_out : (7:0)"
blo "-3000,36250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_stream_out"
t "std_logic_vector"
b "(7 downto 0)"
o 7
)
)
)
*48 (CptPort
uid 848,0
ps "OnEdgeStrategy"
shape (Triangle
uid 849,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-4750,36625,-4000,37375"
)
tg (CPTG
uid 850,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 851,0
va (VaSet
font "lucida,8,0"
)
xt "-3000,36550,5300,37450"
st "data_stream_out_stb"
blo "-3000,37250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_stream_out_stb"
t "std_logic"
o 8
)
)
)
*49 (CptPort
uid 852,0
ps "OnEdgeStrategy"
shape (Triangle
uid 853,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17000,33625,17750,34375"
)
tg (CPTG
uid 854,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 855,0
va (VaSet
font "lucida,8,0"
)
xt "15200,33550,16000,34450"
st "tx"
ju 2
blo "16000,34250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx"
t "std_logic"
o 9
)
)
)
*50 (CptPort
uid 856,0
ps "OnEdgeStrategy"
shape (Triangle
uid 857,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17000,34625,17750,35375"
)
tg (CPTG
uid 858,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 859,0
va (VaSet
font "lucida,8,0"
)
xt "15200,34550,16000,35450"
st "rx"
ju 2
blo "16000,35250"
)
)
thePort (LogicalPort
decl (Decl
n "rx"
t "std_logic"
o 10
)
)
)
]
shape (Rectangle
uid 861,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-4000,29000,17000,39000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 862,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*51 (Text
uid 863,0
va (VaSet
font "lucida,8,1"
)
xt "6650,30000,12350,30900"
st "peripherals"
blo "6650,30700"
tm "BdLibraryNameMgr"
)
*52 (Text
uid 864,0
va (VaSet
font "lucida,8,1"
)
xt "6650,30900,8450,31800"
st "uart"
blo "6650,31600"
tm "CptNameMgr"
)
*53 (Text
uid 865,0
va (VaSet
font "lucida,8,1"
)
xt "6650,31800,14050,32700"
st "simulation_uart"
blo "6650,32500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 866,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 867,0
text (MLText
uid 868,0
va (VaSet
font "lucida,8,0"
)
xt "-4000,27200,15300,29000"
st "baud            = UART_BAUD_SIM    ( positive )  
clock_frequency = SYSCLK           ( positive )  "
)
header ""
)
elements [
(GiElement
name "baud"
type "positive"
value "UART_BAUD_SIM"
)
(GiElement
name "clock_frequency"
type "positive"
value "SYSCLK"
)
]
)
viewicon (ZoomableIcon
uid 869,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-3750,37250,-2250,38750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
connectByName 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*54 (Blk
uid 882,0
shape (Rectangle
uid 883,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "-27000,29000,-18000,39000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 884,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*55 (Text
uid 885,0
va (VaSet
font "lucida,8,1"
)
xt "-25900,32150,-20100,33050"
st "cyclonev_lib"
blo "-25900,32850"
tm "BdLibraryNameMgr"
)
*56 (Text
uid 886,0
va (VaSet
font "lucida,8,1"
)
xt "-25900,33050,-19200,33950"
st "uart_mini_sim"
blo "-25900,33750"
tm "BlkNameMgr"
)
*57 (Text
uid 887,0
va (VaSet
font "lucida,8,1"
)
xt "-25900,33950,-18900,34850"
st "iuart_mini_sim"
blo "-25900,34650"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 888,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 889,0
text (MLText
uid 890,0
va (VaSet
font "lucida,8,0"
)
xt "-25900,42150,-25900,42150"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 891,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-26750,37250,-25250,38750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*58 (Net
uid 952,0
decl (Decl
n "uart_sim_out_stb"
t "std_logic"
o 16
suid 19,0
)
declText (MLText
uid 953,0
va (VaSet
font "lucida,8,0"
)
xt "22000,16200,36400,17100"
st "SIGNAL uart_sim_out_stb : std_logic"
)
)
*59 (Net
uid 956,0
decl (Decl
n "uart_sim_out"
t "std_logic_vector"
b "(7 downto 0)"
o 15
suid 20,0
)
declText (MLText
uid 957,0
va (VaSet
font "lucida,8,0"
)
xt "22000,15300,43800,16200"
st "SIGNAL uart_sim_out     : std_logic_vector(7 downto 0)"
)
)
*60 (Net
uid 960,0
decl (Decl
n "uart_sim_in_done"
t "std_logic"
o 14
suid 21,0
)
declText (MLText
uid 961,0
va (VaSet
font "lucida,8,0"
)
xt "22000,13500,36500,14400"
st "SIGNAL uart_sim_in_done : std_logic"
)
)
*61 (Net
uid 964,0
decl (Decl
n "uart_sim_in_ack"
t "std_logic"
o 13
suid 22,0
)
declText (MLText
uid 965,0
va (VaSet
font "lucida,8,0"
)
xt "22000,12600,36200,13500"
st "SIGNAL uart_sim_in_ack  : std_logic"
)
)
*62 (Net
uid 968,0
decl (Decl
n "uart_sim_in_stb"
t "std_logic"
o 12
suid 23,0
)
declText (MLText
uid 969,0
va (VaSet
font "lucida,8,0"
)
xt "22000,14400,36100,15300"
st "SIGNAL uart_sim_in_stb  : std_logic"
)
)
*63 (Net
uid 972,0
decl (Decl
n "uart_sim_in"
t "std_logic_vector"
b "(7 downto 0)"
o 11
suid 24,0
)
declText (MLText
uid 973,0
va (VaSet
font "lucida,8,0"
)
xt "22000,11700,43500,12600"
st "SIGNAL uart_sim_in      : std_logic_vector(7 downto 0)"
)
)
*64 (Net
uid 992,0
decl (Decl
n "uart_bits_in"
t "std_logic"
o 16
suid 27,0
)
declText (MLText
uid 993,0
va (VaSet
font "lucida,8,0"
)
xt "22000,9900,35500,10800"
st "SIGNAL uart_bits_in     : std_logic"
)
)
*65 (Net
uid 994,0
decl (Decl
n "uart_bits_out"
t "std_logic"
o 15
suid 28,0
)
declText (MLText
uid 995,0
va (VaSet
font "lucida,8,0"
)
xt "22000,10800,35800,11700"
st "SIGNAL uart_bits_out    : std_logic"
)
)
*66 (Wire
uid 155,0
optionalChildren [
*67 (BdJunction
uid 880,0
ps "OnConnectorStrategy"
shape (Circle
uid 881,0
va (VaSet
vasetType 1
)
xt "-6400,21600,-5600,22400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 156,0
va (VaSet
vasetType 3
)
xt "-9250,22000,27250,22000"
pts [
"-9250,22000"
"27250,22000"
]
)
start &14
end &34
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 157,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 158,0
va (VaSet
font "lucida,8,0"
)
xt "24000,21100,26000,22000"
st "res_n"
blo "24000,21800"
tm "WireNameMgr"
)
)
on &18
)
*68 (Wire
uid 161,0
optionalChildren [
*69 (BdJunction
uid 874,0
ps "OnConnectorStrategy"
shape (Circle
uid 875,0
va (VaSet
vasetType 1
)
xt "-5400,22600,-4600,23400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 162,0
va (VaSet
vasetType 3
)
xt "-9250,23000,27250,23000"
pts [
"-9250,23000"
"27250,23000"
]
)
start &13
end &35
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 163,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 164,0
va (VaSet
font "lucida,8,0"
)
xt "24000,22100,25100,23000"
st "clk"
blo "24000,22800"
tm "WireNameMgr"
)
)
on &19
)
*70 (Wire
uid 302,0
shape (OrthoPolyLine
uid 303,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48750,23000,59000,23000"
pts [
"48750,23000"
"59000,23000"
]
)
start &29
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 306,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 307,0
va (VaSet
font "lucida,8,0"
)
xt "50000,22100,54800,23000"
st "leds : (7:0)"
blo "50000,22800"
tm "WireNameMgr"
)
)
on &20
)
*71 (Wire
uid 310,0
shape (OrthoPolyLine
uid 311,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48750,24000,59000,24000"
pts [
"48750,24000"
"59000,24000"
]
)
start &30
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 314,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 315,0
va (VaSet
font "lucida,8,0"
)
xt "50000,23100,58000,24000"
st "seven_seg_0 : (6:0)"
blo "50000,23800"
tm "WireNameMgr"
)
)
on &21
)
*72 (Wire
uid 318,0
shape (OrthoPolyLine
uid 319,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48750,25000,59000,25000"
pts [
"48750,25000"
"59000,25000"
]
)
start &31
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 322,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 323,0
va (VaSet
font "lucida,8,0"
)
xt "50000,24100,58000,25000"
st "seven_seg_1 : (6:0)"
blo "50000,24800"
tm "WireNameMgr"
)
)
on &22
)
*73 (Wire
uid 326,0
shape (OrthoPolyLine
uid 327,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48750,26000,59000,26000"
pts [
"48750,26000"
"59000,26000"
]
)
start &32
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 330,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 331,0
va (VaSet
font "lucida,8,0"
)
xt "50000,25100,58000,26000"
st "seven_seg_2 : (6:0)"
blo "50000,25800"
tm "WireNameMgr"
)
)
on &23
)
*74 (Wire
uid 334,0
shape (OrthoPolyLine
uid 335,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48750,27000,59000,27000"
pts [
"48750,27000"
"59000,27000"
]
)
start &33
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 338,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 339,0
va (VaSet
font "lucida,8,0"
)
xt "50000,26100,58000,27000"
st "seven_seg_3 : (6:0)"
blo "50000,26800"
tm "WireNameMgr"
)
)
on &24
)
*75 (Wire
uid 468,0
shape (OrthoPolyLine
uid 469,0
va (VaSet
vasetType 3
)
xt "48750,32000,60000,32000"
pts [
"48750,32000"
"60000,32000"
]
)
start &36
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 472,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 473,0
va (VaSet
font "lucida,8,0"
)
xt "50750,31100,56750,32000"
st "ebreak_button"
blo "50750,31800"
tm "WireNameMgr"
)
)
on &25
)
*76 (Wire
uid 870,0
shape (OrthoPolyLine
uid 871,0
va (VaSet
vasetType 3
)
xt "-5000,23000,-4750,30000"
pts [
"-5000,23000"
"-5000,30000"
"-4750,30000"
]
)
start &69
end &41
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 872,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 873,0
va (VaSet
isHidden 1
font "lucida,8,0"
)
xt "-6750,29100,-5650,30000"
st "clk"
blo "-6750,29800"
tm "WireNameMgr"
)
)
on &19
)
*77 (Wire
uid 876,0
shape (OrthoPolyLine
uid 877,0
va (VaSet
vasetType 3
)
xt "-6000,22000,-4750,31000"
pts [
"-6000,22000"
"-6000,31000"
"-4750,31000"
]
)
start &67
end &42
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 878,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 879,0
va (VaSet
isHidden 1
font "lucida,8,0"
)
xt "-7750,30100,-5750,31000"
st "res_n"
blo "-7750,30800"
tm "WireNameMgr"
)
)
on &18
)
*78 (Wire
uid 894,0
shape (OrthoPolyLine
uid 895,0
va (VaSet
vasetType 3
)
xt "-18000,32000,-4750,32000"
pts [
"-4750,32000"
"-18000,32000"
]
)
start &43
end &54
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 898,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 899,0
va (VaSet
font "lucida,8,0"
)
xt "-16000,31100,-8400,32000"
st "uart_sim_in : (7:0)"
blo "-16000,31800"
tm "WireNameMgr"
)
)
on &63
)
*79 (Wire
uid 902,0
shape (OrthoPolyLine
uid 903,0
va (VaSet
vasetType 3
)
xt "-18000,33000,-4750,33000"
pts [
"-4750,33000"
"-18000,33000"
]
)
start &44
end &54
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 906,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 907,0
va (VaSet
font "lucida,8,0"
)
xt "-16000,32100,-9600,33000"
st "uart_sim_in_stb"
blo "-16000,32800"
tm "WireNameMgr"
)
)
on &62
)
*80 (Wire
uid 910,0
shape (OrthoPolyLine
uid 911,0
va (VaSet
vasetType 3
)
xt "-18000,34000,-4750,34000"
pts [
"-4750,34000"
"-18000,34000"
]
)
start &45
end &54
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 914,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 915,0
va (VaSet
font "lucida,8,0"
)
xt "-16000,33100,-9500,34000"
st "uart_sim_in_ack"
blo "-16000,33800"
tm "WireNameMgr"
)
)
on &61
)
*81 (Wire
uid 918,0
shape (OrthoPolyLine
uid 919,0
va (VaSet
vasetType 3
)
xt "-18000,35000,-4750,35000"
pts [
"-4750,35000"
"-18000,35000"
]
)
start &46
end &54
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 922,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 923,0
va (VaSet
font "lucida,8,0"
)
xt "-16000,34100,-8900,35000"
st "uart_sim_in_done"
blo "-16000,34800"
tm "WireNameMgr"
)
)
on &60
)
*82 (Wire
uid 926,0
shape (OrthoPolyLine
uid 927,0
va (VaSet
vasetType 3
)
xt "-18000,36000,-4750,36000"
pts [
"-4750,36000"
"-18000,36000"
]
)
start &47
end &54
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 930,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 931,0
va (VaSet
font "lucida,8,0"
)
xt "-16000,35100,-7800,36000"
st "uart_sim_out : (7:0)"
blo "-16000,35800"
tm "WireNameMgr"
)
)
on &59
)
*83 (Wire
uid 934,0
shape (OrthoPolyLine
uid 935,0
va (VaSet
vasetType 3
)
xt "-18000,37000,-4750,37000"
pts [
"-4750,37000"
"-18000,37000"
]
)
start &48
end &54
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 938,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 939,0
va (VaSet
font "lucida,8,0"
)
xt "-16000,36100,-9000,37000"
st "uart_sim_out_stb"
blo "-16000,36800"
tm "WireNameMgr"
)
)
on &58
)
*84 (Wire
uid 978,0
shape (OrthoPolyLine
uid 979,0
va (VaSet
vasetType 3
)
xt "17750,35000,27250,35000"
pts [
"17750,35000"
"27250,35000"
]
)
start &50
end &27
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 980,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 981,0
va (VaSet
font "lucida,8,0"
)
xt "19750,34100,25250,35000"
st "uart_bits_out"
blo "19750,34800"
tm "WireNameMgr"
)
)
on &65
)
*85 (Wire
uid 984,0
shape (OrthoPolyLine
uid 985,0
va (VaSet
vasetType 3
)
xt "17750,34000,27250,34000"
pts [
"17750,34000"
"27250,34000"
]
)
start &49
end &28
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 986,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 987,0
va (VaSet
font "lucida,8,0"
)
xt "19750,33100,24650,34000"
st "uart_bits_in"
blo "19750,33800"
tm "WireNameMgr"
)
)
on &64
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *86 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*87 (Text
uid 42,0
va (VaSet
font "lucida,8,1"
)
xt "0,0,5900,900"
st "Package List"
blo "0,700"
)
*88 (MLText
uid 43,0
va (VaSet
font "lucida,8,0"
)
xt "0,900,11100,6300"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;
USE ieee.math_real.all;
LIBRARY cyclonev_lib;
USE cyclonev_lib.soc.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*89 (Text
uid 45,0
va (VaSet
isHidden 1
font "lucida,8,1"
)
xt "20000,0,29200,900"
st "Compiler Directives"
blo "20000,700"
)
*90 (Text
uid 46,0
va (VaSet
isHidden 1
font "lucida,8,1"
)
xt "20000,1400,30300,2300"
st "Pre-module directives:"
blo "20000,2100"
)
*91 (MLText
uid 47,0
va (VaSet
isHidden 1
font "lucida,8,0"
)
xt "20000,2800,28400,4600"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*92 (Text
uid 48,0
va (VaSet
isHidden 1
font "lucida,8,1"
)
xt "20000,5600,30700,6500"
st "Post-module directives:"
blo "20000,6300"
)
*93 (MLText
uid 49,0
va (VaSet
isHidden 1
font "lucida,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*94 (Text
uid 50,0
va (VaSet
isHidden 1
font "lucida,8,1"
)
xt "20000,7000,30600,7900"
st "End-module directives:"
blo "20000,7700"
)
*95 (MLText
uid 51,0
va (VaSet
isHidden 1
font "lucida,8,0"
)
xt "20000,8400,20000,8400"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-8,13,3848,2137"
viewArea "-23300,18300,38461,51467"
cachedDiagramExtent "-27000,0,60400,51000"
hasePageBreakOrigin 1
pageBreakOrigin "-75000,0"
lastUid 1046,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "lucida,8,0"
)
xt "200,200,1900,1100"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "lucida,8,0"
)
xt "500,2150,1400,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "lucida,8,1"
)
xt "1000,1000,4200,2400"
st "Panel0"
blo "1000,2100"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*96 (Text
va (VaSet
font "lucida,8,1"
)
xt "2050,2900,5950,4300"
st "<library>"
blo "2050,4000"
tm "BdLibraryNameMgr"
)
*97 (Text
va (VaSet
font "lucida,8,1"
)
xt "2050,4300,5750,5700"
st "<block>"
blo "2050,5400"
tm "BlkNameMgr"
)
*98 (Text
va (VaSet
font "lucida,8,1"
)
xt "2050,5700,4050,7100"
st "U_0"
blo "2050,6800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "lucida,8,0"
)
xt "2050,12900,2050,12900"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-50,0,8050,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*99 (Text
va (VaSet
font "lucida,8,1"
)
xt "450,2900,3550,4300"
st "Library"
blo "450,4000"
)
*100 (Text
va (VaSet
font "lucida,8,1"
)
xt "450,4300,7550,5700"
st "MWComponent"
blo "450,5400"
)
*101 (Text
va (VaSet
font "lucida,8,1"
)
xt "450,5700,2450,7100"
st "U_0"
blo "450,6800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "lucida,8,0"
)
xt "-6550,900,-6550,900"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*102 (Text
va (VaSet
font "lucida,8,1"
)
xt "750,2900,3850,4300"
st "Library"
blo "750,4000"
tm "BdLibraryNameMgr"
)
*103 (Text
va (VaSet
font "lucida,8,1"
)
xt "750,4300,7250,5700"
st "SaComponent"
blo "750,5400"
tm "CptNameMgr"
)
*104 (Text
va (VaSet
font "lucida,8,1"
)
xt "750,5700,2750,7100"
st "U_0"
blo "750,6800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "lucida,8,0"
)
xt "-6250,900,-6250,900"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-250,0,8250,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*105 (Text
va (VaSet
font "lucida,8,1"
)
xt "250,2900,3350,4300"
st "Library"
blo "250,4000"
)
*106 (Text
va (VaSet
font "lucida,8,1"
)
xt "250,4300,7750,5700"
st "VhdlComponent"
blo "250,5400"
)
*107 (Text
va (VaSet
font "lucida,8,1"
)
xt "250,5700,2250,7100"
st "U_0"
blo "250,6800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "lucida,8,0"
)
xt "-6750,900,-6750,900"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-750,0,8750,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*108 (Text
va (VaSet
font "lucida,8,1"
)
xt "-250,2900,2850,4300"
st "Library"
blo "-250,4000"
)
*109 (Text
va (VaSet
font "lucida,8,1"
)
xt "-250,4300,8250,5700"
st "VerilogComponent"
blo "-250,5400"
)
*110 (Text
va (VaSet
font "lucida,8,1"
)
xt "-250,5700,1750,7100"
st "U_0"
blo "-250,6800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "lucida,8,0"
)
xt "-7250,900,-7250,900"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*111 (Text
va (VaSet
font "lucida,8,1"
)
xt "3000,3600,5000,5000"
st "eb1"
blo "3000,4700"
tm "HdlTextNameMgr"
)
*112 (Text
va (VaSet
font "lucida,8,1"
)
xt "3000,5000,4000,6400"
st "1"
blo "3000,6100"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "lucida,8,0"
)
xt "200,200,1900,1100"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "lucida,8,1"
)
xt "-550,-700,550,700"
st "G"
blo "-550,400"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "lucida,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "lucida,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "lucida,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "lucida,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "lucida,8,0"
)
xt "0,0,2100,1400"
st "sig0"
blo "0,1100"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "lucida,8,0"
)
xt "0,0,2900,1400"
st "dbus0"
blo "0,1100"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "lucida,8,0"
)
xt "0,0,3600,1400"
st "bundle0"
blo "0,1100"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "lucida,8,0"
)
xt "0,1400,600,2300"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "lucida,8,0"
)
)
second (MLText
va (VaSet
font "lucida,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "lucida,8,0"
)
xt "0,-1500,12500,-600"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1450,1850"
)
num (Text
va (VaSet
font "lucida,8,0"
)
xt "250,250,1250,1650"
st "1"
blo "250,1350"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*113 (Text
va (VaSet
font "lucida,8,1"
)
xt "13500,20000,22000,21400"
st "Frame Declarations"
blo "13500,21100"
)
*114 (MLText
va (VaSet
font "lucida,8,0"
)
xt "13500,21400,13500,21400"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "lucida,8,0"
)
xt "0,-1500,7800,-600"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1450,1850"
)
num (Text
va (VaSet
font "lucida,8,0"
)
xt "250,250,1250,1650"
st "1"
blo "250,1350"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*115 (Text
va (VaSet
font "lucida,8,1"
)
xt "13500,20000,22000,21400"
st "Frame Declarations"
blo "13500,21100"
)
*116 (MLText
va (VaSet
font "lucida,8,0"
)
xt "13500,21400,13500,21400"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "lucida,8,0"
)
xt "0,750,2100,2150"
st "Port"
blo "0,1850"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "lucida,8,0"
)
xt "0,750,2100,2150"
st "Port"
blo "0,1850"
)
)
thePort (LogicalPort
lang 11
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "lucida,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "lucida,8,1"
)
xt "20000,0,26000,900"
st "Declarations"
blo "20000,700"
)
portLabel (Text
uid 3,0
va (VaSet
font "lucida,8,1"
)
xt "20000,900,22500,1800"
st "Ports:"
blo "20000,1600"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "lucida,8,1"
)
xt "20000,0,24000,900"
st "Pre User:"
blo "20000,700"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "lucida,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "lucida,8,1"
)
xt "20000,1800,28200,2700"
st "Diagram Signals:"
blo "20000,2500"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "lucida,8,1"
)
xt "20000,0,24900,900"
st "Post User:"
blo "20000,700"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "lucida,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 28,0
usingSuid 1
emptyRow *117 (LEmptyRow
)
uid 54,0
optionalChildren [
*118 (RefLabelRowHdr
)
*119 (TitleRowHdr
)
*120 (FilterRowHdr
)
*121 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*122 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*123 (GroupColHdr
tm "GroupColHdrMgr"
)
*124 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*125 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*126 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*127 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*128 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*129 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*130 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "res_n"
t "std_logic"
o 1
suid 1,0
)
)
uid 181,0
)
*131 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk"
t "std_logic"
o 2
suid 2,0
)
)
uid 183,0
)
*132 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "leds"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 5
suid 5,0
)
)
uid 370,0
)
*133 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "seven_seg_0"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 6
suid 6,0
)
)
uid 372,0
)
*134 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "seven_seg_1"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 7
suid 7,0
)
)
uid 374,0
)
*135 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "seven_seg_2"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 8
suid 8,0
)
)
uid 376,0
)
*136 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "seven_seg_3"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 9
suid 9,0
)
)
uid 378,0
)
*137 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "ebreak_button"
t "std_logic"
o 10
suid 10,0
)
)
uid 474,0
)
*138 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "uart_sim_out_stb"
t "std_logic"
o 16
suid 19,0
)
)
uid 954,0
)
*139 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "uart_sim_out"
t "std_logic_vector"
b "(7 downto 0)"
o 15
suid 20,0
)
)
uid 958,0
)
*140 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "uart_sim_in_done"
t "std_logic"
o 14
suid 21,0
)
)
uid 962,0
)
*141 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "uart_sim_in_ack"
t "std_logic"
o 13
suid 22,0
)
)
uid 966,0
)
*142 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "uart_sim_in_stb"
t "std_logic"
o 12
suid 23,0
)
)
uid 970,0
)
*143 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "uart_sim_in"
t "std_logic_vector"
b "(7 downto 0)"
o 11
suid 24,0
)
)
uid 974,0
)
*144 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "uart_bits_in"
t "std_logic"
o 16
suid 27,0
)
)
uid 996,0
)
*145 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "uart_bits_out"
t "std_logic"
o 15
suid 28,0
)
)
uid 998,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*146 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *147 (MRCItem
litem &117
pos 16
dimension 20
)
uid 69,0
optionalChildren [
*148 (MRCItem
litem &118
pos 0
dimension 20
uid 70,0
)
*149 (MRCItem
litem &119
pos 1
dimension 23
uid 71,0
)
*150 (MRCItem
litem &120
pos 2
hidden 1
dimension 20
uid 72,0
)
*151 (MRCItem
litem &130
pos 0
dimension 20
uid 182,0
)
*152 (MRCItem
litem &131
pos 1
dimension 20
uid 184,0
)
*153 (MRCItem
litem &132
pos 2
dimension 20
uid 371,0
)
*154 (MRCItem
litem &133
pos 3
dimension 20
uid 373,0
)
*155 (MRCItem
litem &134
pos 4
dimension 20
uid 375,0
)
*156 (MRCItem
litem &135
pos 5
dimension 20
uid 377,0
)
*157 (MRCItem
litem &136
pos 6
dimension 20
uid 379,0
)
*158 (MRCItem
litem &137
pos 7
dimension 20
uid 475,0
)
*159 (MRCItem
litem &138
pos 8
dimension 20
uid 955,0
)
*160 (MRCItem
litem &139
pos 9
dimension 20
uid 959,0
)
*161 (MRCItem
litem &140
pos 10
dimension 20
uid 963,0
)
*162 (MRCItem
litem &141
pos 11
dimension 20
uid 967,0
)
*163 (MRCItem
litem &142
pos 12
dimension 20
uid 971,0
)
*164 (MRCItem
litem &143
pos 13
dimension 20
uid 975,0
)
*165 (MRCItem
litem &144
pos 14
dimension 20
uid 997,0
)
*166 (MRCItem
litem &145
pos 15
dimension 20
uid 999,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*167 (MRCItem
litem &121
pos 0
dimension 20
uid 74,0
)
*168 (MRCItem
litem &123
pos 1
dimension 50
uid 75,0
)
*169 (MRCItem
litem &124
pos 2
dimension 100
uid 76,0
)
*170 (MRCItem
litem &125
pos 3
dimension 50
uid 77,0
)
*171 (MRCItem
litem &126
pos 4
dimension 100
uid 78,0
)
*172 (MRCItem
litem &127
pos 5
dimension 100
uid 79,0
)
*173 (MRCItem
litem &128
pos 6
dimension 50
uid 80,0
)
*174 (MRCItem
litem &129
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *175 (LEmptyRow
)
uid 83,0
optionalChildren [
*176 (RefLabelRowHdr
)
*177 (TitleRowHdr
)
*178 (FilterRowHdr
)
*179 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*180 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*181 (GroupColHdr
tm "GroupColHdrMgr"
)
*182 (NameColHdr
tm "GenericNameColHdrMgr"
)
*183 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*184 (InitColHdr
tm "GenericValueColHdrMgr"
)
*185 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*186 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*187 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *188 (MRCItem
litem &175
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*189 (MRCItem
litem &176
pos 0
dimension 20
uid 98,0
)
*190 (MRCItem
litem &177
pos 1
dimension 23
uid 99,0
)
*191 (MRCItem
litem &178
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*192 (MRCItem
litem &179
pos 0
dimension 20
uid 102,0
)
*193 (MRCItem
litem &181
pos 1
dimension 50
uid 103,0
)
*194 (MRCItem
litem &182
pos 2
dimension 100
uid 104,0
)
*195 (MRCItem
litem &183
pos 3
dimension 100
uid 105,0
)
*196 (MRCItem
litem &184
pos 4
dimension 50
uid 106,0
)
*197 (MRCItem
litem &185
pos 5
dimension 50
uid 107,0
)
*198 (MRCItem
litem &186
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
