Magic 271485
Revision Verdi_S-2021.09-SP2-9

; Window Layout <x> <y> <width> <height> <signalwidth> <valuewidth>
viewPort 0 25 900 338 100 65

; File list:
; openDirFile [-d delimiter] [-s time_offset] [-rf auto_bus_rule_file] path_name file_name
openDirFile -d / "" "/home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/61.RV32I_sync_isa_tests/sim/func_sim/wave.fsdb"

; file time scale:
; fileTimeScale ### s|ms|us|ns|ps

; signal spacing:
signalSpacing 5

; windowTimeUnit is used for zoom, cursor & marker
; waveform viewport range
zoom 769.059375 931.090625
cursor 830.000000
marker 0.000000

; user define markers
; userMarker time_pos marker_name color linestyle
; visible top row signal index
top 0
; marker line index
markerPos 12

; event list
; addEvent event_name event_expression
; curEvent event_name



COMPLEX_EVENT_BEGIN


COMPLEX_EVENT_END



; toolbar current search type
; curSTATUS search_type
curSTATUS ByChange


addGroup "G1"
activeDirFile "" "/home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/61.RV32I_sync_isa_tests/sim/func_sim/wave.fsdb"
addSignal -h 15 /isa_testbench/CPU/icpu/clk
addSignal -h 15 -holdScope n_rst
addSignal -h 15 /isa_testbench/CPU/icpu/i_datapath/PC[31:0]
addSignal -h 15 -holdScope PC_next[31:0]
addSignal -h 15 -holdScope PCSrc[1:0]
addSignal -h 15 /isa_testbench/CPU/icpu/Instr[31:0]
addSignal -h 15 -UNSIGNED -HEX /isa_testbench/CPU/icpu/i_datapath/rf/wd[31:0]
addSignal -h 15 -holdScope we
addSignal -h 15 /isa_testbench/CPU/icpu/i_datapath/CsrE
addSignal -h 15 -holdScope tohost_csr[31:0]
addSignal -h 15 -holdScope FlushD
addSignal -h 15 /isa_testbench/CPU/icpu/FlushD_1d
addSignal -h 15 /isa_testbench/CPU/icpu/i_datapath/FlushE
addSignal -h 15 -holdScope StallD
addSignal -h 15 -holdScope StallF
addSignal -h 15 /isa_testbench/CPU/icpu/StallD_1d
addSignal -h 15 -holdScope Btaken
addSignal -h 15 /isa_testbench/CPU/icpu/u_controller/brlg/Branch
addSignal -h 15 -holdScope Btaken
addSignal -h 15 -holdScope jalE
addSignal -h 15 -holdScope jalrE
addSignal -h 15 /isa_testbench/CPU/icpu/InstrD[31:0]
addSignal -h 15 -holdScope InstrE[31:0]
addSignal -h 15 -holdScope ALUControl[4:0]
addSignal -h 15 -holdScope ALUResultM[31:0]
addSignal -h 15 -holdScope ALUSrcA[1:0]
addSignal -h 15 -holdScope ALUSrcB
addSignal -h 15 -holdScope Branch
addSignal -h 15 -holdScope Btaken
addSignal -h 15 -holdScope Byte_Enable[3:0]
addSignal -h 15 -holdScope Csr
addSignal -h 15 -holdScope CsrE
addSignal -h 15 -holdScope FlushD
addSignal -h 15 -holdScope FlushD_1d
addSignal -h 15 -holdScope FlushE
addSignal -h 15 -holdScope ImmSrc[2:0]
addSignal -h 15 -holdScope InstrD[31:0]
addSignal -h 15 -holdScope InstrE[31:0]
addSignal -h 15 -holdScope Instr[31:0]
addSignal -h 15 -holdScope Instr_d1[31:0]
addSignal -h 15 -holdScope Jump
addSignal -h 15 -holdScope MemWrite
addSignal -h 15 -holdScope MemWriteE
addSignal -h 15 -holdScope MemWriteM
addSignal -h 15 -holdScope NOP[31:0]
addSignal -h 15 -holdScope PCSrc[1:0]
addSignal -h 15 -holdScope PC[31:0]
addSignal -h 15 -holdScope ReadData[31:0]
addSignal -h 15 -holdScope RegWrite
addSignal -h 15 -holdScope ResultSrc[1:0]
addSignal -h 15 -holdScope StallD
addSignal -h 15 -holdScope StallD_1d
addSignal -h 15 -holdScope WriteData[31:0]
addSignal -h 15 -holdScope clk
addSignal -h 15 -holdScope jalrE
addSignal -h 15 -holdScope n_rst
addSignal -h 15 -holdScope nzcv[3:0]
addGroup "G2"

; getSignalForm Scope Hierarchy Status
; active file of getSignalForm
activeDirFile "" "/home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/61.RV32I_sync_isa_tests/sim/func_sim/wave.fsdb"

GETSIGNALFORM_SCOPE_HIERARCHY_BEGIN
getSignalForm close

"/ASYNC_RAM_DP_WBE"
"/isa_testbench"
"/isa_testbench/CPU"
"/isa_testbench/CPU/icpu"
"/isa_testbench/CPU/icpu/i_datapath"
"/isa_testbench/CPU/icpu/i_datapath/rf"
"/isa_testbench/CPU/icpu/i_datapath/u_be_logic"
"/isa_testbench/CPU/icpu/u_controller"
"/isa_testbench/CPU/icpu/u_controller/brlg"

SCOPE_LIST_BEGIN
"/ASYNC_RAM_DP_WBE"
"/isa_testbench"
"/isa_testbench/CPU"
"/isa_testbench/CPU/icpu"
"/isa_testbench/CPU/icpu/i_datapath"
"/isa_testbench/CPU/icpu/i_datapath/rf"
SCOPE_LIST_END

GETSIGNALFORM_SCOPE_HIERARCHY_END


