[{"DBLP title": "Scan Chain Reordering-Aware X-Filling and Stitching for Scan Shift Power Reduction.", "DBLP authors": ["Sungyoul Seo", "Yong Lee", "Hyeonchan Lim", "Joohwan Lee", "Hongbom Yoo", "Yojoung Kim", "Sungho Kang"], "year": 2015, "MAG papers": [{"PaperId": 2296084212, "PaperTitle": "scan chain reordering aware x filling and stitching for scan shift power reduction", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["yonsei university", "samsung", "yonsei university", "samsung", "yonsei university", "yonsei university", "samsung"]}], "source": "ES"}, {"DBLP title": "A Novel Scan Segmentation Design for Power Controllability and Reduction in At-Speed Test.", "DBLP authors": ["Zhou Jiang", "Dong Xiang", "Kele Shen"], "year": 2015, "MAG papers": [{"PaperId": 2296477550, "PaperTitle": "a novel scan segmentation design for power controllability and reduction in at speed test", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["tsinghua university", "tsinghua university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "A Don't Care Filling Method to Reduce Capture Power Based on Correlation of FF Transitions.", "DBLP authors": ["Masayoshi Yoshimura", "Yoshiyasu Takahashi", "Hiroshi Yamazaki", "Toshinori Hosokawa"], "year": 2015, "MAG papers": [{"PaperId": 2295324164, "PaperTitle": "a don t care filling method to reduce capture power based on correlation of ff transitions", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["kyoto sangyo university", "nihon university", "nihon university", "nihon university"]}], "source": "ES"}, {"DBLP title": "TestExpress - New Time-Effective Scan-Based Deterministic Test Paradigm.", "DBLP authors": ["Grzegorz Mrugalski", "Janusz Rajski", "Jedrzej Solecki", "Jerzy Tyszer", "Chen Wang"], "year": 2015, "MAG papers": [{"PaperId": 2295435706, "PaperTitle": "testexpress new time effective scan based deterministic test paradigm", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["mentor graphics", "poznan university of technology", "mentor graphics", "poznan university of technology", "mentor graphics"]}], "source": "ES"}, {"DBLP title": "A New Scan Flip Flop Design to Eliminate Performance Penalty of Scan.", "DBLP authors": ["Satyadev Ahlawat", "Jaynarayan T. Tudu", "Anzhela Yu. Matrosova", "Virendra Singh"], "year": 2015, "MAG papers": [{"PaperId": 2295818289, "PaperTitle": "a new scan flip flop design to eliminate performance penalty of scan", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["indian institute of science", "indian institute of technology bombay", "indian institute of technology bombay", "tomsk state university"]}], "source": "ES"}, {"DBLP title": "Detection of test Patterns with Unreachable States through Efficient Inductive-Invariant Identification.", "DBLP authors": ["Masahiro Fujita"], "year": 2015, "MAG papers": [{"PaperId": 2294103806, "PaperTitle": "detection of test patterns with unreachable states through efficient inductive invariant identification", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of tokyo"]}], "source": "ES"}, {"DBLP title": "A Test Generation Method for Data Paths Using Easily Testable Functional Time Expansion Models and Controller Augmentation.", "DBLP authors": ["Tetsuya Masuda", "Jun Nishimaki", "Toshinori Hosokawa", "Hideo Fujiwara"], "year": 2015, "MAG papers": [{"PaperId": 2294157076, "PaperTitle": "a test generation method for data paths using easily testable functional time expansion models and controller augmentation", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["nihon university", "nihon university", "osaka gakuin university", "nihon university"]}], "source": "ES"}, {"DBLP title": "SDC-TPG: A Deterministic Zero-Inflation Parallel Test Pattern Generator.", "DBLP authors": ["Chun-Hao Chang", "Kuen-Wei Yeh", "Jiun-Lang Huang", "Laung-Terng Wang"], "year": 2015, "MAG papers": [{"PaperId": 2296702311, "PaperTitle": "sdc tpg a deterministic zero inflation parallel test pattern generator", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, "national taiwan university", "national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Integration of Hard Repair Techniques with ECC for Enhancing Fabrication Yield and Reliability of Embedded Memories.", "DBLP authors": ["Shyue-Kung Lu", "Cheng-Ju Tsai", "Masaki Hashizume"], "year": 2015, "MAG papers": [{"PaperId": 2295784634, "PaperTitle": "integration of hard repair techniques with ecc for enhancing fabrication yield and reliability of embedded memories", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national taiwan university of science and technology", "national taiwan university of science and technology", "national taiwan university of science and technology"]}], "source": "ES"}, {"DBLP title": "A Lightweight Timing Channel Protection for Shared Memory Controllers.", "DBLP authors": ["Guopei Liu", "Ying Wang", "Sen Li", "Huawei Li", "Xiaowei Li"], "year": 2015, "MAG papers": [{"PaperId": 2293824945, "PaperTitle": "a lightweight timing channel protection for shared memory controllers", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, "china academy of launch vehicle technology", null, null, null]}], "source": "ES"}, {"DBLP title": "On the Use of Assist Circuits for Improved Coupling Fault Detection in SRAMs.", "DBLP authors": ["Josef Kinseher", "Leonardo Bonet Zordan", "Ilia Polian"], "year": 2015, "MAG papers": [{"PaperId": 2293134522, "PaperTitle": "on the use of assist circuits for improved coupling fault detection in srams", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["intel", "intel", "university of passau"]}], "source": "ES"}, {"DBLP title": "Testing Inter-Word Coupling Faults of Wide I/O DRAMs.", "DBLP authors": ["Che-Wei Chou", "Yong-Xiao Chen", "Jin-Fu Li"], "year": 2015, "MAG papers": [{"PaperId": 2295327769, "PaperTitle": "testing inter word coupling faults of wide i o drams", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national central university", "national central university", "national central university"]}], "source": "ES"}, {"DBLP title": "Test Infrastructure Development and Test Scheduling of 3D-Stacked ICs under Resource and Power Constraints.", "DBLP authors": ["Rajit Karmakar", "Aditya Agarwal", "Santanu Chattopadhyay"], "year": 2015, "MAG papers": [{"PaperId": 2296688792, "PaperTitle": "test infrastructure development and test scheduling of 3d stacked ics under resource and power constraints", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["indian institute of technology kharagpur", "indian institute of technology kharagpur", "indian institute of technology kharagpur"]}], "source": "ES"}, {"DBLP title": "At-Speed Testing of Inter-Die Connections of 3D-SICs in the Presence of Shore Logic.", "DBLP authors": ["Konstantin Shibin", "Vivek Chickermane", "Brion L. Keller", "Christos Papameletis", "Erik Jan Marinissen"], "year": 2015, "MAG papers": [{"PaperId": 2296529627, "PaperTitle": "at speed testing of inter die connections of 3d sics in the presence of shore logic", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["cadence design systems", "cadence design systems", "cadence design systems", "katholieke universiteit leuven", "cadence design systems"]}], "source": "ES"}, {"DBLP title": "TWiN: A Turn-Guided Reliable Routing Scheme for Wireless 3D NoCs.", "DBLP authors": ["Jun Zhou", "Huawei Li", "Tiancheng Wang", "Sen Li", "Ying Wang", "Xiaowei Li"], "year": 2015, "MAG papers": [{"PaperId": 2294410746, "PaperTitle": "twin a turn guided reliable routing scheme for wireless 3d nocs", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, "china academy of launch vehicle technology", null]}], "source": "ES"}, {"DBLP title": "Securing IEEE 1687-2014 Standard Instrumentation Access by LFSR Key.", "DBLP authors": ["Hejia Liu", "Vishwani D. Agrawal"], "year": 2015, "MAG papers": [{"PaperId": 2296136960, "PaperTitle": "securing ieee 1687 2014 standard instrumentation access by lfsr key", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["auburn university", "auburn university"]}], "source": "ES"}, {"DBLP title": "On Improving Transition Test Set Quality to Detect CMOS Transistor Stuck-Open Faults.", "DBLP authors": ["Xijiang Lin", "Wu-Tung Cheng", "Janusz Rajski"], "year": 2015, "MAG papers": [{"PaperId": 2294988400, "PaperTitle": "on improving transition test set quality to detect cmos transistor stuck open faults", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["mentor graphics", "mentor graphics", "mentor graphics"]}], "source": "ES"}, {"DBLP title": "Logic/Clock-Path-Aware At-Speed Scan Test Generation for Avoiding False Capture Failures and Reducing Clock Stretch.", "DBLP authors": ["K. Asada", "Xiaoqing Wen", "Stefan Holst", "Kohei Miyase", "Seiji Kajihara", "Michael A. Kochte", "Eric Schneider", "Hans-Joachim Wunderlich", "J. Qian"], "year": 2015, "MAG papers": [{"PaperId": 2294939561, "PaperTitle": "logic clock path aware at speed scan test generation for avoiding false capture failures and reducing clock stretch", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["kyushu institute of technology", "university of stuttgart", "kyushu institute of technology", "kyushu institute of technology", "kyushu institute of technology", "kyushu institute of technology", "university of stuttgart", "university of stuttgart", "advanced micro devices"]}], "source": "ES"}, {"DBLP title": "Optimized Selection of Frequencies for Faster-Than-at-Speed Test.", "DBLP authors": ["Matthias Kampmann", "Michael A. Kochte", "Eric Schneider", "Thomas Indlekofer", "Sybille Hellebrand", "Hans-Joachim Wunderlich"], "year": 2015, "MAG papers": [{"PaperId": 2293704744, "PaperTitle": "optimized selection of frequencies for faster than at speed test", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of paderborn", "university of stuttgart", "university of paderborn", "university of stuttgart", "university of paderborn", "university of stuttgart"]}], "source": "ES"}, {"DBLP title": "A Methodology for Identifying High Timing Variability Paths in Complex Designs.", "DBLP authors": ["Virendra Singh", "Adit D. Singh", "Kewal K. Saluja"], "year": 2015, "MAG papers": [{"PaperId": 2293258669, "PaperTitle": "a methodology for identifying high timing variability paths in complex designs", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["freescale semiconductor", "auburn university", "indian institute of technology bombay"]}], "source": "ES"}, {"DBLP title": "Scan-Puf: Puf Elements Selection Methods for Viable IC Identification.", "DBLP authors": ["Dooyoung Kim", "Muhammad Adil Ansari", "Jihun Jung", "Sungju Park"], "year": 2015, "MAG papers": [{"PaperId": 2294514849, "PaperTitle": "scan puf puf elements selection methods for viable ic identification", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["hanyang university", "hanyang university", "hanyang university", "hanyang university"]}], "source": "ES"}, {"DBLP title": "Challenge Engineering and Design of Analog Push Pull Amplifier Based Physically Unclonable Function for Hardware Security.", "DBLP authors": ["Sabyasachi Deyati", "Barry John Muldrey", "Adit D. Singh", "Abhijit Chatterjee"], "year": 2015, "MAG papers": [{"PaperId": 2293401600, "PaperTitle": "challenge engineering and design of analog push pull amplifier based physically unclonable function for hardware security", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["georgia institute of technology", "auburn university", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "A Soft Error Resilient Low Leakage SRAM Cell Design.", "DBLP authors": ["Adithyalal P. M", "Shankar Balachandran", "Virendra Singh"], "year": 2015, "MAG papers": [{"PaperId": 2293781082, "PaperTitle": "a soft error resilient low leakage sram cell design", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["indian institute of technology bombay", "indian institute of technology bombay", "indian institute of technology bombay"]}], "source": "ES"}, {"DBLP title": "Analysis of Soft Error Propagation Considering Masking Effects on Re-Convergent Path.", "DBLP authors": ["Yuta Kimi", "Go Matsukawa", "Shuhei Yoshida", "Shintaro Izumi", "Hiroshi Kawaguchi", "Masahiko Yoshimoto"], "year": 2015, "MAG papers": [{"PaperId": 2294038189, "PaperTitle": "analysis of soft error propagation considering masking effects on re convergent path", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["kobe university", "kobe university", "kobe university", "kobe university", "kobe university", "kobe university"]}], "source": "ES"}, {"DBLP title": "Diagnostic Tests and Diagnosis for Delay Faults Using Path Segmentation.", "DBLP authors": ["Tino Flenker", "Andr\u00e9 S\u00fclflow", "G\u00f6rschwin Fey"], "year": 2015, "MAG papers": [{"PaperId": 2293239860, "PaperTitle": "diagnostic tests and diagnosis for delay faults using path segmentation", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of bremen", "university of bremen", "university of bremen"]}], "source": "ES"}, {"DBLP title": "An Integrated Approach for Improving Compression and Diagnostic Properties of Test Sets.", "DBLP authors": ["Srinivasa Shashank Nuthakki", "Santanu Chattopadhyay"], "year": 2015, "MAG papers": [{"PaperId": 2293601645, "PaperTitle": "an integrated approach for improving compression and diagnostic properties of test sets", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["indian institute of technology kharagpur", "indian institute of technology kharagpur"]}], "source": "ES"}, {"DBLP title": "Intermittent and Transient Fault Diagnosis on Sparse Code Signatures.", "DBLP authors": ["Michael A. Kochte", "Atefe Dalirsani", "Andrea Bernabei", "Martin Oma\u00f1a", "Cecilia Metra", "Hans-Joachim Wunderlich"], "year": 2015, "MAG papers": [{"PaperId": 2296472581, "PaperTitle": "intermittent and transient fault diagnosis on sparse code signatures", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of bologna", "university of bologna", "university of bologna", "university of stuttgart", "university of stuttgart", "university of stuttgart"]}], "source": "ES"}, {"DBLP title": "SHAKTI-F: A Fault Tolerant Microprocessor Architecture.", "DBLP authors": ["Sukrat Gupta", "Neel Gala", "G. S. Madhusudan", "V. Kamakoti"], "year": 2015, "MAG papers": [{"PaperId": 2294537163, "PaperTitle": "shakti f a fault tolerant microprocessor architecture", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["indian institute of technology madras", "indian institute of technology madras", "indian institute of technology madras", "indian institute of technology madras"]}], "source": "ES"}, {"DBLP title": "FPGA Implementation of High Speed Latency Optimized Optical Communication System Based on Orthogonal Concatenated Code.", "DBLP authors": ["Swagata Mandal", "Suman Sau", "Amlan Chakrabarti", "Sushanta Kumar Pal", "Subhasish Chattopadhyay"], "year": 2015, "MAG papers": [{"PaperId": 2294735186, "PaperTitle": "fpga implementation of high speed latency optimized optical communication system based on orthogonal concatenated code", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["information technology university", "variable energy cyclotron centre", "variable energy cyclotron centre", "information technology university", "variable energy cyclotron centre"]}], "source": "ES"}, {"DBLP title": "Improved Methods for Accurate Safety Analysis of Real-Life Systems.", "DBLP authors": ["V. Prasanth", "Rubin A. Parekhji", "Bharadwaj S. Amrutur"], "year": 2015, "MAG papers": [{"PaperId": 2295907275, "PaperTitle": "improved methods for accurate safety analysis of real life systems", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["texas instruments", "texas instruments", "indian institute of science"]}], "source": "ES"}, {"DBLP title": "Fault Simulation and Test Pattern Generation for Cross-gate Defects in FinFET Circuits.", "DBLP authors": ["Kuan-Ying Chiang", "Yu-Hao Ho", "Yo-Wei Chen", "Cheng-Sheng Pan", "James Chien-Mo Li"], "year": 2015, "MAG papers": [{"PaperId": 2296069189, "PaperTitle": "fault simulation and test pattern generation for cross gate defects in finfet circuits", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["national taiwan university", "national taiwan university", "national taiwan university", null, "national taiwan university"]}], "source": "ES"}, {"DBLP title": "A Model Study of Defects and Faults in Embedded Spin Transfer Torque (STT) MRAM Arrays.", "DBLP authors": ["Ashwin Chintaluri", "Abhinav Parihar", "Suriyaprakash Natarajan", "Helia Naeimi", "Arijit Raychowdhury"], "year": 2015, "MAG papers": [{"PaperId": 2294313946, "PaperTitle": "a model study of defects and faults in embedded spin transfer torque stt mram arrays", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "intel", "intel"]}], "source": "ES"}, {"DBLP title": "A Technique for Analyzing On-Chip Power Supply Impedance.", "DBLP authors": ["Masahiro Ishida", "Toru Nakura", "Akira Matsukawa", "Rimon Ikeno", "Kunihiro Asada"], "year": 2015, "MAG papers": [{"PaperId": 2296419647, "PaperTitle": "a technique for analyzing on chip power supply impedance", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of tokyo", "university of tokyo", "advantest", "university of tokyo", "university of tokyo"]}], "source": "ES"}, {"DBLP title": "In-Circuit Mutation-Based Automatic Correction of Certain Design Errors Using SAT Mechanisms.", "DBLP authors": ["Payman Behnam", "Bijan Alizadeh"], "year": 2015, "MAG papers": [{"PaperId": 2296261930, "PaperTitle": "in circuit mutation based automatic correction of certain design errors using sat mechanisms", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of tehran", null]}], "source": "ES"}, {"DBLP title": "A New Approach for Minimal Environment Construction for Modular Property Verification.", "DBLP authors": ["Saikat Dutta", "Soumi Chattopadhyay", "Ansuman Banerjee", "Pallab Dasgupta"], "year": 2015, "MAG papers": [{"PaperId": 2296502097, "PaperTitle": "a new approach for minimal environment construction for modular property verification", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, "jadavpur university", null, "jadavpur university"]}], "source": "ES"}, {"DBLP title": "On the testability of IEEE 1687 networks.", "DBLP authors": ["Riccardo Cantoro", "Mehrdad Montazeri", "Matteo Sonza Reorda", "Farrokh Ghani Zadegan", "Erik Larsson"], "year": 2015, "MAG papers": [{"PaperId": 2218368839, "PaperTitle": "on the testability of ieee 1687 networks", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin", "lund university", "lund university"]}], "source": "ES"}]