# clk-divider-in-verilog
this is a simple clock divider code for verilog

# use y9 as the input for clk pulse in zedboard zynq 7000 in i/o ports

# nandri vanakkam
