
AVR918.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000002  00800100  000009f8  00000a8c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000009f8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000019  00800102  00800102  00000a8e  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  00000a90  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000097  00000000  00000000  0000115c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  000011f8  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001556  00000000  00000000  00001338  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000007c1  00000000  00000000  0000288e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000982  00000000  00000000  0000304f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000003bc  00000000  00000000  000039d4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000005f5  00000000  00000000  00003d90  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000007ce  00000000  00000000  00004385  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000018  00000000  00000000  00004b53  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__ctors_end>
   4:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
   8:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
   c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  10:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  14:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  18:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  1c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  20:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  24:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  28:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  2c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  30:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  34:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  38:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  3c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  40:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  44:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  48:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  4c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  50:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  54:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  58:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  5c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  60:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  64:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  68:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  6c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  70:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  74:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  78:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>

0000007c <__ctors_end>:
  7c:	11 24       	eor	r1, r1
  7e:	1f be       	out	0x3f, r1	; 63
  80:	cf ef       	ldi	r28, 0xFF	; 255
  82:	d8 e0       	ldi	r29, 0x08	; 8
  84:	de bf       	out	0x3e, r29	; 62
  86:	cd bf       	out	0x3d, r28	; 61

00000088 <__do_copy_data>:
  88:	11 e0       	ldi	r17, 0x01	; 1
  8a:	a0 e0       	ldi	r26, 0x00	; 0
  8c:	b1 e0       	ldi	r27, 0x01	; 1
  8e:	e8 ef       	ldi	r30, 0xF8	; 248
  90:	f9 e0       	ldi	r31, 0x09	; 9
  92:	02 c0       	rjmp	.+4      	; 0x98 <__do_copy_data+0x10>
  94:	05 90       	lpm	r0, Z+
  96:	0d 92       	st	X+, r0
  98:	a2 30       	cpi	r26, 0x02	; 2
  9a:	b1 07       	cpc	r27, r17
  9c:	d9 f7       	brne	.-10     	; 0x94 <__do_copy_data+0xc>

0000009e <__do_clear_bss>:
  9e:	11 e0       	ldi	r17, 0x01	; 1
  a0:	a2 e0       	ldi	r26, 0x02	; 2
  a2:	b1 e0       	ldi	r27, 0x01	; 1
  a4:	01 c0       	rjmp	.+2      	; 0xa8 <.do_clear_bss_start>

000000a6 <.do_clear_bss_loop>:
  a6:	1d 92       	st	X+, r1

000000a8 <.do_clear_bss_start>:
  a8:	ab 31       	cpi	r26, 0x1B	; 27
  aa:	b1 07       	cpc	r27, r17
  ac:	e1 f7       	brne	.-8      	; 0xa6 <.do_clear_bss_loop>
  ae:	0e 94 5d 00 	call	0xba	; 0xba <main>
  b2:	0c 94 fa 04 	jmp	0x9f4	; 0x9f4 <_exit>

000000b6 <__bad_interrupt>:
  b6:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ba <main>:


int main( void )
{
	/* Initialise USART for AVROSP communication */
	 avrosp_comm_init();
  ba:	0e 94 52 04 	call	0x8a4	; 0x8a4 <avrosp_comm_init>
	 while(1)
	 {
	 	/* Wait for AVROSP Command */

		 avrosp_protocol(avrosp_receive_byte()); 
  be:	0e 94 6e 04 	call	0x8dc	; 0x8dc <avrosp_receive_byte>
  c2:	0e 94 f8 00 	call	0x1f0	; 0x1f0 <avrosp_protocol>
  c6:	fb cf       	rjmp	.-10     	; 0xbe <main+0x4>

000000c8 <send_nvm_address>:
#include "NVM_driver.h"


/* Send address of the NVM location to be accessed via TPI */
void send_nvm_address(volatile uint16_t nvm_address)
{
  c8:	cf 93       	push	r28
  ca:	df 93       	push	r29
  cc:	00 d0       	rcall	.+0      	; 0xce <send_nvm_address+0x6>
  ce:	cd b7       	in	r28, 0x3d	; 61
  d0:	de b7       	in	r29, 0x3e	; 62
  d2:	9a 83       	std	Y+2, r25	; 0x02
  d4:	89 83       	std	Y+1, r24	; 0x01
	tpi_send_byte(SSTPR);//Address Low Byte
  d6:	88 e6       	ldi	r24, 0x68	; 104
  d8:	0e 94 39 04 	call	0x872	; 0x872 <tpi_send_byte>
	tpi_send_byte(((uint8_t)nvm_address & 0x00FF));
  dc:	89 81       	ldd	r24, Y+1	; 0x01
  de:	9a 81       	ldd	r25, Y+2	; 0x02
  e0:	0e 94 39 04 	call	0x872	; 0x872 <tpi_send_byte>
	tpi_send_byte(SSTPR | 0X01);//Address High Byte
  e4:	89 e6       	ldi	r24, 0x69	; 105
  e6:	0e 94 39 04 	call	0x872	; 0x872 <tpi_send_byte>
	tpi_send_byte((uint8_t)(nvm_address >>8));
  ea:	89 81       	ldd	r24, Y+1	; 0x01
  ec:	9a 81       	ldd	r25, Y+2	; 0x02
  ee:	89 2f       	mov	r24, r25
  f0:	0e 94 39 04 	call	0x872	; 0x872 <tpi_send_byte>
}
  f4:	0f 90       	pop	r0
  f6:	0f 90       	pop	r0
  f8:	df 91       	pop	r29
  fa:	cf 91       	pop	r28
  fc:	08 95       	ret

000000fe <send_nvm_command>:

/* Send NVM Command to be exectued via TPI */
void send_nvm_command(uint8_t nvm_command)
{
  fe:	cf 93       	push	r28
 100:	c8 2f       	mov	r28, r24
	tpi_send_byte(SOUT| ((NVMCMD & 0XF0)<<1) | (NVMCMD & 0X0F));
 102:	83 ef       	ldi	r24, 0xF3	; 243
 104:	0e 94 39 04 	call	0x872	; 0x872 <tpi_send_byte>
	tpi_send_byte(nvm_command);
 108:	8c 2f       	mov	r24, r28
 10a:	0e 94 39 04 	call	0x872	; 0x872 <tpi_send_byte>
}
 10e:	cf 91       	pop	r28
 110:	08 95       	ret

00000112 <read_nvm_byte>:

/* Read one byte from NVM via TPI */
uint8_t read_nvm_byte(void)
{
uint8_t nvm_byte;
	tpi_send_byte(SLD_POSTINC);
 112:	84 e2       	ldi	r24, 0x24	; 36
 114:	0e 94 39 04 	call	0x872	; 0x872 <tpi_send_byte>
	tpi_idle(idle_clock);
 118:	80 91 04 01 	lds	r24, 0x0104
 11c:	0e 94 3e 03 	call	0x67c	; 0x67c <tpi_idle>
	nvm_byte = tpi_receive_byte();
 120:	0e 94 25 04 	call	0x84a	; 0x84a <tpi_receive_byte>
	PORTD |=(1<<TPI_CLK)|(1<<TPI_DATA_TX);
 124:	9b b1       	in	r25, 0x0b	; 11
 126:	98 61       	ori	r25, 0x18	; 24
 128:	9b b9       	out	0x0b, r25	; 11
	return nvm_byte;
}
 12a:	08 95       	ret

0000012c <write_nvm_word>:

/* Write one byte to NVM  via TPI */
void write_nvm_word(volatile uint16_t nvm_byte)
{
 12c:	cf 93       	push	r28
 12e:	df 93       	push	r29
 130:	00 d0       	rcall	.+0      	; 0x132 <write_nvm_word+0x6>
 132:	cd b7       	in	r28, 0x3d	; 61
 134:	de b7       	in	r29, 0x3e	; 62
 136:	9a 83       	std	Y+2, r25	; 0x02
 138:	89 83       	std	Y+1, r24	; 0x01
	tpi_send_byte(SST_POSTINC);
 13a:	84 e6       	ldi	r24, 0x64	; 100
 13c:	0e 94 39 04 	call	0x872	; 0x872 <tpi_send_byte>
	tpi_send_byte(nvm_byte & 0X00FF);
 140:	89 81       	ldd	r24, Y+1	; 0x01
 142:	9a 81       	ldd	r25, Y+2	; 0x02
 144:	0e 94 39 04 	call	0x872	; 0x872 <tpi_send_byte>
	tpi_send_byte(SST_POSTINC);
 148:	84 e6       	ldi	r24, 0x64	; 100
 14a:	0e 94 39 04 	call	0x872	; 0x872 <tpi_send_byte>
	tpi_send_byte(nvm_byte >> 8);
 14e:	89 81       	ldd	r24, Y+1	; 0x01
 150:	9a 81       	ldd	r25, Y+2	; 0x02
 152:	89 2f       	mov	r24, r25
 154:	0e 94 39 04 	call	0x872	; 0x872 <tpi_send_byte>
 
}
 158:	0f 90       	pop	r0
 15a:	0f 90       	pop	r0
 15c:	df 91       	pop	r29
 15e:	cf 91       	pop	r28
 160:	08 95       	ret

00000162 <universal_command>:
** 0x58 0x08 0x00 0x00 - Read Fuse High 
*/

void universal_command(void)
{
	if(prog_cmd[0]==0x38)
 162:	80 91 0f 01 	lds	r24, 0x010F
 166:	88 33       	cpi	r24, 0x38	; 56
 168:	39 f4       	brne	.+14     	; 0x178 <universal_command+0x16>
	{
		read_calib_byte0();
 16a:	0e 94 10 03 	call	0x620	; 0x620 <read_calib_byte0>
		avrosp_send_byte(calib_byte_0);
 16e:	80 91 0a 01 	lds	r24, 0x010A
 172:	0e 94 61 04 	call	0x8c2	; 0x8c2 <avrosp_send_byte>
 176:	08 95       	ret
	}
	else
	{
		if(prog_cmd[0]==0xac)
 178:	8c 3a       	cpi	r24, 0xAC	; 172
 17a:	f9 f4       	brne	.+62     	; 0x1ba <universal_command+0x58>
		{
			switch(prog_cmd[1]){
 17c:	80 91 10 01 	lds	r24, 0x0110
 180:	88 3a       	cpi	r24, 0xA8	; 168
 182:	b9 f0       	breq	.+46     	; 0x1b2 <universal_command+0x50>
 184:	80 3e       	cpi	r24, 0xE0	; 224
 186:	19 f0       	breq	.+6      	; 0x18e <universal_command+0x2c>
 188:	80 3a       	cpi	r24, 0xA0	; 160
 18a:	89 f5       	brne	.+98     	; 0x1ee <universal_command+0x8c>
 18c:	08 c0       	rjmp	.+16     	; 0x19e <universal_command+0x3c>
			case 0xe0:
				program_lockbyte(prog_cmd[3]);
 18e:	80 91 12 01 	lds	r24, 0x0112
 192:	0e 94 9d 03 	call	0x73a	; 0x73a <program_lockbyte>
				avrosp_send_byte(0);//dummy write for return code
 196:	80 e0       	ldi	r24, 0x00	; 0
 198:	0e 94 61 04 	call	0x8c2	; 0x8c2 <avrosp_send_byte>
				break;
 19c:	08 95       	ret
			case 0xa0:
				erase_config_byte0();
 19e:	0e 94 8d 03 	call	0x71a	; 0x71a <erase_config_byte0>
				program_config_byte0(prog_cmd[3]);
 1a2:	80 91 12 01 	lds	r24, 0x0112
 1a6:	0e 94 b1 03 	call	0x762	; 0x762 <program_config_byte0>
				avrosp_send_byte(0);//dummy write for return code
 1aa:	80 e0       	ldi	r24, 0x00	; 0
 1ac:	0e 94 61 04 	call	0x8c2	; 0x8c2 <avrosp_send_byte>
				break;
 1b0:	08 95       	ret
			case 0xa8:
				avrosp_send_byte(0);//dummy write for return code
 1b2:	80 e0       	ldi	r24, 0x00	; 0
 1b4:	0e 94 61 04 	call	0x8c2	; 0x8c2 <avrosp_send_byte>
				break;
 1b8:	08 95       	ret
			}
		}
		else
		{
			if(prog_cmd[0]==0x50)
 1ba:	80 35       	cpi	r24, 0x50	; 80
 1bc:	39 f4       	brne	.+14     	; 0x1cc <universal_command+0x6a>
			{
				read_config_byte0();
 1be:	0e 94 04 03 	call	0x608	; 0x608 <read_config_byte0>
				avrosp_send_byte(config_byte_0);
 1c2:	80 91 09 01 	lds	r24, 0x0109
 1c6:	0e 94 61 04 	call	0x8c2	; 0x8c2 <avrosp_send_byte>
 1ca:	08 95       	ret
			}
			else
			{
				switch(prog_cmd[1]){
 1cc:	80 91 10 01 	lds	r24, 0x0110
 1d0:	88 23       	and	r24, r24
 1d2:	19 f0       	breq	.+6      	; 0x1da <universal_command+0x78>
 1d4:	88 30       	cpi	r24, 0x08	; 8
 1d6:	59 f4       	brne	.+22     	; 0x1ee <universal_command+0x8c>
 1d8:	07 c0       	rjmp	.+14     	; 0x1e8 <universal_command+0x86>
				case 0x00:
					read_lockbyte();
 1da:	0e 94 f8 02 	call	0x5f0	; 0x5f0 <read_lockbyte>
					avrosp_send_byte(lock_byte[1]);
 1de:	80 91 06 01 	lds	r24, 0x0106
 1e2:	0e 94 61 04 	call	0x8c2	; 0x8c2 <avrosp_send_byte>
					break;
 1e6:	08 95       	ret
				case 0x08:
					avrosp_send_byte(0XFF);//dummy write for high fuse byte
 1e8:	8f ef       	ldi	r24, 0xFF	; 255
 1ea:	0e 94 61 04 	call	0x8c2	; 0x8c2 <avrosp_send_byte>
 1ee:	08 95       	ret

000001f0 <avrosp_protocol>:
 *
 * This function is called from the main application each time
 * there is a new command form the host.
 */
void avrosp_protocol(uint8_t data)
{
 1f0:	0f 93       	push	r16
 1f2:	1f 93       	push	r17
 1f4:	cf 93       	push	r28
 1f6:	df 93       	push	r29
	/* Temporary variables used in protocol */
	uint8_t dummy_read;
  uint8_t osccal_value;

	switch (data) {
 1f8:	82 35       	cpi	r24, 0x52	; 82
 1fa:	09 f4       	brne	.+2      	; 0x1fe <avrosp_protocol+0xe>
 1fc:	ad c0       	rjmp	.+346    	; 0x358 <avrosp_protocol+0x168>
 1fe:	83 35       	cpi	r24, 0x53	; 83
 200:	c0 f4       	brcc	.+48     	; 0x232 <avrosp_protocol+0x42>
 202:	83 34       	cpi	r24, 0x43	; 67
 204:	09 f4       	brne	.+2      	; 0x208 <avrosp_protocol+0x18>
 206:	6f c0       	rjmp	.+222    	; 0x2e6 <avrosp_protocol+0xf6>
 208:	84 34       	cpi	r24, 0x44	; 68
 20a:	50 f4       	brcc	.+20     	; 0x220 <avrosp_protocol+0x30>
 20c:	8e 32       	cpi	r24, 0x2E	; 46
 20e:	09 f4       	brne	.+2      	; 0x212 <avrosp_protocol+0x22>
 210:	ca c0       	rjmp	.+404    	; 0x3a6 <avrosp_protocol+0x1b6>
 212:	81 34       	cpi	r24, 0x41	; 65
 214:	09 f4       	brne	.+2      	; 0x218 <avrosp_protocol+0x28>
 216:	43 c0       	rjmp	.+134    	; 0x29e <avrosp_protocol+0xae>
 218:	8b 31       	cpi	r24, 0x1B	; 27
 21a:	09 f0       	breq	.+2      	; 0x21e <avrosp_protocol+0x2e>
 21c:	06 c1       	rjmp	.+524    	; 0x42a <avrosp_protocol+0x23a>
 21e:	08 c1       	rjmp	.+528    	; 0x430 <avrosp_protocol+0x240>
 220:	8e 34       	cpi	r24, 0x4E	; 78
 222:	09 f4       	brne	.+2      	; 0x226 <avrosp_protocol+0x36>
 224:	d1 c0       	rjmp	.+418    	; 0x3c8 <avrosp_protocol+0x1d8>
 226:	80 35       	cpi	r24, 0x50	; 80
 228:	39 f1       	breq	.+78     	; 0x278 <avrosp_protocol+0x88>
 22a:	8c 34       	cpi	r24, 0x4C	; 76
 22c:	09 f0       	breq	.+2      	; 0x230 <avrosp_protocol+0x40>
 22e:	fd c0       	rjmp	.+506    	; 0x42a <avrosp_protocol+0x23a>
 230:	29 c0       	rjmp	.+82     	; 0x284 <avrosp_protocol+0x94>
 232:	81 36       	cpi	r24, 0x61	; 97
 234:	69 f1       	breq	.+90     	; 0x290 <avrosp_protocol+0xa0>
 236:	82 36       	cpi	r24, 0x62	; 98
 238:	48 f4       	brcc	.+18     	; 0x24c <avrosp_protocol+0x5c>
 23a:	84 35       	cpi	r24, 0x54	; 84
 23c:	b9 f0       	breq	.+46     	; 0x26c <avrosp_protocol+0x7c>
 23e:	84 35       	cpi	r24, 0x54	; 84
 240:	08 f4       	brcc	.+2      	; 0x244 <avrosp_protocol+0x54>
 242:	c6 c0       	rjmp	.+396    	; 0x3d0 <avrosp_protocol+0x1e0>
 244:	89 35       	cpi	r24, 0x59	; 89
 246:	09 f0       	breq	.+2      	; 0x24a <avrosp_protocol+0x5a>
 248:	f0 c0       	rjmp	.+480    	; 0x42a <avrosp_protocol+0x23a>
 24a:	ea c0       	rjmp	.+468    	; 0x420 <avrosp_protocol+0x230>
 24c:	85 36       	cpi	r24, 0x65	; 101
 24e:	09 f4       	brne	.+2      	; 0x252 <avrosp_protocol+0x62>
 250:	a4 c0       	rjmp	.+328    	; 0x39a <avrosp_protocol+0x1aa>
 252:	86 36       	cpi	r24, 0x66	; 102
 254:	20 f4       	brcc	.+8      	; 0x25e <avrosp_protocol+0x6e>
 256:	83 36       	cpi	r24, 0x63	; 99
 258:	09 f0       	breq	.+2      	; 0x25c <avrosp_protocol+0x6c>
 25a:	e7 c0       	rjmp	.+462    	; 0x42a <avrosp_protocol+0x23a>
 25c:	39 c0       	rjmp	.+114    	; 0x2d0 <avrosp_protocol+0xe0>
 25e:	8d 36       	cpi	r24, 0x6D	; 109
 260:	09 f4       	brne	.+2      	; 0x264 <avrosp_protocol+0x74>
 262:	76 c0       	rjmp	.+236    	; 0x350 <avrosp_protocol+0x160>
 264:	83 37       	cpi	r24, 0x73	; 115
 266:	09 f0       	breq	.+2      	; 0x26a <avrosp_protocol+0x7a>
 268:	e0 c0       	rjmp	.+448    	; 0x42a <avrosp_protocol+0x23a>
 26a:	c8 c0       	rjmp	.+400    	; 0x3fc <avrosp_protocol+0x20c>
		/* Start Communication, disregard read data for compatibility*/
		case 'T' :
			dummy_read = avrosp_receive_byte();
 26c:	0e 94 6e 04 	call	0x8dc	; 0x8dc <avrosp_receive_byte>
			avrosp_send_byte('\r');
 270:	8d e0       	ldi	r24, 0x0D	; 13
 272:	0e 94 61 04 	call	0x8c2	; 0x8c2 <avrosp_send_byte>
			break;
 276:	dc c0       	rjmp	.+440    	; 0x430 <avrosp_protocol+0x240>
		/* Enable Programming Mode */
		case 'P' :
			tpi_enable();
 278:	0e 94 e8 03 	call	0x7d0	; 0x7d0 <tpi_enable>
			avrosp_send_byte('\r');
 27c:	8d e0       	ldi	r24, 0x0D	; 13
 27e:	0e 94 61 04 	call	0x8c2	; 0x8c2 <avrosp_send_byte>
			break;
 282:	d6 c0       	rjmp	.+428    	; 0x430 <avrosp_protocol+0x240>
		/* Disable Programming Mode */
		case 'L' :
			tpi_disable();
 284:	0e 94 34 03 	call	0x668	; 0x668 <tpi_disable>
			avrosp_send_byte('\r');
 288:	8d e0       	ldi	r24, 0x0D	; 13
 28a:	0e 94 61 04 	call	0x8c2	; 0x8c2 <avrosp_send_byte>
			break;
 28e:	d0 c0       	rjmp	.+416    	; 0x430 <avrosp_protocol+0x240>
		/* 	Return 'Y' indicating support for autoincrement of address */
		case 'a' :
			avrosp_send_byte('Y');
 290:	89 e5       	ldi	r24, 0x59	; 89
 292:	0e 94 61 04 	call	0x8c2	; 0x8c2 <avrosp_send_byte>
			autoincrement=1;
 296:	81 e0       	ldi	r24, 0x01	; 1
 298:	80 93 02 01 	sts	0x0102, r24
			break;
 29c:	c9 c0       	rjmp	.+402    	; 0x430 <avrosp_protocol+0x240>
		/* Set NVM Address */
		case 'A' :
			address = ((uint16_t)avrosp_receive_byte() << 8) ;
 29e:	0e 94 6e 04 	call	0x8dc	; 0x8dc <avrosp_receive_byte>
 2a2:	38 2f       	mov	r19, r24
 2a4:	20 e0       	ldi	r18, 0x00	; 0
 2a6:	30 93 15 01 	sts	0x0115, r19
 2aa:	20 93 14 01 	sts	0x0114, r18
			address |= avrosp_receive_byte();
 2ae:	0e 94 6e 04 	call	0x8dc	; 0x8dc <avrosp_receive_byte>
 2b2:	20 91 14 01 	lds	r18, 0x0114
 2b6:	30 91 15 01 	lds	r19, 0x0115
 2ba:	90 e0       	ldi	r25, 0x00	; 0
 2bc:	28 2b       	or	r18, r24
 2be:	39 2b       	or	r19, r25
 2c0:	30 93 15 01 	sts	0x0115, r19
 2c4:	20 93 14 01 	sts	0x0114, r18
			avrosp_send_byte('\r');
 2c8:	8d e0       	ldi	r24, 0x0D	; 13
 2ca:	0e 94 61 04 	call	0x8c2	; 0x8c2 <avrosp_send_byte>
			break;
 2ce:	b0 c0       	rjmp	.+352    	; 0x430 <avrosp_protocol+0x240>
		/* Get Low byte of data to be written */
		case 'c' :
			flash_data = avrosp_receive_byte();
 2d0:	0e 94 6e 04 	call	0x8dc	; 0x8dc <avrosp_receive_byte>
 2d4:	90 e0       	ldi	r25, 0x00	; 0
 2d6:	90 93 19 01 	sts	0x0119, r25
 2da:	80 93 18 01 	sts	0x0118, r24
			avrosp_send_byte('\r');
 2de:	8d e0       	ldi	r24, 0x0D	; 13
 2e0:	0e 94 61 04 	call	0x8c2	; 0x8c2 <avrosp_send_byte>
			break;
 2e4:	a5 c0       	rjmp	.+330    	; 0x430 <avrosp_protocol+0x240>
		/* Get high byte of data to be written and initiate word write */
		case 'C' :
			flash_data |= ((uint16_t)avrosp_receive_byte() << 8) & 0xFF00;
 2e6:	0e 94 6e 04 	call	0x8dc	; 0x8dc <avrosp_receive_byte>
 2ea:	40 91 18 01 	lds	r20, 0x0118
 2ee:	50 91 19 01 	lds	r21, 0x0119
 2f2:	38 2f       	mov	r19, r24
 2f4:	20 e0       	ldi	r18, 0x00	; 0
 2f6:	24 2b       	or	r18, r20
 2f8:	35 2b       	or	r19, r21
 2fa:	30 93 19 01 	sts	0x0119, r19
 2fe:	20 93 18 01 	sts	0x0118, r18
			if(autoincrement) 
 302:	80 91 02 01 	lds	r24, 0x0102
 306:	88 23       	and	r24, r24
 308:	61 f0       	breq	.+24     	; 0x322 <avrosp_protocol+0x132>
			{
				flash_address = NVM_PROG_MEM_START + address;
 30a:	80 91 14 01 	lds	r24, 0x0114
 30e:	90 91 15 01 	lds	r25, 0x0115
 312:	80 50       	subi	r24, 0x00	; 0
 314:	90 4c       	sbci	r25, 0xC0	; 192
 316:	90 93 17 01 	sts	0x0117, r25
 31a:	80 93 16 01 	sts	0x0116, r24
				autoincrement=0;
 31e:	10 92 02 01 	sts	0x0102, r1
			}
     program_code_word(flash_address,flash_data);
 322:	80 91 16 01 	lds	r24, 0x0116
 326:	90 91 17 01 	lds	r25, 0x0117
 32a:	60 91 18 01 	lds	r22, 0x0118
 32e:	70 91 19 01 	lds	r23, 0x0119
 332:	0e 94 7b 03 	call	0x6f6	; 0x6f6 <program_code_word>
			flash_address+=2; 
 336:	80 91 16 01 	lds	r24, 0x0116
 33a:	90 91 17 01 	lds	r25, 0x0117
 33e:	02 96       	adiw	r24, 0x02	; 2
 340:	90 93 17 01 	sts	0x0117, r25
 344:	80 93 16 01 	sts	0x0116, r24
			avrosp_send_byte('\r');
 348:	8d e0       	ldi	r24, 0x0D	; 13
 34a:	0e 94 61 04 	call	0x8c2	; 0x8c2 <avrosp_send_byte>
			break;
 34e:	70 c0       	rjmp	.+224    	; 0x430 <avrosp_protocol+0x240>
		/* Finshed writing one Page, send return code */
		case 'm' :			
			avrosp_send_byte('\r');
 350:	8d e0       	ldi	r24, 0x0D	; 13
 352:	0e 94 61 04 	call	0x8c2	; 0x8c2 <avrosp_send_byte>
			break;
 356:	6c c0       	rjmp	.+216    	; 0x430 <avrosp_protocol+0x240>
		/* Read one Word from NVM and return data to AVROSP */
		case 'R' :
			high_byte = read_code_byte(NVM_PROG_MEM_START | (address +1));
 358:	80 91 14 01 	lds	r24, 0x0114
 35c:	90 91 15 01 	lds	r25, 0x0115
 360:	01 96       	adiw	r24, 0x01	; 1
 362:	90 64       	ori	r25, 0x40	; 64
 364:	0e 94 1c 03 	call	0x638	; 0x638 <read_code_byte>
 368:	80 93 1a 01 	sts	0x011A, r24
			avrosp_send_byte(high_byte);
 36c:	0e 94 61 04 	call	0x8c2	; 0x8c2 <avrosp_send_byte>
			low_byte = read_code_byte(NVM_PROG_MEM_START| address);
 370:	80 91 14 01 	lds	r24, 0x0114
 374:	90 91 15 01 	lds	r25, 0x0115
 378:	90 64       	ori	r25, 0x40	; 64
 37a:	0e 94 1c 03 	call	0x638	; 0x638 <read_code_byte>
 37e:	80 93 13 01 	sts	0x0113, r24
			avrosp_send_byte(low_byte);
 382:	0e 94 61 04 	call	0x8c2	; 0x8c2 <avrosp_send_byte>
			address+=2;
 386:	80 91 14 01 	lds	r24, 0x0114
 38a:	90 91 15 01 	lds	r25, 0x0115
 38e:	02 96       	adiw	r24, 0x02	; 2
 390:	90 93 15 01 	sts	0x0115, r25
 394:	80 93 14 01 	sts	0x0114, r24
			break;
 398:	4b c0       	rjmp	.+150    	; 0x430 <avrosp_protocol+0x240>
		/* Initiate chip erase */
		case 'e' : 
			chip_erase();
 39a:	0e 94 5b 03 	call	0x6b6	; 0x6b6 <chip_erase>
			avrosp_send_byte('\r');
 39e:	8d e0       	ldi	r24, 0x0D	; 13
 3a0:	0e 94 61 04 	call	0x8c2	; 0x8c2 <avrosp_send_byte>
			break;	
 3a4:	45 c0       	rjmp	.+138    	; 0x430 <avrosp_protocol+0x240>
 3a6:	cf e0       	ldi	r28, 0x0F	; 15
 3a8:	d1 e0       	ldi	r29, 0x01	; 1
 * \brief This is the protocol handler for the AVR911 protocol
 *
 * This function is called from the main application each time
 * there is a new command form the host.
 */
void avrosp_protocol(uint8_t data)
 3aa:	8e 01       	movw	r16, r28
 3ac:	0c 5f       	subi	r16, 0xFC	; 252
 3ae:	1f 4f       	sbci	r17, 0xFF	; 255
			break;	
		/* Start of 4-byte Universal Command*/
		case '.' :
			for(uint8_t i=0;i<4;i++)
			 {
			 prog_cmd[i] = avrosp_receive_byte();
 3b0:	0e 94 6e 04 	call	0x8dc	; 0x8dc <avrosp_receive_byte>
 3b4:	89 93       	st	Y+, r24
			chip_erase();
			avrosp_send_byte('\r');
			break;	
		/* Start of 4-byte Universal Command*/
		case '.' :
			for(uint8_t i=0;i<4;i++)
 3b6:	c0 17       	cp	r28, r16
 3b8:	d1 07       	cpc	r29, r17
 3ba:	d1 f7       	brne	.-12     	; 0x3b0 <avrosp_protocol+0x1c0>
			 {
			 prog_cmd[i] = avrosp_receive_byte();
			 }
			universal_command();
 3bc:	0e 94 b1 00 	call	0x162	; 0x162 <universal_command>
			avrosp_send_byte('\r');
 3c0:	8d e0       	ldi	r24, 0x0D	; 13
 3c2:	0e 94 61 04 	call	0x8c2	; 0x8c2 <avrosp_send_byte>
			break;
 3c6:	34 c0       	rjmp	.+104    	; 0x430 <avrosp_protocol+0x240>
		/* High fuse byte , provided for compatibility with AVROSP */
		case 'N' :
			avrosp_send_byte(0XFF);
 3c8:	8f ef       	ldi	r24, 0xFF	; 255
 3ca:	0e 94 61 04 	call	0x8c2	; 0x8c2 <avrosp_send_byte>
			break;
 3ce:	30 c0       	rjmp	.+96     	; 0x430 <avrosp_protocol+0x240>
		/* Return programmer identifier "AVR ISP" in this case*/
		case 'S' :
			avrosp_send_byte('A');  
 3d0:	81 e4       	ldi	r24, 0x41	; 65
 3d2:	0e 94 61 04 	call	0x8c2	; 0x8c2 <avrosp_send_byte>
			avrosp_send_byte('V');  
 3d6:	86 e5       	ldi	r24, 0x56	; 86
 3d8:	0e 94 61 04 	call	0x8c2	; 0x8c2 <avrosp_send_byte>
			avrosp_send_byte('R');
 3dc:	82 e5       	ldi	r24, 0x52	; 82
 3de:	0e 94 61 04 	call	0x8c2	; 0x8c2 <avrosp_send_byte>
			avrosp_send_byte(' ');
 3e2:	80 e2       	ldi	r24, 0x20	; 32
 3e4:	0e 94 61 04 	call	0x8c2	; 0x8c2 <avrosp_send_byte>
			avrosp_send_byte('I');
 3e8:	89 e4       	ldi	r24, 0x49	; 73
 3ea:	0e 94 61 04 	call	0x8c2	; 0x8c2 <avrosp_send_byte>
			avrosp_send_byte('S');
 3ee:	83 e5       	ldi	r24, 0x53	; 83
 3f0:	0e 94 61 04 	call	0x8c2	; 0x8c2 <avrosp_send_byte>
			avrosp_send_byte('P');
 3f4:	80 e5       	ldi	r24, 0x50	; 80
 3f6:	0e 94 61 04 	call	0x8c2	; 0x8c2 <avrosp_send_byte>
			break;
 3fa:	1a c0       	rjmp	.+52     	; 0x430 <avrosp_protocol+0x240>
		/* Get device ID */
		case 's' :
			read_device_id();
 3fc:	0e 94 d9 02 	call	0x5b2	; 0x5b2 <read_device_id>
			avrosp_send_byte(dev_id[2]);
 400:	ce e0       	ldi	r28, 0x0E	; 14
 402:	d1 e0       	ldi	r29, 0x01	; 1
 404:	80 91 0e 01 	lds	r24, 0x010E
 408:	0e 94 61 04 	call	0x8c2	; 0x8c2 <avrosp_send_byte>
			avrosp_send_byte(dev_id[1]);
 40c:	fe 01       	movw	r30, r28
 40e:	31 97       	sbiw	r30, 0x01	; 1
 410:	80 81       	ld	r24, Z
 412:	0e 94 61 04 	call	0x8c2	; 0x8c2 <avrosp_send_byte>
			avrosp_send_byte(dev_id[0]);
 416:	22 97       	sbiw	r28, 0x02	; 2
 418:	88 81       	ld	r24, Y
 41a:	0e 94 61 04 	call	0x8c2	; 0x8c2 <avrosp_send_byte>
			break;
 41e:	08 c0       	rjmp	.+16     	; 0x430 <avrosp_protocol+0x240>
    /* Internal RC calibration */
    case 'Y' :
      osccal_value = RC_Calibrate();
 420:	0e 94 1d 02 	call	0x43a	; 0x43a <RC_Calibrate>
      avrosp_send_byte(osccal_value);
 424:	0e 94 61 04 	call	0x8c2	; 0x8c2 <avrosp_send_byte>
      //tpi_enable();
      //chip_erase();
      //flash_address = (OSCCAL_FLASH_ADDR+NVM_PROG_MEM_START);//(uint16_t)flash_end;
      //program_code_word(flash_address,flash_data);
      //tpi_disable();
      break;
 428:	03 c0       	rjmp	.+6      	; 0x430 <avrosp_protocol+0x240>
		/* ignore if ESC */
		case 0x1b:
			break;
		default :
			avrosp_send_byte('\r');
 42a:	8d e0       	ldi	r24, 0x0D	; 13
 42c:	0e 94 61 04 	call	0x8c2	; 0x8c2 <avrosp_send_byte>
			break;
	}
}
 430:	df 91       	pop	r29
 432:	cf 91       	pop	r28
 434:	1f 91       	pop	r17
 436:	0f 91       	pop	r16
 438:	08 95       	ret

0000043a <RC_Calibrate>:

/* Function for RC oscillator calibration */
uint8_t RC_Calibrate(void)
{
	/* Configure the I/O pins */
	uint8_t Temp_DDRD = DDRD;
 43a:	7a b1       	in	r23, 0x0a	; 10
	uint8_t Temp_PORTD = PORTD;
 43c:	6b b1       	in	r22, 0x0b	; 11
	uint8_t osccal_value = 0, temp;
  
  /* Disable USART1 */
  UCSR1B &= ~((1<<TXEN1)|(1<<RXEN1));
 43e:	e9 ec       	ldi	r30, 0xC9	; 201
 440:	f0 e0       	ldi	r31, 0x00	; 0
 442:	80 81       	ld	r24, Z
 444:	87 7e       	andi	r24, 0xE7	; 231
 446:	80 83       	st	Z, r24
	
	/* Configure PD2 & PD3 pins as input to sense calibration status */
	DDRD &= ~((1<<TPI_DATA_TX)|(1<<TPI_DATA_RX));
 448:	8a b1       	in	r24, 0x0a	; 10
 44a:	83 7f       	andi	r24, 0xF3	; 243
 44c:	8a b9       	out	0x0a, r24	; 10
  
  /* Enable pull-up on PD2 & PD3 */
  PORTD |= (1<<TPI_DATA_TX)|(1<<TPI_DATA_RX);
 44e:	8b b1       	in	r24, 0x0b	; 11
 450:	8c 60       	ori	r24, 0x0C	; 12
 452:	8b b9       	out	0x0b, r24	; 11
	
	/* Configure PD4 pin as output to provide calibration clock */
	DDRD |= (1<<TPI_CLK);
 454:	54 9a       	sbi	0x0a, 4	; 10
	
	/* Enable pull-up on PD2 & PD3 */
	PORTD |= ((1<<PORTD2)|(1<<PORTD3));
 456:	8b b1       	in	r24, 0x0b	; 11
 458:	8c 60       	ori	r24, 0x0C	; 12
 45a:	8b b9       	out	0x0b, r24	; 11
		
	/* Configure Timer 1 to produce 32kHz signal */
	OCR1A = 0xAD;
 45c:	8d ea       	ldi	r24, 0xAD	; 173
 45e:	90 e0       	ldi	r25, 0x00	; 0
 460:	90 93 89 00 	sts	0x0089, r25
 464:	80 93 88 00 	sts	0x0088, r24
	TCCR1A = (1<<COM1B0);
 468:	80 e1       	ldi	r24, 0x10	; 16
 46a:	80 93 80 00 	sts	0x0080, r24
	TCCR1B = (1<<WGM12)|(1<<CS10);
 46e:	89 e0       	ldi	r24, 0x09	; 9
 470:	80 93 81 00 	sts	0x0081, r24
	
	while((PIND & (1<<PIND2))!=0);
 474:	4a 99       	sbic	0x09, 2	; 9
 476:	fe cf       	rjmp	.-4      	; 0x474 <RC_Calibrate+0x3a>
	
	TCCR1B = 0x00;
 478:	10 92 81 00 	sts	0x0081, r1
	TCCR1A = 0x00;
 47c:	10 92 80 00 	sts	0x0080, r1
  
	PORTD |= (1<<PORTD4);
 480:	5c 9a       	sbi	0x0b, 4	; 11
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 482:	8c ec       	ldi	r24, 0xCC	; 204
 484:	9a e0       	ldi	r25, 0x0A	; 10
 486:	01 97       	sbiw	r24, 0x01	; 1
 488:	f1 f7       	brne	.-4      	; 0x486 <RC_Calibrate+0x4c>
 48a:	00 c0       	rjmp	.+0      	; 0x48c <RC_Calibrate+0x52>
 48c:	00 00       	nop
 48e:	20 e0       	ldi	r18, 0x00	; 0
 490:	30 e0       	ldi	r19, 0x00	; 0
uint8_t RC_Calibrate(void)
{
	/* Configure the I/O pins */
	uint8_t Temp_DDRD = DDRD;
	uint8_t Temp_PORTD = PORTD;
	uint8_t osccal_value = 0, temp;
 492:	80 e0       	ldi	r24, 0x00	; 0
	PORTD |= (1<<PORTD4);
	_delay_ms(1);
	
  for(uint8_t i=0; i<8 ;i++)
  {
    PORTD &= ~(1<<PORTD4);
 494:	5c 98       	cbi	0x0b, 4	; 11
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 496:	e4 e1       	ldi	r30, 0x14	; 20
 498:	f1 e0       	ldi	r31, 0x01	; 1
 49a:	31 97       	sbiw	r30, 0x01	; 1
 49c:	f1 f7       	brne	.-4      	; 0x49a <RC_Calibrate+0x60>
 49e:	00 00       	nop
    _delay_us(100);
    PORTD |= (1<<PORTD4);
 4a0:	5c 9a       	sbi	0x0b, 4	; 11
    temp = (PIND<<5) & 0x80;
 4a2:	49 b1       	in	r20, 0x09	; 9
 4a4:	42 95       	swap	r20
 4a6:	44 0f       	add	r20, r20
 4a8:	40 7e       	andi	r20, 0xE0	; 224
 4aa:	40 78       	andi	r20, 0x80	; 128
    osccal_value |= (temp>>i);
 4ac:	50 e0       	ldi	r21, 0x00	; 0
 4ae:	02 2e       	mov	r0, r18
 4b0:	02 c0       	rjmp	.+4      	; 0x4b6 <RC_Calibrate+0x7c>
 4b2:	55 95       	asr	r21
 4b4:	47 95       	ror	r20
 4b6:	0a 94       	dec	r0
 4b8:	e2 f7       	brpl	.-8      	; 0x4b2 <RC_Calibrate+0x78>
 4ba:	84 2b       	or	r24, r20
 4bc:	2f 5f       	subi	r18, 0xFF	; 255
 4be:	3f 4f       	sbci	r19, 0xFF	; 255
	TCCR1A = 0x00;
  
	PORTD |= (1<<PORTD4);
	_delay_ms(1);
	
  for(uint8_t i=0; i<8 ;i++)
 4c0:	28 30       	cpi	r18, 0x08	; 8
 4c2:	31 05       	cpc	r19, r1
 4c4:	39 f7       	brne	.-50     	; 0x494 <RC_Calibrate+0x5a>
    temp = (PIND<<5) & 0x80;
    osccal_value |= (temp>>i);
  }
	
  /* Enable USART1 */
  UCSR1B |= ((1<<TXEN1)|(1<<RXEN1));
 4c6:	e9 ec       	ldi	r30, 0xC9	; 201
 4c8:	f0 e0       	ldi	r31, 0x00	; 0
 4ca:	90 81       	ld	r25, Z
 4cc:	98 61       	ori	r25, 0x18	; 24
 4ce:	90 83       	st	Z, r25
  
	DDRD = Temp_DDRD;
 4d0:	7a b9       	out	0x0a, r23	; 10
	PORTD = Temp_PORTD;
 4d2:	6b b9       	out	0x0b, r22	; 11
	
	return(osccal_value);
 4d4:	08 95       	ret

000004d6 <tpi_init>:


/* Initialise Port pins for TPI communication */
void tpi_init(void)
{
	DDRD = (1<<TPI_RESET)|(1<<TPI_CLK)|(1<<TPI_DATA_TX);
 4d6:	88 e3       	ldi	r24, 0x38	; 56
 4d8:	8a b9       	out	0x0a, r24	; 10
	PORTD |=(1<<TPI_RESET)|(1<<TPI_CLK);
 4da:	8b b1       	in	r24, 0x0b	; 11
 4dc:	80 63       	ori	r24, 0x30	; 48
 4de:	8b b9       	out	0x0b, r24	; 11
}
 4e0:	08 95       	ret

000004e2 <send_skey>:

/* Send Serial KEY signaling instruction, followed by the Enable Key 
** for NVM programming 
** nvm_key : variable to hold NVM_PROGRAM_ENABLE for transfer */
void send_skey(uint64_t nvm_key)
{
 4e2:	cf 92       	push	r12
 4e4:	df 92       	push	r13
 4e6:	ef 92       	push	r14
 4e8:	ff 92       	push	r15
 4ea:	0f 93       	push	r16
 4ec:	1f 93       	push	r17
 4ee:	cf 93       	push	r28
 4f0:	df 93       	push	r29
 4f2:	c2 2f       	mov	r28, r18
 4f4:	e3 2e       	mov	r14, r19
 4f6:	f4 2e       	mov	r15, r20
 4f8:	05 2f       	mov	r16, r21
 4fa:	16 2f       	mov	r17, r22
 4fc:	d7 2f       	mov	r29, r23
 4fe:	d8 2e       	mov	r13, r24
 500:	c9 2e       	mov	r12, r25
	tpi_send_byte(SKEY);
 502:	80 ee       	ldi	r24, 0xE0	; 224
 504:	0e 94 39 04 	call	0x872	; 0x872 <tpi_send_byte>
	while(nvm_key)
 508:	8c 2f       	mov	r24, r28
 50a:	8e 29       	or	r24, r14
 50c:	8f 29       	or	r24, r15
 50e:	80 2b       	or	r24, r16
 510:	81 2b       	or	r24, r17
 512:	8d 2b       	or	r24, r29
 514:	8d 29       	or	r24, r13
 516:	8c 29       	or	r24, r12
 518:	f1 f0       	breq	.+60     	; 0x556 <send_skey+0x74>
	{
		tpi_send_byte(nvm_key & 0xFF);
 51a:	8c 2f       	mov	r24, r28
 51c:	0e 94 39 04 	call	0x872	; 0x872 <tpi_send_byte>
		nvm_key>>=8;
 520:	2c 2f       	mov	r18, r28
 522:	3e 2d       	mov	r19, r14
 524:	4f 2d       	mov	r20, r15
 526:	50 2f       	mov	r21, r16
 528:	61 2f       	mov	r22, r17
 52a:	7d 2f       	mov	r23, r29
 52c:	8d 2d       	mov	r24, r13
 52e:	9c 2d       	mov	r25, r12
 530:	08 e0       	ldi	r16, 0x08	; 8
 532:	0e 94 80 04 	call	0x900	; 0x900 <__lshrdi3>
 536:	c2 2f       	mov	r28, r18
 538:	e3 2e       	mov	r14, r19
 53a:	f4 2e       	mov	r15, r20
 53c:	05 2f       	mov	r16, r21
 53e:	16 2f       	mov	r17, r22
 540:	d7 2f       	mov	r29, r23
 542:	d8 2e       	mov	r13, r24
 544:	c9 2e       	mov	r12, r25
** for NVM programming 
** nvm_key : variable to hold NVM_PROGRAM_ENABLE for transfer */
void send_skey(uint64_t nvm_key)
{
	tpi_send_byte(SKEY);
	while(nvm_key)
 546:	23 2b       	or	r18, r19
 548:	24 2b       	or	r18, r20
 54a:	25 2b       	or	r18, r21
 54c:	26 2b       	or	r18, r22
 54e:	27 2b       	or	r18, r23
 550:	28 2b       	or	r18, r24
 552:	29 2b       	or	r18, r25
 554:	11 f7       	brne	.-60     	; 0x51a <send_skey+0x38>
	{
		tpi_send_byte(nvm_key & 0xFF);
		nvm_key>>=8;
	}
}
 556:	df 91       	pop	r29
 558:	cf 91       	pop	r28
 55a:	1f 91       	pop	r17
 55c:	0f 91       	pop	r16
 55e:	ff 90       	pop	r15
 560:	ef 90       	pop	r14
 562:	df 90       	pop	r13
 564:	cf 90       	pop	r12
 566:	08 95       	ret

00000568 <set_gaurd_time>:
/* Write GT[2:0] bits in TPI Physical Layer Control Register, This defines the 
** IDLE time required when changing from reception more to transmission mode. 
** time : Gaurd time value to be programmed 
*/
void set_gaurd_time(uint8_t time)
{
 568:	cf 93       	push	r28
 56a:	c8 2f       	mov	r28, r24
uint8_t powof2=1;
	tpi_send_byte(SSTCS |TPIPCR);
 56c:	82 ec       	ldi	r24, 0xC2	; 194
 56e:	0e 94 39 04 	call	0x872	; 0x872 <tpi_send_byte>
	tpi_send_byte(time);
 572:	8c 2f       	mov	r24, r28
 574:	0e 94 39 04 	call	0x872	; 0x872 <tpi_send_byte>
	/* Calculate no of idle clock cycles required based on the gaurd time set */
	for(uint8_t i=0; i<(~time & 0x07); i++) powof2 *=2;
 578:	2c 2f       	mov	r18, r28
 57a:	30 e0       	ldi	r19, 0x00	; 0
 57c:	20 95       	com	r18
 57e:	30 95       	com	r19
 580:	27 70       	andi	r18, 0x07	; 7
 582:	30 70       	andi	r19, 0x00	; 0
 584:	12 16       	cp	r1, r18
 586:	13 06       	cpc	r1, r19
 588:	54 f4       	brge	.+20     	; 0x59e <set_gaurd_time+0x36>
 58a:	40 e0       	ldi	r20, 0x00	; 0
** IDLE time required when changing from reception more to transmission mode. 
** time : Gaurd time value to be programmed 
*/
void set_gaurd_time(uint8_t time)
{
uint8_t powof2=1;
 58c:	51 e0       	ldi	r21, 0x01	; 1
	tpi_send_byte(SSTCS |TPIPCR);
	tpi_send_byte(time);
	/* Calculate no of idle clock cycles required based on the gaurd time set */
	for(uint8_t i=0; i<(~time & 0x07); i++) powof2 *=2;
 58e:	55 0f       	add	r21, r21
 590:	4f 5f       	subi	r20, 0xFF	; 255
 592:	84 2f       	mov	r24, r20
 594:	90 e0       	ldi	r25, 0x00	; 0
 596:	82 17       	cp	r24, r18
 598:	93 07       	cpc	r25, r19
 59a:	cc f3       	brlt	.-14     	; 0x58e <set_gaurd_time+0x26>
 59c:	01 c0       	rjmp	.+2      	; 0x5a0 <set_gaurd_time+0x38>
** IDLE time required when changing from reception more to transmission mode. 
** time : Gaurd time value to be programmed 
*/
void set_gaurd_time(uint8_t time)
{
uint8_t powof2=1;
 59e:	51 e0       	ldi	r21, 0x01	; 1
	tpi_send_byte(SSTCS |TPIPCR);
	tpi_send_byte(time);
	/* Calculate no of idle clock cycles required based on the gaurd time set */
	for(uint8_t i=0; i<(~time & 0x07); i++) powof2 *=2;
	idle_clock = (time==GAURD_TIME_0) ? 2 : (powof2+2);
 5a0:	c7 30       	cpi	r28, 0x07	; 7
 5a2:	11 f0       	breq	.+4      	; 0x5a8 <set_gaurd_time+0x40>
 5a4:	5e 5f       	subi	r21, 0xFE	; 254
 5a6:	01 c0       	rjmp	.+2      	; 0x5aa <set_gaurd_time+0x42>
 5a8:	52 e0       	ldi	r21, 0x02	; 2
 5aa:	50 93 04 01 	sts	0x0104, r21
  
}
 5ae:	cf 91       	pop	r28
 5b0:	08 95       	ret

000005b2 <read_device_id>:
	
}

/* Read 3 bytes of Device ID  */
void read_device_id(void)
{
 5b2:	0f 93       	push	r16
 5b4:	1f 93       	push	r17
 5b6:	cf 93       	push	r28
 5b8:	df 93       	push	r29
 5ba:	c0 e0       	ldi	r28, 0x00	; 0
 5bc:	d0 e0       	ldi	r29, 0x00	; 0
 	for(uint8_t bytes_read = 0; bytes_read <DEV_ID_SIZE;bytes_read++)
	{
		send_nvm_command(NVMCMD_NO_OPERATION);
		send_nvm_address(DEV_ID_START + bytes_read);
		dev_id[bytes_read] = read_nvm_byte();
 5be:	0c e0       	ldi	r16, 0x0C	; 12
 5c0:	11 e0       	ldi	r17, 0x01	; 1
/* Read 3 bytes of Device ID  */
void read_device_id(void)
{
 	for(uint8_t bytes_read = 0; bytes_read <DEV_ID_SIZE;bytes_read++)
	{
		send_nvm_command(NVMCMD_NO_OPERATION);
 5c2:	80 e0       	ldi	r24, 0x00	; 0
 5c4:	0e 94 7f 00 	call	0xfe	; 0xfe <send_nvm_command>
		send_nvm_address(DEV_ID_START + bytes_read);
 5c8:	ce 01       	movw	r24, r28
 5ca:	80 54       	subi	r24, 0x40	; 64
 5cc:	90 4c       	sbci	r25, 0xC0	; 192
 5ce:	0e 94 64 00 	call	0xc8	; 0xc8 <send_nvm_address>
		dev_id[bytes_read] = read_nvm_byte();
 5d2:	0e 94 89 00 	call	0x112	; 0x112 <read_nvm_byte>
 5d6:	f8 01       	movw	r30, r16
 5d8:	ec 0f       	add	r30, r28
 5da:	fd 1f       	adc	r31, r29
 5dc:	80 83       	st	Z, r24
 5de:	21 96       	adiw	r28, 0x01	; 1
}

/* Read 3 bytes of Device ID  */
void read_device_id(void)
{
 	for(uint8_t bytes_read = 0; bytes_read <DEV_ID_SIZE;bytes_read++)
 5e0:	c3 30       	cpi	r28, 0x03	; 3
 5e2:	d1 05       	cpc	r29, r1
 5e4:	71 f7       	brne	.-36     	; 0x5c2 <read_device_id+0x10>
		send_nvm_command(NVMCMD_NO_OPERATION);
		send_nvm_address(DEV_ID_START + bytes_read);
		dev_id[bytes_read] = read_nvm_byte();

	}
}
 5e6:	df 91       	pop	r29
 5e8:	cf 91       	pop	r28
 5ea:	1f 91       	pop	r17
 5ec:	0f 91       	pop	r16
 5ee:	08 95       	ret

000005f0 <read_lockbyte>:
/* Read Lockbyte */
void read_lockbyte(void)
{
		send_nvm_command(NVMCMD_NO_OPERATION);
 5f0:	80 e0       	ldi	r24, 0x00	; 0
 5f2:	0e 94 7f 00 	call	0xfe	; 0xfe <send_nvm_command>
		send_nvm_address(NVM_LOCK_BITS_START );
 5f6:	80 e0       	ldi	r24, 0x00	; 0
 5f8:	9f e3       	ldi	r25, 0x3F	; 63
 5fa:	0e 94 64 00 	call	0xc8	; 0xc8 <send_nvm_address>
		lock_byte[1] = read_nvm_byte();
 5fe:	0e 94 89 00 	call	0x112	; 0x112 <read_nvm_byte>
 602:	80 93 06 01 	sts	0x0106, r24

}
 606:	08 95       	ret

00000608 <read_config_byte0>:
}

/* Read Configuration byte ( Fuse byte) */
void read_config_byte0(void)
{
	send_nvm_command((uint8_t)NVMCMD_NO_OPERATION);
 608:	80 e0       	ldi	r24, 0x00	; 0
 60a:	0e 94 7f 00 	call	0xfe	; 0xfe <send_nvm_command>
	send_nvm_address(CONF_BITS_START);
 60e:	80 e4       	ldi	r24, 0x40	; 64
 610:	9f e3       	ldi	r25, 0x3F	; 63
 612:	0e 94 64 00 	call	0xc8	; 0xc8 <send_nvm_address>
	config_byte_0 =	read_nvm_byte();
 616:	0e 94 89 00 	call	0x112	; 0x112 <read_nvm_byte>
 61a:	80 93 09 01 	sts	0x0109, r24

}
 61e:	08 95       	ret

00000620 <read_calib_byte0>:
}

/* Read Calibration byte0 (OSCCAL value from production) */
void read_calib_byte0(void)
{
 	send_nvm_command((uint8_t)NVMCMD_NO_OPERATION);
 620:	80 e0       	ldi	r24, 0x00	; 0
 622:	0e 94 7f 00 	call	0xfe	; 0xfe <send_nvm_command>
	send_nvm_address(CALIB_BITS_START);
 626:	80 e8       	ldi	r24, 0x80	; 128
 628:	9f e3       	ldi	r25, 0x3F	; 63
 62a:	0e 94 64 00 	call	0xc8	; 0xc8 <send_nvm_address>
 	calib_byte_0 =	read_nvm_byte();
 62e:	0e 94 89 00 	call	0x112	; 0x112 <read_nvm_byte>
 632:	80 93 0a 01 	sts	0x010A, r24

}
 636:	08 95       	ret

00000638 <read_code_byte>:

/* Write one word to program memory 
** nvm_address : Memory address to be read from
*/
uint8_t read_code_byte(uint16_t nvm_address)
{	
 638:	0f 93       	push	r16
 63a:	1f 93       	push	r17
 63c:	cf 93       	push	r28
 63e:	df 93       	push	r29
 640:	0f 92       	push	r0
 642:	cd b7       	in	r28, 0x3d	; 61
 644:	de b7       	in	r29, 0x3e	; 62
 646:	8c 01       	movw	r16, r24
	volatile uint8_t nvm_byte;
	send_nvm_command((uint8_t)NVMCMD_NO_OPERATION);
 648:	80 e0       	ldi	r24, 0x00	; 0
 64a:	0e 94 7f 00 	call	0xfe	; 0xfe <send_nvm_command>
	send_nvm_address(nvm_address);
 64e:	c8 01       	movw	r24, r16
 650:	0e 94 64 00 	call	0xc8	; 0xc8 <send_nvm_address>
	nvm_byte =	read_nvm_byte();
 654:	0e 94 89 00 	call	0x112	; 0x112 <read_nvm_byte>
 658:	89 83       	std	Y+1, r24	; 0x01
	return nvm_byte;
 65a:	89 81       	ldd	r24, Y+1	; 0x01
}
 65c:	0f 90       	pop	r0
 65e:	df 91       	pop	r29
 660:	cf 91       	pop	r28
 662:	1f 91       	pop	r17
 664:	0f 91       	pop	r16
 666:	08 95       	ret

00000668 <tpi_disable>:
}

/* Disable TPI */
void tpi_disable()
{
	PORTD |=(1<<TPI_RESET);//Release RESET
 668:	5d 9a       	sbi	0x0b, 5	; 11
	UCSR1B &=(~(1<<RXEN1));
 66a:	e9 ec       	ldi	r30, 0xC9	; 201
 66c:	f0 e0       	ldi	r31, 0x00	; 0
 66e:	80 81       	ld	r24, Z
 670:	8f 7e       	andi	r24, 0xEF	; 239
 672:	80 83       	st	Z, r24
	UCSR1B &=(~(1<<TXEN1));
 674:	80 81       	ld	r24, Z
 676:	87 7f       	andi	r24, 0xF7	; 247
 678:	80 83       	st	Z, r24
}	
 67a:	08 95       	ret

0000067c <tpi_idle>:

/* Idle for the choosen gaurdtime */
void tpi_idle(uint8_t gaurd_time)
{
	for(uint8_t i=0;i<gaurd_time;i++)
 67c:	88 23       	and	r24, r24
 67e:	41 f0       	breq	.+16     	; 0x690 <tpi_idle+0x14>
 680:	90 e0       	ldi	r25, 0x00	; 0
	{ 
		while (PIND & (1 << TPI_CLK));
 682:	4c 99       	sbic	0x09, 4	; 9
 684:	fe cf       	rjmp	.-4      	; 0x682 <tpi_idle+0x6>
		while (!(PIND & (1 << TPI_CLK)));
 686:	4c 9b       	sbis	0x09, 4	; 9
 688:	fe cf       	rjmp	.-4      	; 0x686 <tpi_idle+0xa>
}	

/* Idle for the choosen gaurdtime */
void tpi_idle(uint8_t gaurd_time)
{
	for(uint8_t i=0;i<gaurd_time;i++)
 68a:	9f 5f       	subi	r25, 0xFF	; 255
 68c:	98 17       	cp	r25, r24
 68e:	c9 f7       	brne	.-14     	; 0x682 <tpi_idle+0x6>
 690:	08 95       	ret

00000692 <is_nvm_busy>:
}

/* Check if NVM is busy by reading NVMCSR */
bool is_nvm_busy(void)
{
	tpi_send_byte(SIN |((NVMCSR & 0XF0)<<1) | (NVMCSR & 0X0F));
 692:	82 e7       	ldi	r24, 0x72	; 114
 694:	0e 94 39 04 	call	0x872	; 0x872 <tpi_send_byte>
	tpi_idle(idle_clock);
 698:	80 91 04 01 	lds	r24, 0x0104
 69c:	0e 94 3e 03 	call	0x67c	; 0x67c <tpi_idle>
	nvm_status = tpi_receive_byte();
 6a0:	0e 94 25 04 	call	0x84a	; 0x84a <tpi_receive_byte>
 6a4:	80 93 00 01 	sts	0x0100, r24
	if(nvm_status == 0x80) 
 6a8:	90 91 00 01 	lds	r25, 0x0100
	write_nvm_word(0xFFFF);
	while(is_nvm_busy());
}

/* Check if NVM is busy by reading NVMCSR */
bool is_nvm_busy(void)
 6ac:	81 e0       	ldi	r24, 0x01	; 1
 6ae:	90 38       	cpi	r25, 0x80	; 128
 6b0:	09 f0       	breq	.+2      	; 0x6b4 <is_nvm_busy+0x22>
 6b2:	80 e0       	ldi	r24, 0x00	; 0
	}
	else
	{
		return false;
	}
}
 6b4:	08 95       	ret

000006b6 <chip_erase>:
}

/* Chip Erase */
void chip_erase(void)
{
	send_nvm_address(NVM_PROG_MEM_START);
 6b6:	80 e0       	ldi	r24, 0x00	; 0
 6b8:	90 e4       	ldi	r25, 0x40	; 64
 6ba:	0e 94 64 00 	call	0xc8	; 0xc8 <send_nvm_address>
	send_nvm_command(NVMCMD_CHIP_ERASE);
 6be:	80 e1       	ldi	r24, 0x10	; 16
 6c0:	0e 94 7f 00 	call	0xfe	; 0xfe <send_nvm_command>
	write_nvm_word(0xFFFF);
 6c4:	8f ef       	ldi	r24, 0xFF	; 255
 6c6:	9f ef       	ldi	r25, 0xFF	; 255
 6c8:	0e 94 96 00 	call	0x12c	; 0x12c <write_nvm_word>
	while(is_nvm_busy());
 6cc:	0e 94 49 03 	call	0x692	; 0x692 <is_nvm_busy>
 6d0:	88 23       	and	r24, r24
 6d2:	e1 f7       	brne	.-8      	; 0x6cc <chip_erase+0x16>
}
 6d4:	08 95       	ret

000006d6 <erase_code_section>:
}

/* Erase Code Section, this is not same as Chip Erase. */
void erase_code_section(void)
{
	send_nvm_address(NVM_PROG_MEM_START);
 6d6:	80 e0       	ldi	r24, 0x00	; 0
 6d8:	90 e4       	ldi	r25, 0x40	; 64
 6da:	0e 94 64 00 	call	0xc8	; 0xc8 <send_nvm_address>
	send_nvm_command(NVMCMD_SECTION_ERASE);
 6de:	84 e1       	ldi	r24, 0x14	; 20
 6e0:	0e 94 7f 00 	call	0xfe	; 0xfe <send_nvm_command>
	write_nvm_word(0XFFFF);
 6e4:	8f ef       	ldi	r24, 0xFF	; 255
 6e6:	9f ef       	ldi	r25, 0xFF	; 255
 6e8:	0e 94 96 00 	call	0x12c	; 0x12c <write_nvm_word>
	while(is_nvm_busy());
 6ec:	0e 94 49 03 	call	0x692	; 0x692 <is_nvm_busy>
 6f0:	88 23       	and	r24, r24
 6f2:	e1 f7       	brne	.-8      	; 0x6ec <erase_code_section+0x16>
}
 6f4:	08 95       	ret

000006f6 <program_code_word>:
/* Write one word to program memory 
** nvm_address : Memory address to be written to
** code_word : Data to be written
*/
void program_code_word(uint16_t nvm_address,uint16_t code_word)
{
 6f6:	cf 93       	push	r28
 6f8:	df 93       	push	r29
 6fa:	eb 01       	movw	r28, r22
	send_nvm_address(nvm_address);
 6fc:	0e 94 64 00 	call	0xc8	; 0xc8 <send_nvm_address>
	send_nvm_command(NVMCMD_MEMORY_WRITE);
 700:	8d e1       	ldi	r24, 0x1D	; 29
 702:	0e 94 7f 00 	call	0xfe	; 0xfe <send_nvm_command>
	write_nvm_word(code_word);
 706:	ce 01       	movw	r24, r28
 708:	0e 94 96 00 	call	0x12c	; 0x12c <write_nvm_word>
	if(words_to_write > 1) tpi_idle(12);
	while(is_nvm_busy());
 70c:	0e 94 49 03 	call	0x692	; 0x692 <is_nvm_busy>
 710:	88 23       	and	r24, r24
 712:	e1 f7       	brne	.-8      	; 0x70c <program_code_word+0x16>
}
 714:	df 91       	pop	r29
 716:	cf 91       	pop	r28
 718:	08 95       	ret

0000071a <erase_config_byte0>:

}
/* Erase Configuration Section */
void erase_config_byte0(void)
{
	send_nvm_address(CONF_BITS_START);
 71a:	80 e4       	ldi	r24, 0x40	; 64
 71c:	9f e3       	ldi	r25, 0x3F	; 63
 71e:	0e 94 64 00 	call	0xc8	; 0xc8 <send_nvm_address>
	send_nvm_command((uint8_t)NVMCMD_SECTION_ERASE);
 722:	84 e1       	ldi	r24, 0x14	; 20
 724:	0e 94 7f 00 	call	0xfe	; 0xfe <send_nvm_command>
	write_nvm_word(0xFFFF);
 728:	8f ef       	ldi	r24, 0xFF	; 255
 72a:	9f ef       	ldi	r25, 0xFF	; 255
 72c:	0e 94 96 00 	call	0x12c	; 0x12c <write_nvm_word>
	while(is_nvm_busy());
 730:	0e 94 49 03 	call	0x692	; 0x692 <is_nvm_busy>
 734:	88 23       	and	r24, r24
 736:	e1 f7       	brne	.-8      	; 0x730 <erase_config_byte0+0x16>
}
 738:	08 95       	ret

0000073a <program_lockbyte>:
}

/* Write Lockbyte 
** lockbyte : lock byte to be set*/
void program_lockbyte(uint8_t lockbyte)
{
 73a:	cf 93       	push	r28
 73c:	c8 2f       	mov	r28, r24
	send_nvm_address(NVM_LOCK_BITS_START );
 73e:	80 e0       	ldi	r24, 0x00	; 0
 740:	9f e3       	ldi	r25, 0x3F	; 63
 742:	0e 94 64 00 	call	0xc8	; 0xc8 <send_nvm_address>
	send_nvm_command(NVMCMD_MEMORY_WRITE);
 746:	8d e1       	ldi	r24, 0x1D	; 29
 748:	0e 94 7f 00 	call	0xfe	; 0xfe <send_nvm_command>
	write_nvm_word(0xFF00 | lockbyte);
 74c:	8c 2f       	mov	r24, r28
 74e:	90 e0       	ldi	r25, 0x00	; 0
 750:	9f 6f       	ori	r25, 0xFF	; 255
 752:	0e 94 96 00 	call	0x12c	; 0x12c <write_nvm_word>
	while(is_nvm_busy());
 756:	0e 94 49 03 	call	0x692	; 0x692 <is_nvm_busy>
 75a:	88 23       	and	r24, r24
 75c:	e1 f7       	brne	.-8      	; 0x756 <program_lockbyte+0x1c>
}
 75e:	cf 91       	pop	r28
 760:	08 95       	ret

00000762 <program_config_byte0>:
}
/* Program Configruation byte (Fuse byte) 
** config_byte : Fuse value to be programmed
*/
void program_config_byte0(uint8_t config_byte)
{
 762:	cf 93       	push	r28
 764:	c8 2f       	mov	r28, r24
uint8_t i=0;
	do{
		send_nvm_address(CONF_BITS_START +(i*2));
 766:	80 e4       	ldi	r24, 0x40	; 64
 768:	9f e3       	ldi	r25, 0x3F	; 63
 76a:	0e 94 64 00 	call	0xc8	; 0xc8 <send_nvm_address>
		send_nvm_command((uint8_t)NVMCMD_MEMORY_WRITE);
 76e:	8d e1       	ldi	r24, 0x1D	; 29
 770:	0e 94 7f 00 	call	0xfe	; 0xfe <send_nvm_command>
		write_nvm_word(0XFF00 | config_byte);
 774:	8c 2f       	mov	r24, r28
 776:	90 e0       	ldi	r25, 0x00	; 0
 778:	9f 6f       	ori	r25, 0xFF	; 255
 77a:	0e 94 96 00 	call	0x12c	; 0x12c <write_nvm_word>
		i++;
		if(words_to_write -i) tpi_idle(12);
	}while(i<words_to_write);
	while(is_nvm_busy());
 77e:	0e 94 49 03 	call	0x692	; 0x692 <is_nvm_busy>
 782:	88 23       	and	r24, r24
 784:	e1 f7       	brne	.-8      	; 0x77e <program_config_byte0+0x1c>

}
 786:	cf 91       	pop	r28
 788:	08 95       	ret

0000078a <read_tpi_id>:
	
}
/* Read TPI Identification Register, This should return 0X80 */
void read_tpi_id(void)
{
	tpi_send_byte(SLDCS |TPIIR);
 78a:	8f e8       	ldi	r24, 0x8F	; 143
 78c:	0e 94 39 04 	call	0x872	; 0x872 <tpi_send_byte>
	tpi_idle(140);
 790:	8c e8       	ldi	r24, 0x8C	; 140
 792:	0e 94 3e 03 	call	0x67c	; 0x67c <tpi_idle>
	tpi_id = tpi_receive_byte();
 796:	0e 94 25 04 	call	0x84a	; 0x84a <tpi_receive_byte>
 79a:	80 93 08 01 	sts	0x0108, r24

}
 79e:	08 95       	ret

000007a0 <read_gaurd_time>:
}
/* Read GT[2:0] bits in TPI Physical Layer Control Register, This defines the 
** IDLE time required when changing from reception more to trasmission mode. */
void read_gaurd_time(void)
{
	tpi_send_byte(SLDCS |TPIPCR);
 7a0:	82 e8       	ldi	r24, 0x82	; 130
 7a2:	0e 94 39 04 	call	0x872	; 0x872 <tpi_send_byte>
	tpi_idle(idle_clock);
 7a6:	80 91 04 01 	lds	r24, 0x0104
 7aa:	0e 94 3e 03 	call	0x67c	; 0x67c <tpi_idle>
	gaurd_time= tpi_receive_byte();
 7ae:	0e 94 25 04 	call	0x84a	; 0x84a <tpi_receive_byte>
 7b2:	80 93 0b 01 	sts	0x010B, r24
	
}
 7b6:	08 95       	ret

000007b8 <read_tpi_status>:
}
/* Read TPI Status Register, if NVM is enabled it should return 0X02 (NVMEN set),
** else will return 0X00  */
void read_tpi_status(void)
{
	tpi_send_byte(SLDCS | TPISR);
 7b8:	80 e8       	ldi	r24, 0x80	; 128
 7ba:	0e 94 39 04 	call	0x872	; 0x872 <tpi_send_byte>
	tpi_idle(idle_clock);
 7be:	80 91 04 01 	lds	r24, 0x0104
 7c2:	0e 94 3e 03 	call	0x67c	; 0x67c <tpi_idle>
 	tpi_status = tpi_receive_byte();
 7c6:	0e 94 25 04 	call	0x84a	; 0x84a <tpi_receive_byte>
 7ca:	80 93 07 01 	sts	0x0107, r24
}
 7ce:	08 95       	ret

000007d0 <tpi_enable>:

/* Enable TPI Communication. This includes reading TPI ID, Setting Gaurd time, 
   enable NVM programming by sending SKEY, and checking TPI Status */
void tpi_enable()
{
  	tpi_init();
 7d0:	0e 94 6b 02 	call	0x4d6	; 0x4d6 <tpi_init>
	tpi_comm_init();  
 7d4:	0e 94 1b 04 	call	0x836	; 0x836 <tpi_comm_init>
{
	PORTD |=(1<<TPI_RESET);
}
static inline void hold_reset_low(void)
{
	PORTD &=~(1<<TPI_RESET);
 7d8:	5d 98       	cbi	0x0b, 5	; 11
 7da:	88 ef       	ldi	r24, 0xF8	; 248
 7dc:	90 e0       	ldi	r25, 0x00	; 0
 7de:	01 97       	sbiw	r24, 0x01	; 1
 7e0:	f1 f7       	brne	.-4      	; 0x7de <tpi_enable+0xe>
 7e2:	00 c0       	rjmp	.+0      	; 0x7e4 <tpi_enable+0x14>
 7e4:	00 00       	nop
{
	PORTD|=(1<<TPI_CLK);
}
static inline void hold_data_high(void)
{
	PORTD |=(1<<TPI_DATA_TX);
 7e6:	5b 9a       	sbi	0x0b, 3	; 11
	UCSR1B |= (1<<RXEN1);
}
/* Disable TPI receiver */
inline void tpi_receive_disable(void)
{
	UCSR1B &=(~(1<<RXEN1));
 7e8:	e9 ec       	ldi	r30, 0xC9	; 201
 7ea:	f0 e0       	ldi	r31, 0x00	; 0
 7ec:	80 81       	ld	r24, Z
 7ee:	8f 7e       	andi	r24, 0xEF	; 239
 7f0:	80 83       	st	Z, r24
}
/* Enable TPI transmitter */
inline void tpi_transmit_enable(void)
{
	UCSR1B |= (1<<TXEN1);
 7f2:	80 81       	ld	r24, Z
 7f4:	88 60       	ori	r24, 0x08	; 8
 7f6:	80 83       	st	Z, r24
	hold_reset_low();
	_delay_us(90);
	hold_data_high();
	tpi_receive_disable();
	tpi_transmit_enable();
	tpi_idle(50);
 7f8:	82 e3       	ldi	r24, 0x32	; 50
 7fa:	0e 94 3e 03 	call	0x67c	; 0x67c <tpi_idle>

	read_tpi_id();
 7fe:	0e 94 c5 03 	call	0x78a	; 0x78a <read_tpi_id>
	set_gaurd_time(GAURD_TIME_128); 
 802:	80 e0       	ldi	r24, 0x00	; 0
 804:	0e 94 b4 02 	call	0x568	; 0x568 <set_gaurd_time>
	read_gaurd_time();
 808:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <read_gaurd_time>
	send_skey(NVM_PROGRAM_ENABLE);
 80c:	2f ef       	ldi	r18, 0xFF	; 255
 80e:	38 e8       	ldi	r19, 0x88	; 136
 810:	48 ed       	ldi	r20, 0xD8	; 216
 812:	5d ec       	ldi	r21, 0xCD	; 205
 814:	65 e4       	ldi	r22, 0x45	; 69
 816:	7b ea       	ldi	r23, 0xAB	; 171
 818:	89 e8       	ldi	r24, 0x89	; 137
 81a:	92 e1       	ldi	r25, 0x12	; 18
 81c:	0e 94 71 02 	call	0x4e2	; 0x4e2 <send_skey>
	while(!tpi_status) 
 820:	80 91 07 01 	lds	r24, 0x0107
 824:	88 23       	and	r24, r24
 826:	31 f4       	brne	.+12     	; 0x834 <tpi_enable+0x64>
	{
		read_tpi_status();
 828:	0e 94 dc 03 	call	0x7b8	; 0x7b8 <read_tpi_status>

	read_tpi_id();
	set_gaurd_time(GAURD_TIME_128); 
	read_gaurd_time();
	send_skey(NVM_PROGRAM_ENABLE);
	while(!tpi_status) 
 82c:	80 91 07 01 	lds	r24, 0x0107
 830:	88 23       	and	r24, r24
 832:	d1 f3       	breq	.-12     	; 0x828 <tpi_enable+0x58>
 834:	08 95       	ret

00000836 <tpi_comm_init>:


/* Initialize USART for TPI Communication */
void tpi_comm_init()
{	
	DDRD |= (1<<TPI_CLK);
 836:	54 9a       	sbi	0x0a, 4	; 10
	/* Set TPI Clock frequency */
	UBRR1H =  (TPI_BAUD>>8);                  
 838:	10 92 cd 00 	sts	0x00CD, r1
	UBRR1L =  TPI_BAUD;
 83c:	85 e0       	ldi	r24, 0x05	; 5
 83e:	80 93 cc 00 	sts	0x00CC, r24
	/* Synchronous USART, Frame format is ST,8,E,SP1,SP2 */
	UCSR1C =(1<<UMSEL10)|(1<< USBS1) |(1<<UPM11)|(1<<UCSZ11)|(1<<UCSZ10)|(1<<UCPOL1);
 842:	8f e6       	ldi	r24, 0x6F	; 111
 844:	80 93 ca 00 	sts	0x00CA, r24

}
 848:	08 95       	ret

0000084a <tpi_receive_byte>:
}
/* Disable TPI receiver */
inline void tpi_transmit_disable(void)
{
	UCSR1B &=(~(1<<TXEN1));
 84a:	e9 ec       	ldi	r30, 0xC9	; 201
 84c:	f0 e0       	ldi	r31, 0x00	; 0
 84e:	80 81       	ld	r24, Z
 850:	87 7f       	andi	r24, 0xF7	; 247
 852:	80 83       	st	Z, r24
}

/* Enable UART receiver  */
inline void tpi_receive_enable(void)
{	
	UCSR1B |= (1<<RXEN1);
 854:	80 81       	ld	r24, Z
 856:	80 61       	ori	r24, 0x10	; 16
 858:	80 83       	st	Z, r24
 85a:	85 e6       	ldi	r24, 0x65	; 101
{
uint8_t timeout=100,rx_data;
	tpi_transmit_disable();
	tpi_receive_enable();
	// Wait for incoming data
	while(!(UCSR1A & (1<<RXC1)))
 85c:	e8 ec       	ldi	r30, 0xC8	; 200
 85e:	f0 e0       	ldi	r31, 0x00	; 0
 860:	02 c0       	rjmp	.+4      	; 0x866 <tpi_receive_byte+0x1c>
 862:	81 50       	subi	r24, 0x01	; 1
	{
		if(!timeout--) break;
 864:	19 f0       	breq	.+6      	; 0x86c <tpi_receive_byte+0x22>
{
uint8_t timeout=100,rx_data;
	tpi_transmit_disable();
	tpi_receive_enable();
	// Wait for incoming data
	while(!(UCSR1A & (1<<RXC1)))
 866:	90 81       	ld	r25, Z
 868:	99 23       	and	r25, r25
 86a:	dc f7       	brge	.-10     	; 0x862 <tpi_receive_byte+0x18>
	{
		if(!timeout--) break;
	}
	rx_data=UDR1;
 86c:	80 91 ce 00 	lds	r24, 0x00CE
	return rx_data;  
}
 870:	08 95       	ret

00000872 <tpi_send_byte>:
}
/* Disable TPI receiver */
inline void tpi_receive_disable(void)
{
	UCSR1B &=(~(1<<RXEN1));
 872:	e9 ec       	ldi	r30, 0xC9	; 201
 874:	f0 e0       	ldi	r31, 0x00	; 0
 876:	90 81       	ld	r25, Z
 878:	9f 7e       	andi	r25, 0xEF	; 239
 87a:	90 83       	st	Z, r25
}
/* Enable TPI transmitter */
inline void tpi_transmit_enable(void)
{
	UCSR1B |= (1<<TXEN1);
 87c:	90 81       	ld	r25, Z
 87e:	98 60       	ori	r25, 0x08	; 8
 880:	90 83       	st	Z, r25
*/
void tpi_send_byte( uint8_t tx_data )
{
	tpi_receive_disable();
	tpi_transmit_enable();
	while (PIND & (1 << TPI_CLK));
 882:	4c 99       	sbic	0x09, 4	; 9
 884:	fe cf       	rjmp	.-4      	; 0x882 <tpi_send_byte+0x10>
	while (!(PIND & (1 << TPI_CLK)));
 886:	4c 9b       	sbis	0x09, 4	; 9
 888:	fe cf       	rjmp	.-4      	; 0x886 <tpi_send_byte+0x14>

	while (!(UCSR1A & (1<<UDRE1)));  // Wait for empty transmit buffer    
 88a:	e8 ec       	ldi	r30, 0xC8	; 200
 88c:	f0 e0       	ldi	r31, 0x00	; 0
 88e:	90 81       	ld	r25, Z
 890:	95 ff       	sbrs	r25, 5
 892:	fd cf       	rjmp	.-6      	; 0x88e <tpi_send_byte+0x1c>
	UCSR1A|=(1<<TXC1);            
 894:	e8 ec       	ldi	r30, 0xC8	; 200
 896:	f0 e0       	ldi	r31, 0x00	; 0
 898:	90 81       	ld	r25, Z
 89a:	90 64       	ori	r25, 0x40	; 64
 89c:	90 83       	st	Z, r25
	UDR1 = tx_data;                   // Start transmission
 89e:	80 93 ce 00 	sts	0x00CE, r24
}
 8a2:	08 95       	ret

000008a4 <avrosp_comm_init>:

/* Initialise UART for AVROSP communication*/
void avrosp_comm_init(void)
{
	DDRD |= (1<<AVROSP_TXD);
 8a4:	51 9a       	sbi	0x0a, 1	; 10
	/* 	AVROSP baud rate */
	UBRR0H =  (AVROSP_BAUD>>8);                  
 8a6:	10 92 c5 00 	sts	0x00C5, r1
	UBRR0L =  AVROSP_BAUD;
 8aa:	85 e0       	ldi	r24, 0x05	; 5
 8ac:	80 93 c4 00 	sts	0x00C4, r24
	/* Asynchronous USART , Frame format is ST,8,SP1 */
 	UCSR0C =(1<<UCSZ01)|(1<<UCSZ00);
 8b0:	86 e0       	ldi	r24, 0x06	; 6
 8b2:	80 93 c2 00 	sts	0x00C2, r24
	/* enable receive and transmit */
 	UCSR0B |= (1<<RXEN0)|(1<<TXEN0);  
 8b6:	e1 ec       	ldi	r30, 0xC1	; 193
 8b8:	f0 e0       	ldi	r31, 0x00	; 0
 8ba:	80 81       	ld	r24, Z
 8bc:	88 61       	ori	r24, 0x18	; 24
 8be:	80 83       	st	Z, r24

}
 8c0:	08 95       	ret

000008c2 <avrosp_send_byte>:
** tx_data : data to be sent via UART 
*/
void avrosp_send_byte(char tx_data)
{
	/* Wait for empty transmit buffer */
	while (!(UCSR0A & (1<<UDRE0)));  
 8c2:	e0 ec       	ldi	r30, 0xC0	; 192
 8c4:	f0 e0       	ldi	r31, 0x00	; 0
 8c6:	90 81       	ld	r25, Z
 8c8:	95 ff       	sbrs	r25, 5
 8ca:	fd cf       	rjmp	.-6      	; 0x8c6 <avrosp_send_byte+0x4>
	UCSR0A|=(1<<TXC0);            
 8cc:	e0 ec       	ldi	r30, 0xC0	; 192
 8ce:	f0 e0       	ldi	r31, 0x00	; 0
 8d0:	90 81       	ld	r25, Z
 8d2:	90 64       	ori	r25, 0x40	; 64
 8d4:	90 83       	st	Z, r25
	/* Start Transmission */
	UDR0 = tx_data;         
 8d6:	80 93 c6 00 	sts	0x00C6, r24
}
 8da:	08 95       	ret

000008dc <avrosp_receive_byte>:

/* Receive one byte from AVROSP, return the received value */
uint8_t avrosp_receive_byte( void )
{
 8dc:	cf 93       	push	r28
 8de:	df 93       	push	r29
 8e0:	0f 92       	push	r0
 8e2:	cd b7       	in	r28, 0x3d	; 61
 8e4:	de b7       	in	r29, 0x3e	; 62
	volatile uint8_t rx_data;
	/* Wait for incoming data*/
	while(!(UCSR0A & (1<<RXC0)));
 8e6:	e0 ec       	ldi	r30, 0xC0	; 192
 8e8:	f0 e0       	ldi	r31, 0x00	; 0
 8ea:	80 81       	ld	r24, Z
 8ec:	88 23       	and	r24, r24
 8ee:	ec f7       	brge	.-6      	; 0x8ea <avrosp_receive_byte+0xe>
	rx_data=UDR0;
 8f0:	80 91 c6 00 	lds	r24, 0x00C6
 8f4:	89 83       	std	Y+1, r24	; 0x01
	return rx_data;                    
 8f6:	89 81       	ldd	r24, Y+1	; 0x01
}
 8f8:	0f 90       	pop	r0
 8fa:	df 91       	pop	r29
 8fc:	cf 91       	pop	r28
 8fe:	08 95       	ret

00000900 <__lshrdi3>:
 900:	cf 92       	push	r12
 902:	df 92       	push	r13
 904:	ef 92       	push	r14
 906:	ff 92       	push	r15
 908:	0f 93       	push	r16
 90a:	cf 93       	push	r28
 90c:	df 93       	push	r29
 90e:	cd b7       	in	r28, 0x3d	; 61
 910:	de b7       	in	r29, 0x3e	; 62
 912:	60 97       	sbiw	r28, 0x10	; 16
 914:	0f b6       	in	r0, 0x3f	; 63
 916:	f8 94       	cli
 918:	de bf       	out	0x3e, r29	; 62
 91a:	0f be       	out	0x3f, r0	; 63
 91c:	cd bf       	out	0x3d, r28	; 61
 91e:	00 23       	and	r16, r16
 920:	09 f4       	brne	.+2      	; 0x924 <__lshrdi3+0x24>
 922:	5a c0       	rjmp	.+180    	; 0x9d8 <__lshrdi3+0xd8>
 924:	29 87       	std	Y+9, r18	; 0x09
 926:	3a 87       	std	Y+10, r19	; 0x0a
 928:	4b 87       	std	Y+11, r20	; 0x0b
 92a:	5c 87       	std	Y+12, r21	; 0x0c
 92c:	6d 87       	std	Y+13, r22	; 0x0d
 92e:	7e 87       	std	Y+14, r23	; 0x0e
 930:	8f 87       	std	Y+15, r24	; 0x0f
 932:	98 8b       	std	Y+16, r25	; 0x10
 934:	80 e2       	ldi	r24, 0x20	; 32
 936:	80 1b       	sub	r24, r16
 938:	4d 85       	ldd	r20, Y+13	; 0x0d
 93a:	5e 85       	ldd	r21, Y+14	; 0x0e
 93c:	6f 85       	ldd	r22, Y+15	; 0x0f
 93e:	78 89       	ldd	r23, Y+16	; 0x10
 940:	18 16       	cp	r1, r24
 942:	b4 f0       	brlt	.+44     	; 0x970 <__lshrdi3+0x70>
 944:	1d 82       	std	Y+5, r1	; 0x05
 946:	1e 82       	std	Y+6, r1	; 0x06
 948:	1f 82       	std	Y+7, r1	; 0x07
 94a:	18 86       	std	Y+8, r1	; 0x08
 94c:	99 27       	eor	r25, r25
 94e:	87 fd       	sbrc	r24, 7
 950:	90 95       	com	r25
 952:	90 95       	com	r25
 954:	81 95       	neg	r24
 956:	9f 4f       	sbci	r25, 0xFF	; 255
 958:	04 c0       	rjmp	.+8      	; 0x962 <__lshrdi3+0x62>
 95a:	76 95       	lsr	r23
 95c:	67 95       	ror	r22
 95e:	57 95       	ror	r21
 960:	47 95       	ror	r20
 962:	8a 95       	dec	r24
 964:	d2 f7       	brpl	.-12     	; 0x95a <__lshrdi3+0x5a>
 966:	49 83       	std	Y+1, r20	; 0x01
 968:	5a 83       	std	Y+2, r21	; 0x02
 96a:	6b 83       	std	Y+3, r22	; 0x03
 96c:	7c 83       	std	Y+4, r23	; 0x04
 96e:	2c c0       	rjmp	.+88     	; 0x9c8 <__lshrdi3+0xc8>
 970:	6a 01       	movw	r12, r20
 972:	7b 01       	movw	r14, r22
 974:	00 2e       	mov	r0, r16
 976:	04 c0       	rjmp	.+8      	; 0x980 <__lshrdi3+0x80>
 978:	f6 94       	lsr	r15
 97a:	e7 94       	ror	r14
 97c:	d7 94       	ror	r13
 97e:	c7 94       	ror	r12
 980:	0a 94       	dec	r0
 982:	d2 f7       	brpl	.-12     	; 0x978 <__lshrdi3+0x78>
 984:	cd 82       	std	Y+5, r12	; 0x05
 986:	de 82       	std	Y+6, r13	; 0x06
 988:	ef 82       	std	Y+7, r14	; 0x07
 98a:	f8 86       	std	Y+8, r15	; 0x08
 98c:	6a 01       	movw	r12, r20
 98e:	7b 01       	movw	r14, r22
 990:	04 c0       	rjmp	.+8      	; 0x99a <__lshrdi3+0x9a>
 992:	cc 0c       	add	r12, r12
 994:	dd 1c       	adc	r13, r13
 996:	ee 1c       	adc	r14, r14
 998:	ff 1c       	adc	r15, r15
 99a:	8a 95       	dec	r24
 99c:	d2 f7       	brpl	.-12     	; 0x992 <__lshrdi3+0x92>
 99e:	d7 01       	movw	r26, r14
 9a0:	c6 01       	movw	r24, r12
 9a2:	49 85       	ldd	r20, Y+9	; 0x09
 9a4:	5a 85       	ldd	r21, Y+10	; 0x0a
 9a6:	6b 85       	ldd	r22, Y+11	; 0x0b
 9a8:	7c 85       	ldd	r23, Y+12	; 0x0c
 9aa:	04 c0       	rjmp	.+8      	; 0x9b4 <__lshrdi3+0xb4>
 9ac:	76 95       	lsr	r23
 9ae:	67 95       	ror	r22
 9b0:	57 95       	ror	r21
 9b2:	47 95       	ror	r20
 9b4:	0a 95       	dec	r16
 9b6:	d2 f7       	brpl	.-12     	; 0x9ac <__lshrdi3+0xac>
 9b8:	84 2b       	or	r24, r20
 9ba:	95 2b       	or	r25, r21
 9bc:	a6 2b       	or	r26, r22
 9be:	b7 2b       	or	r27, r23
 9c0:	89 83       	std	Y+1, r24	; 0x01
 9c2:	9a 83       	std	Y+2, r25	; 0x02
 9c4:	ab 83       	std	Y+3, r26	; 0x03
 9c6:	bc 83       	std	Y+4, r27	; 0x04
 9c8:	29 81       	ldd	r18, Y+1	; 0x01
 9ca:	3a 81       	ldd	r19, Y+2	; 0x02
 9cc:	4b 81       	ldd	r20, Y+3	; 0x03
 9ce:	5c 81       	ldd	r21, Y+4	; 0x04
 9d0:	6d 81       	ldd	r22, Y+5	; 0x05
 9d2:	7e 81       	ldd	r23, Y+6	; 0x06
 9d4:	8f 81       	ldd	r24, Y+7	; 0x07
 9d6:	98 85       	ldd	r25, Y+8	; 0x08
 9d8:	60 96       	adiw	r28, 0x10	; 16
 9da:	0f b6       	in	r0, 0x3f	; 63
 9dc:	f8 94       	cli
 9de:	de bf       	out	0x3e, r29	; 62
 9e0:	0f be       	out	0x3f, r0	; 63
 9e2:	cd bf       	out	0x3d, r28	; 61
 9e4:	df 91       	pop	r29
 9e6:	cf 91       	pop	r28
 9e8:	0f 91       	pop	r16
 9ea:	ff 90       	pop	r15
 9ec:	ef 90       	pop	r14
 9ee:	df 90       	pop	r13
 9f0:	cf 90       	pop	r12
 9f2:	08 95       	ret

000009f4 <_exit>:
 9f4:	f8 94       	cli

000009f6 <__stop_program>:
 9f6:	ff cf       	rjmp	.-2      	; 0x9f6 <__stop_program>
