$date
	Sat Oct  5 10:54:02 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module seq_1010_tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ reset $end
$scope module ss $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ reset $end
$var reg 2 % cs [1:0] $end
$var reg 2 & ns [1:0] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
1$
0#
0"
0!
$end
#10
1"
#20
b1 &
0"
1#
0$
#30
b10 &
b1 %
1"
#40
0"
#50
b0 &
b10 %
1"
#60
b11 &
0"
0#
#70
1!
b1 &
b11 %
1"
#80
0!
b10 &
0"
1#
#90
b0 &
b10 %
1"
#100
b11 &
0"
0#
#110
1!
b1 &
b11 %
1"
#120
0!
b10 &
0"
1#
#130
b0 &
b10 %
1"
#140
0"
#150
b1 &
b0 %
1"
#160
b0 &
0"
0#
#170
1"
#180
b1 &
0"
1#
#190
b10 &
b1 %
1"
#200
b1 &
0"
0#
#210
1"
#220
b10 &
0"
1#
#230
b0 &
b10 %
1"
#240
b11 &
0"
0#
#250
1!
b1 &
b11 %
1"
#260
0"
#270
0!
b1 %
1"
#280
0"
#290
1"
#300
0"
#310
1"
#320
0"
#330
1"
#340
0"
#350
1"
#360
0"
#370
1"
#380
0"
#390
1"
#400
0"
#410
1"
#420
0"
#430
1"
#440
0"
#450
1"
#460
0"
#470
1"
#480
0"
#490
1"
#500
0"
