#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000280fc054230 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v00000280fc0be7b0_0 .net "Adr", 31 0, L_00000280fc0c4e70;  1 drivers
v00000280fc0be8f0_0 .net "MemWrite", 0 0, L_00000280fc045060;  1 drivers
v00000280fc0bf4d0_0 .net "WriteData", 31 0, v00000280fc0b9960_0;  1 drivers
v00000280fc0bedf0_0 .var "clk", 0 0;
v00000280fc0bf610_0 .var "cycle", 31 0;
v00000280fc0bee90_0 .var "reset", 0 0;
E_00000280fc030090 .event negedge, v00000280fc04b9c0_0;
S_00000280fbffbbc0 .scope module, "dut" "arm_multi" 2 8, 3 75 0, S_00000280fc054230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "Adr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v00000280fc0be710_0 .net "Adr", 31 0, L_00000280fc0c4e70;  alias, 1 drivers
v00000280fc0bfb10_0 .net "MemWrite", 0 0, L_00000280fc045060;  alias, 1 drivers
v00000280fc0bef30_0 .net "ReadData", 31 0, L_00000280fc003ef0;  1 drivers
v00000280fc0bfd90_0 .net "WriteData", 31 0, v00000280fc0b9960_0;  alias, 1 drivers
v00000280fc0bfe30_0 .net "clk", 0 0, v00000280fc0bedf0_0;  1 drivers
v00000280fc0bf430_0 .net "reset", 0 0, v00000280fc0bee90_0;  1 drivers
S_00000280fbffbd50 .scope module, "arm" "arm" 3 91, 4 5 0, S_00000280fbffbbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 32 "Adr";
    .port_info 4 /OUTPUT 32 "WriteData";
    .port_info 5 /INPUT 32 "ReadData";
v00000280fc0bf070_0 .net "ALUControl", 1 0, v00000280fc0b2ec0_0;  1 drivers
v00000280fc0be670_0 .net "ALUFlags", 3 0, L_00000280fc0c5a50;  1 drivers
v00000280fc0be170_0 .net "ALUSrcA", 1 0, L_00000280fc0c32f0;  1 drivers
v00000280fc0bec10_0 .net "ALUSrcB", 1 0, L_00000280fc0c5870;  1 drivers
v00000280fc0bf9d0_0 .net "Adr", 31 0, L_00000280fc0c4e70;  alias, 1 drivers
v00000280fc0be490_0 .net "AdrSrc", 0 0, L_00000280fc0c3570;  1 drivers
v00000280fc0be850_0 .net "IRWrite", 0 0, L_00000280fc0c46f0;  1 drivers
v00000280fc0bfa70_0 .net "ImmSrc", 1 0, L_00000280fc045a00;  1 drivers
v00000280fc0becb0_0 .net "Instr", 31 0, v00000280fc0b9be0_0;  1 drivers
v00000280fc0bfcf0_0 .net "MemWrite", 0 0, L_00000280fc045060;  alias, 1 drivers
v00000280fc0bfed0_0 .net "PCWrite", 0 0, L_00000280fc045a70;  1 drivers
v00000280fc0be990_0 .net "ReadData", 31 0, L_00000280fc003ef0;  alias, 1 drivers
v00000280fc0bea30_0 .net "RegSrc", 1 0, L_00000280fc0c3430;  1 drivers
v00000280fc0be0d0_0 .net "RegWrite", 0 0, L_00000280fc045140;  1 drivers
v00000280fc0bfbb0_0 .net "ResultSrc", 1 0, L_00000280fc0c3c50;  1 drivers
v00000280fc0be210_0 .net "WriteData", 31 0, v00000280fc0b9960_0;  alias, 1 drivers
v00000280fc0be350_0 .net "clk", 0 0, v00000280fc0bedf0_0;  alias, 1 drivers
v00000280fc0be530_0 .net "reset", 0 0, v00000280fc0bee90_0;  alias, 1 drivers
L_00000280fc0c34d0 .part v00000280fc0b9be0_0, 12, 20;
S_00000280fbffbee0 .scope module, "c" "controller" 4 31, 5 4 0, S_00000280fbffbd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "Instr";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /OUTPUT 1 "PCWrite";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "IRWrite";
    .port_info 8 /OUTPUT 1 "AdrSrc";
    .port_info 9 /OUTPUT 2 "RegSrc";
    .port_info 10 /OUTPUT 2 "ALUSrcA";
    .port_info 11 /OUTPUT 2 "ALUSrcB";
    .port_info 12 /OUTPUT 2 "ResultSrc";
    .port_info 13 /OUTPUT 2 "ImmSrc";
    .port_info 14 /OUTPUT 2 "ALUControl";
v00000280fc0b2060_0 .net "ALUControl", 1 0, v00000280fc0b2ec0_0;  alias, 1 drivers
v00000280fc0b2560_0 .net "ALUFlags", 3 0, L_00000280fc0c5a50;  alias, 1 drivers
v00000280fc0b3140_0 .net "ALUSrcA", 1 0, L_00000280fc0c32f0;  alias, 1 drivers
v00000280fc0b2420_0 .net "ALUSrcB", 1 0, L_00000280fc0c5870;  alias, 1 drivers
v00000280fc0b2240_0 .net "AdrSrc", 0 0, L_00000280fc0c3570;  alias, 1 drivers
v00000280fc0b31e0_0 .net "FlagW", 1 0, v00000280fc0b22e0_0;  1 drivers
v00000280fc0b24c0_0 .net "IRWrite", 0 0, L_00000280fc0c46f0;  alias, 1 drivers
v00000280fc0b3500_0 .net "ImmSrc", 1 0, L_00000280fc045a00;  alias, 1 drivers
v00000280fc0b3c80_0 .net "Instr", 31 12, L_00000280fc0c34d0;  1 drivers
v00000280fc0b3d20_0 .net "MemW", 0 0, L_00000280fc0c3d90;  1 drivers
v00000280fc0b35a0_0 .net "MemWrite", 0 0, L_00000280fc045060;  alias, 1 drivers
v00000280fc0b27e0_0 .net "NextPC", 0 0, L_00000280fc0bf750;  1 drivers
v00000280fc0b2880_0 .net "PCS", 0 0, L_00000280fc044d50;  1 drivers
v00000280fc0b2920_0 .net "PCWrite", 0 0, L_00000280fc045a70;  alias, 1 drivers
v00000280fc0b29c0_0 .net "RegSrc", 1 0, L_00000280fc0c3430;  alias, 1 drivers
v00000280fc0286e0_0 .net "RegW", 0 0, L_00000280fc0c5410;  1 drivers
v00000280fc0b6260_0 .net "RegWrite", 0 0, L_00000280fc045140;  alias, 1 drivers
v00000280fc0b7200_0 .net "ResultSrc", 1 0, L_00000280fc0c3c50;  alias, 1 drivers
v00000280fc0b6800_0 .net "clk", 0 0, v00000280fc0bedf0_0;  alias, 1 drivers
v00000280fc0b7480_0 .net "reset", 0 0, v00000280fc0bee90_0;  alias, 1 drivers
L_00000280fc0c4150 .part L_00000280fc0c34d0, 14, 2;
L_00000280fc0c3b10 .part L_00000280fc0c34d0, 8, 6;
L_00000280fc0c40b0 .part L_00000280fc0c34d0, 0, 4;
L_00000280fc0c39d0 .part L_00000280fc0c34d0, 16, 4;
S_00000280fbfd2ea0 .scope module, "cl" "condlogic" 5 61, 6 6 0, S_00000280fbffbee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "Cond";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /INPUT 2 "FlagW";
    .port_info 5 /INPUT 1 "PCS";
    .port_info 6 /INPUT 1 "NextPC";
    .port_info 7 /INPUT 1 "RegW";
    .port_info 8 /INPUT 1 "MemW";
    .port_info 9 /OUTPUT 1 "PCWrite";
    .port_info 10 /OUTPUT 1 "RegWrite";
    .port_info 11 /OUTPUT 1 "MemWrite";
L_00000280fc0454c0 .functor AND 1, L_00000280fc044d50, v00000280fc04b7e0_0, C4<1>, C4<1>;
L_00000280fc045a70 .functor OR 1, L_00000280fc0bf750, L_00000280fc0454c0, C4<0>, C4<0>;
L_00000280fc045140 .functor AND 1, L_00000280fc0c5410, v00000280fc04b7e0_0, C4<1>, C4<1>;
L_00000280fc045060 .functor AND 1, L_00000280fc0c3d90, v00000280fc04b7e0_0, C4<1>, C4<1>;
v00000280fc04a980_0 .net "ALUFlags", 3 0, L_00000280fc0c5a50;  alias, 1 drivers
v00000280fc04b420_0 .net "Cond", 3 0, L_00000280fc0c39d0;  1 drivers
v00000280fc04b600_0 .net "CondEx", 0 0, v00000280fc04b4c0_0;  1 drivers
v00000280fc04b6a0_0 .net "CondExReg", 0 0, v00000280fc04b7e0_0;  1 drivers
v00000280fc04b100_0 .net "FlagW", 1 0, v00000280fc0b22e0_0;  alias, 1 drivers
v00000280fc04aca0_0 .net "FlagWrite", 1 0, L_00000280fc0c3110;  1 drivers
v00000280fc04ba60_0 .net "Flags", 3 0, L_00000280fc0c55f0;  1 drivers
v00000280fc04bb00_0 .net "MemW", 0 0, L_00000280fc0c3d90;  alias, 1 drivers
v00000280fc04aa20_0 .net "MemWrite", 0 0, L_00000280fc045060;  alias, 1 drivers
v00000280fc04bc40_0 .net "NextPC", 0 0, L_00000280fc0bf750;  alias, 1 drivers
v00000280fc04a660_0 .net "PCS", 0 0, L_00000280fc044d50;  alias, 1 drivers
v00000280fc049da0_0 .net "PCWrite", 0 0, L_00000280fc045a70;  alias, 1 drivers
v00000280fc04aac0_0 .net "RegW", 0 0, L_00000280fc0c5410;  alias, 1 drivers
v00000280fc04a0c0_0 .net "RegWrite", 0 0, L_00000280fc045140;  alias, 1 drivers
v00000280fc04a160_0 .net *"_ivl_0", 31 0, L_00000280fc0c4970;  1 drivers
v00000280fc04a200_0 .net *"_ivl_25", 0 0, L_00000280fc0454c0;  1 drivers
L_00000280fc0c71a0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000280fc04a520_0 .net *"_ivl_3", 30 0, L_00000280fc0c71a0;  1 drivers
L_00000280fc0c71e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000280fc04a5c0_0 .net/2u *"_ivl_4", 31 0, L_00000280fc0c71e8;  1 drivers
v00000280fc027380_0 .net *"_ivl_6", 0 0, L_00000280fc0c4bf0;  1 drivers
L_00000280fc0c7230 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000280fc026d40_0 .net/2u *"_ivl_8", 1 0, L_00000280fc0c7230;  1 drivers
v00000280fc027b00_0 .net "clk", 0 0, v00000280fc0bedf0_0;  alias, 1 drivers
v00000280fc027d80_0 .net "reset", 0 0, v00000280fc0bee90_0;  alias, 1 drivers
L_00000280fc0c4970 .concat [ 1 31 0 0], v00000280fc04b4c0_0, L_00000280fc0c71a0;
L_00000280fc0c4bf0 .cmp/eq 32, L_00000280fc0c4970, L_00000280fc0c71e8;
L_00000280fc0c3110 .functor MUXZ 2, L_00000280fc0c7230, v00000280fc0b22e0_0, L_00000280fc0c4bf0, C4<>;
L_00000280fc0c41f0 .part L_00000280fc0c3110, 0, 1;
L_00000280fc0c36b0 .part L_00000280fc0c5a50, 0, 2;
L_00000280fc0c4d30 .part L_00000280fc0c3110, 1, 1;
L_00000280fc0c3bb0 .part L_00000280fc0c5a50, 2, 2;
L_00000280fc0c55f0 .concat8 [ 2 2 0 0], v00000280fc04a340_0, v00000280fc049ee0_0;
S_00000280fbfd3100 .scope module, "cc" "condcheck" 6 71, 7 4 0, S_00000280fbfd2ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /OUTPUT 1 "CondEx";
L_00000280fc044ce0 .functor BUFZ 4, L_00000280fc0c55f0, C4<0000>, C4<0000>, C4<0000>;
L_00000280fc044e30 .functor XNOR 1, L_00000280fc0c31b0, L_00000280fc0c5730, C4<0>, C4<0>;
v00000280fc04b240_0 .net "Cond", 3 0, L_00000280fc0c39d0;  alias, 1 drivers
v00000280fc04b4c0_0 .var "CondEx", 0 0;
v00000280fc04a2a0_0 .net "Flags", 3 0, L_00000280fc0c55f0;  alias, 1 drivers
v00000280fc04ab60_0 .net *"_ivl_6", 3 0, L_00000280fc044ce0;  1 drivers
v00000280fc049e40_0 .net "carry", 0 0, L_00000280fc0c5690;  1 drivers
v00000280fc04b740_0 .net "ge", 0 0, L_00000280fc044e30;  1 drivers
v00000280fc04bba0_0 .net "neg", 0 0, L_00000280fc0c31b0;  1 drivers
v00000280fc04b880_0 .net "overflow", 0 0, L_00000280fc0c5730;  1 drivers
v00000280fc04a7a0_0 .net "zero", 0 0, L_00000280fc0c3e30;  1 drivers
E_00000280fc02f8d0/0 .event anyedge, v00000280fc04b240_0, v00000280fc04a7a0_0, v00000280fc049e40_0, v00000280fc04bba0_0;
E_00000280fc02f8d0/1 .event anyedge, v00000280fc04b880_0, v00000280fc04b740_0;
E_00000280fc02f8d0 .event/or E_00000280fc02f8d0/0, E_00000280fc02f8d0/1;
L_00000280fc0c31b0 .part L_00000280fc044ce0, 3, 1;
L_00000280fc0c3e30 .part L_00000280fc044ce0, 2, 1;
L_00000280fc0c5690 .part L_00000280fc044ce0, 1, 1;
L_00000280fc0c5730 .part L_00000280fc044ce0, 0, 1;
S_00000280fbfcf910 .scope module, "condexreg" "flopr" 6 64, 8 1 0, S_00000280fbfd2ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
P_00000280fc030510 .param/l "WIDTH" 0 8 7, +C4<00000000000000000000000000000001>;
v00000280fc04b9c0_0 .net "clk", 0 0, v00000280fc0bedf0_0;  alias, 1 drivers
v00000280fc04b2e0_0 .net "d", 0 0, v00000280fc04b4c0_0;  alias, 1 drivers
v00000280fc04b7e0_0 .var "q", 0 0;
v00000280fc04b380_0 .net "reset", 0 0, v00000280fc0bee90_0;  alias, 1 drivers
E_00000280fc02fbd0 .event posedge, v00000280fc04b380_0, v00000280fc04b9c0_0;
S_00000280fbfcfaa0 .scope module, "flagsreg0" "flopenr" 6 48, 9 1 0, S_00000280fbfd2ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_00000280fc02f990 .param/l "WIDTH" 0 9 8, +C4<00000000000000000000000000000010>;
v00000280fc04b060_0 .net "clk", 0 0, v00000280fc0bedf0_0;  alias, 1 drivers
v00000280fc04a8e0_0 .net "d", 1 0, L_00000280fc0c36b0;  1 drivers
v00000280fc04afc0_0 .net "en", 0 0, L_00000280fc0c41f0;  1 drivers
v00000280fc04a340_0 .var "q", 1 0;
v00000280fc049f80_0 .net "reset", 0 0, v00000280fc0bee90_0;  alias, 1 drivers
S_00000280fbfcfc30 .scope module, "flagsreg1" "flopenr" 6 56, 9 1 0, S_00000280fbfd2ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_00000280fc030250 .param/l "WIDTH" 0 9 8, +C4<00000000000000000000000000000010>;
v00000280fc04b560_0 .net "clk", 0 0, v00000280fc0bedf0_0;  alias, 1 drivers
v00000280fc04a480_0 .net "d", 1 0, L_00000280fc0c3bb0;  1 drivers
v00000280fc04ac00_0 .net "en", 0 0, L_00000280fc0c4d30;  1 drivers
v00000280fc049ee0_0 .var "q", 1 0;
v00000280fc04b920_0 .net "reset", 0 0, v00000280fc0bee90_0;  alias, 1 drivers
S_00000280fbfcf4b0 .scope module, "dec" "decode" 5 41, 10 3 0, S_00000280fbffbee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "Op";
    .port_info 3 /INPUT 6 "Funct";
    .port_info 4 /INPUT 4 "Rd";
    .port_info 5 /OUTPUT 2 "FlagW";
    .port_info 6 /OUTPUT 1 "PCS";
    .port_info 7 /OUTPUT 1 "NextPC";
    .port_info 8 /OUTPUT 1 "RegW";
    .port_info 9 /OUTPUT 1 "MemW";
    .port_info 10 /OUTPUT 1 "IRWrite";
    .port_info 11 /OUTPUT 1 "AdrSrc";
    .port_info 12 /OUTPUT 2 "ResultSrc";
    .port_info 13 /OUTPUT 2 "ALUSrcA";
    .port_info 14 /OUTPUT 2 "ALUSrcB";
    .port_info 15 /OUTPUT 2 "ImmSrc";
    .port_info 16 /OUTPUT 2 "RegSrc";
    .port_info 17 /OUTPUT 2 "ALUControl";
L_00000280fc045920 .functor AND 1, L_00000280fc0c3390, L_00000280fc0c5410, C4<1>, C4<1>;
L_00000280fc044d50 .functor OR 1, L_00000280fc045920, L_00000280fc0c37f0, C4<0>, C4<0>;
L_00000280fc045a00 .functor BUFZ 2, L_00000280fc0c4150, C4<00>, C4<00>, C4<00>;
v00000280fc0b2ec0_0 .var "ALUControl", 1 0;
v00000280fc0b3960_0 .net "ALUOp", 0 0, L_00000280fc0c5550;  1 drivers
v00000280fc0b3f00_0 .net "ALUSrcA", 1 0, L_00000280fc0c32f0;  alias, 1 drivers
v00000280fc0b38c0_0 .net "ALUSrcB", 1 0, L_00000280fc0c5870;  alias, 1 drivers
v00000280fc0b2a60_0 .net "AdrSrc", 0 0, L_00000280fc0c3570;  alias, 1 drivers
v00000280fc0b3780_0 .net "Branch", 0 0, L_00000280fc0c37f0;  1 drivers
v00000280fc0b22e0_0 .var "FlagW", 1 0;
v00000280fc0b3280_0 .net "Funct", 5 0, L_00000280fc0c3b10;  1 drivers
v00000280fc0b21a0_0 .net "IRWrite", 0 0, L_00000280fc0c46f0;  alias, 1 drivers
v00000280fc0b2600_0 .net "ImmSrc", 1 0, L_00000280fc045a00;  alias, 1 drivers
v00000280fc0b3aa0_0 .net "MemW", 0 0, L_00000280fc0c3d90;  alias, 1 drivers
v00000280fc0b3dc0_0 .net "NextPC", 0 0, L_00000280fc0bf750;  alias, 1 drivers
v00000280fc0b3640_0 .net "Op", 1 0, L_00000280fc0c4150;  1 drivers
v00000280fc0b2e20_0 .net "PCS", 0 0, L_00000280fc044d50;  alias, 1 drivers
v00000280fc0b2ba0_0 .net "Rd", 3 0, L_00000280fc0c40b0;  1 drivers
v00000280fc0b26a0_0 .net "RegSrc", 1 0, L_00000280fc0c3430;  alias, 1 drivers
v00000280fc0b33c0_0 .net "RegW", 0 0, L_00000280fc0c5410;  alias, 1 drivers
v00000280fc0b3820_0 .net "ResultSrc", 1 0, L_00000280fc0c3c50;  alias, 1 drivers
L_00000280fc0c70c8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v00000280fc0b3a00_0 .net/2u *"_ivl_0", 3 0, L_00000280fc0c70c8;  1 drivers
L_00000280fc0c7110 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000280fc0b3e60_0 .net/2u *"_ivl_12", 1 0, L_00000280fc0c7110;  1 drivers
v00000280fc0b2100_0 .net *"_ivl_14", 0 0, L_00000280fc0c4dd0;  1 drivers
L_00000280fc0c7158 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000280fc0b2740_0 .net/2u *"_ivl_19", 1 0, L_00000280fc0c7158;  1 drivers
v00000280fc0b3b40_0 .net *"_ivl_2", 0 0, L_00000280fc0c3390;  1 drivers
v00000280fc0b3000_0 .net *"_ivl_21", 0 0, L_00000280fc0c3930;  1 drivers
v00000280fc0b2380_0 .net *"_ivl_4", 0 0, L_00000280fc045920;  1 drivers
v00000280fc0b2c40_0 .net "clk", 0 0, v00000280fc0bedf0_0;  alias, 1 drivers
v00000280fc0b3460_0 .net "reset", 0 0, v00000280fc0bee90_0;  alias, 1 drivers
E_00000280fc02fa50 .event anyedge, v00000280fc028780_0, v00000280fc03ff90_0, v00000280fc0b2ec0_0;
L_00000280fc0c3390 .cmp/eq 4, L_00000280fc0c40b0, L_00000280fc0c70c8;
L_00000280fc0c4dd0 .cmp/eq 2, L_00000280fc0c4150, L_00000280fc0c7110;
L_00000280fc0c3430 .concat8 [ 1 1 0 0], L_00000280fc0c3930, L_00000280fc0c4dd0;
L_00000280fc0c3930 .cmp/eq 2, L_00000280fc0c4150, L_00000280fc0c7158;
S_00000280fbff7d80 .scope module, "fsm" "mainfsm" 10 45, 11 1 0, S_00000280fbfcf4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "Op";
    .port_info 3 /INPUT 6 "Funct";
    .port_info 4 /OUTPUT 1 "IRWrite";
    .port_info 5 /OUTPUT 1 "AdrSrc";
    .port_info 6 /OUTPUT 2 "ALUSrcA";
    .port_info 7 /OUTPUT 2 "ALUSrcB";
    .port_info 8 /OUTPUT 2 "ResultSrc";
    .port_info 9 /OUTPUT 1 "NextPC";
    .port_info 10 /OUTPUT 1 "RegW";
    .port_info 11 /OUTPUT 1 "MemW";
    .port_info 12 /OUTPUT 1 "Branch";
    .port_info 13 /OUTPUT 1 "ALUOp";
P_00000280fbff7f10 .param/l "ALUWB" 1 11 43, C4<1000>;
P_00000280fbff7f48 .param/l "BRANCH" 1 11 44, C4<1001>;
P_00000280fbff7f80 .param/l "DECODE" 1 11 36, C4<0001>;
P_00000280fbff7fb8 .param/l "EXECUTEI" 1 11 42, C4<0111>;
P_00000280fbff7ff0 .param/l "EXECUTER" 1 11 41, C4<0110>;
P_00000280fbff8028 .param/l "FETCH" 1 11 35, C4<0000>;
P_00000280fbff8060 .param/l "MEMADR" 1 11 37, C4<0010>;
P_00000280fbff8098 .param/l "MEMREAD" 1 11 38, C4<0011>;
P_00000280fbff80d0 .param/l "MEMWB" 1 11 39, C4<0100>;
P_00000280fbff8108 .param/l "MEMWRITE" 1 11 40, C4<0101>;
P_00000280fbff8140 .param/l "UNKNOWN" 1 11 45, C4<1010>;
v00000280fc028780_0 .net "ALUOp", 0 0, L_00000280fc0c5550;  alias, 1 drivers
v00000280fc026de0_0 .net "ALUSrcA", 1 0, L_00000280fc0c32f0;  alias, 1 drivers
v00000280fc026f20_0 .net "ALUSrcB", 1 0, L_00000280fc0c5870;  alias, 1 drivers
v00000280fc026fc0_0 .net "AdrSrc", 0 0, L_00000280fc0c3570;  alias, 1 drivers
v00000280fc027060_0 .net "Branch", 0 0, L_00000280fc0c37f0;  alias, 1 drivers
v00000280fc03ff90_0 .net "Funct", 5 0, L_00000280fc0c3b10;  alias, 1 drivers
v00000280fc040c10_0 .net "IRWrite", 0 0, L_00000280fc0c46f0;  alias, 1 drivers
v00000280fc041930_0 .net "MemW", 0 0, L_00000280fc0c3d90;  alias, 1 drivers
v00000280fc040e90_0 .net "NextPC", 0 0, L_00000280fc0bf750;  alias, 1 drivers
v00000280fbfdd230_0 .net "Op", 1 0, L_00000280fc0c4150;  alias, 1 drivers
v00000280fbfdd410_0 .net "RegW", 0 0, L_00000280fc0c5410;  alias, 1 drivers
v00000280fc0b2ce0_0 .net "ResultSrc", 1 0, L_00000280fc0c3c50;  alias, 1 drivers
v00000280fc0b36e0_0 .net *"_ivl_12", 12 0, v00000280fc0b2b00_0;  1 drivers
v00000280fc0b2d80_0 .net "clk", 0 0, v00000280fc0bedf0_0;  alias, 1 drivers
v00000280fc0b2b00_0 .var "controls", 12 0;
v00000280fc0b3320_0 .var "nextstate", 3 0;
v00000280fc0b3be0_0 .net "reset", 0 0, v00000280fc0bee90_0;  alias, 1 drivers
v00000280fc0b2f60_0 .var "state", 3 0;
E_00000280fc02fe10 .event anyedge, v00000280fc0b2f60_0;
E_00000280fc02f9d0 .event anyedge, v00000280fc0b2f60_0, v00000280fbfdd230_0, v00000280fc03ff90_0;
L_00000280fc0bf750 .part v00000280fc0b2b00_0, 12, 1;
L_00000280fc0c37f0 .part v00000280fc0b2b00_0, 11, 1;
L_00000280fc0c3d90 .part v00000280fc0b2b00_0, 10, 1;
L_00000280fc0c5410 .part v00000280fc0b2b00_0, 9, 1;
L_00000280fc0c46f0 .part v00000280fc0b2b00_0, 8, 1;
L_00000280fc0c3570 .part v00000280fc0b2b00_0, 7, 1;
L_00000280fc0c3c50 .part v00000280fc0b2b00_0, 5, 2;
L_00000280fc0c32f0 .part v00000280fc0b2b00_0, 3, 2;
L_00000280fc0c5870 .part v00000280fc0b2b00_0, 1, 2;
L_00000280fc0c5550 .part v00000280fc0b2b00_0, 0, 1;
S_00000280fbff2040 .scope module, "dp" "datapath" 4 48, 12 15 0, S_00000280fbffbd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "Adr";
    .port_info 3 /OUTPUT 32 "WriteData";
    .port_info 4 /INPUT 32 "ReadData";
    .port_info 5 /OUTPUT 32 "Instr";
    .port_info 6 /OUTPUT 4 "ALUFlags";
    .port_info 7 /INPUT 1 "PCWrite";
    .port_info 8 /INPUT 1 "RegWrite";
    .port_info 9 /INPUT 1 "IRWrite";
    .port_info 10 /INPUT 1 "AdrSrc";
    .port_info 11 /INPUT 2 "RegSrc";
    .port_info 12 /INPUT 2 "ALUSrcA";
    .port_info 13 /INPUT 2 "ALUSrcB";
    .port_info 14 /INPUT 2 "ResultSrc";
    .port_info 15 /INPUT 2 "ImmSrc";
    .port_info 16 /INPUT 2 "ALUControl";
v00000280fc0bd1a0_0 .net "A", 31 0, v00000280fc0baa40_0;  1 drivers
v00000280fc0bc200_0 .net "ALUControl", 1 0, v00000280fc0b2ec0_0;  alias, 1 drivers
v00000280fc0bd2e0_0 .net "ALUFlags", 3 0, L_00000280fc0c5a50;  alias, 1 drivers
v00000280fc0bcca0_0 .net "ALUOut", 31 0, v00000280fc0b9e60_0;  1 drivers
v00000280fc0bd420_0 .net "ALUResult", 31 0, v00000280fc0b70c0_0;  1 drivers
v00000280fc0bd560_0 .net "ALUSrcA", 1 0, L_00000280fc0c32f0;  alias, 1 drivers
v00000280fc0bdec0_0 .net "ALUSrcB", 1 0, L_00000280fc0c5870;  alias, 1 drivers
v00000280fc0bca20_0 .net "Adr", 31 0, L_00000280fc0c4e70;  alias, 1 drivers
v00000280fc0bcd40_0 .net "AdrSrc", 0 0, L_00000280fc0c3570;  alias, 1 drivers
v00000280fc0bdf60_0 .net "Data", 31 0, v00000280fc0bae00_0;  1 drivers
v00000280fc0bd9c0_0 .net "ExtImm", 31 0, v00000280fc0ba540_0;  1 drivers
v00000280fc0bd600_0 .net "IRWrite", 0 0, L_00000280fc0c46f0;  alias, 1 drivers
v00000280fc0bc5c0_0 .net "ImmSrc", 1 0, L_00000280fc045a00;  alias, 1 drivers
v00000280fc0bc2a0_0 .net "Instr", 31 0, v00000280fc0b9be0_0;  alias, 1 drivers
v00000280fc0bd6a0_0 .net "PC", 31 0, v00000280fc0ba220_0;  1 drivers
v00000280fc0bc340_0 .net "PCWrite", 0 0, L_00000280fc045a70;  alias, 1 drivers
v00000280fc0bc3e0_0 .net "RA1", 3 0, L_00000280fc0c4330;  1 drivers
v00000280fc0bc520_0 .net "RA2", 3 0, L_00000280fc0c43d0;  1 drivers
v00000280fc0bcde0_0 .net "RD1", 31 0, L_00000280fc0c3890;  1 drivers
v00000280fc0bf570_0 .net "RD2", 31 0, L_00000280fc0c4830;  1 drivers
v00000280fc0bf2f0_0 .net "ReadData", 31 0, L_00000280fc003ef0;  alias, 1 drivers
v00000280fc0be3f0_0 .net "RegSrc", 1 0, L_00000280fc0c3430;  alias, 1 drivers
v00000280fc0bead0_0 .net "RegWrite", 0 0, L_00000280fc045140;  alias, 1 drivers
v00000280fc0bfc50_0 .net "Result", 31 0, L_00000280fc0c6810;  1 drivers
v00000280fc0bf7f0_0 .net "ResultSrc", 1 0, L_00000280fc0c3c50;  alias, 1 drivers
v00000280fc0bf6b0_0 .net "SrcA", 31 0, L_00000280fc0c4ab0;  1 drivers
v00000280fc0bff70_0 .net "SrcB", 31 0, L_00000280fc0c4f10;  1 drivers
v00000280fc0beb70_0 .net "WriteData", 31 0, v00000280fc0b9960_0;  alias, 1 drivers
v00000280fc0bf890_0 .net "clk", 0 0, v00000280fc0bedf0_0;  alias, 1 drivers
v00000280fc0bf930_0 .net "reset", 0 0, v00000280fc0bee90_0;  alias, 1 drivers
L_00000280fc0c3cf0 .part v00000280fc0b9be0_0, 16, 4;
L_00000280fc0c50f0 .part L_00000280fc0c3430, 0, 1;
L_00000280fc0c3610 .part v00000280fc0b9be0_0, 0, 4;
L_00000280fc0c3ed0 .part v00000280fc0b9be0_0, 12, 4;
L_00000280fc0c48d0 .part L_00000280fc0c3430, 1, 1;
L_00000280fc0c5190 .part v00000280fc0b9be0_0, 12, 4;
L_00000280fc0c3a70 .part v00000280fc0b9be0_0, 0, 24;
S_00000280fbfed8c0 .scope module, "alu" "alu" 12 153, 13 1 0, S_00000280fbff2040;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 2 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 4 "ALUFlags";
L_00000280fc045990 .functor NOT 33, L_00000280fc0c4c90, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>;
L_00000280fc0c7590 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000280fc044f10 .functor XNOR 1, L_00000280fc0c6db0, L_00000280fc0c7590, C4<0>, C4<0>;
L_00000280fc045450 .functor AND 1, L_00000280fc044f10, L_00000280fc0c6770, C4<1>, C4<1>;
L_00000280fc0c75d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000280fc045b50 .functor XNOR 1, L_00000280fc0c5eb0, L_00000280fc0c75d8, C4<0>, C4<0>;
L_00000280fc044f80 .functor XOR 1, L_00000280fc0c63b0, L_00000280fc0c6130, C4<0>, C4<0>;
L_00000280fc044ff0 .functor AND 1, L_00000280fc045b50, L_00000280fc044f80, C4<1>, C4<1>;
L_00000280fc0451b0 .functor XOR 1, L_00000280fc0c6bd0, L_00000280fc0c5af0, C4<0>, C4<0>;
L_00000280fc0453e0 .functor XOR 1, L_00000280fc0451b0, L_00000280fc0c6450, C4<0>, C4<0>;
L_00000280fc045530 .functor NOT 1, L_00000280fc0453e0, C4<0>, C4<0>, C4<0>;
L_00000280fc0042e0 .functor AND 1, L_00000280fc044ff0, L_00000280fc045530, C4<1>, C4<1>;
v00000280fc0b7340_0 .net "ALUControl", 1 0, v00000280fc0b2ec0_0;  alias, 1 drivers
v00000280fc0b6c60_0 .net "ALUFlags", 3 0, L_00000280fc0c5a50;  alias, 1 drivers
v00000280fc0b70c0_0 .var "Result", 31 0;
v00000280fc0b6940_0 .net *"_ivl_0", 32 0, L_00000280fc0c4290;  1 drivers
v00000280fc0b7160_0 .net *"_ivl_10", 32 0, L_00000280fc045990;  1 drivers
v00000280fc0b69e0_0 .net *"_ivl_12", 32 0, L_00000280fc0c4650;  1 drivers
L_00000280fc0c74b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000280fc0b72a0_0 .net *"_ivl_15", 0 0, L_00000280fc0c74b8;  1 drivers
v00000280fc0b6ee0_0 .net *"_ivl_16", 32 0, L_00000280fc0c4fb0;  1 drivers
v00000280fc0b6da0_0 .net *"_ivl_18", 32 0, L_00000280fc0c5050;  1 drivers
v00000280fc0b7020_0 .net *"_ivl_21", 0 0, L_00000280fc0c5230;  1 drivers
v00000280fc0b61c0_0 .net *"_ivl_22", 32 0, L_00000280fc0c52d0;  1 drivers
L_00000280fc0c7500 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000280fc0b7ac0_0 .net *"_ivl_25", 31 0, L_00000280fc0c7500;  1 drivers
L_00000280fc0c7428 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000280fc0b7520_0 .net *"_ivl_3", 0 0, L_00000280fc0c7428;  1 drivers
L_00000280fc0c7548 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000280fc0b73e0_0 .net/2u *"_ivl_30", 31 0, L_00000280fc0c7548;  1 drivers
v00000280fc0b6b20_0 .net *"_ivl_35", 0 0, L_00000280fc0c6db0;  1 drivers
v00000280fc0b6300_0 .net/2u *"_ivl_36", 0 0, L_00000280fc0c7590;  1 drivers
v00000280fc0b6580_0 .net *"_ivl_38", 0 0, L_00000280fc044f10;  1 drivers
v00000280fc0b78e0_0 .net *"_ivl_41", 0 0, L_00000280fc0c6770;  1 drivers
v00000280fc0b6620_0 .net *"_ivl_45", 0 0, L_00000280fc0c5eb0;  1 drivers
v00000280fc0b7e80_0 .net/2u *"_ivl_46", 0 0, L_00000280fc0c75d8;  1 drivers
v00000280fc0b75c0_0 .net *"_ivl_48", 0 0, L_00000280fc045b50;  1 drivers
v00000280fc0b7700_0 .net *"_ivl_5", 0 0, L_00000280fc0c4510;  1 drivers
v00000280fc0b7660_0 .net *"_ivl_51", 0 0, L_00000280fc0c63b0;  1 drivers
v00000280fc0b77a0_0 .net *"_ivl_53", 0 0, L_00000280fc0c6130;  1 drivers
v00000280fc0b66c0_0 .net *"_ivl_54", 0 0, L_00000280fc044f80;  1 drivers
v00000280fc0b7840_0 .net *"_ivl_56", 0 0, L_00000280fc044ff0;  1 drivers
v00000280fc0b6a80_0 .net *"_ivl_59", 0 0, L_00000280fc0c6bd0;  1 drivers
v00000280fc0b63a0_0 .net *"_ivl_6", 32 0, L_00000280fc0c4c90;  1 drivers
v00000280fc0b7f20_0 .net *"_ivl_61", 0 0, L_00000280fc0c5af0;  1 drivers
v00000280fc0b7d40_0 .net *"_ivl_62", 0 0, L_00000280fc0451b0;  1 drivers
v00000280fc0b7980_0 .net *"_ivl_65", 0 0, L_00000280fc0c6450;  1 drivers
v00000280fc0b6440_0 .net *"_ivl_66", 0 0, L_00000280fc0453e0;  1 drivers
v00000280fc0b6e40_0 .net *"_ivl_68", 0 0, L_00000280fc045530;  1 drivers
L_00000280fc0c7470 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000280fc0b6bc0_0 .net *"_ivl_9", 0 0, L_00000280fc0c7470;  1 drivers
v00000280fc0b6f80_0 .net "a", 31 0, L_00000280fc0c4ab0;  alias, 1 drivers
v00000280fc0b6d00_0 .net "b", 31 0, L_00000280fc0c4f10;  alias, 1 drivers
v00000280fc0b7ca0_0 .net "carry", 0 0, L_00000280fc045450;  1 drivers
v00000280fc0b64e0_0 .net "neg", 0 0, L_00000280fc0c5f50;  1 drivers
v00000280fc0b68a0_0 .net "overflow", 0 0, L_00000280fc0042e0;  1 drivers
v00000280fc0b7a20_0 .net "sum", 32 0, L_00000280fc0c68b0;  1 drivers
v00000280fc0b6760_0 .net "zero", 0 0, L_00000280fc0c5910;  1 drivers
E_00000280fc02fd10 .event anyedge, v00000280fc0b2ec0_0, v00000280fc0b7a20_0, v00000280fc0b6f80_0, v00000280fc0b6d00_0;
L_00000280fc0c4290 .concat [ 32 1 0 0], L_00000280fc0c4ab0, L_00000280fc0c7428;
L_00000280fc0c4510 .part v00000280fc0b2ec0_0, 0, 1;
L_00000280fc0c4c90 .concat [ 32 1 0 0], L_00000280fc0c4f10, L_00000280fc0c7470;
L_00000280fc0c4650 .concat [ 32 1 0 0], L_00000280fc0c4f10, L_00000280fc0c74b8;
L_00000280fc0c4fb0 .functor MUXZ 33, L_00000280fc0c4650, L_00000280fc045990, L_00000280fc0c4510, C4<>;
L_00000280fc0c5050 .arith/sum 33, L_00000280fc0c4290, L_00000280fc0c4fb0;
L_00000280fc0c5230 .part v00000280fc0b2ec0_0, 0, 1;
L_00000280fc0c52d0 .concat [ 1 32 0 0], L_00000280fc0c5230, L_00000280fc0c7500;
L_00000280fc0c68b0 .arith/sum 33, L_00000280fc0c5050, L_00000280fc0c52d0;
L_00000280fc0c5f50 .part v00000280fc0b70c0_0, 31, 1;
L_00000280fc0c5910 .cmp/eq 32, v00000280fc0b70c0_0, L_00000280fc0c7548;
L_00000280fc0c6db0 .part v00000280fc0b2ec0_0, 1, 1;
L_00000280fc0c6770 .part L_00000280fc0c68b0, 32, 1;
L_00000280fc0c5eb0 .part v00000280fc0b2ec0_0, 1, 1;
L_00000280fc0c63b0 .part L_00000280fc0c68b0, 31, 1;
L_00000280fc0c6130 .part L_00000280fc0c4ab0, 31, 1;
L_00000280fc0c6bd0 .part v00000280fc0b2ec0_0, 0, 1;
L_00000280fc0c5af0 .part L_00000280fc0c4ab0, 31, 1;
L_00000280fc0c6450 .part L_00000280fc0c4f10, 31, 1;
L_00000280fc0c5a50 .concat [ 1 1 1 1], L_00000280fc0042e0, L_00000280fc045450, L_00000280fc0c5910, L_00000280fc0c5f50;
S_00000280fbfd5160 .scope module, "aluoutmux" "mux3" 12 166, 14 1 0, S_00000280fbff2040;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_00000280fc02fa10 .param/l "WIDTH" 0 14 8, +C4<00000000000000000000000000100000>;
v00000280fc0b7b60_0 .net *"_ivl_1", 0 0, L_00000280fc0c66d0;  1 drivers
v00000280fc0b7c00_0 .net *"_ivl_3", 0 0, L_00000280fc0c64f0;  1 drivers
v00000280fc0b7de0_0 .net *"_ivl_4", 31 0, L_00000280fc0c6590;  1 drivers
v00000280fc0b6080_0 .net "d0", 31 0, v00000280fc0b9e60_0;  alias, 1 drivers
v00000280fc0b6120_0 .net "d1", 31 0, v00000280fc0bae00_0;  alias, 1 drivers
v00000280fc0ba7c0_0 .net "d2", 31 0, v00000280fc0b70c0_0;  alias, 1 drivers
v00000280fc0ba720_0 .net "s", 1 0, L_00000280fc0c3c50;  alias, 1 drivers
v00000280fc0bab80_0 .net "y", 31 0, L_00000280fc0c6810;  alias, 1 drivers
L_00000280fc0c66d0 .part L_00000280fc0c3c50, 1, 1;
L_00000280fc0c64f0 .part L_00000280fc0c3c50, 0, 1;
L_00000280fc0c6590 .functor MUXZ 32, v00000280fc0b9e60_0, v00000280fc0bae00_0, L_00000280fc0c64f0, C4<>;
L_00000280fc0c6810 .functor MUXZ 32, L_00000280fc0c6590, v00000280fc0b70c0_0, L_00000280fc0c66d0, C4<>;
S_00000280fbfd52f0 .scope module, "aluoutreg" "flopr" 12 160, 8 1 0, S_00000280fbff2040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_00000280fc0300d0 .param/l "WIDTH" 0 8 7, +C4<00000000000000000000000000100000>;
v00000280fc0baf40_0 .net "clk", 0 0, v00000280fc0bedf0_0;  alias, 1 drivers
v00000280fc0b95a0_0 .net "d", 31 0, v00000280fc0b70c0_0;  alias, 1 drivers
v00000280fc0b9e60_0 .var "q", 31 0;
v00000280fc0ba9a0_0 .net "reset", 0 0, v00000280fc0bee90_0;  alias, 1 drivers
S_00000280fbfd5480 .scope module, "datareg" "flopr" 12 93, 8 1 0, S_00000280fbff2040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_00000280fc02fd50 .param/l "WIDTH" 0 8 7, +C4<00000000000000000000000000100000>;
v00000280fc0b93c0_0 .net "clk", 0 0, v00000280fc0bedf0_0;  alias, 1 drivers
v00000280fc0b9aa0_0 .net "d", 31 0, L_00000280fc003ef0;  alias, 1 drivers
v00000280fc0bae00_0 .var "q", 31 0;
v00000280fc0ba2c0_0 .net "reset", 0 0, v00000280fc0bee90_0;  alias, 1 drivers
S_00000280fbfaf310 .scope module, "ext" "extend" 12 122, 15 1 0, S_00000280fbff2040;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ExtImm";
v00000280fc0ba540_0 .var "ExtImm", 31 0;
v00000280fc0b9b40_0 .net "ImmSrc", 1 0, L_00000280fc045a00;  alias, 1 drivers
v00000280fc0b9f00_0 .net "Instr", 23 0, L_00000280fc0c3a70;  1 drivers
E_00000280fc02ff50 .event anyedge, v00000280fc0b2600_0, v00000280fc0b9f00_0;
S_00000280fc0bb240 .scope module, "instrreg" "flopenr" 12 86, 9 1 0, S_00000280fbff2040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_00000280fc030110 .param/l "WIDTH" 0 9 8, +C4<00000000000000000000000000100000>;
v00000280fc0b90a0_0 .net "clk", 0 0, v00000280fc0bedf0_0;  alias, 1 drivers
v00000280fc0ba860_0 .net "d", 31 0, L_00000280fc003ef0;  alias, 1 drivers
v00000280fc0b98c0_0 .net "en", 0 0, L_00000280fc0c46f0;  alias, 1 drivers
v00000280fc0b9be0_0 .var "q", 31 0;
v00000280fc0ba360_0 .net "reset", 0 0, v00000280fc0bee90_0;  alias, 1 drivers
S_00000280fc0bb0b0 .scope module, "pcmux" "mux2" 12 80, 16 1 0, S_00000280fbff2040;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_00000280fc030150 .param/l "WIDTH" 0 16 7, +C4<00000000000000000000000000100000>;
v00000280fc0ba0e0_0 .net "d0", 31 0, v00000280fc0ba220_0;  alias, 1 drivers
v00000280fc0b9460_0 .net "d1", 31 0, L_00000280fc0c6810;  alias, 1 drivers
v00000280fc0b9c80_0 .net "s", 0 0, L_00000280fc0c3570;  alias, 1 drivers
v00000280fc0b9a00_0 .net "y", 31 0, L_00000280fc0c4e70;  alias, 1 drivers
L_00000280fc0c4e70 .functor MUXZ 32, v00000280fc0ba220_0, L_00000280fc0c6810, L_00000280fc0c3570, C4<>;
S_00000280fc0bb6f0 .scope module, "pcreg" "flopenr" 12 73, 9 1 0, S_00000280fbff2040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_00000280fc030290 .param/l "WIDTH" 0 9 8, +C4<00000000000000000000000000100000>;
v00000280fc0b9d20_0 .net "clk", 0 0, v00000280fc0bedf0_0;  alias, 1 drivers
v00000280fc0b9dc0_0 .net "d", 31 0, L_00000280fc0c6810;  alias, 1 drivers
v00000280fc0b9fa0_0 .net "en", 0 0, L_00000280fc045a70;  alias, 1 drivers
v00000280fc0ba220_0 .var "q", 31 0;
v00000280fc0baea0_0 .net "reset", 0 0, v00000280fc0bee90_0;  alias, 1 drivers
S_00000280fc0bb3d0 .scope module, "ra1mux" "mux2" 12 99, 16 1 0, S_00000280fbff2040;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_00000280fc0302d0 .param/l "WIDTH" 0 16 7, +C4<00000000000000000000000000000100>;
v00000280fc0b9140_0 .net "d0", 3 0, L_00000280fc0c3cf0;  1 drivers
L_00000280fc0c7278 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v00000280fc0ba400_0 .net "d1", 3 0, L_00000280fc0c7278;  1 drivers
v00000280fc0bac20_0 .net "s", 0 0, L_00000280fc0c50f0;  1 drivers
v00000280fc0b9820_0 .net "y", 3 0, L_00000280fc0c4330;  alias, 1 drivers
L_00000280fc0c4330 .functor MUXZ 4, L_00000280fc0c3cf0, L_00000280fc0c7278, L_00000280fc0c50f0, C4<>;
S_00000280fc0bb560 .scope module, "ra2mux" "mux2" 12 105, 16 1 0, S_00000280fbff2040;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_00000280fc030310 .param/l "WIDTH" 0 16 7, +C4<00000000000000000000000000000100>;
v00000280fc0ba040_0 .net "d0", 3 0, L_00000280fc0c3610;  1 drivers
v00000280fc0ba180_0 .net "d1", 3 0, L_00000280fc0c3ed0;  1 drivers
v00000280fc0baae0_0 .net "s", 0 0, L_00000280fc0c48d0;  1 drivers
v00000280fc0b91e0_0 .net "y", 3 0, L_00000280fc0c43d0;  alias, 1 drivers
L_00000280fc0c43d0 .functor MUXZ 4, L_00000280fc0c3610, L_00000280fc0c3ed0, L_00000280fc0c48d0, C4<>;
S_00000280fc0bb880 .scope module, "rd1reg" "flopr" 12 127, 8 1 0, S_00000280fbff2040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_00000280fc031150 .param/l "WIDTH" 0 8 7, +C4<00000000000000000000000000100000>;
v00000280fc0b9280_0 .net "clk", 0 0, v00000280fc0bedf0_0;  alias, 1 drivers
v00000280fc0ba4a0_0 .net "d", 31 0, L_00000280fc0c3890;  alias, 1 drivers
v00000280fc0baa40_0 .var "q", 31 0;
v00000280fc0ba5e0_0 .net "reset", 0 0, v00000280fc0bee90_0;  alias, 1 drivers
S_00000280fc0bba10 .scope module, "rd2reg" "flopr" 12 133, 8 1 0, S_00000280fbff2040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_00000280fc031350 .param/l "WIDTH" 0 8 7, +C4<00000000000000000000000000100000>;
v00000280fc0ba680_0 .net "clk", 0 0, v00000280fc0bedf0_0;  alias, 1 drivers
v00000280fc0b9640_0 .net "d", 31 0, L_00000280fc0c4830;  alias, 1 drivers
v00000280fc0b9960_0 .var "q", 31 0;
v00000280fc0ba900_0 .net "reset", 0 0, v00000280fc0bee90_0;  alias, 1 drivers
S_00000280fc0bbba0 .scope module, "rf" "regfile" 12 111, 17 1 0, S_00000280fbff2040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "ra1";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /INPUT 32 "r15";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
L_00000280fc0c72c0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v00000280fc0b9320_0 .net/2u *"_ivl_0", 3 0, L_00000280fc0c72c0;  1 drivers
L_00000280fc0c7350 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v00000280fc0bad60_0 .net/2u *"_ivl_12", 3 0, L_00000280fc0c7350;  1 drivers
v00000280fc0b9500_0 .net *"_ivl_14", 0 0, L_00000280fc0c4790;  1 drivers
v00000280fc0b96e0_0 .net *"_ivl_16", 31 0, L_00000280fc0c4470;  1 drivers
v00000280fc0b9780_0 .net *"_ivl_18", 5 0, L_00000280fc0c5370;  1 drivers
v00000280fc0bcb60_0 .net *"_ivl_2", 0 0, L_00000280fc0c57d0;  1 drivers
L_00000280fc0c7398 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000280fc0bd4c0_0 .net *"_ivl_21", 1 0, L_00000280fc0c7398;  1 drivers
v00000280fc0bdb00_0 .net *"_ivl_4", 31 0, L_00000280fc0c45b0;  1 drivers
v00000280fc0bcac0_0 .net *"_ivl_6", 5 0, L_00000280fc0c3750;  1 drivers
L_00000280fc0c7308 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000280fc0bce80_0 .net *"_ivl_9", 1 0, L_00000280fc0c7308;  1 drivers
v00000280fc0bd100_0 .net "clk", 0 0, v00000280fc0bedf0_0;  alias, 1 drivers
v00000280fc0bc8e0_0 .net "r15", 31 0, L_00000280fc0c6810;  alias, 1 drivers
v00000280fc0bcf20_0 .net "ra1", 3 0, L_00000280fc0c4330;  alias, 1 drivers
v00000280fc0bc700_0 .net "ra2", 3 0, L_00000280fc0c43d0;  alias, 1 drivers
v00000280fc0bc480_0 .net "rd1", 31 0, L_00000280fc0c3890;  alias, 1 drivers
v00000280fc0bc660_0 .net "rd2", 31 0, L_00000280fc0c4830;  alias, 1 drivers
v00000280fc0bc7a0 .array "rf", 0 14, 31 0;
v00000280fc0bc840_0 .net "wa3", 3 0, L_00000280fc0c5190;  1 drivers
v00000280fc0bd7e0_0 .net "wd3", 31 0, L_00000280fc0c6810;  alias, 1 drivers
v00000280fc0bcfc0_0 .net "we3", 0 0, L_00000280fc045140;  alias, 1 drivers
E_00000280fc031410 .event posedge, v00000280fc04b9c0_0;
L_00000280fc0c57d0 .cmp/eq 4, L_00000280fc0c4330, L_00000280fc0c72c0;
L_00000280fc0c45b0 .array/port v00000280fc0bc7a0, L_00000280fc0c3750;
L_00000280fc0c3750 .concat [ 4 2 0 0], L_00000280fc0c4330, L_00000280fc0c7308;
L_00000280fc0c3890 .functor MUXZ 32, L_00000280fc0c45b0, L_00000280fc0c6810, L_00000280fc0c57d0, C4<>;
L_00000280fc0c4790 .cmp/eq 4, L_00000280fc0c43d0, L_00000280fc0c7350;
L_00000280fc0c4470 .array/port v00000280fc0bc7a0, L_00000280fc0c5370;
L_00000280fc0c5370 .concat [ 4 2 0 0], L_00000280fc0c43d0, L_00000280fc0c7398;
L_00000280fc0c4830 .functor MUXZ 32, L_00000280fc0c4470, L_00000280fc0c6810, L_00000280fc0c4790, C4<>;
S_00000280fc0bbd30 .scope module, "srcAmux" "mux3" 12 139, 14 1 0, S_00000280fbff2040;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_00000280fc030a90 .param/l "WIDTH" 0 14 8, +C4<00000000000000000000000000100000>;
v00000280fc0bda60_0 .net *"_ivl_1", 0 0, L_00000280fc0c3f70;  1 drivers
v00000280fc0bc160_0 .net *"_ivl_3", 0 0, L_00000280fc0c4a10;  1 drivers
v00000280fc0bd060_0 .net *"_ivl_4", 31 0, L_00000280fc0c3250;  1 drivers
v00000280fc0bd740_0 .net "d0", 31 0, v00000280fc0baa40_0;  alias, 1 drivers
v00000280fc0bdba0_0 .net "d1", 31 0, v00000280fc0ba220_0;  alias, 1 drivers
v00000280fc0bd880_0 .net "d2", 31 0, v00000280fc0b9e60_0;  alias, 1 drivers
v00000280fc0bdc40_0 .net "s", 1 0, L_00000280fc0c32f0;  alias, 1 drivers
v00000280fc0bdd80_0 .net "y", 31 0, L_00000280fc0c4ab0;  alias, 1 drivers
L_00000280fc0c3f70 .part L_00000280fc0c32f0, 1, 1;
L_00000280fc0c4a10 .part L_00000280fc0c32f0, 0, 1;
L_00000280fc0c3250 .functor MUXZ 32, v00000280fc0baa40_0, v00000280fc0ba220_0, L_00000280fc0c4a10, C4<>;
L_00000280fc0c4ab0 .functor MUXZ 32, L_00000280fc0c3250, v00000280fc0b9e60_0, L_00000280fc0c3f70, C4<>;
S_00000280fc0bbec0 .scope module, "srcBmux" "mux3" 12 146, 14 1 0, S_00000280fbff2040;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_00000280fc030c90 .param/l "WIDTH" 0 14 8, +C4<00000000000000000000000000100000>;
v00000280fc0bde20_0 .net *"_ivl_1", 0 0, L_00000280fc0c4b50;  1 drivers
v00000280fc0bc0c0_0 .net *"_ivl_3", 0 0, L_00000280fc0c4010;  1 drivers
v00000280fc0bdce0_0 .net *"_ivl_4", 31 0, L_00000280fc0c54b0;  1 drivers
v00000280fc0bd380_0 .net "d0", 31 0, v00000280fc0b9960_0;  alias, 1 drivers
v00000280fc0bc980_0 .net "d1", 31 0, v00000280fc0ba540_0;  alias, 1 drivers
L_00000280fc0c73e0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000280fc0bd920_0 .net "d2", 31 0, L_00000280fc0c73e0;  1 drivers
v00000280fc0bcc00_0 .net "s", 1 0, L_00000280fc0c5870;  alias, 1 drivers
v00000280fc0bd240_0 .net "y", 31 0, L_00000280fc0c4f10;  alias, 1 drivers
L_00000280fc0c4b50 .part L_00000280fc0c5870, 1, 1;
L_00000280fc0c4010 .part L_00000280fc0c5870, 0, 1;
L_00000280fc0c54b0 .functor MUXZ 32, v00000280fc0b9960_0, v00000280fc0ba540_0, L_00000280fc0c4010, C4<>;
L_00000280fc0c4f10 .functor MUXZ 32, L_00000280fc0c54b0, L_00000280fc0c73e0, L_00000280fc0c4b50, C4<>;
S_00000280fc0c0400 .scope module, "mem" "mem" 3 99, 18 1 0, S_00000280fbffbbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_00000280fc003ef0 .functor BUFZ 32, L_00000280fc0c6950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000280fc0be2b0 .array "RAM", 0 63, 31 0;
v00000280fc0bf390_0 .net *"_ivl_0", 31 0, L_00000280fc0c6950;  1 drivers
v00000280fc0be5d0_0 .net *"_ivl_3", 29 0, L_00000280fc0c5b90;  1 drivers
v00000280fc0bf1b0_0 .net "a", 31 0, L_00000280fc0c4e70;  alias, 1 drivers
v00000280fc0bf110_0 .net "clk", 0 0, v00000280fc0bedf0_0;  alias, 1 drivers
v00000280fc0bed50_0 .net "rd", 31 0, L_00000280fc003ef0;  alias, 1 drivers
v00000280fc0befd0_0 .net "wd", 31 0, v00000280fc0b9960_0;  alias, 1 drivers
v00000280fc0bf250_0 .net "we", 0 0, L_00000280fc045060;  alias, 1 drivers
L_00000280fc0c6950 .array/port v00000280fc0be2b0, L_00000280fc0c5b90;
L_00000280fc0c5b90 .part L_00000280fc0c4e70, 2, 30;
    .scope S_00000280fbff7d80;
T_0 ;
    %wait E_00000280fc02fbd0;
    %load/vec4 v00000280fc0b3be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000280fc0b2f60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000280fc0b3320_0;
    %assign/vec4 v00000280fc0b2f60_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000280fbff7d80;
T_1 ;
    %wait E_00000280fc02f9d0;
    %load/vec4 v00000280fc0b2f60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/x;
    %jmp/1 T_1.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/x;
    %jmp/1 T_1.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/x;
    %jmp/1 T_1.2, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/x;
    %jmp/1 T_1.3, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/x;
    %jmp/1 T_1.4, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/x;
    %jmp/1 T_1.5, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/x;
    %jmp/1 T_1.6, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/x;
    %jmp/1 T_1.7, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/x;
    %jmp/1 T_1.8, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/x;
    %jmp/1 T_1.9, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000280fc0b3320_0, 0, 4;
    %jmp T_1.11;
T_1.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000280fc0b3320_0, 0, 4;
    %jmp T_1.11;
T_1.1 ;
    %load/vec4 v00000280fbfdd230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v00000280fc0b3320_0, 0, 4;
    %jmp T_1.16;
T_1.12 ;
    %load/vec4 v00000280fc03ff90_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.17, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000280fc0b3320_0, 0, 4;
    %jmp T_1.18;
T_1.17 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000280fc0b3320_0, 0, 4;
T_1.18 ;
    %jmp T_1.16;
T_1.13 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000280fc0b3320_0, 0, 4;
    %jmp T_1.16;
T_1.14 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v00000280fc0b3320_0, 0, 4;
    %jmp T_1.16;
T_1.16 ;
    %pop/vec4 1;
    %jmp T_1.11;
T_1.2 ;
    %load/vec4 v00000280fc03ff90_0;
    %parti/s 1, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v00000280fc0b3320_0, 0, 4;
    %jmp T_1.22;
T_1.19 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000280fc0b3320_0, 0, 4;
    %jmp T_1.22;
T_1.20 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000280fc0b3320_0, 0, 4;
    %jmp T_1.22;
T_1.22 ;
    %pop/vec4 1;
    %jmp T_1.11;
T_1.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000280fc0b3320_0, 0, 4;
    %jmp T_1.11;
T_1.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000280fc0b3320_0, 0, 4;
    %jmp T_1.11;
T_1.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000280fc0b3320_0, 0, 4;
    %jmp T_1.11;
T_1.6 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000280fc0b3320_0, 0, 4;
    %jmp T_1.11;
T_1.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000280fc0b3320_0, 0, 4;
    %jmp T_1.11;
T_1.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000280fc0b3320_0, 0, 4;
    %jmp T_1.11;
T_1.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000280fc0b3320_0, 0, 4;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000280fbff7d80;
T_2 ;
    %wait E_00000280fc02fe10;
    %load/vec4 v00000280fc0b2f60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %pushi/vec4 8191, 8191, 13;
    %store/vec4 v00000280fc0b2b00_0, 0, 13;
    %jmp T_2.11;
T_2.0 ;
    %pushi/vec4 4428, 0, 13;
    %store/vec4 v00000280fc0b2b00_0, 0, 13;
    %jmp T_2.11;
T_2.1 ;
    %pushi/vec4 76, 0, 13;
    %store/vec4 v00000280fc0b2b00_0, 0, 13;
    %jmp T_2.11;
T_2.2 ;
    %pushi/vec4 65, 0, 13;
    %store/vec4 v00000280fc0b2b00_0, 0, 13;
    %jmp T_2.11;
T_2.3 ;
    %pushi/vec4 67, 0, 13;
    %store/vec4 v00000280fc0b2b00_0, 0, 13;
    %jmp T_2.11;
T_2.4 ;
    %pushi/vec4 514, 0, 13;
    %store/vec4 v00000280fc0b2b00_0, 0, 13;
    %jmp T_2.11;
T_2.5 ;
    %pushi/vec4 66, 0, 13;
    %store/vec4 v00000280fc0b2b00_0, 0, 13;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 130, 0, 13;
    %store/vec4 v00000280fc0b2b00_0, 0, 13;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 1154, 0, 13;
    %store/vec4 v00000280fc0b2b00_0, 0, 13;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 674, 0, 13;
    %store/vec4 v00000280fc0b2b00_0, 0, 13;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 2130, 0, 13;
    %store/vec4 v00000280fc0b2b00_0, 0, 13;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000280fbfcf4b0;
T_3 ;
    %wait E_00000280fc02fa50;
    %load/vec4 v00000280fc0b3960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000280fc0b3280_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v00000280fc0b2ec0_0, 0, 2;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000280fc0b2ec0_0, 0, 2;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000280fc0b2ec0_0, 0, 2;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000280fc0b2ec0_0, 0, 2;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000280fc0b2ec0_0, 0, 2;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %load/vec4 v00000280fc0b3280_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000280fc0b22e0_0, 4, 1;
    %load/vec4 v00000280fc0b3280_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000280fc0b2ec0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000280fc0b2ec0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000280fc0b22e0_0, 4, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000280fc0b2ec0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000280fc0b22e0_0, 0, 2;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000280fbfcfaa0;
T_4 ;
    %wait E_00000280fc02fbd0;
    %load/vec4 v00000280fc049f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000280fc04a340_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000280fc04afc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v00000280fc04a8e0_0;
    %assign/vec4 v00000280fc04a340_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000280fbfcfc30;
T_5 ;
    %wait E_00000280fc02fbd0;
    %load/vec4 v00000280fc04b920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000280fc049ee0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000280fc04ac00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v00000280fc04a480_0;
    %assign/vec4 v00000280fc049ee0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000280fbfcf910;
T_6 ;
    %wait E_00000280fc02fbd0;
    %load/vec4 v00000280fc04b380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000280fc04b7e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000280fc04b2e0_0;
    %assign/vec4 v00000280fc04b7e0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000280fbfd3100;
T_7 ;
    %wait E_00000280fc02f8d0;
    %load/vec4 v00000280fc04b240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000280fc04b4c0_0, 0, 1;
    %jmp T_7.16;
T_7.0 ;
    %load/vec4 v00000280fc04a7a0_0;
    %store/vec4 v00000280fc04b4c0_0, 0, 1;
    %jmp T_7.16;
T_7.1 ;
    %load/vec4 v00000280fc04a7a0_0;
    %inv;
    %store/vec4 v00000280fc04b4c0_0, 0, 1;
    %jmp T_7.16;
T_7.2 ;
    %load/vec4 v00000280fc049e40_0;
    %store/vec4 v00000280fc04b4c0_0, 0, 1;
    %jmp T_7.16;
T_7.3 ;
    %load/vec4 v00000280fc049e40_0;
    %inv;
    %store/vec4 v00000280fc04b4c0_0, 0, 1;
    %jmp T_7.16;
T_7.4 ;
    %load/vec4 v00000280fc04bba0_0;
    %store/vec4 v00000280fc04b4c0_0, 0, 1;
    %jmp T_7.16;
T_7.5 ;
    %load/vec4 v00000280fc04bba0_0;
    %inv;
    %store/vec4 v00000280fc04b4c0_0, 0, 1;
    %jmp T_7.16;
T_7.6 ;
    %load/vec4 v00000280fc04b880_0;
    %store/vec4 v00000280fc04b4c0_0, 0, 1;
    %jmp T_7.16;
T_7.7 ;
    %load/vec4 v00000280fc04b880_0;
    %inv;
    %store/vec4 v00000280fc04b4c0_0, 0, 1;
    %jmp T_7.16;
T_7.8 ;
    %load/vec4 v00000280fc049e40_0;
    %load/vec4 v00000280fc04a7a0_0;
    %inv;
    %and;
    %store/vec4 v00000280fc04b4c0_0, 0, 1;
    %jmp T_7.16;
T_7.9 ;
    %load/vec4 v00000280fc049e40_0;
    %load/vec4 v00000280fc04a7a0_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v00000280fc04b4c0_0, 0, 1;
    %jmp T_7.16;
T_7.10 ;
    %load/vec4 v00000280fc04b740_0;
    %store/vec4 v00000280fc04b4c0_0, 0, 1;
    %jmp T_7.16;
T_7.11 ;
    %load/vec4 v00000280fc04b740_0;
    %inv;
    %store/vec4 v00000280fc04b4c0_0, 0, 1;
    %jmp T_7.16;
T_7.12 ;
    %load/vec4 v00000280fc04a7a0_0;
    %inv;
    %load/vec4 v00000280fc04b740_0;
    %and;
    %store/vec4 v00000280fc04b4c0_0, 0, 1;
    %jmp T_7.16;
T_7.13 ;
    %load/vec4 v00000280fc04a7a0_0;
    %inv;
    %load/vec4 v00000280fc04b740_0;
    %and;
    %inv;
    %store/vec4 v00000280fc04b4c0_0, 0, 1;
    %jmp T_7.16;
T_7.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000280fc04b4c0_0, 0, 1;
    %jmp T_7.16;
T_7.16 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000280fc0bb6f0;
T_8 ;
    %wait E_00000280fc02fbd0;
    %load/vec4 v00000280fc0baea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000280fc0ba220_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000280fc0b9fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v00000280fc0b9dc0_0;
    %assign/vec4 v00000280fc0ba220_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000280fc0bb240;
T_9 ;
    %wait E_00000280fc02fbd0;
    %load/vec4 v00000280fc0ba360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000280fc0b9be0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000280fc0b98c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v00000280fc0ba860_0;
    %assign/vec4 v00000280fc0b9be0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000280fbfd5480;
T_10 ;
    %wait E_00000280fc02fbd0;
    %load/vec4 v00000280fc0ba2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000280fc0bae00_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000280fc0b9aa0_0;
    %assign/vec4 v00000280fc0bae00_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000280fc0bbba0;
T_11 ;
    %wait E_00000280fc031410;
    %load/vec4 v00000280fc0bcfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v00000280fc0bd7e0_0;
    %load/vec4 v00000280fc0bc840_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000280fc0bc7a0, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000280fbfaf310;
T_12 ;
    %wait E_00000280fc02ff50;
    %load/vec4 v00000280fc0b9b40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v00000280fc0ba540_0, 0, 32;
    %jmp T_12.4;
T_12.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v00000280fc0b9f00_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000280fc0ba540_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v00000280fc0b9f00_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000280fc0ba540_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v00000280fc0b9f00_0;
    %parti/s 1, 23, 6;
    %replicate 6;
    %load/vec4 v00000280fc0b9f00_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v00000280fc0ba540_0, 0, 32;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000280fc0bb880;
T_13 ;
    %wait E_00000280fc02fbd0;
    %load/vec4 v00000280fc0ba5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000280fc0baa40_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000280fc0ba4a0_0;
    %assign/vec4 v00000280fc0baa40_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000280fc0bba10;
T_14 ;
    %wait E_00000280fc02fbd0;
    %load/vec4 v00000280fc0ba900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000280fc0b9960_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000280fc0b9640_0;
    %assign/vec4 v00000280fc0b9960_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00000280fbfed8c0;
T_15 ;
    %wait E_00000280fc02fd10;
    %load/vec4 v00000280fc0b7340_0;
    %dup/vec4;
    %pushi/vec4 0, 1, 2;
    %cmp/x;
    %jmp/1 T_15.0, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_15.1, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/x;
    %jmp/1 T_15.2, 4;
    %jmp T_15.3;
T_15.0 ;
    %load/vec4 v00000280fc0b7a20_0;
    %pad/u 32;
    %store/vec4 v00000280fc0b70c0_0, 0, 32;
    %jmp T_15.3;
T_15.1 ;
    %load/vec4 v00000280fc0b6f80_0;
    %load/vec4 v00000280fc0b6d00_0;
    %and;
    %store/vec4 v00000280fc0b70c0_0, 0, 32;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v00000280fc0b6f80_0;
    %load/vec4 v00000280fc0b6d00_0;
    %or;
    %store/vec4 v00000280fc0b70c0_0, 0, 32;
    %jmp T_15.3;
T_15.3 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000280fbfd52f0;
T_16 ;
    %wait E_00000280fc02fbd0;
    %load/vec4 v00000280fc0ba9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000280fc0b9e60_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v00000280fc0b95a0_0;
    %assign/vec4 v00000280fc0b9e60_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000280fc0c0400;
T_17 ;
    %vpi_call 18 14 "$readmemh", "memfile.dat", v00000280fc0be2b0 {0 0 0};
    %end;
    .thread T_17;
    .scope S_00000280fc0c0400;
T_18 ;
    %wait E_00000280fc031410;
    %load/vec4 v00000280fc0bf250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v00000280fc0befd0_0;
    %load/vec4 v00000280fc0bf1b0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000280fc0be2b0, 0, 4;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_00000280fc054230;
T_19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000280fc0bee90_0, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000280fc0bf610_0, 0, 32;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000280fc0bee90_0, 0;
    %end;
    .thread T_19;
    .scope S_00000280fc054230;
T_20 ;
    %load/vec4 v00000280fc0bee90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v00000280fc0bf610_0;
    %addi 1, 0, 32;
    %store/vec4 v00000280fc0bf610_0, 0, 32;
T_20.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000280fc0bedf0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000280fc0bedf0_0, 0;
    %delay 5, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_00000280fc054230;
T_21 ;
    %wait E_00000280fc030090;
    %load/vec4 v00000280fc0be8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v00000280fc0be7b0_0;
    %pushi/vec4 100, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v00000280fc0bf4d0_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %vpi_call 2 35 "$display", "Simulation succeeded" {0 0 0};
    %delay 20, 0;
    %vpi_call 2 37 "$finish" {0 0 0};
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v00000280fc0be7b0_0;
    %cmpi/ne 96, 0, 32;
    %jmp/0xz  T_21.4, 6;
    %vpi_call 2 40 "$display", "Simulation failed" {0 0 0};
    %delay 20, 0;
    %vpi_call 2 42 "$finish" {0 0 0};
T_21.4 ;
T_21.3 ;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000280fc054230;
T_22 ;
    %vpi_call 2 45 "$dumpfile", "arm_multi.vcd" {0 0 0};
    %vpi_call 2 46 "$dumpvars" {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    ".\testbench.v";
    ".\arm_multi.v";
    "./arm.v";
    "./controller.v";
    "./condlogic.v";
    "./condcheck.v";
    "./flopr.v";
    "./flopenr.v";
    "./decode.v";
    "./mainfsm.v";
    "./datapath.v";
    "./alu.v";
    "./mux3.v";
    "./extend.v";
    "./mux2.v";
    "./regfile.v";
    "./mem.v";
