Running: E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o E:/Xilinx project/experiment 02/BCDAdder_Structural/Three_Digit_BCD_tb_isim_beh.exe -prj E:/Xilinx project/experiment 02/BCDAdder_Structural/Three_Digit_BCD_tb_beh.prj work.Three_Digit_BCD_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/Xilinx project/experiment 02/BCDAdder_Structural/FullAdder.v" into library work
Analyzing Verilog file "E:/Xilinx project/experiment 02/BCDAdder_Structural/BCDadder.v" into library work
Analyzing Verilog file "E:/Xilinx project/experiment 02/BCDAdder_Structural/Three_Digit_BCD.v" into library work
Analyzing Verilog file "E:/Xilinx project/experiment 02/BCDAdder_Structural/Three_Digit_BCD_tb.v" into library work
Analyzing Verilog file "E:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "E:/Xilinx project/experiment 02/BCDAdder_Structural/Three_Digit_BCD_tb.v" Line 41: Target <Cout> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:189 - "E:/Xilinx project/experiment 02/BCDAdder_Structural/Three_Digit_BCD.v" Line 29: Size mismatch in connection of port <Cin>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module FullAdder
Compiling module BCDadder
Compiling module Three_Digit_BCD
Compiling module Three_Digit_BCD_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 5 Verilog Units
Built simulation executable E:/Xilinx project/experiment 02/BCDAdder_Structural/Three_Digit_BCD_tb_isim_beh.exe
Fuse Memory Usage: 27528 KB
Fuse CPU Usage: 640 ms
