Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date             : Thu Jul 25 07:15:17 2019
| Host             : travis-job-541c3c10-fc38-4685-8c64-ab5b937ce030 running 64-bit Ubuntu 14.04.5 LTS
| Command          : report_power -file top_power.rpt
| Design           : top
| Device           : xc7a200tsbg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.118        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.953        |
| Device Static (W)        | 0.166        |
| Total Off-Chip Power (W) | 0.714        |
| Effective TJA (C/W)      | 3.3          |
| Max Ambient (C)          | 81.3         |
| Junction Temperature (C) | 28.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.072 |       23 |       --- |             --- |
| Slice Logic              |     0.042 |    17592 |       --- |             --- |
|   LUT as Logic           |     0.035 |     6908 |    133800 |            5.16 |
|   LUT as Distributed RAM |     0.003 |      700 |     46200 |            1.52 |
|   Register               |     0.002 |     7513 |    267600 |            2.81 |
|   CARRY4                 |     0.002 |      447 |     33450 |            1.34 |
|   LUT as Shift Register  |    <0.001 |       16 |     46200 |            0.03 |
|   F7/F8 Muxes            |    <0.001 |      175 |    133800 |            0.13 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   BUFR                   |     0.000 |        1 |       160 |            0.63 |
|   Others                 |     0.000 |       37 |       --- |             --- |
| Signals                  |     0.057 |    15055 |       --- |             --- |
| Block RAM                |     0.088 |     38.5 |       365 |           10.55 |
| MMCM                     |     0.200 |        2 |        10 |           20.00 |
| PLL                      |     0.240 |        2 |        10 |           20.00 |
| DSPs                     |     0.003 |        5 |       740 |            0.68 |
| I/O                      |     0.247 |       99 |       285 |           34.74 |
| XADC                     |     0.002 |        1 |       --- |             --- |
| Static Power             |     0.166 |          |           |                 |
| Total                    |     1.118 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.333 |       0.297 |      0.036 |
| Vccaux    |       1.800 |     0.332 |       0.301 |      0.031 |
| Vcco33    |       3.300 |     0.006 |       0.001 |      0.005 |
| Vcco25    |       2.500 |     0.008 |       0.003 |      0.005 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.544 |       0.539 |      0.005 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.008 |       0.006 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------+--------------------------------------------------+-----------------+
| Clock                                            | Domain                                           | Constraint (ns) |
+--------------------------------------------------+--------------------------------------------------+-----------------+
| clk100                                           | clk100                                           |            10.0 |
| eth_clocks_rx                                    | eth_clocks_rx                                    |             8.0 |
| eth_rx_clk                                       | eth_rx_clk                                       |             8.0 |
| eth_tx_clk                                       | eth_tx_clk                                       |             8.0 |
| hdmi_in0_pix5x_clk                               | hdmi_in0_pix5x_clk                               |             1.3 |
| hdmi_in0_pix_clk                                 | hdmi_in0_pix_clk                                 |             6.7 |
| hdmi_out0_pix5x_clk                              | hdmi_out0_pix5x_clk                              |             1.3 |
| hdmi_out0_pix_clk                                | hdmi_out0_pix_clk                                |             6.7 |
| pix1p25x_clk                                     | pix1p25x_clk                                     |             5.4 |
| soc_ethphy_pll_clk_tx                            | soc_ethphy_pll_clk_tx                            |             8.0 |
| soc_ethphy_pll_clk_tx90                          | soc_ethphy_pll_clk_tx90                          |             8.0 |
| soc_ethphy_pll_fb                                | soc_ethphy_pll_fb                                |             8.0 |
| soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0 | soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0 |             6.7 |
| soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 | soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 |             1.3 |
| soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_fb   | soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_fb   |            20.0 |
| soc_videosoc_pll_clk200                          | soc_videosoc_pll_clk200                          |             5.0 |
| soc_videosoc_pll_fb                              | soc_videosoc_pll_fb                              |            10.0 |
| soc_videosoc_pll_sys                             | soc_videosoc_pll_sys                             |            10.0 |
| soc_videosoc_pll_sys4x                           | soc_videosoc_pll_sys4x                           |             2.5 |
| soc_videosoc_pll_sys4x_dqs                       | soc_videosoc_pll_sys4x_dqs                       |             2.5 |
| sys_clk                                          | sys_clk                                          |            10.0 |
+--------------------------------------------------+--------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| top                                              |     0.953 |
|   IBUFDS_DIFF_OUT                                |     0.003 |
|   IBUFDS_DIFF_OUT_1                              |     0.003 |
|   IBUFDS_DIFF_OUT_2                              |     0.003 |
|   IOBUF                                          |     0.003 |
|   IOBUF_1                                        |     0.003 |
|   IOBUF_10                                       |     0.003 |
|   IOBUF_11                                       |     0.003 |
|   IOBUF_12                                       |     0.003 |
|   IOBUF_13                                       |     0.003 |
|   IOBUF_14                                       |     0.003 |
|   IOBUF_15                                       |     0.003 |
|   IOBUF_2                                        |     0.003 |
|   IOBUF_3                                        |     0.003 |
|   IOBUF_4                                        |     0.003 |
|   IOBUF_5                                        |     0.003 |
|   IOBUF_6                                        |     0.003 |
|   IOBUF_7                                        |     0.003 |
|   IOBUF_8                                        |     0.003 |
|   IOBUF_9                                        |     0.003 |
|   OBUFDS                                         |     0.002 |
|   OBUFTDS                                        |     0.002 |
|   OBUFTDS_1                                      |     0.002 |
|   edid_mem_reg_r1_0_63_0_2                       |    <0.001 |
|   edid_mem_reg_r1_0_63_3_5                       |    <0.001 |
|   edid_mem_reg_r1_0_63_6_6                       |    <0.001 |
|   edid_mem_reg_r1_0_63_7_7                       |    <0.001 |
|   edid_mem_reg_r1_128_191_0_2                    |    <0.001 |
|   edid_mem_reg_r1_128_191_3_5                    |    <0.001 |
|   edid_mem_reg_r1_128_191_6_6                    |    <0.001 |
|   edid_mem_reg_r1_128_191_7_7                    |    <0.001 |
|   edid_mem_reg_r1_192_255_0_2                    |    <0.001 |
|   edid_mem_reg_r1_192_255_3_5                    |    <0.001 |
|   edid_mem_reg_r1_192_255_6_6                    |    <0.001 |
|   edid_mem_reg_r1_192_255_7_7                    |    <0.001 |
|   edid_mem_reg_r1_64_127_0_2                     |    <0.001 |
|   edid_mem_reg_r1_64_127_3_5                     |    <0.001 |
|   edid_mem_reg_r1_64_127_6_6                     |    <0.001 |
|   edid_mem_reg_r1_64_127_7_7                     |    <0.001 |
|   edid_mem_reg_r2_0_63_0_2                       |    <0.001 |
|   edid_mem_reg_r2_0_63_3_5                       |    <0.001 |
|   edid_mem_reg_r2_0_63_6_6                       |    <0.001 |
|   edid_mem_reg_r2_0_63_7_7                       |    <0.001 |
|   edid_mem_reg_r2_128_191_0_2                    |    <0.001 |
|   edid_mem_reg_r2_128_191_3_5                    |    <0.001 |
|   edid_mem_reg_r2_128_191_6_6                    |    <0.001 |
|   edid_mem_reg_r2_128_191_7_7                    |    <0.001 |
|   edid_mem_reg_r2_192_255_0_2                    |    <0.001 |
|   edid_mem_reg_r2_192_255_3_5                    |    <0.001 |
|   edid_mem_reg_r2_192_255_6_6                    |    <0.001 |
|   edid_mem_reg_r2_192_255_7_7                    |    <0.001 |
|   edid_mem_reg_r2_64_127_0_2                     |    <0.001 |
|   edid_mem_reg_r2_64_127_3_5                     |    <0.001 |
|   edid_mem_reg_r2_64_127_6_6                     |    <0.001 |
|   edid_mem_reg_r2_64_127_7_7                     |    <0.001 |
|   eth_mdio_IOBUF_inst                            |     0.000 |
|   hdmi_in_sda_IOBUF_inst                         |     0.000 |
|   lm32_cpu                                       |     0.030 |
|     instruction_unit                             |     0.011 |
|       icache                                     |     0.006 |
|         memories[0].way_0_data_ram               |     0.003 |
|         memories[0].way_0_tag_ram                |     0.003 |
|     interrupt_unit                               |    <0.001 |
|     load_store_unit                              |     0.011 |
|       dcache                                     |     0.007 |
|         memories[0].data_memories.way_0_data_ram |     0.004 |
|         memories[0].way_0_tag_ram                |     0.003 |
|     mc_arithmetic                                |     0.003 |
|     multiplier                                   |    <0.001 |
|     registers_reg_r1_0_31_0_5                    |    <0.001 |
|     registers_reg_r1_0_31_12_17                  |    <0.001 |
|     registers_reg_r1_0_31_18_23                  |    <0.001 |
|     registers_reg_r1_0_31_24_29                  |    <0.001 |
|     registers_reg_r1_0_31_30_31                  |    <0.001 |
|     registers_reg_r1_0_31_6_11                   |    <0.001 |
|     registers_reg_r2_0_31_0_5                    |    <0.001 |
|     registers_reg_r2_0_31_12_17                  |    <0.001 |
|     registers_reg_r2_0_31_18_23                  |    <0.001 |
|     registers_reg_r2_0_31_24_29                  |    <0.001 |
|     registers_reg_r2_0_31_30_31                  |    <0.001 |
|     registers_reg_r2_0_31_6_11                   |    <0.001 |
|     shifter                                      |    <0.001 |
|   storage_10_reg_0_7_0_5                         |    <0.001 |
|   storage_10_reg_0_7_6_7                         |    <0.001 |
|   storage_13_reg_0_1_0_5                         |    <0.001 |
|   storage_13_reg_0_1_12_17                       |    <0.001 |
|   storage_13_reg_0_1_18_23                       |    <0.001 |
|   storage_13_reg_0_1_24_29                       |    <0.001 |
|   storage_13_reg_0_1_30_32                       |    <0.001 |
|   storage_13_reg_0_1_6_11                        |    <0.001 |
|   storage_14_reg_0_1_0_5                         |    <0.001 |
|   storage_14_reg_0_1_6_11                        |    <0.001 |
|   storage_15_reg_0_7_12_17                       |    <0.001 |
|   storage_15_reg_0_7_18_20                       |    <0.001 |
|   storage_15_reg_0_7_6_11                        |    <0.001 |
|   storage_16_reg_0_7_12_17                       |    <0.001 |
|   storage_16_reg_0_7_18_20                       |    <0.001 |
|   storage_16_reg_0_7_6_11                        |    <0.001 |
|   storage_17_reg_0_7_12_17                       |    <0.001 |
|   storage_17_reg_0_7_18_20                       |    <0.001 |
|   storage_17_reg_0_7_6_11                        |    <0.001 |
|   storage_19_reg_0_15_0_5                        |    <0.001 |
|   storage_19_reg_0_15_102_107                    |    <0.001 |
|   storage_19_reg_0_15_108_113                    |    <0.001 |
|   storage_19_reg_0_15_114_119                    |    <0.001 |
|   storage_19_reg_0_15_120_125                    |    <0.001 |
|   storage_19_reg_0_15_126_127                    |    <0.001 |
|   storage_19_reg_0_15_12_17                      |    <0.001 |
|   storage_19_reg_0_15_18_23                      |    <0.001 |
|   storage_19_reg_0_15_24_29                      |    <0.001 |
|   storage_19_reg_0_15_30_35                      |    <0.001 |
|   storage_19_reg_0_15_36_41                      |    <0.001 |
|   storage_19_reg_0_15_42_47                      |    <0.001 |
|   storage_19_reg_0_15_48_53                      |    <0.001 |
|   storage_19_reg_0_15_54_59                      |    <0.001 |
|   storage_19_reg_0_15_60_65                      |    <0.001 |
|   storage_19_reg_0_15_66_71                      |    <0.001 |
|   storage_19_reg_0_15_6_11                       |    <0.001 |
|   storage_19_reg_0_15_72_77                      |    <0.001 |
|   storage_19_reg_0_15_78_83                      |    <0.001 |
|   storage_19_reg_0_15_84_89                      |    <0.001 |
|   storage_19_reg_0_15_90_95                      |    <0.001 |
|   storage_19_reg_0_15_96_101                     |    <0.001 |
|   storage_1_reg_0_15_0_5                         |    <0.001 |
|   storage_1_reg_0_15_6_9                         |    <0.001 |
|   storage_20_reg_0_3_0_5                         |    <0.001 |
|   storage_20_reg_0_3_12_17                       |    <0.001 |
|   storage_20_reg_0_3_18_23                       |    <0.001 |
|   storage_20_reg_0_3_24_25                       |    <0.001 |
|   storage_20_reg_0_3_6_11                        |    <0.001 |
|   storage_21_reg_0_15_0_5                        |    <0.001 |
|   storage_21_reg_0_15_102_107                    |    <0.001 |
|   storage_21_reg_0_15_108_113                    |    <0.001 |
|   storage_21_reg_0_15_114_119                    |    <0.001 |
|   storage_21_reg_0_15_120_125                    |    <0.001 |
|   storage_21_reg_0_15_126_127                    |    <0.001 |
|   storage_21_reg_0_15_12_17                      |    <0.001 |
|   storage_21_reg_0_15_18_23                      |    <0.001 |
|   storage_21_reg_0_15_24_29                      |    <0.001 |
|   storage_21_reg_0_15_30_35                      |    <0.001 |
|   storage_21_reg_0_15_36_41                      |    <0.001 |
|   storage_21_reg_0_15_42_47                      |    <0.001 |
|   storage_21_reg_0_15_48_53                      |    <0.001 |
|   storage_21_reg_0_15_54_59                      |    <0.001 |
|   storage_21_reg_0_15_60_65                      |    <0.001 |
|   storage_21_reg_0_15_66_71                      |    <0.001 |
|   storage_21_reg_0_15_6_11                       |    <0.001 |
|   storage_21_reg_0_15_72_77                      |    <0.001 |
|   storage_21_reg_0_15_78_83                      |    <0.001 |
|   storage_21_reg_0_15_84_89                      |    <0.001 |
|   storage_21_reg_0_15_90_95                      |    <0.001 |
|   storage_21_reg_0_15_96_101                     |    <0.001 |
|   storage_22_reg_0_3_0_5                         |    <0.001 |
|   storage_22_reg_0_3_6_7                         |    <0.001 |
|   storage_23_reg_0_1_0_5                         |    <0.001 |
|   storage_23_reg_0_1_102_107                     |    <0.001 |
|   storage_23_reg_0_1_108_113                     |    <0.001 |
|   storage_23_reg_0_1_114_119                     |    <0.001 |
|   storage_23_reg_0_1_120_125                     |    <0.001 |
|   storage_23_reg_0_1_126_131                     |    <0.001 |
|   storage_23_reg_0_1_12_17                       |    <0.001 |
|   storage_23_reg_0_1_132_137                     |    <0.001 |
|   storage_23_reg_0_1_138_143                     |    <0.001 |
|   storage_23_reg_0_1_144_149                     |    <0.001 |
|   storage_23_reg_0_1_150_155                     |    <0.001 |
|   storage_23_reg_0_1_156_156                     |    <0.001 |
|   storage_23_reg_0_1_18_23                       |    <0.001 |
|   storage_23_reg_0_1_24_29                       |    <0.001 |
|   storage_23_reg_0_1_30_35                       |    <0.001 |
|   storage_23_reg_0_1_36_41                       |    <0.001 |
|   storage_23_reg_0_1_42_47                       |    <0.001 |
|   storage_23_reg_0_1_48_53                       |    <0.001 |
|   storage_23_reg_0_1_54_59                       |    <0.001 |
|   storage_23_reg_0_1_60_65                       |    <0.001 |
|   storage_23_reg_0_1_66_71                       |    <0.001 |
|   storage_23_reg_0_1_6_11                        |    <0.001 |
|   storage_23_reg_0_1_72_77                       |    <0.001 |
|   storage_23_reg_0_1_78_83                       |    <0.001 |
|   storage_23_reg_0_1_84_89                       |    <0.001 |
|   storage_23_reg_0_1_90_95                       |    <0.001 |
|   storage_23_reg_0_1_96_101                      |    <0.001 |
|   storage_25_reg_0_3_0_5                         |    <0.001 |
|   storage_25_reg_0_3_6_7                         |    <0.001 |
|   storage_26_reg_0_3_0_5                         |    <0.001 |
|   storage_26_reg_0_3_6_7                         |    <0.001 |
|   storage_27_reg_0_3_0_5                         |    <0.001 |
|   storage_27_reg_0_3_6_7                         |    <0.001 |
|   storage_2_reg_0_7_0_5                          |    <0.001 |
|   storage_2_reg_0_7_12_17                        |    <0.001 |
|   storage_2_reg_0_7_18_22                        |    <0.001 |
|   storage_2_reg_0_7_6_11                         |    <0.001 |
|   storage_3_reg_0_7_0_5                          |    <0.001 |
|   storage_3_reg_0_7_12_17                        |    <0.001 |
|   storage_3_reg_0_7_18_22                        |    <0.001 |
|   storage_3_reg_0_7_6_11                         |    <0.001 |
|   storage_4_reg_0_7_0_5                          |    <0.001 |
|   storage_4_reg_0_7_12_17                        |    <0.001 |
|   storage_4_reg_0_7_18_22                        |    <0.001 |
|   storage_4_reg_0_7_6_11                         |    <0.001 |
|   storage_5_reg_0_7_0_5                          |    <0.001 |
|   storage_5_reg_0_7_12_17                        |    <0.001 |
|   storage_5_reg_0_7_18_22                        |    <0.001 |
|   storage_5_reg_0_7_6_11                         |    <0.001 |
|   storage_6_reg_0_7_0_5                          |    <0.001 |
|   storage_6_reg_0_7_12_17                        |    <0.001 |
|   storage_6_reg_0_7_18_22                        |    <0.001 |
|   storage_6_reg_0_7_6_11                         |    <0.001 |
|   storage_7_reg_0_7_0_5                          |    <0.001 |
|   storage_7_reg_0_7_12_17                        |    <0.001 |
|   storage_7_reg_0_7_18_22                        |    <0.001 |
|   storage_7_reg_0_7_6_11                         |    <0.001 |
|   storage_8_reg_0_7_0_5                          |    <0.001 |
|   storage_8_reg_0_7_12_17                        |    <0.001 |
|   storage_8_reg_0_7_18_22                        |    <0.001 |
|   storage_8_reg_0_7_6_11                         |    <0.001 |
|   storage_9_reg_0_7_0_5                          |    <0.001 |
|   storage_9_reg_0_7_12_17                        |    <0.001 |
|   storage_9_reg_0_7_18_22                        |    <0.001 |
|   storage_9_reg_0_7_6_11                         |    <0.001 |
|   storage_reg_0_15_0_5                           |    <0.001 |
|   storage_reg_0_15_6_9                           |    <0.001 |
+--------------------------------------------------+-----------+


