
TinyUSB_UAC_CDC_411.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000086b4  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000258  0800884c  0800884c  0001884c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008aa4  08008aa4  00020044  2**0
                  CONTENTS
  4 .ARM          00000008  08008aa4  08008aa4  00018aa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008aac  08008aac  00020044  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008aac  08008aac  00018aac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008ab0  08008ab0  00018ab0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000044  20000000  08008ab4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001b40  20000044  08008af8  00020044  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001b84  08008af8  00021b84  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013f3c  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000337c  00000000  00000000  00033fb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e08  00000000  00000000  00037330  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d90  00000000  00000000  00038138  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018dc4  00000000  00000000  00038ec8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000117a3  00000000  00000000  00051c8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009934f  00000000  00000000  0006342f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000fc77e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000039fc  00000000  00000000  000fc7d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000044 	.word	0x20000044
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08008834 	.word	0x08008834

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000048 	.word	0x20000048
 80001d4:	08008834 	.word	0x08008834

080001d8 <strlen>:
 80001d8:	4603      	mov	r3, r0
 80001da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001de:	2a00      	cmp	r2, #0
 80001e0:	d1fb      	bne.n	80001da <strlen+0x2>
 80001e2:	1a18      	subs	r0, r3, r0
 80001e4:	3801      	subs	r0, #1
 80001e6:	4770      	bx	lr

080001e8 <__aeabi_uldivmod>:
 80001e8:	b953      	cbnz	r3, 8000200 <__aeabi_uldivmod+0x18>
 80001ea:	b94a      	cbnz	r2, 8000200 <__aeabi_uldivmod+0x18>
 80001ec:	2900      	cmp	r1, #0
 80001ee:	bf08      	it	eq
 80001f0:	2800      	cmpeq	r0, #0
 80001f2:	bf1c      	itt	ne
 80001f4:	f04f 31ff 	movne.w	r1, #4294967295
 80001f8:	f04f 30ff 	movne.w	r0, #4294967295
 80001fc:	f000 b974 	b.w	80004e8 <__aeabi_idiv0>
 8000200:	f1ad 0c08 	sub.w	ip, sp, #8
 8000204:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000208:	f000 f806 	bl	8000218 <__udivmoddi4>
 800020c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000210:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000214:	b004      	add	sp, #16
 8000216:	4770      	bx	lr

08000218 <__udivmoddi4>:
 8000218:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800021c:	9d08      	ldr	r5, [sp, #32]
 800021e:	4604      	mov	r4, r0
 8000220:	468e      	mov	lr, r1
 8000222:	2b00      	cmp	r3, #0
 8000224:	d14d      	bne.n	80002c2 <__udivmoddi4+0xaa>
 8000226:	428a      	cmp	r2, r1
 8000228:	4694      	mov	ip, r2
 800022a:	d969      	bls.n	8000300 <__udivmoddi4+0xe8>
 800022c:	fab2 f282 	clz	r2, r2
 8000230:	b152      	cbz	r2, 8000248 <__udivmoddi4+0x30>
 8000232:	fa01 f302 	lsl.w	r3, r1, r2
 8000236:	f1c2 0120 	rsb	r1, r2, #32
 800023a:	fa20 f101 	lsr.w	r1, r0, r1
 800023e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000242:	ea41 0e03 	orr.w	lr, r1, r3
 8000246:	4094      	lsls	r4, r2
 8000248:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800024c:	0c21      	lsrs	r1, r4, #16
 800024e:	fbbe f6f8 	udiv	r6, lr, r8
 8000252:	fa1f f78c 	uxth.w	r7, ip
 8000256:	fb08 e316 	mls	r3, r8, r6, lr
 800025a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800025e:	fb06 f107 	mul.w	r1, r6, r7
 8000262:	4299      	cmp	r1, r3
 8000264:	d90a      	bls.n	800027c <__udivmoddi4+0x64>
 8000266:	eb1c 0303 	adds.w	r3, ip, r3
 800026a:	f106 30ff 	add.w	r0, r6, #4294967295
 800026e:	f080 811f 	bcs.w	80004b0 <__udivmoddi4+0x298>
 8000272:	4299      	cmp	r1, r3
 8000274:	f240 811c 	bls.w	80004b0 <__udivmoddi4+0x298>
 8000278:	3e02      	subs	r6, #2
 800027a:	4463      	add	r3, ip
 800027c:	1a5b      	subs	r3, r3, r1
 800027e:	b2a4      	uxth	r4, r4
 8000280:	fbb3 f0f8 	udiv	r0, r3, r8
 8000284:	fb08 3310 	mls	r3, r8, r0, r3
 8000288:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800028c:	fb00 f707 	mul.w	r7, r0, r7
 8000290:	42a7      	cmp	r7, r4
 8000292:	d90a      	bls.n	80002aa <__udivmoddi4+0x92>
 8000294:	eb1c 0404 	adds.w	r4, ip, r4
 8000298:	f100 33ff 	add.w	r3, r0, #4294967295
 800029c:	f080 810a 	bcs.w	80004b4 <__udivmoddi4+0x29c>
 80002a0:	42a7      	cmp	r7, r4
 80002a2:	f240 8107 	bls.w	80004b4 <__udivmoddi4+0x29c>
 80002a6:	4464      	add	r4, ip
 80002a8:	3802      	subs	r0, #2
 80002aa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002ae:	1be4      	subs	r4, r4, r7
 80002b0:	2600      	movs	r6, #0
 80002b2:	b11d      	cbz	r5, 80002bc <__udivmoddi4+0xa4>
 80002b4:	40d4      	lsrs	r4, r2
 80002b6:	2300      	movs	r3, #0
 80002b8:	e9c5 4300 	strd	r4, r3, [r5]
 80002bc:	4631      	mov	r1, r6
 80002be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d909      	bls.n	80002da <__udivmoddi4+0xc2>
 80002c6:	2d00      	cmp	r5, #0
 80002c8:	f000 80ef 	beq.w	80004aa <__udivmoddi4+0x292>
 80002cc:	2600      	movs	r6, #0
 80002ce:	e9c5 0100 	strd	r0, r1, [r5]
 80002d2:	4630      	mov	r0, r6
 80002d4:	4631      	mov	r1, r6
 80002d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002da:	fab3 f683 	clz	r6, r3
 80002de:	2e00      	cmp	r6, #0
 80002e0:	d14a      	bne.n	8000378 <__udivmoddi4+0x160>
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d302      	bcc.n	80002ec <__udivmoddi4+0xd4>
 80002e6:	4282      	cmp	r2, r0
 80002e8:	f200 80f9 	bhi.w	80004de <__udivmoddi4+0x2c6>
 80002ec:	1a84      	subs	r4, r0, r2
 80002ee:	eb61 0303 	sbc.w	r3, r1, r3
 80002f2:	2001      	movs	r0, #1
 80002f4:	469e      	mov	lr, r3
 80002f6:	2d00      	cmp	r5, #0
 80002f8:	d0e0      	beq.n	80002bc <__udivmoddi4+0xa4>
 80002fa:	e9c5 4e00 	strd	r4, lr, [r5]
 80002fe:	e7dd      	b.n	80002bc <__udivmoddi4+0xa4>
 8000300:	b902      	cbnz	r2, 8000304 <__udivmoddi4+0xec>
 8000302:	deff      	udf	#255	; 0xff
 8000304:	fab2 f282 	clz	r2, r2
 8000308:	2a00      	cmp	r2, #0
 800030a:	f040 8092 	bne.w	8000432 <__udivmoddi4+0x21a>
 800030e:	eba1 010c 	sub.w	r1, r1, ip
 8000312:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000316:	fa1f fe8c 	uxth.w	lr, ip
 800031a:	2601      	movs	r6, #1
 800031c:	0c20      	lsrs	r0, r4, #16
 800031e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000322:	fb07 1113 	mls	r1, r7, r3, r1
 8000326:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800032a:	fb0e f003 	mul.w	r0, lr, r3
 800032e:	4288      	cmp	r0, r1
 8000330:	d908      	bls.n	8000344 <__udivmoddi4+0x12c>
 8000332:	eb1c 0101 	adds.w	r1, ip, r1
 8000336:	f103 38ff 	add.w	r8, r3, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x12a>
 800033c:	4288      	cmp	r0, r1
 800033e:	f200 80cb 	bhi.w	80004d8 <__udivmoddi4+0x2c0>
 8000342:	4643      	mov	r3, r8
 8000344:	1a09      	subs	r1, r1, r0
 8000346:	b2a4      	uxth	r4, r4
 8000348:	fbb1 f0f7 	udiv	r0, r1, r7
 800034c:	fb07 1110 	mls	r1, r7, r0, r1
 8000350:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000354:	fb0e fe00 	mul.w	lr, lr, r0
 8000358:	45a6      	cmp	lr, r4
 800035a:	d908      	bls.n	800036e <__udivmoddi4+0x156>
 800035c:	eb1c 0404 	adds.w	r4, ip, r4
 8000360:	f100 31ff 	add.w	r1, r0, #4294967295
 8000364:	d202      	bcs.n	800036c <__udivmoddi4+0x154>
 8000366:	45a6      	cmp	lr, r4
 8000368:	f200 80bb 	bhi.w	80004e2 <__udivmoddi4+0x2ca>
 800036c:	4608      	mov	r0, r1
 800036e:	eba4 040e 	sub.w	r4, r4, lr
 8000372:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000376:	e79c      	b.n	80002b2 <__udivmoddi4+0x9a>
 8000378:	f1c6 0720 	rsb	r7, r6, #32
 800037c:	40b3      	lsls	r3, r6
 800037e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000382:	ea4c 0c03 	orr.w	ip, ip, r3
 8000386:	fa20 f407 	lsr.w	r4, r0, r7
 800038a:	fa01 f306 	lsl.w	r3, r1, r6
 800038e:	431c      	orrs	r4, r3
 8000390:	40f9      	lsrs	r1, r7
 8000392:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000396:	fa00 f306 	lsl.w	r3, r0, r6
 800039a:	fbb1 f8f9 	udiv	r8, r1, r9
 800039e:	0c20      	lsrs	r0, r4, #16
 80003a0:	fa1f fe8c 	uxth.w	lr, ip
 80003a4:	fb09 1118 	mls	r1, r9, r8, r1
 80003a8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003ac:	fb08 f00e 	mul.w	r0, r8, lr
 80003b0:	4288      	cmp	r0, r1
 80003b2:	fa02 f206 	lsl.w	r2, r2, r6
 80003b6:	d90b      	bls.n	80003d0 <__udivmoddi4+0x1b8>
 80003b8:	eb1c 0101 	adds.w	r1, ip, r1
 80003bc:	f108 3aff 	add.w	sl, r8, #4294967295
 80003c0:	f080 8088 	bcs.w	80004d4 <__udivmoddi4+0x2bc>
 80003c4:	4288      	cmp	r0, r1
 80003c6:	f240 8085 	bls.w	80004d4 <__udivmoddi4+0x2bc>
 80003ca:	f1a8 0802 	sub.w	r8, r8, #2
 80003ce:	4461      	add	r1, ip
 80003d0:	1a09      	subs	r1, r1, r0
 80003d2:	b2a4      	uxth	r4, r4
 80003d4:	fbb1 f0f9 	udiv	r0, r1, r9
 80003d8:	fb09 1110 	mls	r1, r9, r0, r1
 80003dc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003e0:	fb00 fe0e 	mul.w	lr, r0, lr
 80003e4:	458e      	cmp	lr, r1
 80003e6:	d908      	bls.n	80003fa <__udivmoddi4+0x1e2>
 80003e8:	eb1c 0101 	adds.w	r1, ip, r1
 80003ec:	f100 34ff 	add.w	r4, r0, #4294967295
 80003f0:	d26c      	bcs.n	80004cc <__udivmoddi4+0x2b4>
 80003f2:	458e      	cmp	lr, r1
 80003f4:	d96a      	bls.n	80004cc <__udivmoddi4+0x2b4>
 80003f6:	3802      	subs	r0, #2
 80003f8:	4461      	add	r1, ip
 80003fa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003fe:	fba0 9402 	umull	r9, r4, r0, r2
 8000402:	eba1 010e 	sub.w	r1, r1, lr
 8000406:	42a1      	cmp	r1, r4
 8000408:	46c8      	mov	r8, r9
 800040a:	46a6      	mov	lr, r4
 800040c:	d356      	bcc.n	80004bc <__udivmoddi4+0x2a4>
 800040e:	d053      	beq.n	80004b8 <__udivmoddi4+0x2a0>
 8000410:	b15d      	cbz	r5, 800042a <__udivmoddi4+0x212>
 8000412:	ebb3 0208 	subs.w	r2, r3, r8
 8000416:	eb61 010e 	sbc.w	r1, r1, lr
 800041a:	fa01 f707 	lsl.w	r7, r1, r7
 800041e:	fa22 f306 	lsr.w	r3, r2, r6
 8000422:	40f1      	lsrs	r1, r6
 8000424:	431f      	orrs	r7, r3
 8000426:	e9c5 7100 	strd	r7, r1, [r5]
 800042a:	2600      	movs	r6, #0
 800042c:	4631      	mov	r1, r6
 800042e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000432:	f1c2 0320 	rsb	r3, r2, #32
 8000436:	40d8      	lsrs	r0, r3
 8000438:	fa0c fc02 	lsl.w	ip, ip, r2
 800043c:	fa21 f303 	lsr.w	r3, r1, r3
 8000440:	4091      	lsls	r1, r2
 8000442:	4301      	orrs	r1, r0
 8000444:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000450:	fb07 3610 	mls	r6, r7, r0, r3
 8000454:	0c0b      	lsrs	r3, r1, #16
 8000456:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800045a:	fb00 f60e 	mul.w	r6, r0, lr
 800045e:	429e      	cmp	r6, r3
 8000460:	fa04 f402 	lsl.w	r4, r4, r2
 8000464:	d908      	bls.n	8000478 <__udivmoddi4+0x260>
 8000466:	eb1c 0303 	adds.w	r3, ip, r3
 800046a:	f100 38ff 	add.w	r8, r0, #4294967295
 800046e:	d22f      	bcs.n	80004d0 <__udivmoddi4+0x2b8>
 8000470:	429e      	cmp	r6, r3
 8000472:	d92d      	bls.n	80004d0 <__udivmoddi4+0x2b8>
 8000474:	3802      	subs	r0, #2
 8000476:	4463      	add	r3, ip
 8000478:	1b9b      	subs	r3, r3, r6
 800047a:	b289      	uxth	r1, r1
 800047c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000480:	fb07 3316 	mls	r3, r7, r6, r3
 8000484:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000488:	fb06 f30e 	mul.w	r3, r6, lr
 800048c:	428b      	cmp	r3, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x28a>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f106 38ff 	add.w	r8, r6, #4294967295
 8000498:	d216      	bcs.n	80004c8 <__udivmoddi4+0x2b0>
 800049a:	428b      	cmp	r3, r1
 800049c:	d914      	bls.n	80004c8 <__udivmoddi4+0x2b0>
 800049e:	3e02      	subs	r6, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	1ac9      	subs	r1, r1, r3
 80004a4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004a8:	e738      	b.n	800031c <__udivmoddi4+0x104>
 80004aa:	462e      	mov	r6, r5
 80004ac:	4628      	mov	r0, r5
 80004ae:	e705      	b.n	80002bc <__udivmoddi4+0xa4>
 80004b0:	4606      	mov	r6, r0
 80004b2:	e6e3      	b.n	800027c <__udivmoddi4+0x64>
 80004b4:	4618      	mov	r0, r3
 80004b6:	e6f8      	b.n	80002aa <__udivmoddi4+0x92>
 80004b8:	454b      	cmp	r3, r9
 80004ba:	d2a9      	bcs.n	8000410 <__udivmoddi4+0x1f8>
 80004bc:	ebb9 0802 	subs.w	r8, r9, r2
 80004c0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004c4:	3801      	subs	r0, #1
 80004c6:	e7a3      	b.n	8000410 <__udivmoddi4+0x1f8>
 80004c8:	4646      	mov	r6, r8
 80004ca:	e7ea      	b.n	80004a2 <__udivmoddi4+0x28a>
 80004cc:	4620      	mov	r0, r4
 80004ce:	e794      	b.n	80003fa <__udivmoddi4+0x1e2>
 80004d0:	4640      	mov	r0, r8
 80004d2:	e7d1      	b.n	8000478 <__udivmoddi4+0x260>
 80004d4:	46d0      	mov	r8, sl
 80004d6:	e77b      	b.n	80003d0 <__udivmoddi4+0x1b8>
 80004d8:	3b02      	subs	r3, #2
 80004da:	4461      	add	r1, ip
 80004dc:	e732      	b.n	8000344 <__udivmoddi4+0x12c>
 80004de:	4630      	mov	r0, r6
 80004e0:	e709      	b.n	80002f6 <__udivmoddi4+0xde>
 80004e2:	4464      	add	r4, ip
 80004e4:	3802      	subs	r0, #2
 80004e6:	e742      	b.n	800036e <__udivmoddi4+0x156>

080004e8 <__aeabi_idiv0>:
 80004e8:	4770      	bx	lr
 80004ea:	bf00      	nop

080004ec <tud_cdc_connected>:
{
  return tud_cdc_n_write(itf, str, strlen(str));
}

static inline bool tud_cdc_connected (void)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	af00      	add	r7, sp, #0
  return tud_cdc_n_connected(0);
 80004f0:	2000      	movs	r0, #0
 80004f2:	f003 fbb3 	bl	8003c5c <tud_cdc_n_connected>
 80004f6:	4603      	mov	r3, r0
}
 80004f8:	4618      	mov	r0, r3
 80004fa:	bd80      	pop	{r7, pc}

080004fc <tud_cdc_available>:
{
  tud_cdc_n_set_wanted_char(0, wanted);
}

static inline uint32_t tud_cdc_available (void)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	af00      	add	r7, sp, #0
  return tud_cdc_n_available(0);
 8000500:	2000      	movs	r0, #0
 8000502:	f003 fbeb 	bl	8003cdc <tud_cdc_n_available>
 8000506:	4603      	mov	r3, r0
}
 8000508:	4618      	mov	r0, r3
 800050a:	bd80      	pop	{r7, pc}

0800050c <tud_cdc_read>:
{
  return tud_cdc_n_read_char(0);
}

static inline uint32_t tud_cdc_read (void* buffer, uint32_t bufsize)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	b082      	sub	sp, #8
 8000510:	af00      	add	r7, sp, #0
 8000512:	6078      	str	r0, [r7, #4]
 8000514:	6039      	str	r1, [r7, #0]
  return tud_cdc_n_read(0, buffer, bufsize);
 8000516:	683a      	ldr	r2, [r7, #0]
 8000518:	6879      	ldr	r1, [r7, #4]
 800051a:	2000      	movs	r0, #0
 800051c:	f003 fbf6 	bl	8003d0c <tud_cdc_n_read>
 8000520:	4603      	mov	r3, r0
}
 8000522:	4618      	mov	r0, r3
 8000524:	3708      	adds	r7, #8
 8000526:	46bd      	mov	sp, r7
 8000528:	bd80      	pop	{r7, pc}

0800052a <tud_cdc_write>:
{
  return tud_cdc_n_write_char(0, ch);
}

static inline uint32_t tud_cdc_write (void const* buffer, uint32_t bufsize)
{
 800052a:	b580      	push	{r7, lr}
 800052c:	b082      	sub	sp, #8
 800052e:	af00      	add	r7, sp, #0
 8000530:	6078      	str	r0, [r7, #4]
 8000532:	6039      	str	r1, [r7, #0]
  return tud_cdc_n_write(0, buffer, bufsize);
 8000534:	683a      	ldr	r2, [r7, #0]
 8000536:	6879      	ldr	r1, [r7, #4]
 8000538:	2000      	movs	r0, #0
 800053a:	f003 fc0b 	bl	8003d54 <tud_cdc_n_write>
 800053e:	4603      	mov	r3, r0
}
 8000540:	4618      	mov	r0, r3
 8000542:	3708      	adds	r7, #8
 8000544:	46bd      	mov	sp, r7
 8000546:	bd80      	pop	{r7, pc}

08000548 <tud_cdc_write_flush>:
{
  return tud_cdc_n_write_str(0, str);
}

static inline uint32_t tud_cdc_write_flush (void)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	af00      	add	r7, sp, #0
  return tud_cdc_n_write_flush(0);
 800054c:	2000      	movs	r0, #0
 800054e:	f003 fc2d 	bl	8003dac <tud_cdc_n_write_flush>
 8000552:	4603      	mov	r3, r0
}
 8000554:	4618      	mov	r0, r3
 8000556:	bd80      	pop	{r7, pc}

08000558 <tud_cdc_write_available>:

static inline uint32_t tud_cdc_write_available(void)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	af00      	add	r7, sp, #0
  return tud_cdc_n_write_available(0);
 800055c:	2000      	movs	r0, #0
 800055e:	f003 fca1 	bl	8003ea4 <tud_cdc_n_write_available>
 8000562:	4603      	mov	r3, r0
}
 8000564:	4618      	mov	r0, r3
 8000566:	bd80      	pop	{r7, pc}

08000568 <tud_audio_read>:
{
  return tud_audio_n_available(0);
}

static inline uint16_t tud_audio_read(void* buffer, uint16_t bufsize)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b082      	sub	sp, #8
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]
 8000570:	460b      	mov	r3, r1
 8000572:	807b      	strh	r3, [r7, #2]
  return tud_audio_n_read(0, buffer, bufsize);
 8000574:	887b      	ldrh	r3, [r7, #2]
 8000576:	461a      	mov	r2, r3
 8000578:	6879      	ldr	r1, [r7, #4]
 800057a:	2000      	movs	r0, #0
 800057c:	f002 f9f6 	bl	800296c <tud_audio_n_read>
 8000580:	4603      	mov	r3, r0
}
 8000582:	4618      	mov	r0, r3
 8000584:	3708      	adds	r7, #8
 8000586:	46bd      	mov	sp, r7
 8000588:	bd80      	pop	{r7, pc}

0800058a <tud_audio_write>:
// TX API

#if CFG_TUD_AUDIO_ENABLE_EP_IN && !CFG_TUD_AUDIO_ENABLE_ENCODING

static inline uint16_t tud_audio_write(const void * data, uint16_t len)
{
 800058a:	b580      	push	{r7, lr}
 800058c:	b082      	sub	sp, #8
 800058e:	af00      	add	r7, sp, #0
 8000590:	6078      	str	r0, [r7, #4]
 8000592:	460b      	mov	r3, r1
 8000594:	807b      	strh	r3, [r7, #2]
  return tud_audio_n_write(0, data, len);
 8000596:	887b      	ldrh	r3, [r7, #2]
 8000598:	461a      	mov	r2, r3
 800059a:	6879      	ldr	r1, [r7, #4]
 800059c:	2000      	movs	r0, #0
 800059e:	f002 fa87 	bl	8002ab0 <tud_audio_n_write>
 80005a2:	4603      	mov	r3, r0
}
 80005a4:	4618      	mov	r0, r3
 80005a6:	3708      	adds	r7, #8
 80005a8:	46bd      	mov	sp, r7
 80005aa:	bd80      	pop	{r7, pc}

080005ac <tud_mount_cb>:
// Device callbacks
//--------------------------------------------------------------------+

// Invoked when device is mounted
void tud_mount_cb(void)
{
 80005ac:	b480      	push	{r7}
 80005ae:	af00      	add	r7, sp, #0
	blink_interval_ms = BLINK_MOUNTED;
 80005b0:	4b04      	ldr	r3, [pc, #16]	; (80005c4 <tud_mount_cb+0x18>)
 80005b2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80005b6:	601a      	str	r2, [r3, #0]
}
 80005b8:	bf00      	nop
 80005ba:	46bd      	mov	sp, r7
 80005bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop
 80005c4:	20000004 	.word	0x20000004

080005c8 <tud_umount_cb>:

// Invoked when device is unmounted
void tud_umount_cb(void)
{
 80005c8:	b480      	push	{r7}
 80005ca:	af00      	add	r7, sp, #0
	blink_interval_ms = BLINK_NOT_MOUNTED;
 80005cc:	4b03      	ldr	r3, [pc, #12]	; (80005dc <tud_umount_cb+0x14>)
 80005ce:	22fa      	movs	r2, #250	; 0xfa
 80005d0:	601a      	str	r2, [r3, #0]
}
 80005d2:	bf00      	nop
 80005d4:	46bd      	mov	sp, r7
 80005d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005da:	4770      	bx	lr
 80005dc:	20000004 	.word	0x20000004

080005e0 <tud_suspend_cb>:

// Invoked when usb bus is suspended
// remote_wakeup_en : if host allow us  to perform remote wakeup
// Within 7ms, device must draw an average of current less than 2.5 mA from bus
void tud_suspend_cb(bool remote_wakeup_en)
{
 80005e0:	b480      	push	{r7}
 80005e2:	b083      	sub	sp, #12
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	4603      	mov	r3, r0
 80005e8:	71fb      	strb	r3, [r7, #7]
	(void)remote_wakeup_en;
	blink_interval_ms = BLINK_SUSPENDED;
 80005ea:	4b05      	ldr	r3, [pc, #20]	; (8000600 <tud_suspend_cb+0x20>)
 80005ec:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80005f0:	601a      	str	r2, [r3, #0]
}
 80005f2:	bf00      	nop
 80005f4:	370c      	adds	r7, #12
 80005f6:	46bd      	mov	sp, r7
 80005f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fc:	4770      	bx	lr
 80005fe:	bf00      	nop
 8000600:	20000004 	.word	0x20000004

08000604 <tud_resume_cb>:

// Invoked when usb bus is resumed
void tud_resume_cb(void)
{
 8000604:	b480      	push	{r7}
 8000606:	af00      	add	r7, sp, #0
	blink_interval_ms = BLINK_MOUNTED;
 8000608:	4b04      	ldr	r3, [pc, #16]	; (800061c <tud_resume_cb+0x18>)
 800060a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800060e:	601a      	str	r2, [r3, #0]
}
 8000610:	bf00      	nop
 8000612:	46bd      	mov	sp, r7
 8000614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop
 800061c:	20000004 	.word	0x20000004

08000620 <tud_audio_clock_get_request>:

// Helper for clock get requests
static bool tud_audio_clock_get_request(uint8_t rhport, audio_control_request_t const *request)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b094      	sub	sp, #80	; 0x50
 8000624:	af00      	add	r7, sp, #0
 8000626:	4603      	mov	r3, r0
 8000628:	6039      	str	r1, [r7, #0]
 800062a:	71fb      	strb	r3, [r7, #7]
	TU_ASSERT(request->bEntityID == UAC2_ENTITY_CLOCK);
 800062c:	683b      	ldr	r3, [r7, #0]
 800062e:	795b      	ldrb	r3, [r3, #5]
 8000630:	2b04      	cmp	r3, #4
 8000632:	d00a      	beq.n	800064a <tud_audio_clock_get_request+0x2a>
 8000634:	4b44      	ldr	r3, [pc, #272]	; (8000748 <tud_audio_clock_get_request+0x128>)
 8000636:	64bb      	str	r3, [r7, #72]	; 0x48
 8000638:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	f003 0301 	and.w	r3, r3, #1
 8000640:	2b00      	cmp	r3, #0
 8000642:	d000      	beq.n	8000646 <tud_audio_clock_get_request+0x26>
 8000644:	be00      	bkpt	0x0000
 8000646:	2300      	movs	r3, #0
 8000648:	e07a      	b.n	8000740 <tud_audio_clock_get_request+0x120>

	if (request->bControlSelector == AUDIO_CS_CTRL_SAM_FREQ)
 800064a:	683b      	ldr	r3, [r7, #0]
 800064c:	78db      	ldrb	r3, [r3, #3]
 800064e:	2b01      	cmp	r3, #1
 8000650:	d161      	bne.n	8000716 <tud_audio_clock_get_request+0xf6>
	{
		if (request->bRequest == AUDIO_CS_REQ_CUR)
 8000652:	683b      	ldr	r3, [r7, #0]
 8000654:	785b      	ldrb	r3, [r3, #1]
 8000656:	2b01      	cmp	r3, #1
 8000658:	d10b      	bne.n	8000672 <tud_audio_clock_get_request+0x52>
		{
			TU_LOG1("Clock get current freq %lu\r\n", current_sample_rate);

			audio_control_cur_4_t curf = { (int32_t) tu_htole32(current_sample_rate) };
 800065a:	4b3c      	ldr	r3, [pc, #240]	; (800074c <tud_audio_clock_get_request+0x12c>)
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	647b      	str	r3, [r7, #68]	; 0x44
			return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &curf, sizeof(curf));
 8000660:	f107 0244 	add.w	r2, r7, #68	; 0x44
 8000664:	79f8      	ldrb	r0, [r7, #7]
 8000666:	2304      	movs	r3, #4
 8000668:	6839      	ldr	r1, [r7, #0]
 800066a:	f002 ffe1 	bl	8003630 <tud_audio_buffer_and_schedule_control_xfer>
 800066e:	4603      	mov	r3, r0
 8000670:	e066      	b.n	8000740 <tud_audio_clock_get_request+0x120>
		}
		else if (request->bRequest == AUDIO_CS_REQ_RANGE)
 8000672:	683b      	ldr	r3, [r7, #0]
 8000674:	785b      	ldrb	r3, [r3, #1]
 8000676:	2b02      	cmp	r3, #2
 8000678:	d161      	bne.n	800073e <tud_audio_clock_get_request+0x11e>
		{
			audio_control_range_4_n_t(N_SAMPLE_RATES) rangef =
 800067a:	f107 030c 	add.w	r3, r7, #12
 800067e:	2232      	movs	r2, #50	; 0x32
 8000680:	2100      	movs	r1, #0
 8000682:	4618      	mov	r0, r3
 8000684:	f008 f8ce 	bl	8008824 <memset>
 8000688:	2304      	movs	r3, #4
 800068a:	81bb      	strh	r3, [r7, #12]
			{
					.wNumSubRanges = tu_htole16(N_SAMPLE_RATES)
			};
			TU_LOG1("Clock get %d freq ranges\r\n", N_SAMPLE_RATES);
			for(uint8_t i = 0; i < N_SAMPLE_RATES; i++)
 800068c:	2300      	movs	r3, #0
 800068e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8000692:	e033      	b.n	80006fc <tud_audio_clock_get_request+0xdc>
			{
				rangef.subrange[i].bMin = (int32_t) sample_rates[i];
 8000694:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8000698:	4a2d      	ldr	r2, [pc, #180]	; (8000750 <tud_audio_clock_get_request+0x130>)
 800069a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800069e:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 80006a2:	4619      	mov	r1, r3
 80006a4:	4613      	mov	r3, r2
 80006a6:	005b      	lsls	r3, r3, #1
 80006a8:	4413      	add	r3, r2
 80006aa:	009b      	lsls	r3, r3, #2
 80006ac:	3350      	adds	r3, #80	; 0x50
 80006ae:	443b      	add	r3, r7
 80006b0:	3b44      	subs	r3, #68	; 0x44
 80006b2:	f8c3 1002 	str.w	r1, [r3, #2]
				rangef.subrange[i].bMax = (int32_t) sample_rates[i];
 80006b6:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80006ba:	4a25      	ldr	r2, [pc, #148]	; (8000750 <tud_audio_clock_get_request+0x130>)
 80006bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80006c0:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 80006c4:	4619      	mov	r1, r3
 80006c6:	4613      	mov	r3, r2
 80006c8:	005b      	lsls	r3, r3, #1
 80006ca:	4413      	add	r3, r2
 80006cc:	009b      	lsls	r3, r3, #2
 80006ce:	3350      	adds	r3, #80	; 0x50
 80006d0:	443b      	add	r3, r7
 80006d2:	3b44      	subs	r3, #68	; 0x44
 80006d4:	f8c3 1006 	str.w	r1, [r3, #6]
				rangef.subrange[i].bRes = 0;
 80006d8:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 80006dc:	4613      	mov	r3, r2
 80006de:	005b      	lsls	r3, r3, #1
 80006e0:	4413      	add	r3, r2
 80006e2:	009b      	lsls	r3, r3, #2
 80006e4:	3350      	adds	r3, #80	; 0x50
 80006e6:	443b      	add	r3, r7
 80006e8:	3b3c      	subs	r3, #60	; 0x3c
 80006ea:	2200      	movs	r2, #0
 80006ec:	805a      	strh	r2, [r3, #2]
 80006ee:	2200      	movs	r2, #0
 80006f0:	809a      	strh	r2, [r3, #4]
			for(uint8_t i = 0; i < N_SAMPLE_RATES; i++)
 80006f2:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80006f6:	3301      	adds	r3, #1
 80006f8:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 80006fc:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8000700:	2b03      	cmp	r3, #3
 8000702:	d9c7      	bls.n	8000694 <tud_audio_clock_get_request+0x74>
				TU_LOG1("Range %d (%d, %d, %d)\r\n", i, (int)rangef.subrange[i].bMin, (int)rangef.subrange[i].bMax, (int)rangef.subrange[i].bRes);
			}

			return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &rangef, sizeof(rangef));
 8000704:	f107 020c 	add.w	r2, r7, #12
 8000708:	79f8      	ldrb	r0, [r7, #7]
 800070a:	2332      	movs	r3, #50	; 0x32
 800070c:	6839      	ldr	r1, [r7, #0]
 800070e:	f002 ff8f 	bl	8003630 <tud_audio_buffer_and_schedule_control_xfer>
 8000712:	4603      	mov	r3, r0
 8000714:	e014      	b.n	8000740 <tud_audio_clock_get_request+0x120>
		}
	}
	else if (request->bControlSelector == AUDIO_CS_CTRL_CLK_VALID &&
 8000716:	683b      	ldr	r3, [r7, #0]
 8000718:	78db      	ldrb	r3, [r3, #3]
 800071a:	2b02      	cmp	r3, #2
 800071c:	d10f      	bne.n	800073e <tud_audio_clock_get_request+0x11e>
			request->bRequest == AUDIO_CS_REQ_CUR)
 800071e:	683b      	ldr	r3, [r7, #0]
 8000720:	785b      	ldrb	r3, [r3, #1]
	else if (request->bControlSelector == AUDIO_CS_CTRL_CLK_VALID &&
 8000722:	2b01      	cmp	r3, #1
 8000724:	d10b      	bne.n	800073e <tud_audio_clock_get_request+0x11e>
	{
		audio_control_cur_1_t cur_valid = { .bCur = 1 };
 8000726:	2301      	movs	r3, #1
 8000728:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
		TU_LOG1("Clock get is valid %u\r\n", cur_valid.bCur);
		return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &cur_valid, sizeof(cur_valid));
 800072c:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8000730:	79f8      	ldrb	r0, [r7, #7]
 8000732:	2301      	movs	r3, #1
 8000734:	6839      	ldr	r1, [r7, #0]
 8000736:	f002 ff7b 	bl	8003630 <tud_audio_buffer_and_schedule_control_xfer>
 800073a:	4603      	mov	r3, r0
 800073c:	e000      	b.n	8000740 <tud_audio_clock_get_request+0x120>
	}
	TU_LOG1("Clock get request not supported, entity = %u, selector = %u, request = %u\r\n",
			request->bEntityID, request->bControlSelector, request->bRequest);
	return false;
 800073e:	2300      	movs	r3, #0
}
 8000740:	4618      	mov	r0, r3
 8000742:	3750      	adds	r7, #80	; 0x50
 8000744:	46bd      	mov	sp, r7
 8000746:	bd80      	pop	{r7, pc}
 8000748:	e000edf0 	.word	0xe000edf0
 800074c:	20000000 	.word	0x20000000
 8000750:	080088b4 	.word	0x080088b4

08000754 <tud_audio_clock_set_request>:

// Helper for clock set requests
static bool tud_audio_clock_set_request(uint8_t rhport, audio_control_request_t const *request, uint8_t const *buf)
{
 8000754:	b480      	push	{r7}
 8000756:	b087      	sub	sp, #28
 8000758:	af00      	add	r7, sp, #0
 800075a:	4603      	mov	r3, r0
 800075c:	60b9      	str	r1, [r7, #8]
 800075e:	607a      	str	r2, [r7, #4]
 8000760:	73fb      	strb	r3, [r7, #15]
	(void)rhport;

	TU_ASSERT(request->bEntityID == UAC2_ENTITY_CLOCK);
 8000762:	68bb      	ldr	r3, [r7, #8]
 8000764:	795b      	ldrb	r3, [r3, #5]
 8000766:	2b04      	cmp	r3, #4
 8000768:	d00a      	beq.n	8000780 <tud_audio_clock_set_request+0x2c>
 800076a:	4b15      	ldr	r3, [pc, #84]	; (80007c0 <tud_audio_clock_set_request+0x6c>)
 800076c:	617b      	str	r3, [r7, #20]
 800076e:	697b      	ldr	r3, [r7, #20]
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	f003 0301 	and.w	r3, r3, #1
 8000776:	2b00      	cmp	r3, #0
 8000778:	d000      	beq.n	800077c <tud_audio_clock_set_request+0x28>
 800077a:	be00      	bkpt	0x0000
 800077c:	2300      	movs	r3, #0
 800077e:	e018      	b.n	80007b2 <tud_audio_clock_set_request+0x5e>
	TU_VERIFY(request->bRequest == AUDIO_CS_REQ_CUR);
 8000780:	68bb      	ldr	r3, [r7, #8]
 8000782:	785b      	ldrb	r3, [r3, #1]
 8000784:	2b01      	cmp	r3, #1
 8000786:	d001      	beq.n	800078c <tud_audio_clock_set_request+0x38>
 8000788:	2300      	movs	r3, #0
 800078a:	e012      	b.n	80007b2 <tud_audio_clock_set_request+0x5e>

	if (request->bControlSelector == AUDIO_CS_CTRL_SAM_FREQ)
 800078c:	68bb      	ldr	r3, [r7, #8]
 800078e:	78db      	ldrb	r3, [r3, #3]
 8000790:	2b01      	cmp	r3, #1
 8000792:	d10d      	bne.n	80007b0 <tud_audio_clock_set_request+0x5c>
	{
		TU_VERIFY(request->wLength == sizeof(audio_control_cur_4_t));
 8000794:	68bb      	ldr	r3, [r7, #8]
 8000796:	88db      	ldrh	r3, [r3, #6]
 8000798:	b29b      	uxth	r3, r3
 800079a:	2b04      	cmp	r3, #4
 800079c:	d001      	beq.n	80007a2 <tud_audio_clock_set_request+0x4e>
 800079e:	2300      	movs	r3, #0
 80007a0:	e007      	b.n	80007b2 <tud_audio_clock_set_request+0x5e>

		current_sample_rate = (uint32_t) ((audio_control_cur_4_t const *)buf)->bCur;
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	461a      	mov	r2, r3
 80007a8:	4b06      	ldr	r3, [pc, #24]	; (80007c4 <tud_audio_clock_set_request+0x70>)
 80007aa:	601a      	str	r2, [r3, #0]

		TU_LOG1("Clock set current freq: %ld\r\n", current_sample_rate);

		return true;
 80007ac:	2301      	movs	r3, #1
 80007ae:	e000      	b.n	80007b2 <tud_audio_clock_set_request+0x5e>
	}
	else
	{
		TU_LOG1("Clock set request not supported, entity = %u, selector = %u, request = %u\r\n",
				request->bEntityID, request->bControlSelector, request->bRequest);
		return false;
 80007b0:	2300      	movs	r3, #0
	}
}
 80007b2:	4618      	mov	r0, r3
 80007b4:	371c      	adds	r7, #28
 80007b6:	46bd      	mov	sp, r7
 80007b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007bc:	4770      	bx	lr
 80007be:	bf00      	nop
 80007c0:	e000edf0 	.word	0xe000edf0
 80007c4:	20000000 	.word	0x20000000

080007c8 <tud_audio_feature_unit_get_request>:

// Helper for feature unit get requests
static bool tud_audio_feature_unit_get_request(uint8_t rhport, audio_control_request_t const *request)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b088      	sub	sp, #32
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	4603      	mov	r3, r0
 80007d0:	6039      	str	r1, [r7, #0]
 80007d2:	71fb      	strb	r3, [r7, #7]
	TU_ASSERT(request->bEntityID == UAC2_ENTITY_SPK_FEATURE_UNIT);
 80007d4:	683b      	ldr	r3, [r7, #0]
 80007d6:	795b      	ldrb	r3, [r3, #5]
 80007d8:	2b02      	cmp	r3, #2
 80007da:	d00a      	beq.n	80007f2 <tud_audio_feature_unit_get_request+0x2a>
 80007dc:	4b29      	ldr	r3, [pc, #164]	; (8000884 <tud_audio_feature_unit_get_request+0xbc>)
 80007de:	61fb      	str	r3, [r7, #28]
 80007e0:	69fb      	ldr	r3, [r7, #28]
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	f003 0301 	and.w	r3, r3, #1
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d000      	beq.n	80007ee <tud_audio_feature_unit_get_request+0x26>
 80007ec:	be00      	bkpt	0x0000
 80007ee:	2300      	movs	r3, #0
 80007f0:	e043      	b.n	800087a <tud_audio_feature_unit_get_request+0xb2>

	if (request->bControlSelector == AUDIO_FU_CTRL_MUTE && request->bRequest == AUDIO_CS_REQ_CUR)
 80007f2:	683b      	ldr	r3, [r7, #0]
 80007f4:	78db      	ldrb	r3, [r3, #3]
 80007f6:	2b01      	cmp	r3, #1
 80007f8:	d112      	bne.n	8000820 <tud_audio_feature_unit_get_request+0x58>
 80007fa:	683b      	ldr	r3, [r7, #0]
 80007fc:	785b      	ldrb	r3, [r3, #1]
 80007fe:	2b01      	cmp	r3, #1
 8000800:	d10e      	bne.n	8000820 <tud_audio_feature_unit_get_request+0x58>
	{
		audio_control_cur_1_t mute1 = { .bCur = mute[request->bChannelNumber] };
 8000802:	683b      	ldr	r3, [r7, #0]
 8000804:	789b      	ldrb	r3, [r3, #2]
 8000806:	461a      	mov	r2, r3
 8000808:	4b1f      	ldr	r3, [pc, #124]	; (8000888 <tud_audio_feature_unit_get_request+0xc0>)
 800080a:	569b      	ldrsb	r3, [r3, r2]
 800080c:	763b      	strb	r3, [r7, #24]
		TU_LOG1("Get channel %u mute %d\r\n", request->bChannelNumber, mute1.bCur);
		return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &mute1, sizeof(mute1));
 800080e:	f107 0218 	add.w	r2, r7, #24
 8000812:	79f8      	ldrb	r0, [r7, #7]
 8000814:	2301      	movs	r3, #1
 8000816:	6839      	ldr	r1, [r7, #0]
 8000818:	f002 ff0a 	bl	8003630 <tud_audio_buffer_and_schedule_control_xfer>
 800081c:	4603      	mov	r3, r0
 800081e:	e02c      	b.n	800087a <tud_audio_feature_unit_get_request+0xb2>
	}
	else if (UAC2_ENTITY_SPK_FEATURE_UNIT && request->bControlSelector == AUDIO_FU_CTRL_VOLUME)
 8000820:	683b      	ldr	r3, [r7, #0]
 8000822:	78db      	ldrb	r3, [r3, #3]
 8000824:	2b02      	cmp	r3, #2
 8000826:	d127      	bne.n	8000878 <tud_audio_feature_unit_get_request+0xb0>
	{
		if (request->bRequest == AUDIO_CS_REQ_RANGE)
 8000828:	683b      	ldr	r3, [r7, #0]
 800082a:	785b      	ldrb	r3, [r3, #1]
 800082c:	2b02      	cmp	r3, #2
 800082e:	d10f      	bne.n	8000850 <tud_audio_feature_unit_get_request+0x88>
		{
			audio_control_range_2_n_t(1) range_vol = {
 8000830:	4a16      	ldr	r2, [pc, #88]	; (800088c <tud_audio_feature_unit_get_request+0xc4>)
 8000832:	f107 0310 	add.w	r3, r7, #16
 8000836:	e892 0003 	ldmia.w	r2, {r0, r1}
 800083a:	e883 0003 	stmia.w	r3, {r0, r1}
					.wNumSubRanges = tu_htole16(1),
					.subrange[0] = { .bMin = tu_htole16(-VOLUME_CTRL_50_DB), tu_htole16(VOLUME_CTRL_0_DB), tu_htole16(256) }
			};
			TU_LOG1("Get channel %u volume range (%d, %d, %u) dB\r\n", request->bChannelNumber,
					range_vol.subrange[0].bMin / 256, range_vol.subrange[0].bMax / 256, range_vol.subrange[0].bRes / 256);
			return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &range_vol, sizeof(range_vol));
 800083e:	f107 0210 	add.w	r2, r7, #16
 8000842:	79f8      	ldrb	r0, [r7, #7]
 8000844:	2308      	movs	r3, #8
 8000846:	6839      	ldr	r1, [r7, #0]
 8000848:	f002 fef2 	bl	8003630 <tud_audio_buffer_and_schedule_control_xfer>
 800084c:	4603      	mov	r3, r0
 800084e:	e014      	b.n	800087a <tud_audio_feature_unit_get_request+0xb2>
		}
		else if (request->bRequest == AUDIO_CS_REQ_CUR)
 8000850:	683b      	ldr	r3, [r7, #0]
 8000852:	785b      	ldrb	r3, [r3, #1]
 8000854:	2b01      	cmp	r3, #1
 8000856:	d10f      	bne.n	8000878 <tud_audio_feature_unit_get_request+0xb0>
		{
			audio_control_cur_2_t cur_vol = { .bCur = tu_htole16(volume[request->bChannelNumber]) };
 8000858:	683b      	ldr	r3, [r7, #0]
 800085a:	789b      	ldrb	r3, [r3, #2]
 800085c:	461a      	mov	r2, r3
 800085e:	4b0c      	ldr	r3, [pc, #48]	; (8000890 <tud_audio_feature_unit_get_request+0xc8>)
 8000860:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8000864:	81bb      	strh	r3, [r7, #12]
			TU_LOG1("Get channel %u volume %d dB\r\n", request->bChannelNumber, cur_vol.bCur / 256);
			return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &cur_vol, sizeof(cur_vol));
 8000866:	f107 020c 	add.w	r2, r7, #12
 800086a:	79f8      	ldrb	r0, [r7, #7]
 800086c:	2302      	movs	r3, #2
 800086e:	6839      	ldr	r1, [r7, #0]
 8000870:	f002 fede 	bl	8003630 <tud_audio_buffer_and_schedule_control_xfer>
 8000874:	4603      	mov	r3, r0
 8000876:	e000      	b.n	800087a <tud_audio_feature_unit_get_request+0xb2>
		}
	}
	TU_LOG1("Feature unit get request not supported, entity = %u, selector = %u, request = %u\r\n",
			request->bEntityID, request->bControlSelector, request->bRequest);

	return false;
 8000878:	2300      	movs	r3, #0
}
 800087a:	4618      	mov	r0, r3
 800087c:	3720      	adds	r7, #32
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}
 8000882:	bf00      	nop
 8000884:	e000edf0 	.word	0xe000edf0
 8000888:	20000570 	.word	0x20000570
 800088c:	0800884c 	.word	0x0800884c
 8000890:	20000574 	.word	0x20000574

08000894 <tud_audio_feature_unit_set_request>:

// Helper for feature unit set requests
static bool tud_audio_feature_unit_set_request(uint8_t rhport, audio_control_request_t const *request, uint8_t const *buf)
{
 8000894:	b480      	push	{r7}
 8000896:	b087      	sub	sp, #28
 8000898:	af00      	add	r7, sp, #0
 800089a:	4603      	mov	r3, r0
 800089c:	60b9      	str	r1, [r7, #8]
 800089e:	607a      	str	r2, [r7, #4]
 80008a0:	73fb      	strb	r3, [r7, #15]
	(void)rhport;

	TU_ASSERT(request->bEntityID == UAC2_ENTITY_SPK_FEATURE_UNIT);
 80008a2:	68bb      	ldr	r3, [r7, #8]
 80008a4:	795b      	ldrb	r3, [r3, #5]
 80008a6:	2b02      	cmp	r3, #2
 80008a8:	d00a      	beq.n	80008c0 <tud_audio_feature_unit_set_request+0x2c>
 80008aa:	4b22      	ldr	r3, [pc, #136]	; (8000934 <tud_audio_feature_unit_set_request+0xa0>)
 80008ac:	617b      	str	r3, [r7, #20]
 80008ae:	697b      	ldr	r3, [r7, #20]
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	f003 0301 	and.w	r3, r3, #1
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d000      	beq.n	80008bc <tud_audio_feature_unit_set_request+0x28>
 80008ba:	be00      	bkpt	0x0000
 80008bc:	2300      	movs	r3, #0
 80008be:	e032      	b.n	8000926 <tud_audio_feature_unit_set_request+0x92>
	TU_VERIFY(request->bRequest == AUDIO_CS_REQ_CUR);
 80008c0:	68bb      	ldr	r3, [r7, #8]
 80008c2:	785b      	ldrb	r3, [r3, #1]
 80008c4:	2b01      	cmp	r3, #1
 80008c6:	d001      	beq.n	80008cc <tud_audio_feature_unit_set_request+0x38>
 80008c8:	2300      	movs	r3, #0
 80008ca:	e02c      	b.n	8000926 <tud_audio_feature_unit_set_request+0x92>

	if (request->bControlSelector == AUDIO_FU_CTRL_MUTE)
 80008cc:	68bb      	ldr	r3, [r7, #8]
 80008ce:	78db      	ldrb	r3, [r3, #3]
 80008d0:	2b01      	cmp	r3, #1
 80008d2:	d110      	bne.n	80008f6 <tud_audio_feature_unit_set_request+0x62>
	{
		TU_VERIFY(request->wLength == sizeof(audio_control_cur_1_t));
 80008d4:	68bb      	ldr	r3, [r7, #8]
 80008d6:	88db      	ldrh	r3, [r3, #6]
 80008d8:	b29b      	uxth	r3, r3
 80008da:	2b01      	cmp	r3, #1
 80008dc:	d001      	beq.n	80008e2 <tud_audio_feature_unit_set_request+0x4e>
 80008de:	2300      	movs	r3, #0
 80008e0:	e021      	b.n	8000926 <tud_audio_feature_unit_set_request+0x92>

		mute[request->bChannelNumber] = ((audio_control_cur_1_t const *)buf)->bCur;
 80008e2:	68bb      	ldr	r3, [r7, #8]
 80008e4:	789b      	ldrb	r3, [r3, #2]
 80008e6:	461a      	mov	r2, r3
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	f993 1000 	ldrsb.w	r1, [r3]
 80008ee:	4b12      	ldr	r3, [pc, #72]	; (8000938 <tud_audio_feature_unit_set_request+0xa4>)
 80008f0:	5499      	strb	r1, [r3, r2]

		TU_LOG1("Set channel %d Mute: %d\r\n", request->bChannelNumber, mute[request->bChannelNumber]);

		return true;
 80008f2:	2301      	movs	r3, #1
 80008f4:	e017      	b.n	8000926 <tud_audio_feature_unit_set_request+0x92>
	}
	else if (request->bControlSelector == AUDIO_FU_CTRL_VOLUME)
 80008f6:	68bb      	ldr	r3, [r7, #8]
 80008f8:	78db      	ldrb	r3, [r3, #3]
 80008fa:	2b02      	cmp	r3, #2
 80008fc:	d112      	bne.n	8000924 <tud_audio_feature_unit_set_request+0x90>
	{
		TU_VERIFY(request->wLength == sizeof(audio_control_cur_2_t));
 80008fe:	68bb      	ldr	r3, [r7, #8]
 8000900:	88db      	ldrh	r3, [r3, #6]
 8000902:	b29b      	uxth	r3, r3
 8000904:	2b02      	cmp	r3, #2
 8000906:	d001      	beq.n	800090c <tud_audio_feature_unit_set_request+0x78>
 8000908:	2300      	movs	r3, #0
 800090a:	e00c      	b.n	8000926 <tud_audio_feature_unit_set_request+0x92>

		volume[request->bChannelNumber] = ((audio_control_cur_2_t const *)buf)->bCur;
 800090c:	68bb      	ldr	r3, [r7, #8]
 800090e:	789b      	ldrb	r3, [r3, #2]
 8000910:	461a      	mov	r2, r3
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000918:	b219      	sxth	r1, r3
 800091a:	4b08      	ldr	r3, [pc, #32]	; (800093c <tud_audio_feature_unit_set_request+0xa8>)
 800091c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

		TU_LOG1("Set channel %d volume: %d dB\r\n", request->bChannelNumber, volume[request->bChannelNumber] / 256);

		return true;
 8000920:	2301      	movs	r3, #1
 8000922:	e000      	b.n	8000926 <tud_audio_feature_unit_set_request+0x92>
	}
	else
	{
		TU_LOG1("Feature unit set request not supported, entity = %u, selector = %u, request = %u\r\n",
				request->bEntityID, request->bControlSelector, request->bRequest);
		return false;
 8000924:	2300      	movs	r3, #0
	}
}
 8000926:	4618      	mov	r0, r3
 8000928:	371c      	adds	r7, #28
 800092a:	46bd      	mov	sp, r7
 800092c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000930:	4770      	bx	lr
 8000932:	bf00      	nop
 8000934:	e000edf0 	.word	0xe000edf0
 8000938:	20000570 	.word	0x20000570
 800093c:	20000574 	.word	0x20000574

08000940 <tud_audio_get_req_entity_cb>:
// Application Callback API Implementations
//--------------------------------------------------------------------+

// Invoked when audio class specific get request received for an entity
bool tud_audio_get_req_entity_cb(uint8_t rhport, tusb_control_request_t const *p_request)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b084      	sub	sp, #16
 8000944:	af00      	add	r7, sp, #0
 8000946:	4603      	mov	r3, r0
 8000948:	6039      	str	r1, [r7, #0]
 800094a:	71fb      	strb	r3, [r7, #7]
	audio_control_request_t const *request = (audio_control_request_t const *)p_request;
 800094c:	683b      	ldr	r3, [r7, #0]
 800094e:	60fb      	str	r3, [r7, #12]

	if (request->bEntityID == UAC2_ENTITY_CLOCK)
 8000950:	68fb      	ldr	r3, [r7, #12]
 8000952:	795b      	ldrb	r3, [r3, #5]
 8000954:	2b04      	cmp	r3, #4
 8000956:	d106      	bne.n	8000966 <tud_audio_get_req_entity_cb+0x26>
		return tud_audio_clock_get_request(rhport, request);
 8000958:	79fb      	ldrb	r3, [r7, #7]
 800095a:	68f9      	ldr	r1, [r7, #12]
 800095c:	4618      	mov	r0, r3
 800095e:	f7ff fe5f 	bl	8000620 <tud_audio_clock_get_request>
 8000962:	4603      	mov	r3, r0
 8000964:	e00b      	b.n	800097e <tud_audio_get_req_entity_cb+0x3e>
	if (request->bEntityID == UAC2_ENTITY_SPK_FEATURE_UNIT)
 8000966:	68fb      	ldr	r3, [r7, #12]
 8000968:	795b      	ldrb	r3, [r3, #5]
 800096a:	2b02      	cmp	r3, #2
 800096c:	d106      	bne.n	800097c <tud_audio_get_req_entity_cb+0x3c>
		return tud_audio_feature_unit_get_request(rhport, request);
 800096e:	79fb      	ldrb	r3, [r7, #7]
 8000970:	68f9      	ldr	r1, [r7, #12]
 8000972:	4618      	mov	r0, r3
 8000974:	f7ff ff28 	bl	80007c8 <tud_audio_feature_unit_get_request>
 8000978:	4603      	mov	r3, r0
 800097a:	e000      	b.n	800097e <tud_audio_get_req_entity_cb+0x3e>
	else
	{
		TU_LOG1("Get request not handled, entity = %d, selector = %d, request = %d\r\n",
				request->bEntityID, request->bControlSelector, request->bRequest);
	}
	return false;
 800097c:	2300      	movs	r3, #0
}
 800097e:	4618      	mov	r0, r3
 8000980:	3710      	adds	r7, #16
 8000982:	46bd      	mov	sp, r7
 8000984:	bd80      	pop	{r7, pc}

08000986 <tud_audio_set_req_entity_cb>:

// Invoked when audio class specific set request received for an entity
bool tud_audio_set_req_entity_cb(uint8_t rhport, tusb_control_request_t const *p_request, uint8_t *buf)
{
 8000986:	b580      	push	{r7, lr}
 8000988:	b086      	sub	sp, #24
 800098a:	af00      	add	r7, sp, #0
 800098c:	4603      	mov	r3, r0
 800098e:	60b9      	str	r1, [r7, #8]
 8000990:	607a      	str	r2, [r7, #4]
 8000992:	73fb      	strb	r3, [r7, #15]
	audio_control_request_t const *request = (audio_control_request_t const *)p_request;
 8000994:	68bb      	ldr	r3, [r7, #8]
 8000996:	617b      	str	r3, [r7, #20]

	if (request->bEntityID == UAC2_ENTITY_SPK_FEATURE_UNIT)
 8000998:	697b      	ldr	r3, [r7, #20]
 800099a:	795b      	ldrb	r3, [r3, #5]
 800099c:	2b02      	cmp	r3, #2
 800099e:	d107      	bne.n	80009b0 <tud_audio_set_req_entity_cb+0x2a>
		return tud_audio_feature_unit_set_request(rhport, request, buf);
 80009a0:	7bfb      	ldrb	r3, [r7, #15]
 80009a2:	687a      	ldr	r2, [r7, #4]
 80009a4:	6979      	ldr	r1, [r7, #20]
 80009a6:	4618      	mov	r0, r3
 80009a8:	f7ff ff74 	bl	8000894 <tud_audio_feature_unit_set_request>
 80009ac:	4603      	mov	r3, r0
 80009ae:	e00c      	b.n	80009ca <tud_audio_set_req_entity_cb+0x44>
	if (request->bEntityID == UAC2_ENTITY_CLOCK)
 80009b0:	697b      	ldr	r3, [r7, #20]
 80009b2:	795b      	ldrb	r3, [r3, #5]
 80009b4:	2b04      	cmp	r3, #4
 80009b6:	d107      	bne.n	80009c8 <tud_audio_set_req_entity_cb+0x42>
		return tud_audio_clock_set_request(rhport, request, buf);
 80009b8:	7bfb      	ldrb	r3, [r7, #15]
 80009ba:	687a      	ldr	r2, [r7, #4]
 80009bc:	6979      	ldr	r1, [r7, #20]
 80009be:	4618      	mov	r0, r3
 80009c0:	f7ff fec8 	bl	8000754 <tud_audio_clock_set_request>
 80009c4:	4603      	mov	r3, r0
 80009c6:	e000      	b.n	80009ca <tud_audio_set_req_entity_cb+0x44>
	TU_LOG1("Set request not handled, entity = %d, selector = %d, request = %d\r\n",
			request->bEntityID, request->bControlSelector, request->bRequest);

	return false;
 80009c8:	2300      	movs	r3, #0
}
 80009ca:	4618      	mov	r0, r3
 80009cc:	3718      	adds	r7, #24
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bd80      	pop	{r7, pc}
	...

080009d4 <tud_audio_set_itf_close_EP_cb>:

bool tud_audio_set_itf_close_EP_cb(uint8_t rhport, tusb_control_request_t const * p_request)
{
 80009d4:	b480      	push	{r7}
 80009d6:	b085      	sub	sp, #20
 80009d8:	af00      	add	r7, sp, #0
 80009da:	4603      	mov	r3, r0
 80009dc:	6039      	str	r1, [r7, #0]
 80009de:	71fb      	strb	r3, [r7, #7]
	(void)rhport;

	uint8_t const itf = tu_u16_low(tu_le16toh(p_request->wIndex));
 80009e0:	683b      	ldr	r3, [r7, #0]
 80009e2:	889b      	ldrh	r3, [r3, #4]
 80009e4:	b29b      	uxth	r3, r3
 80009e6:	817b      	strh	r3, [r7, #10]

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_u32_high16(uint32_t ui32) { return (uint16_t) (ui32 >> 16); }
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_u32_low16 (uint32_t ui32) { return (uint16_t) (ui32 & 0x0000ffffu); }

TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 80009e8:	897b      	ldrh	r3, [r7, #10]
 80009ea:	b2db      	uxtb	r3, r3
 80009ec:	73fb      	strb	r3, [r7, #15]
	uint8_t const alt = tu_u16_low(tu_le16toh(p_request->wValue));
 80009ee:	683b      	ldr	r3, [r7, #0]
 80009f0:	885b      	ldrh	r3, [r3, #2]
 80009f2:	b29b      	uxth	r3, r3
 80009f4:	81bb      	strh	r3, [r7, #12]
 80009f6:	89bb      	ldrh	r3, [r7, #12]
 80009f8:	b2db      	uxtb	r3, r3
 80009fa:	73bb      	strb	r3, [r7, #14]

	if (ITF_NUM_AUDIO_STREAMING_SPK == itf && alt == 0)
 80009fc:	7bfb      	ldrb	r3, [r7, #15]
 80009fe:	2b01      	cmp	r3, #1
 8000a00:	d106      	bne.n	8000a10 <tud_audio_set_itf_close_EP_cb+0x3c>
 8000a02:	7bbb      	ldrb	r3, [r7, #14]
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d103      	bne.n	8000a10 <tud_audio_set_itf_close_EP_cb+0x3c>
		blink_interval_ms = BLINK_MOUNTED;
 8000a08:	4b05      	ldr	r3, [pc, #20]	; (8000a20 <tud_audio_set_itf_close_EP_cb+0x4c>)
 8000a0a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000a0e:	601a      	str	r2, [r3, #0]

	return true;
 8000a10:	2301      	movs	r3, #1
}
 8000a12:	4618      	mov	r0, r3
 8000a14:	3714      	adds	r7, #20
 8000a16:	46bd      	mov	sp, r7
 8000a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1c:	4770      	bx	lr
 8000a1e:	bf00      	nop
 8000a20:	20000004 	.word	0x20000004

08000a24 <tud_audio_set_itf_cb>:

bool tud_audio_set_itf_cb(uint8_t rhport, tusb_control_request_t const * p_request)
{
 8000a24:	b480      	push	{r7}
 8000a26:	b085      	sub	sp, #20
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	6039      	str	r1, [r7, #0]
 8000a2e:	71fb      	strb	r3, [r7, #7]
	(void)rhport;
	uint8_t const itf = tu_u16_low(tu_le16toh(p_request->wIndex));
 8000a30:	683b      	ldr	r3, [r7, #0]
 8000a32:	889b      	ldrh	r3, [r3, #4]
 8000a34:	b29b      	uxth	r3, r3
 8000a36:	817b      	strh	r3, [r7, #10]
 8000a38:	897b      	ldrh	r3, [r7, #10]
 8000a3a:	b2db      	uxtb	r3, r3
 8000a3c:	73fb      	strb	r3, [r7, #15]
	uint8_t const alt = tu_u16_low(tu_le16toh(p_request->wValue));
 8000a3e:	683b      	ldr	r3, [r7, #0]
 8000a40:	885b      	ldrh	r3, [r3, #2]
 8000a42:	b29b      	uxth	r3, r3
 8000a44:	81bb      	strh	r3, [r7, #12]
 8000a46:	89bb      	ldrh	r3, [r7, #12]
 8000a48:	b2db      	uxtb	r3, r3
 8000a4a:	73bb      	strb	r3, [r7, #14]

	TU_LOG2("Set interface %d alt %d\r\n", itf, alt);
	if (ITF_NUM_AUDIO_STREAMING_SPK == itf && alt != 0)
 8000a4c:	7bfb      	ldrb	r3, [r7, #15]
 8000a4e:	2b01      	cmp	r3, #1
 8000a50:	d105      	bne.n	8000a5e <tud_audio_set_itf_cb+0x3a>
 8000a52:	7bbb      	ldrb	r3, [r7, #14]
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d002      	beq.n	8000a5e <tud_audio_set_itf_cb+0x3a>
		blink_interval_ms = BLINK_STREAMING;
 8000a58:	4b0a      	ldr	r3, [pc, #40]	; (8000a84 <tud_audio_set_itf_cb+0x60>)
 8000a5a:	2219      	movs	r2, #25
 8000a5c:	601a      	str	r2, [r3, #0]

	// Clear buffer when streaming format is changed
	spk_data_size = 0;
 8000a5e:	4b0a      	ldr	r3, [pc, #40]	; (8000a88 <tud_audio_set_itf_cb+0x64>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	601a      	str	r2, [r3, #0]
	if(alt != 0)
 8000a64:	7bbb      	ldrb	r3, [r7, #14]
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d005      	beq.n	8000a76 <tud_audio_set_itf_cb+0x52>
	{
		current_resolution = resolutions_per_format[alt-1];
 8000a6a:	7bbb      	ldrb	r3, [r7, #14]
 8000a6c:	3b01      	subs	r3, #1
 8000a6e:	4a07      	ldr	r2, [pc, #28]	; (8000a8c <tud_audio_set_itf_cb+0x68>)
 8000a70:	5cd2      	ldrb	r2, [r2, r3]
 8000a72:	4b07      	ldr	r3, [pc, #28]	; (8000a90 <tud_audio_set_itf_cb+0x6c>)
 8000a74:	701a      	strb	r2, [r3, #0]
	}

	return true;
 8000a76:	2301      	movs	r3, #1
}
 8000a78:	4618      	mov	r0, r3
 8000a7a:	3714      	adds	r7, #20
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a82:	4770      	bx	lr
 8000a84:	20000004 	.word	0x20000004
 8000a88:	20000e94 	.word	0x20000e94
 8000a8c:	080088c4 	.word	0x080088c4
 8000a90:	20000e98 	.word	0x20000e98

08000a94 <tud_audio_rx_done_pre_read_cb>:

bool tud_audio_rx_done_pre_read_cb(uint8_t rhport, uint16_t n_bytes_received, uint8_t func_id, uint8_t ep_out, uint8_t cur_alt_setting)
{
 8000a94:	b590      	push	{r4, r7, lr}
 8000a96:	b083      	sub	sp, #12
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	4604      	mov	r4, r0
 8000a9c:	4608      	mov	r0, r1
 8000a9e:	4611      	mov	r1, r2
 8000aa0:	461a      	mov	r2, r3
 8000aa2:	4623      	mov	r3, r4
 8000aa4:	71fb      	strb	r3, [r7, #7]
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	80bb      	strh	r3, [r7, #4]
 8000aaa:	460b      	mov	r3, r1
 8000aac:	71bb      	strb	r3, [r7, #6]
 8000aae:	4613      	mov	r3, r2
 8000ab0:	70fb      	strb	r3, [r7, #3]
	(void)rhport;
	(void)func_id;
	(void)ep_out;
	(void)cur_alt_setting;

	spk_data_size = tud_audio_read(spk_buf, n_bytes_received);
 8000ab2:	88bb      	ldrh	r3, [r7, #4]
 8000ab4:	4619      	mov	r1, r3
 8000ab6:	4806      	ldr	r0, [pc, #24]	; (8000ad0 <tud_audio_rx_done_pre_read_cb+0x3c>)
 8000ab8:	f7ff fd56 	bl	8000568 <tud_audio_read>
 8000abc:	4603      	mov	r3, r0
 8000abe:	461a      	mov	r2, r3
 8000ac0:	4b04      	ldr	r3, [pc, #16]	; (8000ad4 <tud_audio_rx_done_pre_read_cb+0x40>)
 8000ac2:	601a      	str	r2, [r3, #0]
	return true;
 8000ac4:	2301      	movs	r3, #1
}
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	370c      	adds	r7, #12
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bd90      	pop	{r4, r7, pc}
 8000ace:	bf00      	nop
 8000ad0:	20000884 	.word	0x20000884
 8000ad4:	20000e94 	.word	0x20000e94

08000ad8 <tud_audio_tx_done_pre_load_cb>:


bool tud_audio_tx_done_pre_load_cb(uint8_t rhport, uint8_t itf, uint8_t ep_in, uint8_t cur_alt_setting)
{
 8000ad8:	b490      	push	{r4, r7}
 8000ada:	b082      	sub	sp, #8
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	4604      	mov	r4, r0
 8000ae0:	4608      	mov	r0, r1
 8000ae2:	4611      	mov	r1, r2
 8000ae4:	461a      	mov	r2, r3
 8000ae6:	4623      	mov	r3, r4
 8000ae8:	71fb      	strb	r3, [r7, #7]
 8000aea:	4603      	mov	r3, r0
 8000aec:	71bb      	strb	r3, [r7, #6]
 8000aee:	460b      	mov	r3, r1
 8000af0:	717b      	strb	r3, [r7, #5]
 8000af2:	4613      	mov	r3, r2
 8000af4:	713b      	strb	r3, [r7, #4]
  (void) itf;
  (void) ep_in;
  (void) cur_alt_setting;


  return true;
 8000af6:	2301      	movs	r3, #1
}
 8000af8:	4618      	mov	r0, r3
 8000afa:	3708      	adds	r7, #8
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bc90      	pop	{r4, r7}
 8000b00:	4770      	bx	lr
	...

08000b04 <tud_audio_tx_done_post_load_cb>:


bool tud_audio_tx_done_post_load_cb(uint8_t rhport, uint16_t n_bytes_copied, uint8_t itf, uint8_t ep_in, uint8_t cur_alt_setting)
{
 8000b04:	b590      	push	{r4, r7, lr}
 8000b06:	b085      	sub	sp, #20
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	4604      	mov	r4, r0
 8000b0c:	4608      	mov	r0, r1
 8000b0e:	4611      	mov	r1, r2
 8000b10:	461a      	mov	r2, r3
 8000b12:	4623      	mov	r3, r4
 8000b14:	71fb      	strb	r3, [r7, #7]
 8000b16:	4603      	mov	r3, r0
 8000b18:	80bb      	strh	r3, [r7, #4]
 8000b1a:	460b      	mov	r3, r1
 8000b1c:	71bb      	strb	r3, [r7, #6]
 8000b1e:	4613      	mov	r3, r2
 8000b20:	70fb      	strb	r3, [r7, #3]
	(void)rhport;
	(void)itf;
	(void)ep_in;
	(void)cur_alt_setting;
	int16_t *dst = (int16_t*)mic_buf;
 8000b22:	4b16      	ldr	r3, [pc, #88]	; (8000b7c <tud_audio_tx_done_post_load_cb+0x78>)
 8000b24:	60fb      	str	r3, [r7, #12]
	{
		LastBytesCopied = n_bytes_copied;
	}
#endif
#if 1
	for (uint16_t i = 0; i < 48000/1000; i++ )
 8000b26:	2300      	movs	r3, #0
 8000b28:	817b      	strh	r3, [r7, #10]
 8000b2a:	e01b      	b.n	8000b64 <tud_audio_tx_done_post_load_cb+0x60>
	{
	//		*dst ++ = (int16_t)(20000.0f * arm_sinf32((float)(432.0f * 6.28f * AudioCounter++ / 48000)));
	//	*dst ++ = (int16_t)(20000.0f * sinf((float)(432.0f * 6.28f * AudioCounter++ / 48000)));
		*dst ++ = (int16_t)(-10000 + (AudioCounter+=500) % 20000);
 8000b2c:	4b14      	ldr	r3, [pc, #80]	; (8000b80 <tud_audio_tx_done_post_load_cb+0x7c>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8000b34:	4a12      	ldr	r2, [pc, #72]	; (8000b80 <tud_audio_tx_done_post_load_cb+0x7c>)
 8000b36:	6013      	str	r3, [r2, #0]
 8000b38:	4a12      	ldr	r2, [pc, #72]	; (8000b84 <tud_audio_tx_done_post_load_cb+0x80>)
 8000b3a:	fba2 1203 	umull	r1, r2, r2, r3
 8000b3e:	0b92      	lsrs	r2, r2, #14
 8000b40:	f644 6120 	movw	r1, #20000	; 0x4e20
 8000b44:	fb01 f202 	mul.w	r2, r1, r2
 8000b48:	1a9a      	subs	r2, r3, r2
 8000b4a:	b293      	uxth	r3, r2
 8000b4c:	f5a3 531c 	sub.w	r3, r3, #9984	; 0x2700
 8000b50:	3b10      	subs	r3, #16
 8000b52:	b299      	uxth	r1, r3
 8000b54:	68fb      	ldr	r3, [r7, #12]
 8000b56:	1c9a      	adds	r2, r3, #2
 8000b58:	60fa      	str	r2, [r7, #12]
 8000b5a:	b20a      	sxth	r2, r1
 8000b5c:	801a      	strh	r2, [r3, #0]
	for (uint16_t i = 0; i < 48000/1000; i++ )
 8000b5e:	897b      	ldrh	r3, [r7, #10]
 8000b60:	3301      	adds	r3, #1
 8000b62:	817b      	strh	r3, [r7, #10]
 8000b64:	897b      	ldrh	r3, [r7, #10]
 8000b66:	2b2f      	cmp	r3, #47	; 0x2f
 8000b68:	d9e0      	bls.n	8000b2c <tud_audio_tx_done_post_load_cb+0x28>
	}
	/* There seems to be no advantage in deferring tud_audio_write to tud_audio_tx_done_pre_load_cb
	 * as in the 4 mic example.
	 * Also, a delay in this callback has the same effect of a delay in the main loop.
	 */
	tud_audio_write((uint8_t *)mic_buf, (uint16_t) (2 * 48000 /1000));
 8000b6a:	2160      	movs	r1, #96	; 0x60
 8000b6c:	4803      	ldr	r0, [pc, #12]	; (8000b7c <tud_audio_tx_done_post_load_cb+0x78>)
 8000b6e:	f7ff fd0c 	bl	800058a <tud_audio_write>

#endif
	return true;
 8000b72:	2301      	movs	r3, #1
}
 8000b74:	4618      	mov	r0, r3
 8000b76:	3714      	adds	r7, #20
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	bd90      	pop	{r4, r7, pc}
 8000b7c:	2000057c 	.word	0x2000057c
 8000b80:	20000e9c 	.word	0x20000e9c
 8000b84:	d1b71759 	.word	0xd1b71759

08000b88 <tud_cdc_line_state_cb>:
//--------------------------------------------------------------------+
// USB CDC
//--------------------------------------------------------------------+
// Invoked when cdc when line state changed e.g connected/disconnected
void tud_cdc_line_state_cb(uint8_t itf, bool dtr, bool rts)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	b083      	sub	sp, #12
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	4603      	mov	r3, r0
 8000b90:	71fb      	strb	r3, [r7, #7]
 8000b92:	460b      	mov	r3, r1
 8000b94:	71bb      	strb	r3, [r7, #6]
 8000b96:	4613      	mov	r3, r2
 8000b98:	717b      	strb	r3, [r7, #5]
		// Terminal connected
	}else
	{
		// Terminal disconnected
	}
}
 8000b9a:	bf00      	nop
 8000b9c:	370c      	adds	r7, #12
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba4:	4770      	bx	lr

08000ba6 <tud_cdc_rx_cb>:

// Invoked when CDC interface received data from host
void tud_cdc_rx_cb(uint8_t itf)
{
 8000ba6:	b480      	push	{r7}
 8000ba8:	b083      	sub	sp, #12
 8000baa:	af00      	add	r7, sp, #0
 8000bac:	4603      	mov	r3, r0
 8000bae:	71fb      	strb	r3, [r7, #7]
	(void) itf;
}
 8000bb0:	bf00      	nop
 8000bb2:	370c      	adds	r7, #12
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bba:	4770      	bx	lr

08000bbc <cdc_task>:

void cdc_task(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b092      	sub	sp, #72	; 0x48
 8000bc0:	af00      	add	r7, sp, #0
	// connected() check for DTR bit
	// Most but not all terminal client set this when making connection
	if ( tud_cdc_connected() )
 8000bc2:	f7ff fc93 	bl	80004ec <tud_cdc_connected>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d023      	beq.n	8000c14 <cdc_task+0x58>
	{
		//TODO: terminal shows message only after a key is pressed. Why?
		if (SendGreetings && tud_cdc_write_available())
 8000bcc:	4b13      	ldr	r3, [pc, #76]	; (8000c1c <cdc_task+0x60>)
 8000bce:	781b      	ldrb	r3, [r3, #0]
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d00d      	beq.n	8000bf0 <cdc_task+0x34>
 8000bd4:	f7ff fcc0 	bl	8000558 <tud_cdc_write_available>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d008      	beq.n	8000bf0 <cdc_task+0x34>
		{
			tud_cdc_write("\n\rHello!\n\r", 8);
 8000bde:	2108      	movs	r1, #8
 8000be0:	480f      	ldr	r0, [pc, #60]	; (8000c20 <cdc_task+0x64>)
 8000be2:	f7ff fca2 	bl	800052a <tud_cdc_write>
			tud_cdc_write_flush();
 8000be6:	f7ff fcaf 	bl	8000548 <tud_cdc_write_flush>
			SendGreetings = 0;
 8000bea:	4b0c      	ldr	r3, [pc, #48]	; (8000c1c <cdc_task+0x60>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	701a      	strb	r2, [r3, #0]
		}
		// connected and there are data available
		if ( tud_cdc_available() )
 8000bf0:	f7ff fc84 	bl	80004fc <tud_cdc_available>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d00c      	beq.n	8000c14 <cdc_task+0x58>
		{
			// read data
			char buf[64];
			uint32_t count = tud_cdc_read(buf, sizeof(buf));
 8000bfa:	1d3b      	adds	r3, r7, #4
 8000bfc:	2140      	movs	r1, #64	; 0x40
 8000bfe:	4618      	mov	r0, r3
 8000c00:	f7ff fc84 	bl	800050c <tud_cdc_read>
 8000c04:	6478      	str	r0, [r7, #68]	; 0x44

			// Echo back
			// Note: Skip echo by commenting out write() and write_flush()
			// for throughput test e.g
			//    $ dd if=/dev/zero of=/dev/ttyACM0 count=10000
			tud_cdc_write(buf, count);
 8000c06:	1d3b      	adds	r3, r7, #4
 8000c08:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	f7ff fc8d 	bl	800052a <tud_cdc_write>
			tud_cdc_write_flush();
 8000c10:	f7ff fc9a 	bl	8000548 <tud_cdc_write_flush>
		}
	}
}
 8000c14:	bf00      	nop
 8000c16:	3748      	adds	r7, #72	; 0x48
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bd80      	pop	{r7, pc}
 8000c1c:	20000008 	.word	0x20000008
 8000c20:	08008854 	.word	0x08008854

08000c24 <audio_task>:
//--------------------------------------------------------------------+
// AUDIO Task
//--------------------------------------------------------------------+

void audio_task(void)
{
 8000c24:	b480      	push	{r7}
 8000c26:	af00      	add	r7, sp, #0
			tud_audio_write((uint8_t *)mic_buf, (uint16_t) (spk_data_size / 2));
			spk_data_size = 0;
		}
	}
#endif
}
 8000c28:	bf00      	nop
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c30:	4770      	bx	lr

08000c32 <board_millis>:

uint32_t board_millis(void)
{
 8000c32:	b580      	push	{r7, lr}
 8000c34:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 8000c36:	f000 fb37 	bl	80012a8 <HAL_GetTick>
 8000c3a:	4603      	mov	r3, r0
}
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	bd80      	pop	{r7, pc}

08000c40 <led_blinking_task>:

//--------------------------------------------------------------------+
// BLINKING TASK
//--------------------------------------------------------------------+
void led_blinking_task(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	af00      	add	r7, sp, #0
	static uint32_t start_ms = 0;
	static bool led_state = false;

	// Blink every interval ms
	if (board_millis() - start_ms < blink_interval_ms) return;
 8000c44:	f7ff fff5 	bl	8000c32 <board_millis>
 8000c48:	4602      	mov	r2, r0
 8000c4a:	4b0e      	ldr	r3, [pc, #56]	; (8000c84 <led_blinking_task+0x44>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	1ad2      	subs	r2, r2, r3
 8000c50:	4b0d      	ldr	r3, [pc, #52]	; (8000c88 <led_blinking_task+0x48>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	429a      	cmp	r2, r3
 8000c56:	d312      	bcc.n	8000c7e <led_blinking_task+0x3e>
	start_ms += blink_interval_ms;
 8000c58:	4b0a      	ldr	r3, [pc, #40]	; (8000c84 <led_blinking_task+0x44>)
 8000c5a:	681a      	ldr	r2, [r3, #0]
 8000c5c:	4b0a      	ldr	r3, [pc, #40]	; (8000c88 <led_blinking_task+0x48>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	4413      	add	r3, r2
 8000c62:	4a08      	ldr	r2, [pc, #32]	; (8000c84 <led_blinking_task+0x44>)
 8000c64:	6013      	str	r3, [r2, #0]

	//  board_led_write(led_state);
	led_state = 1 - led_state;
 8000c66:	4b09      	ldr	r3, [pc, #36]	; (8000c8c <led_blinking_task+0x4c>)
 8000c68:	781b      	ldrb	r3, [r3, #0]
 8000c6a:	f1c3 0301 	rsb	r3, r3, #1
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	bf14      	ite	ne
 8000c72:	2301      	movne	r3, #1
 8000c74:	2300      	moveq	r3, #0
 8000c76:	b2da      	uxtb	r2, r3
 8000c78:	4b04      	ldr	r3, [pc, #16]	; (8000c8c <led_blinking_task+0x4c>)
 8000c7a:	701a      	strb	r2, [r3, #0]
 8000c7c:	e000      	b.n	8000c80 <led_blinking_task+0x40>
	if (board_millis() - start_ms < blink_interval_ms) return;
 8000c7e:	bf00      	nop
}
 8000c80:	bd80      	pop	{r7, pc}
 8000c82:	bf00      	nop
 8000c84:	20000ea0 	.word	0x20000ea0
 8000c88:	20000004 	.word	0x20000004
 8000c8c:	20000ea4 	.word	0x20000ea4

08000c90 <DWT_Delay_Init>:
 * @brief Initializes DWT_Clock_Cycle_Count for DWT_Delay_us function
 * @return Error DWT counter
 * 1: clock cycle counter not started
 * 0: clock cycle counter works
 */
uint32_t DWT_Delay_Init(void) {
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0
	/* Disable TRC */

	CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8000c94:	4b14      	ldr	r3, [pc, #80]	; (8000ce8 <DWT_Delay_Init+0x58>)
 8000c96:	68db      	ldr	r3, [r3, #12]
 8000c98:	4a13      	ldr	r2, [pc, #76]	; (8000ce8 <DWT_Delay_Init+0x58>)
 8000c9a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000c9e:	60d3      	str	r3, [r2, #12]
	/* Enable TRC */
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8000ca0:	4b11      	ldr	r3, [pc, #68]	; (8000ce8 <DWT_Delay_Init+0x58>)
 8000ca2:	68db      	ldr	r3, [r3, #12]
 8000ca4:	4a10      	ldr	r2, [pc, #64]	; (8000ce8 <DWT_Delay_Init+0x58>)
 8000ca6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000caa:	60d3      	str	r3, [r2, #12]
	/* Disable clock cycle counter */
	DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000cac:	4b0f      	ldr	r3, [pc, #60]	; (8000cec <DWT_Delay_Init+0x5c>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	4a0e      	ldr	r2, [pc, #56]	; (8000cec <DWT_Delay_Init+0x5c>)
 8000cb2:	f023 0301 	bic.w	r3, r3, #1
 8000cb6:	6013      	str	r3, [r2, #0]
	/* Enable clock cycle counter */
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000cb8:	4b0c      	ldr	r3, [pc, #48]	; (8000cec <DWT_Delay_Init+0x5c>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	4a0b      	ldr	r2, [pc, #44]	; (8000cec <DWT_Delay_Init+0x5c>)
 8000cbe:	f043 0301 	orr.w	r3, r3, #1
 8000cc2:	6013      	str	r3, [r2, #0]
	/* Reset the clock cycle counter value */
	DWT->CYCCNT = 0;
 8000cc4:	4b09      	ldr	r3, [pc, #36]	; (8000cec <DWT_Delay_Init+0x5c>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	605a      	str	r2, [r3, #4]
	/* 3 NO OPERATION instructions */
	asm("NOP");
 8000cca:	bf00      	nop
	asm("NOP");
 8000ccc:	bf00      	nop
	asm("NOP");
 8000cce:	bf00      	nop
	/* Check if clock cycle counter has started */
	if(DWT->CYCCNT)
 8000cd0:	4b06      	ldr	r3, [pc, #24]	; (8000cec <DWT_Delay_Init+0x5c>)
 8000cd2:	685b      	ldr	r3, [r3, #4]
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d001      	beq.n	8000cdc <DWT_Delay_Init+0x4c>
	{
		return 0; /*clock cycle counter started*/
 8000cd8:	2300      	movs	r3, #0
 8000cda:	e000      	b.n	8000cde <DWT_Delay_Init+0x4e>
	}
	else
	{
		return 1; /*clock cycle counter not started*/
 8000cdc:	2301      	movs	r3, #1
	}
}
 8000cde:	4618      	mov	r0, r3
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce6:	4770      	bx	lr
 8000ce8:	e000edf0 	.word	0xe000edf0
 8000cec:	e0001000 	.word	0xe0001000

08000cf0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b082      	sub	sp, #8
 8000cf4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000cf6:	f000 fa71 	bl	80011dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cfa:	f000 f84f 	bl	8000d9c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000cfe:	f000 f8ef 	bl	8000ee0 <MX_GPIO_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000d02:	f000 f8bf 	bl	8000e84 <MX_USB_OTG_FS_PCD_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8000d06:	f000 f8b1 	bl	8000e6c <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
		if(DWT_Delay_Init())
 8000d0a:	f7ff ffc1 	bl	8000c90 <DWT_Delay_Init>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d001      	beq.n	8000d18 <main+0x28>
		{
			Error_Handler(); /* Call Error Handler */
 8000d14:	f000 f90c 	bl	8000f30 <Error_Handler>
		}
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);
 8000d18:	2201      	movs	r2, #1
 8000d1a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d1e:	481c      	ldr	r0, [pc, #112]	; (8000d90 <main+0xa0>)
 8000d20:	f000 fd88 	bl	8001834 <HAL_GPIO_WritePin>
		HAL_Delay(100);
 8000d24:	2064      	movs	r0, #100	; 0x64
 8000d26:	f000 facb 	bl	80012c0 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 0);
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d30:	4817      	ldr	r0, [pc, #92]	; (8000d90 <main+0xa0>)
 8000d32:	f000 fd7f 	bl	8001834 <HAL_GPIO_WritePin>
		HAL_Delay(100);
 8000d36:	2064      	movs	r0, #100	; 0x64
 8000d38:	f000 fac2 	bl	80012c0 <HAL_Delay>
		TU_ASSERT(tusb_init());
 8000d3c:	f007 fbfc 	bl	8008538 <tusb_init>
 8000d40:	4603      	mov	r3, r0
 8000d42:	f083 0301 	eor.w	r3, r3, #1
 8000d46:	b2db      	uxtb	r3, r3
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d00a      	beq.n	8000d62 <main+0x72>
 8000d4c:	4b11      	ldr	r3, [pc, #68]	; (8000d94 <main+0xa4>)
 8000d4e:	607b      	str	r3, [r7, #4]
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	f003 0301 	and.w	r3, r3, #1
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d000      	beq.n	8000d5e <main+0x6e>
 8000d5c:	be00      	bkpt	0x0000
 8000d5e:	2300      	movs	r3, #0
 8000d60:	e011      	b.n	8000d86 <main+0x96>

// Task function should be called in main/rtos loop
TU_ATTR_ALWAYS_INLINE static inline
void tud_task (void)
{
  tud_task_ext(UINT32_MAX, false);
 8000d62:	2100      	movs	r1, #0
 8000d64:	f04f 30ff 	mov.w	r0, #4294967295
 8000d68:	f004 fb2a 	bl	80053c0 <tud_task_ext>
}
 8000d6c:	bf00      	nop
		{
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
			tud_task();
			audio_task();
 8000d6e:	f7ff ff59 	bl	8000c24 <audio_task>
			MainLoopCounter++;  //used with debugger to check frequency of main loop
 8000d72:	4b09      	ldr	r3, [pc, #36]	; (8000d98 <main+0xa8>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	3301      	adds	r3, #1
 8000d78:	4a07      	ldr	r2, [pc, #28]	; (8000d98 <main+0xa8>)
 8000d7a:	6013      	str	r3, [r2, #0]
			cdc_task();
 8000d7c:	f7ff ff1e 	bl	8000bbc <cdc_task>
			led_blinking_task();
 8000d80:	f7ff ff5e 	bl	8000c40 <led_blinking_task>
			tud_task();
 8000d84:	e7ed      	b.n	8000d62 <main+0x72>
//			DWT_Delay_us(950);  //enable this delay to test MCU load. 850 us is fine with -O0, 950 with -O3 (98 MHz F411)
		}
  /* USER CODE END 3 */
}
 8000d86:	4618      	mov	r0, r3
 8000d88:	3708      	adds	r7, #8
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	bf00      	nop
 8000d90:	40020000 	.word	0x40020000
 8000d94:	e000edf0 	.word	0xe000edf0
 8000d98:	2000056c 	.word	0x2000056c

08000d9c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b094      	sub	sp, #80	; 0x50
 8000da0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000da2:	f107 0320 	add.w	r3, r7, #32
 8000da6:	2230      	movs	r2, #48	; 0x30
 8000da8:	2100      	movs	r1, #0
 8000daa:	4618      	mov	r0, r3
 8000dac:	f007 fd3a 	bl	8008824 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000db0:	f107 030c 	add.w	r3, r7, #12
 8000db4:	2200      	movs	r2, #0
 8000db6:	601a      	str	r2, [r3, #0]
 8000db8:	605a      	str	r2, [r3, #4]
 8000dba:	609a      	str	r2, [r3, #8]
 8000dbc:	60da      	str	r2, [r3, #12]
 8000dbe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	60bb      	str	r3, [r7, #8]
 8000dc4:	4b27      	ldr	r3, [pc, #156]	; (8000e64 <SystemClock_Config+0xc8>)
 8000dc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dc8:	4a26      	ldr	r2, [pc, #152]	; (8000e64 <SystemClock_Config+0xc8>)
 8000dca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000dce:	6413      	str	r3, [r2, #64]	; 0x40
 8000dd0:	4b24      	ldr	r3, [pc, #144]	; (8000e64 <SystemClock_Config+0xc8>)
 8000dd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dd8:	60bb      	str	r3, [r7, #8]
 8000dda:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ddc:	2300      	movs	r3, #0
 8000dde:	607b      	str	r3, [r7, #4]
 8000de0:	4b21      	ldr	r3, [pc, #132]	; (8000e68 <SystemClock_Config+0xcc>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	4a20      	ldr	r2, [pc, #128]	; (8000e68 <SystemClock_Config+0xcc>)
 8000de6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000dea:	6013      	str	r3, [r2, #0]
 8000dec:	4b1e      	ldr	r3, [pc, #120]	; (8000e68 <SystemClock_Config+0xcc>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000df4:	607b      	str	r3, [r7, #4]
 8000df6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000df8:	2301      	movs	r3, #1
 8000dfa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000dfc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e00:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e02:	2302      	movs	r3, #2
 8000e04:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e06:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000e0a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000e0c:	2308      	movs	r3, #8
 8000e0e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000e10:	23c0      	movs	r3, #192	; 0xc0
 8000e12:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000e14:	2302      	movs	r3, #2
 8000e16:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000e18:	2304      	movs	r3, #4
 8000e1a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e1c:	f107 0320 	add.w	r3, r7, #32
 8000e20:	4618      	mov	r0, r3
 8000e22:	f000 fe3d 	bl	8001aa0 <HAL_RCC_OscConfig>
 8000e26:	4603      	mov	r3, r0
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d001      	beq.n	8000e30 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000e2c:	f000 f880 	bl	8000f30 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e30:	230f      	movs	r3, #15
 8000e32:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e34:	2302      	movs	r3, #2
 8000e36:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e3c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e40:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e42:	2300      	movs	r3, #0
 8000e44:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000e46:	f107 030c 	add.w	r3, r7, #12
 8000e4a:	2103      	movs	r1, #3
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	f001 f89f 	bl	8001f90 <HAL_RCC_ClockConfig>
 8000e52:	4603      	mov	r3, r0
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d001      	beq.n	8000e5c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000e58:	f000 f86a 	bl	8000f30 <Error_Handler>
  }
}
 8000e5c:	bf00      	nop
 8000e5e:	3750      	adds	r7, #80	; 0x50
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bd80      	pop	{r7, pc}
 8000e64:	40023800 	.word	0x40023800
 8000e68:	40007000 	.word	0x40007000

08000e6c <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	af00      	add	r7, sp, #0
  /* OTG_FS_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8000e70:	2200      	movs	r2, #0
 8000e72:	2100      	movs	r1, #0
 8000e74:	2043      	movs	r0, #67	; 0x43
 8000e76:	f000 fb22 	bl	80014be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8000e7a:	2043      	movs	r0, #67	; 0x43
 8000e7c:	f000 fb3b 	bl	80014f6 <HAL_NVIC_EnableIRQ>
}
 8000e80:	bf00      	nop
 8000e82:	bd80      	pop	{r7, pc}

08000e84 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000e88:	4b14      	ldr	r3, [pc, #80]	; (8000edc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e8a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000e8e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8000e90:	4b12      	ldr	r3, [pc, #72]	; (8000edc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e92:	2204      	movs	r2, #4
 8000e94:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000e96:	4b11      	ldr	r3, [pc, #68]	; (8000edc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e98:	2202      	movs	r2, #2
 8000e9a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000e9c:	4b0f      	ldr	r3, [pc, #60]	; (8000edc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000ea2:	4b0e      	ldr	r3, [pc, #56]	; (8000edc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ea4:	2202      	movs	r2, #2
 8000ea6:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8000ea8:	4b0c      	ldr	r3, [pc, #48]	; (8000edc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000eae:	4b0b      	ldr	r3, [pc, #44]	; (8000edc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000eb4:	4b09      	ldr	r3, [pc, #36]	; (8000edc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8000eba:	4b08      	ldr	r3, [pc, #32]	; (8000edc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000ec0:	4b06      	ldr	r3, [pc, #24]	; (8000edc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000ec6:	4805      	ldr	r0, [pc, #20]	; (8000edc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ec8:	f000 fccd 	bl	8001866 <HAL_PCD_Init>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d001      	beq.n	8000ed6 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000ed2:	f000 f82d 	bl	8000f30 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000ed6:	bf00      	nop
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop
 8000edc:	20000060 	.word	0x20000060

08000ee0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	b083      	sub	sp, #12
 8000ee4:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	607b      	str	r3, [r7, #4]
 8000eea:	4b10      	ldr	r3, [pc, #64]	; (8000f2c <MX_GPIO_Init+0x4c>)
 8000eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eee:	4a0f      	ldr	r2, [pc, #60]	; (8000f2c <MX_GPIO_Init+0x4c>)
 8000ef0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ef4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ef6:	4b0d      	ldr	r3, [pc, #52]	; (8000f2c <MX_GPIO_Init+0x4c>)
 8000ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000efa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000efe:	607b      	str	r3, [r7, #4]
 8000f00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f02:	2300      	movs	r3, #0
 8000f04:	603b      	str	r3, [r7, #0]
 8000f06:	4b09      	ldr	r3, [pc, #36]	; (8000f2c <MX_GPIO_Init+0x4c>)
 8000f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f0a:	4a08      	ldr	r2, [pc, #32]	; (8000f2c <MX_GPIO_Init+0x4c>)
 8000f0c:	f043 0301 	orr.w	r3, r3, #1
 8000f10:	6313      	str	r3, [r2, #48]	; 0x30
 8000f12:	4b06      	ldr	r3, [pc, #24]	; (8000f2c <MX_GPIO_Init+0x4c>)
 8000f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f16:	f003 0301 	and.w	r3, r3, #1
 8000f1a:	603b      	str	r3, [r7, #0]
 8000f1c:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000f1e:	bf00      	nop
 8000f20:	370c      	adds	r7, #12
 8000f22:	46bd      	mov	sp, r7
 8000f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f28:	4770      	bx	lr
 8000f2a:	bf00      	nop
 8000f2c:	40023800 	.word	0x40023800

08000f30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f30:	b480      	push	{r7}
 8000f32:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f34:	b672      	cpsid	i
}
 8000f36:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
		/* User can add his own implementation to report the HAL error return state */
		__disable_irq();
		while (1)
 8000f38:	e7fe      	b.n	8000f38 <Error_Handler+0x8>
	...

08000f3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	b083      	sub	sp, #12
 8000f40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f42:	2300      	movs	r3, #0
 8000f44:	607b      	str	r3, [r7, #4]
 8000f46:	4b10      	ldr	r3, [pc, #64]	; (8000f88 <HAL_MspInit+0x4c>)
 8000f48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f4a:	4a0f      	ldr	r2, [pc, #60]	; (8000f88 <HAL_MspInit+0x4c>)
 8000f4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f50:	6453      	str	r3, [r2, #68]	; 0x44
 8000f52:	4b0d      	ldr	r3, [pc, #52]	; (8000f88 <HAL_MspInit+0x4c>)
 8000f54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f5a:	607b      	str	r3, [r7, #4]
 8000f5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f5e:	2300      	movs	r3, #0
 8000f60:	603b      	str	r3, [r7, #0]
 8000f62:	4b09      	ldr	r3, [pc, #36]	; (8000f88 <HAL_MspInit+0x4c>)
 8000f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f66:	4a08      	ldr	r2, [pc, #32]	; (8000f88 <HAL_MspInit+0x4c>)
 8000f68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f6c:	6413      	str	r3, [r2, #64]	; 0x40
 8000f6e:	4b06      	ldr	r3, [pc, #24]	; (8000f88 <HAL_MspInit+0x4c>)
 8000f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f76:	603b      	str	r3, [r7, #0]
 8000f78:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f7a:	bf00      	nop
 8000f7c:	370c      	adds	r7, #12
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop
 8000f88:	40023800 	.word	0x40023800

08000f8c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b08a      	sub	sp, #40	; 0x28
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f94:	f107 0314 	add.w	r3, r7, #20
 8000f98:	2200      	movs	r2, #0
 8000f9a:	601a      	str	r2, [r3, #0]
 8000f9c:	605a      	str	r2, [r3, #4]
 8000f9e:	609a      	str	r2, [r3, #8]
 8000fa0:	60da      	str	r2, [r3, #12]
 8000fa2:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000fac:	d132      	bne.n	8001014 <HAL_PCD_MspInit+0x88>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fae:	2300      	movs	r3, #0
 8000fb0:	613b      	str	r3, [r7, #16]
 8000fb2:	4b1a      	ldr	r3, [pc, #104]	; (800101c <HAL_PCD_MspInit+0x90>)
 8000fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fb6:	4a19      	ldr	r2, [pc, #100]	; (800101c <HAL_PCD_MspInit+0x90>)
 8000fb8:	f043 0301 	orr.w	r3, r3, #1
 8000fbc:	6313      	str	r3, [r2, #48]	; 0x30
 8000fbe:	4b17      	ldr	r3, [pc, #92]	; (800101c <HAL_PCD_MspInit+0x90>)
 8000fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fc2:	f003 0301 	and.w	r3, r3, #1
 8000fc6:	613b      	str	r3, [r7, #16]
 8000fc8:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000fca:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000fce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fd0:	2302      	movs	r3, #2
 8000fd2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fd8:	2303      	movs	r3, #3
 8000fda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000fdc:	230a      	movs	r3, #10
 8000fde:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fe0:	f107 0314 	add.w	r3, r7, #20
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	480e      	ldr	r0, [pc, #56]	; (8001020 <HAL_PCD_MspInit+0x94>)
 8000fe8:	f000 faa0 	bl	800152c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000fec:	4b0b      	ldr	r3, [pc, #44]	; (800101c <HAL_PCD_MspInit+0x90>)
 8000fee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ff0:	4a0a      	ldr	r2, [pc, #40]	; (800101c <HAL_PCD_MspInit+0x90>)
 8000ff2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ff6:	6353      	str	r3, [r2, #52]	; 0x34
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	60fb      	str	r3, [r7, #12]
 8000ffc:	4b07      	ldr	r3, [pc, #28]	; (800101c <HAL_PCD_MspInit+0x90>)
 8000ffe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001000:	4a06      	ldr	r2, [pc, #24]	; (800101c <HAL_PCD_MspInit+0x90>)
 8001002:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001006:	6453      	str	r3, [r2, #68]	; 0x44
 8001008:	4b04      	ldr	r3, [pc, #16]	; (800101c <HAL_PCD_MspInit+0x90>)
 800100a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800100c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001010:	60fb      	str	r3, [r7, #12]
 8001012:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001014:	bf00      	nop
 8001016:	3728      	adds	r7, #40	; 0x28
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}
 800101c:	40023800 	.word	0x40023800
 8001020:	40020000 	.word	0x40020000

08001024 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001024:	b480      	push	{r7}
 8001026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001028:	e7fe      	b.n	8001028 <NMI_Handler+0x4>

0800102a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800102a:	b480      	push	{r7}
 800102c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800102e:	e7fe      	b.n	800102e <HardFault_Handler+0x4>

08001030 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001034:	e7fe      	b.n	8001034 <MemManage_Handler+0x4>

08001036 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001036:	b480      	push	{r7}
 8001038:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800103a:	e7fe      	b.n	800103a <BusFault_Handler+0x4>

0800103c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800103c:	b480      	push	{r7}
 800103e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001040:	e7fe      	b.n	8001040 <UsageFault_Handler+0x4>

08001042 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001042:	b480      	push	{r7}
 8001044:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001046:	bf00      	nop
 8001048:	46bd      	mov	sp, r7
 800104a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104e:	4770      	bx	lr

08001050 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001050:	b480      	push	{r7}
 8001052:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001054:	bf00      	nop
 8001056:	46bd      	mov	sp, r7
 8001058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105c:	4770      	bx	lr

0800105e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800105e:	b480      	push	{r7}
 8001060:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001062:	bf00      	nop
 8001064:	46bd      	mov	sp, r7
 8001066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106a:	4770      	bx	lr

0800106c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001070:	f000 f906 	bl	8001280 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001074:	bf00      	nop
 8001076:	bd80      	pop	{r7, pc}

08001078 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */
	tud_int_handler(BOARD_DEVICE_RHPORT_NUM);
 800107c:	2000      	movs	r0, #0
 800107e:	f007 f90d 	bl	800829c <dcd_int_handler>
	return;
 8001082:	bf00      	nop
  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001084:	bd80      	pop	{r7, pc}
	...

08001088 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001088:	b480      	push	{r7}
 800108a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800108c:	4b08      	ldr	r3, [pc, #32]	; (80010b0 <SystemInit+0x28>)
 800108e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001092:	4a07      	ldr	r2, [pc, #28]	; (80010b0 <SystemInit+0x28>)
 8001094:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001098:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 800109c:	4b04      	ldr	r3, [pc, #16]	; (80010b0 <SystemInit+0x28>)
 800109e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80010a2:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010a4:	bf00      	nop
 80010a6:	46bd      	mov	sp, r7
 80010a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ac:	4770      	bx	lr
 80010ae:	bf00      	nop
 80010b0:	e000ed00 	.word	0xe000ed00

080010b4 <tud_descriptor_device_cb>:
};

// Invoked when received GET DEVICE DESCRIPTOR
// Application return pointer to descriptor
uint8_t const * tud_descriptor_device_cb(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0
	return (uint8_t const *)&desc_device;
 80010b8:	4b02      	ldr	r3, [pc, #8]	; (80010c4 <tud_descriptor_device_cb+0x10>)
}
 80010ba:	4618      	mov	r0, r3
 80010bc:	46bd      	mov	sp, r7
 80010be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c2:	4770      	bx	lr
 80010c4:	080088d8 	.word	0x080088d8

080010c8 <tud_descriptor_configuration_cb>:

// Invoked when received GET CONFIGURATION DESCRIPTOR
// Application return pointer to descriptor
// Descriptor contents must exist long enough for transfer to complete
uint8_t const * tud_descriptor_configuration_cb(uint8_t index)
{
 80010c8:	b480      	push	{r7}
 80010ca:	b083      	sub	sp, #12
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	4603      	mov	r3, r0
 80010d0:	71fb      	strb	r3, [r7, #7]
	(void)index; // for multiple configurations
	return desc_configuration;
 80010d2:	4b03      	ldr	r3, [pc, #12]	; (80010e0 <tud_descriptor_configuration_cb+0x18>)
}
 80010d4:	4618      	mov	r0, r3
 80010d6:	370c      	adds	r7, #12
 80010d8:	46bd      	mov	sp, r7
 80010da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010de:	4770      	bx	lr
 80010e0:	080088ec 	.word	0x080088ec

080010e4 <tud_descriptor_string_cb>:
static uint16_t _desc_str[32];

// Invoked when received GET STRING DESCRIPTOR request
// Application return pointer to descriptor, whose contents must exist long enough for transfer to complete
uint16_t const* tud_descriptor_string_cb(uint8_t index, uint16_t langid)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	4603      	mov	r3, r0
 80010ec:	460a      	mov	r2, r1
 80010ee:	71fb      	strb	r3, [r7, #7]
 80010f0:	4613      	mov	r3, r2
 80010f2:	80bb      	strh	r3, [r7, #4]
	(void)langid;

	uint8_t chr_count;

	if (index == 0)
 80010f4:	79fb      	ldrb	r3, [r7, #7]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d108      	bne.n	800110c <tud_descriptor_string_cb+0x28>
	{
		memcpy(&_desc_str[1], string_desc_arr[0], 2);
 80010fa:	4b21      	ldr	r3, [pc, #132]	; (8001180 <tud_descriptor_string_cb+0x9c>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	881b      	ldrh	r3, [r3, #0]
 8001100:	b29a      	uxth	r2, r3
 8001102:	4b20      	ldr	r3, [pc, #128]	; (8001184 <tud_descriptor_string_cb+0xa0>)
 8001104:	805a      	strh	r2, [r3, #2]
		chr_count = 1;
 8001106:	2301      	movs	r3, #1
 8001108:	73fb      	strb	r3, [r7, #15]
 800110a:	e027      	b.n	800115c <tud_descriptor_string_cb+0x78>
	}
	else
	{
		// Convert ASCII string into UTF-16

		if (!(index < sizeof(string_desc_arr)/sizeof(string_desc_arr[0]))) return NULL;
 800110c:	79fb      	ldrb	r3, [r7, #7]
 800110e:	2b06      	cmp	r3, #6
 8001110:	d901      	bls.n	8001116 <tud_descriptor_string_cb+0x32>
 8001112:	2300      	movs	r3, #0
 8001114:	e030      	b.n	8001178 <tud_descriptor_string_cb+0x94>

		const char* str = string_desc_arr[index];
 8001116:	79fb      	ldrb	r3, [r7, #7]
 8001118:	4a19      	ldr	r2, [pc, #100]	; (8001180 <tud_descriptor_string_cb+0x9c>)
 800111a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800111e:	60bb      	str	r3, [r7, #8]

		// Cap at max char
		chr_count = (uint8_t) strlen(str);
 8001120:	68b8      	ldr	r0, [r7, #8]
 8001122:	f7ff f859 	bl	80001d8 <strlen>
 8001126:	4603      	mov	r3, r0
 8001128:	73fb      	strb	r3, [r7, #15]
		if (chr_count > 31) chr_count = 31;
 800112a:	7bfb      	ldrb	r3, [r7, #15]
 800112c:	2b1f      	cmp	r3, #31
 800112e:	d901      	bls.n	8001134 <tud_descriptor_string_cb+0x50>
 8001130:	231f      	movs	r3, #31
 8001132:	73fb      	strb	r3, [r7, #15]

		for (uint8_t i = 0; i < chr_count; i++)
 8001134:	2300      	movs	r3, #0
 8001136:	73bb      	strb	r3, [r7, #14]
 8001138:	e00c      	b.n	8001154 <tud_descriptor_string_cb+0x70>
		{
			_desc_str[1 + i] = str[i];
 800113a:	7bbb      	ldrb	r3, [r7, #14]
 800113c:	68ba      	ldr	r2, [r7, #8]
 800113e:	4413      	add	r3, r2
 8001140:	781a      	ldrb	r2, [r3, #0]
 8001142:	7bbb      	ldrb	r3, [r7, #14]
 8001144:	3301      	adds	r3, #1
 8001146:	b291      	uxth	r1, r2
 8001148:	4a0e      	ldr	r2, [pc, #56]	; (8001184 <tud_descriptor_string_cb+0xa0>)
 800114a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (uint8_t i = 0; i < chr_count; i++)
 800114e:	7bbb      	ldrb	r3, [r7, #14]
 8001150:	3301      	adds	r3, #1
 8001152:	73bb      	strb	r3, [r7, #14]
 8001154:	7bba      	ldrb	r2, [r7, #14]
 8001156:	7bfb      	ldrb	r3, [r7, #15]
 8001158:	429a      	cmp	r2, r3
 800115a:	d3ee      	bcc.n	800113a <tud_descriptor_string_cb+0x56>
		}
	}

	// first byte is length (including header), second byte is string type
	_desc_str[0] = (uint16_t) ((TUSB_DESC_STRING << 8 ) | (2*chr_count + 2));
 800115c:	7bfb      	ldrb	r3, [r7, #15]
 800115e:	b29b      	uxth	r3, r3
 8001160:	3301      	adds	r3, #1
 8001162:	b29b      	uxth	r3, r3
 8001164:	005b      	lsls	r3, r3, #1
 8001166:	b29b      	uxth	r3, r3
 8001168:	b21b      	sxth	r3, r3
 800116a:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800116e:	b21b      	sxth	r3, r3
 8001170:	b29a      	uxth	r2, r3
 8001172:	4b04      	ldr	r3, [pc, #16]	; (8001184 <tud_descriptor_string_cb+0xa0>)
 8001174:	801a      	strh	r2, [r3, #0]

	return _desc_str;
 8001176:	4b03      	ldr	r3, [pc, #12]	; (8001184 <tud_descriptor_string_cb+0xa0>)
}
 8001178:	4618      	mov	r0, r3
 800117a:	3710      	adds	r7, #16
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}
 8001180:	20000010 	.word	0x20000010
 8001184:	20000ea8 	.word	0x20000ea8

08001188 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001188:	f8df d034 	ldr.w	sp, [pc, #52]	; 80011c0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800118c:	480d      	ldr	r0, [pc, #52]	; (80011c4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800118e:	490e      	ldr	r1, [pc, #56]	; (80011c8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001190:	4a0e      	ldr	r2, [pc, #56]	; (80011cc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001192:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001194:	e002      	b.n	800119c <LoopCopyDataInit>

08001196 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001196:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001198:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800119a:	3304      	adds	r3, #4

0800119c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800119c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800119e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011a0:	d3f9      	bcc.n	8001196 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011a2:	4a0b      	ldr	r2, [pc, #44]	; (80011d0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80011a4:	4c0b      	ldr	r4, [pc, #44]	; (80011d4 <LoopFillZerobss+0x26>)
  movs r3, #0
 80011a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011a8:	e001      	b.n	80011ae <LoopFillZerobss>

080011aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011ac:	3204      	adds	r2, #4

080011ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011b0:	d3fb      	bcc.n	80011aa <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80011b2:	f7ff ff69 	bl	8001088 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80011b6:	f007 fb03 	bl	80087c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011ba:	f7ff fd99 	bl	8000cf0 <main>
  bx  lr    
 80011be:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80011c0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80011c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011c8:	20000044 	.word	0x20000044
  ldr r2, =_sidata
 80011cc:	08008ab4 	.word	0x08008ab4
  ldr r2, =_sbss
 80011d0:	20000044 	.word	0x20000044
  ldr r4, =_ebss
 80011d4:	20001b84 	.word	0x20001b84

080011d8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80011d8:	e7fe      	b.n	80011d8 <ADC_IRQHandler>
	...

080011dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80011e0:	4b0e      	ldr	r3, [pc, #56]	; (800121c <HAL_Init+0x40>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	4a0d      	ldr	r2, [pc, #52]	; (800121c <HAL_Init+0x40>)
 80011e6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80011ea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80011ec:	4b0b      	ldr	r3, [pc, #44]	; (800121c <HAL_Init+0x40>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4a0a      	ldr	r2, [pc, #40]	; (800121c <HAL_Init+0x40>)
 80011f2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80011f6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011f8:	4b08      	ldr	r3, [pc, #32]	; (800121c <HAL_Init+0x40>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4a07      	ldr	r2, [pc, #28]	; (800121c <HAL_Init+0x40>)
 80011fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001202:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001204:	2003      	movs	r0, #3
 8001206:	f000 f94f 	bl	80014a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800120a:	200f      	movs	r0, #15
 800120c:	f000 f808 	bl	8001220 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001210:	f7ff fe94 	bl	8000f3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001214:	2300      	movs	r3, #0
}
 8001216:	4618      	mov	r0, r3
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	40023c00 	.word	0x40023c00

08001220 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001228:	4b12      	ldr	r3, [pc, #72]	; (8001274 <HAL_InitTick+0x54>)
 800122a:	681a      	ldr	r2, [r3, #0]
 800122c:	4b12      	ldr	r3, [pc, #72]	; (8001278 <HAL_InitTick+0x58>)
 800122e:	781b      	ldrb	r3, [r3, #0]
 8001230:	4619      	mov	r1, r3
 8001232:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001236:	fbb3 f3f1 	udiv	r3, r3, r1
 800123a:	fbb2 f3f3 	udiv	r3, r2, r3
 800123e:	4618      	mov	r0, r3
 8001240:	f000 f967 	bl	8001512 <HAL_SYSTICK_Config>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d001      	beq.n	800124e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800124a:	2301      	movs	r3, #1
 800124c:	e00e      	b.n	800126c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	2b0f      	cmp	r3, #15
 8001252:	d80a      	bhi.n	800126a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001254:	2200      	movs	r2, #0
 8001256:	6879      	ldr	r1, [r7, #4]
 8001258:	f04f 30ff 	mov.w	r0, #4294967295
 800125c:	f000 f92f 	bl	80014be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001260:	4a06      	ldr	r2, [pc, #24]	; (800127c <HAL_InitTick+0x5c>)
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001266:	2300      	movs	r3, #0
 8001268:	e000      	b.n	800126c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800126a:	2301      	movs	r3, #1
}
 800126c:	4618      	mov	r0, r3
 800126e:	3708      	adds	r7, #8
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}
 8001274:	2000000c 	.word	0x2000000c
 8001278:	20000030 	.word	0x20000030
 800127c:	2000002c 	.word	0x2000002c

08001280 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001280:	b480      	push	{r7}
 8001282:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001284:	4b06      	ldr	r3, [pc, #24]	; (80012a0 <HAL_IncTick+0x20>)
 8001286:	781b      	ldrb	r3, [r3, #0]
 8001288:	461a      	mov	r2, r3
 800128a:	4b06      	ldr	r3, [pc, #24]	; (80012a4 <HAL_IncTick+0x24>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	4413      	add	r3, r2
 8001290:	4a04      	ldr	r2, [pc, #16]	; (80012a4 <HAL_IncTick+0x24>)
 8001292:	6013      	str	r3, [r2, #0]
}
 8001294:	bf00      	nop
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	20000030 	.word	0x20000030
 80012a4:	20000ee8 	.word	0x20000ee8

080012a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012a8:	b480      	push	{r7}
 80012aa:	af00      	add	r7, sp, #0
  return uwTick;
 80012ac:	4b03      	ldr	r3, [pc, #12]	; (80012bc <HAL_GetTick+0x14>)
 80012ae:	681b      	ldr	r3, [r3, #0]
}
 80012b0:	4618      	mov	r0, r3
 80012b2:	46bd      	mov	sp, r7
 80012b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b8:	4770      	bx	lr
 80012ba:	bf00      	nop
 80012bc:	20000ee8 	.word	0x20000ee8

080012c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b084      	sub	sp, #16
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012c8:	f7ff ffee 	bl	80012a8 <HAL_GetTick>
 80012cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012d8:	d005      	beq.n	80012e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80012da:	4b0a      	ldr	r3, [pc, #40]	; (8001304 <HAL_Delay+0x44>)
 80012dc:	781b      	ldrb	r3, [r3, #0]
 80012de:	461a      	mov	r2, r3
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	4413      	add	r3, r2
 80012e4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80012e6:	bf00      	nop
 80012e8:	f7ff ffde 	bl	80012a8 <HAL_GetTick>
 80012ec:	4602      	mov	r2, r0
 80012ee:	68bb      	ldr	r3, [r7, #8]
 80012f0:	1ad3      	subs	r3, r2, r3
 80012f2:	68fa      	ldr	r2, [r7, #12]
 80012f4:	429a      	cmp	r2, r3
 80012f6:	d8f7      	bhi.n	80012e8 <HAL_Delay+0x28>
  {
  }
}
 80012f8:	bf00      	nop
 80012fa:	bf00      	nop
 80012fc:	3710      	adds	r7, #16
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	20000030 	.word	0x20000030

08001308 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001308:	b480      	push	{r7}
 800130a:	b085      	sub	sp, #20
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	f003 0307 	and.w	r3, r3, #7
 8001316:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001318:	4b0c      	ldr	r3, [pc, #48]	; (800134c <__NVIC_SetPriorityGrouping+0x44>)
 800131a:	68db      	ldr	r3, [r3, #12]
 800131c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800131e:	68ba      	ldr	r2, [r7, #8]
 8001320:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001324:	4013      	ands	r3, r2
 8001326:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800132c:	68bb      	ldr	r3, [r7, #8]
 800132e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001330:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001334:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001338:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800133a:	4a04      	ldr	r2, [pc, #16]	; (800134c <__NVIC_SetPriorityGrouping+0x44>)
 800133c:	68bb      	ldr	r3, [r7, #8]
 800133e:	60d3      	str	r3, [r2, #12]
}
 8001340:	bf00      	nop
 8001342:	3714      	adds	r7, #20
 8001344:	46bd      	mov	sp, r7
 8001346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134a:	4770      	bx	lr
 800134c:	e000ed00 	.word	0xe000ed00

08001350 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001350:	b480      	push	{r7}
 8001352:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001354:	4b04      	ldr	r3, [pc, #16]	; (8001368 <__NVIC_GetPriorityGrouping+0x18>)
 8001356:	68db      	ldr	r3, [r3, #12]
 8001358:	0a1b      	lsrs	r3, r3, #8
 800135a:	f003 0307 	and.w	r3, r3, #7
}
 800135e:	4618      	mov	r0, r3
 8001360:	46bd      	mov	sp, r7
 8001362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001366:	4770      	bx	lr
 8001368:	e000ed00 	.word	0xe000ed00

0800136c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800136c:	b480      	push	{r7}
 800136e:	b083      	sub	sp, #12
 8001370:	af00      	add	r7, sp, #0
 8001372:	4603      	mov	r3, r0
 8001374:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001376:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800137a:	2b00      	cmp	r3, #0
 800137c:	db0b      	blt.n	8001396 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800137e:	79fb      	ldrb	r3, [r7, #7]
 8001380:	f003 021f 	and.w	r2, r3, #31
 8001384:	4907      	ldr	r1, [pc, #28]	; (80013a4 <__NVIC_EnableIRQ+0x38>)
 8001386:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800138a:	095b      	lsrs	r3, r3, #5
 800138c:	2001      	movs	r0, #1
 800138e:	fa00 f202 	lsl.w	r2, r0, r2
 8001392:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001396:	bf00      	nop
 8001398:	370c      	adds	r7, #12
 800139a:	46bd      	mov	sp, r7
 800139c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a0:	4770      	bx	lr
 80013a2:	bf00      	nop
 80013a4:	e000e100 	.word	0xe000e100

080013a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b083      	sub	sp, #12
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	4603      	mov	r3, r0
 80013b0:	6039      	str	r1, [r7, #0]
 80013b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	db0a      	blt.n	80013d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013bc:	683b      	ldr	r3, [r7, #0]
 80013be:	b2da      	uxtb	r2, r3
 80013c0:	490c      	ldr	r1, [pc, #48]	; (80013f4 <__NVIC_SetPriority+0x4c>)
 80013c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013c6:	0112      	lsls	r2, r2, #4
 80013c8:	b2d2      	uxtb	r2, r2
 80013ca:	440b      	add	r3, r1
 80013cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013d0:	e00a      	b.n	80013e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	b2da      	uxtb	r2, r3
 80013d6:	4908      	ldr	r1, [pc, #32]	; (80013f8 <__NVIC_SetPriority+0x50>)
 80013d8:	79fb      	ldrb	r3, [r7, #7]
 80013da:	f003 030f 	and.w	r3, r3, #15
 80013de:	3b04      	subs	r3, #4
 80013e0:	0112      	lsls	r2, r2, #4
 80013e2:	b2d2      	uxtb	r2, r2
 80013e4:	440b      	add	r3, r1
 80013e6:	761a      	strb	r2, [r3, #24]
}
 80013e8:	bf00      	nop
 80013ea:	370c      	adds	r7, #12
 80013ec:	46bd      	mov	sp, r7
 80013ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f2:	4770      	bx	lr
 80013f4:	e000e100 	.word	0xe000e100
 80013f8:	e000ed00 	.word	0xe000ed00

080013fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013fc:	b480      	push	{r7}
 80013fe:	b089      	sub	sp, #36	; 0x24
 8001400:	af00      	add	r7, sp, #0
 8001402:	60f8      	str	r0, [r7, #12]
 8001404:	60b9      	str	r1, [r7, #8]
 8001406:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	f003 0307 	and.w	r3, r3, #7
 800140e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001410:	69fb      	ldr	r3, [r7, #28]
 8001412:	f1c3 0307 	rsb	r3, r3, #7
 8001416:	2b04      	cmp	r3, #4
 8001418:	bf28      	it	cs
 800141a:	2304      	movcs	r3, #4
 800141c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800141e:	69fb      	ldr	r3, [r7, #28]
 8001420:	3304      	adds	r3, #4
 8001422:	2b06      	cmp	r3, #6
 8001424:	d902      	bls.n	800142c <NVIC_EncodePriority+0x30>
 8001426:	69fb      	ldr	r3, [r7, #28]
 8001428:	3b03      	subs	r3, #3
 800142a:	e000      	b.n	800142e <NVIC_EncodePriority+0x32>
 800142c:	2300      	movs	r3, #0
 800142e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001430:	f04f 32ff 	mov.w	r2, #4294967295
 8001434:	69bb      	ldr	r3, [r7, #24]
 8001436:	fa02 f303 	lsl.w	r3, r2, r3
 800143a:	43da      	mvns	r2, r3
 800143c:	68bb      	ldr	r3, [r7, #8]
 800143e:	401a      	ands	r2, r3
 8001440:	697b      	ldr	r3, [r7, #20]
 8001442:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001444:	f04f 31ff 	mov.w	r1, #4294967295
 8001448:	697b      	ldr	r3, [r7, #20]
 800144a:	fa01 f303 	lsl.w	r3, r1, r3
 800144e:	43d9      	mvns	r1, r3
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001454:	4313      	orrs	r3, r2
         );
}
 8001456:	4618      	mov	r0, r3
 8001458:	3724      	adds	r7, #36	; 0x24
 800145a:	46bd      	mov	sp, r7
 800145c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001460:	4770      	bx	lr
	...

08001464 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b082      	sub	sp, #8
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	3b01      	subs	r3, #1
 8001470:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001474:	d301      	bcc.n	800147a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001476:	2301      	movs	r3, #1
 8001478:	e00f      	b.n	800149a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800147a:	4a0a      	ldr	r2, [pc, #40]	; (80014a4 <SysTick_Config+0x40>)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	3b01      	subs	r3, #1
 8001480:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001482:	210f      	movs	r1, #15
 8001484:	f04f 30ff 	mov.w	r0, #4294967295
 8001488:	f7ff ff8e 	bl	80013a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800148c:	4b05      	ldr	r3, [pc, #20]	; (80014a4 <SysTick_Config+0x40>)
 800148e:	2200      	movs	r2, #0
 8001490:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001492:	4b04      	ldr	r3, [pc, #16]	; (80014a4 <SysTick_Config+0x40>)
 8001494:	2207      	movs	r2, #7
 8001496:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001498:	2300      	movs	r3, #0
}
 800149a:	4618      	mov	r0, r3
 800149c:	3708      	adds	r7, #8
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	e000e010 	.word	0xe000e010

080014a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014b0:	6878      	ldr	r0, [r7, #4]
 80014b2:	f7ff ff29 	bl	8001308 <__NVIC_SetPriorityGrouping>
}
 80014b6:	bf00      	nop
 80014b8:	3708      	adds	r7, #8
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}

080014be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014be:	b580      	push	{r7, lr}
 80014c0:	b086      	sub	sp, #24
 80014c2:	af00      	add	r7, sp, #0
 80014c4:	4603      	mov	r3, r0
 80014c6:	60b9      	str	r1, [r7, #8]
 80014c8:	607a      	str	r2, [r7, #4]
 80014ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014cc:	2300      	movs	r3, #0
 80014ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014d0:	f7ff ff3e 	bl	8001350 <__NVIC_GetPriorityGrouping>
 80014d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014d6:	687a      	ldr	r2, [r7, #4]
 80014d8:	68b9      	ldr	r1, [r7, #8]
 80014da:	6978      	ldr	r0, [r7, #20]
 80014dc:	f7ff ff8e 	bl	80013fc <NVIC_EncodePriority>
 80014e0:	4602      	mov	r2, r0
 80014e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014e6:	4611      	mov	r1, r2
 80014e8:	4618      	mov	r0, r3
 80014ea:	f7ff ff5d 	bl	80013a8 <__NVIC_SetPriority>
}
 80014ee:	bf00      	nop
 80014f0:	3718      	adds	r7, #24
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}

080014f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014f6:	b580      	push	{r7, lr}
 80014f8:	b082      	sub	sp, #8
 80014fa:	af00      	add	r7, sp, #0
 80014fc:	4603      	mov	r3, r0
 80014fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001500:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001504:	4618      	mov	r0, r3
 8001506:	f7ff ff31 	bl	800136c <__NVIC_EnableIRQ>
}
 800150a:	bf00      	nop
 800150c:	3708      	adds	r7, #8
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}

08001512 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001512:	b580      	push	{r7, lr}
 8001514:	b082      	sub	sp, #8
 8001516:	af00      	add	r7, sp, #0
 8001518:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800151a:	6878      	ldr	r0, [r7, #4]
 800151c:	f7ff ffa2 	bl	8001464 <SysTick_Config>
 8001520:	4603      	mov	r3, r0
}
 8001522:	4618      	mov	r0, r3
 8001524:	3708      	adds	r7, #8
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}
	...

0800152c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800152c:	b480      	push	{r7}
 800152e:	b089      	sub	sp, #36	; 0x24
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
 8001534:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001536:	2300      	movs	r3, #0
 8001538:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800153a:	2300      	movs	r3, #0
 800153c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800153e:	2300      	movs	r3, #0
 8001540:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001542:	2300      	movs	r3, #0
 8001544:	61fb      	str	r3, [r7, #28]
 8001546:	e159      	b.n	80017fc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001548:	2201      	movs	r2, #1
 800154a:	69fb      	ldr	r3, [r7, #28]
 800154c:	fa02 f303 	lsl.w	r3, r2, r3
 8001550:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001552:	683b      	ldr	r3, [r7, #0]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	697a      	ldr	r2, [r7, #20]
 8001558:	4013      	ands	r3, r2
 800155a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800155c:	693a      	ldr	r2, [r7, #16]
 800155e:	697b      	ldr	r3, [r7, #20]
 8001560:	429a      	cmp	r2, r3
 8001562:	f040 8148 	bne.w	80017f6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	685b      	ldr	r3, [r3, #4]
 800156a:	f003 0303 	and.w	r3, r3, #3
 800156e:	2b01      	cmp	r3, #1
 8001570:	d005      	beq.n	800157e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001572:	683b      	ldr	r3, [r7, #0]
 8001574:	685b      	ldr	r3, [r3, #4]
 8001576:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800157a:	2b02      	cmp	r3, #2
 800157c:	d130      	bne.n	80015e0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	689b      	ldr	r3, [r3, #8]
 8001582:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001584:	69fb      	ldr	r3, [r7, #28]
 8001586:	005b      	lsls	r3, r3, #1
 8001588:	2203      	movs	r2, #3
 800158a:	fa02 f303 	lsl.w	r3, r2, r3
 800158e:	43db      	mvns	r3, r3
 8001590:	69ba      	ldr	r2, [r7, #24]
 8001592:	4013      	ands	r3, r2
 8001594:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	68da      	ldr	r2, [r3, #12]
 800159a:	69fb      	ldr	r3, [r7, #28]
 800159c:	005b      	lsls	r3, r3, #1
 800159e:	fa02 f303 	lsl.w	r3, r2, r3
 80015a2:	69ba      	ldr	r2, [r7, #24]
 80015a4:	4313      	orrs	r3, r2
 80015a6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	69ba      	ldr	r2, [r7, #24]
 80015ac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	685b      	ldr	r3, [r3, #4]
 80015b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80015b4:	2201      	movs	r2, #1
 80015b6:	69fb      	ldr	r3, [r7, #28]
 80015b8:	fa02 f303 	lsl.w	r3, r2, r3
 80015bc:	43db      	mvns	r3, r3
 80015be:	69ba      	ldr	r2, [r7, #24]
 80015c0:	4013      	ands	r3, r2
 80015c2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	685b      	ldr	r3, [r3, #4]
 80015c8:	091b      	lsrs	r3, r3, #4
 80015ca:	f003 0201 	and.w	r2, r3, #1
 80015ce:	69fb      	ldr	r3, [r7, #28]
 80015d0:	fa02 f303 	lsl.w	r3, r2, r3
 80015d4:	69ba      	ldr	r2, [r7, #24]
 80015d6:	4313      	orrs	r3, r2
 80015d8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	69ba      	ldr	r2, [r7, #24]
 80015de:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80015e0:	683b      	ldr	r3, [r7, #0]
 80015e2:	685b      	ldr	r3, [r3, #4]
 80015e4:	f003 0303 	and.w	r3, r3, #3
 80015e8:	2b03      	cmp	r3, #3
 80015ea:	d017      	beq.n	800161c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	68db      	ldr	r3, [r3, #12]
 80015f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80015f2:	69fb      	ldr	r3, [r7, #28]
 80015f4:	005b      	lsls	r3, r3, #1
 80015f6:	2203      	movs	r2, #3
 80015f8:	fa02 f303 	lsl.w	r3, r2, r3
 80015fc:	43db      	mvns	r3, r3
 80015fe:	69ba      	ldr	r2, [r7, #24]
 8001600:	4013      	ands	r3, r2
 8001602:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	689a      	ldr	r2, [r3, #8]
 8001608:	69fb      	ldr	r3, [r7, #28]
 800160a:	005b      	lsls	r3, r3, #1
 800160c:	fa02 f303 	lsl.w	r3, r2, r3
 8001610:	69ba      	ldr	r2, [r7, #24]
 8001612:	4313      	orrs	r3, r2
 8001614:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	69ba      	ldr	r2, [r7, #24]
 800161a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	685b      	ldr	r3, [r3, #4]
 8001620:	f003 0303 	and.w	r3, r3, #3
 8001624:	2b02      	cmp	r3, #2
 8001626:	d123      	bne.n	8001670 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001628:	69fb      	ldr	r3, [r7, #28]
 800162a:	08da      	lsrs	r2, r3, #3
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	3208      	adds	r2, #8
 8001630:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001634:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001636:	69fb      	ldr	r3, [r7, #28]
 8001638:	f003 0307 	and.w	r3, r3, #7
 800163c:	009b      	lsls	r3, r3, #2
 800163e:	220f      	movs	r2, #15
 8001640:	fa02 f303 	lsl.w	r3, r2, r3
 8001644:	43db      	mvns	r3, r3
 8001646:	69ba      	ldr	r2, [r7, #24]
 8001648:	4013      	ands	r3, r2
 800164a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	691a      	ldr	r2, [r3, #16]
 8001650:	69fb      	ldr	r3, [r7, #28]
 8001652:	f003 0307 	and.w	r3, r3, #7
 8001656:	009b      	lsls	r3, r3, #2
 8001658:	fa02 f303 	lsl.w	r3, r2, r3
 800165c:	69ba      	ldr	r2, [r7, #24]
 800165e:	4313      	orrs	r3, r2
 8001660:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001662:	69fb      	ldr	r3, [r7, #28]
 8001664:	08da      	lsrs	r2, r3, #3
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	3208      	adds	r2, #8
 800166a:	69b9      	ldr	r1, [r7, #24]
 800166c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001676:	69fb      	ldr	r3, [r7, #28]
 8001678:	005b      	lsls	r3, r3, #1
 800167a:	2203      	movs	r2, #3
 800167c:	fa02 f303 	lsl.w	r3, r2, r3
 8001680:	43db      	mvns	r3, r3
 8001682:	69ba      	ldr	r2, [r7, #24]
 8001684:	4013      	ands	r3, r2
 8001686:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	f003 0203 	and.w	r2, r3, #3
 8001690:	69fb      	ldr	r3, [r7, #28]
 8001692:	005b      	lsls	r3, r3, #1
 8001694:	fa02 f303 	lsl.w	r3, r2, r3
 8001698:	69ba      	ldr	r2, [r7, #24]
 800169a:	4313      	orrs	r3, r2
 800169c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	69ba      	ldr	r2, [r7, #24]
 80016a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80016a4:	683b      	ldr	r3, [r7, #0]
 80016a6:	685b      	ldr	r3, [r3, #4]
 80016a8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	f000 80a2 	beq.w	80017f6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016b2:	2300      	movs	r3, #0
 80016b4:	60fb      	str	r3, [r7, #12]
 80016b6:	4b57      	ldr	r3, [pc, #348]	; (8001814 <HAL_GPIO_Init+0x2e8>)
 80016b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016ba:	4a56      	ldr	r2, [pc, #344]	; (8001814 <HAL_GPIO_Init+0x2e8>)
 80016bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016c0:	6453      	str	r3, [r2, #68]	; 0x44
 80016c2:	4b54      	ldr	r3, [pc, #336]	; (8001814 <HAL_GPIO_Init+0x2e8>)
 80016c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016ca:	60fb      	str	r3, [r7, #12]
 80016cc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80016ce:	4a52      	ldr	r2, [pc, #328]	; (8001818 <HAL_GPIO_Init+0x2ec>)
 80016d0:	69fb      	ldr	r3, [r7, #28]
 80016d2:	089b      	lsrs	r3, r3, #2
 80016d4:	3302      	adds	r3, #2
 80016d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016da:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80016dc:	69fb      	ldr	r3, [r7, #28]
 80016de:	f003 0303 	and.w	r3, r3, #3
 80016e2:	009b      	lsls	r3, r3, #2
 80016e4:	220f      	movs	r2, #15
 80016e6:	fa02 f303 	lsl.w	r3, r2, r3
 80016ea:	43db      	mvns	r3, r3
 80016ec:	69ba      	ldr	r2, [r7, #24]
 80016ee:	4013      	ands	r3, r2
 80016f0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	4a49      	ldr	r2, [pc, #292]	; (800181c <HAL_GPIO_Init+0x2f0>)
 80016f6:	4293      	cmp	r3, r2
 80016f8:	d019      	beq.n	800172e <HAL_GPIO_Init+0x202>
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	4a48      	ldr	r2, [pc, #288]	; (8001820 <HAL_GPIO_Init+0x2f4>)
 80016fe:	4293      	cmp	r3, r2
 8001700:	d013      	beq.n	800172a <HAL_GPIO_Init+0x1fe>
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	4a47      	ldr	r2, [pc, #284]	; (8001824 <HAL_GPIO_Init+0x2f8>)
 8001706:	4293      	cmp	r3, r2
 8001708:	d00d      	beq.n	8001726 <HAL_GPIO_Init+0x1fa>
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	4a46      	ldr	r2, [pc, #280]	; (8001828 <HAL_GPIO_Init+0x2fc>)
 800170e:	4293      	cmp	r3, r2
 8001710:	d007      	beq.n	8001722 <HAL_GPIO_Init+0x1f6>
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	4a45      	ldr	r2, [pc, #276]	; (800182c <HAL_GPIO_Init+0x300>)
 8001716:	4293      	cmp	r3, r2
 8001718:	d101      	bne.n	800171e <HAL_GPIO_Init+0x1f2>
 800171a:	2304      	movs	r3, #4
 800171c:	e008      	b.n	8001730 <HAL_GPIO_Init+0x204>
 800171e:	2307      	movs	r3, #7
 8001720:	e006      	b.n	8001730 <HAL_GPIO_Init+0x204>
 8001722:	2303      	movs	r3, #3
 8001724:	e004      	b.n	8001730 <HAL_GPIO_Init+0x204>
 8001726:	2302      	movs	r3, #2
 8001728:	e002      	b.n	8001730 <HAL_GPIO_Init+0x204>
 800172a:	2301      	movs	r3, #1
 800172c:	e000      	b.n	8001730 <HAL_GPIO_Init+0x204>
 800172e:	2300      	movs	r3, #0
 8001730:	69fa      	ldr	r2, [r7, #28]
 8001732:	f002 0203 	and.w	r2, r2, #3
 8001736:	0092      	lsls	r2, r2, #2
 8001738:	4093      	lsls	r3, r2
 800173a:	69ba      	ldr	r2, [r7, #24]
 800173c:	4313      	orrs	r3, r2
 800173e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001740:	4935      	ldr	r1, [pc, #212]	; (8001818 <HAL_GPIO_Init+0x2ec>)
 8001742:	69fb      	ldr	r3, [r7, #28]
 8001744:	089b      	lsrs	r3, r3, #2
 8001746:	3302      	adds	r3, #2
 8001748:	69ba      	ldr	r2, [r7, #24]
 800174a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800174e:	4b38      	ldr	r3, [pc, #224]	; (8001830 <HAL_GPIO_Init+0x304>)
 8001750:	689b      	ldr	r3, [r3, #8]
 8001752:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001754:	693b      	ldr	r3, [r7, #16]
 8001756:	43db      	mvns	r3, r3
 8001758:	69ba      	ldr	r2, [r7, #24]
 800175a:	4013      	ands	r3, r2
 800175c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	685b      	ldr	r3, [r3, #4]
 8001762:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001766:	2b00      	cmp	r3, #0
 8001768:	d003      	beq.n	8001772 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800176a:	69ba      	ldr	r2, [r7, #24]
 800176c:	693b      	ldr	r3, [r7, #16]
 800176e:	4313      	orrs	r3, r2
 8001770:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001772:	4a2f      	ldr	r2, [pc, #188]	; (8001830 <HAL_GPIO_Init+0x304>)
 8001774:	69bb      	ldr	r3, [r7, #24]
 8001776:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001778:	4b2d      	ldr	r3, [pc, #180]	; (8001830 <HAL_GPIO_Init+0x304>)
 800177a:	68db      	ldr	r3, [r3, #12]
 800177c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800177e:	693b      	ldr	r3, [r7, #16]
 8001780:	43db      	mvns	r3, r3
 8001782:	69ba      	ldr	r2, [r7, #24]
 8001784:	4013      	ands	r3, r2
 8001786:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001790:	2b00      	cmp	r3, #0
 8001792:	d003      	beq.n	800179c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001794:	69ba      	ldr	r2, [r7, #24]
 8001796:	693b      	ldr	r3, [r7, #16]
 8001798:	4313      	orrs	r3, r2
 800179a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800179c:	4a24      	ldr	r2, [pc, #144]	; (8001830 <HAL_GPIO_Init+0x304>)
 800179e:	69bb      	ldr	r3, [r7, #24]
 80017a0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80017a2:	4b23      	ldr	r3, [pc, #140]	; (8001830 <HAL_GPIO_Init+0x304>)
 80017a4:	685b      	ldr	r3, [r3, #4]
 80017a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017a8:	693b      	ldr	r3, [r7, #16]
 80017aa:	43db      	mvns	r3, r3
 80017ac:	69ba      	ldr	r2, [r7, #24]
 80017ae:	4013      	ands	r3, r2
 80017b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	685b      	ldr	r3, [r3, #4]
 80017b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d003      	beq.n	80017c6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80017be:	69ba      	ldr	r2, [r7, #24]
 80017c0:	693b      	ldr	r3, [r7, #16]
 80017c2:	4313      	orrs	r3, r2
 80017c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80017c6:	4a1a      	ldr	r2, [pc, #104]	; (8001830 <HAL_GPIO_Init+0x304>)
 80017c8:	69bb      	ldr	r3, [r7, #24]
 80017ca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80017cc:	4b18      	ldr	r3, [pc, #96]	; (8001830 <HAL_GPIO_Init+0x304>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017d2:	693b      	ldr	r3, [r7, #16]
 80017d4:	43db      	mvns	r3, r3
 80017d6:	69ba      	ldr	r2, [r7, #24]
 80017d8:	4013      	ands	r3, r2
 80017da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	685b      	ldr	r3, [r3, #4]
 80017e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d003      	beq.n	80017f0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80017e8:	69ba      	ldr	r2, [r7, #24]
 80017ea:	693b      	ldr	r3, [r7, #16]
 80017ec:	4313      	orrs	r3, r2
 80017ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80017f0:	4a0f      	ldr	r2, [pc, #60]	; (8001830 <HAL_GPIO_Init+0x304>)
 80017f2:	69bb      	ldr	r3, [r7, #24]
 80017f4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80017f6:	69fb      	ldr	r3, [r7, #28]
 80017f8:	3301      	adds	r3, #1
 80017fa:	61fb      	str	r3, [r7, #28]
 80017fc:	69fb      	ldr	r3, [r7, #28]
 80017fe:	2b0f      	cmp	r3, #15
 8001800:	f67f aea2 	bls.w	8001548 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001804:	bf00      	nop
 8001806:	bf00      	nop
 8001808:	3724      	adds	r7, #36	; 0x24
 800180a:	46bd      	mov	sp, r7
 800180c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001810:	4770      	bx	lr
 8001812:	bf00      	nop
 8001814:	40023800 	.word	0x40023800
 8001818:	40013800 	.word	0x40013800
 800181c:	40020000 	.word	0x40020000
 8001820:	40020400 	.word	0x40020400
 8001824:	40020800 	.word	0x40020800
 8001828:	40020c00 	.word	0x40020c00
 800182c:	40021000 	.word	0x40021000
 8001830:	40013c00 	.word	0x40013c00

08001834 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001834:	b480      	push	{r7}
 8001836:	b083      	sub	sp, #12
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
 800183c:	460b      	mov	r3, r1
 800183e:	807b      	strh	r3, [r7, #2]
 8001840:	4613      	mov	r3, r2
 8001842:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001844:	787b      	ldrb	r3, [r7, #1]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d003      	beq.n	8001852 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800184a:	887a      	ldrh	r2, [r7, #2]
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001850:	e003      	b.n	800185a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001852:	887b      	ldrh	r3, [r7, #2]
 8001854:	041a      	lsls	r2, r3, #16
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	619a      	str	r2, [r3, #24]
}
 800185a:	bf00      	nop
 800185c:	370c      	adds	r7, #12
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr

08001866 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001866:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001868:	b08f      	sub	sp, #60	; 0x3c
 800186a:	af0a      	add	r7, sp, #40	; 0x28
 800186c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d101      	bne.n	8001878 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001874:	2301      	movs	r3, #1
 8001876:	e10f      	b.n	8001a98 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8001884:	b2db      	uxtb	r3, r3
 8001886:	2b00      	cmp	r3, #0
 8001888:	d106      	bne.n	8001898 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	2200      	movs	r2, #0
 800188e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001892:	6878      	ldr	r0, [r7, #4]
 8001894:	f7ff fb7a 	bl	8000f8c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	2203      	movs	r2, #3
 800189c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80018a0:	68bb      	ldr	r3, [r7, #8]
 80018a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80018a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d102      	bne.n	80018b2 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2200      	movs	r2, #0
 80018b0:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	4618      	mov	r0, r3
 80018b8:	f000 fdb7 	bl	800242a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	603b      	str	r3, [r7, #0]
 80018c2:	687e      	ldr	r6, [r7, #4]
 80018c4:	466d      	mov	r5, sp
 80018c6:	f106 0410 	add.w	r4, r6, #16
 80018ca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018cc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80018ce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018d0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80018d2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80018d6:	e885 0003 	stmia.w	r5, {r0, r1}
 80018da:	1d33      	adds	r3, r6, #4
 80018dc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018de:	6838      	ldr	r0, [r7, #0]
 80018e0:	f000 fd42 	bl	8002368 <USB_CoreInit>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d005      	beq.n	80018f6 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	2202      	movs	r2, #2
 80018ee:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80018f2:	2301      	movs	r3, #1
 80018f4:	e0d0      	b.n	8001a98 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	2100      	movs	r1, #0
 80018fc:	4618      	mov	r0, r3
 80018fe:	f000 fda5 	bl	800244c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001902:	2300      	movs	r3, #0
 8001904:	73fb      	strb	r3, [r7, #15]
 8001906:	e04a      	b.n	800199e <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001908:	7bfa      	ldrb	r2, [r7, #15]
 800190a:	6879      	ldr	r1, [r7, #4]
 800190c:	4613      	mov	r3, r2
 800190e:	00db      	lsls	r3, r3, #3
 8001910:	4413      	add	r3, r2
 8001912:	009b      	lsls	r3, r3, #2
 8001914:	440b      	add	r3, r1
 8001916:	333d      	adds	r3, #61	; 0x3d
 8001918:	2201      	movs	r2, #1
 800191a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800191c:	7bfa      	ldrb	r2, [r7, #15]
 800191e:	6879      	ldr	r1, [r7, #4]
 8001920:	4613      	mov	r3, r2
 8001922:	00db      	lsls	r3, r3, #3
 8001924:	4413      	add	r3, r2
 8001926:	009b      	lsls	r3, r3, #2
 8001928:	440b      	add	r3, r1
 800192a:	333c      	adds	r3, #60	; 0x3c
 800192c:	7bfa      	ldrb	r2, [r7, #15]
 800192e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001930:	7bfa      	ldrb	r2, [r7, #15]
 8001932:	7bfb      	ldrb	r3, [r7, #15]
 8001934:	b298      	uxth	r0, r3
 8001936:	6879      	ldr	r1, [r7, #4]
 8001938:	4613      	mov	r3, r2
 800193a:	00db      	lsls	r3, r3, #3
 800193c:	4413      	add	r3, r2
 800193e:	009b      	lsls	r3, r3, #2
 8001940:	440b      	add	r3, r1
 8001942:	3344      	adds	r3, #68	; 0x44
 8001944:	4602      	mov	r2, r0
 8001946:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001948:	7bfa      	ldrb	r2, [r7, #15]
 800194a:	6879      	ldr	r1, [r7, #4]
 800194c:	4613      	mov	r3, r2
 800194e:	00db      	lsls	r3, r3, #3
 8001950:	4413      	add	r3, r2
 8001952:	009b      	lsls	r3, r3, #2
 8001954:	440b      	add	r3, r1
 8001956:	3340      	adds	r3, #64	; 0x40
 8001958:	2200      	movs	r2, #0
 800195a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800195c:	7bfa      	ldrb	r2, [r7, #15]
 800195e:	6879      	ldr	r1, [r7, #4]
 8001960:	4613      	mov	r3, r2
 8001962:	00db      	lsls	r3, r3, #3
 8001964:	4413      	add	r3, r2
 8001966:	009b      	lsls	r3, r3, #2
 8001968:	440b      	add	r3, r1
 800196a:	3348      	adds	r3, #72	; 0x48
 800196c:	2200      	movs	r2, #0
 800196e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001970:	7bfa      	ldrb	r2, [r7, #15]
 8001972:	6879      	ldr	r1, [r7, #4]
 8001974:	4613      	mov	r3, r2
 8001976:	00db      	lsls	r3, r3, #3
 8001978:	4413      	add	r3, r2
 800197a:	009b      	lsls	r3, r3, #2
 800197c:	440b      	add	r3, r1
 800197e:	334c      	adds	r3, #76	; 0x4c
 8001980:	2200      	movs	r2, #0
 8001982:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001984:	7bfa      	ldrb	r2, [r7, #15]
 8001986:	6879      	ldr	r1, [r7, #4]
 8001988:	4613      	mov	r3, r2
 800198a:	00db      	lsls	r3, r3, #3
 800198c:	4413      	add	r3, r2
 800198e:	009b      	lsls	r3, r3, #2
 8001990:	440b      	add	r3, r1
 8001992:	3354      	adds	r3, #84	; 0x54
 8001994:	2200      	movs	r2, #0
 8001996:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001998:	7bfb      	ldrb	r3, [r7, #15]
 800199a:	3301      	adds	r3, #1
 800199c:	73fb      	strb	r3, [r7, #15]
 800199e:	7bfa      	ldrb	r2, [r7, #15]
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	429a      	cmp	r2, r3
 80019a6:	d3af      	bcc.n	8001908 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80019a8:	2300      	movs	r3, #0
 80019aa:	73fb      	strb	r3, [r7, #15]
 80019ac:	e044      	b.n	8001a38 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80019ae:	7bfa      	ldrb	r2, [r7, #15]
 80019b0:	6879      	ldr	r1, [r7, #4]
 80019b2:	4613      	mov	r3, r2
 80019b4:	00db      	lsls	r3, r3, #3
 80019b6:	4413      	add	r3, r2
 80019b8:	009b      	lsls	r3, r3, #2
 80019ba:	440b      	add	r3, r1
 80019bc:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80019c0:	2200      	movs	r2, #0
 80019c2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80019c4:	7bfa      	ldrb	r2, [r7, #15]
 80019c6:	6879      	ldr	r1, [r7, #4]
 80019c8:	4613      	mov	r3, r2
 80019ca:	00db      	lsls	r3, r3, #3
 80019cc:	4413      	add	r3, r2
 80019ce:	009b      	lsls	r3, r3, #2
 80019d0:	440b      	add	r3, r1
 80019d2:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80019d6:	7bfa      	ldrb	r2, [r7, #15]
 80019d8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80019da:	7bfa      	ldrb	r2, [r7, #15]
 80019dc:	6879      	ldr	r1, [r7, #4]
 80019de:	4613      	mov	r3, r2
 80019e0:	00db      	lsls	r3, r3, #3
 80019e2:	4413      	add	r3, r2
 80019e4:	009b      	lsls	r3, r3, #2
 80019e6:	440b      	add	r3, r1
 80019e8:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80019ec:	2200      	movs	r2, #0
 80019ee:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80019f0:	7bfa      	ldrb	r2, [r7, #15]
 80019f2:	6879      	ldr	r1, [r7, #4]
 80019f4:	4613      	mov	r3, r2
 80019f6:	00db      	lsls	r3, r3, #3
 80019f8:	4413      	add	r3, r2
 80019fa:	009b      	lsls	r3, r3, #2
 80019fc:	440b      	add	r3, r1
 80019fe:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8001a02:	2200      	movs	r2, #0
 8001a04:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001a06:	7bfa      	ldrb	r2, [r7, #15]
 8001a08:	6879      	ldr	r1, [r7, #4]
 8001a0a:	4613      	mov	r3, r2
 8001a0c:	00db      	lsls	r3, r3, #3
 8001a0e:	4413      	add	r3, r2
 8001a10:	009b      	lsls	r3, r3, #2
 8001a12:	440b      	add	r3, r1
 8001a14:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8001a18:	2200      	movs	r2, #0
 8001a1a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001a1c:	7bfa      	ldrb	r2, [r7, #15]
 8001a1e:	6879      	ldr	r1, [r7, #4]
 8001a20:	4613      	mov	r3, r2
 8001a22:	00db      	lsls	r3, r3, #3
 8001a24:	4413      	add	r3, r2
 8001a26:	009b      	lsls	r3, r3, #2
 8001a28:	440b      	add	r3, r1
 8001a2a:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8001a2e:	2200      	movs	r2, #0
 8001a30:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a32:	7bfb      	ldrb	r3, [r7, #15]
 8001a34:	3301      	adds	r3, #1
 8001a36:	73fb      	strb	r3, [r7, #15]
 8001a38:	7bfa      	ldrb	r2, [r7, #15]
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	685b      	ldr	r3, [r3, #4]
 8001a3e:	429a      	cmp	r2, r3
 8001a40:	d3b5      	bcc.n	80019ae <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	603b      	str	r3, [r7, #0]
 8001a48:	687e      	ldr	r6, [r7, #4]
 8001a4a:	466d      	mov	r5, sp
 8001a4c:	f106 0410 	add.w	r4, r6, #16
 8001a50:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a52:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a54:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a56:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a58:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001a5c:	e885 0003 	stmia.w	r5, {r0, r1}
 8001a60:	1d33      	adds	r3, r6, #4
 8001a62:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a64:	6838      	ldr	r0, [r7, #0]
 8001a66:	f000 fd3d 	bl	80024e4 <USB_DevInit>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d005      	beq.n	8001a7c <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	2202      	movs	r2, #2
 8001a74:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8001a78:	2301      	movs	r3, #1
 8001a7a:	e00d      	b.n	8001a98 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	2200      	movs	r2, #0
 8001a80:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	2201      	movs	r2, #1
 8001a88:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4618      	mov	r0, r3
 8001a92:	f000 ff08 	bl	80028a6 <USB_DevDisconnect>

  return HAL_OK;
 8001a96:	2300      	movs	r3, #0
}
 8001a98:	4618      	mov	r0, r3
 8001a9a:	3714      	adds	r7, #20
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001aa0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b086      	sub	sp, #24
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d101      	bne.n	8001ab2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	e267      	b.n	8001f82 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f003 0301 	and.w	r3, r3, #1
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d075      	beq.n	8001baa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001abe:	4b88      	ldr	r3, [pc, #544]	; (8001ce0 <HAL_RCC_OscConfig+0x240>)
 8001ac0:	689b      	ldr	r3, [r3, #8]
 8001ac2:	f003 030c 	and.w	r3, r3, #12
 8001ac6:	2b04      	cmp	r3, #4
 8001ac8:	d00c      	beq.n	8001ae4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001aca:	4b85      	ldr	r3, [pc, #532]	; (8001ce0 <HAL_RCC_OscConfig+0x240>)
 8001acc:	689b      	ldr	r3, [r3, #8]
 8001ace:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001ad2:	2b08      	cmp	r3, #8
 8001ad4:	d112      	bne.n	8001afc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001ad6:	4b82      	ldr	r3, [pc, #520]	; (8001ce0 <HAL_RCC_OscConfig+0x240>)
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ade:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001ae2:	d10b      	bne.n	8001afc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ae4:	4b7e      	ldr	r3, [pc, #504]	; (8001ce0 <HAL_RCC_OscConfig+0x240>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d05b      	beq.n	8001ba8 <HAL_RCC_OscConfig+0x108>
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	685b      	ldr	r3, [r3, #4]
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d157      	bne.n	8001ba8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001af8:	2301      	movs	r3, #1
 8001afa:	e242      	b.n	8001f82 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b04:	d106      	bne.n	8001b14 <HAL_RCC_OscConfig+0x74>
 8001b06:	4b76      	ldr	r3, [pc, #472]	; (8001ce0 <HAL_RCC_OscConfig+0x240>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	4a75      	ldr	r2, [pc, #468]	; (8001ce0 <HAL_RCC_OscConfig+0x240>)
 8001b0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b10:	6013      	str	r3, [r2, #0]
 8001b12:	e01d      	b.n	8001b50 <HAL_RCC_OscConfig+0xb0>
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	685b      	ldr	r3, [r3, #4]
 8001b18:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b1c:	d10c      	bne.n	8001b38 <HAL_RCC_OscConfig+0x98>
 8001b1e:	4b70      	ldr	r3, [pc, #448]	; (8001ce0 <HAL_RCC_OscConfig+0x240>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4a6f      	ldr	r2, [pc, #444]	; (8001ce0 <HAL_RCC_OscConfig+0x240>)
 8001b24:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b28:	6013      	str	r3, [r2, #0]
 8001b2a:	4b6d      	ldr	r3, [pc, #436]	; (8001ce0 <HAL_RCC_OscConfig+0x240>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	4a6c      	ldr	r2, [pc, #432]	; (8001ce0 <HAL_RCC_OscConfig+0x240>)
 8001b30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b34:	6013      	str	r3, [r2, #0]
 8001b36:	e00b      	b.n	8001b50 <HAL_RCC_OscConfig+0xb0>
 8001b38:	4b69      	ldr	r3, [pc, #420]	; (8001ce0 <HAL_RCC_OscConfig+0x240>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4a68      	ldr	r2, [pc, #416]	; (8001ce0 <HAL_RCC_OscConfig+0x240>)
 8001b3e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b42:	6013      	str	r3, [r2, #0]
 8001b44:	4b66      	ldr	r3, [pc, #408]	; (8001ce0 <HAL_RCC_OscConfig+0x240>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a65      	ldr	r2, [pc, #404]	; (8001ce0 <HAL_RCC_OscConfig+0x240>)
 8001b4a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b4e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d013      	beq.n	8001b80 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b58:	f7ff fba6 	bl	80012a8 <HAL_GetTick>
 8001b5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b5e:	e008      	b.n	8001b72 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b60:	f7ff fba2 	bl	80012a8 <HAL_GetTick>
 8001b64:	4602      	mov	r2, r0
 8001b66:	693b      	ldr	r3, [r7, #16]
 8001b68:	1ad3      	subs	r3, r2, r3
 8001b6a:	2b64      	cmp	r3, #100	; 0x64
 8001b6c:	d901      	bls.n	8001b72 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001b6e:	2303      	movs	r3, #3
 8001b70:	e207      	b.n	8001f82 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b72:	4b5b      	ldr	r3, [pc, #364]	; (8001ce0 <HAL_RCC_OscConfig+0x240>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d0f0      	beq.n	8001b60 <HAL_RCC_OscConfig+0xc0>
 8001b7e:	e014      	b.n	8001baa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b80:	f7ff fb92 	bl	80012a8 <HAL_GetTick>
 8001b84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b86:	e008      	b.n	8001b9a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b88:	f7ff fb8e 	bl	80012a8 <HAL_GetTick>
 8001b8c:	4602      	mov	r2, r0
 8001b8e:	693b      	ldr	r3, [r7, #16]
 8001b90:	1ad3      	subs	r3, r2, r3
 8001b92:	2b64      	cmp	r3, #100	; 0x64
 8001b94:	d901      	bls.n	8001b9a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001b96:	2303      	movs	r3, #3
 8001b98:	e1f3      	b.n	8001f82 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b9a:	4b51      	ldr	r3, [pc, #324]	; (8001ce0 <HAL_RCC_OscConfig+0x240>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d1f0      	bne.n	8001b88 <HAL_RCC_OscConfig+0xe8>
 8001ba6:	e000      	b.n	8001baa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ba8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f003 0302 	and.w	r3, r3, #2
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d063      	beq.n	8001c7e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001bb6:	4b4a      	ldr	r3, [pc, #296]	; (8001ce0 <HAL_RCC_OscConfig+0x240>)
 8001bb8:	689b      	ldr	r3, [r3, #8]
 8001bba:	f003 030c 	and.w	r3, r3, #12
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d00b      	beq.n	8001bda <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001bc2:	4b47      	ldr	r3, [pc, #284]	; (8001ce0 <HAL_RCC_OscConfig+0x240>)
 8001bc4:	689b      	ldr	r3, [r3, #8]
 8001bc6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001bca:	2b08      	cmp	r3, #8
 8001bcc:	d11c      	bne.n	8001c08 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001bce:	4b44      	ldr	r3, [pc, #272]	; (8001ce0 <HAL_RCC_OscConfig+0x240>)
 8001bd0:	685b      	ldr	r3, [r3, #4]
 8001bd2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d116      	bne.n	8001c08 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001bda:	4b41      	ldr	r3, [pc, #260]	; (8001ce0 <HAL_RCC_OscConfig+0x240>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f003 0302 	and.w	r3, r3, #2
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d005      	beq.n	8001bf2 <HAL_RCC_OscConfig+0x152>
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	68db      	ldr	r3, [r3, #12]
 8001bea:	2b01      	cmp	r3, #1
 8001bec:	d001      	beq.n	8001bf2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001bee:	2301      	movs	r3, #1
 8001bf0:	e1c7      	b.n	8001f82 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bf2:	4b3b      	ldr	r3, [pc, #236]	; (8001ce0 <HAL_RCC_OscConfig+0x240>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	691b      	ldr	r3, [r3, #16]
 8001bfe:	00db      	lsls	r3, r3, #3
 8001c00:	4937      	ldr	r1, [pc, #220]	; (8001ce0 <HAL_RCC_OscConfig+0x240>)
 8001c02:	4313      	orrs	r3, r2
 8001c04:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c06:	e03a      	b.n	8001c7e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	68db      	ldr	r3, [r3, #12]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d020      	beq.n	8001c52 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c10:	4b34      	ldr	r3, [pc, #208]	; (8001ce4 <HAL_RCC_OscConfig+0x244>)
 8001c12:	2201      	movs	r2, #1
 8001c14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c16:	f7ff fb47 	bl	80012a8 <HAL_GetTick>
 8001c1a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c1c:	e008      	b.n	8001c30 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c1e:	f7ff fb43 	bl	80012a8 <HAL_GetTick>
 8001c22:	4602      	mov	r2, r0
 8001c24:	693b      	ldr	r3, [r7, #16]
 8001c26:	1ad3      	subs	r3, r2, r3
 8001c28:	2b02      	cmp	r3, #2
 8001c2a:	d901      	bls.n	8001c30 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001c2c:	2303      	movs	r3, #3
 8001c2e:	e1a8      	b.n	8001f82 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c30:	4b2b      	ldr	r3, [pc, #172]	; (8001ce0 <HAL_RCC_OscConfig+0x240>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f003 0302 	and.w	r3, r3, #2
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d0f0      	beq.n	8001c1e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c3c:	4b28      	ldr	r3, [pc, #160]	; (8001ce0 <HAL_RCC_OscConfig+0x240>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	691b      	ldr	r3, [r3, #16]
 8001c48:	00db      	lsls	r3, r3, #3
 8001c4a:	4925      	ldr	r1, [pc, #148]	; (8001ce0 <HAL_RCC_OscConfig+0x240>)
 8001c4c:	4313      	orrs	r3, r2
 8001c4e:	600b      	str	r3, [r1, #0]
 8001c50:	e015      	b.n	8001c7e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c52:	4b24      	ldr	r3, [pc, #144]	; (8001ce4 <HAL_RCC_OscConfig+0x244>)
 8001c54:	2200      	movs	r2, #0
 8001c56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c58:	f7ff fb26 	bl	80012a8 <HAL_GetTick>
 8001c5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c5e:	e008      	b.n	8001c72 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c60:	f7ff fb22 	bl	80012a8 <HAL_GetTick>
 8001c64:	4602      	mov	r2, r0
 8001c66:	693b      	ldr	r3, [r7, #16]
 8001c68:	1ad3      	subs	r3, r2, r3
 8001c6a:	2b02      	cmp	r3, #2
 8001c6c:	d901      	bls.n	8001c72 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001c6e:	2303      	movs	r3, #3
 8001c70:	e187      	b.n	8001f82 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c72:	4b1b      	ldr	r3, [pc, #108]	; (8001ce0 <HAL_RCC_OscConfig+0x240>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f003 0302 	and.w	r3, r3, #2
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d1f0      	bne.n	8001c60 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f003 0308 	and.w	r3, r3, #8
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d036      	beq.n	8001cf8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	695b      	ldr	r3, [r3, #20]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d016      	beq.n	8001cc0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c92:	4b15      	ldr	r3, [pc, #84]	; (8001ce8 <HAL_RCC_OscConfig+0x248>)
 8001c94:	2201      	movs	r2, #1
 8001c96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c98:	f7ff fb06 	bl	80012a8 <HAL_GetTick>
 8001c9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c9e:	e008      	b.n	8001cb2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ca0:	f7ff fb02 	bl	80012a8 <HAL_GetTick>
 8001ca4:	4602      	mov	r2, r0
 8001ca6:	693b      	ldr	r3, [r7, #16]
 8001ca8:	1ad3      	subs	r3, r2, r3
 8001caa:	2b02      	cmp	r3, #2
 8001cac:	d901      	bls.n	8001cb2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001cae:	2303      	movs	r3, #3
 8001cb0:	e167      	b.n	8001f82 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001cb2:	4b0b      	ldr	r3, [pc, #44]	; (8001ce0 <HAL_RCC_OscConfig+0x240>)
 8001cb4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001cb6:	f003 0302 	and.w	r3, r3, #2
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d0f0      	beq.n	8001ca0 <HAL_RCC_OscConfig+0x200>
 8001cbe:	e01b      	b.n	8001cf8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001cc0:	4b09      	ldr	r3, [pc, #36]	; (8001ce8 <HAL_RCC_OscConfig+0x248>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cc6:	f7ff faef 	bl	80012a8 <HAL_GetTick>
 8001cca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ccc:	e00e      	b.n	8001cec <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001cce:	f7ff faeb 	bl	80012a8 <HAL_GetTick>
 8001cd2:	4602      	mov	r2, r0
 8001cd4:	693b      	ldr	r3, [r7, #16]
 8001cd6:	1ad3      	subs	r3, r2, r3
 8001cd8:	2b02      	cmp	r3, #2
 8001cda:	d907      	bls.n	8001cec <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001cdc:	2303      	movs	r3, #3
 8001cde:	e150      	b.n	8001f82 <HAL_RCC_OscConfig+0x4e2>
 8001ce0:	40023800 	.word	0x40023800
 8001ce4:	42470000 	.word	0x42470000
 8001ce8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001cec:	4b88      	ldr	r3, [pc, #544]	; (8001f10 <HAL_RCC_OscConfig+0x470>)
 8001cee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001cf0:	f003 0302 	and.w	r3, r3, #2
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d1ea      	bne.n	8001cce <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f003 0304 	and.w	r3, r3, #4
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	f000 8097 	beq.w	8001e34 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d06:	2300      	movs	r3, #0
 8001d08:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d0a:	4b81      	ldr	r3, [pc, #516]	; (8001f10 <HAL_RCC_OscConfig+0x470>)
 8001d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d10f      	bne.n	8001d36 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d16:	2300      	movs	r3, #0
 8001d18:	60bb      	str	r3, [r7, #8]
 8001d1a:	4b7d      	ldr	r3, [pc, #500]	; (8001f10 <HAL_RCC_OscConfig+0x470>)
 8001d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d1e:	4a7c      	ldr	r2, [pc, #496]	; (8001f10 <HAL_RCC_OscConfig+0x470>)
 8001d20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d24:	6413      	str	r3, [r2, #64]	; 0x40
 8001d26:	4b7a      	ldr	r3, [pc, #488]	; (8001f10 <HAL_RCC_OscConfig+0x470>)
 8001d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d2e:	60bb      	str	r3, [r7, #8]
 8001d30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d32:	2301      	movs	r3, #1
 8001d34:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d36:	4b77      	ldr	r3, [pc, #476]	; (8001f14 <HAL_RCC_OscConfig+0x474>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d118      	bne.n	8001d74 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d42:	4b74      	ldr	r3, [pc, #464]	; (8001f14 <HAL_RCC_OscConfig+0x474>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4a73      	ldr	r2, [pc, #460]	; (8001f14 <HAL_RCC_OscConfig+0x474>)
 8001d48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d4e:	f7ff faab 	bl	80012a8 <HAL_GetTick>
 8001d52:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d54:	e008      	b.n	8001d68 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d56:	f7ff faa7 	bl	80012a8 <HAL_GetTick>
 8001d5a:	4602      	mov	r2, r0
 8001d5c:	693b      	ldr	r3, [r7, #16]
 8001d5e:	1ad3      	subs	r3, r2, r3
 8001d60:	2b02      	cmp	r3, #2
 8001d62:	d901      	bls.n	8001d68 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001d64:	2303      	movs	r3, #3
 8001d66:	e10c      	b.n	8001f82 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d68:	4b6a      	ldr	r3, [pc, #424]	; (8001f14 <HAL_RCC_OscConfig+0x474>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d0f0      	beq.n	8001d56 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	689b      	ldr	r3, [r3, #8]
 8001d78:	2b01      	cmp	r3, #1
 8001d7a:	d106      	bne.n	8001d8a <HAL_RCC_OscConfig+0x2ea>
 8001d7c:	4b64      	ldr	r3, [pc, #400]	; (8001f10 <HAL_RCC_OscConfig+0x470>)
 8001d7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d80:	4a63      	ldr	r2, [pc, #396]	; (8001f10 <HAL_RCC_OscConfig+0x470>)
 8001d82:	f043 0301 	orr.w	r3, r3, #1
 8001d86:	6713      	str	r3, [r2, #112]	; 0x70
 8001d88:	e01c      	b.n	8001dc4 <HAL_RCC_OscConfig+0x324>
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	689b      	ldr	r3, [r3, #8]
 8001d8e:	2b05      	cmp	r3, #5
 8001d90:	d10c      	bne.n	8001dac <HAL_RCC_OscConfig+0x30c>
 8001d92:	4b5f      	ldr	r3, [pc, #380]	; (8001f10 <HAL_RCC_OscConfig+0x470>)
 8001d94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d96:	4a5e      	ldr	r2, [pc, #376]	; (8001f10 <HAL_RCC_OscConfig+0x470>)
 8001d98:	f043 0304 	orr.w	r3, r3, #4
 8001d9c:	6713      	str	r3, [r2, #112]	; 0x70
 8001d9e:	4b5c      	ldr	r3, [pc, #368]	; (8001f10 <HAL_RCC_OscConfig+0x470>)
 8001da0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001da2:	4a5b      	ldr	r2, [pc, #364]	; (8001f10 <HAL_RCC_OscConfig+0x470>)
 8001da4:	f043 0301 	orr.w	r3, r3, #1
 8001da8:	6713      	str	r3, [r2, #112]	; 0x70
 8001daa:	e00b      	b.n	8001dc4 <HAL_RCC_OscConfig+0x324>
 8001dac:	4b58      	ldr	r3, [pc, #352]	; (8001f10 <HAL_RCC_OscConfig+0x470>)
 8001dae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001db0:	4a57      	ldr	r2, [pc, #348]	; (8001f10 <HAL_RCC_OscConfig+0x470>)
 8001db2:	f023 0301 	bic.w	r3, r3, #1
 8001db6:	6713      	str	r3, [r2, #112]	; 0x70
 8001db8:	4b55      	ldr	r3, [pc, #340]	; (8001f10 <HAL_RCC_OscConfig+0x470>)
 8001dba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001dbc:	4a54      	ldr	r2, [pc, #336]	; (8001f10 <HAL_RCC_OscConfig+0x470>)
 8001dbe:	f023 0304 	bic.w	r3, r3, #4
 8001dc2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	689b      	ldr	r3, [r3, #8]
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d015      	beq.n	8001df8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001dcc:	f7ff fa6c 	bl	80012a8 <HAL_GetTick>
 8001dd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001dd2:	e00a      	b.n	8001dea <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001dd4:	f7ff fa68 	bl	80012a8 <HAL_GetTick>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	693b      	ldr	r3, [r7, #16]
 8001ddc:	1ad3      	subs	r3, r2, r3
 8001dde:	f241 3288 	movw	r2, #5000	; 0x1388
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d901      	bls.n	8001dea <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001de6:	2303      	movs	r3, #3
 8001de8:	e0cb      	b.n	8001f82 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001dea:	4b49      	ldr	r3, [pc, #292]	; (8001f10 <HAL_RCC_OscConfig+0x470>)
 8001dec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001dee:	f003 0302 	and.w	r3, r3, #2
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d0ee      	beq.n	8001dd4 <HAL_RCC_OscConfig+0x334>
 8001df6:	e014      	b.n	8001e22 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001df8:	f7ff fa56 	bl	80012a8 <HAL_GetTick>
 8001dfc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001dfe:	e00a      	b.n	8001e16 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e00:	f7ff fa52 	bl	80012a8 <HAL_GetTick>
 8001e04:	4602      	mov	r2, r0
 8001e06:	693b      	ldr	r3, [r7, #16]
 8001e08:	1ad3      	subs	r3, r2, r3
 8001e0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d901      	bls.n	8001e16 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001e12:	2303      	movs	r3, #3
 8001e14:	e0b5      	b.n	8001f82 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e16:	4b3e      	ldr	r3, [pc, #248]	; (8001f10 <HAL_RCC_OscConfig+0x470>)
 8001e18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e1a:	f003 0302 	and.w	r3, r3, #2
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d1ee      	bne.n	8001e00 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001e22:	7dfb      	ldrb	r3, [r7, #23]
 8001e24:	2b01      	cmp	r3, #1
 8001e26:	d105      	bne.n	8001e34 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e28:	4b39      	ldr	r3, [pc, #228]	; (8001f10 <HAL_RCC_OscConfig+0x470>)
 8001e2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e2c:	4a38      	ldr	r2, [pc, #224]	; (8001f10 <HAL_RCC_OscConfig+0x470>)
 8001e2e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e32:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	699b      	ldr	r3, [r3, #24]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	f000 80a1 	beq.w	8001f80 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001e3e:	4b34      	ldr	r3, [pc, #208]	; (8001f10 <HAL_RCC_OscConfig+0x470>)
 8001e40:	689b      	ldr	r3, [r3, #8]
 8001e42:	f003 030c 	and.w	r3, r3, #12
 8001e46:	2b08      	cmp	r3, #8
 8001e48:	d05c      	beq.n	8001f04 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	699b      	ldr	r3, [r3, #24]
 8001e4e:	2b02      	cmp	r3, #2
 8001e50:	d141      	bne.n	8001ed6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e52:	4b31      	ldr	r3, [pc, #196]	; (8001f18 <HAL_RCC_OscConfig+0x478>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e58:	f7ff fa26 	bl	80012a8 <HAL_GetTick>
 8001e5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e5e:	e008      	b.n	8001e72 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e60:	f7ff fa22 	bl	80012a8 <HAL_GetTick>
 8001e64:	4602      	mov	r2, r0
 8001e66:	693b      	ldr	r3, [r7, #16]
 8001e68:	1ad3      	subs	r3, r2, r3
 8001e6a:	2b02      	cmp	r3, #2
 8001e6c:	d901      	bls.n	8001e72 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001e6e:	2303      	movs	r3, #3
 8001e70:	e087      	b.n	8001f82 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e72:	4b27      	ldr	r3, [pc, #156]	; (8001f10 <HAL_RCC_OscConfig+0x470>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d1f0      	bne.n	8001e60 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	69da      	ldr	r2, [r3, #28]
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6a1b      	ldr	r3, [r3, #32]
 8001e86:	431a      	orrs	r2, r3
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e8c:	019b      	lsls	r3, r3, #6
 8001e8e:	431a      	orrs	r2, r3
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e94:	085b      	lsrs	r3, r3, #1
 8001e96:	3b01      	subs	r3, #1
 8001e98:	041b      	lsls	r3, r3, #16
 8001e9a:	431a      	orrs	r2, r3
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ea0:	061b      	lsls	r3, r3, #24
 8001ea2:	491b      	ldr	r1, [pc, #108]	; (8001f10 <HAL_RCC_OscConfig+0x470>)
 8001ea4:	4313      	orrs	r3, r2
 8001ea6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ea8:	4b1b      	ldr	r3, [pc, #108]	; (8001f18 <HAL_RCC_OscConfig+0x478>)
 8001eaa:	2201      	movs	r2, #1
 8001eac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eae:	f7ff f9fb 	bl	80012a8 <HAL_GetTick>
 8001eb2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001eb4:	e008      	b.n	8001ec8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001eb6:	f7ff f9f7 	bl	80012a8 <HAL_GetTick>
 8001eba:	4602      	mov	r2, r0
 8001ebc:	693b      	ldr	r3, [r7, #16]
 8001ebe:	1ad3      	subs	r3, r2, r3
 8001ec0:	2b02      	cmp	r3, #2
 8001ec2:	d901      	bls.n	8001ec8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001ec4:	2303      	movs	r3, #3
 8001ec6:	e05c      	b.n	8001f82 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ec8:	4b11      	ldr	r3, [pc, #68]	; (8001f10 <HAL_RCC_OscConfig+0x470>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d0f0      	beq.n	8001eb6 <HAL_RCC_OscConfig+0x416>
 8001ed4:	e054      	b.n	8001f80 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ed6:	4b10      	ldr	r3, [pc, #64]	; (8001f18 <HAL_RCC_OscConfig+0x478>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001edc:	f7ff f9e4 	bl	80012a8 <HAL_GetTick>
 8001ee0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ee2:	e008      	b.n	8001ef6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ee4:	f7ff f9e0 	bl	80012a8 <HAL_GetTick>
 8001ee8:	4602      	mov	r2, r0
 8001eea:	693b      	ldr	r3, [r7, #16]
 8001eec:	1ad3      	subs	r3, r2, r3
 8001eee:	2b02      	cmp	r3, #2
 8001ef0:	d901      	bls.n	8001ef6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001ef2:	2303      	movs	r3, #3
 8001ef4:	e045      	b.n	8001f82 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ef6:	4b06      	ldr	r3, [pc, #24]	; (8001f10 <HAL_RCC_OscConfig+0x470>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d1f0      	bne.n	8001ee4 <HAL_RCC_OscConfig+0x444>
 8001f02:	e03d      	b.n	8001f80 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	699b      	ldr	r3, [r3, #24]
 8001f08:	2b01      	cmp	r3, #1
 8001f0a:	d107      	bne.n	8001f1c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	e038      	b.n	8001f82 <HAL_RCC_OscConfig+0x4e2>
 8001f10:	40023800 	.word	0x40023800
 8001f14:	40007000 	.word	0x40007000
 8001f18:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001f1c:	4b1b      	ldr	r3, [pc, #108]	; (8001f8c <HAL_RCC_OscConfig+0x4ec>)
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	699b      	ldr	r3, [r3, #24]
 8001f26:	2b01      	cmp	r3, #1
 8001f28:	d028      	beq.n	8001f7c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f34:	429a      	cmp	r2, r3
 8001f36:	d121      	bne.n	8001f7c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f42:	429a      	cmp	r2, r3
 8001f44:	d11a      	bne.n	8001f7c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001f46:	68fa      	ldr	r2, [r7, #12]
 8001f48:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001f4c:	4013      	ands	r3, r2
 8001f4e:	687a      	ldr	r2, [r7, #4]
 8001f50:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001f52:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001f54:	4293      	cmp	r3, r2
 8001f56:	d111      	bne.n	8001f7c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f62:	085b      	lsrs	r3, r3, #1
 8001f64:	3b01      	subs	r3, #1
 8001f66:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001f68:	429a      	cmp	r2, r3
 8001f6a:	d107      	bne.n	8001f7c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f76:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001f78:	429a      	cmp	r2, r3
 8001f7a:	d001      	beq.n	8001f80 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	e000      	b.n	8001f82 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001f80:	2300      	movs	r3, #0
}
 8001f82:	4618      	mov	r0, r3
 8001f84:	3718      	adds	r7, #24
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	bf00      	nop
 8001f8c:	40023800 	.word	0x40023800

08001f90 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b084      	sub	sp, #16
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
 8001f98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d101      	bne.n	8001fa4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001fa0:	2301      	movs	r3, #1
 8001fa2:	e0cc      	b.n	800213e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001fa4:	4b68      	ldr	r3, [pc, #416]	; (8002148 <HAL_RCC_ClockConfig+0x1b8>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f003 0307 	and.w	r3, r3, #7
 8001fac:	683a      	ldr	r2, [r7, #0]
 8001fae:	429a      	cmp	r2, r3
 8001fb0:	d90c      	bls.n	8001fcc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fb2:	4b65      	ldr	r3, [pc, #404]	; (8002148 <HAL_RCC_ClockConfig+0x1b8>)
 8001fb4:	683a      	ldr	r2, [r7, #0]
 8001fb6:	b2d2      	uxtb	r2, r2
 8001fb8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fba:	4b63      	ldr	r3, [pc, #396]	; (8002148 <HAL_RCC_ClockConfig+0x1b8>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f003 0307 	and.w	r3, r3, #7
 8001fc2:	683a      	ldr	r2, [r7, #0]
 8001fc4:	429a      	cmp	r2, r3
 8001fc6:	d001      	beq.n	8001fcc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001fc8:	2301      	movs	r3, #1
 8001fca:	e0b8      	b.n	800213e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f003 0302 	and.w	r3, r3, #2
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d020      	beq.n	800201a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f003 0304 	and.w	r3, r3, #4
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d005      	beq.n	8001ff0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001fe4:	4b59      	ldr	r3, [pc, #356]	; (800214c <HAL_RCC_ClockConfig+0x1bc>)
 8001fe6:	689b      	ldr	r3, [r3, #8]
 8001fe8:	4a58      	ldr	r2, [pc, #352]	; (800214c <HAL_RCC_ClockConfig+0x1bc>)
 8001fea:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001fee:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f003 0308 	and.w	r3, r3, #8
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d005      	beq.n	8002008 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001ffc:	4b53      	ldr	r3, [pc, #332]	; (800214c <HAL_RCC_ClockConfig+0x1bc>)
 8001ffe:	689b      	ldr	r3, [r3, #8]
 8002000:	4a52      	ldr	r2, [pc, #328]	; (800214c <HAL_RCC_ClockConfig+0x1bc>)
 8002002:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002006:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002008:	4b50      	ldr	r3, [pc, #320]	; (800214c <HAL_RCC_ClockConfig+0x1bc>)
 800200a:	689b      	ldr	r3, [r3, #8]
 800200c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	689b      	ldr	r3, [r3, #8]
 8002014:	494d      	ldr	r1, [pc, #308]	; (800214c <HAL_RCC_ClockConfig+0x1bc>)
 8002016:	4313      	orrs	r3, r2
 8002018:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f003 0301 	and.w	r3, r3, #1
 8002022:	2b00      	cmp	r3, #0
 8002024:	d044      	beq.n	80020b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	2b01      	cmp	r3, #1
 800202c:	d107      	bne.n	800203e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800202e:	4b47      	ldr	r3, [pc, #284]	; (800214c <HAL_RCC_ClockConfig+0x1bc>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002036:	2b00      	cmp	r3, #0
 8002038:	d119      	bne.n	800206e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800203a:	2301      	movs	r3, #1
 800203c:	e07f      	b.n	800213e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	685b      	ldr	r3, [r3, #4]
 8002042:	2b02      	cmp	r3, #2
 8002044:	d003      	beq.n	800204e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800204a:	2b03      	cmp	r3, #3
 800204c:	d107      	bne.n	800205e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800204e:	4b3f      	ldr	r3, [pc, #252]	; (800214c <HAL_RCC_ClockConfig+0x1bc>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002056:	2b00      	cmp	r3, #0
 8002058:	d109      	bne.n	800206e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800205a:	2301      	movs	r3, #1
 800205c:	e06f      	b.n	800213e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800205e:	4b3b      	ldr	r3, [pc, #236]	; (800214c <HAL_RCC_ClockConfig+0x1bc>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f003 0302 	and.w	r3, r3, #2
 8002066:	2b00      	cmp	r3, #0
 8002068:	d101      	bne.n	800206e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800206a:	2301      	movs	r3, #1
 800206c:	e067      	b.n	800213e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800206e:	4b37      	ldr	r3, [pc, #220]	; (800214c <HAL_RCC_ClockConfig+0x1bc>)
 8002070:	689b      	ldr	r3, [r3, #8]
 8002072:	f023 0203 	bic.w	r2, r3, #3
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	4934      	ldr	r1, [pc, #208]	; (800214c <HAL_RCC_ClockConfig+0x1bc>)
 800207c:	4313      	orrs	r3, r2
 800207e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002080:	f7ff f912 	bl	80012a8 <HAL_GetTick>
 8002084:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002086:	e00a      	b.n	800209e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002088:	f7ff f90e 	bl	80012a8 <HAL_GetTick>
 800208c:	4602      	mov	r2, r0
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	1ad3      	subs	r3, r2, r3
 8002092:	f241 3288 	movw	r2, #5000	; 0x1388
 8002096:	4293      	cmp	r3, r2
 8002098:	d901      	bls.n	800209e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800209a:	2303      	movs	r3, #3
 800209c:	e04f      	b.n	800213e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800209e:	4b2b      	ldr	r3, [pc, #172]	; (800214c <HAL_RCC_ClockConfig+0x1bc>)
 80020a0:	689b      	ldr	r3, [r3, #8]
 80020a2:	f003 020c 	and.w	r2, r3, #12
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	685b      	ldr	r3, [r3, #4]
 80020aa:	009b      	lsls	r3, r3, #2
 80020ac:	429a      	cmp	r2, r3
 80020ae:	d1eb      	bne.n	8002088 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80020b0:	4b25      	ldr	r3, [pc, #148]	; (8002148 <HAL_RCC_ClockConfig+0x1b8>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f003 0307 	and.w	r3, r3, #7
 80020b8:	683a      	ldr	r2, [r7, #0]
 80020ba:	429a      	cmp	r2, r3
 80020bc:	d20c      	bcs.n	80020d8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020be:	4b22      	ldr	r3, [pc, #136]	; (8002148 <HAL_RCC_ClockConfig+0x1b8>)
 80020c0:	683a      	ldr	r2, [r7, #0]
 80020c2:	b2d2      	uxtb	r2, r2
 80020c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80020c6:	4b20      	ldr	r3, [pc, #128]	; (8002148 <HAL_RCC_ClockConfig+0x1b8>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f003 0307 	and.w	r3, r3, #7
 80020ce:	683a      	ldr	r2, [r7, #0]
 80020d0:	429a      	cmp	r2, r3
 80020d2:	d001      	beq.n	80020d8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80020d4:	2301      	movs	r3, #1
 80020d6:	e032      	b.n	800213e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f003 0304 	and.w	r3, r3, #4
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d008      	beq.n	80020f6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80020e4:	4b19      	ldr	r3, [pc, #100]	; (800214c <HAL_RCC_ClockConfig+0x1bc>)
 80020e6:	689b      	ldr	r3, [r3, #8]
 80020e8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	68db      	ldr	r3, [r3, #12]
 80020f0:	4916      	ldr	r1, [pc, #88]	; (800214c <HAL_RCC_ClockConfig+0x1bc>)
 80020f2:	4313      	orrs	r3, r2
 80020f4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f003 0308 	and.w	r3, r3, #8
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d009      	beq.n	8002116 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002102:	4b12      	ldr	r3, [pc, #72]	; (800214c <HAL_RCC_ClockConfig+0x1bc>)
 8002104:	689b      	ldr	r3, [r3, #8]
 8002106:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	691b      	ldr	r3, [r3, #16]
 800210e:	00db      	lsls	r3, r3, #3
 8002110:	490e      	ldr	r1, [pc, #56]	; (800214c <HAL_RCC_ClockConfig+0x1bc>)
 8002112:	4313      	orrs	r3, r2
 8002114:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002116:	f000 f821 	bl	800215c <HAL_RCC_GetSysClockFreq>
 800211a:	4602      	mov	r2, r0
 800211c:	4b0b      	ldr	r3, [pc, #44]	; (800214c <HAL_RCC_ClockConfig+0x1bc>)
 800211e:	689b      	ldr	r3, [r3, #8]
 8002120:	091b      	lsrs	r3, r3, #4
 8002122:	f003 030f 	and.w	r3, r3, #15
 8002126:	490a      	ldr	r1, [pc, #40]	; (8002150 <HAL_RCC_ClockConfig+0x1c0>)
 8002128:	5ccb      	ldrb	r3, [r1, r3]
 800212a:	fa22 f303 	lsr.w	r3, r2, r3
 800212e:	4a09      	ldr	r2, [pc, #36]	; (8002154 <HAL_RCC_ClockConfig+0x1c4>)
 8002130:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002132:	4b09      	ldr	r3, [pc, #36]	; (8002158 <HAL_RCC_ClockConfig+0x1c8>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	4618      	mov	r0, r3
 8002138:	f7ff f872 	bl	8001220 <HAL_InitTick>

  return HAL_OK;
 800213c:	2300      	movs	r3, #0
}
 800213e:	4618      	mov	r0, r3
 8002140:	3710      	adds	r7, #16
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop
 8002148:	40023c00 	.word	0x40023c00
 800214c:	40023800 	.word	0x40023800
 8002150:	080088c8 	.word	0x080088c8
 8002154:	2000000c 	.word	0x2000000c
 8002158:	2000002c 	.word	0x2000002c

0800215c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800215c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002160:	b094      	sub	sp, #80	; 0x50
 8002162:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002164:	2300      	movs	r3, #0
 8002166:	647b      	str	r3, [r7, #68]	; 0x44
 8002168:	2300      	movs	r3, #0
 800216a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800216c:	2300      	movs	r3, #0
 800216e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002170:	2300      	movs	r3, #0
 8002172:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002174:	4b79      	ldr	r3, [pc, #484]	; (800235c <HAL_RCC_GetSysClockFreq+0x200>)
 8002176:	689b      	ldr	r3, [r3, #8]
 8002178:	f003 030c 	and.w	r3, r3, #12
 800217c:	2b08      	cmp	r3, #8
 800217e:	d00d      	beq.n	800219c <HAL_RCC_GetSysClockFreq+0x40>
 8002180:	2b08      	cmp	r3, #8
 8002182:	f200 80e1 	bhi.w	8002348 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002186:	2b00      	cmp	r3, #0
 8002188:	d002      	beq.n	8002190 <HAL_RCC_GetSysClockFreq+0x34>
 800218a:	2b04      	cmp	r3, #4
 800218c:	d003      	beq.n	8002196 <HAL_RCC_GetSysClockFreq+0x3a>
 800218e:	e0db      	b.n	8002348 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002190:	4b73      	ldr	r3, [pc, #460]	; (8002360 <HAL_RCC_GetSysClockFreq+0x204>)
 8002192:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002194:	e0db      	b.n	800234e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002196:	4b73      	ldr	r3, [pc, #460]	; (8002364 <HAL_RCC_GetSysClockFreq+0x208>)
 8002198:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800219a:	e0d8      	b.n	800234e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800219c:	4b6f      	ldr	r3, [pc, #444]	; (800235c <HAL_RCC_GetSysClockFreq+0x200>)
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80021a4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80021a6:	4b6d      	ldr	r3, [pc, #436]	; (800235c <HAL_RCC_GetSysClockFreq+0x200>)
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d063      	beq.n	800227a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80021b2:	4b6a      	ldr	r3, [pc, #424]	; (800235c <HAL_RCC_GetSysClockFreq+0x200>)
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	099b      	lsrs	r3, r3, #6
 80021b8:	2200      	movs	r2, #0
 80021ba:	63bb      	str	r3, [r7, #56]	; 0x38
 80021bc:	63fa      	str	r2, [r7, #60]	; 0x3c
 80021be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80021c4:	633b      	str	r3, [r7, #48]	; 0x30
 80021c6:	2300      	movs	r3, #0
 80021c8:	637b      	str	r3, [r7, #52]	; 0x34
 80021ca:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80021ce:	4622      	mov	r2, r4
 80021d0:	462b      	mov	r3, r5
 80021d2:	f04f 0000 	mov.w	r0, #0
 80021d6:	f04f 0100 	mov.w	r1, #0
 80021da:	0159      	lsls	r1, r3, #5
 80021dc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80021e0:	0150      	lsls	r0, r2, #5
 80021e2:	4602      	mov	r2, r0
 80021e4:	460b      	mov	r3, r1
 80021e6:	4621      	mov	r1, r4
 80021e8:	1a51      	subs	r1, r2, r1
 80021ea:	6139      	str	r1, [r7, #16]
 80021ec:	4629      	mov	r1, r5
 80021ee:	eb63 0301 	sbc.w	r3, r3, r1
 80021f2:	617b      	str	r3, [r7, #20]
 80021f4:	f04f 0200 	mov.w	r2, #0
 80021f8:	f04f 0300 	mov.w	r3, #0
 80021fc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002200:	4659      	mov	r1, fp
 8002202:	018b      	lsls	r3, r1, #6
 8002204:	4651      	mov	r1, sl
 8002206:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800220a:	4651      	mov	r1, sl
 800220c:	018a      	lsls	r2, r1, #6
 800220e:	4651      	mov	r1, sl
 8002210:	ebb2 0801 	subs.w	r8, r2, r1
 8002214:	4659      	mov	r1, fp
 8002216:	eb63 0901 	sbc.w	r9, r3, r1
 800221a:	f04f 0200 	mov.w	r2, #0
 800221e:	f04f 0300 	mov.w	r3, #0
 8002222:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002226:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800222a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800222e:	4690      	mov	r8, r2
 8002230:	4699      	mov	r9, r3
 8002232:	4623      	mov	r3, r4
 8002234:	eb18 0303 	adds.w	r3, r8, r3
 8002238:	60bb      	str	r3, [r7, #8]
 800223a:	462b      	mov	r3, r5
 800223c:	eb49 0303 	adc.w	r3, r9, r3
 8002240:	60fb      	str	r3, [r7, #12]
 8002242:	f04f 0200 	mov.w	r2, #0
 8002246:	f04f 0300 	mov.w	r3, #0
 800224a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800224e:	4629      	mov	r1, r5
 8002250:	024b      	lsls	r3, r1, #9
 8002252:	4621      	mov	r1, r4
 8002254:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002258:	4621      	mov	r1, r4
 800225a:	024a      	lsls	r2, r1, #9
 800225c:	4610      	mov	r0, r2
 800225e:	4619      	mov	r1, r3
 8002260:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002262:	2200      	movs	r2, #0
 8002264:	62bb      	str	r3, [r7, #40]	; 0x28
 8002266:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002268:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800226c:	f7fd ffbc 	bl	80001e8 <__aeabi_uldivmod>
 8002270:	4602      	mov	r2, r0
 8002272:	460b      	mov	r3, r1
 8002274:	4613      	mov	r3, r2
 8002276:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002278:	e058      	b.n	800232c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800227a:	4b38      	ldr	r3, [pc, #224]	; (800235c <HAL_RCC_GetSysClockFreq+0x200>)
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	099b      	lsrs	r3, r3, #6
 8002280:	2200      	movs	r2, #0
 8002282:	4618      	mov	r0, r3
 8002284:	4611      	mov	r1, r2
 8002286:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800228a:	623b      	str	r3, [r7, #32]
 800228c:	2300      	movs	r3, #0
 800228e:	627b      	str	r3, [r7, #36]	; 0x24
 8002290:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002294:	4642      	mov	r2, r8
 8002296:	464b      	mov	r3, r9
 8002298:	f04f 0000 	mov.w	r0, #0
 800229c:	f04f 0100 	mov.w	r1, #0
 80022a0:	0159      	lsls	r1, r3, #5
 80022a2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80022a6:	0150      	lsls	r0, r2, #5
 80022a8:	4602      	mov	r2, r0
 80022aa:	460b      	mov	r3, r1
 80022ac:	4641      	mov	r1, r8
 80022ae:	ebb2 0a01 	subs.w	sl, r2, r1
 80022b2:	4649      	mov	r1, r9
 80022b4:	eb63 0b01 	sbc.w	fp, r3, r1
 80022b8:	f04f 0200 	mov.w	r2, #0
 80022bc:	f04f 0300 	mov.w	r3, #0
 80022c0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80022c4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80022c8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80022cc:	ebb2 040a 	subs.w	r4, r2, sl
 80022d0:	eb63 050b 	sbc.w	r5, r3, fp
 80022d4:	f04f 0200 	mov.w	r2, #0
 80022d8:	f04f 0300 	mov.w	r3, #0
 80022dc:	00eb      	lsls	r3, r5, #3
 80022de:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80022e2:	00e2      	lsls	r2, r4, #3
 80022e4:	4614      	mov	r4, r2
 80022e6:	461d      	mov	r5, r3
 80022e8:	4643      	mov	r3, r8
 80022ea:	18e3      	adds	r3, r4, r3
 80022ec:	603b      	str	r3, [r7, #0]
 80022ee:	464b      	mov	r3, r9
 80022f0:	eb45 0303 	adc.w	r3, r5, r3
 80022f4:	607b      	str	r3, [r7, #4]
 80022f6:	f04f 0200 	mov.w	r2, #0
 80022fa:	f04f 0300 	mov.w	r3, #0
 80022fe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002302:	4629      	mov	r1, r5
 8002304:	028b      	lsls	r3, r1, #10
 8002306:	4621      	mov	r1, r4
 8002308:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800230c:	4621      	mov	r1, r4
 800230e:	028a      	lsls	r2, r1, #10
 8002310:	4610      	mov	r0, r2
 8002312:	4619      	mov	r1, r3
 8002314:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002316:	2200      	movs	r2, #0
 8002318:	61bb      	str	r3, [r7, #24]
 800231a:	61fa      	str	r2, [r7, #28]
 800231c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002320:	f7fd ff62 	bl	80001e8 <__aeabi_uldivmod>
 8002324:	4602      	mov	r2, r0
 8002326:	460b      	mov	r3, r1
 8002328:	4613      	mov	r3, r2
 800232a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800232c:	4b0b      	ldr	r3, [pc, #44]	; (800235c <HAL_RCC_GetSysClockFreq+0x200>)
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	0c1b      	lsrs	r3, r3, #16
 8002332:	f003 0303 	and.w	r3, r3, #3
 8002336:	3301      	adds	r3, #1
 8002338:	005b      	lsls	r3, r3, #1
 800233a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800233c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800233e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002340:	fbb2 f3f3 	udiv	r3, r2, r3
 8002344:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002346:	e002      	b.n	800234e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002348:	4b05      	ldr	r3, [pc, #20]	; (8002360 <HAL_RCC_GetSysClockFreq+0x204>)
 800234a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800234c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800234e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002350:	4618      	mov	r0, r3
 8002352:	3750      	adds	r7, #80	; 0x50
 8002354:	46bd      	mov	sp, r7
 8002356:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800235a:	bf00      	nop
 800235c:	40023800 	.word	0x40023800
 8002360:	00f42400 	.word	0x00f42400
 8002364:	007a1200 	.word	0x007a1200

08002368 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8002368:	b084      	sub	sp, #16
 800236a:	b580      	push	{r7, lr}
 800236c:	b084      	sub	sp, #16
 800236e:	af00      	add	r7, sp, #0
 8002370:	6078      	str	r0, [r7, #4]
 8002372:	f107 001c 	add.w	r0, r7, #28
 8002376:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800237a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800237c:	2b01      	cmp	r3, #1
 800237e:	d122      	bne.n	80023c6 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002384:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	68db      	ldr	r3, [r3, #12]
 8002390:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8002394:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002398:	687a      	ldr	r2, [r7, #4]
 800239a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	68db      	ldr	r3, [r3, #12]
 80023a0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80023a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80023aa:	2b01      	cmp	r3, #1
 80023ac:	d105      	bne.n	80023ba <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	68db      	ldr	r3, [r3, #12]
 80023b2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80023ba:	6878      	ldr	r0, [r7, #4]
 80023bc:	f000 faa2 	bl	8002904 <USB_CoreReset>
 80023c0:	4603      	mov	r3, r0
 80023c2:	73fb      	strb	r3, [r7, #15]
 80023c4:	e01a      	b.n	80023fc <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	68db      	ldr	r3, [r3, #12]
 80023ca:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80023d2:	6878      	ldr	r0, [r7, #4]
 80023d4:	f000 fa96 	bl	8002904 <USB_CoreReset>
 80023d8:	4603      	mov	r3, r0
 80023da:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80023dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d106      	bne.n	80023f0 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023e6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	639a      	str	r2, [r3, #56]	; 0x38
 80023ee:	e005      	b.n	80023fc <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023f4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80023fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023fe:	2b01      	cmp	r3, #1
 8002400:	d10b      	bne.n	800241a <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	689b      	ldr	r3, [r3, #8]
 8002406:	f043 0206 	orr.w	r2, r3, #6
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	689b      	ldr	r3, [r3, #8]
 8002412:	f043 0220 	orr.w	r2, r3, #32
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800241a:	7bfb      	ldrb	r3, [r7, #15]
}
 800241c:	4618      	mov	r0, r3
 800241e:	3710      	adds	r7, #16
 8002420:	46bd      	mov	sp, r7
 8002422:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002426:	b004      	add	sp, #16
 8002428:	4770      	bx	lr

0800242a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800242a:	b480      	push	{r7}
 800242c:	b083      	sub	sp, #12
 800242e:	af00      	add	r7, sp, #0
 8002430:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	689b      	ldr	r3, [r3, #8]
 8002436:	f023 0201 	bic.w	r2, r3, #1
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800243e:	2300      	movs	r3, #0
}
 8002440:	4618      	mov	r0, r3
 8002442:	370c      	adds	r7, #12
 8002444:	46bd      	mov	sp, r7
 8002446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244a:	4770      	bx	lr

0800244c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b084      	sub	sp, #16
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
 8002454:	460b      	mov	r3, r1
 8002456:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8002458:	2300      	movs	r3, #0
 800245a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	68db      	ldr	r3, [r3, #12]
 8002460:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8002468:	78fb      	ldrb	r3, [r7, #3]
 800246a:	2b01      	cmp	r3, #1
 800246c:	d115      	bne.n	800249a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	68db      	ldr	r3, [r3, #12]
 8002472:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800247a:	2001      	movs	r0, #1
 800247c:	f7fe ff20 	bl	80012c0 <HAL_Delay>
      ms++;
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	3301      	adds	r3, #1
 8002484:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8002486:	6878      	ldr	r0, [r7, #4]
 8002488:	f000 fa2e 	bl	80028e8 <USB_GetMode>
 800248c:	4603      	mov	r3, r0
 800248e:	2b01      	cmp	r3, #1
 8002490:	d01e      	beq.n	80024d0 <USB_SetCurrentMode+0x84>
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	2b31      	cmp	r3, #49	; 0x31
 8002496:	d9f0      	bls.n	800247a <USB_SetCurrentMode+0x2e>
 8002498:	e01a      	b.n	80024d0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800249a:	78fb      	ldrb	r3, [r7, #3]
 800249c:	2b00      	cmp	r3, #0
 800249e:	d115      	bne.n	80024cc <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	68db      	ldr	r3, [r3, #12]
 80024a4:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80024ac:	2001      	movs	r0, #1
 80024ae:	f7fe ff07 	bl	80012c0 <HAL_Delay>
      ms++;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	3301      	adds	r3, #1
 80024b6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80024b8:	6878      	ldr	r0, [r7, #4]
 80024ba:	f000 fa15 	bl	80028e8 <USB_GetMode>
 80024be:	4603      	mov	r3, r0
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d005      	beq.n	80024d0 <USB_SetCurrentMode+0x84>
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	2b31      	cmp	r3, #49	; 0x31
 80024c8:	d9f0      	bls.n	80024ac <USB_SetCurrentMode+0x60>
 80024ca:	e001      	b.n	80024d0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80024cc:	2301      	movs	r3, #1
 80024ce:	e005      	b.n	80024dc <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	2b32      	cmp	r3, #50	; 0x32
 80024d4:	d101      	bne.n	80024da <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80024d6:	2301      	movs	r3, #1
 80024d8:	e000      	b.n	80024dc <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80024da:	2300      	movs	r3, #0
}
 80024dc:	4618      	mov	r0, r3
 80024de:	3710      	adds	r7, #16
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bd80      	pop	{r7, pc}

080024e4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80024e4:	b084      	sub	sp, #16
 80024e6:	b580      	push	{r7, lr}
 80024e8:	b086      	sub	sp, #24
 80024ea:	af00      	add	r7, sp, #0
 80024ec:	6078      	str	r0, [r7, #4]
 80024ee:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80024f2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80024f6:	2300      	movs	r3, #0
 80024f8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80024fe:	2300      	movs	r3, #0
 8002500:	613b      	str	r3, [r7, #16]
 8002502:	e009      	b.n	8002518 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8002504:	687a      	ldr	r2, [r7, #4]
 8002506:	693b      	ldr	r3, [r7, #16]
 8002508:	3340      	adds	r3, #64	; 0x40
 800250a:	009b      	lsls	r3, r3, #2
 800250c:	4413      	add	r3, r2
 800250e:	2200      	movs	r2, #0
 8002510:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8002512:	693b      	ldr	r3, [r7, #16]
 8002514:	3301      	adds	r3, #1
 8002516:	613b      	str	r3, [r7, #16]
 8002518:	693b      	ldr	r3, [r7, #16]
 800251a:	2b0e      	cmp	r3, #14
 800251c:	d9f2      	bls.n	8002504 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800251e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002520:	2b00      	cmp	r3, #0
 8002522:	d11c      	bne.n	800255e <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	68fa      	ldr	r2, [r7, #12]
 800252e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002532:	f043 0302 	orr.w	r3, r3, #2
 8002536:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800253c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002548:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002554:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	639a      	str	r2, [r3, #56]	; 0x38
 800255c:	e00b      	b.n	8002576 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002562:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800256e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800257c:	461a      	mov	r2, r3
 800257e:	2300      	movs	r3, #0
 8002580:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002588:	4619      	mov	r1, r3
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002590:	461a      	mov	r2, r3
 8002592:	680b      	ldr	r3, [r1, #0]
 8002594:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8002596:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002598:	2b01      	cmp	r3, #1
 800259a:	d10c      	bne.n	80025b6 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800259c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d104      	bne.n	80025ac <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80025a2:	2100      	movs	r1, #0
 80025a4:	6878      	ldr	r0, [r7, #4]
 80025a6:	f000 f965 	bl	8002874 <USB_SetDevSpeed>
 80025aa:	e008      	b.n	80025be <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80025ac:	2101      	movs	r1, #1
 80025ae:	6878      	ldr	r0, [r7, #4]
 80025b0:	f000 f960 	bl	8002874 <USB_SetDevSpeed>
 80025b4:	e003      	b.n	80025be <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80025b6:	2103      	movs	r1, #3
 80025b8:	6878      	ldr	r0, [r7, #4]
 80025ba:	f000 f95b 	bl	8002874 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80025be:	2110      	movs	r1, #16
 80025c0:	6878      	ldr	r0, [r7, #4]
 80025c2:	f000 f8f3 	bl	80027ac <USB_FlushTxFifo>
 80025c6:	4603      	mov	r3, r0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d001      	beq.n	80025d0 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 80025cc:	2301      	movs	r3, #1
 80025ce:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80025d0:	6878      	ldr	r0, [r7, #4]
 80025d2:	f000 f91f 	bl	8002814 <USB_FlushRxFifo>
 80025d6:	4603      	mov	r3, r0
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d001      	beq.n	80025e0 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 80025dc:	2301      	movs	r3, #1
 80025de:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80025e6:	461a      	mov	r2, r3
 80025e8:	2300      	movs	r3, #0
 80025ea:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80025f2:	461a      	mov	r2, r3
 80025f4:	2300      	movs	r3, #0
 80025f6:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80025fe:	461a      	mov	r2, r3
 8002600:	2300      	movs	r3, #0
 8002602:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8002604:	2300      	movs	r3, #0
 8002606:	613b      	str	r3, [r7, #16]
 8002608:	e043      	b.n	8002692 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800260a:	693b      	ldr	r3, [r7, #16]
 800260c:	015a      	lsls	r2, r3, #5
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	4413      	add	r3, r2
 8002612:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800261c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002620:	d118      	bne.n	8002654 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	2b00      	cmp	r3, #0
 8002626:	d10a      	bne.n	800263e <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8002628:	693b      	ldr	r3, [r7, #16]
 800262a:	015a      	lsls	r2, r3, #5
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	4413      	add	r3, r2
 8002630:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002634:	461a      	mov	r2, r3
 8002636:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800263a:	6013      	str	r3, [r2, #0]
 800263c:	e013      	b.n	8002666 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800263e:	693b      	ldr	r3, [r7, #16]
 8002640:	015a      	lsls	r2, r3, #5
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	4413      	add	r3, r2
 8002646:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800264a:	461a      	mov	r2, r3
 800264c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002650:	6013      	str	r3, [r2, #0]
 8002652:	e008      	b.n	8002666 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8002654:	693b      	ldr	r3, [r7, #16]
 8002656:	015a      	lsls	r2, r3, #5
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	4413      	add	r3, r2
 800265c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002660:	461a      	mov	r2, r3
 8002662:	2300      	movs	r3, #0
 8002664:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8002666:	693b      	ldr	r3, [r7, #16]
 8002668:	015a      	lsls	r2, r3, #5
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	4413      	add	r3, r2
 800266e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002672:	461a      	mov	r2, r3
 8002674:	2300      	movs	r3, #0
 8002676:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8002678:	693b      	ldr	r3, [r7, #16]
 800267a:	015a      	lsls	r2, r3, #5
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	4413      	add	r3, r2
 8002680:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002684:	461a      	mov	r2, r3
 8002686:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800268a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800268c:	693b      	ldr	r3, [r7, #16]
 800268e:	3301      	adds	r3, #1
 8002690:	613b      	str	r3, [r7, #16]
 8002692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002694:	693a      	ldr	r2, [r7, #16]
 8002696:	429a      	cmp	r2, r3
 8002698:	d3b7      	bcc.n	800260a <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800269a:	2300      	movs	r3, #0
 800269c:	613b      	str	r3, [r7, #16]
 800269e:	e043      	b.n	8002728 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80026a0:	693b      	ldr	r3, [r7, #16]
 80026a2:	015a      	lsls	r2, r3, #5
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	4413      	add	r3, r2
 80026a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80026b2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80026b6:	d118      	bne.n	80026ea <USB_DevInit+0x206>
    {
      if (i == 0U)
 80026b8:	693b      	ldr	r3, [r7, #16]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d10a      	bne.n	80026d4 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80026be:	693b      	ldr	r3, [r7, #16]
 80026c0:	015a      	lsls	r2, r3, #5
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	4413      	add	r3, r2
 80026c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80026ca:	461a      	mov	r2, r3
 80026cc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80026d0:	6013      	str	r3, [r2, #0]
 80026d2:	e013      	b.n	80026fc <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80026d4:	693b      	ldr	r3, [r7, #16]
 80026d6:	015a      	lsls	r2, r3, #5
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	4413      	add	r3, r2
 80026dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80026e0:	461a      	mov	r2, r3
 80026e2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80026e6:	6013      	str	r3, [r2, #0]
 80026e8:	e008      	b.n	80026fc <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80026ea:	693b      	ldr	r3, [r7, #16]
 80026ec:	015a      	lsls	r2, r3, #5
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	4413      	add	r3, r2
 80026f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80026f6:	461a      	mov	r2, r3
 80026f8:	2300      	movs	r3, #0
 80026fa:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80026fc:	693b      	ldr	r3, [r7, #16]
 80026fe:	015a      	lsls	r2, r3, #5
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	4413      	add	r3, r2
 8002704:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002708:	461a      	mov	r2, r3
 800270a:	2300      	movs	r3, #0
 800270c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800270e:	693b      	ldr	r3, [r7, #16]
 8002710:	015a      	lsls	r2, r3, #5
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	4413      	add	r3, r2
 8002716:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800271a:	461a      	mov	r2, r3
 800271c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8002720:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8002722:	693b      	ldr	r3, [r7, #16]
 8002724:	3301      	adds	r3, #1
 8002726:	613b      	str	r3, [r7, #16]
 8002728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800272a:	693a      	ldr	r2, [r7, #16]
 800272c:	429a      	cmp	r2, r3
 800272e:	d3b7      	bcc.n	80026a0 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002736:	691b      	ldr	r3, [r3, #16]
 8002738:	68fa      	ldr	r2, [r7, #12]
 800273a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800273e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002742:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2200      	movs	r2, #0
 8002748:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8002750:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8002752:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002754:	2b00      	cmp	r3, #0
 8002756:	d105      	bne.n	8002764 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	699b      	ldr	r3, [r3, #24]
 800275c:	f043 0210 	orr.w	r2, r3, #16
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	699a      	ldr	r2, [r3, #24]
 8002768:	4b0f      	ldr	r3, [pc, #60]	; (80027a8 <USB_DevInit+0x2c4>)
 800276a:	4313      	orrs	r3, r2
 800276c:	687a      	ldr	r2, [r7, #4]
 800276e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8002770:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002772:	2b00      	cmp	r3, #0
 8002774:	d005      	beq.n	8002782 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	699b      	ldr	r3, [r3, #24]
 800277a:	f043 0208 	orr.w	r2, r3, #8
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8002782:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002784:	2b01      	cmp	r3, #1
 8002786:	d107      	bne.n	8002798 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	699b      	ldr	r3, [r3, #24]
 800278c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002790:	f043 0304 	orr.w	r3, r3, #4
 8002794:	687a      	ldr	r2, [r7, #4]
 8002796:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8002798:	7dfb      	ldrb	r3, [r7, #23]
}
 800279a:	4618      	mov	r0, r3
 800279c:	3718      	adds	r7, #24
 800279e:	46bd      	mov	sp, r7
 80027a0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80027a4:	b004      	add	sp, #16
 80027a6:	4770      	bx	lr
 80027a8:	803c3800 	.word	0x803c3800

080027ac <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80027ac:	b480      	push	{r7}
 80027ae:	b085      	sub	sp, #20
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
 80027b4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80027b6:	2300      	movs	r3, #0
 80027b8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	3301      	adds	r3, #1
 80027be:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	4a13      	ldr	r2, [pc, #76]	; (8002810 <USB_FlushTxFifo+0x64>)
 80027c4:	4293      	cmp	r3, r2
 80027c6:	d901      	bls.n	80027cc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80027c8:	2303      	movs	r3, #3
 80027ca:	e01b      	b.n	8002804 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	691b      	ldr	r3, [r3, #16]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	daf2      	bge.n	80027ba <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80027d4:	2300      	movs	r3, #0
 80027d6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	019b      	lsls	r3, r3, #6
 80027dc:	f043 0220 	orr.w	r2, r3, #32
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	3301      	adds	r3, #1
 80027e8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	4a08      	ldr	r2, [pc, #32]	; (8002810 <USB_FlushTxFifo+0x64>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d901      	bls.n	80027f6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80027f2:	2303      	movs	r3, #3
 80027f4:	e006      	b.n	8002804 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	691b      	ldr	r3, [r3, #16]
 80027fa:	f003 0320 	and.w	r3, r3, #32
 80027fe:	2b20      	cmp	r3, #32
 8002800:	d0f0      	beq.n	80027e4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8002802:	2300      	movs	r3, #0
}
 8002804:	4618      	mov	r0, r3
 8002806:	3714      	adds	r7, #20
 8002808:	46bd      	mov	sp, r7
 800280a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280e:	4770      	bx	lr
 8002810:	00030d40 	.word	0x00030d40

08002814 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8002814:	b480      	push	{r7}
 8002816:	b085      	sub	sp, #20
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800281c:	2300      	movs	r3, #0
 800281e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	3301      	adds	r3, #1
 8002824:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	4a11      	ldr	r2, [pc, #68]	; (8002870 <USB_FlushRxFifo+0x5c>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d901      	bls.n	8002832 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800282e:	2303      	movs	r3, #3
 8002830:	e018      	b.n	8002864 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	691b      	ldr	r3, [r3, #16]
 8002836:	2b00      	cmp	r3, #0
 8002838:	daf2      	bge.n	8002820 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800283a:	2300      	movs	r3, #0
 800283c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	2210      	movs	r2, #16
 8002842:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	3301      	adds	r3, #1
 8002848:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	4a08      	ldr	r2, [pc, #32]	; (8002870 <USB_FlushRxFifo+0x5c>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d901      	bls.n	8002856 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8002852:	2303      	movs	r3, #3
 8002854:	e006      	b.n	8002864 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	691b      	ldr	r3, [r3, #16]
 800285a:	f003 0310 	and.w	r3, r3, #16
 800285e:	2b10      	cmp	r3, #16
 8002860:	d0f0      	beq.n	8002844 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8002862:	2300      	movs	r3, #0
}
 8002864:	4618      	mov	r0, r3
 8002866:	3714      	adds	r7, #20
 8002868:	46bd      	mov	sp, r7
 800286a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286e:	4770      	bx	lr
 8002870:	00030d40 	.word	0x00030d40

08002874 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8002874:	b480      	push	{r7}
 8002876:	b085      	sub	sp, #20
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
 800287c:	460b      	mov	r3, r1
 800287e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800288a:	681a      	ldr	r2, [r3, #0]
 800288c:	78fb      	ldrb	r3, [r7, #3]
 800288e:	68f9      	ldr	r1, [r7, #12]
 8002890:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8002894:	4313      	orrs	r3, r2
 8002896:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8002898:	2300      	movs	r3, #0
}
 800289a:	4618      	mov	r0, r3
 800289c:	3714      	adds	r7, #20
 800289e:	46bd      	mov	sp, r7
 80028a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a4:	4770      	bx	lr

080028a6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80028a6:	b480      	push	{r7}
 80028a8:	b085      	sub	sp, #20
 80028aa:	af00      	add	r7, sp, #0
 80028ac:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	68fa      	ldr	r2, [r7, #12]
 80028bc:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80028c0:	f023 0303 	bic.w	r3, r3, #3
 80028c4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	68fa      	ldr	r2, [r7, #12]
 80028d0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80028d4:	f043 0302 	orr.w	r3, r3, #2
 80028d8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80028da:	2300      	movs	r3, #0
}
 80028dc:	4618      	mov	r0, r3
 80028de:	3714      	adds	r7, #20
 80028e0:	46bd      	mov	sp, r7
 80028e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e6:	4770      	bx	lr

080028e8 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80028e8:	b480      	push	{r7}
 80028ea:	b083      	sub	sp, #12
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	695b      	ldr	r3, [r3, #20]
 80028f4:	f003 0301 	and.w	r3, r3, #1
}
 80028f8:	4618      	mov	r0, r3
 80028fa:	370c      	adds	r7, #12
 80028fc:	46bd      	mov	sp, r7
 80028fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002902:	4770      	bx	lr

08002904 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8002904:	b480      	push	{r7}
 8002906:	b085      	sub	sp, #20
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800290c:	2300      	movs	r3, #0
 800290e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	3301      	adds	r3, #1
 8002914:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	4a13      	ldr	r2, [pc, #76]	; (8002968 <USB_CoreReset+0x64>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d901      	bls.n	8002922 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800291e:	2303      	movs	r3, #3
 8002920:	e01b      	b.n	800295a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	691b      	ldr	r3, [r3, #16]
 8002926:	2b00      	cmp	r3, #0
 8002928:	daf2      	bge.n	8002910 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800292a:	2300      	movs	r3, #0
 800292c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	691b      	ldr	r3, [r3, #16]
 8002932:	f043 0201 	orr.w	r2, r3, #1
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	3301      	adds	r3, #1
 800293e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	4a09      	ldr	r2, [pc, #36]	; (8002968 <USB_CoreReset+0x64>)
 8002944:	4293      	cmp	r3, r2
 8002946:	d901      	bls.n	800294c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8002948:	2303      	movs	r3, #3
 800294a:	e006      	b.n	800295a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	691b      	ldr	r3, [r3, #16]
 8002950:	f003 0301 	and.w	r3, r3, #1
 8002954:	2b01      	cmp	r3, #1
 8002956:	d0f0      	beq.n	800293a <USB_CoreReset+0x36>

  return HAL_OK;
 8002958:	2300      	movs	r3, #0
}
 800295a:	4618      	mov	r0, r3
 800295c:	3714      	adds	r7, #20
 800295e:	46bd      	mov	sp, r7
 8002960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002964:	4770      	bx	lr
 8002966:	bf00      	nop
 8002968:	00030d40 	.word	0x00030d40

0800296c <tud_audio_n_read>:
  TU_VERIFY(func_id < CFG_TUD_AUDIO && _audiod_fct[func_id].p_desc != NULL);
  return tu_fifo_count(&_audiod_fct[func_id].ep_out_ff);
}

uint16_t tud_audio_n_read(uint8_t func_id, void* buffer, uint16_t bufsize)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b082      	sub	sp, #8
 8002970:	af00      	add	r7, sp, #0
 8002972:	4603      	mov	r3, r0
 8002974:	6039      	str	r1, [r7, #0]
 8002976:	71fb      	strb	r3, [r7, #7]
 8002978:	4613      	mov	r3, r2
 800297a:	80bb      	strh	r3, [r7, #4]
  TU_VERIFY(func_id < CFG_TUD_AUDIO && _audiod_fct[func_id].p_desc != NULL);
 800297c:	79fb      	ldrb	r3, [r7, #7]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d10a      	bne.n	8002998 <tud_audio_n_read+0x2c>
 8002982:	79fa      	ldrb	r2, [r7, #7]
 8002984:	490e      	ldr	r1, [pc, #56]	; (80029c0 <tud_audio_n_read+0x54>)
 8002986:	4613      	mov	r3, r2
 8002988:	00db      	lsls	r3, r3, #3
 800298a:	1a9b      	subs	r3, r3, r2
 800298c:	00db      	lsls	r3, r3, #3
 800298e:	440b      	add	r3, r1
 8002990:	3304      	adds	r3, #4
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d101      	bne.n	800299c <tud_audio_n_read+0x30>
 8002998:	2300      	movs	r3, #0
 800299a:	e00d      	b.n	80029b8 <tud_audio_n_read+0x4c>
  return tu_fifo_read_n(&_audiod_fct[func_id].ep_out_ff, buffer, bufsize);
 800299c:	79fa      	ldrb	r2, [r7, #7]
 800299e:	4613      	mov	r3, r2
 80029a0:	00db      	lsls	r3, r3, #3
 80029a2:	1a9b      	subs	r3, r3, r2
 80029a4:	00db      	lsls	r3, r3, #3
 80029a6:	3320      	adds	r3, #32
 80029a8:	4a05      	ldr	r2, [pc, #20]	; (80029c0 <tud_audio_n_read+0x54>)
 80029aa:	4413      	add	r3, r2
 80029ac:	88ba      	ldrh	r2, [r7, #4]
 80029ae:	6839      	ldr	r1, [r7, #0]
 80029b0:	4618      	mov	r0, r3
 80029b2:	f002 fb1e 	bl	8004ff2 <tu_fifo_read_n>
 80029b6:	4603      	mov	r3, r0
}
 80029b8:	4618      	mov	r0, r3
 80029ba:	3708      	adds	r7, #8
 80029bc:	46bd      	mov	sp, r7
 80029be:	bd80      	pop	{r7, pc}
 80029c0:	20001848 	.word	0x20001848

080029c4 <audiod_rx_done_cb>:
// If you prefer your own (more efficient) implementation suiting your purpose set CFG_TUD_AUDIO_ENABLE_DECODING = 0.

#if CFG_TUD_AUDIO_ENABLE_EP_OUT

static bool audiod_rx_done_cb(uint8_t rhport, audiod_function_t* audio, uint16_t n_bytes_received)
{
 80029c4:	b590      	push	{r4, r7, lr}
 80029c6:	b087      	sub	sp, #28
 80029c8:	af02      	add	r7, sp, #8
 80029ca:	4603      	mov	r3, r0
 80029cc:	6039      	str	r1, [r7, #0]
 80029ce:	71fb      	strb	r3, [r7, #7]
 80029d0:	4613      	mov	r3, r2
 80029d2:	80bb      	strh	r3, [r7, #4]
  uint8_t idxItf = 0;
 80029d4:	2300      	movs	r3, #0
 80029d6:	73bb      	strb	r3, [r7, #14]
  uint8_t const *dummy2;
  uint8_t idx_audio_fct = 0;
 80029d8:	2300      	movs	r3, #0
 80029da:	73fb      	strb	r3, [r7, #15]

  if (tud_audio_rx_done_pre_read_cb || tud_audio_rx_done_post_read_cb)
 80029dc:	4b32      	ldr	r3, [pc, #200]	; (8002aa8 <audiod_rx_done_cb+0xe4>)
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d102      	bne.n	80029e8 <audiod_rx_done_cb+0x24>
 80029e2:	4b32      	ldr	r3, [pc, #200]	; (8002aac <audiod_rx_done_cb+0xe8>)
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d015      	beq.n	8002a14 <audiod_rx_done_cb+0x50>
  {
    idx_audio_fct = audiod_get_audio_fct_idx(audio);
 80029e8:	6838      	ldr	r0, [r7, #0]
 80029ea:	f001 f8d3 	bl	8003b94 <audiod_get_audio_fct_idx>
 80029ee:	4603      	mov	r3, r0
 80029f0:	73fb      	strb	r3, [r7, #15]
    TU_VERIFY(audiod_get_AS_interface_index(audio->ep_out_as_intf_num, audio, &idxItf, &dummy2));
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	7c18      	ldrb	r0, [r3, #16]
 80029f6:	f107 0308 	add.w	r3, r7, #8
 80029fa:	f107 020e 	add.w	r2, r7, #14
 80029fe:	6839      	ldr	r1, [r7, #0]
 8002a00:	f000 fee4 	bl	80037cc <audiod_get_AS_interface_index>
 8002a04:	4603      	mov	r3, r0
 8002a06:	f083 0301 	eor.w	r3, r3, #1
 8002a0a:	b2db      	uxtb	r3, r3
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d001      	beq.n	8002a14 <audiod_rx_done_cb+0x50>
 8002a10:	2300      	movs	r3, #0
 8002a12:	e044      	b.n	8002a9e <audiod_rx_done_cb+0xda>
  }

  // Call a weak callback here - a possibility for user to get informed an audio packet was received and data gets now loaded into EP FIFO (or decoded into support RX software FIFO)
  if (tud_audio_rx_done_pre_read_cb)
 8002a14:	4b24      	ldr	r3, [pc, #144]	; (8002aa8 <audiod_rx_done_cb+0xe4>)
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d015      	beq.n	8002a46 <audiod_rx_done_cb+0x82>
  {
    TU_VERIFY(tud_audio_rx_done_pre_read_cb(rhport, n_bytes_received, idx_audio_fct, audio->ep_out, audio->alt_setting[idxItf]));
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	7b5c      	ldrb	r4, [r3, #13]
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	69db      	ldr	r3, [r3, #28]
 8002a22:	7bba      	ldrb	r2, [r7, #14]
 8002a24:	4413      	add	r3, r2
 8002a26:	781b      	ldrb	r3, [r3, #0]
 8002a28:	7bfa      	ldrb	r2, [r7, #15]
 8002a2a:	88b9      	ldrh	r1, [r7, #4]
 8002a2c:	79f8      	ldrb	r0, [r7, #7]
 8002a2e:	9300      	str	r3, [sp, #0]
 8002a30:	4623      	mov	r3, r4
 8002a32:	f7fe f82f 	bl	8000a94 <tud_audio_rx_done_pre_read_cb>
 8002a36:	4603      	mov	r3, r0
 8002a38:	f083 0301 	eor.w	r3, r3, #1
 8002a3c:	b2db      	uxtb	r3, r3
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d001      	beq.n	8002a46 <audiod_rx_done_cb+0x82>
 8002a42:	2300      	movs	r3, #0
 8002a44:	e02b      	b.n	8002a9e <audiod_rx_done_cb+0xda>

  // Schedule for next receive
  TU_VERIFY(usbd_edpt_xfer(rhport, audio->ep_out, audio->lin_buf_out, audio->ep_out_sz), false);
#else
  // Data is already placed in EP FIFO, schedule for next receive
  TU_VERIFY(usbd_edpt_xfer_fifo(rhport, audio->ep_out, &audio->ep_out_ff, audio->ep_out_sz), false);
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	7b59      	ldrb	r1, [r3, #13]
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	f103 0220 	add.w	r2, r3, #32
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	89db      	ldrh	r3, [r3, #14]
 8002a54:	79f8      	ldrb	r0, [r7, #7]
 8002a56:	f003 fe0f 	bl	8006678 <usbd_edpt_xfer_fifo>
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	f083 0301 	eor.w	r3, r3, #1
 8002a60:	b2db      	uxtb	r3, r3
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d001      	beq.n	8002a6a <audiod_rx_done_cb+0xa6>
 8002a66:	2300      	movs	r3, #0
 8002a68:	e019      	b.n	8002a9e <audiod_rx_done_cb+0xda>
#endif

#endif

  // Call a weak callback here - a possibility for user to get informed decoding was completed
  if (tud_audio_rx_done_post_read_cb)
 8002a6a:	4b10      	ldr	r3, [pc, #64]	; (8002aac <audiod_rx_done_cb+0xe8>)
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d015      	beq.n	8002a9c <audiod_rx_done_cb+0xd8>
  {
    TU_VERIFY(tud_audio_rx_done_post_read_cb(rhport, n_bytes_received, idx_audio_fct, audio->ep_out, audio->alt_setting[idxItf]));
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	7b5c      	ldrb	r4, [r3, #13]
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	69db      	ldr	r3, [r3, #28]
 8002a78:	7bba      	ldrb	r2, [r7, #14]
 8002a7a:	4413      	add	r3, r2
 8002a7c:	781b      	ldrb	r3, [r3, #0]
 8002a7e:	7bfa      	ldrb	r2, [r7, #15]
 8002a80:	88b9      	ldrh	r1, [r7, #4]
 8002a82:	79f8      	ldrb	r0, [r7, #7]
 8002a84:	9300      	str	r3, [sp, #0]
 8002a86:	4623      	mov	r3, r4
 8002a88:	f3af 8000 	nop.w
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	f083 0301 	eor.w	r3, r3, #1
 8002a92:	b2db      	uxtb	r3, r3
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d001      	beq.n	8002a9c <audiod_rx_done_cb+0xd8>
 8002a98:	2300      	movs	r3, #0
 8002a9a:	e000      	b.n	8002a9e <audiod_rx_done_cb+0xda>
  }

  return true;
 8002a9c:	2301      	movs	r3, #1
}
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	3714      	adds	r7, #20
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bd90      	pop	{r4, r7, pc}
 8002aa6:	bf00      	nop
 8002aa8:	08000a95 	.word	0x08000a95
 8002aac:	00000000 	.word	0x00000000

08002ab0 <tud_audio_n_write>:
 * \param[in]       data: Pointer to data array to be copied from
 * \param[in]       len: # of array elements to copy
 * \return          Number of bytes actually written
 */
uint16_t tud_audio_n_write(uint8_t func_id, const void * data, uint16_t len)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b082      	sub	sp, #8
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	6039      	str	r1, [r7, #0]
 8002aba:	71fb      	strb	r3, [r7, #7]
 8002abc:	4613      	mov	r3, r2
 8002abe:	80bb      	strh	r3, [r7, #4]
  TU_VERIFY(func_id < CFG_TUD_AUDIO && _audiod_fct[func_id].p_desc != NULL);
 8002ac0:	79fb      	ldrb	r3, [r7, #7]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d10a      	bne.n	8002adc <tud_audio_n_write+0x2c>
 8002ac6:	79fa      	ldrb	r2, [r7, #7]
 8002ac8:	490f      	ldr	r1, [pc, #60]	; (8002b08 <tud_audio_n_write+0x58>)
 8002aca:	4613      	mov	r3, r2
 8002acc:	00db      	lsls	r3, r3, #3
 8002ace:	1a9b      	subs	r3, r3, r2
 8002ad0:	00db      	lsls	r3, r3, #3
 8002ad2:	440b      	add	r3, r1
 8002ad4:	3304      	adds	r3, #4
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d101      	bne.n	8002ae0 <tud_audio_n_write+0x30>
 8002adc:	2300      	movs	r3, #0
 8002ade:	e00e      	b.n	8002afe <tud_audio_n_write+0x4e>
  return tu_fifo_write_n(&_audiod_fct[func_id].ep_in_ff, data, len);
 8002ae0:	79fa      	ldrb	r2, [r7, #7]
 8002ae2:	4613      	mov	r3, r2
 8002ae4:	00db      	lsls	r3, r3, #3
 8002ae6:	1a9b      	subs	r3, r3, r2
 8002ae8:	00db      	lsls	r3, r3, #3
 8002aea:	3328      	adds	r3, #40	; 0x28
 8002aec:	4a06      	ldr	r2, [pc, #24]	; (8002b08 <tud_audio_n_write+0x58>)
 8002aee:	4413      	add	r3, r2
 8002af0:	3304      	adds	r3, #4
 8002af2:	88ba      	ldrh	r2, [r7, #4]
 8002af4:	6839      	ldr	r1, [r7, #0]
 8002af6:	4618      	mov	r0, r3
 8002af8:	f002 fae2 	bl	80050c0 <tu_fifo_write_n>
 8002afc:	4603      	mov	r3, r0
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	3708      	adds	r7, #8
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bd80      	pop	{r7, pc}
 8002b06:	bf00      	nop
 8002b08:	20001848 	.word	0x20001848

08002b0c <audiod_tx_done_cb>:
// If you prefer your own (more efficient) implementation suiting your purpose set CFG_TUD_AUDIO_ENABLE_ENCODING = 0 and use tud_audio_n_write.

// n_bytes_copied - Informs caller how many bytes were loaded. In case n_bytes_copied = 0, a ZLP is scheduled to inform host no data is available for current frame.
#if CFG_TUD_AUDIO_ENABLE_EP_IN
static bool audiod_tx_done_cb(uint8_t rhport, audiod_function_t * audio)
{
 8002b0c:	b590      	push	{r4, r7, lr}
 8002b0e:	b089      	sub	sp, #36	; 0x24
 8002b10:	af02      	add	r7, sp, #8
 8002b12:	4603      	mov	r3, r0
 8002b14:	6039      	str	r1, [r7, #0]
 8002b16:	71fb      	strb	r3, [r7, #7]
  uint8_t idxItf;
  uint8_t const *dummy2;

  uint8_t idx_audio_fct = audiod_get_audio_fct_idx(audio);
 8002b18:	6838      	ldr	r0, [r7, #0]
 8002b1a:	f001 f83b 	bl	8003b94 <audiod_get_audio_fct_idx>
 8002b1e:	4603      	mov	r3, r0
 8002b20:	75fb      	strb	r3, [r7, #23]
  TU_VERIFY(audiod_get_AS_interface_index(audio->ep_in_as_intf_num, audio, &idxItf, &dummy2));
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	7b18      	ldrb	r0, [r3, #12]
 8002b26:	f107 0308 	add.w	r3, r7, #8
 8002b2a:	f107 020f 	add.w	r2, r7, #15
 8002b2e:	6839      	ldr	r1, [r7, #0]
 8002b30:	f000 fe4c 	bl	80037cc <audiod_get_AS_interface_index>
 8002b34:	4603      	mov	r3, r0
 8002b36:	f083 0301 	eor.w	r3, r3, #1
 8002b3a:	b2db      	uxtb	r3, r3
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d001      	beq.n	8002b44 <audiod_tx_done_cb+0x38>
 8002b40:	2300      	movs	r3, #0
 8002b42:	e05b      	b.n	8002bfc <audiod_tx_done_cb+0xf0>

  // Only send something if current alternate interface is not 0 as in this case nothing is to be sent due to UAC2 specifications
  if (audio->alt_setting[idxItf] == 0) return false;
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	69db      	ldr	r3, [r3, #28]
 8002b48:	7bfa      	ldrb	r2, [r7, #15]
 8002b4a:	4413      	add	r3, r2
 8002b4c:	781b      	ldrb	r3, [r3, #0]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d101      	bne.n	8002b56 <audiod_tx_done_cb+0x4a>
 8002b52:	2300      	movs	r3, #0
 8002b54:	e052      	b.n	8002bfc <audiod_tx_done_cb+0xf0>

  // Call a weak callback here - a possibility for user to get informed former TX was completed and data gets now loaded into EP in buffer (in case FIFOs are used) or
  // if no FIFOs are used the user may use this call back to load its data into the EP IN buffer by use of tud_audio_n_write_ep_in_buffer().
  if (tud_audio_tx_done_pre_load_cb) TU_VERIFY(tud_audio_tx_done_pre_load_cb(rhport, idx_audio_fct, audio->ep_in, audio->alt_setting[idxItf]));
 8002b56:	4b2b      	ldr	r3, [pc, #172]	; (8002c04 <audiod_tx_done_cb+0xf8>)
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d012      	beq.n	8002b82 <audiod_tx_done_cb+0x76>
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	7a1a      	ldrb	r2, [r3, #8]
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	69db      	ldr	r3, [r3, #28]
 8002b64:	7bf9      	ldrb	r1, [r7, #15]
 8002b66:	440b      	add	r3, r1
 8002b68:	781b      	ldrb	r3, [r3, #0]
 8002b6a:	7df9      	ldrb	r1, [r7, #23]
 8002b6c:	79f8      	ldrb	r0, [r7, #7]
 8002b6e:	f7fd ffb3 	bl	8000ad8 <tud_audio_tx_done_pre_load_cb>
 8002b72:	4603      	mov	r3, r0
 8002b74:	f083 0301 	eor.w	r3, r3, #1
 8002b78:	b2db      	uxtb	r3, r3
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d001      	beq.n	8002b82 <audiod_tx_done_cb+0x76>
 8002b7e:	2300      	movs	r3, #0
 8002b80:	e03c      	b.n	8002bfc <audiod_tx_done_cb+0xf0>
  TU_VERIFY(usbd_edpt_xfer(rhport, audio->ep_in, audio->lin_buf_in, n_bytes_tx));

#else
  // No support FIFOs, if no linear buffer required schedule transmit, else put data into linear buffer and schedule

  n_bytes_tx = tu_min16(tu_fifo_count(&audio->ep_in_ff), audio->ep_in_sz);      // Limit up to max packet size, more can not be done for ISO
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	332c      	adds	r3, #44	; 0x2c
 8002b86:	4618      	mov	r0, r3
 8002b88:	f002 f962 	bl	8004e50 <tu_fifo_count>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	461a      	mov	r2, r3
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	895b      	ldrh	r3, [r3, #10]
 8002b94:	827a      	strh	r2, [r7, #18]
 8002b96:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_bit_clear(uint32_t value, uint8_t pos) { return value & (~TU_BIT(pos));               }
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }

//------------- Min -------------//
TU_ATTR_ALWAYS_INLINE static inline uint8_t  tu_min8  (uint8_t  x, uint8_t y ) { return (x < y) ? x : y; }
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8002b98:	8a7a      	ldrh	r2, [r7, #18]
 8002b9a:	8a3b      	ldrh	r3, [r7, #16]
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	bf28      	it	cs
 8002ba0:	4613      	movcs	r3, r2
 8002ba2:	b29b      	uxth	r3, r3
 8002ba4:	82bb      	strh	r3, [r7, #20]
#if USE_LINEAR_BUFFER_TX
  tu_fifo_read_n(&audio->ep_in_ff, audio->lin_buf_in, n_bytes_tx);
  TU_VERIFY(usbd_edpt_xfer(rhport, audio->ep_in, audio->lin_buf_in, n_bytes_tx));
#else
  // Send everything in ISO EP FIFO
  TU_VERIFY(usbd_edpt_xfer_fifo(rhport, audio->ep_in, &audio->ep_in_ff, n_bytes_tx));
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	7a19      	ldrb	r1, [r3, #8]
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	f103 022c 	add.w	r2, r3, #44	; 0x2c
 8002bb0:	8abb      	ldrh	r3, [r7, #20]
 8002bb2:	79f8      	ldrb	r0, [r7, #7]
 8002bb4:	f003 fd60 	bl	8006678 <usbd_edpt_xfer_fifo>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	f083 0301 	eor.w	r3, r3, #1
 8002bbe:	b2db      	uxtb	r3, r3
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d001      	beq.n	8002bc8 <audiod_tx_done_cb+0xbc>
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	e019      	b.n	8002bfc <audiod_tx_done_cb+0xf0>
#endif

#endif

  // Call a weak callback here - a possibility for user to get informed former TX was completed and how many bytes were loaded for the next frame
  if (tud_audio_tx_done_post_load_cb) TU_VERIFY(tud_audio_tx_done_post_load_cb(rhport, n_bytes_tx, idx_audio_fct, audio->ep_in, audio->alt_setting[idxItf]));
 8002bc8:	4b0f      	ldr	r3, [pc, #60]	; (8002c08 <audiod_tx_done_cb+0xfc>)
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d015      	beq.n	8002bfa <audiod_tx_done_cb+0xee>
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	7a1c      	ldrb	r4, [r3, #8]
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	69db      	ldr	r3, [r3, #28]
 8002bd6:	7bfa      	ldrb	r2, [r7, #15]
 8002bd8:	4413      	add	r3, r2
 8002bda:	781b      	ldrb	r3, [r3, #0]
 8002bdc:	7dfa      	ldrb	r2, [r7, #23]
 8002bde:	8ab9      	ldrh	r1, [r7, #20]
 8002be0:	79f8      	ldrb	r0, [r7, #7]
 8002be2:	9300      	str	r3, [sp, #0]
 8002be4:	4623      	mov	r3, r4
 8002be6:	f7fd ff8d 	bl	8000b04 <tud_audio_tx_done_post_load_cb>
 8002bea:	4603      	mov	r3, r0
 8002bec:	f083 0301 	eor.w	r3, r3, #1
 8002bf0:	b2db      	uxtb	r3, r3
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d001      	beq.n	8002bfa <audiod_tx_done_cb+0xee>
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	e000      	b.n	8002bfc <audiod_tx_done_cb+0xf0>

  return true;
 8002bfa:	2301      	movs	r3, #1
}
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	371c      	adds	r7, #28
 8002c00:	46bd      	mov	sp, r7
 8002c02:	bd90      	pop	{r4, r7, pc}
 8002c04:	08000ad9 	.word	0x08000ad9
 8002c08:	08000b05 	.word	0x08000b05

08002c0c <audiod_init>:

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void audiod_init(void)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b084      	sub	sp, #16
 8002c10:	af02      	add	r7, sp, #8
  tu_memclr(_audiod_fct, sizeof(_audiod_fct));
 8002c12:	2238      	movs	r2, #56	; 0x38
 8002c14:	2100      	movs	r1, #0
 8002c16:	4824      	ldr	r0, [pc, #144]	; (8002ca8 <audiod_init+0x9c>)
 8002c18:	f005 fe04 	bl	8008824 <memset>

  for(uint8_t i=0; i<CFG_TUD_AUDIO; i++)
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	71fb      	strb	r3, [r7, #7]
 8002c20:	e039      	b.n	8002c96 <audiod_init+0x8a>
  {
    audiod_function_t* audio = &_audiod_fct[i];
 8002c22:	79fa      	ldrb	r2, [r7, #7]
 8002c24:	4613      	mov	r3, r2
 8002c26:	00db      	lsls	r3, r3, #3
 8002c28:	1a9b      	subs	r3, r3, r2
 8002c2a:	00db      	lsls	r3, r3, #3
 8002c2c:	4a1e      	ldr	r2, [pc, #120]	; (8002ca8 <audiod_init+0x9c>)
 8002c2e:	4413      	add	r3, r2
 8002c30:	603b      	str	r3, [r7, #0]

    // Initialize control buffers
    switch (i)
 8002c32:	79fb      	ldrb	r3, [r7, #7]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d106      	bne.n	8002c46 <audiod_init+0x3a>
    {
      case 0:
        audio->ctrl_buf = ctrl_buf_1;
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	4a1c      	ldr	r2, [pc, #112]	; (8002cac <audiod_init+0xa0>)
 8002c3c:	615a      	str	r2, [r3, #20]
        audio->ctrl_buf_sz = CFG_TUD_AUDIO_FUNC_1_CTRL_BUF_SZ;
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	2240      	movs	r2, #64	; 0x40
 8002c42:	761a      	strb	r2, [r3, #24]
        break;
 8002c44:	bf00      	nop
        break;
#endif
    }

    // Initialize active alternate interface buffers
    switch (i)
 8002c46:	79fb      	ldrb	r3, [r7, #7]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d103      	bne.n	8002c54 <audiod_init+0x48>
    {
#if CFG_TUD_AUDIO_FUNC_1_N_AS_INT > 0
      case 0:
        audio->alt_setting = alt_setting_1;
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	4a18      	ldr	r2, [pc, #96]	; (8002cb0 <audiod_init+0xa4>)
 8002c50:	61da      	str	r2, [r3, #28]
        break;
 8002c52:	bf00      	nop
    }

    // Initialize IN EP FIFO if required
#if CFG_TUD_AUDIO_ENABLE_EP_IN && !CFG_TUD_AUDIO_ENABLE_ENCODING

    switch (i)
 8002c54:	79fb      	ldrb	r3, [r7, #7]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d10b      	bne.n	8002c72 <audiod_init+0x66>
    {
#if CFG_TUD_AUDIO_FUNC_1_EP_IN_SW_BUF_SZ > 0
      case 0:
        tu_fifo_config(&audio->ep_in_ff, audio_ep_in_sw_buf_1, CFG_TUD_AUDIO_FUNC_1_EP_IN_SW_BUF_SZ, 1, true);
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	f103 002c 	add.w	r0, r3, #44	; 0x2c
 8002c60:	2301      	movs	r3, #1
 8002c62:	9300      	str	r3, [sp, #0]
 8002c64:	2301      	movs	r3, #1
 8002c66:	f44f 7242 	mov.w	r2, #776	; 0x308
 8002c6a:	4912      	ldr	r1, [pc, #72]	; (8002cb4 <audiod_init+0xa8>)
 8002c6c:	f001 fc5e 	bl	800452c <tu_fifo_config>
#if CFG_FIFO_MUTEX
        tu_fifo_config_mutex(&audio->ep_in_ff, osal_mutex_create(&ep_in_ff_mutex_wr_1), NULL);
#endif
        break;
 8002c70:	bf00      	nop
#endif // USE_LINEAR_BUFFER_TX

    // Initialize OUT EP FIFO if required
#if CFG_TUD_AUDIO_ENABLE_EP_OUT && !CFG_TUD_AUDIO_ENABLE_DECODING

    switch (i)
 8002c72:	79fb      	ldrb	r3, [r7, #7]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d10b      	bne.n	8002c90 <audiod_init+0x84>
    {
#if CFG_TUD_AUDIO_FUNC_1_EP_OUT_SW_BUF_SZ > 0
      case 0:
        tu_fifo_config(&audio->ep_out_ff, audio_ep_out_sw_buf_1, CFG_TUD_AUDIO_FUNC_1_EP_OUT_SW_BUF_SZ, 1, true);
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	f103 0020 	add.w	r0, r3, #32
 8002c7e:	2301      	movs	r3, #1
 8002c80:	9300      	str	r3, [sp, #0]
 8002c82:	2301      	movs	r3, #1
 8002c84:	f44f 62c2 	mov.w	r2, #1552	; 0x610
 8002c88:	490b      	ldr	r1, [pc, #44]	; (8002cb8 <audiod_init+0xac>)
 8002c8a:	f001 fc4f 	bl	800452c <tu_fifo_config>
#if CFG_FIFO_MUTEX
        tu_fifo_config_mutex(&audio->ep_out_ff, NULL, osal_mutex_create(&ep_out_ff_mutex_rd_1));
#endif
        break;
 8002c8e:	bf00      	nop
  for(uint8_t i=0; i<CFG_TUD_AUDIO; i++)
 8002c90:	79fb      	ldrb	r3, [r7, #7]
 8002c92:	3301      	adds	r3, #1
 8002c94:	71fb      	strb	r3, [r7, #7]
 8002c96:	79fb      	ldrb	r3, [r7, #7]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d0c2      	beq.n	8002c22 <audiod_init+0x16>
        break;
#endif
    }
#endif // CFG_TUD_AUDIO_ENABLE_TYPE_I_DECODING
  }
}
 8002c9c:	bf00      	nop
 8002c9e:	bf00      	nop
 8002ca0:	3708      	adds	r7, #8
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bd80      	pop	{r7, pc}
 8002ca6:	bf00      	nop
 8002ca8:	20001848 	.word	0x20001848
 8002cac:	20001804 	.word	0x20001804
 8002cb0:	20001844 	.word	0x20001844
 8002cb4:	20000eec 	.word	0x20000eec
 8002cb8:	200011f4 	.word	0x200011f4

08002cbc <audiod_reset>:

void audiod_reset(uint8_t rhport)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b084      	sub	sp, #16
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	71fb      	strb	r3, [r7, #7]
  (void) rhport;

  for(uint8_t i=0; i<CFG_TUD_AUDIO; i++)
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	73fb      	strb	r3, [r7, #15]
 8002cca:	e019      	b.n	8002d00 <audiod_reset+0x44>
  {
    audiod_function_t* audio = &_audiod_fct[i];
 8002ccc:	7bfa      	ldrb	r2, [r7, #15]
 8002cce:	4613      	mov	r3, r2
 8002cd0:	00db      	lsls	r3, r3, #3
 8002cd2:	1a9b      	subs	r3, r3, r2
 8002cd4:	00db      	lsls	r3, r3, #3
 8002cd6:	4a0e      	ldr	r2, [pc, #56]	; (8002d10 <audiod_reset+0x54>)
 8002cd8:	4413      	add	r3, r2
 8002cda:	60bb      	str	r3, [r7, #8]
    tu_memclr(audio, ITF_MEM_RESET_SIZE);
 8002cdc:	2214      	movs	r2, #20
 8002cde:	2100      	movs	r1, #0
 8002ce0:	68b8      	ldr	r0, [r7, #8]
 8002ce2:	f005 fd9f 	bl	8008824 <memset>

#if CFG_TUD_AUDIO_ENABLE_EP_IN && !CFG_TUD_AUDIO_ENABLE_ENCODING
    tu_fifo_clear(&audio->ep_in_ff);
 8002ce6:	68bb      	ldr	r3, [r7, #8]
 8002ce8:	332c      	adds	r3, #44	; 0x2c
 8002cea:	4618      	mov	r0, r3
 8002cec:	f002 fa0c 	bl	8005108 <tu_fifo_clear>
#endif

#if CFG_TUD_AUDIO_ENABLE_EP_OUT && !CFG_TUD_AUDIO_ENABLE_DECODING
    tu_fifo_clear(&audio->ep_out_ff);
 8002cf0:	68bb      	ldr	r3, [r7, #8]
 8002cf2:	3320      	adds	r3, #32
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	f002 fa07 	bl	8005108 <tu_fifo_clear>
  for(uint8_t i=0; i<CFG_TUD_AUDIO; i++)
 8002cfa:	7bfb      	ldrb	r3, [r7, #15]
 8002cfc:	3301      	adds	r3, #1
 8002cfe:	73fb      	strb	r3, [r7, #15]
 8002d00:	7bfb      	ldrb	r3, [r7, #15]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d0e2      	beq.n	8002ccc <audiod_reset+0x10>
    {
      tu_fifo_clear(&audio->rx_supp_ff[cnt]);
    }
#endif
  }
}
 8002d06:	bf00      	nop
 8002d08:	bf00      	nop
 8002d0a:	3710      	adds	r7, #16
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bd80      	pop	{r7, pc}
 8002d10:	20001848 	.word	0x20001848

08002d14 <audiod_open>:

uint16_t audiod_open(uint8_t rhport, tusb_desc_interface_t const * itf_desc, uint16_t max_len)
{
 8002d14:	b480      	push	{r7}
 8002d16:	b085      	sub	sp, #20
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	6039      	str	r1, [r7, #0]
 8002d1e:	71fb      	strb	r3, [r7, #7]
 8002d20:	4613      	mov	r3, r2
 8002d22:	80bb      	strh	r3, [r7, #4]
  (void) max_len;

  TU_VERIFY ( TUSB_CLASS_AUDIO  == itf_desc->bInterfaceClass &&
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	795b      	ldrb	r3, [r3, #5]
 8002d28:	2b01      	cmp	r3, #1
 8002d2a:	d103      	bne.n	8002d34 <audiod_open+0x20>
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	799b      	ldrb	r3, [r3, #6]
 8002d30:	2b01      	cmp	r3, #1
 8002d32:	d001      	beq.n	8002d38 <audiod_open+0x24>
 8002d34:	2300      	movs	r3, #0
 8002d36:	e064      	b.n	8002e02 <audiod_open+0xee>
              AUDIO_SUBCLASS_CONTROL    == itf_desc->bInterfaceSubClass);

  // Verify version is correct - this check can be omitted
  TU_VERIFY(itf_desc->bInterfaceProtocol == AUDIO_INT_PROTOCOL_CODE_V2);
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	79db      	ldrb	r3, [r3, #7]
 8002d3c:	2b20      	cmp	r3, #32
 8002d3e:	d001      	beq.n	8002d44 <audiod_open+0x30>
 8002d40:	2300      	movs	r3, #0
 8002d42:	e05e      	b.n	8002e02 <audiod_open+0xee>

  // Verify interrupt control EP is enabled if demanded by descriptor - this should be best some static check however - this check can be omitted
  if (itf_desc->bNumEndpoints == 1) // 0 or 1 EPs are allowed
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	791b      	ldrb	r3, [r3, #4]
 8002d48:	2b01      	cmp	r3, #1
 8002d4a:	d101      	bne.n	8002d50 <audiod_open+0x3c>
  {
    TU_VERIFY(CFG_TUD_AUDIO_INT_CTR_EPSIZE_IN > 0);
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	e058      	b.n	8002e02 <audiod_open+0xee>
  }

  // Alternate setting MUST be zero - this check can be omitted
  TU_VERIFY(itf_desc->bAlternateSetting == 0);
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	78db      	ldrb	r3, [r3, #3]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d001      	beq.n	8002d5c <audiod_open+0x48>
 8002d58:	2300      	movs	r3, #0
 8002d5a:	e052      	b.n	8002e02 <audiod_open+0xee>

  // Find available audio driver interface
  uint8_t i;
  for (i = 0; i < CFG_TUD_AUDIO; i++)
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	73fb      	strb	r3, [r7, #15]
 8002d60:	e030      	b.n	8002dc4 <audiod_open+0xb0>
  {
    if (!_audiod_fct[i].p_desc)
 8002d62:	7bfa      	ldrb	r2, [r7, #15]
 8002d64:	492a      	ldr	r1, [pc, #168]	; (8002e10 <audiod_open+0xfc>)
 8002d66:	4613      	mov	r3, r2
 8002d68:	00db      	lsls	r3, r3, #3
 8002d6a:	1a9b      	subs	r3, r3, r2
 8002d6c:	00db      	lsls	r3, r3, #3
 8002d6e:	440b      	add	r3, r1
 8002d70:	3304      	adds	r3, #4
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d122      	bne.n	8002dbe <audiod_open+0xaa>
    {
      _audiod_fct[i].p_desc = (uint8_t const *)itf_desc;    // Save pointer to AC descriptor which is by specification always the first one
 8002d78:	7bfa      	ldrb	r2, [r7, #15]
 8002d7a:	4925      	ldr	r1, [pc, #148]	; (8002e10 <audiod_open+0xfc>)
 8002d7c:	4613      	mov	r3, r2
 8002d7e:	00db      	lsls	r3, r3, #3
 8002d80:	1a9b      	subs	r3, r3, r2
 8002d82:	00db      	lsls	r3, r3, #3
 8002d84:	440b      	add	r3, r1
 8002d86:	3304      	adds	r3, #4
 8002d88:	683a      	ldr	r2, [r7, #0]
 8002d8a:	601a      	str	r2, [r3, #0]
      _audiod_fct[i].rhport = rhport;
 8002d8c:	7bfa      	ldrb	r2, [r7, #15]
 8002d8e:	4920      	ldr	r1, [pc, #128]	; (8002e10 <audiod_open+0xfc>)
 8002d90:	4613      	mov	r3, r2
 8002d92:	00db      	lsls	r3, r3, #3
 8002d94:	1a9b      	subs	r3, r3, r2
 8002d96:	00db      	lsls	r3, r3, #3
 8002d98:	440b      	add	r3, r1
 8002d9a:	79fa      	ldrb	r2, [r7, #7]
 8002d9c:	701a      	strb	r2, [r3, #0]

      // Setup descriptor lengths
      switch (i)
 8002d9e:	7bfb      	ldrb	r3, [r7, #15]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d113      	bne.n	8002dcc <audiod_open+0xb8>
      {
        case 0:
          _audiod_fct[i].desc_length = CFG_TUD_AUDIO_FUNC_1_DESC_LEN;
 8002da4:	7bfa      	ldrb	r2, [r7, #15]
 8002da6:	491a      	ldr	r1, [pc, #104]	; (8002e10 <audiod_open+0xfc>)
 8002da8:	4613      	mov	r3, r2
 8002daa:	00db      	lsls	r3, r3, #3
 8002dac:	1a9b      	subs	r3, r3, r2
 8002dae:	00db      	lsls	r3, r3, #3
 8002db0:	440b      	add	r3, r1
 8002db2:	3312      	adds	r3, #18
 8002db4:	f44f 729c 	mov.w	r2, #312	; 0x138
 8002db8:	801a      	strh	r2, [r3, #0]
          break;
 8002dba:	bf00      	nop
      }
  #endif

#endif // USE_ISO_EP_ALLOCATION

      break;
 8002dbc:	e006      	b.n	8002dcc <audiod_open+0xb8>
  for (i = 0; i < CFG_TUD_AUDIO; i++)
 8002dbe:	7bfb      	ldrb	r3, [r7, #15]
 8002dc0:	3301      	adds	r3, #1
 8002dc2:	73fb      	strb	r3, [r7, #15]
 8002dc4:	7bfb      	ldrb	r3, [r7, #15]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d0cb      	beq.n	8002d62 <audiod_open+0x4e>
 8002dca:	e000      	b.n	8002dce <audiod_open+0xba>
      break;
 8002dcc:	bf00      	nop
    }
  }

  // Verify we found a free one
  TU_ASSERT( i < CFG_TUD_AUDIO );
 8002dce:	7bfb      	ldrb	r3, [r7, #15]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d00a      	beq.n	8002dea <audiod_open+0xd6>
 8002dd4:	4b0f      	ldr	r3, [pc, #60]	; (8002e14 <audiod_open+0x100>)
 8002dd6:	60bb      	str	r3, [r7, #8]
 8002dd8:	68bb      	ldr	r3, [r7, #8]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f003 0301 	and.w	r3, r3, #1
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d000      	beq.n	8002de6 <audiod_open+0xd2>
 8002de4:	be00      	bkpt	0x0000
 8002de6:	2300      	movs	r3, #0
 8002de8:	e00b      	b.n	8002e02 <audiod_open+0xee>

  // This is all we need so far - the EPs are setup by a later set_interface request (as per UAC2 specification)
  uint16_t drv_len = _audiod_fct[i].desc_length - TUD_AUDIO_DESC_IAD_LEN;    // - TUD_AUDIO_DESC_IAD_LEN since tinyUSB already handles the IAD descriptor
 8002dea:	7bfa      	ldrb	r2, [r7, #15]
 8002dec:	4908      	ldr	r1, [pc, #32]	; (8002e10 <audiod_open+0xfc>)
 8002dee:	4613      	mov	r3, r2
 8002df0:	00db      	lsls	r3, r3, #3
 8002df2:	1a9b      	subs	r3, r3, r2
 8002df4:	00db      	lsls	r3, r3, #3
 8002df6:	440b      	add	r3, r1
 8002df8:	3312      	adds	r3, #18
 8002dfa:	881b      	ldrh	r3, [r3, #0]
 8002dfc:	3b08      	subs	r3, #8
 8002dfe:	81bb      	strh	r3, [r7, #12]

  return drv_len;
 8002e00:	89bb      	ldrh	r3, [r7, #12]
}
 8002e02:	4618      	mov	r0, r3
 8002e04:	3714      	adds	r7, #20
 8002e06:	46bd      	mov	sp, r7
 8002e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0c:	4770      	bx	lr
 8002e0e:	bf00      	nop
 8002e10:	20001848 	.word	0x20001848
 8002e14:	e000edf0 	.word	0xe000edf0

08002e18 <audiod_get_interface>:

static bool audiod_get_interface(uint8_t rhport, tusb_control_request_t const * p_request)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b086      	sub	sp, #24
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	4603      	mov	r3, r0
 8002e20:	6039      	str	r1, [r7, #0]
 8002e22:	71fb      	strb	r3, [r7, #7]
  uint8_t const itf = tu_u16_low(p_request->wIndex);
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	889b      	ldrh	r3, [r3, #4]
 8002e28:	b29b      	uxth	r3, r3
 8002e2a:	82bb      	strh	r3, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8002e2c:	8abb      	ldrh	r3, [r7, #20]
 8002e2e:	b2db      	uxtb	r3, r3
 8002e30:	75fb      	strb	r3, [r7, #23]

  // Find index of audio streaming interface
  uint8_t func_id, idxItf;
  uint8_t const *dummy;

  TU_VERIFY(audiod_get_AS_interface_index_global(itf, &func_id, &idxItf, &dummy));
 8002e32:	f107 030c 	add.w	r3, r7, #12
 8002e36:	f107 0212 	add.w	r2, r7, #18
 8002e3a:	f107 0113 	add.w	r1, r7, #19
 8002e3e:	7df8      	ldrb	r0, [r7, #23]
 8002e40:	f000 fd20 	bl	8003884 <audiod_get_AS_interface_index_global>
 8002e44:	4603      	mov	r3, r0
 8002e46:	f083 0301 	eor.w	r3, r3, #1
 8002e4a:	b2db      	uxtb	r3, r3
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d001      	beq.n	8002e54 <audiod_get_interface+0x3c>
 8002e50:	2300      	movs	r3, #0
 8002e52:	e019      	b.n	8002e88 <audiod_get_interface+0x70>
  TU_VERIFY(tud_control_xfer(rhport, p_request, &_audiod_fct[func_id].alt_setting[idxItf], 1));
 8002e54:	7cfb      	ldrb	r3, [r7, #19]
 8002e56:	4619      	mov	r1, r3
 8002e58:	4a0d      	ldr	r2, [pc, #52]	; (8002e90 <audiod_get_interface+0x78>)
 8002e5a:	460b      	mov	r3, r1
 8002e5c:	00db      	lsls	r3, r3, #3
 8002e5e:	1a5b      	subs	r3, r3, r1
 8002e60:	00db      	lsls	r3, r3, #3
 8002e62:	4413      	add	r3, r2
 8002e64:	331c      	adds	r3, #28
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	7cba      	ldrb	r2, [r7, #18]
 8002e6a:	441a      	add	r2, r3
 8002e6c:	79f8      	ldrb	r0, [r7, #7]
 8002e6e:	2301      	movs	r3, #1
 8002e70:	6839      	ldr	r1, [r7, #0]
 8002e72:	f003 fe27 	bl	8006ac4 <tud_control_xfer>
 8002e76:	4603      	mov	r3, r0
 8002e78:	f083 0301 	eor.w	r3, r3, #1
 8002e7c:	b2db      	uxtb	r3, r3
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d001      	beq.n	8002e86 <audiod_get_interface+0x6e>
 8002e82:	2300      	movs	r3, #0
 8002e84:	e000      	b.n	8002e88 <audiod_get_interface+0x70>

  TU_LOG2("  Get itf: %u - current alt: %u\r\n", itf, _audiod_fct[func_id].alt_setting[idxItf]);

  return true;
 8002e86:	2301      	movs	r3, #1
}
 8002e88:	4618      	mov	r0, r3
 8002e8a:	3718      	adds	r7, #24
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}
 8002e90:	20001848 	.word	0x20001848

08002e94 <audiod_set_interface>:

static bool audiod_set_interface(uint8_t rhport, tusb_control_request_t const * p_request)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b096      	sub	sp, #88	; 0x58
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	6039      	str	r1, [r7, #0]
 8002e9e:	71fb      	strb	r3, [r7, #7]
  // 2. Close EPs which are currently open
  // To do so it is not necessary to know the current active alternate interface since we already save the current EP addresses - we simply close them

  // 3. Open new EP

  uint8_t const itf = tu_u16_low(p_request->wIndex);
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	889b      	ldrh	r3, [r3, #4]
 8002ea4:	b29b      	uxth	r3, r3
 8002ea6:	873b      	strh	r3, [r7, #56]	; 0x38
 8002ea8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8002eaa:	b2db      	uxtb	r3, r3
 8002eac:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
  uint8_t const alt = tu_u16_low(p_request->wValue);
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	885b      	ldrh	r3, [r3, #2]
 8002eb4:	b29b      	uxth	r3, r3
 8002eb6:	877b      	strh	r3, [r7, #58]	; 0x3a
 8002eb8:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8002eba:	b2db      	uxtb	r3, r3
 8002ebc:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
  TU_LOG2("  Set itf: %u - alt: %u\r\n", itf, alt);

  // Find index of audio streaming interface and index of interface
  uint8_t func_id, idxItf;
  uint8_t const *p_desc;
  TU_VERIFY(audiod_get_AS_interface_index_global(itf, &func_id, &idxItf, &p_desc));
 8002ec0:	f107 0308 	add.w	r3, r7, #8
 8002ec4:	f107 020e 	add.w	r2, r7, #14
 8002ec8:	f107 010f 	add.w	r1, r7, #15
 8002ecc:	f897 0056 	ldrb.w	r0, [r7, #86]	; 0x56
 8002ed0:	f000 fcd8 	bl	8003884 <audiod_get_AS_interface_index_global>
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	f083 0301 	eor.w	r3, r3, #1
 8002eda:	b2db      	uxtb	r3, r3
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d001      	beq.n	8002ee4 <audiod_set_interface+0x50>
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	e168      	b.n	80031b6 <audiod_set_interface+0x322>

  audiod_function_t* audio = &_audiod_fct[func_id];
 8002ee4:	7bfb      	ldrb	r3, [r7, #15]
 8002ee6:	461a      	mov	r2, r3
 8002ee8:	4613      	mov	r3, r2
 8002eea:	00db      	lsls	r3, r3, #3
 8002eec:	1a9b      	subs	r3, r3, r2
 8002eee:	00db      	lsls	r3, r3, #3
 8002ef0:	4aa9      	ldr	r2, [pc, #676]	; (8003198 <audiod_set_interface+0x304>)
 8002ef2:	4413      	add	r3, r2
 8002ef4:	653b      	str	r3, [r7, #80]	; 0x50

  // Look if there is an EP to be closed - for this driver, there are only 3 possible EPs which may be closed (only AS related EPs can be closed, AC EP (if present) is always open)
#if CFG_TUD_AUDIO_ENABLE_EP_IN
  if (audio->ep_in_as_intf_num == itf)
 8002ef6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002ef8:	7b1b      	ldrb	r3, [r3, #12]
 8002efa:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8002efe:	429a      	cmp	r2, r3
 8002f00:	d121      	bne.n	8002f46 <audiod_set_interface+0xb2>
  {
    audio->ep_in_as_intf_num = 0;
 8002f02:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002f04:	2200      	movs	r2, #0
 8002f06:	731a      	strb	r2, [r3, #12]
  #if !USE_ISO_EP_ALLOCATION
    usbd_edpt_close(rhport, audio->ep_in);
 8002f08:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002f0a:	7a1a      	ldrb	r2, [r3, #8]
 8002f0c:	79fb      	ldrb	r3, [r7, #7]
 8002f0e:	4611      	mov	r1, r2
 8002f10:	4618      	mov	r0, r3
 8002f12:	f003 fced 	bl	80068f0 <usbd_edpt_close>
  #endif

    // Clear FIFOs, since data is no longer valid
  #if !CFG_TUD_AUDIO_ENABLE_ENCODING
    tu_fifo_clear(&audio->ep_in_ff);
 8002f16:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002f18:	332c      	adds	r3, #44	; 0x2c
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	f002 f8f4 	bl	8005108 <tu_fifo_clear>
      tu_fifo_clear(&audio->tx_supp_ff[cnt]);
    }
  #endif

    // Invoke callback - can be used to stop data sampling
    if (tud_audio_set_itf_close_EP_cb) TU_VERIFY(tud_audio_set_itf_close_EP_cb(rhport, p_request));
 8002f20:	4b9e      	ldr	r3, [pc, #632]	; (800319c <audiod_set_interface+0x308>)
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d00c      	beq.n	8002f40 <audiod_set_interface+0xac>
 8002f26:	79fb      	ldrb	r3, [r7, #7]
 8002f28:	6839      	ldr	r1, [r7, #0]
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	f7fd fd52 	bl	80009d4 <tud_audio_set_itf_close_EP_cb>
 8002f30:	4603      	mov	r3, r0
 8002f32:	f083 0301 	eor.w	r3, r3, #1
 8002f36:	b2db      	uxtb	r3, r3
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d001      	beq.n	8002f40 <audiod_set_interface+0xac>
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	e13a      	b.n	80031b6 <audiod_set_interface+0x322>

    audio->ep_in = 0;                           // Necessary?
 8002f40:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002f42:	2200      	movs	r2, #0
 8002f44:	721a      	strb	r2, [r3, #8]

  }
#endif // CFG_TUD_AUDIO_ENABLE_EP_IN

#if CFG_TUD_AUDIO_ENABLE_EP_OUT
  if (audio->ep_out_as_intf_num == itf)
 8002f46:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002f48:	7c1b      	ldrb	r3, [r3, #16]
 8002f4a:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8002f4e:	429a      	cmp	r2, r3
 8002f50:	d121      	bne.n	8002f96 <audiod_set_interface+0x102>
  {
    audio->ep_out_as_intf_num = 0;
 8002f52:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002f54:	2200      	movs	r2, #0
 8002f56:	741a      	strb	r2, [r3, #16]
  #if !USE_ISO_EP_ALLOCATION
    usbd_edpt_close(rhport, audio->ep_out);
 8002f58:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002f5a:	7b5a      	ldrb	r2, [r3, #13]
 8002f5c:	79fb      	ldrb	r3, [r7, #7]
 8002f5e:	4611      	mov	r1, r2
 8002f60:	4618      	mov	r0, r3
 8002f62:	f003 fcc5 	bl	80068f0 <usbd_edpt_close>
  #endif

    // Clear FIFOs, since data is no longer valid
  #if !CFG_TUD_AUDIO_ENABLE_DECODING
    tu_fifo_clear(&audio->ep_out_ff);
 8002f66:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002f68:	3320      	adds	r3, #32
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f002 f8cc 	bl	8005108 <tu_fifo_clear>
      tu_fifo_clear(&audio->rx_supp_ff[cnt]);
    }
  #endif

    // Invoke callback - can be used to stop data sampling
    if (tud_audio_set_itf_close_EP_cb) TU_VERIFY(tud_audio_set_itf_close_EP_cb(rhport, p_request));
 8002f70:	4b8a      	ldr	r3, [pc, #552]	; (800319c <audiod_set_interface+0x308>)
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d00c      	beq.n	8002f90 <audiod_set_interface+0xfc>
 8002f76:	79fb      	ldrb	r3, [r7, #7]
 8002f78:	6839      	ldr	r1, [r7, #0]
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	f7fd fd2a 	bl	80009d4 <tud_audio_set_itf_close_EP_cb>
 8002f80:	4603      	mov	r3, r0
 8002f82:	f083 0301 	eor.w	r3, r3, #1
 8002f86:	b2db      	uxtb	r3, r3
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d001      	beq.n	8002f90 <audiod_set_interface+0xfc>
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	e112      	b.n	80031b6 <audiod_set_interface+0x322>

    audio->ep_out = 0;                          // Necessary?
 8002f90:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002f92:	2200      	movs	r2, #0
 8002f94:	735a      	strb	r2, [r3, #13]
  #endif
  }
#endif // CFG_TUD_AUDIO_ENABLE_EP_OUT

  // Save current alternative interface setting
  audio->alt_setting[idxItf] = alt;
 8002f96:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002f98:	69db      	ldr	r3, [r3, #28]
 8002f9a:	7bba      	ldrb	r2, [r7, #14]
 8002f9c:	4413      	add	r3, r2
 8002f9e:	f897 2055 	ldrb.w	r2, [r7, #85]	; 0x55
 8002fa2:	701a      	strb	r2, [r3, #0]

  // Open new EP if necessary - EPs are only to be closed or opened for AS interfaces - Look for AS interface with correct alternate interface
  // Get pointer at end
  uint8_t const *p_desc_end = audio->p_desc + audio->desc_length - TUD_AUDIO_DESC_IAD_LEN;
 8002fa4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002fa6:	685a      	ldr	r2, [r3, #4]
 8002fa8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002faa:	8a5b      	ldrh	r3, [r3, #18]
 8002fac:	3b08      	subs	r3, #8
 8002fae:	4413      	add	r3, r2
 8002fb0:	64fb      	str	r3, [r7, #76]	; 0x4c

  // p_desc starts at required interface with alternate setting zero
  while (p_desc < p_desc_end)
 8002fb2:	e0ea      	b.n	800318a <audiod_set_interface+0x2f6>
  {
    // Find correct interface
    if (tu_desc_type(p_desc) == TUSB_DESC_INTERFACE && ((tusb_desc_interface_t const * )p_desc)->bInterfaceNumber == itf && ((tusb_desc_interface_t const * )p_desc)->bAlternateSetting == alt)
 8002fb4:	68bb      	ldr	r3, [r7, #8]
 8002fb6:	637b      	str	r3, [r7, #52]	; 0x34
}

// get descriptor type
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_type(void const* desc)
{
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8002fb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002fba:	3301      	adds	r3, #1
 8002fbc:	781b      	ldrb	r3, [r3, #0]
 8002fbe:	2b04      	cmp	r3, #4
 8002fc0:	f040 80d9 	bne.w	8003176 <audiod_set_interface+0x2e2>
 8002fc4:	68bb      	ldr	r3, [r7, #8]
 8002fc6:	789b      	ldrb	r3, [r3, #2]
 8002fc8:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	f040 80d2 	bne.w	8003176 <audiod_set_interface+0x2e2>
 8002fd2:	68bb      	ldr	r3, [r7, #8]
 8002fd4:	78db      	ldrb	r3, [r3, #3]
 8002fd6:	f897 2055 	ldrb.w	r2, [r7, #85]	; 0x55
 8002fda:	429a      	cmp	r2, r3
 8002fdc:	f040 80cb 	bne.w	8003176 <audiod_set_interface+0x2e2>
    {
#if CFG_TUD_AUDIO_ENABLE_ENCODING || CFG_TUD_AUDIO_ENABLE_DECODING
      uint8_t const * p_desc_parse_for_params = p_desc;
#endif
      // From this point forward follow the EP descriptors associated to the current alternate setting interface - Open EPs if necessary
      uint8_t foundEPs = 0, nEps = ((tusb_desc_interface_t const * )p_desc)->bNumEndpoints;
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 8002fe6:	68bb      	ldr	r3, [r7, #8]
 8002fe8:	791b      	ldrb	r3, [r3, #4]
 8002fea:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
      while (foundEPs < nEps && p_desc < p_desc_end)
 8002fee:	e09f      	b.n	8003130 <audiod_set_interface+0x29c>
      {
        if (tu_desc_type(p_desc) == TUSB_DESC_ENDPOINT)
 8002ff0:	68bb      	ldr	r3, [r7, #8]
 8002ff2:	633b      	str	r3, [r7, #48]	; 0x30
 8002ff4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ff6:	3301      	adds	r3, #1
 8002ff8:	781b      	ldrb	r3, [r3, #0]
 8002ffa:	2b05      	cmp	r3, #5
 8002ffc:	f040 808e 	bne.w	800311c <audiod_set_interface+0x288>
        {
          tusb_desc_endpoint_t const* desc_ep = (tusb_desc_endpoint_t const *) p_desc;
 8003000:	68bb      	ldr	r3, [r7, #8]
 8003002:	647b      	str	r3, [r7, #68]	; 0x44
#if USE_ISO_EP_ALLOCATION
          TU_ASSERT(usbd_edpt_iso_activate(rhport, desc_ep));
#else
          TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
 8003004:	79fb      	ldrb	r3, [r7, #7]
 8003006:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003008:	4618      	mov	r0, r3
 800300a:	f003 fa27 	bl	800645c <usbd_edpt_open>
 800300e:	4603      	mov	r3, r0
 8003010:	f083 0301 	eor.w	r3, r3, #1
 8003014:	b2db      	uxtb	r3, r3
 8003016:	2b00      	cmp	r3, #0
 8003018:	d00a      	beq.n	8003030 <audiod_set_interface+0x19c>
 800301a:	4b61      	ldr	r3, [pc, #388]	; (80031a0 <audiod_set_interface+0x30c>)
 800301c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800301e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f003 0301 	and.w	r3, r3, #1
 8003026:	2b00      	cmp	r3, #0
 8003028:	d000      	beq.n	800302c <audiod_set_interface+0x198>
 800302a:	be00      	bkpt	0x0000
 800302c:	2300      	movs	r3, #0
 800302e:	e0c2      	b.n	80031b6 <audiod_set_interface+0x322>
#endif
          uint8_t const ep_addr = desc_ep->bEndpointAddress;
 8003030:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003032:	789b      	ldrb	r3, [r3, #2]
 8003034:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

          //TODO: We need to set EP non busy since this is not taken care of right now in ep_close() - THIS IS A WORKAROUND!
          usbd_edpt_clear_stall(rhport, ep_addr);
 8003038:	f897 2043 	ldrb.w	r2, [r7, #67]	; 0x43
 800303c:	79fb      	ldrb	r3, [r7, #7]
 800303e:	4611      	mov	r1, r2
 8003040:	4618      	mov	r0, r3
 8003042:	f003 fbdb 	bl	80067fc <usbd_edpt_clear_stall>
 8003046:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800304a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800304e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003052:	09db      	lsrs	r3, r3, #7
 8003054:	b2db      	uxtb	r3, r3

#if CFG_TUD_AUDIO_ENABLE_EP_IN
          if (tu_edpt_dir(ep_addr) == TUSB_DIR_IN && desc_ep->bmAttributes.usage == 0x00)   // Check if usage is data EP
 8003056:	2b01      	cmp	r3, #1
 8003058:	d12d      	bne.n	80030b6 <audiod_set_interface+0x222>
 800305a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800305c:	78db      	ldrb	r3, [r3, #3]
 800305e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003062:	b2db      	uxtb	r3, r3
 8003064:	2b00      	cmp	r3, #0
 8003066:	d126      	bne.n	80030b6 <audiod_set_interface+0x222>
          {
            // Save address
            audio->ep_in = ep_addr;
 8003068:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800306a:	f897 2043 	ldrb.w	r2, [r7, #67]	; 0x43
 800306e:	721a      	strb	r2, [r3, #8]
            audio->ep_in_as_intf_num = itf;
 8003070:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003072:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8003076:	731a      	strb	r2, [r3, #12]
 8003078:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800307a:	62bb      	str	r3, [r7, #40]	; 0x28
  return tu_le16toh(desc_ep->wMaxPacketSize) & TU_GENMASK(10, 0);
 800307c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800307e:	889b      	ldrh	r3, [r3, #4]
 8003080:	b29b      	uxth	r3, r3
 8003082:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003086:	b29a      	uxth	r2, r3
            audio->ep_in_sz = tu_edpt_packet_size(desc_ep);
 8003088:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800308a:	815a      	strh	r2, [r3, #10]
    #endif
  #endif

            // Schedule first transmit if alternate interface is not zero i.e. streaming is disabled - in case no sample data is available a ZLP is loaded
            // It is necessary to trigger this here since the refill is done with an RX FIFO empty interrupt which can only trigger if something was in there
            TU_VERIFY(audiod_tx_done_cb(rhport, &_audiod_fct[func_id]));
 800308c:	7bfb      	ldrb	r3, [r7, #15]
 800308e:	461a      	mov	r2, r3
 8003090:	4613      	mov	r3, r2
 8003092:	00db      	lsls	r3, r3, #3
 8003094:	1a9b      	subs	r3, r3, r2
 8003096:	00db      	lsls	r3, r3, #3
 8003098:	4a3f      	ldr	r2, [pc, #252]	; (8003198 <audiod_set_interface+0x304>)
 800309a:	441a      	add	r2, r3
 800309c:	79fb      	ldrb	r3, [r7, #7]
 800309e:	4611      	mov	r1, r2
 80030a0:	4618      	mov	r0, r3
 80030a2:	f7ff fd33 	bl	8002b0c <audiod_tx_done_cb>
 80030a6:	4603      	mov	r3, r0
 80030a8:	f083 0301 	eor.w	r3, r3, #1
 80030ac:	b2db      	uxtb	r3, r3
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d001      	beq.n	80030b6 <audiod_set_interface+0x222>
 80030b2:	2300      	movs	r3, #0
 80030b4:	e07f      	b.n	80031b6 <audiod_set_interface+0x322>
 80030b6:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80030ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80030be:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80030c2:	09db      	lsrs	r3, r3, #7
 80030c4:	b2db      	uxtb	r3, r3
          }
#endif // CFG_TUD_AUDIO_ENABLE_EP_IN

#if CFG_TUD_AUDIO_ENABLE_EP_OUT

          if (tu_edpt_dir(ep_addr) == TUSB_DIR_OUT)     // Checking usage not necessary
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d123      	bne.n	8003112 <audiod_set_interface+0x27e>
          {
            // Save address
            audio->ep_out = ep_addr;
 80030ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80030cc:	f897 2043 	ldrb.w	r2, [r7, #67]	; 0x43
 80030d0:	735a      	strb	r2, [r3, #13]
            audio->ep_out_as_intf_num = itf;
 80030d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80030d4:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 80030d8:	741a      	strb	r2, [r3, #16]
 80030da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80030dc:	623b      	str	r3, [r7, #32]
  return tu_le16toh(desc_ep->wMaxPacketSize) & TU_GENMASK(10, 0);
 80030de:	6a3b      	ldr	r3, [r7, #32]
 80030e0:	889b      	ldrh	r3, [r3, #4]
 80030e2:	b29b      	uxth	r3, r3
 80030e4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80030e8:	b29a      	uxth	r2, r3
            audio->ep_out_sz = tu_edpt_packet_size(desc_ep);
 80030ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80030ec:	81da      	strh	r2, [r3, #14]

            // Prepare for incoming data
  #if USE_LINEAR_BUFFER_RX
            TU_VERIFY(usbd_edpt_xfer(rhport, audio->ep_out, audio->lin_buf_out, audio->ep_out_sz), false);
  #else
            TU_VERIFY(usbd_edpt_xfer_fifo(rhport, audio->ep_out, &audio->ep_out_ff, audio->ep_out_sz), false);
 80030ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80030f0:	7b59      	ldrb	r1, [r3, #13]
 80030f2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80030f4:	f103 0220 	add.w	r2, r3, #32
 80030f8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80030fa:	89db      	ldrh	r3, [r3, #14]
 80030fc:	79f8      	ldrb	r0, [r7, #7]
 80030fe:	f003 fabb 	bl	8006678 <usbd_edpt_xfer_fifo>
 8003102:	4603      	mov	r3, r0
 8003104:	f083 0301 	eor.w	r3, r3, #1
 8003108:	b2db      	uxtb	r3, r3
 800310a:	2b00      	cmp	r3, #0
 800310c:	d001      	beq.n	8003112 <audiod_set_interface+0x27e>
 800310e:	2300      	movs	r3, #0
 8003110:	e051      	b.n	80031b6 <audiod_set_interface+0x322>
            if (tud_audio_feedback_interval_isr) usbd_sof_enable(rhport, true);
          }
  #endif
#endif // CFG_TUD_AUDIO_ENABLE_EP_OUT

          foundEPs += 1;
 8003112:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003116:	3301      	adds	r3, #1
 8003118:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
        }
        p_desc = tu_desc_next(p_desc);
 800311c:	68bb      	ldr	r3, [r7, #8]
 800311e:	61fb      	str	r3, [r7, #28]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8003120:	69fb      	ldr	r3, [r7, #28]
 8003122:	61bb      	str	r3, [r7, #24]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8003124:	69bb      	ldr	r3, [r7, #24]
 8003126:	781b      	ldrb	r3, [r3, #0]
 8003128:	461a      	mov	r2, r3
 800312a:	69bb      	ldr	r3, [r7, #24]
 800312c:	4413      	add	r3, r2
 800312e:	60bb      	str	r3, [r7, #8]
      while (foundEPs < nEps && p_desc < p_desc_end)
 8003130:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8003134:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8003138:	429a      	cmp	r2, r3
 800313a:	d204      	bcs.n	8003146 <audiod_set_interface+0x2b2>
 800313c:	68bb      	ldr	r3, [r7, #8]
 800313e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003140:	429a      	cmp	r2, r3
 8003142:	f63f af55 	bhi.w	8002ff0 <audiod_set_interface+0x15c>
      }

      TU_VERIFY(foundEPs == nEps);
 8003146:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800314a:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800314e:	429a      	cmp	r2, r3
 8003150:	d001      	beq.n	8003156 <audiod_set_interface+0x2c2>
 8003152:	2300      	movs	r3, #0
 8003154:	e02f      	b.n	80031b6 <audiod_set_interface+0x322>

      // Invoke one callback for a final set interface
      if (tud_audio_set_itf_cb) TU_VERIFY(tud_audio_set_itf_cb(rhport, p_request));
 8003156:	4b13      	ldr	r3, [pc, #76]	; (80031a4 <audiod_set_interface+0x310>)
 8003158:	2b00      	cmp	r3, #0
 800315a:	d025      	beq.n	80031a8 <audiod_set_interface+0x314>
 800315c:	79fb      	ldrb	r3, [r7, #7]
 800315e:	6839      	ldr	r1, [r7, #0]
 8003160:	4618      	mov	r0, r3
 8003162:	f7fd fc5f 	bl	8000a24 <tud_audio_set_itf_cb>
 8003166:	4603      	mov	r3, r0
 8003168:	f083 0301 	eor.w	r3, r3, #1
 800316c:	b2db      	uxtb	r3, r3
 800316e:	2b00      	cmp	r3, #0
 8003170:	d01a      	beq.n	80031a8 <audiod_set_interface+0x314>
 8003172:	2300      	movs	r3, #0
 8003174:	e01f      	b.n	80031b6 <audiod_set_interface+0x322>
      // We are done - abort loop
      break;
    }

    // Moving forward
    p_desc = tu_desc_next(p_desc);
 8003176:	68bb      	ldr	r3, [r7, #8]
 8003178:	617b      	str	r3, [r7, #20]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800317a:	697b      	ldr	r3, [r7, #20]
 800317c:	613b      	str	r3, [r7, #16]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800317e:	693b      	ldr	r3, [r7, #16]
 8003180:	781b      	ldrb	r3, [r3, #0]
 8003182:	461a      	mov	r2, r3
 8003184:	693b      	ldr	r3, [r7, #16]
 8003186:	4413      	add	r3, r2
 8003188:	60bb      	str	r3, [r7, #8]
  while (p_desc < p_desc_end)
 800318a:	68bb      	ldr	r3, [r7, #8]
 800318c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800318e:	429a      	cmp	r2, r3
 8003190:	f63f af10 	bhi.w	8002fb4 <audiod_set_interface+0x120>
 8003194:	e009      	b.n	80031aa <audiod_set_interface+0x316>
 8003196:	bf00      	nop
 8003198:	20001848 	.word	0x20001848
 800319c:	080009d5 	.word	0x080009d5
 80031a0:	e000edf0 	.word	0xe000edf0
 80031a4:	08000a25 	.word	0x08000a25
      break;
 80031a8:	bf00      	nop
    }
  }
  if (disable) usbd_sof_enable(rhport, false);
#endif

  tud_control_status(rhport, p_request);
 80031aa:	79fb      	ldrb	r3, [r7, #7]
 80031ac:	6839      	ldr	r1, [r7, #0]
 80031ae:	4618      	mov	r0, r3
 80031b0:	f003 fc16 	bl	80069e0 <tud_control_status>

  return true;
 80031b4:	2301      	movs	r3, #1
}
 80031b6:	4618      	mov	r0, r3
 80031b8:	3758      	adds	r7, #88	; 0x58
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bd80      	pop	{r7, pc}
 80031be:	bf00      	nop

080031c0 <audiod_control_complete>:

// Invoked when class request DATA stage is finished.
// return false to stall control EP (e.g Host send non-sense DATA)
static bool audiod_control_complete(uint8_t rhport, tusb_control_request_t const * p_request)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b086      	sub	sp, #24
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	4603      	mov	r3, r0
 80031c8:	6039      	str	r1, [r7, #0]
 80031ca:	71fb      	strb	r3, [r7, #7]
  // Handle audio class specific set requests
  if(p_request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS && p_request->bmRequestType_bit.direction == TUSB_DIR_OUT)
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	781b      	ldrb	r3, [r3, #0]
 80031d0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80031d4:	b2db      	uxtb	r3, r3
 80031d6:	2b20      	cmp	r3, #32
 80031d8:	f040 809d 	bne.w	8003316 <audiod_control_complete+0x156>
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	781b      	ldrb	r3, [r3, #0]
 80031e0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80031e4:	b2db      	uxtb	r3, r3
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	f040 8095 	bne.w	8003316 <audiod_control_complete+0x156>
  {
    uint8_t func_id;

    switch (p_request->bmRequestType_bit.recipient)
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	781b      	ldrb	r3, [r3, #0]
 80031f0:	f3c3 0304 	ubfx	r3, r3, #0, #5
 80031f4:	b2db      	uxtb	r3, r3
 80031f6:	2b01      	cmp	r3, #1
 80031f8:	d002      	beq.n	8003200 <audiod_control_complete+0x40>
 80031fa:	2b02      	cmp	r3, #2
 80031fc:	d057      	beq.n	80032ae <audiod_control_complete+0xee>
 80031fe:	e07f      	b.n	8003300 <audiod_control_complete+0x140>
    {
      case TUSB_REQ_RCPT_INTERFACE:
      {
        uint8_t itf = TU_U16_LOW(p_request->wIndex);
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	889b      	ldrh	r3, [r3, #4]
 8003204:	b29b      	uxth	r3, r3
 8003206:	75bb      	strb	r3, [r7, #22]
        uint8_t entityID = TU_U16_HIGH(p_request->wIndex);
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	889b      	ldrh	r3, [r3, #4]
 800320c:	b29b      	uxth	r3, r3
 800320e:	0a1b      	lsrs	r3, r3, #8
 8003210:	b29b      	uxth	r3, r3
 8003212:	757b      	strb	r3, [r7, #21]

        if (entityID != 0)
 8003214:	7d7b      	ldrb	r3, [r7, #21]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d024      	beq.n	8003264 <audiod_control_complete+0xa4>
        {
          if (tud_audio_set_req_entity_cb)
 800321a:	4b41      	ldr	r3, [pc, #260]	; (8003320 <audiod_control_complete+0x160>)
 800321c:	2b00      	cmp	r3, #0
 800321e:	d01f      	beq.n	8003260 <audiod_control_complete+0xa0>
          {
            // Check if entity is present and get corresponding driver index
            TU_VERIFY(audiod_verify_entity_exists(itf, entityID, &func_id));
 8003220:	f107 020f 	add.w	r2, r7, #15
 8003224:	7d79      	ldrb	r1, [r7, #21]
 8003226:	7dbb      	ldrb	r3, [r7, #22]
 8003228:	4618      	mov	r0, r3
 800322a:	f000 fb57 	bl	80038dc <audiod_verify_entity_exists>
 800322e:	4603      	mov	r3, r0
 8003230:	f083 0301 	eor.w	r3, r3, #1
 8003234:	b2db      	uxtb	r3, r3
 8003236:	2b00      	cmp	r3, #0
 8003238:	d001      	beq.n	800323e <audiod_control_complete+0x7e>
 800323a:	2300      	movs	r3, #0
 800323c:	e06c      	b.n	8003318 <audiod_control_complete+0x158>

            // Invoke callback
            return tud_audio_set_req_entity_cb(rhport, p_request, _audiod_fct[func_id].ctrl_buf);
 800323e:	7bfb      	ldrb	r3, [r7, #15]
 8003240:	4619      	mov	r1, r3
 8003242:	4a38      	ldr	r2, [pc, #224]	; (8003324 <audiod_control_complete+0x164>)
 8003244:	460b      	mov	r3, r1
 8003246:	00db      	lsls	r3, r3, #3
 8003248:	1a5b      	subs	r3, r3, r1
 800324a:	00db      	lsls	r3, r3, #3
 800324c:	4413      	add	r3, r2
 800324e:	3314      	adds	r3, #20
 8003250:	681a      	ldr	r2, [r3, #0]
 8003252:	79fb      	ldrb	r3, [r7, #7]
 8003254:	6839      	ldr	r1, [r7, #0]
 8003256:	4618      	mov	r0, r3
 8003258:	f7fd fb95 	bl	8000986 <tud_audio_set_req_entity_cb>
 800325c:	4603      	mov	r3, r0
 800325e:	e05b      	b.n	8003318 <audiod_control_complete+0x158>
          }
          else
          {
            TU_LOG2("  No entity set request callback available!\r\n");
            return false;     // In case no callback function is present or request can not be conducted we stall it
 8003260:	2300      	movs	r3, #0
 8003262:	e059      	b.n	8003318 <audiod_control_complete+0x158>
          }
        }
        else
        {
          if (tud_audio_set_req_itf_cb)
 8003264:	4b30      	ldr	r3, [pc, #192]	; (8003328 <audiod_control_complete+0x168>)
 8003266:	2b00      	cmp	r3, #0
 8003268:	d01f      	beq.n	80032aa <audiod_control_complete+0xea>
          {
            // Find index of audio driver structure and verify interface really exists
            TU_VERIFY(audiod_verify_itf_exists(itf, &func_id));
 800326a:	f107 020f 	add.w	r2, r7, #15
 800326e:	7dbb      	ldrb	r3, [r7, #22]
 8003270:	4611      	mov	r1, r2
 8003272:	4618      	mov	r0, r3
 8003274:	f000 fbaa 	bl	80039cc <audiod_verify_itf_exists>
 8003278:	4603      	mov	r3, r0
 800327a:	f083 0301 	eor.w	r3, r3, #1
 800327e:	b2db      	uxtb	r3, r3
 8003280:	2b00      	cmp	r3, #0
 8003282:	d001      	beq.n	8003288 <audiod_control_complete+0xc8>
 8003284:	2300      	movs	r3, #0
 8003286:	e047      	b.n	8003318 <audiod_control_complete+0x158>

            // Invoke callback
            return tud_audio_set_req_itf_cb(rhport, p_request, _audiod_fct[func_id].ctrl_buf);
 8003288:	7bfb      	ldrb	r3, [r7, #15]
 800328a:	4619      	mov	r1, r3
 800328c:	4a25      	ldr	r2, [pc, #148]	; (8003324 <audiod_control_complete+0x164>)
 800328e:	460b      	mov	r3, r1
 8003290:	00db      	lsls	r3, r3, #3
 8003292:	1a5b      	subs	r3, r3, r1
 8003294:	00db      	lsls	r3, r3, #3
 8003296:	4413      	add	r3, r2
 8003298:	3314      	adds	r3, #20
 800329a:	681a      	ldr	r2, [r3, #0]
 800329c:	79fb      	ldrb	r3, [r7, #7]
 800329e:	6839      	ldr	r1, [r7, #0]
 80032a0:	4618      	mov	r0, r3
 80032a2:	f3af 8000 	nop.w
 80032a6:	4603      	mov	r3, r0
 80032a8:	e036      	b.n	8003318 <audiod_control_complete+0x158>
          }
          else
          {
            TU_LOG2("  No interface set request callback available!\r\n");
            return false;     // In case no callback function is present or request can not be conducted we stall it
 80032aa:	2300      	movs	r3, #0
 80032ac:	e034      	b.n	8003318 <audiod_control_complete+0x158>
      }
      break;

      case TUSB_REQ_RCPT_ENDPOINT:
      {
        uint8_t ep = TU_U16_LOW(p_request->wIndex);
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	889b      	ldrh	r3, [r3, #4]
 80032b2:	b29b      	uxth	r3, r3
 80032b4:	75fb      	strb	r3, [r7, #23]

        if (tud_audio_set_req_ep_cb)
 80032b6:	4b1d      	ldr	r3, [pc, #116]	; (800332c <audiod_control_complete+0x16c>)
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d01f      	beq.n	80032fc <audiod_control_complete+0x13c>
        {
          // Check if entity is present and get corresponding driver index
          TU_VERIFY(audiod_verify_ep_exists(ep, &func_id));
 80032bc:	f107 020f 	add.w	r2, r7, #15
 80032c0:	7dfb      	ldrb	r3, [r7, #23]
 80032c2:	4611      	mov	r1, r2
 80032c4:	4618      	mov	r0, r3
 80032c6:	f000 fbeb 	bl	8003aa0 <audiod_verify_ep_exists>
 80032ca:	4603      	mov	r3, r0
 80032cc:	f083 0301 	eor.w	r3, r3, #1
 80032d0:	b2db      	uxtb	r3, r3
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d001      	beq.n	80032da <audiod_control_complete+0x11a>
 80032d6:	2300      	movs	r3, #0
 80032d8:	e01e      	b.n	8003318 <audiod_control_complete+0x158>

          // Invoke callback
          return tud_audio_set_req_ep_cb(rhport, p_request, _audiod_fct[func_id].ctrl_buf);
 80032da:	7bfb      	ldrb	r3, [r7, #15]
 80032dc:	4619      	mov	r1, r3
 80032de:	4a11      	ldr	r2, [pc, #68]	; (8003324 <audiod_control_complete+0x164>)
 80032e0:	460b      	mov	r3, r1
 80032e2:	00db      	lsls	r3, r3, #3
 80032e4:	1a5b      	subs	r3, r3, r1
 80032e6:	00db      	lsls	r3, r3, #3
 80032e8:	4413      	add	r3, r2
 80032ea:	3314      	adds	r3, #20
 80032ec:	681a      	ldr	r2, [r3, #0]
 80032ee:	79fb      	ldrb	r3, [r7, #7]
 80032f0:	6839      	ldr	r1, [r7, #0]
 80032f2:	4618      	mov	r0, r3
 80032f4:	f3af 8000 	nop.w
 80032f8:	4603      	mov	r3, r0
 80032fa:	e00d      	b.n	8003318 <audiod_control_complete+0x158>
        }
        else
        {
          TU_LOG2("  No EP set request callback available!\r\n");
          return false;   // In case no callback function is present or request can not be conducted we stall it
 80032fc:	2300      	movs	r3, #0
 80032fe:	e00b      	b.n	8003318 <audiod_control_complete+0x158>
        }
      }
      break;
      // Unknown/Unsupported recipient
      default: TU_BREAKPOINT(); return false;
 8003300:	4b0b      	ldr	r3, [pc, #44]	; (8003330 <audiod_control_complete+0x170>)
 8003302:	613b      	str	r3, [r7, #16]
 8003304:	693b      	ldr	r3, [r7, #16]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f003 0301 	and.w	r3, r3, #1
 800330c:	2b00      	cmp	r3, #0
 800330e:	d000      	beq.n	8003312 <audiod_control_complete+0x152>
 8003310:	be00      	bkpt	0x0000
 8003312:	2300      	movs	r3, #0
 8003314:	e000      	b.n	8003318 <audiod_control_complete+0x158>
    }
  }
  return true;
 8003316:	2301      	movs	r3, #1
}
 8003318:	4618      	mov	r0, r3
 800331a:	3718      	adds	r7, #24
 800331c:	46bd      	mov	sp, r7
 800331e:	bd80      	pop	{r7, pc}
 8003320:	08000987 	.word	0x08000987
 8003324:	20001848 	.word	0x20001848
	...
 8003330:	e000edf0 	.word	0xe000edf0

08003334 <audiod_control_request>:

// Handle class control request
// return false to stall control endpoint (e.g unsupported request)
static bool audiod_control_request(uint8_t rhport, tusb_control_request_t const * p_request)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b088      	sub	sp, #32
 8003338:	af00      	add	r7, sp, #0
 800333a:	4603      	mov	r3, r0
 800333c:	6039      	str	r1, [r7, #0]
 800333e:	71fb      	strb	r3, [r7, #7]
  (void) rhport;

  // Handle standard requests - standard set requests usually have no data stage so we also handle set requests here
  if (p_request->bmRequestType_bit.type == TUSB_REQ_TYPE_STANDARD)
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	781b      	ldrb	r3, [r3, #0]
 8003344:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8003348:	b2db      	uxtb	r3, r3
 800334a:	2b00      	cmp	r3, #0
 800334c:	d11f      	bne.n	800338e <audiod_control_request+0x5a>
  {
    switch (p_request->bRequest)
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	785b      	ldrb	r3, [r3, #1]
 8003352:	2b0a      	cmp	r3, #10
 8003354:	d002      	beq.n	800335c <audiod_control_request+0x28>
 8003356:	2b0b      	cmp	r3, #11
 8003358:	d007      	beq.n	800336a <audiod_control_request+0x36>
 800335a:	e00d      	b.n	8003378 <audiod_control_request+0x44>
    {
      case TUSB_REQ_GET_INTERFACE:
        return audiod_get_interface(rhport, p_request);
 800335c:	79fb      	ldrb	r3, [r7, #7]
 800335e:	6839      	ldr	r1, [r7, #0]
 8003360:	4618      	mov	r0, r3
 8003362:	f7ff fd59 	bl	8002e18 <audiod_get_interface>
 8003366:	4603      	mov	r3, r0
 8003368:	e0d5      	b.n	8003516 <audiod_control_request+0x1e2>

      case TUSB_REQ_SET_INTERFACE:
        return audiod_set_interface(rhport, p_request);
 800336a:	79fb      	ldrb	r3, [r7, #7]
 800336c:	6839      	ldr	r1, [r7, #0]
 800336e:	4618      	mov	r0, r3
 8003370:	f7ff fd90 	bl	8002e94 <audiod_set_interface>
 8003374:	4603      	mov	r3, r0
 8003376:	e0ce      	b.n	8003516 <audiod_control_request+0x1e2>

        // Unknown/Unsupported request
      default: TU_BREAKPOINT(); return false;
 8003378:	4b69      	ldr	r3, [pc, #420]	; (8003520 <audiod_control_request+0x1ec>)
 800337a:	613b      	str	r3, [r7, #16]
 800337c:	693b      	ldr	r3, [r7, #16]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f003 0301 	and.w	r3, r3, #1
 8003384:	2b00      	cmp	r3, #0
 8003386:	d000      	beq.n	800338a <audiod_control_request+0x56>
 8003388:	be00      	bkpt	0x0000
 800338a:	2300      	movs	r3, #0
 800338c:	e0c3      	b.n	8003516 <audiod_control_request+0x1e2>
    }
  }

  // Handle class requests
  if (p_request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS)
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	781b      	ldrb	r3, [r3, #0]
 8003392:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8003396:	b2db      	uxtb	r3, r3
 8003398:	2b20      	cmp	r3, #32
 800339a:	f040 80b2 	bne.w	8003502 <audiod_control_request+0x1ce>
  {
    uint8_t itf = TU_U16_LOW(p_request->wIndex);
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	889b      	ldrh	r3, [r3, #4]
 80033a2:	b29b      	uxth	r3, r3
 80033a4:	76fb      	strb	r3, [r7, #27]
    uint8_t func_id;

    // Conduct checks which depend on the recipient
    switch (p_request->bmRequestType_bit.recipient)
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	781b      	ldrb	r3, [r3, #0]
 80033aa:	f3c3 0304 	ubfx	r3, r3, #0, #5
 80033ae:	b2db      	uxtb	r3, r3
 80033b0:	2b01      	cmp	r3, #1
 80033b2:	d002      	beq.n	80033ba <audiod_control_request+0x86>
 80033b4:	2b02      	cmp	r3, #2
 80033b6:	d04d      	beq.n	8003454 <audiod_control_request+0x120>
 80033b8:	e072      	b.n	80034a0 <audiod_control_request+0x16c>
    {
      case TUSB_REQ_RCPT_INTERFACE:
      {
        uint8_t entityID = TU_U16_HIGH(p_request->wIndex);
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	889b      	ldrh	r3, [r3, #4]
 80033be:	b29b      	uxth	r3, r3
 80033c0:	0a1b      	lsrs	r3, r3, #8
 80033c2:	b29b      	uxth	r3, r3
 80033c4:	767b      	strb	r3, [r7, #25]

        // Verify if entity is present
        if (entityID != 0)
 80033c6:	7e7b      	ldrb	r3, [r7, #25]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d021      	beq.n	8003410 <audiod_control_request+0xdc>
        {
          // Find index of audio driver structure and verify entity really exists
          TU_VERIFY(audiod_verify_entity_exists(itf, entityID, &func_id));
 80033cc:	f107 020f 	add.w	r2, r7, #15
 80033d0:	7e79      	ldrb	r1, [r7, #25]
 80033d2:	7efb      	ldrb	r3, [r7, #27]
 80033d4:	4618      	mov	r0, r3
 80033d6:	f000 fa81 	bl	80038dc <audiod_verify_entity_exists>
 80033da:	4603      	mov	r3, r0
 80033dc:	f083 0301 	eor.w	r3, r3, #1
 80033e0:	b2db      	uxtb	r3, r3
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d001      	beq.n	80033ea <audiod_control_request+0xb6>
 80033e6:	2300      	movs	r3, #0
 80033e8:	e095      	b.n	8003516 <audiod_control_request+0x1e2>

          // In case we got a get request invoke callback - callback needs to answer as defined in UAC2 specification page 89 - 5. Requests
          if (p_request->bmRequestType_bit.direction == TUSB_DIR_IN)
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	781b      	ldrb	r3, [r3, #0]
 80033ee:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80033f2:	b2db      	uxtb	r3, r3
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d05e      	beq.n	80034b6 <audiod_control_request+0x182>
          {
            if (tud_audio_get_req_entity_cb)
 80033f8:	4b4a      	ldr	r3, [pc, #296]	; (8003524 <audiod_control_request+0x1f0>)
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d006      	beq.n	800340c <audiod_control_request+0xd8>
            {
              return tud_audio_get_req_entity_cb(rhport, p_request);
 80033fe:	79fb      	ldrb	r3, [r7, #7]
 8003400:	6839      	ldr	r1, [r7, #0]
 8003402:	4618      	mov	r0, r3
 8003404:	f7fd fa9c 	bl	8000940 <tud_audio_get_req_entity_cb>
 8003408:	4603      	mov	r3, r0
 800340a:	e084      	b.n	8003516 <audiod_control_request+0x1e2>
            }
            else
            {
              TU_LOG2("  No entity get request callback available!\r\n");
              return false;   // Stall
 800340c:	2300      	movs	r3, #0
 800340e:	e082      	b.n	8003516 <audiod_control_request+0x1e2>
          }
        }
        else
        {
          // Find index of audio driver structure and verify interface really exists
          TU_VERIFY(audiod_verify_itf_exists(itf, &func_id));
 8003410:	f107 020f 	add.w	r2, r7, #15
 8003414:	7efb      	ldrb	r3, [r7, #27]
 8003416:	4611      	mov	r1, r2
 8003418:	4618      	mov	r0, r3
 800341a:	f000 fad7 	bl	80039cc <audiod_verify_itf_exists>
 800341e:	4603      	mov	r3, r0
 8003420:	f083 0301 	eor.w	r3, r3, #1
 8003424:	b2db      	uxtb	r3, r3
 8003426:	2b00      	cmp	r3, #0
 8003428:	d001      	beq.n	800342e <audiod_control_request+0xfa>
 800342a:	2300      	movs	r3, #0
 800342c:	e073      	b.n	8003516 <audiod_control_request+0x1e2>

          // In case we got a get request invoke callback - callback needs to answer as defined in UAC2 specification page 89 - 5. Requests
          if (p_request->bmRequestType_bit.direction == TUSB_DIR_IN)
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	781b      	ldrb	r3, [r3, #0]
 8003432:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003436:	b2db      	uxtb	r3, r3
 8003438:	2b00      	cmp	r3, #0
 800343a:	d03c      	beq.n	80034b6 <audiod_control_request+0x182>
          {
            if (tud_audio_get_req_itf_cb)
 800343c:	4b3a      	ldr	r3, [pc, #232]	; (8003528 <audiod_control_request+0x1f4>)
 800343e:	2b00      	cmp	r3, #0
 8003440:	d006      	beq.n	8003450 <audiod_control_request+0x11c>
            {
              return tud_audio_get_req_itf_cb(rhport, p_request);
 8003442:	79fb      	ldrb	r3, [r7, #7]
 8003444:	6839      	ldr	r1, [r7, #0]
 8003446:	4618      	mov	r0, r3
 8003448:	f3af 8000 	nop.w
 800344c:	4603      	mov	r3, r0
 800344e:	e062      	b.n	8003516 <audiod_control_request+0x1e2>
            }
            else
            {
              TU_LOG2("  No interface get request callback available!\r\n");
              return false;   // Stall
 8003450:	2300      	movs	r3, #0
 8003452:	e060      	b.n	8003516 <audiod_control_request+0x1e2>
      }
      break;

      case TUSB_REQ_RCPT_ENDPOINT:
      {
        uint8_t ep = TU_U16_LOW(p_request->wIndex);
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	889b      	ldrh	r3, [r3, #4]
 8003458:	b29b      	uxth	r3, r3
 800345a:	76bb      	strb	r3, [r7, #26]

        // Find index of audio driver structure and verify EP really exists
        TU_VERIFY(audiod_verify_ep_exists(ep, &func_id));
 800345c:	f107 020f 	add.w	r2, r7, #15
 8003460:	7ebb      	ldrb	r3, [r7, #26]
 8003462:	4611      	mov	r1, r2
 8003464:	4618      	mov	r0, r3
 8003466:	f000 fb1b 	bl	8003aa0 <audiod_verify_ep_exists>
 800346a:	4603      	mov	r3, r0
 800346c:	f083 0301 	eor.w	r3, r3, #1
 8003470:	b2db      	uxtb	r3, r3
 8003472:	2b00      	cmp	r3, #0
 8003474:	d001      	beq.n	800347a <audiod_control_request+0x146>
 8003476:	2300      	movs	r3, #0
 8003478:	e04d      	b.n	8003516 <audiod_control_request+0x1e2>

        // In case we got a get request invoke callback - callback needs to answer as defined in UAC2 specification page 89 - 5. Requests
        if (p_request->bmRequestType_bit.direction == TUSB_DIR_IN)
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	781b      	ldrb	r3, [r3, #0]
 800347e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003482:	b2db      	uxtb	r3, r3
 8003484:	2b00      	cmp	r3, #0
 8003486:	d018      	beq.n	80034ba <audiod_control_request+0x186>
        {
          if (tud_audio_get_req_ep_cb)
 8003488:	4b28      	ldr	r3, [pc, #160]	; (800352c <audiod_control_request+0x1f8>)
 800348a:	2b00      	cmp	r3, #0
 800348c:	d006      	beq.n	800349c <audiod_control_request+0x168>
          {
            return tud_audio_get_req_ep_cb(rhport, p_request);
 800348e:	79fb      	ldrb	r3, [r7, #7]
 8003490:	6839      	ldr	r1, [r7, #0]
 8003492:	4618      	mov	r0, r3
 8003494:	f3af 8000 	nop.w
 8003498:	4603      	mov	r3, r0
 800349a:	e03c      	b.n	8003516 <audiod_control_request+0x1e2>
          }
          else
          {
            TU_LOG2("  No EP get request callback available!\r\n");
            return false;     // Stall
 800349c:	2300      	movs	r3, #0
 800349e:	e03a      	b.n	8003516 <audiod_control_request+0x1e2>
        }
      }
      break;

      // Unknown/Unsupported recipient
      default: TU_LOG2("  Unsupported recipient: %d\r\n", p_request->bmRequestType_bit.recipient); TU_BREAKPOINT(); return false;
 80034a0:	4b1f      	ldr	r3, [pc, #124]	; (8003520 <audiod_control_request+0x1ec>)
 80034a2:	617b      	str	r3, [r7, #20]
 80034a4:	697b      	ldr	r3, [r7, #20]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f003 0301 	and.w	r3, r3, #1
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d000      	beq.n	80034b2 <audiod_control_request+0x17e>
 80034b0:	be00      	bkpt	0x0000
 80034b2:	2300      	movs	r3, #0
 80034b4:	e02f      	b.n	8003516 <audiod_control_request+0x1e2>
      break;
 80034b6:	bf00      	nop
 80034b8:	e000      	b.n	80034bc <audiod_control_request+0x188>
      break;
 80034ba:	bf00      	nop
    }

    // If we end here, the received request is a set request - we schedule a receive for the data stage and return true here. We handle the rest later in audiod_control_complete() once the data stage was finished
    TU_VERIFY(tud_control_xfer(rhport, p_request, _audiod_fct[func_id].ctrl_buf, _audiod_fct[func_id].ctrl_buf_sz));
 80034bc:	7bfb      	ldrb	r3, [r7, #15]
 80034be:	4619      	mov	r1, r3
 80034c0:	4a1b      	ldr	r2, [pc, #108]	; (8003530 <audiod_control_request+0x1fc>)
 80034c2:	460b      	mov	r3, r1
 80034c4:	00db      	lsls	r3, r3, #3
 80034c6:	1a5b      	subs	r3, r3, r1
 80034c8:	00db      	lsls	r3, r3, #3
 80034ca:	4413      	add	r3, r2
 80034cc:	3314      	adds	r3, #20
 80034ce:	681a      	ldr	r2, [r3, #0]
 80034d0:	7bfb      	ldrb	r3, [r7, #15]
 80034d2:	4618      	mov	r0, r3
 80034d4:	4916      	ldr	r1, [pc, #88]	; (8003530 <audiod_control_request+0x1fc>)
 80034d6:	4603      	mov	r3, r0
 80034d8:	00db      	lsls	r3, r3, #3
 80034da:	1a1b      	subs	r3, r3, r0
 80034dc:	00db      	lsls	r3, r3, #3
 80034de:	440b      	add	r3, r1
 80034e0:	3318      	adds	r3, #24
 80034e2:	781b      	ldrb	r3, [r3, #0]
 80034e4:	b29b      	uxth	r3, r3
 80034e6:	79f8      	ldrb	r0, [r7, #7]
 80034e8:	6839      	ldr	r1, [r7, #0]
 80034ea:	f003 faeb 	bl	8006ac4 <tud_control_xfer>
 80034ee:	4603      	mov	r3, r0
 80034f0:	f083 0301 	eor.w	r3, r3, #1
 80034f4:	b2db      	uxtb	r3, r3
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d001      	beq.n	80034fe <audiod_control_request+0x1ca>
 80034fa:	2300      	movs	r3, #0
 80034fc:	e00b      	b.n	8003516 <audiod_control_request+0x1e2>
    return true;
 80034fe:	2301      	movs	r3, #1
 8003500:	e009      	b.n	8003516 <audiod_control_request+0x1e2>
  }

  // There went something wrong - unsupported control request type
  TU_BREAKPOINT();
 8003502:	4b07      	ldr	r3, [pc, #28]	; (8003520 <audiod_control_request+0x1ec>)
 8003504:	61fb      	str	r3, [r7, #28]
 8003506:	69fb      	ldr	r3, [r7, #28]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f003 0301 	and.w	r3, r3, #1
 800350e:	2b00      	cmp	r3, #0
 8003510:	d000      	beq.n	8003514 <audiod_control_request+0x1e0>
 8003512:	be00      	bkpt	0x0000
  return false;
 8003514:	2300      	movs	r3, #0
}
 8003516:	4618      	mov	r0, r3
 8003518:	3720      	adds	r7, #32
 800351a:	46bd      	mov	sp, r7
 800351c:	bd80      	pop	{r7, pc}
 800351e:	bf00      	nop
 8003520:	e000edf0 	.word	0xe000edf0
 8003524:	08000941 	.word	0x08000941
	...
 8003530:	20001848 	.word	0x20001848

08003534 <audiod_control_xfer_cb>:

bool audiod_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const * request)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b082      	sub	sp, #8
 8003538:	af00      	add	r7, sp, #0
 800353a:	4603      	mov	r3, r0
 800353c:	603a      	str	r2, [r7, #0]
 800353e:	71fb      	strb	r3, [r7, #7]
 8003540:	460b      	mov	r3, r1
 8003542:	71bb      	strb	r3, [r7, #6]
  if ( stage == CONTROL_STAGE_SETUP )
 8003544:	79bb      	ldrb	r3, [r7, #6]
 8003546:	2b01      	cmp	r3, #1
 8003548:	d106      	bne.n	8003558 <audiod_control_xfer_cb+0x24>
  {
    return audiod_control_request(rhport, request);
 800354a:	79fb      	ldrb	r3, [r7, #7]
 800354c:	6839      	ldr	r1, [r7, #0]
 800354e:	4618      	mov	r0, r3
 8003550:	f7ff fef0 	bl	8003334 <audiod_control_request>
 8003554:	4603      	mov	r3, r0
 8003556:	e00a      	b.n	800356e <audiod_control_xfer_cb+0x3a>
  }
  else if ( stage == CONTROL_STAGE_DATA )
 8003558:	79bb      	ldrb	r3, [r7, #6]
 800355a:	2b02      	cmp	r3, #2
 800355c:	d106      	bne.n	800356c <audiod_control_xfer_cb+0x38>
  {
    return audiod_control_complete(rhport, request);
 800355e:	79fb      	ldrb	r3, [r7, #7]
 8003560:	6839      	ldr	r1, [r7, #0]
 8003562:	4618      	mov	r0, r3
 8003564:	f7ff fe2c 	bl	80031c0 <audiod_control_complete>
 8003568:	4603      	mov	r3, r0
 800356a:	e000      	b.n	800356e <audiod_control_xfer_cb+0x3a>
  }

  return true;
 800356c:	2301      	movs	r3, #1
}
 800356e:	4618      	mov	r0, r3
 8003570:	3708      	adds	r7, #8
 8003572:	46bd      	mov	sp, r7
 8003574:	bd80      	pop	{r7, pc}
	...

08003578 <audiod_xfer_cb>:

bool audiod_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b084      	sub	sp, #16
 800357c:	af00      	add	r7, sp, #0
 800357e:	603b      	str	r3, [r7, #0]
 8003580:	4603      	mov	r3, r0
 8003582:	71fb      	strb	r3, [r7, #7]
 8003584:	460b      	mov	r3, r1
 8003586:	71bb      	strb	r3, [r7, #6]
 8003588:	4613      	mov	r3, r2
 800358a:	717b      	strb	r3, [r7, #5]
  (void) result;
  (void) xferred_bytes;

  // Search for interface belonging to given end point address and proceed as required
  for (uint8_t func_id = 0; func_id < CFG_TUD_AUDIO; func_id++)
 800358c:	2300      	movs	r3, #0
 800358e:	73fb      	strb	r3, [r7, #15]
 8003590:	e038      	b.n	8003604 <audiod_xfer_cb+0x8c>
  {
    audiod_function_t* audio = &_audiod_fct[func_id];
 8003592:	7bfa      	ldrb	r2, [r7, #15]
 8003594:	4613      	mov	r3, r2
 8003596:	00db      	lsls	r3, r3, #3
 8003598:	1a9b      	subs	r3, r3, r2
 800359a:	00db      	lsls	r3, r3, #3
 800359c:	4a1d      	ldr	r2, [pc, #116]	; (8003614 <audiod_xfer_cb+0x9c>)
 800359e:	4413      	add	r3, r2
 80035a0:	60bb      	str	r3, [r7, #8]
#endif

#if CFG_TUD_AUDIO_ENABLE_EP_IN

    // Data transmission of audio packet finished
    if (audio->ep_in == ep_addr && audio->alt_setting != 0)
 80035a2:	68bb      	ldr	r3, [r7, #8]
 80035a4:	7a1b      	ldrb	r3, [r3, #8]
 80035a6:	79ba      	ldrb	r2, [r7, #6]
 80035a8:	429a      	cmp	r2, r3
 80035aa:	d112      	bne.n	80035d2 <audiod_xfer_cb+0x5a>
 80035ac:	68bb      	ldr	r3, [r7, #8]
 80035ae:	69db      	ldr	r3, [r3, #28]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d00e      	beq.n	80035d2 <audiod_xfer_cb+0x5a>
      // Check if there is data to load into EPs buffer - if not load it with ZLP
      // Be aware - we as a device are not able to know if the host polls for data with a faster rate as we stated this in the descriptors. Therefore we always have to put something into the EPs buffer. However, once we did that, there is no way of aborting this or replacing what we put into the buffer before!
      // This is the only place where we can fill something into the EPs buffer!

      // Load new data
      TU_VERIFY(audiod_tx_done_cb(rhport, audio));
 80035b4:	79fb      	ldrb	r3, [r7, #7]
 80035b6:	68b9      	ldr	r1, [r7, #8]
 80035b8:	4618      	mov	r0, r3
 80035ba:	f7ff faa7 	bl	8002b0c <audiod_tx_done_cb>
 80035be:	4603      	mov	r3, r0
 80035c0:	f083 0301 	eor.w	r3, r3, #1
 80035c4:	b2db      	uxtb	r3, r3
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d001      	beq.n	80035ce <audiod_xfer_cb+0x56>
 80035ca:	2300      	movs	r3, #0
 80035cc:	e01e      	b.n	800360c <audiod_xfer_cb+0x94>

      // Transmission of ZLP is done by audiod_tx_done_cb()
      return true;
 80035ce:	2301      	movs	r3, #1
 80035d0:	e01c      	b.n	800360c <audiod_xfer_cb+0x94>
#endif

#if CFG_TUD_AUDIO_ENABLE_EP_OUT

    // New audio packet received
    if (audio->ep_out == ep_addr)
 80035d2:	68bb      	ldr	r3, [r7, #8]
 80035d4:	7b5b      	ldrb	r3, [r3, #13]
 80035d6:	79ba      	ldrb	r2, [r7, #6]
 80035d8:	429a      	cmp	r2, r3
 80035da:	d110      	bne.n	80035fe <audiod_xfer_cb+0x86>
    {
      TU_VERIFY(audiod_rx_done_cb(rhport, audio, (uint16_t) xferred_bytes));
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	b29a      	uxth	r2, r3
 80035e0:	79fb      	ldrb	r3, [r7, #7]
 80035e2:	68b9      	ldr	r1, [r7, #8]
 80035e4:	4618      	mov	r0, r3
 80035e6:	f7ff f9ed 	bl	80029c4 <audiod_rx_done_cb>
 80035ea:	4603      	mov	r3, r0
 80035ec:	f083 0301 	eor.w	r3, r3, #1
 80035f0:	b2db      	uxtb	r3, r3
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d001      	beq.n	80035fa <audiod_xfer_cb+0x82>
 80035f6:	2300      	movs	r3, #0
 80035f8:	e008      	b.n	800360c <audiod_xfer_cb+0x94>
      return true;
 80035fa:	2301      	movs	r3, #1
 80035fc:	e006      	b.n	800360c <audiod_xfer_cb+0x94>
  for (uint8_t func_id = 0; func_id < CFG_TUD_AUDIO; func_id++)
 80035fe:	7bfb      	ldrb	r3, [r7, #15]
 8003600:	3301      	adds	r3, #1
 8003602:	73fb      	strb	r3, [r7, #15]
 8003604:	7bfb      	ldrb	r3, [r7, #15]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d0c3      	beq.n	8003592 <audiod_xfer_cb+0x1a>
    }
#endif
#endif
  }

  return false;
 800360a:	2300      	movs	r3, #0
}
 800360c:	4618      	mov	r0, r3
 800360e:	3710      	adds	r7, #16
 8003610:	46bd      	mov	sp, r7
 8003612:	bd80      	pop	{r7, pc}
 8003614:	20001848 	.word	0x20001848

08003618 <audiod_sof_isr>:
  return feedback;
}
#endif

TU_ATTR_FAST_FUNC void audiod_sof_isr (uint8_t rhport, uint32_t frame_count)
{
 8003618:	b480      	push	{r7}
 800361a:	b083      	sub	sp, #12
 800361c:	af00      	add	r7, sp, #0
 800361e:	4603      	mov	r3, r0
 8003620:	6039      	str	r1, [r7, #0]
 8003622:	71fb      	strb	r3, [r7, #7]
        if(tud_audio_feedback_interval_isr) tud_audio_feedback_interval_isr(i, frame_count, audio->feedback.frame_shift);
      }
    }
  }
#endif // CFG_TUD_AUDIO_ENABLE_EP_OUT && CFG_TUD_AUDIO_ENABLE_FEEDBACK_EP
}
 8003624:	bf00      	nop
 8003626:	370c      	adds	r7, #12
 8003628:	46bd      	mov	sp, r7
 800362a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362e:	4770      	bx	lr

08003630 <tud_audio_buffer_and_schedule_control_xfer>:

bool tud_audio_buffer_and_schedule_control_xfer(uint8_t rhport, tusb_control_request_t const * p_request, void* data, uint16_t len)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b08c      	sub	sp, #48	; 0x30
 8003634:	af00      	add	r7, sp, #0
 8003636:	60b9      	str	r1, [r7, #8]
 8003638:	607a      	str	r2, [r7, #4]
 800363a:	461a      	mov	r2, r3
 800363c:	4603      	mov	r3, r0
 800363e:	73fb      	strb	r3, [r7, #15]
 8003640:	4613      	mov	r3, r2
 8003642:	81bb      	strh	r3, [r7, #12]
  // Handles only sending of data not receiving
  if (p_request->bmRequestType_bit.direction == TUSB_DIR_OUT) return false;
 8003644:	68bb      	ldr	r3, [r7, #8]
 8003646:	781b      	ldrb	r3, [r3, #0]
 8003648:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800364c:	b2db      	uxtb	r3, r3
 800364e:	2b00      	cmp	r3, #0
 8003650:	d101      	bne.n	8003656 <tud_audio_buffer_and_schedule_control_xfer+0x26>
 8003652:	2300      	movs	r3, #0
 8003654:	e0b2      	b.n	80037bc <tud_audio_buffer_and_schedule_control_xfer+0x18c>

  // Get corresponding driver index
  uint8_t func_id;
  uint8_t itf = TU_U16_LOW(p_request->wIndex);
 8003656:	68bb      	ldr	r3, [r7, #8]
 8003658:	889b      	ldrh	r3, [r3, #4]
 800365a:	b29b      	uxth	r3, r3
 800365c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  // Conduct checks which depend on the recipient
  switch (p_request->bmRequestType_bit.recipient)
 8003660:	68bb      	ldr	r3, [r7, #8]
 8003662:	781b      	ldrb	r3, [r3, #0]
 8003664:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8003668:	b2db      	uxtb	r3, r3
 800366a:	2b01      	cmp	r3, #1
 800366c:	d002      	beq.n	8003674 <tud_audio_buffer_and_schedule_control_xfer+0x44>
 800366e:	2b02      	cmp	r3, #2
 8003670:	d02c      	beq.n	80036cc <tud_audio_buffer_and_schedule_control_xfer+0x9c>
 8003672:	e040      	b.n	80036f6 <tud_audio_buffer_and_schedule_control_xfer+0xc6>
  {
    case TUSB_REQ_RCPT_INTERFACE:
    {
      uint8_t entityID = TU_U16_HIGH(p_request->wIndex);
 8003674:	68bb      	ldr	r3, [r7, #8]
 8003676:	889b      	ldrh	r3, [r3, #4]
 8003678:	b29b      	uxth	r3, r3
 800367a:	0a1b      	lsrs	r3, r3, #8
 800367c:	b29b      	uxth	r3, r3
 800367e:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

      // Verify if entity is present
      if (entityID != 0)
 8003682:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8003686:	2b00      	cmp	r3, #0
 8003688:	d010      	beq.n	80036ac <tud_audio_buffer_and_schedule_control_xfer+0x7c>
      {
        // Find index of audio driver structure and verify entity really exists
        TU_VERIFY(audiod_verify_entity_exists(itf, entityID, &func_id));
 800368a:	f107 0217 	add.w	r2, r7, #23
 800368e:	f897 102d 	ldrb.w	r1, [r7, #45]	; 0x2d
 8003692:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003696:	4618      	mov	r0, r3
 8003698:	f000 f920 	bl	80038dc <audiod_verify_entity_exists>
 800369c:	4603      	mov	r3, r0
 800369e:	f083 0301 	eor.w	r3, r3, #1
 80036a2:	b2db      	uxtb	r3, r3
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d031      	beq.n	800370c <tud_audio_buffer_and_schedule_control_xfer+0xdc>
 80036a8:	2300      	movs	r3, #0
 80036aa:	e087      	b.n	80037bc <tud_audio_buffer_and_schedule_control_xfer+0x18c>
      }
      else
      {
        // Find index of audio driver structure and verify interface really exists
        TU_VERIFY(audiod_verify_itf_exists(itf, &func_id));
 80036ac:	f107 0217 	add.w	r2, r7, #23
 80036b0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80036b4:	4611      	mov	r1, r2
 80036b6:	4618      	mov	r0, r3
 80036b8:	f000 f988 	bl	80039cc <audiod_verify_itf_exists>
 80036bc:	4603      	mov	r3, r0
 80036be:	f083 0301 	eor.w	r3, r3, #1
 80036c2:	b2db      	uxtb	r3, r3
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d021      	beq.n	800370c <tud_audio_buffer_and_schedule_control_xfer+0xdc>
 80036c8:	2300      	movs	r3, #0
 80036ca:	e077      	b.n	80037bc <tud_audio_buffer_and_schedule_control_xfer+0x18c>
    }
    break;

    case TUSB_REQ_RCPT_ENDPOINT:
    {
      uint8_t ep = TU_U16_LOW(p_request->wIndex);
 80036cc:	68bb      	ldr	r3, [r7, #8]
 80036ce:	889b      	ldrh	r3, [r3, #4]
 80036d0:	b29b      	uxth	r3, r3
 80036d2:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

      // Find index of audio driver structure and verify EP really exists
      TU_VERIFY(audiod_verify_ep_exists(ep, &func_id));
 80036d6:	f107 0217 	add.w	r2, r7, #23
 80036da:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80036de:	4611      	mov	r1, r2
 80036e0:	4618      	mov	r0, r3
 80036e2:	f000 f9dd 	bl	8003aa0 <audiod_verify_ep_exists>
 80036e6:	4603      	mov	r3, r0
 80036e8:	f083 0301 	eor.w	r3, r3, #1
 80036ec:	b2db      	uxtb	r3, r3
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d00e      	beq.n	8003710 <tud_audio_buffer_and_schedule_control_xfer+0xe0>
 80036f2:	2300      	movs	r3, #0
 80036f4:	e062      	b.n	80037bc <tud_audio_buffer_and_schedule_control_xfer+0x18c>
    }
    break;

    // Unknown/Unsupported recipient
    default: TU_LOG2("  Unsupported recipient: %d\r\n", p_request->bmRequestType_bit.recipient); TU_BREAKPOINT(); return false;
 80036f6:	4b33      	ldr	r3, [pc, #204]	; (80037c4 <tud_audio_buffer_and_schedule_control_xfer+0x194>)
 80036f8:	62bb      	str	r3, [r7, #40]	; 0x28
 80036fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f003 0301 	and.w	r3, r3, #1
 8003702:	2b00      	cmp	r3, #0
 8003704:	d000      	beq.n	8003708 <tud_audio_buffer_and_schedule_control_xfer+0xd8>
 8003706:	be00      	bkpt	0x0000
 8003708:	2300      	movs	r3, #0
 800370a:	e057      	b.n	80037bc <tud_audio_buffer_and_schedule_control_xfer+0x18c>
    break;
 800370c:	bf00      	nop
 800370e:	e000      	b.n	8003712 <tud_audio_buffer_and_schedule_control_xfer+0xe2>
    break;
 8003710:	bf00      	nop
  }

  // Crop length
  if (len > _audiod_fct[func_id].ctrl_buf_sz) len = _audiod_fct[func_id].ctrl_buf_sz;
 8003712:	7dfb      	ldrb	r3, [r7, #23]
 8003714:	4619      	mov	r1, r3
 8003716:	4a2c      	ldr	r2, [pc, #176]	; (80037c8 <tud_audio_buffer_and_schedule_control_xfer+0x198>)
 8003718:	460b      	mov	r3, r1
 800371a:	00db      	lsls	r3, r3, #3
 800371c:	1a5b      	subs	r3, r3, r1
 800371e:	00db      	lsls	r3, r3, #3
 8003720:	4413      	add	r3, r2
 8003722:	3318      	adds	r3, #24
 8003724:	781b      	ldrb	r3, [r3, #0]
 8003726:	b29b      	uxth	r3, r3
 8003728:	89ba      	ldrh	r2, [r7, #12]
 800372a:	429a      	cmp	r2, r3
 800372c:	d90a      	bls.n	8003744 <tud_audio_buffer_and_schedule_control_xfer+0x114>
 800372e:	7dfb      	ldrb	r3, [r7, #23]
 8003730:	4619      	mov	r1, r3
 8003732:	4a25      	ldr	r2, [pc, #148]	; (80037c8 <tud_audio_buffer_and_schedule_control_xfer+0x198>)
 8003734:	460b      	mov	r3, r1
 8003736:	00db      	lsls	r3, r3, #3
 8003738:	1a5b      	subs	r3, r3, r1
 800373a:	00db      	lsls	r3, r3, #3
 800373c:	4413      	add	r3, r2
 800373e:	3318      	adds	r3, #24
 8003740:	781b      	ldrb	r3, [r3, #0]
 8003742:	81bb      	strh	r3, [r7, #12]

  // Copy into buffer
  TU_VERIFY(0 == tu_memcpy_s(_audiod_fct[func_id].ctrl_buf, _audiod_fct[func_id].ctrl_buf_sz, data, (size_t)len));
 8003744:	7dfb      	ldrb	r3, [r7, #23]
 8003746:	4619      	mov	r1, r3
 8003748:	4a1f      	ldr	r2, [pc, #124]	; (80037c8 <tud_audio_buffer_and_schedule_control_xfer+0x198>)
 800374a:	460b      	mov	r3, r1
 800374c:	00db      	lsls	r3, r3, #3
 800374e:	1a5b      	subs	r3, r3, r1
 8003750:	00db      	lsls	r3, r3, #3
 8003752:	4413      	add	r3, r2
 8003754:	3314      	adds	r3, #20
 8003756:	681a      	ldr	r2, [r3, #0]
 8003758:	7dfb      	ldrb	r3, [r7, #23]
 800375a:	4618      	mov	r0, r3
 800375c:	491a      	ldr	r1, [pc, #104]	; (80037c8 <tud_audio_buffer_and_schedule_control_xfer+0x198>)
 800375e:	4603      	mov	r3, r0
 8003760:	00db      	lsls	r3, r3, #3
 8003762:	1a1b      	subs	r3, r3, r0
 8003764:	00db      	lsls	r3, r3, #3
 8003766:	440b      	add	r3, r1
 8003768:	3318      	adds	r3, #24
 800376a:	781b      	ldrb	r3, [r3, #0]
 800376c:	4619      	mov	r1, r3
 800376e:	89bb      	ldrh	r3, [r7, #12]
 8003770:	627a      	str	r2, [r7, #36]	; 0x24
 8003772:	6239      	str	r1, [r7, #32]
 8003774:	687a      	ldr	r2, [r7, #4]
 8003776:	61fa      	str	r2, [r7, #28]
 8003778:	61bb      	str	r3, [r7, #24]
  if (count > destsz) {
 800377a:	6a3a      	ldr	r2, [r7, #32]
 800377c:	69bb      	ldr	r3, [r7, #24]
 800377e:	429a      	cmp	r2, r3
 8003780:	d202      	bcs.n	8003788 <tud_audio_buffer_and_schedule_control_xfer+0x158>
    return -1;
 8003782:	f04f 33ff 	mov.w	r3, #4294967295
 8003786:	e005      	b.n	8003794 <tud_audio_buffer_and_schedule_control_xfer+0x164>
  memcpy(dest, src, count);
 8003788:	69ba      	ldr	r2, [r7, #24]
 800378a:	69f9      	ldr	r1, [r7, #28]
 800378c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800378e:	f005 f83b 	bl	8008808 <memcpy>
  return 0;
 8003792:	2300      	movs	r3, #0
 8003794:	2b00      	cmp	r3, #0
 8003796:	d001      	beq.n	800379c <tud_audio_buffer_and_schedule_control_xfer+0x16c>
 8003798:	2300      	movs	r3, #0
 800379a:	e00f      	b.n	80037bc <tud_audio_buffer_and_schedule_control_xfer+0x18c>

  // Schedule transmit
  return tud_control_xfer(rhport, p_request, (void*)_audiod_fct[func_id].ctrl_buf, len);
 800379c:	7dfb      	ldrb	r3, [r7, #23]
 800379e:	4619      	mov	r1, r3
 80037a0:	4a09      	ldr	r2, [pc, #36]	; (80037c8 <tud_audio_buffer_and_schedule_control_xfer+0x198>)
 80037a2:	460b      	mov	r3, r1
 80037a4:	00db      	lsls	r3, r3, #3
 80037a6:	1a5b      	subs	r3, r3, r1
 80037a8:	00db      	lsls	r3, r3, #3
 80037aa:	4413      	add	r3, r2
 80037ac:	3314      	adds	r3, #20
 80037ae:	681a      	ldr	r2, [r3, #0]
 80037b0:	89bb      	ldrh	r3, [r7, #12]
 80037b2:	7bf8      	ldrb	r0, [r7, #15]
 80037b4:	68b9      	ldr	r1, [r7, #8]
 80037b6:	f003 f985 	bl	8006ac4 <tud_control_xfer>
 80037ba:	4603      	mov	r3, r0
}
 80037bc:	4618      	mov	r0, r3
 80037be:	3730      	adds	r7, #48	; 0x30
 80037c0:	46bd      	mov	sp, r7
 80037c2:	bd80      	pop	{r7, pc}
 80037c4:	e000edf0 	.word	0xe000edf0
 80037c8:	20001848 	.word	0x20001848

080037cc <audiod_get_AS_interface_index>:

// This helper function finds for a given audio function and AS interface number the index of the attached driver structure, the index of the interface in the audio function
// (e.g. the std. AS interface with interface number 15 is the first AS interface for the given audio function and thus gets index zero), and
// finally a pointer to the std. AS interface, where the pointer always points to the first alternate setting i.e. alternate interface zero.
static bool audiod_get_AS_interface_index(uint8_t itf, audiod_function_t * audio, uint8_t *idxItf, uint8_t const **pp_desc_int)
{
 80037cc:	b480      	push	{r7}
 80037ce:	b08d      	sub	sp, #52	; 0x34
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	60b9      	str	r1, [r7, #8]
 80037d4:	607a      	str	r2, [r7, #4]
 80037d6:	603b      	str	r3, [r7, #0]
 80037d8:	4603      	mov	r3, r0
 80037da:	73fb      	strb	r3, [r7, #15]
  if (audio->p_desc)
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d048      	beq.n	8003876 <audiod_get_AS_interface_index+0xaa>
  {
    // Get pointer at end
    uint8_t const *p_desc_end = audio->p_desc + audio->desc_length - TUD_AUDIO_DESC_IAD_LEN;
 80037e4:	68bb      	ldr	r3, [r7, #8]
 80037e6:	685a      	ldr	r2, [r3, #4]
 80037e8:	68bb      	ldr	r3, [r7, #8]
 80037ea:	8a5b      	ldrh	r3, [r3, #18]
 80037ec:	3b08      	subs	r3, #8
 80037ee:	4413      	add	r3, r2
 80037f0:	627b      	str	r3, [r7, #36]	; 0x24

    // Advance past AC descriptors
    uint8_t const *p_desc = tu_desc_next(audio->p_desc);
 80037f2:	68bb      	ldr	r3, [r7, #8]
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	623b      	str	r3, [r7, #32]
  uint8_t const* desc8 = (uint8_t const*) desc;
 80037f8:	6a3b      	ldr	r3, [r7, #32]
 80037fa:	61fb      	str	r3, [r7, #28]
  return desc8 + desc8[DESC_OFFSET_LEN];
 80037fc:	69fb      	ldr	r3, [r7, #28]
 80037fe:	781b      	ldrb	r3, [r3, #0]
 8003800:	461a      	mov	r2, r3
 8003802:	69fb      	ldr	r3, [r7, #28]
 8003804:	4413      	add	r3, r2
 8003806:	62fb      	str	r3, [r7, #44]	; 0x2c
    p_desc += ((audio_desc_cs_ac_interface_t const *)p_desc)->wTotalLength;
 8003808:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800380a:	88db      	ldrh	r3, [r3, #6]
 800380c:	b29b      	uxth	r3, r3
 800380e:	461a      	mov	r2, r3
 8003810:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003812:	4413      	add	r3, r2
 8003814:	62fb      	str	r3, [r7, #44]	; 0x2c

    uint8_t tmp = 0;
 8003816:	2300      	movs	r3, #0
 8003818:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    while (p_desc < p_desc_end)
 800381c:	e027      	b.n	800386e <audiod_get_AS_interface_index+0xa2>
 800381e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003820:	61bb      	str	r3, [r7, #24]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8003822:	69bb      	ldr	r3, [r7, #24]
 8003824:	3301      	adds	r3, #1
 8003826:	781b      	ldrb	r3, [r3, #0]
    {
      // We assume the number of alternate settings is increasing thus we return the index of alternate setting zero!
      if (tu_desc_type(p_desc) == TUSB_DESC_INTERFACE && ((tusb_desc_interface_t const * )p_desc)->bAlternateSetting == 0)
 8003828:	2b04      	cmp	r3, #4
 800382a:	d116      	bne.n	800385a <audiod_get_AS_interface_index+0x8e>
 800382c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800382e:	78db      	ldrb	r3, [r3, #3]
 8003830:	2b00      	cmp	r3, #0
 8003832:	d112      	bne.n	800385a <audiod_get_AS_interface_index+0x8e>
      {
        if (((tusb_desc_interface_t const * )p_desc)->bInterfaceNumber == itf)
 8003834:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003836:	789b      	ldrb	r3, [r3, #2]
 8003838:	7bfa      	ldrb	r2, [r7, #15]
 800383a:	429a      	cmp	r2, r3
 800383c:	d108      	bne.n	8003850 <audiod_get_AS_interface_index+0x84>
        {
          *idxItf = tmp;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8003844:	701a      	strb	r2, [r3, #0]
          *pp_desc_int = p_desc;
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800384a:	601a      	str	r2, [r3, #0]
          return true;
 800384c:	2301      	movs	r3, #1
 800384e:	e013      	b.n	8003878 <audiod_get_AS_interface_index+0xac>
        }
        // Increase index, bytes read, and pointer
        tmp++;
 8003850:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003854:	3301      	adds	r3, #1
 8003856:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800385a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800385c:	617b      	str	r3, [r7, #20]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800385e:	697b      	ldr	r3, [r7, #20]
 8003860:	613b      	str	r3, [r7, #16]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8003862:	693b      	ldr	r3, [r7, #16]
 8003864:	781b      	ldrb	r3, [r3, #0]
 8003866:	461a      	mov	r2, r3
 8003868:	693b      	ldr	r3, [r7, #16]
 800386a:	4413      	add	r3, r2
      }
      p_desc = tu_desc_next(p_desc);
 800386c:	62fb      	str	r3, [r7, #44]	; 0x2c
    while (p_desc < p_desc_end)
 800386e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003872:	429a      	cmp	r2, r3
 8003874:	d3d3      	bcc.n	800381e <audiod_get_AS_interface_index+0x52>
    }
  }
  return false;
 8003876:	2300      	movs	r3, #0
}
 8003878:	4618      	mov	r0, r3
 800387a:	3734      	adds	r7, #52	; 0x34
 800387c:	46bd      	mov	sp, r7
 800387e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003882:	4770      	bx	lr

08003884 <audiod_get_AS_interface_index_global>:

// This helper function finds for a given AS interface number the index of the attached driver structure, the index of the interface in the audio function
// (e.g. the std. AS interface with interface number 15 is the first AS interface for the given audio function and thus gets index zero), and
// finally a pointer to the std. AS interface, where the pointer always points to the first alternate setting i.e. alternate interface zero.
static bool audiod_get_AS_interface_index_global(uint8_t itf, uint8_t *func_id, uint8_t *idxItf, uint8_t const **pp_desc_int)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b086      	sub	sp, #24
 8003888:	af00      	add	r7, sp, #0
 800388a:	60b9      	str	r1, [r7, #8]
 800388c:	607a      	str	r2, [r7, #4]
 800388e:	603b      	str	r3, [r7, #0]
 8003890:	4603      	mov	r3, r0
 8003892:	73fb      	strb	r3, [r7, #15]
  // Loop over audio driver interfaces
  uint8_t i;
  for (i = 0; i < CFG_TUD_AUDIO; i++)
 8003894:	2300      	movs	r3, #0
 8003896:	75fb      	strb	r3, [r7, #23]
 8003898:	e016      	b.n	80038c8 <audiod_get_AS_interface_index_global+0x44>
  {
    if (audiod_get_AS_interface_index(itf, &_audiod_fct[i], idxItf, pp_desc_int))
 800389a:	7dfa      	ldrb	r2, [r7, #23]
 800389c:	4613      	mov	r3, r2
 800389e:	00db      	lsls	r3, r3, #3
 80038a0:	1a9b      	subs	r3, r3, r2
 80038a2:	00db      	lsls	r3, r3, #3
 80038a4:	4a0c      	ldr	r2, [pc, #48]	; (80038d8 <audiod_get_AS_interface_index_global+0x54>)
 80038a6:	1899      	adds	r1, r3, r2
 80038a8:	7bf8      	ldrb	r0, [r7, #15]
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	687a      	ldr	r2, [r7, #4]
 80038ae:	f7ff ff8d 	bl	80037cc <audiod_get_AS_interface_index>
 80038b2:	4603      	mov	r3, r0
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d004      	beq.n	80038c2 <audiod_get_AS_interface_index_global+0x3e>
    {
      *func_id = i;
 80038b8:	68bb      	ldr	r3, [r7, #8]
 80038ba:	7dfa      	ldrb	r2, [r7, #23]
 80038bc:	701a      	strb	r2, [r3, #0]
      return true;
 80038be:	2301      	movs	r3, #1
 80038c0:	e006      	b.n	80038d0 <audiod_get_AS_interface_index_global+0x4c>
  for (i = 0; i < CFG_TUD_AUDIO; i++)
 80038c2:	7dfb      	ldrb	r3, [r7, #23]
 80038c4:	3301      	adds	r3, #1
 80038c6:	75fb      	strb	r3, [r7, #23]
 80038c8:	7dfb      	ldrb	r3, [r7, #23]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d0e5      	beq.n	800389a <audiod_get_AS_interface_index_global+0x16>
    }
  }

  return false;
 80038ce:	2300      	movs	r3, #0
}
 80038d0:	4618      	mov	r0, r3
 80038d2:	3718      	adds	r7, #24
 80038d4:	46bd      	mov	sp, r7
 80038d6:	bd80      	pop	{r7, pc}
 80038d8:	20001848 	.word	0x20001848

080038dc <audiod_verify_entity_exists>:

// Verify an entity with the given ID exists and returns also the corresponding driver index
static bool audiod_verify_entity_exists(uint8_t itf, uint8_t entityID, uint8_t *func_id)
{
 80038dc:	b480      	push	{r7}
 80038de:	b08d      	sub	sp, #52	; 0x34
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	4603      	mov	r3, r0
 80038e4:	603a      	str	r2, [r7, #0]
 80038e6:	71fb      	strb	r3, [r7, #7]
 80038e8:	460b      	mov	r3, r1
 80038ea:	71bb      	strb	r3, [r7, #6]
  uint8_t i;
  for (i = 0; i < CFG_TUD_AUDIO; i++)
 80038ec:	2300      	movs	r3, #0
 80038ee:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80038f2:	e05d      	b.n	80039b0 <audiod_verify_entity_exists+0xd4>
  {
    // Look for the correct driver by checking if the unique standard AC interface number fits
    if (_audiod_fct[i].p_desc && ((tusb_desc_interface_t const *)_audiod_fct[i].p_desc)->bInterfaceNumber == itf)
 80038f4:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 80038f8:	4933      	ldr	r1, [pc, #204]	; (80039c8 <audiod_verify_entity_exists+0xec>)
 80038fa:	4613      	mov	r3, r2
 80038fc:	00db      	lsls	r3, r3, #3
 80038fe:	1a9b      	subs	r3, r3, r2
 8003900:	00db      	lsls	r3, r3, #3
 8003902:	440b      	add	r3, r1
 8003904:	3304      	adds	r3, #4
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d04c      	beq.n	80039a6 <audiod_verify_entity_exists+0xca>
 800390c:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8003910:	492d      	ldr	r1, [pc, #180]	; (80039c8 <audiod_verify_entity_exists+0xec>)
 8003912:	4613      	mov	r3, r2
 8003914:	00db      	lsls	r3, r3, #3
 8003916:	1a9b      	subs	r3, r3, r2
 8003918:	00db      	lsls	r3, r3, #3
 800391a:	440b      	add	r3, r1
 800391c:	3304      	adds	r3, #4
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	789b      	ldrb	r3, [r3, #2]
 8003922:	79fa      	ldrb	r2, [r7, #7]
 8003924:	429a      	cmp	r2, r3
 8003926:	d13e      	bne.n	80039a6 <audiod_verify_entity_exists+0xca>
    {
      // Get pointers after class specific AC descriptors and end of AC descriptors - entities are defined in between
      uint8_t const *p_desc = tu_desc_next(_audiod_fct[i].p_desc);                                          // Points to CS AC descriptor
 8003928:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800392c:	4926      	ldr	r1, [pc, #152]	; (80039c8 <audiod_verify_entity_exists+0xec>)
 800392e:	4613      	mov	r3, r2
 8003930:	00db      	lsls	r3, r3, #3
 8003932:	1a9b      	subs	r3, r3, r2
 8003934:	00db      	lsls	r3, r3, #3
 8003936:	440b      	add	r3, r1
 8003938:	3304      	adds	r3, #4
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800393e:	69bb      	ldr	r3, [r7, #24]
 8003940:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8003942:	697b      	ldr	r3, [r7, #20]
 8003944:	781b      	ldrb	r3, [r3, #0]
 8003946:	461a      	mov	r2, r3
 8003948:	697b      	ldr	r3, [r7, #20]
 800394a:	4413      	add	r3, r2
 800394c:	62bb      	str	r3, [r7, #40]	; 0x28
      uint8_t const *p_desc_end = ((audio_desc_cs_ac_interface_t const *)p_desc)->wTotalLength + p_desc;
 800394e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003950:	88db      	ldrh	r3, [r3, #6]
 8003952:	b29b      	uxth	r3, r3
 8003954:	461a      	mov	r2, r3
 8003956:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003958:	4413      	add	r3, r2
 800395a:	627b      	str	r3, [r7, #36]	; 0x24
 800395c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800395e:	623b      	str	r3, [r7, #32]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8003960:	6a3b      	ldr	r3, [r7, #32]
 8003962:	61fb      	str	r3, [r7, #28]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8003964:	69fb      	ldr	r3, [r7, #28]
 8003966:	781b      	ldrb	r3, [r3, #0]
 8003968:	461a      	mov	r2, r3
 800396a:	69fb      	ldr	r3, [r7, #28]
 800396c:	4413      	add	r3, r2
      p_desc = tu_desc_next(p_desc);                                                                            // Get past CS AC descriptor
 800396e:	62bb      	str	r3, [r7, #40]	; 0x28

      while (p_desc < p_desc_end)
 8003970:	e015      	b.n	800399e <audiod_verify_entity_exists+0xc2>
      {
        if (p_desc[3] == entityID)  // Entity IDs are always at offset 3
 8003972:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003974:	3303      	adds	r3, #3
 8003976:	781b      	ldrb	r3, [r3, #0]
 8003978:	79ba      	ldrb	r2, [r7, #6]
 800397a:	429a      	cmp	r2, r3
 800397c:	d105      	bne.n	800398a <audiod_verify_entity_exists+0xae>
        {
          *func_id = i;
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8003984:	701a      	strb	r2, [r3, #0]
          return true;
 8003986:	2301      	movs	r3, #1
 8003988:	e017      	b.n	80039ba <audiod_verify_entity_exists+0xde>
 800398a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800398c:	613b      	str	r3, [r7, #16]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800398e:	693b      	ldr	r3, [r7, #16]
 8003990:	60fb      	str	r3, [r7, #12]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	781b      	ldrb	r3, [r3, #0]
 8003996:	461a      	mov	r2, r3
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	4413      	add	r3, r2
        }
        p_desc = tu_desc_next(p_desc);
 800399c:	62bb      	str	r3, [r7, #40]	; 0x28
      while (p_desc < p_desc_end)
 800399e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80039a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039a2:	429a      	cmp	r2, r3
 80039a4:	d3e5      	bcc.n	8003972 <audiod_verify_entity_exists+0x96>
  for (i = 0; i < CFG_TUD_AUDIO; i++)
 80039a6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80039aa:	3301      	adds	r3, #1
 80039ac:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80039b0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d09d      	beq.n	80038f4 <audiod_verify_entity_exists+0x18>
      }
    }
  }
  return false;
 80039b8:	2300      	movs	r3, #0
}
 80039ba:	4618      	mov	r0, r3
 80039bc:	3734      	adds	r7, #52	; 0x34
 80039be:	46bd      	mov	sp, r7
 80039c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c4:	4770      	bx	lr
 80039c6:	bf00      	nop
 80039c8:	20001848 	.word	0x20001848

080039cc <audiod_verify_itf_exists>:

static bool audiod_verify_itf_exists(uint8_t itf, uint8_t *func_id)
{
 80039cc:	b480      	push	{r7}
 80039ce:	b089      	sub	sp, #36	; 0x24
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	4603      	mov	r3, r0
 80039d4:	6039      	str	r1, [r7, #0]
 80039d6:	71fb      	strb	r3, [r7, #7]
  uint8_t i;
  for (i = 0; i < CFG_TUD_AUDIO; i++)
 80039d8:	2300      	movs	r3, #0
 80039da:	77fb      	strb	r3, [r7, #31]
 80039dc:	e054      	b.n	8003a88 <audiod_verify_itf_exists+0xbc>
  {
    if (_audiod_fct[i].p_desc)
 80039de:	7ffa      	ldrb	r2, [r7, #31]
 80039e0:	492e      	ldr	r1, [pc, #184]	; (8003a9c <audiod_verify_itf_exists+0xd0>)
 80039e2:	4613      	mov	r3, r2
 80039e4:	00db      	lsls	r3, r3, #3
 80039e6:	1a9b      	subs	r3, r3, r2
 80039e8:	00db      	lsls	r3, r3, #3
 80039ea:	440b      	add	r3, r1
 80039ec:	3304      	adds	r3, #4
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d046      	beq.n	8003a82 <audiod_verify_itf_exists+0xb6>
    {
      // Get pointer at beginning and end
      uint8_t const *p_desc = _audiod_fct[i].p_desc;
 80039f4:	7ffa      	ldrb	r2, [r7, #31]
 80039f6:	4929      	ldr	r1, [pc, #164]	; (8003a9c <audiod_verify_itf_exists+0xd0>)
 80039f8:	4613      	mov	r3, r2
 80039fa:	00db      	lsls	r3, r3, #3
 80039fc:	1a9b      	subs	r3, r3, r2
 80039fe:	00db      	lsls	r3, r3, #3
 8003a00:	440b      	add	r3, r1
 8003a02:	3304      	adds	r3, #4
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	61bb      	str	r3, [r7, #24]
      uint8_t const *p_desc_end = _audiod_fct[i].p_desc + _audiod_fct[i].desc_length - TUD_AUDIO_DESC_IAD_LEN;
 8003a08:	7ffa      	ldrb	r2, [r7, #31]
 8003a0a:	4924      	ldr	r1, [pc, #144]	; (8003a9c <audiod_verify_itf_exists+0xd0>)
 8003a0c:	4613      	mov	r3, r2
 8003a0e:	00db      	lsls	r3, r3, #3
 8003a10:	1a9b      	subs	r3, r3, r2
 8003a12:	00db      	lsls	r3, r3, #3
 8003a14:	440b      	add	r3, r1
 8003a16:	3304      	adds	r3, #4
 8003a18:	6819      	ldr	r1, [r3, #0]
 8003a1a:	7ffa      	ldrb	r2, [r7, #31]
 8003a1c:	481f      	ldr	r0, [pc, #124]	; (8003a9c <audiod_verify_itf_exists+0xd0>)
 8003a1e:	4613      	mov	r3, r2
 8003a20:	00db      	lsls	r3, r3, #3
 8003a22:	1a9b      	subs	r3, r3, r2
 8003a24:	00db      	lsls	r3, r3, #3
 8003a26:	4403      	add	r3, r0
 8003a28:	3312      	adds	r3, #18
 8003a2a:	881b      	ldrh	r3, [r3, #0]
 8003a2c:	3b08      	subs	r3, #8
 8003a2e:	440b      	add	r3, r1
 8003a30:	617b      	str	r3, [r7, #20]

      while (p_desc < p_desc_end)
 8003a32:	e022      	b.n	8003a7a <audiod_verify_itf_exists+0xae>
 8003a34:	69bb      	ldr	r3, [r7, #24]
 8003a36:	613b      	str	r3, [r7, #16]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8003a38:	693b      	ldr	r3, [r7, #16]
 8003a3a:	3301      	adds	r3, #1
 8003a3c:	781b      	ldrb	r3, [r3, #0]
      {
        if (tu_desc_type(p_desc) == TUSB_DESC_INTERFACE && ((tusb_desc_interface_t const *)_audiod_fct[i].p_desc)->bInterfaceNumber == itf)
 8003a3e:	2b04      	cmp	r3, #4
 8003a40:	d111      	bne.n	8003a66 <audiod_verify_itf_exists+0x9a>
 8003a42:	7ffa      	ldrb	r2, [r7, #31]
 8003a44:	4915      	ldr	r1, [pc, #84]	; (8003a9c <audiod_verify_itf_exists+0xd0>)
 8003a46:	4613      	mov	r3, r2
 8003a48:	00db      	lsls	r3, r3, #3
 8003a4a:	1a9b      	subs	r3, r3, r2
 8003a4c:	00db      	lsls	r3, r3, #3
 8003a4e:	440b      	add	r3, r1
 8003a50:	3304      	adds	r3, #4
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	789b      	ldrb	r3, [r3, #2]
 8003a56:	79fa      	ldrb	r2, [r7, #7]
 8003a58:	429a      	cmp	r2, r3
 8003a5a:	d104      	bne.n	8003a66 <audiod_verify_itf_exists+0x9a>
        {
          *func_id = i;
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	7ffa      	ldrb	r2, [r7, #31]
 8003a60:	701a      	strb	r2, [r3, #0]
          return true;
 8003a62:	2301      	movs	r3, #1
 8003a64:	e014      	b.n	8003a90 <audiod_verify_itf_exists+0xc4>
 8003a66:	69bb      	ldr	r3, [r7, #24]
 8003a68:	60fb      	str	r3, [r7, #12]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	60bb      	str	r3, [r7, #8]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8003a6e:	68bb      	ldr	r3, [r7, #8]
 8003a70:	781b      	ldrb	r3, [r3, #0]
 8003a72:	461a      	mov	r2, r3
 8003a74:	68bb      	ldr	r3, [r7, #8]
 8003a76:	4413      	add	r3, r2
        }
        p_desc = tu_desc_next(p_desc);
 8003a78:	61bb      	str	r3, [r7, #24]
      while (p_desc < p_desc_end)
 8003a7a:	69ba      	ldr	r2, [r7, #24]
 8003a7c:	697b      	ldr	r3, [r7, #20]
 8003a7e:	429a      	cmp	r2, r3
 8003a80:	d3d8      	bcc.n	8003a34 <audiod_verify_itf_exists+0x68>
  for (i = 0; i < CFG_TUD_AUDIO; i++)
 8003a82:	7ffb      	ldrb	r3, [r7, #31]
 8003a84:	3301      	adds	r3, #1
 8003a86:	77fb      	strb	r3, [r7, #31]
 8003a88:	7ffb      	ldrb	r3, [r7, #31]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d0a7      	beq.n	80039de <audiod_verify_itf_exists+0x12>
      }
    }
  }
  return false;
 8003a8e:	2300      	movs	r3, #0
}
 8003a90:	4618      	mov	r0, r3
 8003a92:	3724      	adds	r7, #36	; 0x24
 8003a94:	46bd      	mov	sp, r7
 8003a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9a:	4770      	bx	lr
 8003a9c:	20001848 	.word	0x20001848

08003aa0 <audiod_verify_ep_exists>:

static bool audiod_verify_ep_exists(uint8_t ep, uint8_t *func_id)
{
 8003aa0:	b480      	push	{r7}
 8003aa2:	b08b      	sub	sp, #44	; 0x2c
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	6039      	str	r1, [r7, #0]
 8003aaa:	71fb      	strb	r3, [r7, #7]
  uint8_t i;
  for (i = 0; i < CFG_TUD_AUDIO; i++)
 8003aac:	2300      	movs	r3, #0
 8003aae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003ab2:	e061      	b.n	8003b78 <audiod_verify_ep_exists+0xd8>
  {
    if (_audiod_fct[i].p_desc)
 8003ab4:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8003ab8:	4935      	ldr	r1, [pc, #212]	; (8003b90 <audiod_verify_ep_exists+0xf0>)
 8003aba:	4613      	mov	r3, r2
 8003abc:	00db      	lsls	r3, r3, #3
 8003abe:	1a9b      	subs	r3, r3, r2
 8003ac0:	00db      	lsls	r3, r3, #3
 8003ac2:	440b      	add	r3, r1
 8003ac4:	3304      	adds	r3, #4
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d050      	beq.n	8003b6e <audiod_verify_ep_exists+0xce>
    {
      // Get pointer at end
      uint8_t const *p_desc_end = _audiod_fct[i].p_desc + _audiod_fct[i].desc_length;
 8003acc:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8003ad0:	492f      	ldr	r1, [pc, #188]	; (8003b90 <audiod_verify_ep_exists+0xf0>)
 8003ad2:	4613      	mov	r3, r2
 8003ad4:	00db      	lsls	r3, r3, #3
 8003ad6:	1a9b      	subs	r3, r3, r2
 8003ad8:	00db      	lsls	r3, r3, #3
 8003ada:	440b      	add	r3, r1
 8003adc:	3304      	adds	r3, #4
 8003ade:	6819      	ldr	r1, [r3, #0]
 8003ae0:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8003ae4:	482a      	ldr	r0, [pc, #168]	; (8003b90 <audiod_verify_ep_exists+0xf0>)
 8003ae6:	4613      	mov	r3, r2
 8003ae8:	00db      	lsls	r3, r3, #3
 8003aea:	1a9b      	subs	r3, r3, r2
 8003aec:	00db      	lsls	r3, r3, #3
 8003aee:	4403      	add	r3, r0
 8003af0:	3312      	adds	r3, #18
 8003af2:	881b      	ldrh	r3, [r3, #0]
 8003af4:	440b      	add	r3, r1
 8003af6:	61fb      	str	r3, [r7, #28]

      // Advance past AC descriptors - EP we look for are streaming EPs
      uint8_t const *p_desc = tu_desc_next(_audiod_fct[i].p_desc);
 8003af8:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8003afc:	4924      	ldr	r1, [pc, #144]	; (8003b90 <audiod_verify_ep_exists+0xf0>)
 8003afe:	4613      	mov	r3, r2
 8003b00:	00db      	lsls	r3, r3, #3
 8003b02:	1a9b      	subs	r3, r3, r2
 8003b04:	00db      	lsls	r3, r3, #3
 8003b06:	440b      	add	r3, r1
 8003b08:	3304      	adds	r3, #4
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8003b0e:	69bb      	ldr	r3, [r7, #24]
 8003b10:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8003b12:	697b      	ldr	r3, [r7, #20]
 8003b14:	781b      	ldrb	r3, [r3, #0]
 8003b16:	461a      	mov	r2, r3
 8003b18:	697b      	ldr	r3, [r7, #20]
 8003b1a:	4413      	add	r3, r2
 8003b1c:	623b      	str	r3, [r7, #32]
      p_desc += ((audio_desc_cs_ac_interface_t const *)p_desc)->wTotalLength;
 8003b1e:	6a3b      	ldr	r3, [r7, #32]
 8003b20:	88db      	ldrh	r3, [r3, #6]
 8003b22:	b29b      	uxth	r3, r3
 8003b24:	461a      	mov	r2, r3
 8003b26:	6a3b      	ldr	r3, [r7, #32]
 8003b28:	4413      	add	r3, r2
 8003b2a:	623b      	str	r3, [r7, #32]

      while (p_desc < p_desc_end)
 8003b2c:	e01b      	b.n	8003b66 <audiod_verify_ep_exists+0xc6>
 8003b2e:	6a3b      	ldr	r3, [r7, #32]
 8003b30:	613b      	str	r3, [r7, #16]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8003b32:	693b      	ldr	r3, [r7, #16]
 8003b34:	3301      	adds	r3, #1
 8003b36:	781b      	ldrb	r3, [r3, #0]
      {
        if (tu_desc_type(p_desc) == TUSB_DESC_ENDPOINT && ((tusb_desc_endpoint_t const * )p_desc)->bEndpointAddress == ep)
 8003b38:	2b05      	cmp	r3, #5
 8003b3a:	d10a      	bne.n	8003b52 <audiod_verify_ep_exists+0xb2>
 8003b3c:	6a3b      	ldr	r3, [r7, #32]
 8003b3e:	789b      	ldrb	r3, [r3, #2]
 8003b40:	79fa      	ldrb	r2, [r7, #7]
 8003b42:	429a      	cmp	r2, r3
 8003b44:	d105      	bne.n	8003b52 <audiod_verify_ep_exists+0xb2>
        {
          *func_id = i;
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8003b4c:	701a      	strb	r2, [r3, #0]
          return true;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e017      	b.n	8003b82 <audiod_verify_ep_exists+0xe2>
 8003b52:	6a3b      	ldr	r3, [r7, #32]
 8003b54:	60fb      	str	r3, [r7, #12]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	60bb      	str	r3, [r7, #8]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8003b5a:	68bb      	ldr	r3, [r7, #8]
 8003b5c:	781b      	ldrb	r3, [r3, #0]
 8003b5e:	461a      	mov	r2, r3
 8003b60:	68bb      	ldr	r3, [r7, #8]
 8003b62:	4413      	add	r3, r2
        }
        p_desc = tu_desc_next(p_desc);
 8003b64:	623b      	str	r3, [r7, #32]
      while (p_desc < p_desc_end)
 8003b66:	6a3a      	ldr	r2, [r7, #32]
 8003b68:	69fb      	ldr	r3, [r7, #28]
 8003b6a:	429a      	cmp	r2, r3
 8003b6c:	d3df      	bcc.n	8003b2e <audiod_verify_ep_exists+0x8e>
  for (i = 0; i < CFG_TUD_AUDIO; i++)
 8003b6e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003b72:	3301      	adds	r3, #1
 8003b74:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003b78:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d099      	beq.n	8003ab4 <audiod_verify_ep_exists+0x14>
      }
    }
  }
  return false;
 8003b80:	2300      	movs	r3, #0
}
 8003b82:	4618      	mov	r0, r3
 8003b84:	372c      	adds	r7, #44	; 0x2c
 8003b86:	46bd      	mov	sp, r7
 8003b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8c:	4770      	bx	lr
 8003b8e:	bf00      	nop
 8003b90:	20001848 	.word	0x20001848

08003b94 <audiod_get_audio_fct_idx>:
}
#endif

// No security checks here - internal function only which should always succeed
uint8_t audiod_get_audio_fct_idx(audiod_function_t * audio)
{
 8003b94:	b480      	push	{r7}
 8003b96:	b085      	sub	sp, #20
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
  for (uint8_t cnt=0; cnt < CFG_TUD_AUDIO; cnt++)
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	73fb      	strb	r3, [r7, #15]
 8003ba0:	e00e      	b.n	8003bc0 <audiod_get_audio_fct_idx+0x2c>
  {
    if (&_audiod_fct[cnt] == audio) return cnt;
 8003ba2:	7bfa      	ldrb	r2, [r7, #15]
 8003ba4:	4613      	mov	r3, r2
 8003ba6:	00db      	lsls	r3, r3, #3
 8003ba8:	1a9b      	subs	r3, r3, r2
 8003baa:	00db      	lsls	r3, r3, #3
 8003bac:	4a09      	ldr	r2, [pc, #36]	; (8003bd4 <audiod_get_audio_fct_idx+0x40>)
 8003bae:	4413      	add	r3, r2
 8003bb0:	687a      	ldr	r2, [r7, #4]
 8003bb2:	429a      	cmp	r2, r3
 8003bb4:	d101      	bne.n	8003bba <audiod_get_audio_fct_idx+0x26>
 8003bb6:	7bfb      	ldrb	r3, [r7, #15]
 8003bb8:	e006      	b.n	8003bc8 <audiod_get_audio_fct_idx+0x34>
  for (uint8_t cnt=0; cnt < CFG_TUD_AUDIO; cnt++)
 8003bba:	7bfb      	ldrb	r3, [r7, #15]
 8003bbc:	3301      	adds	r3, #1
 8003bbe:	73fb      	strb	r3, [r7, #15]
 8003bc0:	7bfb      	ldrb	r3, [r7, #15]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d0ed      	beq.n	8003ba2 <audiod_get_audio_fct_idx+0xe>
  }
  return 0;
 8003bc6:	2300      	movs	r3, #0
}
 8003bc8:	4618      	mov	r0, r3
 8003bca:	3714      	adds	r7, #20
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd2:	4770      	bx	lr
 8003bd4:	20001848 	.word	0x20001848

08003bd8 <_prep_out_transaction>:
// INTERNAL OBJECT & FUNCTION DECLARATION
//--------------------------------------------------------------------+
CFG_TUSB_MEM_SECTION tu_static cdcd_interface_t _cdcd_itf[CFG_TUD_CDC];

static bool _prep_out_transaction (cdcd_interface_t* p_cdc)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b084      	sub	sp, #16
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
  uint8_t const rhport = 0;
 8003be0:	2300      	movs	r3, #0
 8003be2:	73fb      	strb	r3, [r7, #15]
  uint16_t available = tu_fifo_remaining(&p_cdc->rx_ff);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	3310      	adds	r3, #16
 8003be8:	4618      	mov	r0, r3
 8003bea:	f001 f9a6 	bl	8004f3a <tu_fifo_remaining>
 8003bee:	4603      	mov	r3, r0
 8003bf0:	81bb      	strh	r3, [r7, #12]

  // Prepare for incoming data but only allow what we can store in the ring buffer.
  // TODO Actually we can still carry out the transfer, keeping count of received bytes
  // and slowly move it to the FIFO when read().
  // This pre-check reduces endpoint claiming
  TU_VERIFY(available >= sizeof(p_cdc->epout_buf));
 8003bf2:	89bb      	ldrh	r3, [r7, #12]
 8003bf4:	2b3f      	cmp	r3, #63	; 0x3f
 8003bf6:	d801      	bhi.n	8003bfc <_prep_out_transaction+0x24>
 8003bf8:	2300      	movs	r3, #0
 8003bfa:	e02b      	b.n	8003c54 <_prep_out_transaction+0x7c>

  // claim endpoint
  TU_VERIFY(usbd_edpt_claim(rhport, p_cdc->ep_out));
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	78da      	ldrb	r2, [r3, #3]
 8003c00:	7bfb      	ldrb	r3, [r7, #15]
 8003c02:	4611      	mov	r1, r2
 8003c04:	4618      	mov	r0, r3
 8003c06:	f002 fc6d 	bl	80064e4 <usbd_edpt_claim>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	f083 0301 	eor.w	r3, r3, #1
 8003c10:	b2db      	uxtb	r3, r3
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d001      	beq.n	8003c1a <_prep_out_transaction+0x42>
 8003c16:	2300      	movs	r3, #0
 8003c18:	e01c      	b.n	8003c54 <_prep_out_transaction+0x7c>

  // fifo can be changed before endpoint is claimed
  available = tu_fifo_remaining(&p_cdc->rx_ff);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	3310      	adds	r3, #16
 8003c1e:	4618      	mov	r0, r3
 8003c20:	f001 f98b 	bl	8004f3a <tu_fifo_remaining>
 8003c24:	4603      	mov	r3, r0
 8003c26:	81bb      	strh	r3, [r7, #12]

  if ( available >= sizeof(p_cdc->epout_buf) )
 8003c28:	89bb      	ldrh	r3, [r7, #12]
 8003c2a:	2b3f      	cmp	r3, #63	; 0x3f
 8003c2c:	d90a      	bls.n	8003c44 <_prep_out_transaction+0x6c>
  {
    return usbd_edpt_xfer(rhport, p_cdc->ep_out, p_cdc->epout_buf, sizeof(p_cdc->epout_buf));
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	78d9      	ldrb	r1, [r3, #3]
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	f103 02a8 	add.w	r2, r3, #168	; 0xa8
 8003c38:	7bf8      	ldrb	r0, [r7, #15]
 8003c3a:	2340      	movs	r3, #64	; 0x40
 8003c3c:	f002 fca6 	bl	800658c <usbd_edpt_xfer>
 8003c40:	4603      	mov	r3, r0
 8003c42:	e007      	b.n	8003c54 <_prep_out_transaction+0x7c>
  }else
  {
    // Release endpoint since we don't make any transfer
    usbd_edpt_release(rhport, p_cdc->ep_out);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	78da      	ldrb	r2, [r3, #3]
 8003c48:	7bfb      	ldrb	r3, [r7, #15]
 8003c4a:	4611      	mov	r1, r2
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	f002 fc73 	bl	8006538 <usbd_edpt_release>

    return false;
 8003c52:	2300      	movs	r3, #0
  }
}
 8003c54:	4618      	mov	r0, r3
 8003c56:	3710      	adds	r7, #16
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bd80      	pop	{r7, pc}

08003c5c <tud_cdc_n_connected>:

//--------------------------------------------------------------------+
// APPLICATION API
//--------------------------------------------------------------------+
bool tud_cdc_n_connected(uint8_t itf)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b084      	sub	sp, #16
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	4603      	mov	r3, r0
 8003c64:	71fb      	strb	r3, [r7, #7]

// Check if device is ready to transfer
TU_ATTR_ALWAYS_INLINE static inline
bool tud_ready(void)
{
  return tud_mounted() && !tud_suspended();
 8003c66:	f001 faa9 	bl	80051bc <tud_mounted>
 8003c6a:	4603      	mov	r3, r0
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d009      	beq.n	8003c84 <tud_cdc_n_connected+0x28>
 8003c70:	f001 fab6 	bl	80051e0 <tud_suspended>
 8003c74:	4603      	mov	r3, r0
 8003c76:	f083 0301 	eor.w	r3, r3, #1
 8003c7a:	b2db      	uxtb	r3, r3
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d001      	beq.n	8003c84 <tud_cdc_n_connected+0x28>
 8003c80:	2301      	movs	r3, #1
 8003c82:	e000      	b.n	8003c86 <tud_cdc_n_connected+0x2a>
 8003c84:	2300      	movs	r3, #0
 8003c86:	f003 0301 	and.w	r3, r3, #1
 8003c8a:	b2db      	uxtb	r3, r3
  // DTR (bit 0) active  is considered as connected
  return tud_ready() && tu_bit_test(_cdcd_itf[itf].line_state, 0);
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d01a      	beq.n	8003cc6 <tud_cdc_n_connected+0x6a>
 8003c90:	79fb      	ldrb	r3, [r7, #7]
 8003c92:	4a11      	ldr	r2, [pc, #68]	; (8003cd8 <tud_cdc_n_connected+0x7c>)
 8003c94:	f44f 7194 	mov.w	r1, #296	; 0x128
 8003c98:	fb01 f303 	mul.w	r3, r1, r3
 8003c9c:	4413      	add	r3, r2
 8003c9e:	3304      	adds	r3, #4
 8003ca0:	781b      	ldrb	r3, [r3, #0]
 8003ca2:	60fb      	str	r3, [r7, #12]
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	72fb      	strb	r3, [r7, #11]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8003ca8:	7afb      	ldrb	r3, [r7, #11]
 8003caa:	68fa      	ldr	r2, [r7, #12]
 8003cac:	fa22 f303 	lsr.w	r3, r2, r3
 8003cb0:	f003 0301 	and.w	r3, r3, #1
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	bf14      	ite	ne
 8003cb8:	2301      	movne	r3, #1
 8003cba:	2300      	moveq	r3, #0
 8003cbc:	b2db      	uxtb	r3, r3
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d001      	beq.n	8003cc6 <tud_cdc_n_connected+0x6a>
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	e000      	b.n	8003cc8 <tud_cdc_n_connected+0x6c>
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	f003 0301 	and.w	r3, r3, #1
 8003ccc:	b2db      	uxtb	r3, r3
}
 8003cce:	4618      	mov	r0, r3
 8003cd0:	3710      	adds	r7, #16
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	bd80      	pop	{r7, pc}
 8003cd6:	bf00      	nop
 8003cd8:	20001880 	.word	0x20001880

08003cdc <tud_cdc_n_available>:

//--------------------------------------------------------------------+
// READ API
//--------------------------------------------------------------------+
uint32_t tud_cdc_n_available(uint8_t itf)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b082      	sub	sp, #8
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	71fb      	strb	r3, [r7, #7]
  return tu_fifo_count(&_cdcd_itf[itf].rx_ff);
 8003ce6:	79fb      	ldrb	r3, [r7, #7]
 8003ce8:	f44f 7294 	mov.w	r2, #296	; 0x128
 8003cec:	fb02 f303 	mul.w	r3, r2, r3
 8003cf0:	3310      	adds	r3, #16
 8003cf2:	4a05      	ldr	r2, [pc, #20]	; (8003d08 <tud_cdc_n_available+0x2c>)
 8003cf4:	4413      	add	r3, r2
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	f001 f8aa 	bl	8004e50 <tu_fifo_count>
 8003cfc:	4603      	mov	r3, r0
}
 8003cfe:	4618      	mov	r0, r3
 8003d00:	3708      	adds	r7, #8
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bd80      	pop	{r7, pc}
 8003d06:	bf00      	nop
 8003d08:	20001880 	.word	0x20001880

08003d0c <tud_cdc_n_read>:

uint32_t tud_cdc_n_read(uint8_t itf, void* buffer, uint32_t bufsize)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b086      	sub	sp, #24
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	4603      	mov	r3, r0
 8003d14:	60b9      	str	r1, [r7, #8]
 8003d16:	607a      	str	r2, [r7, #4]
 8003d18:	73fb      	strb	r3, [r7, #15]
  cdcd_interface_t* p_cdc = &_cdcd_itf[itf];
 8003d1a:	7bfb      	ldrb	r3, [r7, #15]
 8003d1c:	f44f 7294 	mov.w	r2, #296	; 0x128
 8003d20:	fb02 f303 	mul.w	r3, r2, r3
 8003d24:	4a0a      	ldr	r2, [pc, #40]	; (8003d50 <tud_cdc_n_read+0x44>)
 8003d26:	4413      	add	r3, r2
 8003d28:	617b      	str	r3, [r7, #20]
  uint32_t num_read = tu_fifo_read_n(&p_cdc->rx_ff, buffer, (uint16_t) bufsize);
 8003d2a:	697b      	ldr	r3, [r7, #20]
 8003d2c:	3310      	adds	r3, #16
 8003d2e:	687a      	ldr	r2, [r7, #4]
 8003d30:	b292      	uxth	r2, r2
 8003d32:	68b9      	ldr	r1, [r7, #8]
 8003d34:	4618      	mov	r0, r3
 8003d36:	f001 f95c 	bl	8004ff2 <tu_fifo_read_n>
 8003d3a:	4603      	mov	r3, r0
 8003d3c:	613b      	str	r3, [r7, #16]
  _prep_out_transaction(p_cdc);
 8003d3e:	6978      	ldr	r0, [r7, #20]
 8003d40:	f7ff ff4a 	bl	8003bd8 <_prep_out_transaction>
  return num_read;
 8003d44:	693b      	ldr	r3, [r7, #16]
}
 8003d46:	4618      	mov	r0, r3
 8003d48:	3718      	adds	r7, #24
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	bd80      	pop	{r7, pc}
 8003d4e:	bf00      	nop
 8003d50:	20001880 	.word	0x20001880

08003d54 <tud_cdc_n_write>:

//--------------------------------------------------------------------+
// WRITE API
//--------------------------------------------------------------------+
uint32_t tud_cdc_n_write(uint8_t itf, void const* buffer, uint32_t bufsize)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b086      	sub	sp, #24
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	4603      	mov	r3, r0
 8003d5c:	60b9      	str	r1, [r7, #8]
 8003d5e:	607a      	str	r2, [r7, #4]
 8003d60:	73fb      	strb	r3, [r7, #15]
  cdcd_interface_t* p_cdc = &_cdcd_itf[itf];
 8003d62:	7bfb      	ldrb	r3, [r7, #15]
 8003d64:	f44f 7294 	mov.w	r2, #296	; 0x128
 8003d68:	fb02 f303 	mul.w	r3, r2, r3
 8003d6c:	4a0e      	ldr	r2, [pc, #56]	; (8003da8 <tud_cdc_n_write+0x54>)
 8003d6e:	4413      	add	r3, r2
 8003d70:	617b      	str	r3, [r7, #20]
  uint16_t ret = tu_fifo_write_n(&p_cdc->tx_ff, buffer, (uint16_t) bufsize);
 8003d72:	697b      	ldr	r3, [r7, #20]
 8003d74:	331c      	adds	r3, #28
 8003d76:	687a      	ldr	r2, [r7, #4]
 8003d78:	b292      	uxth	r2, r2
 8003d7a:	68b9      	ldr	r1, [r7, #8]
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	f001 f99f 	bl	80050c0 <tu_fifo_write_n>
 8003d82:	4603      	mov	r3, r0
 8003d84:	827b      	strh	r3, [r7, #18]

  // flush if queue more than packet size
  // may need to suppress -Wunreachable-code since most of the time CFG_TUD_CDC_TX_BUFSIZE < BULK_PACKET_SIZE
  if ( (tu_fifo_count(&p_cdc->tx_ff) >= BULK_PACKET_SIZE) || ((CFG_TUD_CDC_TX_BUFSIZE < BULK_PACKET_SIZE) && tu_fifo_full(&p_cdc->tx_ff)) )
 8003d86:	697b      	ldr	r3, [r7, #20]
 8003d88:	331c      	adds	r3, #28
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	f001 f860 	bl	8004e50 <tu_fifo_count>
 8003d90:	4603      	mov	r3, r0
 8003d92:	2b3f      	cmp	r3, #63	; 0x3f
 8003d94:	d903      	bls.n	8003d9e <tud_cdc_n_write+0x4a>
  {
    tud_cdc_n_write_flush(itf);
 8003d96:	7bfb      	ldrb	r3, [r7, #15]
 8003d98:	4618      	mov	r0, r3
 8003d9a:	f000 f807 	bl	8003dac <tud_cdc_n_write_flush>
  }

  return ret;
 8003d9e:	8a7b      	ldrh	r3, [r7, #18]
}
 8003da0:	4618      	mov	r0, r3
 8003da2:	3718      	adds	r7, #24
 8003da4:	46bd      	mov	sp, r7
 8003da6:	bd80      	pop	{r7, pc}
 8003da8:	20001880 	.word	0x20001880

08003dac <tud_cdc_n_write_flush>:

uint32_t tud_cdc_n_write_flush (uint8_t itf)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b086      	sub	sp, #24
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	4603      	mov	r3, r0
 8003db4:	71fb      	strb	r3, [r7, #7]
  cdcd_interface_t* p_cdc = &_cdcd_itf[itf];
 8003db6:	79fb      	ldrb	r3, [r7, #7]
 8003db8:	f44f 7294 	mov.w	r2, #296	; 0x128
 8003dbc:	fb02 f303 	mul.w	r3, r2, r3
 8003dc0:	4a36      	ldr	r2, [pc, #216]	; (8003e9c <tud_cdc_n_write_flush+0xf0>)
 8003dc2:	4413      	add	r3, r2
 8003dc4:	617b      	str	r3, [r7, #20]
 8003dc6:	f001 f9f9 	bl	80051bc <tud_mounted>
 8003dca:	4603      	mov	r3, r0
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d009      	beq.n	8003de4 <tud_cdc_n_write_flush+0x38>
 8003dd0:	f001 fa06 	bl	80051e0 <tud_suspended>
 8003dd4:	4603      	mov	r3, r0
 8003dd6:	f083 0301 	eor.w	r3, r3, #1
 8003dda:	b2db      	uxtb	r3, r3
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d001      	beq.n	8003de4 <tud_cdc_n_write_flush+0x38>
 8003de0:	2301      	movs	r3, #1
 8003de2:	e000      	b.n	8003de6 <tud_cdc_n_write_flush+0x3a>
 8003de4:	2300      	movs	r3, #0
 8003de6:	f003 0301 	and.w	r3, r3, #1
 8003dea:	b2db      	uxtb	r3, r3

  // Skip if usb is not ready yet
  TU_VERIFY( tud_ready(), 0 );
 8003dec:	f083 0301 	eor.w	r3, r3, #1
 8003df0:	b2db      	uxtb	r3, r3
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d001      	beq.n	8003dfa <tud_cdc_n_write_flush+0x4e>
 8003df6:	2300      	movs	r3, #0
 8003df8:	e04c      	b.n	8003e94 <tud_cdc_n_write_flush+0xe8>

  // No data to send
  if ( !tu_fifo_count(&p_cdc->tx_ff) ) return 0;
 8003dfa:	697b      	ldr	r3, [r7, #20]
 8003dfc:	331c      	adds	r3, #28
 8003dfe:	4618      	mov	r0, r3
 8003e00:	f001 f826 	bl	8004e50 <tu_fifo_count>
 8003e04:	4603      	mov	r3, r0
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d101      	bne.n	8003e0e <tud_cdc_n_write_flush+0x62>
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	e042      	b.n	8003e94 <tud_cdc_n_write_flush+0xe8>

  uint8_t const rhport = 0;
 8003e0e:	2300      	movs	r3, #0
 8003e10:	74fb      	strb	r3, [r7, #19]

  // Claim the endpoint
  TU_VERIFY( usbd_edpt_claim(rhport, p_cdc->ep_in), 0 );
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	789a      	ldrb	r2, [r3, #2]
 8003e16:	7cfb      	ldrb	r3, [r7, #19]
 8003e18:	4611      	mov	r1, r2
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	f002 fb62 	bl	80064e4 <usbd_edpt_claim>
 8003e20:	4603      	mov	r3, r0
 8003e22:	f083 0301 	eor.w	r3, r3, #1
 8003e26:	b2db      	uxtb	r3, r3
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d001      	beq.n	8003e30 <tud_cdc_n_write_flush+0x84>
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	e031      	b.n	8003e94 <tud_cdc_n_write_flush+0xe8>

  // Pull data from FIFO
  uint16_t const count = tu_fifo_read_n(&p_cdc->tx_ff, p_cdc->epin_buf, sizeof(p_cdc->epin_buf));
 8003e30:	697b      	ldr	r3, [r7, #20]
 8003e32:	f103 001c 	add.w	r0, r3, #28
 8003e36:	697b      	ldr	r3, [r7, #20]
 8003e38:	33e8      	adds	r3, #232	; 0xe8
 8003e3a:	2240      	movs	r2, #64	; 0x40
 8003e3c:	4619      	mov	r1, r3
 8003e3e:	f001 f8d8 	bl	8004ff2 <tu_fifo_read_n>
 8003e42:	4603      	mov	r3, r0
 8003e44:	823b      	strh	r3, [r7, #16]

  if ( count )
 8003e46:	8a3b      	ldrh	r3, [r7, #16]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d01b      	beq.n	8003e84 <tud_cdc_n_write_flush+0xd8>
  {
    TU_ASSERT( usbd_edpt_xfer(rhport, p_cdc->ep_in, p_cdc->epin_buf, count), 0 );
 8003e4c:	697b      	ldr	r3, [r7, #20]
 8003e4e:	7899      	ldrb	r1, [r3, #2]
 8003e50:	697b      	ldr	r3, [r7, #20]
 8003e52:	f103 02e8 	add.w	r2, r3, #232	; 0xe8
 8003e56:	8a3b      	ldrh	r3, [r7, #16]
 8003e58:	7cf8      	ldrb	r0, [r7, #19]
 8003e5a:	f002 fb97 	bl	800658c <usbd_edpt_xfer>
 8003e5e:	4603      	mov	r3, r0
 8003e60:	f083 0301 	eor.w	r3, r3, #1
 8003e64:	b2db      	uxtb	r3, r3
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d00a      	beq.n	8003e80 <tud_cdc_n_write_flush+0xd4>
 8003e6a:	4b0d      	ldr	r3, [pc, #52]	; (8003ea0 <tud_cdc_n_write_flush+0xf4>)
 8003e6c:	60fb      	str	r3, [r7, #12]
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f003 0301 	and.w	r3, r3, #1
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d000      	beq.n	8003e7c <tud_cdc_n_write_flush+0xd0>
 8003e7a:	be00      	bkpt	0x0000
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	e009      	b.n	8003e94 <tud_cdc_n_write_flush+0xe8>
    return count;
 8003e80:	8a3b      	ldrh	r3, [r7, #16]
 8003e82:	e007      	b.n	8003e94 <tud_cdc_n_write_flush+0xe8>
  }else
  {
    // Release endpoint since we don't make any transfer
    // Note: data is dropped if terminal is not connected
    usbd_edpt_release(rhport, p_cdc->ep_in);
 8003e84:	697b      	ldr	r3, [r7, #20]
 8003e86:	789a      	ldrb	r2, [r3, #2]
 8003e88:	7cfb      	ldrb	r3, [r7, #19]
 8003e8a:	4611      	mov	r1, r2
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	f002 fb53 	bl	8006538 <usbd_edpt_release>
    return 0;
 8003e92:	2300      	movs	r3, #0
  }
}
 8003e94:	4618      	mov	r0, r3
 8003e96:	3718      	adds	r7, #24
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	bd80      	pop	{r7, pc}
 8003e9c:	20001880 	.word	0x20001880
 8003ea0:	e000edf0 	.word	0xe000edf0

08003ea4 <tud_cdc_n_write_available>:

uint32_t tud_cdc_n_write_available (uint8_t itf)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b082      	sub	sp, #8
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	4603      	mov	r3, r0
 8003eac:	71fb      	strb	r3, [r7, #7]
  return tu_fifo_remaining(&_cdcd_itf[itf].tx_ff);
 8003eae:	79fb      	ldrb	r3, [r7, #7]
 8003eb0:	f44f 7294 	mov.w	r2, #296	; 0x128
 8003eb4:	fb02 f303 	mul.w	r3, r2, r3
 8003eb8:	3318      	adds	r3, #24
 8003eba:	4a05      	ldr	r2, [pc, #20]	; (8003ed0 <tud_cdc_n_write_available+0x2c>)
 8003ebc:	4413      	add	r3, r2
 8003ebe:	3304      	adds	r3, #4
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	f001 f83a 	bl	8004f3a <tu_fifo_remaining>
 8003ec6:	4603      	mov	r3, r0
}
 8003ec8:	4618      	mov	r0, r3
 8003eca:	3708      	adds	r7, #8
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	bd80      	pop	{r7, pc}
 8003ed0:	20001880 	.word	0x20001880

08003ed4 <cdcd_init>:

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void cdcd_init(void)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b084      	sub	sp, #16
 8003ed8:	af02      	add	r7, sp, #8
  tu_memclr(_cdcd_itf, sizeof(_cdcd_itf));
 8003eda:	f44f 7294 	mov.w	r2, #296	; 0x128
 8003ede:	2100      	movs	r1, #0
 8003ee0:	4820      	ldr	r0, [pc, #128]	; (8003f64 <cdcd_init+0x90>)
 8003ee2:	f004 fc9f 	bl	8008824 <memset>

  for(uint8_t i=0; i<CFG_TUD_CDC; i++)
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	71fb      	strb	r3, [r7, #7]
 8003eea:	e032      	b.n	8003f52 <cdcd_init+0x7e>
  {
    cdcd_interface_t* p_cdc = &_cdcd_itf[i];
 8003eec:	79fb      	ldrb	r3, [r7, #7]
 8003eee:	f44f 7294 	mov.w	r2, #296	; 0x128
 8003ef2:	fb02 f303 	mul.w	r3, r2, r3
 8003ef6:	4a1b      	ldr	r2, [pc, #108]	; (8003f64 <cdcd_init+0x90>)
 8003ef8:	4413      	add	r3, r2
 8003efa:	603b      	str	r3, [r7, #0]

    p_cdc->wanted_char = (char) -1;
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	22ff      	movs	r2, #255	; 0xff
 8003f00:	715a      	strb	r2, [r3, #5]

    // default line coding is : stop bit = 1, parity = none, data bits = 8
    p_cdc->line_coding.bit_rate  = 115200;
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003f08:	609a      	str	r2, [r3, #8]
    p_cdc->line_coding.stop_bits = 0;
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	731a      	strb	r2, [r3, #12]
    p_cdc->line_coding.parity    = 0;
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	2200      	movs	r2, #0
 8003f14:	735a      	strb	r2, [r3, #13]
    p_cdc->line_coding.data_bits = 8;
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	2208      	movs	r2, #8
 8003f1a:	739a      	strb	r2, [r3, #14]

    // Config RX fifo
    tu_fifo_config(&p_cdc->rx_ff, p_cdc->rx_ff_buf, TU_ARRAY_SIZE(p_cdc->rx_ff_buf), 1, false);
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	f103 0010 	add.w	r0, r3, #16
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	f103 0128 	add.w	r1, r3, #40	; 0x28
 8003f28:	2300      	movs	r3, #0
 8003f2a:	9300      	str	r3, [sp, #0]
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	2240      	movs	r2, #64	; 0x40
 8003f30:	f000 fafc 	bl	800452c <tu_fifo_config>

    // Config TX fifo as overwritable at initialization and will be changed to non-overwritable
    // if terminal supports DTR bit. Without DTR we do not know if data is actually polled by terminal.
    // In this way, the most current data is prioritized.
    tu_fifo_config(&p_cdc->tx_ff, p_cdc->tx_ff_buf, TU_ARRAY_SIZE(p_cdc->tx_ff_buf), 1, true);
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	f103 001c 	add.w	r0, r3, #28
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	f103 0168 	add.w	r1, r3, #104	; 0x68
 8003f40:	2301      	movs	r3, #1
 8003f42:	9300      	str	r3, [sp, #0]
 8003f44:	2301      	movs	r3, #1
 8003f46:	2240      	movs	r2, #64	; 0x40
 8003f48:	f000 faf0 	bl	800452c <tu_fifo_config>
  for(uint8_t i=0; i<CFG_TUD_CDC; i++)
 8003f4c:	79fb      	ldrb	r3, [r7, #7]
 8003f4e:	3301      	adds	r3, #1
 8003f50:	71fb      	strb	r3, [r7, #7]
 8003f52:	79fb      	ldrb	r3, [r7, #7]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d0c9      	beq.n	8003eec <cdcd_init+0x18>

    tu_fifo_config_mutex(&p_cdc->rx_ff, NULL, osal_mutex_create(&p_cdc->rx_ff_mutex));
    tu_fifo_config_mutex(&p_cdc->tx_ff, osal_mutex_create(&p_cdc->tx_ff_mutex), NULL);
  }
}
 8003f58:	bf00      	nop
 8003f5a:	bf00      	nop
 8003f5c:	3708      	adds	r7, #8
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bd80      	pop	{r7, pc}
 8003f62:	bf00      	nop
 8003f64:	20001880 	.word	0x20001880

08003f68 <cdcd_reset>:

void cdcd_reset(uint8_t rhport)
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b084      	sub	sp, #16
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	4603      	mov	r3, r0
 8003f70:	71fb      	strb	r3, [r7, #7]
  (void) rhport;

  for(uint8_t i=0; i<CFG_TUD_CDC; i++)
 8003f72:	2300      	movs	r3, #0
 8003f74:	73fb      	strb	r3, [r7, #15]
 8003f76:	e01f      	b.n	8003fb8 <cdcd_reset+0x50>
  {
    cdcd_interface_t* p_cdc = &_cdcd_itf[i];
 8003f78:	7bfb      	ldrb	r3, [r7, #15]
 8003f7a:	f44f 7294 	mov.w	r2, #296	; 0x128
 8003f7e:	fb02 f303 	mul.w	r3, r2, r3
 8003f82:	4a11      	ldr	r2, [pc, #68]	; (8003fc8 <cdcd_reset+0x60>)
 8003f84:	4413      	add	r3, r2
 8003f86:	60bb      	str	r3, [r7, #8]

    tu_memclr(p_cdc, ITF_MEM_RESET_SIZE);
 8003f88:	2205      	movs	r2, #5
 8003f8a:	2100      	movs	r1, #0
 8003f8c:	68b8      	ldr	r0, [r7, #8]
 8003f8e:	f004 fc49 	bl	8008824 <memset>
    tu_fifo_clear(&p_cdc->rx_ff);
 8003f92:	68bb      	ldr	r3, [r7, #8]
 8003f94:	3310      	adds	r3, #16
 8003f96:	4618      	mov	r0, r3
 8003f98:	f001 f8b6 	bl	8005108 <tu_fifo_clear>
    tu_fifo_clear(&p_cdc->tx_ff);
 8003f9c:	68bb      	ldr	r3, [r7, #8]
 8003f9e:	331c      	adds	r3, #28
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	f001 f8b1 	bl	8005108 <tu_fifo_clear>
    tu_fifo_set_overwritable(&p_cdc->tx_ff, true);
 8003fa6:	68bb      	ldr	r3, [r7, #8]
 8003fa8:	331c      	adds	r3, #28
 8003faa:	2101      	movs	r1, #1
 8003fac:	4618      	mov	r0, r3
 8003fae:	f001 f8bc 	bl	800512a <tu_fifo_set_overwritable>
  for(uint8_t i=0; i<CFG_TUD_CDC; i++)
 8003fb2:	7bfb      	ldrb	r3, [r7, #15]
 8003fb4:	3301      	adds	r3, #1
 8003fb6:	73fb      	strb	r3, [r7, #15]
 8003fb8:	7bfb      	ldrb	r3, [r7, #15]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d0dc      	beq.n	8003f78 <cdcd_reset+0x10>
  }
}
 8003fbe:	bf00      	nop
 8003fc0:	bf00      	nop
 8003fc2:	3710      	adds	r7, #16
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	bd80      	pop	{r7, pc}
 8003fc8:	20001880 	.word	0x20001880

08003fcc <cdcd_open>:

uint16_t cdcd_open(uint8_t rhport, tusb_desc_interface_t const * itf_desc, uint16_t max_len)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b09a      	sub	sp, #104	; 0x68
 8003fd0:	af02      	add	r7, sp, #8
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	6039      	str	r1, [r7, #0]
 8003fd6:	71fb      	strb	r3, [r7, #7]
 8003fd8:	4613      	mov	r3, r2
 8003fda:	80bb      	strh	r3, [r7, #4]
  // Only support ACM subclass
  TU_VERIFY( TUSB_CLASS_CDC                           == itf_desc->bInterfaceClass &&
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	795b      	ldrb	r3, [r3, #5]
 8003fe0:	2b02      	cmp	r3, #2
 8003fe2:	d103      	bne.n	8003fec <cdcd_open+0x20>
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	799b      	ldrb	r3, [r3, #6]
 8003fe8:	2b02      	cmp	r3, #2
 8003fea:	d001      	beq.n	8003ff0 <cdcd_open+0x24>
 8003fec:	2300      	movs	r3, #0
 8003fee:	e0e1      	b.n	80041b4 <cdcd_open+0x1e8>
             CDC_COMM_SUBCLASS_ABSTRACT_CONTROL_MODEL == itf_desc->bInterfaceSubClass, 0);

  // Find available interface
  cdcd_interface_t * p_cdc = NULL;
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	65fb      	str	r3, [r7, #92]	; 0x5c
  for(uint8_t cdc_id=0; cdc_id<CFG_TUD_CDC; cdc_id++)
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
 8003ffa:	e01a      	b.n	8004032 <cdcd_open+0x66>
  {
    if ( _cdcd_itf[cdc_id].ep_in == 0 )
 8003ffc:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8004000:	4a6e      	ldr	r2, [pc, #440]	; (80041bc <cdcd_open+0x1f0>)
 8004002:	f44f 7194 	mov.w	r1, #296	; 0x128
 8004006:	fb01 f303 	mul.w	r3, r1, r3
 800400a:	4413      	add	r3, r2
 800400c:	3302      	adds	r3, #2
 800400e:	781b      	ldrb	r3, [r3, #0]
 8004010:	2b00      	cmp	r3, #0
 8004012:	d109      	bne.n	8004028 <cdcd_open+0x5c>
    {
      p_cdc = &_cdcd_itf[cdc_id];
 8004014:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8004018:	f44f 7294 	mov.w	r2, #296	; 0x128
 800401c:	fb02 f303 	mul.w	r3, r2, r3
 8004020:	4a66      	ldr	r2, [pc, #408]	; (80041bc <cdcd_open+0x1f0>)
 8004022:	4413      	add	r3, r2
 8004024:	65fb      	str	r3, [r7, #92]	; 0x5c
      break;
 8004026:	e008      	b.n	800403a <cdcd_open+0x6e>
  for(uint8_t cdc_id=0; cdc_id<CFG_TUD_CDC; cdc_id++)
 8004028:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 800402c:	3301      	adds	r3, #1
 800402e:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
 8004032:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8004036:	2b00      	cmp	r3, #0
 8004038:	d0e0      	beq.n	8003ffc <cdcd_open+0x30>
    }
  }
  TU_ASSERT(p_cdc, 0);
 800403a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800403c:	2b00      	cmp	r3, #0
 800403e:	d10a      	bne.n	8004056 <cdcd_open+0x8a>
 8004040:	4b5f      	ldr	r3, [pc, #380]	; (80041c0 <cdcd_open+0x1f4>)
 8004042:	647b      	str	r3, [r7, #68]	; 0x44
 8004044:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f003 0301 	and.w	r3, r3, #1
 800404c:	2b00      	cmp	r3, #0
 800404e:	d000      	beq.n	8004052 <cdcd_open+0x86>
 8004050:	be00      	bkpt	0x0000
 8004052:	2300      	movs	r3, #0
 8004054:	e0ae      	b.n	80041b4 <cdcd_open+0x1e8>

  //------------- Control Interface -------------//
  p_cdc->itf_num = itf_desc->bInterfaceNumber;
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	789a      	ldrb	r2, [r3, #2]
 800405a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800405c:	701a      	strb	r2, [r3, #0]

  uint16_t drv_len = sizeof(tusb_desc_interface_t);
 800405e:	2309      	movs	r3, #9
 8004060:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	643b      	str	r3, [r7, #64]	; 0x40
  uint8_t const* desc8 = (uint8_t const*) desc;
 8004068:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800406a:	63fb      	str	r3, [r7, #60]	; 0x3c
  return desc8 + desc8[DESC_OFFSET_LEN];
 800406c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800406e:	781b      	ldrb	r3, [r3, #0]
 8004070:	461a      	mov	r2, r3
 8004072:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004074:	4413      	add	r3, r2
  uint8_t const * p_desc = tu_desc_next( itf_desc );
 8004076:	657b      	str	r3, [r7, #84]	; 0x54

  // Communication Functional Descriptors
  while ( TUSB_DESC_CS_INTERFACE == tu_desc_type(p_desc) && drv_len <= max_len )
 8004078:	e013      	b.n	80040a2 <cdcd_open+0xd6>
 800407a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800407c:	633b      	str	r3, [r7, #48]	; 0x30
}

// get descriptor length
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_len(void const* desc)
{
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
 800407e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004080:	781b      	ldrb	r3, [r3, #0]
  {
    drv_len += tu_desc_len(p_desc);
 8004082:	b29a      	uxth	r2, r3
 8004084:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 8004088:	4413      	add	r3, r2
 800408a:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
 800408e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004090:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t const* desc8 = (uint8_t const*) desc;
 8004092:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004094:	637b      	str	r3, [r7, #52]	; 0x34
  return desc8 + desc8[DESC_OFFSET_LEN];
 8004096:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004098:	781b      	ldrb	r3, [r3, #0]
 800409a:	461a      	mov	r2, r3
 800409c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800409e:	4413      	add	r3, r2
    p_desc   = tu_desc_next(p_desc);
 80040a0:	657b      	str	r3, [r7, #84]	; 0x54
 80040a2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80040a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 80040a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040a8:	3301      	adds	r3, #1
 80040aa:	781b      	ldrb	r3, [r3, #0]
  while ( TUSB_DESC_CS_INTERFACE == tu_desc_type(p_desc) && drv_len <= max_len )
 80040ac:	2b24      	cmp	r3, #36	; 0x24
 80040ae:	d104      	bne.n	80040ba <cdcd_open+0xee>
 80040b0:	f8b7 2058 	ldrh.w	r2, [r7, #88]	; 0x58
 80040b4:	88bb      	ldrh	r3, [r7, #4]
 80040b6:	429a      	cmp	r2, r3
 80040b8:	d9df      	bls.n	800407a <cdcd_open+0xae>
 80040ba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80040bc:	62bb      	str	r3, [r7, #40]	; 0x28
 80040be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040c0:	3301      	adds	r3, #1
 80040c2:	781b      	ldrb	r3, [r3, #0]
  }

  if ( TUSB_DESC_ENDPOINT == tu_desc_type(p_desc) )
 80040c4:	2b05      	cmp	r3, #5
 80040c6:	d12f      	bne.n	8004128 <cdcd_open+0x15c>
  {
    // notification endpoint
    tusb_desc_endpoint_t const * desc_ep = (tusb_desc_endpoint_t const *) p_desc;
 80040c8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80040ca:	653b      	str	r3, [r7, #80]	; 0x50

    TU_ASSERT( usbd_edpt_open(rhport, desc_ep), 0 );
 80040cc:	79fb      	ldrb	r3, [r7, #7]
 80040ce:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80040d0:	4618      	mov	r0, r3
 80040d2:	f002 f9c3 	bl	800645c <usbd_edpt_open>
 80040d6:	4603      	mov	r3, r0
 80040d8:	f083 0301 	eor.w	r3, r3, #1
 80040dc:	b2db      	uxtb	r3, r3
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d00a      	beq.n	80040f8 <cdcd_open+0x12c>
 80040e2:	4b37      	ldr	r3, [pc, #220]	; (80041c0 <cdcd_open+0x1f4>)
 80040e4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80040e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f003 0301 	and.w	r3, r3, #1
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d000      	beq.n	80040f4 <cdcd_open+0x128>
 80040f2:	be00      	bkpt	0x0000
 80040f4:	2300      	movs	r3, #0
 80040f6:	e05d      	b.n	80041b4 <cdcd_open+0x1e8>
    p_cdc->ep_notif = desc_ep->bEndpointAddress;
 80040f8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80040fa:	789a      	ldrb	r2, [r3, #2]
 80040fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80040fe:	705a      	strb	r2, [r3, #1]
 8004100:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004102:	61fb      	str	r3, [r7, #28]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
 8004104:	69fb      	ldr	r3, [r7, #28]
 8004106:	781b      	ldrb	r3, [r3, #0]

    drv_len += tu_desc_len(p_desc);
 8004108:	b29a      	uxth	r2, r3
 800410a:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 800410e:	4413      	add	r3, r2
 8004110:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
 8004114:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004116:	627b      	str	r3, [r7, #36]	; 0x24
  uint8_t const* desc8 = (uint8_t const*) desc;
 8004118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800411a:	623b      	str	r3, [r7, #32]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800411c:	6a3b      	ldr	r3, [r7, #32]
 800411e:	781b      	ldrb	r3, [r3, #0]
 8004120:	461a      	mov	r2, r3
 8004122:	6a3b      	ldr	r3, [r7, #32]
 8004124:	4413      	add	r3, r2
    p_desc   = tu_desc_next(p_desc);
 8004126:	657b      	str	r3, [r7, #84]	; 0x54
 8004128:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800412a:	61bb      	str	r3, [r7, #24]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800412c:	69bb      	ldr	r3, [r7, #24]
 800412e:	3301      	adds	r3, #1
 8004130:	781b      	ldrb	r3, [r3, #0]
  }

  //------------- Data Interface (if any) -------------//
  if ( (TUSB_DESC_INTERFACE == tu_desc_type(p_desc)) &&
 8004132:	2b04      	cmp	r3, #4
 8004134:	d139      	bne.n	80041aa <cdcd_open+0x1de>
       (TUSB_CLASS_CDC_DATA == ((tusb_desc_interface_t const *) p_desc)->bInterfaceClass) )
 8004136:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004138:	795b      	ldrb	r3, [r3, #5]
  if ( (TUSB_DESC_INTERFACE == tu_desc_type(p_desc)) &&
 800413a:	2b0a      	cmp	r3, #10
 800413c:	d135      	bne.n	80041aa <cdcd_open+0x1de>
 800413e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004140:	60fb      	str	r3, [r7, #12]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	781b      	ldrb	r3, [r3, #0]
  {
    // next to endpoint descriptor
    drv_len += tu_desc_len(p_desc);
 8004146:	b29a      	uxth	r2, r3
 8004148:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 800414c:	4413      	add	r3, r2
 800414e:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
 8004152:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004154:	617b      	str	r3, [r7, #20]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8004156:	697b      	ldr	r3, [r7, #20]
 8004158:	613b      	str	r3, [r7, #16]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800415a:	693b      	ldr	r3, [r7, #16]
 800415c:	781b      	ldrb	r3, [r3, #0]
 800415e:	461a      	mov	r2, r3
 8004160:	693b      	ldr	r3, [r7, #16]
 8004162:	4413      	add	r3, r2
    p_desc   = tu_desc_next(p_desc);
 8004164:	657b      	str	r3, [r7, #84]	; 0x54

    // Open endpoint pair
    TU_ASSERT( usbd_open_edpt_pair(rhport, p_desc, 2, TUSB_XFER_BULK, &p_cdc->ep_out, &p_cdc->ep_in), 0 );
 8004166:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004168:	3303      	adds	r3, #3
 800416a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800416c:	3202      	adds	r2, #2
 800416e:	79f8      	ldrb	r0, [r7, #7]
 8004170:	9201      	str	r2, [sp, #4]
 8004172:	9300      	str	r3, [sp, #0]
 8004174:	2302      	movs	r3, #2
 8004176:	2202      	movs	r2, #2
 8004178:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800417a:	f002 f907 	bl	800638c <usbd_open_edpt_pair>
 800417e:	4603      	mov	r3, r0
 8004180:	f083 0301 	eor.w	r3, r3, #1
 8004184:	b2db      	uxtb	r3, r3
 8004186:	2b00      	cmp	r3, #0
 8004188:	d00a      	beq.n	80041a0 <cdcd_open+0x1d4>
 800418a:	4b0d      	ldr	r3, [pc, #52]	; (80041c0 <cdcd_open+0x1f4>)
 800418c:	64bb      	str	r3, [r7, #72]	; 0x48
 800418e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f003 0301 	and.w	r3, r3, #1
 8004196:	2b00      	cmp	r3, #0
 8004198:	d000      	beq.n	800419c <cdcd_open+0x1d0>
 800419a:	be00      	bkpt	0x0000
 800419c:	2300      	movs	r3, #0
 800419e:	e009      	b.n	80041b4 <cdcd_open+0x1e8>

    drv_len += 2*sizeof(tusb_desc_endpoint_t);
 80041a0:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 80041a4:	330e      	adds	r3, #14
 80041a6:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
  }

  // Prepare for incoming data
  _prep_out_transaction(p_cdc);
 80041aa:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 80041ac:	f7ff fd14 	bl	8003bd8 <_prep_out_transaction>

  return drv_len;
 80041b0:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
}
 80041b4:	4618      	mov	r0, r3
 80041b6:	3760      	adds	r7, #96	; 0x60
 80041b8:	46bd      	mov	sp, r7
 80041ba:	bd80      	pop	{r7, pc}
 80041bc:	20001880 	.word	0x20001880
 80041c0:	e000edf0 	.word	0xe000edf0

080041c4 <cdcd_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool cdcd_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const * request)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b08a      	sub	sp, #40	; 0x28
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	4603      	mov	r3, r0
 80041cc:	603a      	str	r2, [r7, #0]
 80041ce:	71fb      	strb	r3, [r7, #7]
 80041d0:	460b      	mov	r3, r1
 80041d2:	71bb      	strb	r3, [r7, #6]
  // Handle class request only
  TU_VERIFY(request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS);
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	781b      	ldrb	r3, [r3, #0]
 80041d8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80041dc:	b2db      	uxtb	r3, r3
 80041de:	2b20      	cmp	r3, #32
 80041e0:	d001      	beq.n	80041e6 <cdcd_control_xfer_cb+0x22>
 80041e2:	2300      	movs	r3, #0
 80041e4:	e0cf      	b.n	8004386 <cdcd_control_xfer_cb+0x1c2>

  uint8_t itf = 0;
 80041e6:	2300      	movs	r3, #0
 80041e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  cdcd_interface_t* p_cdc = _cdcd_itf;
 80041ec:	4b68      	ldr	r3, [pc, #416]	; (8004390 <cdcd_control_xfer_cb+0x1cc>)
 80041ee:	623b      	str	r3, [r7, #32]

  // Identify which interface to use
  for ( ; ; itf++, p_cdc++)
  {
    if (itf >= TU_ARRAY_SIZE(_cdcd_itf)) return false;
 80041f0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d001      	beq.n	80041fc <cdcd_control_xfer_cb+0x38>
 80041f8:	2300      	movs	r3, #0
 80041fa:	e0c4      	b.n	8004386 <cdcd_control_xfer_cb+0x1c2>

    if ( p_cdc->itf_num == request->wIndex ) break;
 80041fc:	6a3b      	ldr	r3, [r7, #32]
 80041fe:	781b      	ldrb	r3, [r3, #0]
 8004200:	b29a      	uxth	r2, r3
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	889b      	ldrh	r3, [r3, #4]
 8004206:	b29b      	uxth	r3, r3
 8004208:	429a      	cmp	r2, r3
 800420a:	d009      	beq.n	8004220 <cdcd_control_xfer_cb+0x5c>
  for ( ; ; itf++, p_cdc++)
 800420c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004210:	3301      	adds	r3, #1
 8004212:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8004216:	6a3b      	ldr	r3, [r7, #32]
 8004218:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800421c:	623b      	str	r3, [r7, #32]
    if (itf >= TU_ARRAY_SIZE(_cdcd_itf)) return false;
 800421e:	e7e7      	b.n	80041f0 <cdcd_control_xfer_cb+0x2c>
    if ( p_cdc->itf_num == request->wIndex ) break;
 8004220:	bf00      	nop
  }

  switch ( request->bRequest )
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	785b      	ldrb	r3, [r3, #1]
 8004226:	3b20      	subs	r3, #32
 8004228:	2b03      	cmp	r3, #3
 800422a:	f200 80a2 	bhi.w	8004372 <cdcd_control_xfer_cb+0x1ae>
 800422e:	a201      	add	r2, pc, #4	; (adr r2, 8004234 <cdcd_control_xfer_cb+0x70>)
 8004230:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004234:	08004245 	.word	0x08004245
 8004238:	08004281 	.word	0x08004281
 800423c:	08004299 	.word	0x08004299
 8004240:	08004341 	.word	0x08004341
  {
    case CDC_REQUEST_SET_LINE_CODING:
      if (stage == CONTROL_STAGE_SETUP)
 8004244:	79bb      	ldrb	r3, [r7, #6]
 8004246:	2b01      	cmp	r3, #1
 8004248:	d108      	bne.n	800425c <cdcd_control_xfer_cb+0x98>
      {
        TU_LOG2("  Set Line Coding\r\n");
        tud_control_xfer(rhport, request, &p_cdc->line_coding, sizeof(cdc_line_coding_t));
 800424a:	6a3b      	ldr	r3, [r7, #32]
 800424c:	f103 0208 	add.w	r2, r3, #8
 8004250:	79f8      	ldrb	r0, [r7, #7]
 8004252:	2307      	movs	r3, #7
 8004254:	6839      	ldr	r1, [r7, #0]
 8004256:	f002 fc35 	bl	8006ac4 <tud_control_xfer>
      }
      else if ( stage == CONTROL_STAGE_ACK)
      {
        if ( tud_cdc_line_coding_cb ) tud_cdc_line_coding_cb(itf, &p_cdc->line_coding);
      }
    break;
 800425a:	e08c      	b.n	8004376 <cdcd_control_xfer_cb+0x1b2>
      else if ( stage == CONTROL_STAGE_ACK)
 800425c:	79bb      	ldrb	r3, [r7, #6]
 800425e:	2b03      	cmp	r3, #3
 8004260:	f040 8089 	bne.w	8004376 <cdcd_control_xfer_cb+0x1b2>
        if ( tud_cdc_line_coding_cb ) tud_cdc_line_coding_cb(itf, &p_cdc->line_coding);
 8004264:	4b4b      	ldr	r3, [pc, #300]	; (8004394 <cdcd_control_xfer_cb+0x1d0>)
 8004266:	2b00      	cmp	r3, #0
 8004268:	f000 8085 	beq.w	8004376 <cdcd_control_xfer_cb+0x1b2>
 800426c:	6a3b      	ldr	r3, [r7, #32]
 800426e:	f103 0208 	add.w	r2, r3, #8
 8004272:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004276:	4611      	mov	r1, r2
 8004278:	4618      	mov	r0, r3
 800427a:	f3af 8000 	nop.w
    break;
 800427e:	e07a      	b.n	8004376 <cdcd_control_xfer_cb+0x1b2>

    case CDC_REQUEST_GET_LINE_CODING:
      if (stage == CONTROL_STAGE_SETUP)
 8004280:	79bb      	ldrb	r3, [r7, #6]
 8004282:	2b01      	cmp	r3, #1
 8004284:	d179      	bne.n	800437a <cdcd_control_xfer_cb+0x1b6>
      {
        TU_LOG2("  Get Line Coding\r\n");
        tud_control_xfer(rhport, request, &p_cdc->line_coding, sizeof(cdc_line_coding_t));
 8004286:	6a3b      	ldr	r3, [r7, #32]
 8004288:	f103 0208 	add.w	r2, r3, #8
 800428c:	79f8      	ldrb	r0, [r7, #7]
 800428e:	2307      	movs	r3, #7
 8004290:	6839      	ldr	r1, [r7, #0]
 8004292:	f002 fc17 	bl	8006ac4 <tud_control_xfer>
      }
    break;
 8004296:	e070      	b.n	800437a <cdcd_control_xfer_cb+0x1b6>

    case CDC_REQUEST_SET_CONTROL_LINE_STATE:
      if (stage == CONTROL_STAGE_SETUP)
 8004298:	79bb      	ldrb	r3, [r7, #6]
 800429a:	2b01      	cmp	r3, #1
 800429c:	d105      	bne.n	80042aa <cdcd_control_xfer_cb+0xe6>
      {
        tud_control_status(rhport, request);
 800429e:	79fb      	ldrb	r3, [r7, #7]
 80042a0:	6839      	ldr	r1, [r7, #0]
 80042a2:	4618      	mov	r0, r3
 80042a4:	f002 fb9c 	bl	80069e0 <tud_control_status>
        TU_LOG2("  Set Control Line State: DTR = %d, RTS = %d\r\n", dtr, rts);

        // Invoke callback
        if ( tud_cdc_line_state_cb ) tud_cdc_line_state_cb(itf, dtr, rts);
      }
    break;
 80042a8:	e069      	b.n	800437e <cdcd_control_xfer_cb+0x1ba>
      else if (stage == CONTROL_STAGE_ACK)
 80042aa:	79bb      	ldrb	r3, [r7, #6]
 80042ac:	2b03      	cmp	r3, #3
 80042ae:	d166      	bne.n	800437e <cdcd_control_xfer_cb+0x1ba>
        bool const dtr = tu_bit_test(request->wValue, 0);
 80042b0:	683b      	ldr	r3, [r7, #0]
 80042b2:	885b      	ldrh	r3, [r3, #2]
 80042b4:	b29b      	uxth	r3, r3
 80042b6:	613b      	str	r3, [r7, #16]
 80042b8:	2300      	movs	r3, #0
 80042ba:	73fb      	strb	r3, [r7, #15]
 80042bc:	7bfb      	ldrb	r3, [r7, #15]
 80042be:	693a      	ldr	r2, [r7, #16]
 80042c0:	fa22 f303 	lsr.w	r3, r2, r3
 80042c4:	f003 0301 	and.w	r3, r3, #1
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	bf14      	ite	ne
 80042cc:	2301      	movne	r3, #1
 80042ce:	2300      	moveq	r3, #0
 80042d0:	b2db      	uxtb	r3, r3
 80042d2:	77fb      	strb	r3, [r7, #31]
        bool const rts = tu_bit_test(request->wValue, 1);
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	885b      	ldrh	r3, [r3, #2]
 80042d8:	b29b      	uxth	r3, r3
 80042da:	61bb      	str	r3, [r7, #24]
 80042dc:	2301      	movs	r3, #1
 80042de:	75fb      	strb	r3, [r7, #23]
 80042e0:	7dfb      	ldrb	r3, [r7, #23]
 80042e2:	69ba      	ldr	r2, [r7, #24]
 80042e4:	fa22 f303 	lsr.w	r3, r2, r3
 80042e8:	f003 0301 	and.w	r3, r3, #1
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	bf14      	ite	ne
 80042f0:	2301      	movne	r3, #1
 80042f2:	2300      	moveq	r3, #0
 80042f4:	b2db      	uxtb	r3, r3
 80042f6:	77bb      	strb	r3, [r7, #30]
        p_cdc->line_state = (uint8_t) request->wValue;
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	885b      	ldrh	r3, [r3, #2]
 80042fc:	b29b      	uxth	r3, r3
 80042fe:	b2da      	uxtb	r2, r3
 8004300:	6a3b      	ldr	r3, [r7, #32]
 8004302:	711a      	strb	r2, [r3, #4]
        tu_fifo_set_overwritable(&p_cdc->tx_ff, !dtr);
 8004304:	6a3b      	ldr	r3, [r7, #32]
 8004306:	f103 021c 	add.w	r2, r3, #28
 800430a:	7ffb      	ldrb	r3, [r7, #31]
 800430c:	2b00      	cmp	r3, #0
 800430e:	bf14      	ite	ne
 8004310:	2301      	movne	r3, #1
 8004312:	2300      	moveq	r3, #0
 8004314:	b2db      	uxtb	r3, r3
 8004316:	f083 0301 	eor.w	r3, r3, #1
 800431a:	b2db      	uxtb	r3, r3
 800431c:	f003 0301 	and.w	r3, r3, #1
 8004320:	b2db      	uxtb	r3, r3
 8004322:	4619      	mov	r1, r3
 8004324:	4610      	mov	r0, r2
 8004326:	f000 ff00 	bl	800512a <tu_fifo_set_overwritable>
        if ( tud_cdc_line_state_cb ) tud_cdc_line_state_cb(itf, dtr, rts);
 800432a:	4b1b      	ldr	r3, [pc, #108]	; (8004398 <cdcd_control_xfer_cb+0x1d4>)
 800432c:	2b00      	cmp	r3, #0
 800432e:	d026      	beq.n	800437e <cdcd_control_xfer_cb+0x1ba>
 8004330:	7fba      	ldrb	r2, [r7, #30]
 8004332:	7ff9      	ldrb	r1, [r7, #31]
 8004334:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004338:	4618      	mov	r0, r3
 800433a:	f7fc fc25 	bl	8000b88 <tud_cdc_line_state_cb>
    break;
 800433e:	e01e      	b.n	800437e <cdcd_control_xfer_cb+0x1ba>
    case CDC_REQUEST_SEND_BREAK:
      if (stage == CONTROL_STAGE_SETUP)
 8004340:	79bb      	ldrb	r3, [r7, #6]
 8004342:	2b01      	cmp	r3, #1
 8004344:	d105      	bne.n	8004352 <cdcd_control_xfer_cb+0x18e>
      {
        tud_control_status(rhport, request);
 8004346:	79fb      	ldrb	r3, [r7, #7]
 8004348:	6839      	ldr	r1, [r7, #0]
 800434a:	4618      	mov	r0, r3
 800434c:	f002 fb48 	bl	80069e0 <tud_control_status>
      else if (stage == CONTROL_STAGE_ACK)
      {
        TU_LOG2("  Send Break\r\n");
        if ( tud_cdc_send_break_cb ) tud_cdc_send_break_cb(itf, request->wValue);
      }
    break;
 8004350:	e017      	b.n	8004382 <cdcd_control_xfer_cb+0x1be>
      else if (stage == CONTROL_STAGE_ACK)
 8004352:	79bb      	ldrb	r3, [r7, #6]
 8004354:	2b03      	cmp	r3, #3
 8004356:	d114      	bne.n	8004382 <cdcd_control_xfer_cb+0x1be>
        if ( tud_cdc_send_break_cb ) tud_cdc_send_break_cb(itf, request->wValue);
 8004358:	4b10      	ldr	r3, [pc, #64]	; (800439c <cdcd_control_xfer_cb+0x1d8>)
 800435a:	2b00      	cmp	r3, #0
 800435c:	d011      	beq.n	8004382 <cdcd_control_xfer_cb+0x1be>
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	885b      	ldrh	r3, [r3, #2]
 8004362:	b29a      	uxth	r2, r3
 8004364:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004368:	4611      	mov	r1, r2
 800436a:	4618      	mov	r0, r3
 800436c:	f3af 8000 	nop.w
    break;
 8004370:	e007      	b.n	8004382 <cdcd_control_xfer_cb+0x1be>

    default: return false; // stall unsupported request
 8004372:	2300      	movs	r3, #0
 8004374:	e007      	b.n	8004386 <cdcd_control_xfer_cb+0x1c2>
    break;
 8004376:	bf00      	nop
 8004378:	e004      	b.n	8004384 <cdcd_control_xfer_cb+0x1c0>
    break;
 800437a:	bf00      	nop
 800437c:	e002      	b.n	8004384 <cdcd_control_xfer_cb+0x1c0>
    break;
 800437e:	bf00      	nop
 8004380:	e000      	b.n	8004384 <cdcd_control_xfer_cb+0x1c0>
    break;
 8004382:	bf00      	nop
  }

  return true;
 8004384:	2301      	movs	r3, #1
}
 8004386:	4618      	mov	r0, r3
 8004388:	3728      	adds	r7, #40	; 0x28
 800438a:	46bd      	mov	sp, r7
 800438c:	bd80      	pop	{r7, pc}
 800438e:	bf00      	nop
 8004390:	20001880 	.word	0x20001880
 8004394:	00000000 	.word	0x00000000
 8004398:	08000b89 	.word	0x08000b89
 800439c:	00000000 	.word	0x00000000

080043a0 <cdcd_xfer_cb>:

bool cdcd_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b086      	sub	sp, #24
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	603b      	str	r3, [r7, #0]
 80043a8:	4603      	mov	r3, r0
 80043aa:	71fb      	strb	r3, [r7, #7]
 80043ac:	460b      	mov	r3, r1
 80043ae:	71bb      	strb	r3, [r7, #6]
 80043b0:	4613      	mov	r3, r2
 80043b2:	717b      	strb	r3, [r7, #5]

  uint8_t itf;
  cdcd_interface_t* p_cdc;

  // Identify which interface to use
  for (itf = 0; itf < CFG_TUD_CDC; itf++)
 80043b4:	2300      	movs	r3, #0
 80043b6:	75fb      	strb	r3, [r7, #23]
 80043b8:	e014      	b.n	80043e4 <cdcd_xfer_cb+0x44>
  {
    p_cdc = &_cdcd_itf[itf];
 80043ba:	7dfb      	ldrb	r3, [r7, #23]
 80043bc:	f44f 7294 	mov.w	r2, #296	; 0x128
 80043c0:	fb02 f303 	mul.w	r3, r2, r3
 80043c4:	4a54      	ldr	r2, [pc, #336]	; (8004518 <cdcd_xfer_cb+0x178>)
 80043c6:	4413      	add	r3, r2
 80043c8:	613b      	str	r3, [r7, #16]
    if ( ( ep_addr == p_cdc->ep_out ) || ( ep_addr == p_cdc->ep_in ) ) break;
 80043ca:	693b      	ldr	r3, [r7, #16]
 80043cc:	78db      	ldrb	r3, [r3, #3]
 80043ce:	79ba      	ldrb	r2, [r7, #6]
 80043d0:	429a      	cmp	r2, r3
 80043d2:	d00a      	beq.n	80043ea <cdcd_xfer_cb+0x4a>
 80043d4:	693b      	ldr	r3, [r7, #16]
 80043d6:	789b      	ldrb	r3, [r3, #2]
 80043d8:	79ba      	ldrb	r2, [r7, #6]
 80043da:	429a      	cmp	r2, r3
 80043dc:	d005      	beq.n	80043ea <cdcd_xfer_cb+0x4a>
  for (itf = 0; itf < CFG_TUD_CDC; itf++)
 80043de:	7dfb      	ldrb	r3, [r7, #23]
 80043e0:	3301      	adds	r3, #1
 80043e2:	75fb      	strb	r3, [r7, #23]
 80043e4:	7dfb      	ldrb	r3, [r7, #23]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d0e7      	beq.n	80043ba <cdcd_xfer_cb+0x1a>
  }
  TU_ASSERT(itf < CFG_TUD_CDC);
 80043ea:	7dfb      	ldrb	r3, [r7, #23]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d00a      	beq.n	8004406 <cdcd_xfer_cb+0x66>
 80043f0:	4b4a      	ldr	r3, [pc, #296]	; (800451c <cdcd_xfer_cb+0x17c>)
 80043f2:	60bb      	str	r3, [r7, #8]
 80043f4:	68bb      	ldr	r3, [r7, #8]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f003 0301 	and.w	r3, r3, #1
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d000      	beq.n	8004402 <cdcd_xfer_cb+0x62>
 8004400:	be00      	bkpt	0x0000
 8004402:	2300      	movs	r3, #0
 8004404:	e084      	b.n	8004510 <cdcd_xfer_cb+0x170>

  // Received new data
  if ( ep_addr == p_cdc->ep_out )
 8004406:	693b      	ldr	r3, [r7, #16]
 8004408:	78db      	ldrb	r3, [r3, #3]
 800440a:	79ba      	ldrb	r2, [r7, #6]
 800440c:	429a      	cmp	r2, r3
 800440e:	d14a      	bne.n	80044a6 <cdcd_xfer_cb+0x106>
  {
    tu_fifo_write_n(&p_cdc->rx_ff, p_cdc->epout_buf, (uint16_t) xferred_bytes);
 8004410:	693b      	ldr	r3, [r7, #16]
 8004412:	f103 0010 	add.w	r0, r3, #16
 8004416:	693b      	ldr	r3, [r7, #16]
 8004418:	33a8      	adds	r3, #168	; 0xa8
 800441a:	683a      	ldr	r2, [r7, #0]
 800441c:	b292      	uxth	r2, r2
 800441e:	4619      	mov	r1, r3
 8004420:	f000 fe4e 	bl	80050c0 <tu_fifo_write_n>

    // Check for wanted char and invoke callback if needed
    if ( tud_cdc_rx_wanted_cb && (((signed char) p_cdc->wanted_char) != -1) )
 8004424:	4b3e      	ldr	r3, [pc, #248]	; (8004520 <cdcd_xfer_cb+0x180>)
 8004426:	2b00      	cmp	r3, #0
 8004428:	d028      	beq.n	800447c <cdcd_xfer_cb+0xdc>
 800442a:	693b      	ldr	r3, [r7, #16]
 800442c:	795b      	ldrb	r3, [r3, #5]
 800442e:	2bff      	cmp	r3, #255	; 0xff
 8004430:	d024      	beq.n	800447c <cdcd_xfer_cb+0xdc>
    {
      for ( uint32_t i = 0; i < xferred_bytes; i++ )
 8004432:	2300      	movs	r3, #0
 8004434:	60fb      	str	r3, [r7, #12]
 8004436:	e01d      	b.n	8004474 <cdcd_xfer_cb+0xd4>
      {
        if ( (p_cdc->wanted_char == p_cdc->epout_buf[i]) && !tu_fifo_empty(&p_cdc->rx_ff) )
 8004438:	693b      	ldr	r3, [r7, #16]
 800443a:	795a      	ldrb	r2, [r3, #5]
 800443c:	6939      	ldr	r1, [r7, #16]
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	440b      	add	r3, r1
 8004442:	33a8      	adds	r3, #168	; 0xa8
 8004444:	781b      	ldrb	r3, [r3, #0]
 8004446:	429a      	cmp	r2, r3
 8004448:	d111      	bne.n	800446e <cdcd_xfer_cb+0xce>
 800444a:	693b      	ldr	r3, [r7, #16]
 800444c:	3310      	adds	r3, #16
 800444e:	4618      	mov	r0, r3
 8004450:	f000 fd30 	bl	8004eb4 <tu_fifo_empty>
 8004454:	4603      	mov	r3, r0
 8004456:	f083 0301 	eor.w	r3, r3, #1
 800445a:	b2db      	uxtb	r3, r3
 800445c:	2b00      	cmp	r3, #0
 800445e:	d006      	beq.n	800446e <cdcd_xfer_cb+0xce>
        {
          tud_cdc_rx_wanted_cb(itf, p_cdc->wanted_char);
 8004460:	693b      	ldr	r3, [r7, #16]
 8004462:	795a      	ldrb	r2, [r3, #5]
 8004464:	7dfb      	ldrb	r3, [r7, #23]
 8004466:	4611      	mov	r1, r2
 8004468:	4618      	mov	r0, r3
 800446a:	f3af 8000 	nop.w
      for ( uint32_t i = 0; i < xferred_bytes; i++ )
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	3301      	adds	r3, #1
 8004472:	60fb      	str	r3, [r7, #12]
 8004474:	68fa      	ldr	r2, [r7, #12]
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	429a      	cmp	r2, r3
 800447a:	d3dd      	bcc.n	8004438 <cdcd_xfer_cb+0x98>
        }
      }
    }

    // invoke receive callback (if there is still data)
    if (tud_cdc_rx_cb && !tu_fifo_empty(&p_cdc->rx_ff) ) tud_cdc_rx_cb(itf);
 800447c:	4b29      	ldr	r3, [pc, #164]	; (8004524 <cdcd_xfer_cb+0x184>)
 800447e:	2b00      	cmp	r3, #0
 8004480:	d00e      	beq.n	80044a0 <cdcd_xfer_cb+0x100>
 8004482:	693b      	ldr	r3, [r7, #16]
 8004484:	3310      	adds	r3, #16
 8004486:	4618      	mov	r0, r3
 8004488:	f000 fd14 	bl	8004eb4 <tu_fifo_empty>
 800448c:	4603      	mov	r3, r0
 800448e:	f083 0301 	eor.w	r3, r3, #1
 8004492:	b2db      	uxtb	r3, r3
 8004494:	2b00      	cmp	r3, #0
 8004496:	d003      	beq.n	80044a0 <cdcd_xfer_cb+0x100>
 8004498:	7dfb      	ldrb	r3, [r7, #23]
 800449a:	4618      	mov	r0, r3
 800449c:	f7fc fb83 	bl	8000ba6 <tud_cdc_rx_cb>

    // prepare for OUT transaction
    _prep_out_transaction(p_cdc);
 80044a0:	6938      	ldr	r0, [r7, #16]
 80044a2:	f7ff fb99 	bl	8003bd8 <_prep_out_transaction>
  }

  // Data sent to host, we continue to fetch from tx fifo to send.
  // Note: This will cause incorrect baudrate set in line coding.
  //       Though maybe the baudrate is not really important !!!
  if ( ep_addr == p_cdc->ep_in )
 80044a6:	693b      	ldr	r3, [r7, #16]
 80044a8:	789b      	ldrb	r3, [r3, #2]
 80044aa:	79ba      	ldrb	r2, [r7, #6]
 80044ac:	429a      	cmp	r2, r3
 80044ae:	d12e      	bne.n	800450e <cdcd_xfer_cb+0x16e>
  {
    // invoke transmit callback to possibly refill tx fifo
    if ( tud_cdc_tx_complete_cb ) tud_cdc_tx_complete_cb(itf);
 80044b0:	4b1d      	ldr	r3, [pc, #116]	; (8004528 <cdcd_xfer_cb+0x188>)
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d003      	beq.n	80044be <cdcd_xfer_cb+0x11e>
 80044b6:	7dfb      	ldrb	r3, [r7, #23]
 80044b8:	4618      	mov	r0, r3
 80044ba:	f3af 8000 	nop.w

    if ( 0 == tud_cdc_n_write_flush(itf) )
 80044be:	7dfb      	ldrb	r3, [r7, #23]
 80044c0:	4618      	mov	r0, r3
 80044c2:	f7ff fc73 	bl	8003dac <tud_cdc_n_write_flush>
 80044c6:	4603      	mov	r3, r0
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d120      	bne.n	800450e <cdcd_xfer_cb+0x16e>
    {
      // If there is no data left, a ZLP should be sent if
      // xferred_bytes is multiple of EP Packet size and not zero
      if ( !tu_fifo_count(&p_cdc->tx_ff) && xferred_bytes && (0 == (xferred_bytes & (BULK_PACKET_SIZE-1))) )
 80044cc:	693b      	ldr	r3, [r7, #16]
 80044ce:	331c      	adds	r3, #28
 80044d0:	4618      	mov	r0, r3
 80044d2:	f000 fcbd 	bl	8004e50 <tu_fifo_count>
 80044d6:	4603      	mov	r3, r0
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d118      	bne.n	800450e <cdcd_xfer_cb+0x16e>
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d015      	beq.n	800450e <cdcd_xfer_cb+0x16e>
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d110      	bne.n	800450e <cdcd_xfer_cb+0x16e>
      {
        if ( usbd_edpt_claim(rhport, p_cdc->ep_in) )
 80044ec:	693b      	ldr	r3, [r7, #16]
 80044ee:	789a      	ldrb	r2, [r3, #2]
 80044f0:	79fb      	ldrb	r3, [r7, #7]
 80044f2:	4611      	mov	r1, r2
 80044f4:	4618      	mov	r0, r3
 80044f6:	f001 fff5 	bl	80064e4 <usbd_edpt_claim>
 80044fa:	4603      	mov	r3, r0
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d006      	beq.n	800450e <cdcd_xfer_cb+0x16e>
        {
          usbd_edpt_xfer(rhport, p_cdc->ep_in, NULL, 0);
 8004500:	693b      	ldr	r3, [r7, #16]
 8004502:	7899      	ldrb	r1, [r3, #2]
 8004504:	79f8      	ldrb	r0, [r7, #7]
 8004506:	2300      	movs	r3, #0
 8004508:	2200      	movs	r2, #0
 800450a:	f002 f83f 	bl	800658c <usbd_edpt_xfer>
    }
  }

  // nothing to do with notif endpoint for now

  return true;
 800450e:	2301      	movs	r3, #1
}
 8004510:	4618      	mov	r0, r3
 8004512:	3718      	adds	r7, #24
 8004514:	46bd      	mov	sp, r7
 8004516:	bd80      	pop	{r7, pc}
 8004518:	20001880 	.word	0x20001880
 800451c:	e000edf0 	.word	0xe000edf0
 8004520:	00000000 	.word	0x00000000
 8004524:	08000ba7 	.word	0x08000ba7
 8004528:	00000000 	.word	0x00000000

0800452c <tu_fifo_config>:
  TU_FIFO_COPY_INC,            ///< Copy from/to an increasing source/destination address - default mode
  TU_FIFO_COPY_CST_FULL_WORDS, ///< Copy from/to a constant source/destination address - required for e.g. STM32 to write into USB hardware FIFO
} tu_fifo_copy_mode_t;

bool tu_fifo_config(tu_fifo_t *f, void* buffer, uint16_t depth, uint16_t item_size, bool overwritable)
{
 800452c:	b480      	push	{r7}
 800452e:	b085      	sub	sp, #20
 8004530:	af00      	add	r7, sp, #0
 8004532:	60f8      	str	r0, [r7, #12]
 8004534:	60b9      	str	r1, [r7, #8]
 8004536:	4611      	mov	r1, r2
 8004538:	461a      	mov	r2, r3
 800453a:	460b      	mov	r3, r1
 800453c:	80fb      	strh	r3, [r7, #6]
 800453e:	4613      	mov	r3, r2
 8004540:	80bb      	strh	r3, [r7, #4]
  // Limit index space to 2*depth - this allows for a fast "modulo" calculation
  // but limits the maximum depth to 2^16/2 = 2^15 and buffer overflows are detectable
  // only if overflow happens once (important for unsupervised DMA applications)
  if (depth > 0x8000) return false;
 8004542:	88fb      	ldrh	r3, [r7, #6]
 8004544:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004548:	d901      	bls.n	800454e <tu_fifo_config+0x22>
 800454a:	2300      	movs	r3, #0
 800454c:	e01b      	b.n	8004586 <tu_fifo_config+0x5a>

  _ff_lock(f->mutex_wr);
  _ff_lock(f->mutex_rd);

  f->buffer       = (uint8_t*) buffer;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	68ba      	ldr	r2, [r7, #8]
 8004552:	601a      	str	r2, [r3, #0]
  f->depth        = depth;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	88fa      	ldrh	r2, [r7, #6]
 8004558:	809a      	strh	r2, [r3, #4]
  f->item_size    = (uint16_t) (item_size & 0x7FFF);
 800455a:	88bb      	ldrh	r3, [r7, #4]
 800455c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8004560:	b299      	uxth	r1, r3
 8004562:	68fa      	ldr	r2, [r7, #12]
 8004564:	88d3      	ldrh	r3, [r2, #6]
 8004566:	f361 030e 	bfi	r3, r1, #0, #15
 800456a:	80d3      	strh	r3, [r2, #6]
  f->overwritable = overwritable;
 800456c:	68fa      	ldr	r2, [r7, #12]
 800456e:	79d3      	ldrb	r3, [r2, #7]
 8004570:	7e39      	ldrb	r1, [r7, #24]
 8004572:	f361 13c7 	bfi	r3, r1, #7, #1
 8004576:	71d3      	strb	r3, [r2, #7]
  f->rd_idx       = 0;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	2200      	movs	r2, #0
 800457c:	815a      	strh	r2, [r3, #10]
  f->wr_idx       = 0;
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	2200      	movs	r2, #0
 8004582:	811a      	strh	r2, [r3, #8]

  _ff_unlock(f->mutex_wr);
  _ff_unlock(f->mutex_rd);

  return true;
 8004584:	2301      	movs	r3, #1
}
 8004586:	4618      	mov	r0, r3
 8004588:	3714      	adds	r7, #20
 800458a:	46bd      	mov	sp, r7
 800458c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004590:	4770      	bx	lr

08004592 <_ff_push_const_addr>:

// Intended to be used to read from hardware USB FIFO in e.g. STM32 where all data is read from a constant address
// Code adapted from dcd_synopsys.c
// TODO generalize with configurable 1 byte or 4 byte each read
static void _ff_push_const_addr(uint8_t * ff_buf, const void * app_buf, uint16_t len)
{
 8004592:	b580      	push	{r7, lr}
 8004594:	b08a      	sub	sp, #40	; 0x28
 8004596:	af00      	add	r7, sp, #0
 8004598:	60f8      	str	r0, [r7, #12]
 800459a:	60b9      	str	r1, [r7, #8]
 800459c:	4613      	mov	r3, r2
 800459e:	80fb      	strh	r3, [r7, #6]
  volatile const uint32_t * reg_rx = (volatile const uint32_t *) app_buf;
 80045a0:	68bb      	ldr	r3, [r7, #8]
 80045a2:	623b      	str	r3, [r7, #32]

  // Reading full available 32 bit words from const app address
  uint16_t full_words = len >> 2;
 80045a4:	88fb      	ldrh	r3, [r7, #6]
 80045a6:	089b      	lsrs	r3, r3, #2
 80045a8:	84fb      	strh	r3, [r7, #38]	; 0x26
  while(full_words--)
 80045aa:	e00b      	b.n	80045c4 <_ff_push_const_addr+0x32>
  {
    tu_unaligned_write32(ff_buf, *reg_rx);
 80045ac:	6a3b      	ldr	r3, [r7, #32]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	68fa      	ldr	r2, [r7, #12]
 80045b2:	61ba      	str	r2, [r7, #24]
 80045b4:	617b      	str	r3, [r7, #20]

// MCU that could access unaligned memory natively
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_unaligned_read32  (const void* mem) { return *((uint32_t const *) mem); }
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_unaligned_read16  (const void* mem) { return *((uint16_t const *) mem); }

TU_ATTR_ALWAYS_INLINE static inline void     tu_unaligned_write32 (void* mem, uint32_t value ) { *((uint32_t*) mem) = value; }
 80045b6:	69bb      	ldr	r3, [r7, #24]
 80045b8:	697a      	ldr	r2, [r7, #20]
 80045ba:	601a      	str	r2, [r3, #0]
 80045bc:	bf00      	nop
    ff_buf += 4;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	3304      	adds	r3, #4
 80045c2:	60fb      	str	r3, [r7, #12]
  while(full_words--)
 80045c4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80045c6:	1e5a      	subs	r2, r3, #1
 80045c8:	84fa      	strh	r2, [r7, #38]	; 0x26
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d1ee      	bne.n	80045ac <_ff_push_const_addr+0x1a>
  }

  // Read the remaining 1-3 bytes from const app address
  uint8_t const bytes_rem = len & 0x03;
 80045ce:	88fb      	ldrh	r3, [r7, #6]
 80045d0:	b2db      	uxtb	r3, r3
 80045d2:	f003 0303 	and.w	r3, r3, #3
 80045d6:	77fb      	strb	r3, [r7, #31]
  if ( bytes_rem )
 80045d8:	7ffb      	ldrb	r3, [r7, #31]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d009      	beq.n	80045f2 <_ff_push_const_addr+0x60>
  {
    uint32_t tmp32 = *reg_rx;
 80045de:	6a3b      	ldr	r3, [r7, #32]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	613b      	str	r3, [r7, #16]
    memcpy(ff_buf, &tmp32, bytes_rem);
 80045e4:	7ffa      	ldrb	r2, [r7, #31]
 80045e6:	f107 0310 	add.w	r3, r7, #16
 80045ea:	4619      	mov	r1, r3
 80045ec:	68f8      	ldr	r0, [r7, #12]
 80045ee:	f004 f90b 	bl	8008808 <memcpy>
  }
}
 80045f2:	bf00      	nop
 80045f4:	3728      	adds	r7, #40	; 0x28
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bd80      	pop	{r7, pc}

080045fa <_ff_pull_const_addr>:

// Intended to be used to write to hardware USB FIFO in e.g. STM32
// where all data is written to a constant address in full word copies
static void _ff_pull_const_addr(void * app_buf, const uint8_t * ff_buf, uint16_t len)
{
 80045fa:	b580      	push	{r7, lr}
 80045fc:	b08a      	sub	sp, #40	; 0x28
 80045fe:	af00      	add	r7, sp, #0
 8004600:	60f8      	str	r0, [r7, #12]
 8004602:	60b9      	str	r1, [r7, #8]
 8004604:	4613      	mov	r3, r2
 8004606:	80fb      	strh	r3, [r7, #6]
  volatile uint32_t * reg_tx = (volatile uint32_t *) app_buf;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	623b      	str	r3, [r7, #32]

  // Write full available 32 bit words to const address
  uint16_t full_words = len >> 2;
 800460c:	88fb      	ldrh	r3, [r7, #6]
 800460e:	089b      	lsrs	r3, r3, #2
 8004610:	84fb      	strh	r3, [r7, #38]	; 0x26
  while(full_words--)
 8004612:	e008      	b.n	8004626 <_ff_pull_const_addr+0x2c>
 8004614:	68bb      	ldr	r3, [r7, #8]
 8004616:	61bb      	str	r3, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_unaligned_read32  (const void* mem) { return *((uint32_t const *) mem); }
 8004618:	69bb      	ldr	r3, [r7, #24]
 800461a:	681a      	ldr	r2, [r3, #0]
  {
    *reg_tx = tu_unaligned_read32(ff_buf);
 800461c:	6a3b      	ldr	r3, [r7, #32]
 800461e:	601a      	str	r2, [r3, #0]
    ff_buf += 4;
 8004620:	68bb      	ldr	r3, [r7, #8]
 8004622:	3304      	adds	r3, #4
 8004624:	60bb      	str	r3, [r7, #8]
  while(full_words--)
 8004626:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004628:	1e5a      	subs	r2, r3, #1
 800462a:	84fa      	strh	r2, [r7, #38]	; 0x26
 800462c:	2b00      	cmp	r3, #0
 800462e:	d1f1      	bne.n	8004614 <_ff_pull_const_addr+0x1a>
  }

  // Write the remaining 1-3 bytes into const address
  uint8_t const bytes_rem = len & 0x03;
 8004630:	88fb      	ldrh	r3, [r7, #6]
 8004632:	b2db      	uxtb	r3, r3
 8004634:	f003 0303 	and.w	r3, r3, #3
 8004638:	77fb      	strb	r3, [r7, #31]
  if ( bytes_rem )
 800463a:	7ffb      	ldrb	r3, [r7, #31]
 800463c:	2b00      	cmp	r3, #0
 800463e:	d00b      	beq.n	8004658 <_ff_pull_const_addr+0x5e>
  {
    uint32_t tmp32 = 0;
 8004640:	2300      	movs	r3, #0
 8004642:	617b      	str	r3, [r7, #20]
    memcpy(&tmp32, ff_buf, bytes_rem);
 8004644:	7ffa      	ldrb	r2, [r7, #31]
 8004646:	f107 0314 	add.w	r3, r7, #20
 800464a:	68b9      	ldr	r1, [r7, #8]
 800464c:	4618      	mov	r0, r3
 800464e:	f004 f8db 	bl	8008808 <memcpy>

    *reg_tx = tmp32;
 8004652:	697a      	ldr	r2, [r7, #20]
 8004654:	6a3b      	ldr	r3, [r7, #32]
 8004656:	601a      	str	r2, [r3, #0]
  }
}
 8004658:	bf00      	nop
 800465a:	3728      	adds	r7, #40	; 0x28
 800465c:	46bd      	mov	sp, r7
 800465e:	bd80      	pop	{r7, pc}

08004660 <_ff_push>:

// send one item to fifo WITHOUT updating write pointer
static inline void _ff_push(tu_fifo_t* f, void const * app_buf, uint16_t rel)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b084      	sub	sp, #16
 8004664:	af00      	add	r7, sp, #0
 8004666:	60f8      	str	r0, [r7, #12]
 8004668:	60b9      	str	r1, [r7, #8]
 800466a:	4613      	mov	r3, r2
 800466c:	80fb      	strh	r3, [r7, #6]
  memcpy(f->buffer + (rel * f->item_size), app_buf, f->item_size);
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	88fa      	ldrh	r2, [r7, #6]
 8004674:	68f9      	ldr	r1, [r7, #12]
 8004676:	88c9      	ldrh	r1, [r1, #6]
 8004678:	f3c1 010e 	ubfx	r1, r1, #0, #15
 800467c:	b289      	uxth	r1, r1
 800467e:	fb01 f202 	mul.w	r2, r1, r2
 8004682:	1898      	adds	r0, r3, r2
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	88db      	ldrh	r3, [r3, #6]
 8004688:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800468c:	b29b      	uxth	r3, r3
 800468e:	461a      	mov	r2, r3
 8004690:	68b9      	ldr	r1, [r7, #8]
 8004692:	f004 f8b9 	bl	8008808 <memcpy>
}
 8004696:	bf00      	nop
 8004698:	3710      	adds	r7, #16
 800469a:	46bd      	mov	sp, r7
 800469c:	bd80      	pop	{r7, pc}

0800469e <_ff_push_n>:

// send n items to fifo WITHOUT updating write pointer
static void _ff_push_n(tu_fifo_t* f, void const * app_buf, uint16_t n, uint16_t wr_ptr, tu_fifo_copy_mode_t copy_mode)
{
 800469e:	b580      	push	{r7, lr}
 80046a0:	b08e      	sub	sp, #56	; 0x38
 80046a2:	af00      	add	r7, sp, #0
 80046a4:	60f8      	str	r0, [r7, #12]
 80046a6:	60b9      	str	r1, [r7, #8]
 80046a8:	4611      	mov	r1, r2
 80046aa:	461a      	mov	r2, r3
 80046ac:	460b      	mov	r3, r1
 80046ae:	80fb      	strh	r3, [r7, #6]
 80046b0:	4613      	mov	r3, r2
 80046b2:	80bb      	strh	r3, [r7, #4]
  uint16_t const lin_count = f->depth - wr_ptr;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	889a      	ldrh	r2, [r3, #4]
 80046b8:	88bb      	ldrh	r3, [r7, #4]
 80046ba:	1ad3      	subs	r3, r2, r3
 80046bc:	84fb      	strh	r3, [r7, #38]	; 0x26
  uint16_t const wrap_count = n - lin_count;
 80046be:	88fa      	ldrh	r2, [r7, #6]
 80046c0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80046c2:	1ad3      	subs	r3, r2, r3
 80046c4:	84bb      	strh	r3, [r7, #36]	; 0x24

  uint16_t lin_bytes = lin_count * f->item_size;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	88db      	ldrh	r3, [r3, #6]
 80046ca:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80046ce:	b29b      	uxth	r3, r3
 80046d0:	461a      	mov	r2, r3
 80046d2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80046d4:	fb13 f302 	smulbb	r3, r3, r2
 80046d8:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t wrap_bytes = wrap_count * f->item_size;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	88db      	ldrh	r3, [r3, #6]
 80046de:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80046e2:	b29b      	uxth	r3, r3
 80046e4:	461a      	mov	r2, r3
 80046e6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80046e8:	fb13 f302 	smulbb	r3, r3, r2
 80046ec:	86fb      	strh	r3, [r7, #54]	; 0x36

  // current buffer of fifo
  uint8_t* ff_buf = f->buffer + (wr_ptr * f->item_size);
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	88ba      	ldrh	r2, [r7, #4]
 80046f4:	68f9      	ldr	r1, [r7, #12]
 80046f6:	88c9      	ldrh	r1, [r1, #6]
 80046f8:	f3c1 010e 	ubfx	r1, r1, #0, #15
 80046fc:	b289      	uxth	r1, r1
 80046fe:	fb01 f202 	mul.w	r2, r1, r2
 8004702:	4413      	add	r3, r2
 8004704:	633b      	str	r3, [r7, #48]	; 0x30

  switch (copy_mode)
 8004706:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800470a:	2b00      	cmp	r3, #0
 800470c:	d002      	beq.n	8004714 <_ff_push_n+0x76>
 800470e:	2b01      	cmp	r3, #1
 8004710:	d022      	beq.n	8004758 <_ff_push_n+0xba>
        // Write data wrapped part
        if (wrap_bytes > 0) _ff_push_const_addr(ff_buf, app_buf, wrap_bytes);
      }
      break;
  }
}
 8004712:	e09e      	b.n	8004852 <_ff_push_n+0x1b4>
      if(n <= lin_count)
 8004714:	88fa      	ldrh	r2, [r7, #6]
 8004716:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004718:	429a      	cmp	r2, r3
 800471a:	d80d      	bhi.n	8004738 <_ff_push_n+0x9a>
        memcpy(ff_buf, app_buf, n*f->item_size);
 800471c:	88fb      	ldrh	r3, [r7, #6]
 800471e:	68fa      	ldr	r2, [r7, #12]
 8004720:	88d2      	ldrh	r2, [r2, #6]
 8004722:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8004726:	b292      	uxth	r2, r2
 8004728:	fb02 f303 	mul.w	r3, r2, r3
 800472c:	461a      	mov	r2, r3
 800472e:	68b9      	ldr	r1, [r7, #8]
 8004730:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004732:	f004 f869 	bl	8008808 <memcpy>
      break;
 8004736:	e08c      	b.n	8004852 <_ff_push_n+0x1b4>
        memcpy(ff_buf, app_buf, lin_bytes);
 8004738:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800473a:	461a      	mov	r2, r3
 800473c:	68b9      	ldr	r1, [r7, #8]
 800473e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004740:	f004 f862 	bl	8008808 <memcpy>
        memcpy(f->buffer, ((uint8_t const*) app_buf) + lin_bytes, wrap_bytes);
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	6818      	ldr	r0, [r3, #0]
 8004748:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800474a:	68ba      	ldr	r2, [r7, #8]
 800474c:	4413      	add	r3, r2
 800474e:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8004750:	4619      	mov	r1, r3
 8004752:	f004 f859 	bl	8008808 <memcpy>
      break;
 8004756:	e07c      	b.n	8004852 <_ff_push_n+0x1b4>
      if(n <= lin_count)
 8004758:	88fa      	ldrh	r2, [r7, #6]
 800475a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800475c:	429a      	cmp	r2, r3
 800475e:	d80f      	bhi.n	8004780 <_ff_push_n+0xe2>
        _ff_push_const_addr(ff_buf, app_buf, n*f->item_size);
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	88db      	ldrh	r3, [r3, #6]
 8004764:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8004768:	b29b      	uxth	r3, r3
 800476a:	461a      	mov	r2, r3
 800476c:	88fb      	ldrh	r3, [r7, #6]
 800476e:	fb13 f302 	smulbb	r3, r3, r2
 8004772:	b29b      	uxth	r3, r3
 8004774:	461a      	mov	r2, r3
 8004776:	68b9      	ldr	r1, [r7, #8]
 8004778:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800477a:	f7ff ff0a 	bl	8004592 <_ff_push_const_addr>
      break;
 800477e:	e067      	b.n	8004850 <_ff_push_n+0x1b2>
        uint16_t nLin_4n_bytes = lin_bytes & 0xFFFC;
 8004780:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004782:	f023 0303 	bic.w	r3, r3, #3
 8004786:	843b      	strh	r3, [r7, #32]
        _ff_push_const_addr(ff_buf, app_buf, nLin_4n_bytes);
 8004788:	8c3b      	ldrh	r3, [r7, #32]
 800478a:	461a      	mov	r2, r3
 800478c:	68b9      	ldr	r1, [r7, #8]
 800478e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004790:	f7ff feff 	bl	8004592 <_ff_push_const_addr>
        ff_buf += nLin_4n_bytes;
 8004794:	8c3b      	ldrh	r3, [r7, #32]
 8004796:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004798:	4413      	add	r3, r2
 800479a:	633b      	str	r3, [r7, #48]	; 0x30
        uint8_t rem = lin_bytes & 0x03;
 800479c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800479e:	b2db      	uxtb	r3, r3
 80047a0:	f003 0303 	and.w	r3, r3, #3
 80047a4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        if (rem > 0)
 80047a8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d043      	beq.n	8004838 <_ff_push_n+0x19a>
          volatile const uint32_t * rx_fifo = (volatile const uint32_t *) app_buf;
 80047b0:	68bb      	ldr	r3, [r7, #8]
 80047b2:	61fb      	str	r3, [r7, #28]
          uint8_t remrem = (uint8_t) tu_min16(wrap_bytes, 4-rem);
 80047b4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80047b8:	b29b      	uxth	r3, r3
 80047ba:	f1c3 0304 	rsb	r3, r3, #4
 80047be:	b29a      	uxth	r2, r3
 80047c0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80047c2:	837b      	strh	r3, [r7, #26]
 80047c4:	4613      	mov	r3, r2
 80047c6:	833b      	strh	r3, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 80047c8:	8b7a      	ldrh	r2, [r7, #26]
 80047ca:	8b3b      	ldrh	r3, [r7, #24]
 80047cc:	4293      	cmp	r3, r2
 80047ce:	bf28      	it	cs
 80047d0:	4613      	movcs	r3, r2
 80047d2:	b29b      	uxth	r3, r3
 80047d4:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
          wrap_bytes -= remrem;
 80047d8:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80047dc:	b29b      	uxth	r3, r3
 80047de:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80047e0:	1ad3      	subs	r3, r2, r3
 80047e2:	86fb      	strh	r3, [r7, #54]	; 0x36
          uint32_t tmp32 = *rx_fifo;
 80047e4:	69fb      	ldr	r3, [r7, #28]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	617b      	str	r3, [r7, #20]
          uint8_t * src_u8 = ((uint8_t *) &tmp32);
 80047ea:	f107 0314 	add.w	r3, r7, #20
 80047ee:	62bb      	str	r3, [r7, #40]	; 0x28
          while(rem--) *ff_buf++ = *src_u8++;
 80047f0:	e007      	b.n	8004802 <_ff_push_n+0x164>
 80047f2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80047f4:	1c53      	adds	r3, r2, #1
 80047f6:	62bb      	str	r3, [r7, #40]	; 0x28
 80047f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047fa:	1c59      	adds	r1, r3, #1
 80047fc:	6339      	str	r1, [r7, #48]	; 0x30
 80047fe:	7812      	ldrb	r2, [r2, #0]
 8004800:	701a      	strb	r2, [r3, #0]
 8004802:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004806:	1e5a      	subs	r2, r3, #1
 8004808:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 800480c:	2b00      	cmp	r3, #0
 800480e:	d1f0      	bne.n	80047f2 <_ff_push_n+0x154>
          ff_buf = f->buffer;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	633b      	str	r3, [r7, #48]	; 0x30
          while(remrem--) *ff_buf++ = *src_u8++;
 8004816:	e007      	b.n	8004828 <_ff_push_n+0x18a>
 8004818:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800481a:	1c53      	adds	r3, r2, #1
 800481c:	62bb      	str	r3, [r7, #40]	; 0x28
 800481e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004820:	1c59      	adds	r1, r3, #1
 8004822:	6339      	str	r1, [r7, #48]	; 0x30
 8004824:	7812      	ldrb	r2, [r2, #0]
 8004826:	701a      	strb	r2, [r3, #0]
 8004828:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800482c:	1e5a      	subs	r2, r3, #1
 800482e:	f887 202e 	strb.w	r2, [r7, #46]	; 0x2e
 8004832:	2b00      	cmp	r3, #0
 8004834:	d1f0      	bne.n	8004818 <_ff_push_n+0x17a>
 8004836:	e002      	b.n	800483e <_ff_push_n+0x1a0>
          ff_buf = f->buffer; // wrap around to beginning
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	633b      	str	r3, [r7, #48]	; 0x30
        if (wrap_bytes > 0) _ff_push_const_addr(ff_buf, app_buf, wrap_bytes);
 800483e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004840:	2b00      	cmp	r3, #0
 8004842:	d005      	beq.n	8004850 <_ff_push_n+0x1b2>
 8004844:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004846:	461a      	mov	r2, r3
 8004848:	68b9      	ldr	r1, [r7, #8]
 800484a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800484c:	f7ff fea1 	bl	8004592 <_ff_push_const_addr>
      break;
 8004850:	bf00      	nop
}
 8004852:	bf00      	nop
 8004854:	3738      	adds	r7, #56	; 0x38
 8004856:	46bd      	mov	sp, r7
 8004858:	bd80      	pop	{r7, pc}

0800485a <_ff_pull>:

// get one item from fifo WITHOUT updating read pointer
static inline void _ff_pull(tu_fifo_t* f, void * app_buf, uint16_t rel)
{
 800485a:	b580      	push	{r7, lr}
 800485c:	b084      	sub	sp, #16
 800485e:	af00      	add	r7, sp, #0
 8004860:	60f8      	str	r0, [r7, #12]
 8004862:	60b9      	str	r1, [r7, #8]
 8004864:	4613      	mov	r3, r2
 8004866:	80fb      	strh	r3, [r7, #6]
  memcpy(app_buf, f->buffer + (rel * f->item_size), f->item_size);
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	88fa      	ldrh	r2, [r7, #6]
 800486e:	68f9      	ldr	r1, [r7, #12]
 8004870:	88c9      	ldrh	r1, [r1, #6]
 8004872:	f3c1 010e 	ubfx	r1, r1, #0, #15
 8004876:	b289      	uxth	r1, r1
 8004878:	fb01 f202 	mul.w	r2, r1, r2
 800487c:	1899      	adds	r1, r3, r2
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	88db      	ldrh	r3, [r3, #6]
 8004882:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8004886:	b29b      	uxth	r3, r3
 8004888:	461a      	mov	r2, r3
 800488a:	68b8      	ldr	r0, [r7, #8]
 800488c:	f003 ffbc 	bl	8008808 <memcpy>
}
 8004890:	bf00      	nop
 8004892:	3710      	adds	r7, #16
 8004894:	46bd      	mov	sp, r7
 8004896:	bd80      	pop	{r7, pc}

08004898 <_ff_pull_n>:

// get n items from fifo WITHOUT updating read pointer
static void _ff_pull_n(tu_fifo_t* f, void* app_buf, uint16_t n, uint16_t rd_ptr, tu_fifo_copy_mode_t copy_mode)
{
 8004898:	b580      	push	{r7, lr}
 800489a:	b08e      	sub	sp, #56	; 0x38
 800489c:	af00      	add	r7, sp, #0
 800489e:	60f8      	str	r0, [r7, #12]
 80048a0:	60b9      	str	r1, [r7, #8]
 80048a2:	4611      	mov	r1, r2
 80048a4:	461a      	mov	r2, r3
 80048a6:	460b      	mov	r3, r1
 80048a8:	80fb      	strh	r3, [r7, #6]
 80048aa:	4613      	mov	r3, r2
 80048ac:	80bb      	strh	r3, [r7, #4]
  uint16_t const lin_count = f->depth - rd_ptr;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	889a      	ldrh	r2, [r3, #4]
 80048b2:	88bb      	ldrh	r3, [r7, #4]
 80048b4:	1ad3      	subs	r3, r2, r3
 80048b6:	84fb      	strh	r3, [r7, #38]	; 0x26
  uint16_t const wrap_count = n - lin_count; // only used if wrapped
 80048b8:	88fa      	ldrh	r2, [r7, #6]
 80048ba:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80048bc:	1ad3      	subs	r3, r2, r3
 80048be:	84bb      	strh	r3, [r7, #36]	; 0x24

  uint16_t lin_bytes = lin_count * f->item_size;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	88db      	ldrh	r3, [r3, #6]
 80048c4:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80048c8:	b29b      	uxth	r3, r3
 80048ca:	461a      	mov	r2, r3
 80048cc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80048ce:	fb13 f302 	smulbb	r3, r3, r2
 80048d2:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t wrap_bytes = wrap_count * f->item_size;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	88db      	ldrh	r3, [r3, #6]
 80048d8:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80048dc:	b29b      	uxth	r3, r3
 80048de:	461a      	mov	r2, r3
 80048e0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80048e2:	fb13 f302 	smulbb	r3, r3, r2
 80048e6:	86fb      	strh	r3, [r7, #54]	; 0x36

  // current buffer of fifo
  uint8_t* ff_buf = f->buffer + (rd_ptr * f->item_size);
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	88ba      	ldrh	r2, [r7, #4]
 80048ee:	68f9      	ldr	r1, [r7, #12]
 80048f0:	88c9      	ldrh	r1, [r1, #6]
 80048f2:	f3c1 010e 	ubfx	r1, r1, #0, #15
 80048f6:	b289      	uxth	r1, r1
 80048f8:	fb01 f202 	mul.w	r2, r1, r2
 80048fc:	4413      	add	r3, r2
 80048fe:	633b      	str	r3, [r7, #48]	; 0x30

  switch (copy_mode)
 8004900:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8004904:	2b00      	cmp	r3, #0
 8004906:	d002      	beq.n	800490e <_ff_pull_n+0x76>
 8004908:	2b01      	cmp	r3, #1
 800490a:	d022      	beq.n	8004952 <_ff_pull_n+0xba>
        // Read data wrapped part
        if (wrap_bytes > 0) _ff_pull_const_addr(app_buf, ff_buf, wrap_bytes);
      }
    break;

    default: break;
 800490c:	e0a0      	b.n	8004a50 <_ff_pull_n+0x1b8>
      if ( n <= lin_count )
 800490e:	88fa      	ldrh	r2, [r7, #6]
 8004910:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004912:	429a      	cmp	r2, r3
 8004914:	d80d      	bhi.n	8004932 <_ff_pull_n+0x9a>
        memcpy(app_buf, ff_buf, n*f->item_size);
 8004916:	88fb      	ldrh	r3, [r7, #6]
 8004918:	68fa      	ldr	r2, [r7, #12]
 800491a:	88d2      	ldrh	r2, [r2, #6]
 800491c:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8004920:	b292      	uxth	r2, r2
 8004922:	fb02 f303 	mul.w	r3, r2, r3
 8004926:	461a      	mov	r2, r3
 8004928:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800492a:	68b8      	ldr	r0, [r7, #8]
 800492c:	f003 ff6c 	bl	8008808 <memcpy>
    break;
 8004930:	e08e      	b.n	8004a50 <_ff_pull_n+0x1b8>
        memcpy(app_buf, ff_buf, lin_bytes);
 8004932:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004934:	461a      	mov	r2, r3
 8004936:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004938:	68b8      	ldr	r0, [r7, #8]
 800493a:	f003 ff65 	bl	8008808 <memcpy>
        memcpy((uint8_t*) app_buf + lin_bytes, f->buffer, wrap_bytes);
 800493e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004940:	68ba      	ldr	r2, [r7, #8]
 8004942:	18d0      	adds	r0, r2, r3
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800494a:	4619      	mov	r1, r3
 800494c:	f003 ff5c 	bl	8008808 <memcpy>
    break;
 8004950:	e07e      	b.n	8004a50 <_ff_pull_n+0x1b8>
      if ( n <= lin_count )
 8004952:	88fa      	ldrh	r2, [r7, #6]
 8004954:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004956:	429a      	cmp	r2, r3
 8004958:	d80f      	bhi.n	800497a <_ff_pull_n+0xe2>
        _ff_pull_const_addr(app_buf, ff_buf, n*f->item_size);
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	88db      	ldrh	r3, [r3, #6]
 800495e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8004962:	b29b      	uxth	r3, r3
 8004964:	461a      	mov	r2, r3
 8004966:	88fb      	ldrh	r3, [r7, #6]
 8004968:	fb13 f302 	smulbb	r3, r3, r2
 800496c:	b29b      	uxth	r3, r3
 800496e:	461a      	mov	r2, r3
 8004970:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004972:	68b8      	ldr	r0, [r7, #8]
 8004974:	f7ff fe41 	bl	80045fa <_ff_pull_const_addr>
    break;
 8004978:	e069      	b.n	8004a4e <_ff_pull_n+0x1b6>
        uint16_t lin_4n_bytes = lin_bytes & 0xFFFC;
 800497a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800497c:	f023 0303 	bic.w	r3, r3, #3
 8004980:	843b      	strh	r3, [r7, #32]
        _ff_pull_const_addr(app_buf, ff_buf, lin_4n_bytes);
 8004982:	8c3b      	ldrh	r3, [r7, #32]
 8004984:	461a      	mov	r2, r3
 8004986:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004988:	68b8      	ldr	r0, [r7, #8]
 800498a:	f7ff fe36 	bl	80045fa <_ff_pull_const_addr>
        ff_buf += lin_4n_bytes;
 800498e:	8c3b      	ldrh	r3, [r7, #32]
 8004990:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004992:	4413      	add	r3, r2
 8004994:	633b      	str	r3, [r7, #48]	; 0x30
        uint8_t rem = lin_bytes & 0x03;
 8004996:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004998:	b2db      	uxtb	r3, r3
 800499a:	f003 0303 	and.w	r3, r3, #3
 800499e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        if (rem > 0)
 80049a2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d045      	beq.n	8004a36 <_ff_pull_n+0x19e>
          volatile uint32_t * reg_tx = (volatile uint32_t *) app_buf;
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	61fb      	str	r3, [r7, #28]
          uint8_t remrem = (uint8_t) tu_min16(wrap_bytes, 4-rem);
 80049ae:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80049b2:	b29b      	uxth	r3, r3
 80049b4:	f1c3 0304 	rsb	r3, r3, #4
 80049b8:	b29a      	uxth	r2, r3
 80049ba:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80049bc:	837b      	strh	r3, [r7, #26]
 80049be:	4613      	mov	r3, r2
 80049c0:	833b      	strh	r3, [r7, #24]
 80049c2:	8b7a      	ldrh	r2, [r7, #26]
 80049c4:	8b3b      	ldrh	r3, [r7, #24]
 80049c6:	4293      	cmp	r3, r2
 80049c8:	bf28      	it	cs
 80049ca:	4613      	movcs	r3, r2
 80049cc:	b29b      	uxth	r3, r3
 80049ce:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
          wrap_bytes -= remrem;
 80049d2:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80049d6:	b29b      	uxth	r3, r3
 80049d8:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80049da:	1ad3      	subs	r3, r2, r3
 80049dc:	86fb      	strh	r3, [r7, #54]	; 0x36
          uint32_t tmp32=0;
 80049de:	2300      	movs	r3, #0
 80049e0:	617b      	str	r3, [r7, #20]
          uint8_t * dst_u8 = (uint8_t *)&tmp32;
 80049e2:	f107 0314 	add.w	r3, r7, #20
 80049e6:	62bb      	str	r3, [r7, #40]	; 0x28
          while(rem--) *dst_u8++ = *ff_buf++;
 80049e8:	e007      	b.n	80049fa <_ff_pull_n+0x162>
 80049ea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80049ec:	1c53      	adds	r3, r2, #1
 80049ee:	633b      	str	r3, [r7, #48]	; 0x30
 80049f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049f2:	1c59      	adds	r1, r3, #1
 80049f4:	62b9      	str	r1, [r7, #40]	; 0x28
 80049f6:	7812      	ldrb	r2, [r2, #0]
 80049f8:	701a      	strb	r2, [r3, #0]
 80049fa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80049fe:	1e5a      	subs	r2, r3, #1
 8004a00:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d1f0      	bne.n	80049ea <_ff_pull_n+0x152>
          ff_buf = f->buffer;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	633b      	str	r3, [r7, #48]	; 0x30
          while(remrem--) *dst_u8++ = *ff_buf++;
 8004a0e:	e007      	b.n	8004a20 <_ff_pull_n+0x188>
 8004a10:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004a12:	1c53      	adds	r3, r2, #1
 8004a14:	633b      	str	r3, [r7, #48]	; 0x30
 8004a16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a18:	1c59      	adds	r1, r3, #1
 8004a1a:	62b9      	str	r1, [r7, #40]	; 0x28
 8004a1c:	7812      	ldrb	r2, [r2, #0]
 8004a1e:	701a      	strb	r2, [r3, #0]
 8004a20:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8004a24:	1e5a      	subs	r2, r3, #1
 8004a26:	f887 202e 	strb.w	r2, [r7, #46]	; 0x2e
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d1f0      	bne.n	8004a10 <_ff_pull_n+0x178>
          *reg_tx = tmp32;
 8004a2e:	697a      	ldr	r2, [r7, #20]
 8004a30:	69fb      	ldr	r3, [r7, #28]
 8004a32:	601a      	str	r2, [r3, #0]
 8004a34:	e002      	b.n	8004a3c <_ff_pull_n+0x1a4>
          ff_buf = f->buffer; // wrap around to beginning
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	633b      	str	r3, [r7, #48]	; 0x30
        if (wrap_bytes > 0) _ff_pull_const_addr(app_buf, ff_buf, wrap_bytes);
 8004a3c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d005      	beq.n	8004a4e <_ff_pull_n+0x1b6>
 8004a42:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004a44:	461a      	mov	r2, r3
 8004a46:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004a48:	68b8      	ldr	r0, [r7, #8]
 8004a4a:	f7ff fdd6 	bl	80045fa <_ff_pull_const_addr>
    break;
 8004a4e:	bf00      	nop
  }
}
 8004a50:	bf00      	nop
 8004a52:	3738      	adds	r7, #56	; 0x38
 8004a54:	46bd      	mov	sp, r7
 8004a56:	bd80      	pop	{r7, pc}

08004a58 <advance_index>:
//--------------------------------------------------------------------+

// Advance an absolute index
// "absolute" index is only in the range of [0..2*depth)
static uint16_t advance_index(uint16_t depth, uint16_t idx, uint16_t offset)
{
 8004a58:	b480      	push	{r7}
 8004a5a:	b085      	sub	sp, #20
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	4603      	mov	r3, r0
 8004a60:	80fb      	strh	r3, [r7, #6]
 8004a62:	460b      	mov	r3, r1
 8004a64:	80bb      	strh	r3, [r7, #4]
 8004a66:	4613      	mov	r3, r2
 8004a68:	807b      	strh	r3, [r7, #2]
  // We limit the index space of p such that a correct wrap around happens
  // Check for a wrap around or if we are in unused index space - This has to be checked first!!
  // We are exploiting the wrap around to the correct index
  uint16_t new_idx = (uint16_t) (idx + offset);
 8004a6a:	88ba      	ldrh	r2, [r7, #4]
 8004a6c:	887b      	ldrh	r3, [r7, #2]
 8004a6e:	4413      	add	r3, r2
 8004a70:	81fb      	strh	r3, [r7, #14]
  if ( (idx > new_idx) || (new_idx >= 2*depth) )
 8004a72:	88ba      	ldrh	r2, [r7, #4]
 8004a74:	89fb      	ldrh	r3, [r7, #14]
 8004a76:	429a      	cmp	r2, r3
 8004a78:	d804      	bhi.n	8004a84 <advance_index+0x2c>
 8004a7a:	89fa      	ldrh	r2, [r7, #14]
 8004a7c:	88fb      	ldrh	r3, [r7, #6]
 8004a7e:	005b      	lsls	r3, r3, #1
 8004a80:	429a      	cmp	r2, r3
 8004a82:	db08      	blt.n	8004a96 <advance_index+0x3e>
  {
    uint16_t const non_used_index_space = (uint16_t) (UINT16_MAX - (2*depth-1));
 8004a84:	88fb      	ldrh	r3, [r7, #6]
 8004a86:	005b      	lsls	r3, r3, #1
 8004a88:	b29b      	uxth	r3, r3
 8004a8a:	425b      	negs	r3, r3
 8004a8c:	81bb      	strh	r3, [r7, #12]
    new_idx = (uint16_t) (new_idx + non_used_index_space);
 8004a8e:	89fa      	ldrh	r2, [r7, #14]
 8004a90:	89bb      	ldrh	r3, [r7, #12]
 8004a92:	4413      	add	r3, r2
 8004a94:	81fb      	strh	r3, [r7, #14]
  }

  return new_idx;
 8004a96:	89fb      	ldrh	r3, [r7, #14]
}
 8004a98:	4618      	mov	r0, r3
 8004a9a:	3714      	adds	r7, #20
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa2:	4770      	bx	lr

08004aa4 <_tu_fifo_peek>:
}

// Works on local copies of w and r
// Must be protected by mutexes since in case of an overflow read pointer gets modified
static bool _tu_fifo_peek(tu_fifo_t* f, void * p_buffer, uint16_t wr_idx, uint16_t rd_idx)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b08a      	sub	sp, #40	; 0x28
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	60f8      	str	r0, [r7, #12]
 8004aac:	60b9      	str	r1, [r7, #8]
 8004aae:	4611      	mov	r1, r2
 8004ab0:	461a      	mov	r2, r3
 8004ab2:	460b      	mov	r3, r1
 8004ab4:	80fb      	strh	r3, [r7, #6]
 8004ab6:	4613      	mov	r3, r2
 8004ab8:	80bb      	strh	r3, [r7, #4]
  uint16_t cnt = _ff_count(f->depth, wr_idx, rd_idx);
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	889b      	ldrh	r3, [r3, #4]
 8004abe:	847b      	strh	r3, [r7, #34]	; 0x22
 8004ac0:	88fb      	ldrh	r3, [r7, #6]
 8004ac2:	843b      	strh	r3, [r7, #32]
 8004ac4:	88bb      	ldrh	r3, [r7, #4]
 8004ac6:	83fb      	strh	r3, [r7, #30]
  if (wr_idx >= rd_idx)
 8004ac8:	8c3a      	ldrh	r2, [r7, #32]
 8004aca:	8bfb      	ldrh	r3, [r7, #30]
 8004acc:	429a      	cmp	r2, r3
 8004ace:	d304      	bcc.n	8004ada <_tu_fifo_peek+0x36>
    return (uint16_t) (wr_idx - rd_idx);
 8004ad0:	8c3a      	ldrh	r2, [r7, #32]
 8004ad2:	8bfb      	ldrh	r3, [r7, #30]
 8004ad4:	1ad3      	subs	r3, r2, r3
 8004ad6:	b29b      	uxth	r3, r3
 8004ad8:	e008      	b.n	8004aec <_tu_fifo_peek+0x48>
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 8004ada:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004adc:	005b      	lsls	r3, r3, #1
 8004ade:	b29a      	uxth	r2, r3
 8004ae0:	8c39      	ldrh	r1, [r7, #32]
 8004ae2:	8bfb      	ldrh	r3, [r7, #30]
 8004ae4:	1acb      	subs	r3, r1, r3
 8004ae6:	b29b      	uxth	r3, r3
 8004ae8:	4413      	add	r3, r2
 8004aea:	b29b      	uxth	r3, r3
  uint16_t cnt = _ff_count(f->depth, wr_idx, rd_idx);
 8004aec:	84fb      	strh	r3, [r7, #38]	; 0x26

  // nothing to peek
  if ( cnt == 0 ) return false;
 8004aee:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d101      	bne.n	8004af8 <_tu_fifo_peek+0x54>
 8004af4:	2300      	movs	r3, #0
 8004af6:	e037      	b.n	8004b68 <_tu_fifo_peek+0xc4>

  // Check overflow and correct if required
  if ( cnt > f->depth )
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	889b      	ldrh	r3, [r3, #4]
 8004afc:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8004afe:	429a      	cmp	r2, r3
 8004b00:	d91b      	bls.n	8004b3a <_tu_fifo_peek+0x96>
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	61bb      	str	r3, [r7, #24]
 8004b06:	88fb      	ldrh	r3, [r7, #6]
 8004b08:	82fb      	strh	r3, [r7, #22]
  if ( wr_idx >= f->depth )
 8004b0a:	69bb      	ldr	r3, [r7, #24]
 8004b0c:	889b      	ldrh	r3, [r3, #4]
 8004b0e:	8afa      	ldrh	r2, [r7, #22]
 8004b10:	429a      	cmp	r2, r3
 8004b12:	d305      	bcc.n	8004b20 <_tu_fifo_peek+0x7c>
    rd_idx = wr_idx - f->depth;
 8004b14:	69bb      	ldr	r3, [r7, #24]
 8004b16:	889b      	ldrh	r3, [r3, #4]
 8004b18:	8afa      	ldrh	r2, [r7, #22]
 8004b1a:	1ad3      	subs	r3, r2, r3
 8004b1c:	82bb      	strh	r3, [r7, #20]
 8004b1e:	e004      	b.n	8004b2a <_tu_fifo_peek+0x86>
    rd_idx = wr_idx + f->depth;
 8004b20:	69bb      	ldr	r3, [r7, #24]
 8004b22:	889a      	ldrh	r2, [r3, #4]
 8004b24:	8afb      	ldrh	r3, [r7, #22]
 8004b26:	4413      	add	r3, r2
 8004b28:	82bb      	strh	r3, [r7, #20]
  f->rd_idx = rd_idx;
 8004b2a:	69bb      	ldr	r3, [r7, #24]
 8004b2c:	8aba      	ldrh	r2, [r7, #20]
 8004b2e:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 8004b30:	8abb      	ldrh	r3, [r7, #20]
  {
    rd_idx = _ff_correct_read_index(f, wr_idx);
 8004b32:	80bb      	strh	r3, [r7, #4]
    cnt = f->depth;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	889b      	ldrh	r3, [r3, #4]
 8004b38:	84fb      	strh	r3, [r7, #38]	; 0x26
  }

  uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	889b      	ldrh	r3, [r3, #4]
 8004b3e:	827b      	strh	r3, [r7, #18]
 8004b40:	88bb      	ldrh	r3, [r7, #4]
 8004b42:	823b      	strh	r3, [r7, #16]
  while ( idx >= depth ) idx -= depth;
 8004b44:	e003      	b.n	8004b4e <_tu_fifo_peek+0xaa>
 8004b46:	8a3a      	ldrh	r2, [r7, #16]
 8004b48:	8a7b      	ldrh	r3, [r7, #18]
 8004b4a:	1ad3      	subs	r3, r2, r3
 8004b4c:	823b      	strh	r3, [r7, #16]
 8004b4e:	8a7a      	ldrh	r2, [r7, #18]
 8004b50:	8a3b      	ldrh	r3, [r7, #16]
 8004b52:	429a      	cmp	r2, r3
 8004b54:	d9f7      	bls.n	8004b46 <_tu_fifo_peek+0xa2>
  return idx;
 8004b56:	8a3b      	ldrh	r3, [r7, #16]
  uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 8004b58:	84bb      	strh	r3, [r7, #36]	; 0x24

  // Peek data
  _ff_pull(f, p_buffer, rd_ptr);
 8004b5a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004b5c:	461a      	mov	r2, r3
 8004b5e:	68b9      	ldr	r1, [r7, #8]
 8004b60:	68f8      	ldr	r0, [r7, #12]
 8004b62:	f7ff fe7a 	bl	800485a <_ff_pull>

  return true;
 8004b66:	2301      	movs	r3, #1
}
 8004b68:	4618      	mov	r0, r3
 8004b6a:	3728      	adds	r7, #40	; 0x28
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	bd80      	pop	{r7, pc}

08004b70 <_tu_fifo_peek_n>:

// Works on local copies of w and r
// Must be protected by mutexes since in case of an overflow read pointer gets modified
static uint16_t _tu_fifo_peek_n(tu_fifo_t* f, void * p_buffer, uint16_t n, uint16_t wr_idx, uint16_t rd_idx, tu_fifo_copy_mode_t copy_mode)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b08c      	sub	sp, #48	; 0x30
 8004b74:	af02      	add	r7, sp, #8
 8004b76:	60f8      	str	r0, [r7, #12]
 8004b78:	60b9      	str	r1, [r7, #8]
 8004b7a:	4611      	mov	r1, r2
 8004b7c:	461a      	mov	r2, r3
 8004b7e:	460b      	mov	r3, r1
 8004b80:	80fb      	strh	r3, [r7, #6]
 8004b82:	4613      	mov	r3, r2
 8004b84:	80bb      	strh	r3, [r7, #4]
  uint16_t cnt = _ff_count(f->depth, wr_idx, rd_idx);
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	889b      	ldrh	r3, [r3, #4]
 8004b8a:	847b      	strh	r3, [r7, #34]	; 0x22
 8004b8c:	88bb      	ldrh	r3, [r7, #4]
 8004b8e:	843b      	strh	r3, [r7, #32]
 8004b90:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8004b92:	83fb      	strh	r3, [r7, #30]
  if (wr_idx >= rd_idx)
 8004b94:	8c3a      	ldrh	r2, [r7, #32]
 8004b96:	8bfb      	ldrh	r3, [r7, #30]
 8004b98:	429a      	cmp	r2, r3
 8004b9a:	d304      	bcc.n	8004ba6 <_tu_fifo_peek_n+0x36>
    return (uint16_t) (wr_idx - rd_idx);
 8004b9c:	8c3a      	ldrh	r2, [r7, #32]
 8004b9e:	8bfb      	ldrh	r3, [r7, #30]
 8004ba0:	1ad3      	subs	r3, r2, r3
 8004ba2:	b29b      	uxth	r3, r3
 8004ba4:	e008      	b.n	8004bb8 <_tu_fifo_peek_n+0x48>
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 8004ba6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004ba8:	005b      	lsls	r3, r3, #1
 8004baa:	b29a      	uxth	r2, r3
 8004bac:	8c39      	ldrh	r1, [r7, #32]
 8004bae:	8bfb      	ldrh	r3, [r7, #30]
 8004bb0:	1acb      	subs	r3, r1, r3
 8004bb2:	b29b      	uxth	r3, r3
 8004bb4:	4413      	add	r3, r2
 8004bb6:	b29b      	uxth	r3, r3
  uint16_t cnt = _ff_count(f->depth, wr_idx, rd_idx);
 8004bb8:	84fb      	strh	r3, [r7, #38]	; 0x26

  // nothing to peek
  if ( cnt == 0 ) return 0;
 8004bba:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d101      	bne.n	8004bc4 <_tu_fifo_peek_n+0x54>
 8004bc0:	2300      	movs	r3, #0
 8004bc2:	e041      	b.n	8004c48 <_tu_fifo_peek_n+0xd8>

  // Check overflow and correct if required
  if ( cnt > f->depth )
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	889b      	ldrh	r3, [r3, #4]
 8004bc8:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8004bca:	429a      	cmp	r2, r3
 8004bcc:	d91b      	bls.n	8004c06 <_tu_fifo_peek_n+0x96>
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	61bb      	str	r3, [r7, #24]
 8004bd2:	88bb      	ldrh	r3, [r7, #4]
 8004bd4:	82fb      	strh	r3, [r7, #22]
  if ( wr_idx >= f->depth )
 8004bd6:	69bb      	ldr	r3, [r7, #24]
 8004bd8:	889b      	ldrh	r3, [r3, #4]
 8004bda:	8afa      	ldrh	r2, [r7, #22]
 8004bdc:	429a      	cmp	r2, r3
 8004bde:	d305      	bcc.n	8004bec <_tu_fifo_peek_n+0x7c>
    rd_idx = wr_idx - f->depth;
 8004be0:	69bb      	ldr	r3, [r7, #24]
 8004be2:	889b      	ldrh	r3, [r3, #4]
 8004be4:	8afa      	ldrh	r2, [r7, #22]
 8004be6:	1ad3      	subs	r3, r2, r3
 8004be8:	82bb      	strh	r3, [r7, #20]
 8004bea:	e004      	b.n	8004bf6 <_tu_fifo_peek_n+0x86>
    rd_idx = wr_idx + f->depth;
 8004bec:	69bb      	ldr	r3, [r7, #24]
 8004bee:	889a      	ldrh	r2, [r3, #4]
 8004bf0:	8afb      	ldrh	r3, [r7, #22]
 8004bf2:	4413      	add	r3, r2
 8004bf4:	82bb      	strh	r3, [r7, #20]
  f->rd_idx = rd_idx;
 8004bf6:	69bb      	ldr	r3, [r7, #24]
 8004bf8:	8aba      	ldrh	r2, [r7, #20]
 8004bfa:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 8004bfc:	8abb      	ldrh	r3, [r7, #20]
  {
    rd_idx = _ff_correct_read_index(f, wr_idx);
 8004bfe:	863b      	strh	r3, [r7, #48]	; 0x30
    cnt = f->depth;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	889b      	ldrh	r3, [r3, #4]
 8004c04:	84fb      	strh	r3, [r7, #38]	; 0x26
  }

  // Check if we can read something at and after offset - if too less is available we read what remains
  if ( cnt < n ) n = cnt;
 8004c06:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8004c08:	88fb      	ldrh	r3, [r7, #6]
 8004c0a:	429a      	cmp	r2, r3
 8004c0c:	d201      	bcs.n	8004c12 <_tu_fifo_peek_n+0xa2>
 8004c0e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004c10:	80fb      	strh	r3, [r7, #6]

  uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	889b      	ldrh	r3, [r3, #4]
 8004c16:	827b      	strh	r3, [r7, #18]
 8004c18:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8004c1a:	823b      	strh	r3, [r7, #16]
  while ( idx >= depth ) idx -= depth;
 8004c1c:	e003      	b.n	8004c26 <_tu_fifo_peek_n+0xb6>
 8004c1e:	8a3a      	ldrh	r2, [r7, #16]
 8004c20:	8a7b      	ldrh	r3, [r7, #18]
 8004c22:	1ad3      	subs	r3, r2, r3
 8004c24:	823b      	strh	r3, [r7, #16]
 8004c26:	8a7a      	ldrh	r2, [r7, #18]
 8004c28:	8a3b      	ldrh	r3, [r7, #16]
 8004c2a:	429a      	cmp	r2, r3
 8004c2c:	d9f7      	bls.n	8004c1e <_tu_fifo_peek_n+0xae>
  return idx;
 8004c2e:	8a3b      	ldrh	r3, [r7, #16]
  uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 8004c30:	84bb      	strh	r3, [r7, #36]	; 0x24

  // Peek data
  _ff_pull_n(f, p_buffer, n, rd_ptr, copy_mode);
 8004c32:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 8004c34:	88fa      	ldrh	r2, [r7, #6]
 8004c36:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8004c3a:	9300      	str	r3, [sp, #0]
 8004c3c:	460b      	mov	r3, r1
 8004c3e:	68b9      	ldr	r1, [r7, #8]
 8004c40:	68f8      	ldr	r0, [r7, #12]
 8004c42:	f7ff fe29 	bl	8004898 <_ff_pull_n>

  return n;
 8004c46:	88fb      	ldrh	r3, [r7, #6]
}
 8004c48:	4618      	mov	r0, r3
 8004c4a:	3728      	adds	r7, #40	; 0x28
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	bd80      	pop	{r7, pc}

08004c50 <_tu_fifo_write_n>:

static uint16_t _tu_fifo_write_n(tu_fifo_t* f, const void * data, uint16_t n, tu_fifo_copy_mode_t copy_mode)
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b092      	sub	sp, #72	; 0x48
 8004c54:	af02      	add	r7, sp, #8
 8004c56:	60f8      	str	r0, [r7, #12]
 8004c58:	60b9      	str	r1, [r7, #8]
 8004c5a:	4611      	mov	r1, r2
 8004c5c:	461a      	mov	r2, r3
 8004c5e:	460b      	mov	r3, r1
 8004c60:	80fb      	strh	r3, [r7, #6]
 8004c62:	4613      	mov	r3, r2
 8004c64:	717b      	strb	r3, [r7, #5]
  if ( n == 0 ) return 0;
 8004c66:	88fb      	ldrh	r3, [r7, #6]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d101      	bne.n	8004c70 <_tu_fifo_write_n+0x20>
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	e0bc      	b.n	8004dea <_tu_fifo_write_n+0x19a>

  _ff_lock(f->mutex_wr);

  uint16_t wr_idx = f->wr_idx;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	891b      	ldrh	r3, [r3, #8]
 8004c74:	87fb      	strh	r3, [r7, #62]	; 0x3e
  uint16_t rd_idx = f->rd_idx;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	895b      	ldrh	r3, [r3, #10]
 8004c7a:	86fb      	strh	r3, [r7, #54]	; 0x36

  uint8_t const* buf8 = (uint8_t const*) data;
 8004c7c:	68bb      	ldr	r3, [r7, #8]
 8004c7e:	63bb      	str	r3, [r7, #56]	; 0x38

  TU_LOG(TU_FIFO_DBG, "rd = %3u, wr = %3u, count = %3u, remain = %3u, n = %3u:  ",
                       rd_idx, wr_idx, _ff_count(f->depth, wr_idx, rd_idx), _ff_remaining(f->depth, wr_idx, rd_idx), n);

  if ( !f->overwritable )
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	79db      	ldrb	r3, [r3, #7]
 8004c84:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8004c88:	b2db      	uxtb	r3, r3
 8004c8a:	f083 0301 	eor.w	r3, r3, #1
 8004c8e:	b2db      	uxtb	r3, r3
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d036      	beq.n	8004d02 <_tu_fifo_write_n+0xb2>
  {
    // limit up to full
    uint16_t const remain = _ff_remaining(f->depth, wr_idx, rd_idx);
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	889b      	ldrh	r3, [r3, #4]
 8004c98:	857b      	strh	r3, [r7, #42]	; 0x2a
 8004c9a:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8004c9c:	853b      	strh	r3, [r7, #40]	; 0x28
 8004c9e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004ca0:	84fb      	strh	r3, [r7, #38]	; 0x26
 8004ca2:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8004ca4:	84bb      	strh	r3, [r7, #36]	; 0x24
 8004ca6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004ca8:	847b      	strh	r3, [r7, #34]	; 0x22
 8004caa:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004cac:	843b      	strh	r3, [r7, #32]
  if (wr_idx >= rd_idx)
 8004cae:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8004cb0:	8c3b      	ldrh	r3, [r7, #32]
 8004cb2:	429a      	cmp	r2, r3
 8004cb4:	d304      	bcc.n	8004cc0 <_tu_fifo_write_n+0x70>
    return (uint16_t) (wr_idx - rd_idx);
 8004cb6:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8004cb8:	8c3b      	ldrh	r3, [r7, #32]
 8004cba:	1ad3      	subs	r3, r2, r3
 8004cbc:	b29b      	uxth	r3, r3
 8004cbe:	e008      	b.n	8004cd2 <_tu_fifo_write_n+0x82>
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 8004cc0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004cc2:	005b      	lsls	r3, r3, #1
 8004cc4:	b29a      	uxth	r2, r3
 8004cc6:	8c79      	ldrh	r1, [r7, #34]	; 0x22
 8004cc8:	8c3b      	ldrh	r3, [r7, #32]
 8004cca:	1acb      	subs	r3, r1, r3
 8004ccc:	b29b      	uxth	r3, r3
 8004cce:	4413      	add	r3, r2
 8004cd0:	b29b      	uxth	r3, r3
  uint16_t const count = _ff_count(depth, wr_idx, rd_idx);
 8004cd2:	83fb      	strh	r3, [r7, #30]
  return (depth > count) ? (depth - count) : 0;
 8004cd4:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 8004cd6:	8bfb      	ldrh	r3, [r7, #30]
 8004cd8:	429a      	cmp	r2, r3
 8004cda:	d904      	bls.n	8004ce6 <_tu_fifo_write_n+0x96>
 8004cdc:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 8004cde:	8bfb      	ldrh	r3, [r7, #30]
 8004ce0:	1ad3      	subs	r3, r2, r3
 8004ce2:	b29b      	uxth	r3, r3
 8004ce4:	e000      	b.n	8004ce8 <_tu_fifo_write_n+0x98>
 8004ce6:	2300      	movs	r3, #0
    uint16_t const remain = _ff_remaining(f->depth, wr_idx, rd_idx);
 8004ce8:	867b      	strh	r3, [r7, #50]	; 0x32
 8004cea:	88fb      	ldrh	r3, [r7, #6]
 8004cec:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8004cee:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8004cf0:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8004cf2:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8004cf4:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	bf28      	it	cs
 8004cfa:	4613      	movcs	r3, r2
 8004cfc:	b29b      	uxth	r3, r3
    n = tu_min16(n, remain);
 8004cfe:	80fb      	strh	r3, [r7, #6]
 8004d00:	e04b      	b.n	8004d9a <_tu_fifo_write_n+0x14a>
  {
    // In over-writable mode, fifo_write() is allowed even when fifo is full. In such case,
    // oldest data in fifo i.e at read pointer data will be overwritten
    // Note: we can modify read buffer contents but we must not modify the read index itself within a write function!
    // Since it would end up in a race condition with read functions!
    if ( n >= f->depth )
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	889b      	ldrh	r3, [r3, #4]
 8004d06:	88fa      	ldrh	r2, [r7, #6]
 8004d08:	429a      	cmp	r2, r3
 8004d0a:	d317      	bcc.n	8004d3c <_tu_fifo_write_n+0xec>
    {
      // Only copy last part
      if ( copy_mode == TU_FIFO_COPY_INC )
 8004d0c:	797b      	ldrb	r3, [r7, #5]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d10e      	bne.n	8004d30 <_tu_fifo_write_n+0xe0>
      {
        buf8 += (n - f->depth) * f->item_size;
 8004d12:	88fb      	ldrh	r3, [r7, #6]
 8004d14:	68fa      	ldr	r2, [r7, #12]
 8004d16:	8892      	ldrh	r2, [r2, #4]
 8004d18:	1a9b      	subs	r3, r3, r2
 8004d1a:	68fa      	ldr	r2, [r7, #12]
 8004d1c:	88d2      	ldrh	r2, [r2, #6]
 8004d1e:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8004d22:	b292      	uxth	r2, r2
 8004d24:	fb02 f303 	mul.w	r3, r2, r3
 8004d28:	461a      	mov	r2, r3
 8004d2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d2c:	4413      	add	r3, r2
 8004d2e:	63bb      	str	r3, [r7, #56]	; 0x38
      {
        // TODO should read from hw fifo to discard data, however reading an odd number could
        // accidentally discard data.
      }

      n = f->depth;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	889b      	ldrh	r3, [r3, #4]
 8004d34:	80fb      	strh	r3, [r7, #6]

      // We start writing at the read pointer's position since we fill the whole buffer
      wr_idx = rd_idx;
 8004d36:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004d38:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8004d3a:	e02e      	b.n	8004d9a <_tu_fifo_write_n+0x14a>
    }
    else
    {
      uint16_t const overflowable_count = _ff_count(f->depth, wr_idx, rd_idx);
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	889b      	ldrh	r3, [r3, #4]
 8004d40:	83bb      	strh	r3, [r7, #28]
 8004d42:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8004d44:	837b      	strh	r3, [r7, #26]
 8004d46:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004d48:	833b      	strh	r3, [r7, #24]
  if (wr_idx >= rd_idx)
 8004d4a:	8b7a      	ldrh	r2, [r7, #26]
 8004d4c:	8b3b      	ldrh	r3, [r7, #24]
 8004d4e:	429a      	cmp	r2, r3
 8004d50:	d304      	bcc.n	8004d5c <_tu_fifo_write_n+0x10c>
    return (uint16_t) (wr_idx - rd_idx);
 8004d52:	8b7a      	ldrh	r2, [r7, #26]
 8004d54:	8b3b      	ldrh	r3, [r7, #24]
 8004d56:	1ad3      	subs	r3, r2, r3
 8004d58:	b29b      	uxth	r3, r3
 8004d5a:	e008      	b.n	8004d6e <_tu_fifo_write_n+0x11e>
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 8004d5c:	8bbb      	ldrh	r3, [r7, #28]
 8004d5e:	005b      	lsls	r3, r3, #1
 8004d60:	b29a      	uxth	r2, r3
 8004d62:	8b79      	ldrh	r1, [r7, #26]
 8004d64:	8b3b      	ldrh	r3, [r7, #24]
 8004d66:	1acb      	subs	r3, r1, r3
 8004d68:	b29b      	uxth	r3, r3
 8004d6a:	4413      	add	r3, r2
 8004d6c:	b29b      	uxth	r3, r3
      uint16_t const overflowable_count = _ff_count(f->depth, wr_idx, rd_idx);
 8004d6e:	86bb      	strh	r3, [r7, #52]	; 0x34
      if (overflowable_count + n >= 2*f->depth)
 8004d70:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8004d72:	88fb      	ldrh	r3, [r7, #6]
 8004d74:	441a      	add	r2, r3
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	889b      	ldrh	r3, [r3, #4]
 8004d7a:	005b      	lsls	r3, r3, #1
 8004d7c:	429a      	cmp	r2, r3
 8004d7e:	db0c      	blt.n	8004d9a <_tu_fifo_write_n+0x14a>
      {
        // Double overflowed
        // Index is bigger than the allowed range [0,2*depth)
        // re-position write index to have a full fifo after pushed
        wr_idx = advance_index(f->depth, rd_idx, f->depth - n);
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	8898      	ldrh	r0, [r3, #4]
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	889a      	ldrh	r2, [r3, #4]
 8004d88:	88fb      	ldrh	r3, [r7, #6]
 8004d8a:	1ad3      	subs	r3, r2, r3
 8004d8c:	b29a      	uxth	r2, r3
 8004d8e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004d90:	4619      	mov	r1, r3
 8004d92:	f7ff fe61 	bl	8004a58 <advance_index>
 8004d96:	4603      	mov	r3, r0
 8004d98:	87fb      	strh	r3, [r7, #62]	; 0x3e
        // we will correct (re-position) read index later on in fifo_read() function
      }
    }
  }

  if (n)
 8004d9a:	88fb      	ldrh	r3, [r7, #6]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d023      	beq.n	8004de8 <_tu_fifo_write_n+0x198>
  {
    uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	889b      	ldrh	r3, [r3, #4]
 8004da4:	82fb      	strh	r3, [r7, #22]
 8004da6:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8004da8:	82bb      	strh	r3, [r7, #20]
  while ( idx >= depth ) idx -= depth;
 8004daa:	e003      	b.n	8004db4 <_tu_fifo_write_n+0x164>
 8004dac:	8aba      	ldrh	r2, [r7, #20]
 8004dae:	8afb      	ldrh	r3, [r7, #22]
 8004db0:	1ad3      	subs	r3, r2, r3
 8004db2:	82bb      	strh	r3, [r7, #20]
 8004db4:	8afa      	ldrh	r2, [r7, #22]
 8004db6:	8abb      	ldrh	r3, [r7, #20]
 8004db8:	429a      	cmp	r2, r3
 8004dba:	d9f7      	bls.n	8004dac <_tu_fifo_write_n+0x15c>
  return idx;
 8004dbc:	8abb      	ldrh	r3, [r7, #20]
    uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 8004dbe:	863b      	strh	r3, [r7, #48]	; 0x30

    TU_LOG(TU_FIFO_DBG, "actual_n = %u, wr_ptr = %u", n, wr_ptr);

    // Write data
    _ff_push_n(f, buf8, n, wr_ptr, copy_mode);
 8004dc0:	8e39      	ldrh	r1, [r7, #48]	; 0x30
 8004dc2:	88fa      	ldrh	r2, [r7, #6]
 8004dc4:	797b      	ldrb	r3, [r7, #5]
 8004dc6:	9300      	str	r3, [sp, #0]
 8004dc8:	460b      	mov	r3, r1
 8004dca:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004dcc:	68f8      	ldr	r0, [r7, #12]
 8004dce:	f7ff fc66 	bl	800469e <_ff_push_n>

    // Advance index
    f->wr_idx = advance_index(f->depth, wr_idx, n);
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	889b      	ldrh	r3, [r3, #4]
 8004dd6:	88fa      	ldrh	r2, [r7, #6]
 8004dd8:	8ff9      	ldrh	r1, [r7, #62]	; 0x3e
 8004dda:	4618      	mov	r0, r3
 8004ddc:	f7ff fe3c 	bl	8004a58 <advance_index>
 8004de0:	4603      	mov	r3, r0
 8004de2:	461a      	mov	r2, r3
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	811a      	strh	r2, [r3, #8]
    TU_LOG(TU_FIFO_DBG, "\tnew_wr = %u\n", f->wr_idx);
  }

  _ff_unlock(f->mutex_wr);

  return n;
 8004de8:	88fb      	ldrh	r3, [r7, #6]
}
 8004dea:	4618      	mov	r0, r3
 8004dec:	3740      	adds	r7, #64	; 0x40
 8004dee:	46bd      	mov	sp, r7
 8004df0:	bd80      	pop	{r7, pc}

08004df2 <_tu_fifo_read_n>:

static uint16_t _tu_fifo_read_n(tu_fifo_t* f, void * buffer, uint16_t n, tu_fifo_copy_mode_t copy_mode)
{
 8004df2:	b580      	push	{r7, lr}
 8004df4:	b086      	sub	sp, #24
 8004df6:	af02      	add	r7, sp, #8
 8004df8:	60f8      	str	r0, [r7, #12]
 8004dfa:	60b9      	str	r1, [r7, #8]
 8004dfc:	4611      	mov	r1, r2
 8004dfe:	461a      	mov	r2, r3
 8004e00:	460b      	mov	r3, r1
 8004e02:	80fb      	strh	r3, [r7, #6]
 8004e04:	4613      	mov	r3, r2
 8004e06:	717b      	strb	r3, [r7, #5]
  _ff_lock(f->mutex_rd);

  // Peek the data
  // f->rd_idx might get modified in case of an overflow so we can not use a local variable
  n = _tu_fifo_peek_n(f, buffer, n, f->wr_idx, f->rd_idx, copy_mode);
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	891b      	ldrh	r3, [r3, #8]
 8004e0c:	b298      	uxth	r0, r3
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	895b      	ldrh	r3, [r3, #10]
 8004e12:	b29b      	uxth	r3, r3
 8004e14:	88f9      	ldrh	r1, [r7, #6]
 8004e16:	797a      	ldrb	r2, [r7, #5]
 8004e18:	9201      	str	r2, [sp, #4]
 8004e1a:	9300      	str	r3, [sp, #0]
 8004e1c:	4603      	mov	r3, r0
 8004e1e:	460a      	mov	r2, r1
 8004e20:	68b9      	ldr	r1, [r7, #8]
 8004e22:	68f8      	ldr	r0, [r7, #12]
 8004e24:	f7ff fea4 	bl	8004b70 <_tu_fifo_peek_n>
 8004e28:	4603      	mov	r3, r0
 8004e2a:	80fb      	strh	r3, [r7, #6]

  // Advance read pointer
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	8898      	ldrh	r0, [r3, #4]
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	895b      	ldrh	r3, [r3, #10]
 8004e34:	b29b      	uxth	r3, r3
 8004e36:	88fa      	ldrh	r2, [r7, #6]
 8004e38:	4619      	mov	r1, r3
 8004e3a:	f7ff fe0d 	bl	8004a58 <advance_index>
 8004e3e:	4603      	mov	r3, r0
 8004e40:	461a      	mov	r2, r3
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	815a      	strh	r2, [r3, #10]

  _ff_unlock(f->mutex_rd);
  return n;
 8004e46:	88fb      	ldrh	r3, [r7, #6]
}
 8004e48:	4618      	mov	r0, r3
 8004e4a:	3710      	adds	r7, #16
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	bd80      	pop	{r7, pc}

08004e50 <tu_fifo_count>:

    @returns Number of items in FIFO
 */
/******************************************************************************/
uint16_t tu_fifo_count(tu_fifo_t* f)
{
 8004e50:	b480      	push	{r7}
 8004e52:	b087      	sub	sp, #28
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
  return tu_min16(_ff_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	8899      	ldrh	r1, [r3, #4]
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	891b      	ldrh	r3, [r3, #8]
 8004e60:	b29a      	uxth	r2, r3
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	895b      	ldrh	r3, [r3, #10]
 8004e66:	b29b      	uxth	r3, r3
 8004e68:	8279      	strh	r1, [r7, #18]
 8004e6a:	823a      	strh	r2, [r7, #16]
 8004e6c:	81fb      	strh	r3, [r7, #14]
  if (wr_idx >= rd_idx)
 8004e6e:	8a3a      	ldrh	r2, [r7, #16]
 8004e70:	89fb      	ldrh	r3, [r7, #14]
 8004e72:	429a      	cmp	r2, r3
 8004e74:	d304      	bcc.n	8004e80 <tu_fifo_count+0x30>
    return (uint16_t) (wr_idx - rd_idx);
 8004e76:	8a3a      	ldrh	r2, [r7, #16]
 8004e78:	89fb      	ldrh	r3, [r7, #14]
 8004e7a:	1ad3      	subs	r3, r2, r3
 8004e7c:	b29b      	uxth	r3, r3
 8004e7e:	e008      	b.n	8004e92 <tu_fifo_count+0x42>
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 8004e80:	8a7b      	ldrh	r3, [r7, #18]
 8004e82:	005b      	lsls	r3, r3, #1
 8004e84:	b29a      	uxth	r2, r3
 8004e86:	8a39      	ldrh	r1, [r7, #16]
 8004e88:	89fb      	ldrh	r3, [r7, #14]
 8004e8a:	1acb      	subs	r3, r1, r3
 8004e8c:	b29b      	uxth	r3, r3
 8004e8e:	4413      	add	r3, r2
 8004e90:	b29b      	uxth	r3, r3
  return tu_min16(_ff_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8004e92:	687a      	ldr	r2, [r7, #4]
 8004e94:	8892      	ldrh	r2, [r2, #4]
 8004e96:	82fb      	strh	r3, [r7, #22]
 8004e98:	4613      	mov	r3, r2
 8004e9a:	82bb      	strh	r3, [r7, #20]
 8004e9c:	8afa      	ldrh	r2, [r7, #22]
 8004e9e:	8abb      	ldrh	r3, [r7, #20]
 8004ea0:	4293      	cmp	r3, r2
 8004ea2:	bf28      	it	cs
 8004ea4:	4613      	movcs	r3, r2
 8004ea6:	b29b      	uxth	r3, r3
}
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	371c      	adds	r7, #28
 8004eac:	46bd      	mov	sp, r7
 8004eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb2:	4770      	bx	lr

08004eb4 <tu_fifo_empty>:

    @returns Number of items in FIFO
 */
/******************************************************************************/
bool tu_fifo_empty(tu_fifo_t* f)
{
 8004eb4:	b480      	push	{r7}
 8004eb6:	b083      	sub	sp, #12
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
  return f->wr_idx == f->rd_idx;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	891b      	ldrh	r3, [r3, #8]
 8004ec0:	b29a      	uxth	r2, r3
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	895b      	ldrh	r3, [r3, #10]
 8004ec6:	b29b      	uxth	r3, r3
 8004ec8:	429a      	cmp	r2, r3
 8004eca:	bf0c      	ite	eq
 8004ecc:	2301      	moveq	r3, #1
 8004ece:	2300      	movne	r3, #0
 8004ed0:	b2db      	uxtb	r3, r3
}
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	370c      	adds	r7, #12
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004edc:	4770      	bx	lr

08004ede <tu_fifo_full>:

    @returns Number of items in FIFO
 */
/******************************************************************************/
bool tu_fifo_full(tu_fifo_t* f)
{
 8004ede:	b480      	push	{r7}
 8004ee0:	b085      	sub	sp, #20
 8004ee2:	af00      	add	r7, sp, #0
 8004ee4:	6078      	str	r0, [r7, #4]
  return _ff_count(f->depth, f->wr_idx, f->rd_idx) >= f->depth;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	8899      	ldrh	r1, [r3, #4]
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	891b      	ldrh	r3, [r3, #8]
 8004eee:	b29a      	uxth	r2, r3
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	895b      	ldrh	r3, [r3, #10]
 8004ef4:	b29b      	uxth	r3, r3
 8004ef6:	81f9      	strh	r1, [r7, #14]
 8004ef8:	81ba      	strh	r2, [r7, #12]
 8004efa:	817b      	strh	r3, [r7, #10]
  if (wr_idx >= rd_idx)
 8004efc:	89ba      	ldrh	r2, [r7, #12]
 8004efe:	897b      	ldrh	r3, [r7, #10]
 8004f00:	429a      	cmp	r2, r3
 8004f02:	d304      	bcc.n	8004f0e <tu_fifo_full+0x30>
    return (uint16_t) (wr_idx - rd_idx);
 8004f04:	89ba      	ldrh	r2, [r7, #12]
 8004f06:	897b      	ldrh	r3, [r7, #10]
 8004f08:	1ad3      	subs	r3, r2, r3
 8004f0a:	b29b      	uxth	r3, r3
 8004f0c:	e008      	b.n	8004f20 <tu_fifo_full+0x42>
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 8004f0e:	89fb      	ldrh	r3, [r7, #14]
 8004f10:	005b      	lsls	r3, r3, #1
 8004f12:	b29a      	uxth	r2, r3
 8004f14:	89b9      	ldrh	r1, [r7, #12]
 8004f16:	897b      	ldrh	r3, [r7, #10]
 8004f18:	1acb      	subs	r3, r1, r3
 8004f1a:	b29b      	uxth	r3, r3
 8004f1c:	4413      	add	r3, r2
 8004f1e:	b29b      	uxth	r3, r3
  return _ff_count(f->depth, f->wr_idx, f->rd_idx) >= f->depth;
 8004f20:	687a      	ldr	r2, [r7, #4]
 8004f22:	8892      	ldrh	r2, [r2, #4]
 8004f24:	4293      	cmp	r3, r2
 8004f26:	bf2c      	ite	cs
 8004f28:	2301      	movcs	r3, #1
 8004f2a:	2300      	movcc	r3, #0
 8004f2c:	b2db      	uxtb	r3, r3
}
 8004f2e:	4618      	mov	r0, r3
 8004f30:	3714      	adds	r7, #20
 8004f32:	46bd      	mov	sp, r7
 8004f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f38:	4770      	bx	lr

08004f3a <tu_fifo_remaining>:

    @returns Number of items in FIFO
 */
/******************************************************************************/
uint16_t tu_fifo_remaining(tu_fifo_t* f)
{
 8004f3a:	b480      	push	{r7}
 8004f3c:	b087      	sub	sp, #28
 8004f3e:	af00      	add	r7, sp, #0
 8004f40:	6078      	str	r0, [r7, #4]
  return _ff_remaining(f->depth, f->wr_idx, f->rd_idx);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	8899      	ldrh	r1, [r3, #4]
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	891b      	ldrh	r3, [r3, #8]
 8004f4a:	b29a      	uxth	r2, r3
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	895b      	ldrh	r3, [r3, #10]
 8004f50:	b29b      	uxth	r3, r3
 8004f52:	82f9      	strh	r1, [r7, #22]
 8004f54:	82ba      	strh	r2, [r7, #20]
 8004f56:	827b      	strh	r3, [r7, #18]
 8004f58:	8afb      	ldrh	r3, [r7, #22]
 8004f5a:	823b      	strh	r3, [r7, #16]
 8004f5c:	8abb      	ldrh	r3, [r7, #20]
 8004f5e:	81fb      	strh	r3, [r7, #14]
 8004f60:	8a7b      	ldrh	r3, [r7, #18]
 8004f62:	81bb      	strh	r3, [r7, #12]
  if (wr_idx >= rd_idx)
 8004f64:	89fa      	ldrh	r2, [r7, #14]
 8004f66:	89bb      	ldrh	r3, [r7, #12]
 8004f68:	429a      	cmp	r2, r3
 8004f6a:	d304      	bcc.n	8004f76 <tu_fifo_remaining+0x3c>
    return (uint16_t) (wr_idx - rd_idx);
 8004f6c:	89fa      	ldrh	r2, [r7, #14]
 8004f6e:	89bb      	ldrh	r3, [r7, #12]
 8004f70:	1ad3      	subs	r3, r2, r3
 8004f72:	b29b      	uxth	r3, r3
 8004f74:	e008      	b.n	8004f88 <tu_fifo_remaining+0x4e>
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 8004f76:	8a3b      	ldrh	r3, [r7, #16]
 8004f78:	005b      	lsls	r3, r3, #1
 8004f7a:	b29a      	uxth	r2, r3
 8004f7c:	89f9      	ldrh	r1, [r7, #14]
 8004f7e:	89bb      	ldrh	r3, [r7, #12]
 8004f80:	1acb      	subs	r3, r1, r3
 8004f82:	b29b      	uxth	r3, r3
 8004f84:	4413      	add	r3, r2
 8004f86:	b29b      	uxth	r3, r3
  uint16_t const count = _ff_count(depth, wr_idx, rd_idx);
 8004f88:	817b      	strh	r3, [r7, #10]
  return (depth > count) ? (depth - count) : 0;
 8004f8a:	8afa      	ldrh	r2, [r7, #22]
 8004f8c:	897b      	ldrh	r3, [r7, #10]
 8004f8e:	429a      	cmp	r2, r3
 8004f90:	d904      	bls.n	8004f9c <tu_fifo_remaining+0x62>
 8004f92:	8afa      	ldrh	r2, [r7, #22]
 8004f94:	897b      	ldrh	r3, [r7, #10]
 8004f96:	1ad3      	subs	r3, r2, r3
 8004f98:	b29b      	uxth	r3, r3
 8004f9a:	e000      	b.n	8004f9e <tu_fifo_remaining+0x64>
 8004f9c:	2300      	movs	r3, #0
}
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	371c      	adds	r7, #28
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa8:	4770      	bx	lr

08004faa <tu_fifo_read>:

    @returns TRUE if the queue is not empty
 */
/******************************************************************************/
bool tu_fifo_read(tu_fifo_t* f, void * buffer)
{
 8004faa:	b580      	push	{r7, lr}
 8004fac:	b084      	sub	sp, #16
 8004fae:	af00      	add	r7, sp, #0
 8004fb0:	6078      	str	r0, [r7, #4]
 8004fb2:	6039      	str	r1, [r7, #0]
  _ff_lock(f->mutex_rd);

  // Peek the data
  // f->rd_idx might get modified in case of an overflow so we can not use a local variable
  bool ret = _tu_fifo_peek(f, buffer, f->wr_idx, f->rd_idx);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	891b      	ldrh	r3, [r3, #8]
 8004fb8:	b29a      	uxth	r2, r3
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	895b      	ldrh	r3, [r3, #10]
 8004fbe:	b29b      	uxth	r3, r3
 8004fc0:	6839      	ldr	r1, [r7, #0]
 8004fc2:	6878      	ldr	r0, [r7, #4]
 8004fc4:	f7ff fd6e 	bl	8004aa4 <_tu_fifo_peek>
 8004fc8:	4603      	mov	r3, r0
 8004fca:	73fb      	strb	r3, [r7, #15]

  // Advance pointer
  f->rd_idx = advance_index(f->depth, f->rd_idx, ret);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	8898      	ldrh	r0, [r3, #4]
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	895b      	ldrh	r3, [r3, #10]
 8004fd4:	b29b      	uxth	r3, r3
 8004fd6:	7bfa      	ldrb	r2, [r7, #15]
 8004fd8:	b292      	uxth	r2, r2
 8004fda:	4619      	mov	r1, r3
 8004fdc:	f7ff fd3c 	bl	8004a58 <advance_index>
 8004fe0:	4603      	mov	r3, r0
 8004fe2:	461a      	mov	r2, r3
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	815a      	strh	r2, [r3, #10]

  _ff_unlock(f->mutex_rd);
  return ret;
 8004fe8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fea:	4618      	mov	r0, r3
 8004fec:	3710      	adds	r7, #16
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	bd80      	pop	{r7, pc}

08004ff2 <tu_fifo_read_n>:

    @returns number of items read from the FIFO
 */
/******************************************************************************/
uint16_t tu_fifo_read_n(tu_fifo_t* f, void * buffer, uint16_t n)
{
 8004ff2:	b580      	push	{r7, lr}
 8004ff4:	b084      	sub	sp, #16
 8004ff6:	af00      	add	r7, sp, #0
 8004ff8:	60f8      	str	r0, [r7, #12]
 8004ffa:	60b9      	str	r1, [r7, #8]
 8004ffc:	4613      	mov	r3, r2
 8004ffe:	80fb      	strh	r3, [r7, #6]
  return _tu_fifo_read_n(f, buffer, n, TU_FIFO_COPY_INC);
 8005000:	88fa      	ldrh	r2, [r7, #6]
 8005002:	2300      	movs	r3, #0
 8005004:	68b9      	ldr	r1, [r7, #8]
 8005006:	68f8      	ldr	r0, [r7, #12]
 8005008:	f7ff fef3 	bl	8004df2 <_tu_fifo_read_n>
 800500c:	4603      	mov	r3, r0
}
 800500e:	4618      	mov	r0, r3
 8005010:	3710      	adds	r7, #16
 8005012:	46bd      	mov	sp, r7
 8005014:	bd80      	pop	{r7, pc}

08005016 <tu_fifo_read_n_const_addr_full_words>:

uint16_t tu_fifo_read_n_const_addr_full_words(tu_fifo_t* f, void * buffer, uint16_t n)
{
 8005016:	b580      	push	{r7, lr}
 8005018:	b084      	sub	sp, #16
 800501a:	af00      	add	r7, sp, #0
 800501c:	60f8      	str	r0, [r7, #12]
 800501e:	60b9      	str	r1, [r7, #8]
 8005020:	4613      	mov	r3, r2
 8005022:	80fb      	strh	r3, [r7, #6]
  return _tu_fifo_read_n(f, buffer, n, TU_FIFO_COPY_CST_FULL_WORDS);
 8005024:	88fa      	ldrh	r2, [r7, #6]
 8005026:	2301      	movs	r3, #1
 8005028:	68b9      	ldr	r1, [r7, #8]
 800502a:	68f8      	ldr	r0, [r7, #12]
 800502c:	f7ff fee1 	bl	8004df2 <_tu_fifo_read_n>
 8005030:	4603      	mov	r3, r0
}
 8005032:	4618      	mov	r0, r3
 8005034:	3710      	adds	r7, #16
 8005036:	46bd      	mov	sp, r7
 8005038:	bd80      	pop	{r7, pc}

0800503a <tu_fifo_write>:
    @returns TRUE if the data was written to the FIFO (overwrittable
             FIFO will always return TRUE)
 */
/******************************************************************************/
bool tu_fifo_write(tu_fifo_t* f, const void * data)
{
 800503a:	b580      	push	{r7, lr}
 800503c:	b086      	sub	sp, #24
 800503e:	af00      	add	r7, sp, #0
 8005040:	6078      	str	r0, [r7, #4]
 8005042:	6039      	str	r1, [r7, #0]
  _ff_lock(f->mutex_wr);

  bool ret;
  uint16_t const wr_idx = f->wr_idx;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	891b      	ldrh	r3, [r3, #8]
 8005048:	82bb      	strh	r3, [r7, #20]

  if ( tu_fifo_full(f) && !f->overwritable )
 800504a:	6878      	ldr	r0, [r7, #4]
 800504c:	f7ff ff47 	bl	8004ede <tu_fifo_full>
 8005050:	4603      	mov	r3, r0
 8005052:	2b00      	cmp	r3, #0
 8005054:	d00c      	beq.n	8005070 <tu_fifo_write+0x36>
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	79db      	ldrb	r3, [r3, #7]
 800505a:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800505e:	b2db      	uxtb	r3, r3
 8005060:	f083 0301 	eor.w	r3, r3, #1
 8005064:	b2db      	uxtb	r3, r3
 8005066:	2b00      	cmp	r3, #0
 8005068:	d002      	beq.n	8005070 <tu_fifo_write+0x36>
  {
    ret = false;
 800506a:	2300      	movs	r3, #0
 800506c:	75fb      	strb	r3, [r7, #23]
 800506e:	e022      	b.n	80050b6 <tu_fifo_write+0x7c>
  }else
  {
    uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	889b      	ldrh	r3, [r3, #4]
 8005074:	823b      	strh	r3, [r7, #16]
 8005076:	8abb      	ldrh	r3, [r7, #20]
 8005078:	81fb      	strh	r3, [r7, #14]
  while ( idx >= depth ) idx -= depth;
 800507a:	e003      	b.n	8005084 <tu_fifo_write+0x4a>
 800507c:	89fa      	ldrh	r2, [r7, #14]
 800507e:	8a3b      	ldrh	r3, [r7, #16]
 8005080:	1ad3      	subs	r3, r2, r3
 8005082:	81fb      	strh	r3, [r7, #14]
 8005084:	8a3a      	ldrh	r2, [r7, #16]
 8005086:	89fb      	ldrh	r3, [r7, #14]
 8005088:	429a      	cmp	r2, r3
 800508a:	d9f7      	bls.n	800507c <tu_fifo_write+0x42>
  return idx;
 800508c:	89fb      	ldrh	r3, [r7, #14]
    uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800508e:	827b      	strh	r3, [r7, #18]

    // Write data
    _ff_push(f, data, wr_ptr);
 8005090:	8a7b      	ldrh	r3, [r7, #18]
 8005092:	461a      	mov	r2, r3
 8005094:	6839      	ldr	r1, [r7, #0]
 8005096:	6878      	ldr	r0, [r7, #4]
 8005098:	f7ff fae2 	bl	8004660 <_ff_push>

    // Advance pointer
    f->wr_idx = advance_index(f->depth, wr_idx, 1);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	889b      	ldrh	r3, [r3, #4]
 80050a0:	8ab9      	ldrh	r1, [r7, #20]
 80050a2:	2201      	movs	r2, #1
 80050a4:	4618      	mov	r0, r3
 80050a6:	f7ff fcd7 	bl	8004a58 <advance_index>
 80050aa:	4603      	mov	r3, r0
 80050ac:	461a      	mov	r2, r3
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	811a      	strh	r2, [r3, #8]

    ret = true;
 80050b2:	2301      	movs	r3, #1
 80050b4:	75fb      	strb	r3, [r7, #23]
  }

  _ff_unlock(f->mutex_wr);

  return ret;
 80050b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80050b8:	4618      	mov	r0, r3
 80050ba:	3718      	adds	r7, #24
 80050bc:	46bd      	mov	sp, r7
 80050be:	bd80      	pop	{r7, pc}

080050c0 <tu_fifo_write_n>:
                Number of element
    @return Number of written elements
 */
/******************************************************************************/
uint16_t tu_fifo_write_n(tu_fifo_t* f, const void * data, uint16_t n)
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	b084      	sub	sp, #16
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	60f8      	str	r0, [r7, #12]
 80050c8:	60b9      	str	r1, [r7, #8]
 80050ca:	4613      	mov	r3, r2
 80050cc:	80fb      	strh	r3, [r7, #6]
  return _tu_fifo_write_n(f, data, n, TU_FIFO_COPY_INC);
 80050ce:	88fa      	ldrh	r2, [r7, #6]
 80050d0:	2300      	movs	r3, #0
 80050d2:	68b9      	ldr	r1, [r7, #8]
 80050d4:	68f8      	ldr	r0, [r7, #12]
 80050d6:	f7ff fdbb 	bl	8004c50 <_tu_fifo_write_n>
 80050da:	4603      	mov	r3, r0
}
 80050dc:	4618      	mov	r0, r3
 80050de:	3710      	adds	r7, #16
 80050e0:	46bd      	mov	sp, r7
 80050e2:	bd80      	pop	{r7, pc}

080050e4 <tu_fifo_write_n_const_addr_full_words>:
                Number of element
    @return Number of written elements
 */
/******************************************************************************/
uint16_t tu_fifo_write_n_const_addr_full_words(tu_fifo_t* f, const void * data, uint16_t n)
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b084      	sub	sp, #16
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	60f8      	str	r0, [r7, #12]
 80050ec:	60b9      	str	r1, [r7, #8]
 80050ee:	4613      	mov	r3, r2
 80050f0:	80fb      	strh	r3, [r7, #6]
  return _tu_fifo_write_n(f, data, n, TU_FIFO_COPY_CST_FULL_WORDS);
 80050f2:	88fa      	ldrh	r2, [r7, #6]
 80050f4:	2301      	movs	r3, #1
 80050f6:	68b9      	ldr	r1, [r7, #8]
 80050f8:	68f8      	ldr	r0, [r7, #12]
 80050fa:	f7ff fda9 	bl	8004c50 <_tu_fifo_write_n>
 80050fe:	4603      	mov	r3, r0
}
 8005100:	4618      	mov	r0, r3
 8005102:	3710      	adds	r7, #16
 8005104:	46bd      	mov	sp, r7
 8005106:	bd80      	pop	{r7, pc}

08005108 <tu_fifo_clear>:
    @param[in]  f
                Pointer to the FIFO buffer to manipulate
 */
/******************************************************************************/
bool tu_fifo_clear(tu_fifo_t *f)
{
 8005108:	b480      	push	{r7}
 800510a:	b083      	sub	sp, #12
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
  _ff_lock(f->mutex_wr);
  _ff_lock(f->mutex_rd);

  f->rd_idx = 0;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2200      	movs	r2, #0
 8005114:	815a      	strh	r2, [r3, #10]
  f->wr_idx = 0;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2200      	movs	r2, #0
 800511a:	811a      	strh	r2, [r3, #8]

  _ff_unlock(f->mutex_wr);
  _ff_unlock(f->mutex_rd);
  return true;
 800511c:	2301      	movs	r3, #1
}
 800511e:	4618      	mov	r0, r3
 8005120:	370c      	adds	r7, #12
 8005122:	46bd      	mov	sp, r7
 8005124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005128:	4770      	bx	lr

0800512a <tu_fifo_set_overwritable>:
    @param[in]  overwritable
                Overwritable mode the fifo is set to
 */
/******************************************************************************/
bool tu_fifo_set_overwritable(tu_fifo_t *f, bool overwritable)
{
 800512a:	b480      	push	{r7}
 800512c:	b083      	sub	sp, #12
 800512e:	af00      	add	r7, sp, #0
 8005130:	6078      	str	r0, [r7, #4]
 8005132:	460b      	mov	r3, r1
 8005134:	70fb      	strb	r3, [r7, #3]
  _ff_lock(f->mutex_wr);
  _ff_lock(f->mutex_rd);

  f->overwritable = overwritable;
 8005136:	687a      	ldr	r2, [r7, #4]
 8005138:	79d3      	ldrb	r3, [r2, #7]
 800513a:	78f9      	ldrb	r1, [r7, #3]
 800513c:	f361 13c7 	bfi	r3, r1, #7, #1
 8005140:	71d3      	strb	r3, [r2, #7]

  _ff_unlock(f->mutex_wr);
  _ff_unlock(f->mutex_rd);

  return true;
 8005142:	2301      	movs	r3, #1
}
 8005144:	4618      	mov	r0, r3
 8005146:	370c      	adds	r7, #12
 8005148:	46bd      	mov	sp, r7
 800514a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514e:	4770      	bx	lr

08005150 <get_driver>:
tu_static uint8_t _app_driver_count = 0;

// virtually joins built-in and application drivers together.
// Application is positioned first to allow overwriting built-in ones.
static inline usbd_class_driver_t const * get_driver(uint8_t drvid)
{
 8005150:	b480      	push	{r7}
 8005152:	b083      	sub	sp, #12
 8005154:	af00      	add	r7, sp, #0
 8005156:	4603      	mov	r3, r0
 8005158:	71fb      	strb	r3, [r7, #7]
  // Application drivers
  if ( usbd_app_driver_get_cb )
 800515a:	4b14      	ldr	r3, [pc, #80]	; (80051ac <get_driver+0x5c>)
 800515c:	2b00      	cmp	r3, #0
 800515e:	d012      	beq.n	8005186 <get_driver+0x36>
  {
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 8005160:	4b13      	ldr	r3, [pc, #76]	; (80051b0 <get_driver+0x60>)
 8005162:	781b      	ldrb	r3, [r3, #0]
 8005164:	79fa      	ldrb	r2, [r7, #7]
 8005166:	429a      	cmp	r2, r3
 8005168:	d208      	bcs.n	800517c <get_driver+0x2c>
 800516a:	4b12      	ldr	r3, [pc, #72]	; (80051b4 <get_driver+0x64>)
 800516c:	6819      	ldr	r1, [r3, #0]
 800516e:	79fa      	ldrb	r2, [r7, #7]
 8005170:	4613      	mov	r3, r2
 8005172:	005b      	lsls	r3, r3, #1
 8005174:	4413      	add	r3, r2
 8005176:	00db      	lsls	r3, r3, #3
 8005178:	440b      	add	r3, r1
 800517a:	e010      	b.n	800519e <get_driver+0x4e>
    drvid -= _app_driver_count;
 800517c:	4b0c      	ldr	r3, [pc, #48]	; (80051b0 <get_driver+0x60>)
 800517e:	781b      	ldrb	r3, [r3, #0]
 8005180:	79fa      	ldrb	r2, [r7, #7]
 8005182:	1ad3      	subs	r3, r2, r3
 8005184:	71fb      	strb	r3, [r7, #7]
  }

  // Built-in drivers
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 8005186:	79fb      	ldrb	r3, [r7, #7]
 8005188:	2b01      	cmp	r3, #1
 800518a:	d807      	bhi.n	800519c <get_driver+0x4c>
 800518c:	79fa      	ldrb	r2, [r7, #7]
 800518e:	4613      	mov	r3, r2
 8005190:	005b      	lsls	r3, r3, #1
 8005192:	4413      	add	r3, r2
 8005194:	00db      	lsls	r3, r3, #3
 8005196:	4a08      	ldr	r2, [pc, #32]	; (80051b8 <get_driver+0x68>)
 8005198:	4413      	add	r3, r2
 800519a:	e000      	b.n	800519e <get_driver+0x4e>

  return NULL;
 800519c:	2300      	movs	r3, #0
}
 800519e:	4618      	mov	r0, r3
 80051a0:	370c      	adds	r7, #12
 80051a2:	46bd      	mov	sp, r7
 80051a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a8:	4770      	bx	lr
 80051aa:	bf00      	nop
 80051ac:	00000000 	.word	0x00000000
 80051b0:	200019d8 	.word	0x200019d8
 80051b4:	200019d4 	.word	0x200019d4
 80051b8:	08008a74 	.word	0x08008a74

080051bc <tud_mounted>:
{
  return _usbd_dev.connected;
}

bool tud_mounted(void)
{
 80051bc:	b480      	push	{r7}
 80051be:	af00      	add	r7, sp, #0
  return _usbd_dev.cfg_num ? true : false;
 80051c0:	4b06      	ldr	r3, [pc, #24]	; (80051dc <tud_mounted+0x20>)
 80051c2:	785b      	ldrb	r3, [r3, #1]
 80051c4:	b2db      	uxtb	r3, r3
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	bf14      	ite	ne
 80051ca:	2301      	movne	r3, #1
 80051cc:	2300      	moveq	r3, #0
 80051ce:	b2db      	uxtb	r3, r3
}
 80051d0:	4618      	mov	r0, r3
 80051d2:	46bd      	mov	sp, r7
 80051d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d8:	4770      	bx	lr
 80051da:	bf00      	nop
 80051dc:	200019a8 	.word	0x200019a8

080051e0 <tud_suspended>:

bool tud_suspended(void)
{
 80051e0:	b480      	push	{r7}
 80051e2:	af00      	add	r7, sp, #0
  return _usbd_dev.suspended;
 80051e4:	4b07      	ldr	r3, [pc, #28]	; (8005204 <tud_suspended+0x24>)
 80051e6:	781b      	ldrb	r3, [r3, #0]
 80051e8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80051ec:	b2db      	uxtb	r3, r3
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	bf14      	ite	ne
 80051f2:	2301      	movne	r3, #1
 80051f4:	2300      	moveq	r3, #0
 80051f6:	b2db      	uxtb	r3, r3
}
 80051f8:	4618      	mov	r0, r3
 80051fa:	46bd      	mov	sp, r7
 80051fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005200:	4770      	bx	lr
 8005202:	bf00      	nop
 8005204:	200019a8 	.word	0x200019a8

08005208 <tud_inited>:

//--------------------------------------------------------------------+
// USBD Task
//--------------------------------------------------------------------+
bool tud_inited(void)
{
 8005208:	b480      	push	{r7}
 800520a:	af00      	add	r7, sp, #0
  return _usbd_rhport != RHPORT_INVALID;
 800520c:	4b05      	ldr	r3, [pc, #20]	; (8005224 <tud_inited+0x1c>)
 800520e:	781b      	ldrb	r3, [r3, #0]
 8005210:	2bff      	cmp	r3, #255	; 0xff
 8005212:	bf14      	ite	ne
 8005214:	2301      	movne	r3, #1
 8005216:	2300      	moveq	r3, #0
 8005218:	b2db      	uxtb	r3, r3
}
 800521a:	4618      	mov	r0, r3
 800521c:	46bd      	mov	sp, r7
 800521e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005222:	4770      	bx	lr
 8005224:	20000031 	.word	0x20000031

08005228 <tud_init>:

bool tud_init (uint8_t rhport)
{
 8005228:	b580      	push	{r7, lr}
 800522a:	b088      	sub	sp, #32
 800522c:	af00      	add	r7, sp, #0
 800522e:	4603      	mov	r3, r0
 8005230:	71fb      	strb	r3, [r7, #7]
  // skip if already initialized
  if ( tud_inited() ) return true;
 8005232:	f7ff ffe9 	bl	8005208 <tud_inited>
 8005236:	4603      	mov	r3, r0
 8005238:	2b00      	cmp	r3, #0
 800523a:	d001      	beq.n	8005240 <tud_init+0x18>
 800523c:	2301      	movs	r3, #1
 800523e:	e054      	b.n	80052ea <tud_init+0xc2>
  TU_LOG(USBD_DBG, "USBD init on controller %u\r\n", rhport);
  TU_LOG_INT(USBD_DBG, sizeof(usbd_device_t));
  TU_LOG_INT(USBD_DBG, sizeof(tu_fifo_t));
  TU_LOG_INT(USBD_DBG, sizeof(tu_edpt_stream_t));

  tu_varclr(&_usbd_dev);
 8005240:	222b      	movs	r2, #43	; 0x2b
 8005242:	2100      	movs	r1, #0
 8005244:	482b      	ldr	r0, [pc, #172]	; (80052f4 <tud_init+0xcc>)
 8005246:	f003 faed 	bl	8008824 <memset>
 800524a:	4b2b      	ldr	r3, [pc, #172]	; (80052f8 <tud_init+0xd0>)
 800524c:	60fb      	str	r3, [r7, #12]
  qhdl->interrupt_set(true);
}

TU_ATTR_ALWAYS_INLINE static inline osal_queue_t osal_queue_create(osal_queue_def_t* qdef)
{
  tu_fifo_clear(&qdef->ff);
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	3304      	adds	r3, #4
 8005252:	4618      	mov	r0, r3
 8005254:	f7ff ff58 	bl	8005108 <tu_fifo_clear>
  return (osal_queue_t) qdef;
 8005258:	68fb      	ldr	r3, [r7, #12]
  _usbd_mutex = osal_mutex_create(&_ubsd_mutexdef);
  TU_ASSERT(_usbd_mutex);
#endif

  // Init device queue & task
  _usbd_q = osal_queue_create(&_usbd_qdef);
 800525a:	4a28      	ldr	r2, [pc, #160]	; (80052fc <tud_init+0xd4>)
 800525c:	6013      	str	r3, [r2, #0]
  TU_ASSERT(_usbd_q);
 800525e:	4b27      	ldr	r3, [pc, #156]	; (80052fc <tud_init+0xd4>)
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	2b00      	cmp	r3, #0
 8005264:	d10a      	bne.n	800527c <tud_init+0x54>
 8005266:	4b26      	ldr	r3, [pc, #152]	; (8005300 <tud_init+0xd8>)
 8005268:	613b      	str	r3, [r7, #16]
 800526a:	693b      	ldr	r3, [r7, #16]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f003 0301 	and.w	r3, r3, #1
 8005272:	2b00      	cmp	r3, #0
 8005274:	d000      	beq.n	8005278 <tud_init+0x50>
 8005276:	be00      	bkpt	0x0000
 8005278:	2300      	movs	r3, #0
 800527a:	e036      	b.n	80052ea <tud_init+0xc2>

  // Get application driver if available
  if ( usbd_app_driver_get_cb )
 800527c:	4b21      	ldr	r3, [pc, #132]	; (8005304 <tud_init+0xdc>)
 800527e:	2b00      	cmp	r3, #0
 8005280:	d005      	beq.n	800528e <tud_init+0x66>
  {
    _app_driver = usbd_app_driver_get_cb(&_app_driver_count);
 8005282:	4821      	ldr	r0, [pc, #132]	; (8005308 <tud_init+0xe0>)
 8005284:	f3af 8000 	nop.w
 8005288:	4603      	mov	r3, r0
 800528a:	4a20      	ldr	r2, [pc, #128]	; (800530c <tud_init+0xe4>)
 800528c:	6013      	str	r3, [r2, #0]
  }

  // Init class drivers
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++)
 800528e:	2300      	movs	r3, #0
 8005290:	77fb      	strb	r3, [r7, #31]
 8005292:	e018      	b.n	80052c6 <tud_init+0x9e>
  {
    usbd_class_driver_t const * driver = get_driver(i);
 8005294:	7ffb      	ldrb	r3, [r7, #31]
 8005296:	4618      	mov	r0, r3
 8005298:	f7ff ff5a 	bl	8005150 <get_driver>
 800529c:	61b8      	str	r0, [r7, #24]
    TU_ASSERT(driver);
 800529e:	69bb      	ldr	r3, [r7, #24]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d10a      	bne.n	80052ba <tud_init+0x92>
 80052a4:	4b16      	ldr	r3, [pc, #88]	; (8005300 <tud_init+0xd8>)
 80052a6:	617b      	str	r3, [r7, #20]
 80052a8:	697b      	ldr	r3, [r7, #20]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f003 0301 	and.w	r3, r3, #1
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d000      	beq.n	80052b6 <tud_init+0x8e>
 80052b4:	be00      	bkpt	0x0000
 80052b6:	2300      	movs	r3, #0
 80052b8:	e017      	b.n	80052ea <tud_init+0xc2>
    TU_LOG(USBD_DBG, "%s init\r\n", driver->name);
    driver->init();
 80052ba:	69bb      	ldr	r3, [r7, #24]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	4798      	blx	r3
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++)
 80052c0:	7ffb      	ldrb	r3, [r7, #31]
 80052c2:	3301      	adds	r3, #1
 80052c4:	77fb      	strb	r3, [r7, #31]
 80052c6:	4b10      	ldr	r3, [pc, #64]	; (8005308 <tud_init+0xe0>)
 80052c8:	781b      	ldrb	r3, [r3, #0]
 80052ca:	1c5a      	adds	r2, r3, #1
 80052cc:	7ffb      	ldrb	r3, [r7, #31]
 80052ce:	429a      	cmp	r2, r3
 80052d0:	dae0      	bge.n	8005294 <tud_init+0x6c>
  }

  _usbd_rhport = rhport;
 80052d2:	4a0f      	ldr	r2, [pc, #60]	; (8005310 <tud_init+0xe8>)
 80052d4:	79fb      	ldrb	r3, [r7, #7]
 80052d6:	7013      	strb	r3, [r2, #0]

  // Init device controller driver
  dcd_init(rhport);
 80052d8:	79fb      	ldrb	r3, [r7, #7]
 80052da:	4618      	mov	r0, r3
 80052dc:	f002 f808 	bl	80072f0 <dcd_init>
  dcd_int_enable(rhport);
 80052e0:	79fb      	ldrb	r3, [r7, #7]
 80052e2:	4618      	mov	r0, r3
 80052e4:	f002 f86c 	bl	80073c0 <dcd_int_enable>

  return true;
 80052e8:	2301      	movs	r3, #1
}
 80052ea:	4618      	mov	r0, r3
 80052ec:	3720      	adds	r7, #32
 80052ee:	46bd      	mov	sp, r7
 80052f0:	bd80      	pop	{r7, pc}
 80052f2:	bf00      	nop
 80052f4:	200019a8 	.word	0x200019a8
 80052f8:	20000034 	.word	0x20000034
 80052fc:	20001a9c 	.word	0x20001a9c
 8005300:	e000edf0 	.word	0xe000edf0
 8005304:	00000000 	.word	0x00000000
 8005308:	200019d8 	.word	0x200019d8
 800530c:	200019d4 	.word	0x200019d4
 8005310:	20000031 	.word	0x20000031

08005314 <configuration_reset>:

static void configuration_reset(uint8_t rhport)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b086      	sub	sp, #24
 8005318:	af00      	add	r7, sp, #0
 800531a:	4603      	mov	r3, r0
 800531c:	71fb      	strb	r3, [r7, #7]
  for ( uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++ )
 800531e:	2300      	movs	r3, #0
 8005320:	75fb      	strb	r3, [r7, #23]
 8005322:	e019      	b.n	8005358 <configuration_reset+0x44>
  {
    usbd_class_driver_t const * driver = get_driver(i);
 8005324:	7dfb      	ldrb	r3, [r7, #23]
 8005326:	4618      	mov	r0, r3
 8005328:	f7ff ff12 	bl	8005150 <get_driver>
 800532c:	6138      	str	r0, [r7, #16]
    TU_ASSERT(driver, );
 800532e:	693b      	ldr	r3, [r7, #16]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d109      	bne.n	8005348 <configuration_reset+0x34>
 8005334:	4b15      	ldr	r3, [pc, #84]	; (800538c <configuration_reset+0x78>)
 8005336:	60fb      	str	r3, [r7, #12]
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f003 0301 	and.w	r3, r3, #1
 8005340:	2b00      	cmp	r3, #0
 8005342:	d01f      	beq.n	8005384 <configuration_reset+0x70>
 8005344:	be00      	bkpt	0x0000
 8005346:	e01d      	b.n	8005384 <configuration_reset+0x70>
    driver->reset(rhport);
 8005348:	693b      	ldr	r3, [r7, #16]
 800534a:	685b      	ldr	r3, [r3, #4]
 800534c:	79fa      	ldrb	r2, [r7, #7]
 800534e:	4610      	mov	r0, r2
 8005350:	4798      	blx	r3
  for ( uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++ )
 8005352:	7dfb      	ldrb	r3, [r7, #23]
 8005354:	3301      	adds	r3, #1
 8005356:	75fb      	strb	r3, [r7, #23]
 8005358:	4b0d      	ldr	r3, [pc, #52]	; (8005390 <configuration_reset+0x7c>)
 800535a:	781b      	ldrb	r3, [r3, #0]
 800535c:	1c5a      	adds	r2, r3, #1
 800535e:	7dfb      	ldrb	r3, [r7, #23]
 8005360:	429a      	cmp	r2, r3
 8005362:	dadf      	bge.n	8005324 <configuration_reset+0x10>
  }

  tu_varclr(&_usbd_dev);
 8005364:	222b      	movs	r2, #43	; 0x2b
 8005366:	2100      	movs	r1, #0
 8005368:	480a      	ldr	r0, [pc, #40]	; (8005394 <configuration_reset+0x80>)
 800536a:	f003 fa5b 	bl	8008824 <memset>
  memset(_usbd_dev.itf2drv, DRVID_INVALID, sizeof(_usbd_dev.itf2drv)); // invalid mapping
 800536e:	2210      	movs	r2, #16
 8005370:	21ff      	movs	r1, #255	; 0xff
 8005372:	4809      	ldr	r0, [pc, #36]	; (8005398 <configuration_reset+0x84>)
 8005374:	f003 fa56 	bl	8008824 <memset>
  memset(_usbd_dev.ep2drv , DRVID_INVALID, sizeof(_usbd_dev.ep2drv )); // invalid mapping
 8005378:	220c      	movs	r2, #12
 800537a:	21ff      	movs	r1, #255	; 0xff
 800537c:	4807      	ldr	r0, [pc, #28]	; (800539c <configuration_reset+0x88>)
 800537e:	f003 fa51 	bl	8008824 <memset>
 8005382:	e000      	b.n	8005386 <configuration_reset+0x72>
    TU_ASSERT(driver, );
 8005384:	bf00      	nop
}
 8005386:	3718      	adds	r7, #24
 8005388:	46bd      	mov	sp, r7
 800538a:	bd80      	pop	{r7, pc}
 800538c:	e000edf0 	.word	0xe000edf0
 8005390:	200019d8 	.word	0x200019d8
 8005394:	200019a8 	.word	0x200019a8
 8005398:	200019ab 	.word	0x200019ab
 800539c:	200019bb 	.word	0x200019bb

080053a0 <usbd_reset>:

static void usbd_reset(uint8_t rhport)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b082      	sub	sp, #8
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	4603      	mov	r3, r0
 80053a8:	71fb      	strb	r3, [r7, #7]
  configuration_reset(rhport);
 80053aa:	79fb      	ldrb	r3, [r7, #7]
 80053ac:	4618      	mov	r0, r3
 80053ae:	f7ff ffb1 	bl	8005314 <configuration_reset>
  usbd_control_reset();
 80053b2:	f001 fbf7 	bl	8006ba4 <usbd_control_reset>
}
 80053b6:	bf00      	nop
 80053b8:	3708      	adds	r7, #8
 80053ba:	46bd      	mov	sp, r7
 80053bc:	bd80      	pop	{r7, pc}
	...

080053c0 <tud_task_ext>:
      }
    }
    @endcode
 */
void tud_task_ext(uint32_t timeout_ms, bool in_isr)
{
 80053c0:	b590      	push	{r4, r7, lr}
 80053c2:	b091      	sub	sp, #68	; 0x44
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
 80053c8:	460b      	mov	r3, r1
 80053ca:	70fb      	strb	r3, [r7, #3]
  (void) in_isr; // not implemented yet

  // Skip if stack is not initialized
  if ( !tud_inited() ) return;
 80053cc:	f7ff ff1c 	bl	8005208 <tud_inited>
 80053d0:	4603      	mov	r3, r0
 80053d2:	f083 0301 	eor.w	r3, r3, #1
 80053d6:	b2db      	uxtb	r3, r3
 80053d8:	2b00      	cmp	r3, #0
 80053da:	f040 812a 	bne.w	8005632 <tud_task_ext+0x272>

  // Loop until there is no more events in the queue
  while (1)
  {
    dcd_event_t event;
    if ( !osal_queue_receive(_usbd_q, &event, timeout_ms) ) return;
 80053de:	4b99      	ldr	r3, [pc, #612]	; (8005644 <tud_task_ext+0x284>)
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80053e4:	f107 0308 	add.w	r3, r7, #8
 80053e8:	62bb      	str	r3, [r7, #40]	; 0x28
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	627b      	str	r3, [r7, #36]	; 0x24
 80053ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053f0:	623b      	str	r3, [r7, #32]
  qhdl->interrupt_set(false);
 80053f2:	6a3b      	ldr	r3, [r7, #32]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	2000      	movs	r0, #0
 80053f8:	4798      	blx	r3
}
 80053fa:	bf00      	nop
TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_receive(osal_queue_t qhdl, void* data, uint32_t msec)
{
  (void) msec; // not used, always behave as msec = 0

  _osal_q_lock(qhdl);
  bool success = tu_fifo_read(&qhdl->ff, data);
 80053fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053fe:	3304      	adds	r3, #4
 8005400:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005402:	4618      	mov	r0, r3
 8005404:	f7ff fdd1 	bl	8004faa <tu_fifo_read>
 8005408:	4603      	mov	r3, r0
 800540a:	77fb      	strb	r3, [r7, #31]
 800540c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800540e:	61bb      	str	r3, [r7, #24]
  qhdl->interrupt_set(true);
 8005410:	69bb      	ldr	r3, [r7, #24]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	2001      	movs	r0, #1
 8005416:	4798      	blx	r3
}
 8005418:	bf00      	nop
  _osal_q_unlock(qhdl);

  return success;
 800541a:	7ffb      	ldrb	r3, [r7, #31]
 800541c:	f083 0301 	eor.w	r3, r3, #1
 8005420:	b2db      	uxtb	r3, r3
 8005422:	2b00      	cmp	r3, #0
 8005424:	f040 8107 	bne.w	8005636 <tud_task_ext+0x276>
#if CFG_TUSB_DEBUG >= 2
    if (event.event_id == DCD_EVENT_SETUP_RECEIVED) TU_LOG(USBD_DBG, "\r\n"); // extra line for setup
    TU_LOG(USBD_DBG, "USBD %s ", event.event_id < DCD_EVENT_COUNT ? _usbd_event_str[event.event_id] : "CORRUPTED");
#endif

    switch ( event.event_id )
 8005428:	7a7b      	ldrb	r3, [r7, #9]
 800542a:	3b01      	subs	r3, #1
 800542c:	2b07      	cmp	r3, #7
 800542e:	f200 80ea 	bhi.w	8005606 <tud_task_ext+0x246>
 8005432:	a201      	add	r2, pc, #4	; (adr r2, 8005438 <tud_task_ext+0x78>)
 8005434:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005438:	08005459 	.word	0x08005459
 800543c:	08005469 	.word	0x08005469
 8005440:	08005607 	.word	0x08005607
 8005444:	080055ad 	.word	0x080055ad
 8005448:	080055dd 	.word	0x080055dd
 800544c:	0800547f 	.word	0x0800547f
 8005450:	080054ed 	.word	0x080054ed
 8005454:	080055f7 	.word	0x080055f7
    {
      case DCD_EVENT_BUS_RESET:
        TU_LOG(USBD_DBG, ": %s Speed\r\n", tu_str_speed[event.bus_reset.speed]);
        usbd_reset(event.rhport);
 8005458:	7a3b      	ldrb	r3, [r7, #8]
 800545a:	4618      	mov	r0, r3
 800545c:	f7ff ffa0 	bl	80053a0 <usbd_reset>
        _usbd_dev.speed = event.bus_reset.speed;
 8005460:	7b3a      	ldrb	r2, [r7, #12]
 8005462:	4b79      	ldr	r3, [pc, #484]	; (8005648 <tud_task_ext+0x288>)
 8005464:	709a      	strb	r2, [r3, #2]
      break;
 8005466:	e0e3      	b.n	8005630 <tud_task_ext+0x270>

      case DCD_EVENT_UNPLUGGED:
        TU_LOG(USBD_DBG, "\r\n");
        usbd_reset(event.rhport);
 8005468:	7a3b      	ldrb	r3, [r7, #8]
 800546a:	4618      	mov	r0, r3
 800546c:	f7ff ff98 	bl	80053a0 <usbd_reset>

        // invoke callback
        if (tud_umount_cb) tud_umount_cb();
 8005470:	4b76      	ldr	r3, [pc, #472]	; (800564c <tud_task_ext+0x28c>)
 8005472:	2b00      	cmp	r3, #0
 8005474:	f000 80d1 	beq.w	800561a <tud_task_ext+0x25a>
 8005478:	f7fb f8a6 	bl	80005c8 <tud_umount_cb>
      break;
 800547c:	e0cd      	b.n	800561a <tud_task_ext+0x25a>
        TU_LOG_PTR(USBD_DBG, &event.setup_received);
        TU_LOG(USBD_DBG, "\r\n");

        // Mark as connected after receiving 1st setup packet.
        // But it is easier to set it every time instead of wasting time to check then set
        _usbd_dev.connected = 1;
 800547e:	4a72      	ldr	r2, [pc, #456]	; (8005648 <tud_task_ext+0x288>)
 8005480:	7813      	ldrb	r3, [r2, #0]
 8005482:	f043 0301 	orr.w	r3, r3, #1
 8005486:	7013      	strb	r3, [r2, #0]

        // mark both in & out control as free
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].busy = 0;
 8005488:	4a6f      	ldr	r2, [pc, #444]	; (8005648 <tud_task_ext+0x288>)
 800548a:	7fd3      	ldrb	r3, [r2, #31]
 800548c:	f36f 0300 	bfc	r3, #0, #1
 8005490:	77d3      	strb	r3, [r2, #31]
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].claimed = 0;
 8005492:	4a6d      	ldr	r2, [pc, #436]	; (8005648 <tud_task_ext+0x288>)
 8005494:	7fd3      	ldrb	r3, [r2, #31]
 8005496:	f36f 0382 	bfc	r3, #2, #1
 800549a:	77d3      	strb	r3, [r2, #31]
        _usbd_dev.ep_status[0][TUSB_DIR_IN ].busy = 0;
 800549c:	4a6a      	ldr	r2, [pc, #424]	; (8005648 <tud_task_ext+0x288>)
 800549e:	f892 3020 	ldrb.w	r3, [r2, #32]
 80054a2:	f36f 0300 	bfc	r3, #0, #1
 80054a6:	f882 3020 	strb.w	r3, [r2, #32]
        _usbd_dev.ep_status[0][TUSB_DIR_IN ].claimed = 0;
 80054aa:	4a67      	ldr	r2, [pc, #412]	; (8005648 <tud_task_ext+0x288>)
 80054ac:	f892 3020 	ldrb.w	r3, [r2, #32]
 80054b0:	f36f 0382 	bfc	r3, #2, #1
 80054b4:	f882 3020 	strb.w	r3, [r2, #32]

        // Process control request
        if ( !process_control_request(event.rhport, &event.setup_received) )
 80054b8:	7a3a      	ldrb	r2, [r7, #8]
 80054ba:	f107 0308 	add.w	r3, r7, #8
 80054be:	3304      	adds	r3, #4
 80054c0:	4619      	mov	r1, r3
 80054c2:	4610      	mov	r0, r2
 80054c4:	f000 f8e2 	bl	800568c <process_control_request>
 80054c8:	4603      	mov	r3, r0
 80054ca:	f083 0301 	eor.w	r3, r3, #1
 80054ce:	b2db      	uxtb	r3, r3
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	f000 80a4 	beq.w	800561e <tud_task_ext+0x25e>
        {
          TU_LOG(USBD_DBG, "  Stall EP0\r\n");
          // Failed -> stall both control endpoint IN and OUT
          dcd_edpt_stall(event.rhport, 0);
 80054d6:	7a3b      	ldrb	r3, [r7, #8]
 80054d8:	2100      	movs	r1, #0
 80054da:	4618      	mov	r0, r3
 80054dc:	f002 fb4c 	bl	8007b78 <dcd_edpt_stall>
          dcd_edpt_stall(event.rhport, 0 | TUSB_DIR_IN_MASK);
 80054e0:	7a3b      	ldrb	r3, [r7, #8]
 80054e2:	2180      	movs	r1, #128	; 0x80
 80054e4:	4618      	mov	r0, r3
 80054e6:	f002 fb47 	bl	8007b78 <dcd_edpt_stall>
        }
      break;
 80054ea:	e098      	b.n	800561e <tud_task_ext+0x25e>

      case DCD_EVENT_XFER_COMPLETE:
      {
        // Invoke the class callback associated with the endpoint address
        uint8_t const ep_addr = event.xfer_complete.ep_addr;
 80054ec:	7b3b      	ldrb	r3, [r7, #12]
 80054ee:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80054f2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80054f6:	75bb      	strb	r3, [r7, #22]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 80054f8:	7dbb      	ldrb	r3, [r7, #22]
 80054fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80054fe:	b2db      	uxtb	r3, r3
        uint8_t const epnum   = tu_edpt_number(ep_addr);
 8005500:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 8005504:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8005508:	75fb      	strb	r3, [r7, #23]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800550a:	7dfb      	ldrb	r3, [r7, #23]
 800550c:	09db      	lsrs	r3, r3, #7
 800550e:	b2db      	uxtb	r3, r3
        uint8_t const ep_dir  = tu_edpt_dir(ep_addr);
 8005510:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

        TU_LOG(USBD_DBG, "on EP %02X with %u bytes\r\n", ep_addr, (unsigned int) event.xfer_complete.len);

        _usbd_dev.ep_status[epnum][ep_dir].busy = 0;
 8005514:	f897 203e 	ldrb.w	r2, [r7, #62]	; 0x3e
 8005518:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800551c:	494a      	ldr	r1, [pc, #296]	; (8005648 <tud_task_ext+0x288>)
 800551e:	0052      	lsls	r2, r2, #1
 8005520:	440a      	add	r2, r1
 8005522:	4413      	add	r3, r2
 8005524:	f103 0218 	add.w	r2, r3, #24
 8005528:	79d3      	ldrb	r3, [r2, #7]
 800552a:	f36f 0300 	bfc	r3, #0, #1
 800552e:	71d3      	strb	r3, [r2, #7]
        _usbd_dev.ep_status[epnum][ep_dir].claimed = 0;
 8005530:	f897 203e 	ldrb.w	r2, [r7, #62]	; 0x3e
 8005534:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8005538:	4943      	ldr	r1, [pc, #268]	; (8005648 <tud_task_ext+0x288>)
 800553a:	0052      	lsls	r2, r2, #1
 800553c:	440a      	add	r2, r1
 800553e:	4413      	add	r3, r2
 8005540:	f103 0218 	add.w	r2, r3, #24
 8005544:	79d3      	ldrb	r3, [r2, #7]
 8005546:	f36f 0382 	bfc	r3, #2, #1
 800554a:	71d3      	strb	r3, [r2, #7]

        if ( 0 == epnum )
 800554c:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8005550:	2b00      	cmp	r3, #0
 8005552:	d107      	bne.n	8005564 <tud_task_ext+0x1a4>
        {
          usbd_control_xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete
 8005554:	7a38      	ldrb	r0, [r7, #8]
 8005556:	7b7a      	ldrb	r2, [r7, #13]
 8005558:	693b      	ldr	r3, [r7, #16]
 800555a:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 800555e:	f001 fb57 	bl	8006c10 <usbd_control_xfer_cb>

          TU_LOG(USBD_DBG, "  %s xfer callback\r\n", driver->name);
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
        }
      }
      break;
 8005562:	e065      	b.n	8005630 <tud_task_ext+0x270>
          usbd_class_driver_t const * driver = get_driver( _usbd_dev.ep2drv[epnum][ep_dir] );
 8005564:	f897 203e 	ldrb.w	r2, [r7, #62]	; 0x3e
 8005568:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800556c:	4936      	ldr	r1, [pc, #216]	; (8005648 <tud_task_ext+0x288>)
 800556e:	0052      	lsls	r2, r2, #1
 8005570:	440a      	add	r2, r1
 8005572:	4413      	add	r3, r2
 8005574:	3313      	adds	r3, #19
 8005576:	781b      	ldrb	r3, [r3, #0]
 8005578:	4618      	mov	r0, r3
 800557a:	f7ff fde9 	bl	8005150 <get_driver>
 800557e:	63b8      	str	r0, [r7, #56]	; 0x38
          TU_ASSERT(driver, );
 8005580:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005582:	2b00      	cmp	r3, #0
 8005584:	d109      	bne.n	800559a <tud_task_ext+0x1da>
 8005586:	4b32      	ldr	r3, [pc, #200]	; (8005650 <tud_task_ext+0x290>)
 8005588:	637b      	str	r3, [r7, #52]	; 0x34
 800558a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f003 0301 	and.w	r3, r3, #1
 8005592:	2b00      	cmp	r3, #0
 8005594:	d051      	beq.n	800563a <tud_task_ext+0x27a>
 8005596:	be00      	bkpt	0x0000
 8005598:	e04f      	b.n	800563a <tud_task_ext+0x27a>
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
 800559a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800559c:	691c      	ldr	r4, [r3, #16]
 800559e:	7a38      	ldrb	r0, [r7, #8]
 80055a0:	7b7a      	ldrb	r2, [r7, #13]
 80055a2:	693b      	ldr	r3, [r7, #16]
 80055a4:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 80055a8:	47a0      	blx	r4
      break;
 80055aa:	e041      	b.n	8005630 <tud_task_ext+0x270>

      case DCD_EVENT_SUSPEND:
        // NOTE: When plugging/unplugging device, the D+/D- state are unstable and
        // can accidentally meet the SUSPEND condition ( Bus Idle for 3ms ), which result in a series of event
        // e.g suspend -> resume -> unplug/plug. Skip suspend/resume if not connected
        if ( _usbd_dev.connected )
 80055ac:	4b26      	ldr	r3, [pc, #152]	; (8005648 <tud_task_ext+0x288>)
 80055ae:	781b      	ldrb	r3, [r3, #0]
 80055b0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80055b4:	b2db      	uxtb	r3, r3
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d033      	beq.n	8005622 <tud_task_ext+0x262>
        {
          TU_LOG(USBD_DBG, ": Remote Wakeup = %u\r\n", _usbd_dev.remote_wakeup_en);
          if (tud_suspend_cb) tud_suspend_cb(_usbd_dev.remote_wakeup_en);
 80055ba:	4b26      	ldr	r3, [pc, #152]	; (8005654 <tud_task_ext+0x294>)
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d030      	beq.n	8005622 <tud_task_ext+0x262>
 80055c0:	4b21      	ldr	r3, [pc, #132]	; (8005648 <tud_task_ext+0x288>)
 80055c2:	781b      	ldrb	r3, [r3, #0]
 80055c4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80055c8:	b2db      	uxtb	r3, r3
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	bf14      	ite	ne
 80055ce:	2301      	movne	r3, #1
 80055d0:	2300      	moveq	r3, #0
 80055d2:	b2db      	uxtb	r3, r3
 80055d4:	4618      	mov	r0, r3
 80055d6:	f7fb f803 	bl	80005e0 <tud_suspend_cb>
        }else
        {
          TU_LOG(USBD_DBG, " Skipped\r\n");
        }
      break;
 80055da:	e022      	b.n	8005622 <tud_task_ext+0x262>

      case DCD_EVENT_RESUME:
        if ( _usbd_dev.connected )
 80055dc:	4b1a      	ldr	r3, [pc, #104]	; (8005648 <tud_task_ext+0x288>)
 80055de:	781b      	ldrb	r3, [r3, #0]
 80055e0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80055e4:	b2db      	uxtb	r3, r3
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d01d      	beq.n	8005626 <tud_task_ext+0x266>
        {
          TU_LOG(USBD_DBG, "\r\n");
          if (tud_resume_cb) tud_resume_cb();
 80055ea:	4b1b      	ldr	r3, [pc, #108]	; (8005658 <tud_task_ext+0x298>)
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d01a      	beq.n	8005626 <tud_task_ext+0x266>
 80055f0:	f7fb f808 	bl	8000604 <tud_resume_cb>
        }else
        {
          TU_LOG(USBD_DBG, " Skipped\r\n");
        }
      break;
 80055f4:	e017      	b.n	8005626 <tud_task_ext+0x266>

      case USBD_EVENT_FUNC_CALL:
        TU_LOG(USBD_DBG, "\r\n");
        if ( event.func_call.func ) event.func_call.func(event.func_call.param);
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d016      	beq.n	800562a <tud_task_ext+0x26a>
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	693a      	ldr	r2, [r7, #16]
 8005600:	4610      	mov	r0, r2
 8005602:	4798      	blx	r3
      break;
 8005604:	e011      	b.n	800562a <tud_task_ext+0x26a>

      case DCD_EVENT_SOF:
      default:
        TU_BREAKPOINT();
 8005606:	4b12      	ldr	r3, [pc, #72]	; (8005650 <tud_task_ext+0x290>)
 8005608:	633b      	str	r3, [r7, #48]	; 0x30
 800560a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f003 0301 	and.w	r3, r3, #1
 8005612:	2b00      	cmp	r3, #0
 8005614:	d00b      	beq.n	800562e <tud_task_ext+0x26e>
 8005616:	be00      	bkpt	0x0000
      break;
 8005618:	e009      	b.n	800562e <tud_task_ext+0x26e>
      break;
 800561a:	bf00      	nop
 800561c:	e6df      	b.n	80053de <tud_task_ext+0x1e>
      break;
 800561e:	bf00      	nop
 8005620:	e6dd      	b.n	80053de <tud_task_ext+0x1e>
      break;
 8005622:	bf00      	nop
 8005624:	e6db      	b.n	80053de <tud_task_ext+0x1e>
      break;
 8005626:	bf00      	nop
 8005628:	e6d9      	b.n	80053de <tud_task_ext+0x1e>
      break;
 800562a:	bf00      	nop
 800562c:	e6d7      	b.n	80053de <tud_task_ext+0x1e>
      break;
 800562e:	bf00      	nop
  {
 8005630:	e6d5      	b.n	80053de <tud_task_ext+0x1e>
  if ( !tud_inited() ) return;
 8005632:	bf00      	nop
 8005634:	e002      	b.n	800563c <tud_task_ext+0x27c>
    if ( !osal_queue_receive(_usbd_q, &event, timeout_ms) ) return;
 8005636:	bf00      	nop
 8005638:	e000      	b.n	800563c <tud_task_ext+0x27c>
          TU_ASSERT(driver, );
 800563a:	bf00      	nop
#if CFG_TUSB_OS != OPT_OS_NONE && CFG_TUSB_OS != OPT_OS_PICO
    // return if there is no more events, for application to run other background
    if (osal_queue_empty(_usbd_q)) return;
#endif
  }
}
 800563c:	3744      	adds	r7, #68	; 0x44
 800563e:	46bd      	mov	sp, r7
 8005640:	bd90      	pop	{r4, r7, pc}
 8005642:	bf00      	nop
 8005644:	20001a9c 	.word	0x20001a9c
 8005648:	200019a8 	.word	0x200019a8
 800564c:	080005c9 	.word	0x080005c9
 8005650:	e000edf0 	.word	0xe000edf0
 8005654:	080005e1 	.word	0x080005e1
 8005658:	08000605 	.word	0x08000605

0800565c <invoke_class_control>:
// Control Request Parser & Handling
//--------------------------------------------------------------------+

// Helper to invoke class driver control request handler
static bool invoke_class_control(uint8_t rhport, usbd_class_driver_t const * driver, tusb_control_request_t const * request)
{
 800565c:	b580      	push	{r7, lr}
 800565e:	b084      	sub	sp, #16
 8005660:	af00      	add	r7, sp, #0
 8005662:	4603      	mov	r3, r0
 8005664:	60b9      	str	r1, [r7, #8]
 8005666:	607a      	str	r2, [r7, #4]
 8005668:	73fb      	strb	r3, [r7, #15]
  usbd_control_set_complete_callback(driver->control_xfer_cb);
 800566a:	68bb      	ldr	r3, [r7, #8]
 800566c:	68db      	ldr	r3, [r3, #12]
 800566e:	4618      	mov	r0, r3
 8005670:	f001 faa4 	bl	8006bbc <usbd_control_set_complete_callback>
  TU_LOG(USBD_DBG, "  %s control request\r\n", driver->name);
  return driver->control_xfer_cb(rhport, CONTROL_STAGE_SETUP, request);
 8005674:	68bb      	ldr	r3, [r7, #8]
 8005676:	68db      	ldr	r3, [r3, #12]
 8005678:	7bf8      	ldrb	r0, [r7, #15]
 800567a:	687a      	ldr	r2, [r7, #4]
 800567c:	2101      	movs	r1, #1
 800567e:	4798      	blx	r3
 8005680:	4603      	mov	r3, r0
}
 8005682:	4618      	mov	r0, r3
 8005684:	3710      	adds	r7, #16
 8005686:	46bd      	mov	sp, r7
 8005688:	bd80      	pop	{r7, pc}
	...

0800568c <process_control_request>:

// This handles the actual request and its response.
// return false will cause its caller to stall control endpoint
static bool process_control_request(uint8_t rhport, tusb_control_request_t const * p_request)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	b094      	sub	sp, #80	; 0x50
 8005690:	af00      	add	r7, sp, #0
 8005692:	4603      	mov	r3, r0
 8005694:	6039      	str	r1, [r7, #0]
 8005696:	71fb      	strb	r3, [r7, #7]
  usbd_control_set_complete_callback(NULL);
 8005698:	2000      	movs	r0, #0
 800569a:	f001 fa8f 	bl	8006bbc <usbd_control_set_complete_callback>

  TU_ASSERT(p_request->bmRequestType_bit.type < TUSB_REQ_TYPE_INVALID);
 800569e:	683b      	ldr	r3, [r7, #0]
 80056a0:	781b      	ldrb	r3, [r3, #0]
 80056a2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80056a6:	b2db      	uxtb	r3, r3
 80056a8:	2b60      	cmp	r3, #96	; 0x60
 80056aa:	d10a      	bne.n	80056c2 <process_control_request+0x36>
 80056ac:	4ba4      	ldr	r3, [pc, #656]	; (8005940 <process_control_request+0x2b4>)
 80056ae:	61bb      	str	r3, [r7, #24]
 80056b0:	69bb      	ldr	r3, [r7, #24]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f003 0301 	and.w	r3, r3, #1
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d000      	beq.n	80056be <process_control_request+0x32>
 80056bc:	be00      	bkpt	0x0000
 80056be:	2300      	movs	r3, #0
 80056c0:	e247      	b.n	8005b52 <process_control_request+0x4c6>

  // Vendor request
  if ( p_request->bmRequestType_bit.type == TUSB_REQ_TYPE_VENDOR )
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	781b      	ldrb	r3, [r3, #0]
 80056c6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80056ca:	b2db      	uxtb	r3, r3
 80056cc:	2b40      	cmp	r3, #64	; 0x40
 80056ce:	d10f      	bne.n	80056f0 <process_control_request+0x64>
  {
    TU_VERIFY(tud_vendor_control_xfer_cb);
 80056d0:	4b9c      	ldr	r3, [pc, #624]	; (8005944 <process_control_request+0x2b8>)
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d101      	bne.n	80056da <process_control_request+0x4e>
 80056d6:	2300      	movs	r3, #0
 80056d8:	e23b      	b.n	8005b52 <process_control_request+0x4c6>

    usbd_control_set_complete_callback(tud_vendor_control_xfer_cb);
 80056da:	489a      	ldr	r0, [pc, #616]	; (8005944 <process_control_request+0x2b8>)
 80056dc:	f001 fa6e 	bl	8006bbc <usbd_control_set_complete_callback>
    return tud_vendor_control_xfer_cb(rhport, CONTROL_STAGE_SETUP, p_request);
 80056e0:	79fb      	ldrb	r3, [r7, #7]
 80056e2:	683a      	ldr	r2, [r7, #0]
 80056e4:	2101      	movs	r1, #1
 80056e6:	4618      	mov	r0, r3
 80056e8:	f3af 8000 	nop.w
 80056ec:	4603      	mov	r3, r0
 80056ee:	e230      	b.n	8005b52 <process_control_request+0x4c6>
    TU_LOG(USBD_DBG, "  %s", tu_str_std_request[p_request->bRequest]);
    if (TUSB_REQ_GET_DESCRIPTOR != p_request->bRequest) TU_LOG(USBD_DBG, "\r\n");
  }
#endif

  switch ( p_request->bmRequestType_bit.recipient )
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	781b      	ldrb	r3, [r3, #0]
 80056f4:	f3c3 0304 	ubfx	r3, r3, #0, #5
 80056f8:	b2db      	uxtb	r3, r3
 80056fa:	2b02      	cmp	r3, #2
 80056fc:	f000 8177 	beq.w	80059ee <process_control_request+0x362>
 8005700:	2b02      	cmp	r3, #2
 8005702:	f300 821a 	bgt.w	8005b3a <process_control_request+0x4ae>
 8005706:	2b00      	cmp	r3, #0
 8005708:	d003      	beq.n	8005712 <process_control_request+0x86>
 800570a:	2b01      	cmp	r3, #1
 800570c:	f000 811e 	beq.w	800594c <process_control_request+0x2c0>
 8005710:	e213      	b.n	8005b3a <process_control_request+0x4ae>
  {
    //------------- Device Requests e.g in enumeration -------------//
    case TUSB_REQ_RCPT_DEVICE:
      if ( TUSB_REQ_TYPE_CLASS == p_request->bmRequestType_bit.type )
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	781b      	ldrb	r3, [r3, #0]
 8005716:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800571a:	b2db      	uxtb	r3, r3
 800571c:	2b20      	cmp	r3, #32
 800571e:	d123      	bne.n	8005768 <process_control_request+0xdc>
      {
        uint8_t const itf = tu_u16_low(p_request->wIndex);
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	889b      	ldrh	r3, [r3, #4]
 8005724:	b29b      	uxth	r3, r3
 8005726:	82fb      	strh	r3, [r7, #22]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8005728:	8afb      	ldrh	r3, [r7, #22]
 800572a:	b2db      	uxtb	r3, r3
 800572c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 8005730:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005734:	2b0f      	cmp	r3, #15
 8005736:	d901      	bls.n	800573c <process_control_request+0xb0>
 8005738:	2300      	movs	r3, #0
 800573a:	e20a      	b.n	8005b52 <process_control_request+0x4c6>

        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 800573c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005740:	4a81      	ldr	r2, [pc, #516]	; (8005948 <process_control_request+0x2bc>)
 8005742:	4413      	add	r3, r2
 8005744:	78db      	ldrb	r3, [r3, #3]
 8005746:	4618      	mov	r0, r3
 8005748:	f7ff fd02 	bl	8005150 <get_driver>
 800574c:	6238      	str	r0, [r7, #32]
        TU_VERIFY(driver);
 800574e:	6a3b      	ldr	r3, [r7, #32]
 8005750:	2b00      	cmp	r3, #0
 8005752:	d101      	bne.n	8005758 <process_control_request+0xcc>
 8005754:	2300      	movs	r3, #0
 8005756:	e1fc      	b.n	8005b52 <process_control_request+0x4c6>

        // forward to class driver: "non-STD request to Interface"
        return invoke_class_control(rhport, driver, p_request);
 8005758:	79fb      	ldrb	r3, [r7, #7]
 800575a:	683a      	ldr	r2, [r7, #0]
 800575c:	6a39      	ldr	r1, [r7, #32]
 800575e:	4618      	mov	r0, r3
 8005760:	f7ff ff7c 	bl	800565c <invoke_class_control>
 8005764:	4603      	mov	r3, r0
 8005766:	e1f4      	b.n	8005b52 <process_control_request+0x4c6>
      }

      if ( TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type )
 8005768:	683b      	ldr	r3, [r7, #0]
 800576a:	781b      	ldrb	r3, [r3, #0]
 800576c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005770:	b2db      	uxtb	r3, r3
 8005772:	2b00      	cmp	r3, #0
 8005774:	d00a      	beq.n	800578c <process_control_request+0x100>
      {
        // Non standard request is not supported
        TU_BREAKPOINT();
 8005776:	4b72      	ldr	r3, [pc, #456]	; (8005940 <process_control_request+0x2b4>)
 8005778:	62bb      	str	r3, [r7, #40]	; 0x28
 800577a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f003 0301 	and.w	r3, r3, #1
 8005782:	2b00      	cmp	r3, #0
 8005784:	d000      	beq.n	8005788 <process_control_request+0xfc>
 8005786:	be00      	bkpt	0x0000
        return false;
 8005788:	2300      	movs	r3, #0
 800578a:	e1e2      	b.n	8005b52 <process_control_request+0x4c6>
      }

      switch ( p_request->bRequest )
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	785b      	ldrb	r3, [r3, #1]
 8005790:	2b09      	cmp	r3, #9
 8005792:	f200 80c8 	bhi.w	8005926 <process_control_request+0x29a>
 8005796:	a201      	add	r2, pc, #4	; (adr r2, 800579c <process_control_request+0x110>)
 8005798:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800579c:	080058f1 	.word	0x080058f1
 80057a0:	080058cd 	.word	0x080058cd
 80057a4:	08005927 	.word	0x08005927
 80057a8:	080058a9 	.word	0x080058a9
 80057ac:	08005927 	.word	0x08005927
 80057b0:	080057c5 	.word	0x080057c5
 80057b4:	0800588f 	.word	0x0800588f
 80057b8:	08005927 	.word	0x08005927
 80057bc:	080057e9 	.word	0x080057e9
 80057c0:	08005801 	.word	0x08005801
      {
        case TUSB_REQ_SET_ADDRESS:
          // Depending on mcu, status phase could be sent either before or after changing device address,
          // or even require stack to not response with status at all
          // Therefore DCD must take full responsibility to response and include zlp status packet if needed.
          usbd_control_set_request(p_request); // set request since DCD has no access to tud_control_status() API
 80057c4:	6838      	ldr	r0, [r7, #0]
 80057c6:	f001 fa09 	bl	8006bdc <usbd_control_set_request>
          dcd_set_address(rhport, (uint8_t) p_request->wValue);
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	885b      	ldrh	r3, [r3, #2]
 80057ce:	b29b      	uxth	r3, r3
 80057d0:	b2da      	uxtb	r2, r3
 80057d2:	79fb      	ldrb	r3, [r7, #7]
 80057d4:	4611      	mov	r1, r2
 80057d6:	4618      	mov	r0, r3
 80057d8:	f001 fe0a 	bl	80073f0 <dcd_set_address>
          // skip tud_control_status()
          _usbd_dev.addressed = 1;
 80057dc:	4a5a      	ldr	r2, [pc, #360]	; (8005948 <process_control_request+0x2bc>)
 80057de:	7813      	ldrb	r3, [r2, #0]
 80057e0:	f043 0302 	orr.w	r3, r3, #2
 80057e4:	7013      	strb	r3, [r2, #0]
        break;
 80057e6:	e0aa      	b.n	800593e <process_control_request+0x2b2>

        case TUSB_REQ_GET_CONFIGURATION:
        {
          uint8_t cfg_num = _usbd_dev.cfg_num;
 80057e8:	4b57      	ldr	r3, [pc, #348]	; (8005948 <process_control_request+0x2bc>)
 80057ea:	785b      	ldrb	r3, [r3, #1]
 80057ec:	b2db      	uxtb	r3, r3
 80057ee:	73fb      	strb	r3, [r7, #15]
          tud_control_xfer(rhport, p_request, &cfg_num, 1);
 80057f0:	f107 020f 	add.w	r2, r7, #15
 80057f4:	79f8      	ldrb	r0, [r7, #7]
 80057f6:	2301      	movs	r3, #1
 80057f8:	6839      	ldr	r1, [r7, #0]
 80057fa:	f001 f963 	bl	8006ac4 <tud_control_xfer>
        }
        break;
 80057fe:	e09e      	b.n	800593e <process_control_request+0x2b2>

        case TUSB_REQ_SET_CONFIGURATION:
        {
          uint8_t const cfg_num = (uint8_t) p_request->wValue;
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	885b      	ldrh	r3, [r3, #2]
 8005804:	b29b      	uxth	r3, r3
 8005806:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

          // Only process if new configure is different
          if (_usbd_dev.cfg_num != cfg_num)
 800580a:	4b4f      	ldr	r3, [pc, #316]	; (8005948 <process_control_request+0x2bc>)
 800580c:	785b      	ldrb	r3, [r3, #1]
 800580e:	b2db      	uxtb	r3, r3
 8005810:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8005814:	429a      	cmp	r2, r3
 8005816:	d030      	beq.n	800587a <process_control_request+0x1ee>
          {
            if ( _usbd_dev.cfg_num )
 8005818:	4b4b      	ldr	r3, [pc, #300]	; (8005948 <process_control_request+0x2bc>)
 800581a:	785b      	ldrb	r3, [r3, #1]
 800581c:	b2db      	uxtb	r3, r3
 800581e:	2b00      	cmp	r3, #0
 8005820:	d00f      	beq.n	8005842 <process_control_request+0x1b6>
            {
              // already configured: need to clear all endpoints and driver first
              TU_LOG(USBD_DBG, "  Clear current Configuration (%u) before switching\r\n", _usbd_dev.cfg_num);

              // close all non-control endpoints, cancel all pending transfers if any
              dcd_edpt_close_all(rhport);
 8005822:	79fb      	ldrb	r3, [r7, #7]
 8005824:	4618      	mov	r0, r3
 8005826:	f001 ff3f 	bl	80076a8 <dcd_edpt_close_all>

              // close all drivers and current configured state except bus speed
              uint8_t const speed = _usbd_dev.speed;
 800582a:	4b47      	ldr	r3, [pc, #284]	; (8005948 <process_control_request+0x2bc>)
 800582c:	789b      	ldrb	r3, [r3, #2]
 800582e:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
              configuration_reset(rhport);
 8005832:	79fb      	ldrb	r3, [r7, #7]
 8005834:	4618      	mov	r0, r3
 8005836:	f7ff fd6d 	bl	8005314 <configuration_reset>

              _usbd_dev.speed = speed; // restore speed
 800583a:	4a43      	ldr	r2, [pc, #268]	; (8005948 <process_control_request+0x2bc>)
 800583c:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8005840:	7093      	strb	r3, [r2, #2]
            }

            // switch to new configuration if not zero
            if ( cfg_num ) TU_ASSERT( process_set_config(rhport, cfg_num) );
 8005842:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005846:	2b00      	cmp	r3, #0
 8005848:	d017      	beq.n	800587a <process_control_request+0x1ee>
 800584a:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 800584e:	79fb      	ldrb	r3, [r7, #7]
 8005850:	4611      	mov	r1, r2
 8005852:	4618      	mov	r0, r3
 8005854:	f000 f986 	bl	8005b64 <process_set_config>
 8005858:	4603      	mov	r3, r0
 800585a:	f083 0301 	eor.w	r3, r3, #1
 800585e:	b2db      	uxtb	r3, r3
 8005860:	2b00      	cmp	r3, #0
 8005862:	d00a      	beq.n	800587a <process_control_request+0x1ee>
 8005864:	4b36      	ldr	r3, [pc, #216]	; (8005940 <process_control_request+0x2b4>)
 8005866:	633b      	str	r3, [r7, #48]	; 0x30
 8005868:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f003 0301 	and.w	r3, r3, #1
 8005870:	2b00      	cmp	r3, #0
 8005872:	d000      	beq.n	8005876 <process_control_request+0x1ea>
 8005874:	be00      	bkpt	0x0000
 8005876:	2300      	movs	r3, #0
 8005878:	e16b      	b.n	8005b52 <process_control_request+0x4c6>
          }

          _usbd_dev.cfg_num = cfg_num;
 800587a:	4a33      	ldr	r2, [pc, #204]	; (8005948 <process_control_request+0x2bc>)
 800587c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005880:	7053      	strb	r3, [r2, #1]
          tud_control_status(rhport, p_request);
 8005882:	79fb      	ldrb	r3, [r7, #7]
 8005884:	6839      	ldr	r1, [r7, #0]
 8005886:	4618      	mov	r0, r3
 8005888:	f001 f8aa 	bl	80069e0 <tud_control_status>
        }
        break;
 800588c:	e057      	b.n	800593e <process_control_request+0x2b2>

        case TUSB_REQ_GET_DESCRIPTOR:
          TU_VERIFY( process_get_descriptor(rhport, p_request) );
 800588e:	79fb      	ldrb	r3, [r7, #7]
 8005890:	6839      	ldr	r1, [r7, #0]
 8005892:	4618      	mov	r0, r3
 8005894:	f000 fa82 	bl	8005d9c <process_get_descriptor>
 8005898:	4603      	mov	r3, r0
 800589a:	f083 0301 	eor.w	r3, r3, #1
 800589e:	b2db      	uxtb	r3, r3
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d04b      	beq.n	800593c <process_control_request+0x2b0>
 80058a4:	2300      	movs	r3, #0
 80058a6:	e154      	b.n	8005b52 <process_control_request+0x4c6>
        break;

        case TUSB_REQ_SET_FEATURE:
          // Only support remote wakeup for device feature
          TU_VERIFY(TUSB_REQ_FEATURE_REMOTE_WAKEUP == p_request->wValue);
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	885b      	ldrh	r3, [r3, #2]
 80058ac:	b29b      	uxth	r3, r3
 80058ae:	2b01      	cmp	r3, #1
 80058b0:	d001      	beq.n	80058b6 <process_control_request+0x22a>
 80058b2:	2300      	movs	r3, #0
 80058b4:	e14d      	b.n	8005b52 <process_control_request+0x4c6>

          TU_LOG(USBD_DBG, "    Enable Remote Wakeup\r\n");

          // Host may enable remote wake up before suspending especially HID device
          _usbd_dev.remote_wakeup_en = true;
 80058b6:	4a24      	ldr	r2, [pc, #144]	; (8005948 <process_control_request+0x2bc>)
 80058b8:	7813      	ldrb	r3, [r2, #0]
 80058ba:	f043 0308 	orr.w	r3, r3, #8
 80058be:	7013      	strb	r3, [r2, #0]
          tud_control_status(rhport, p_request);
 80058c0:	79fb      	ldrb	r3, [r7, #7]
 80058c2:	6839      	ldr	r1, [r7, #0]
 80058c4:	4618      	mov	r0, r3
 80058c6:	f001 f88b 	bl	80069e0 <tud_control_status>
        break;
 80058ca:	e038      	b.n	800593e <process_control_request+0x2b2>

        case TUSB_REQ_CLEAR_FEATURE:
          // Only support remote wakeup for device feature
          TU_VERIFY(TUSB_REQ_FEATURE_REMOTE_WAKEUP == p_request->wValue);
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	885b      	ldrh	r3, [r3, #2]
 80058d0:	b29b      	uxth	r3, r3
 80058d2:	2b01      	cmp	r3, #1
 80058d4:	d001      	beq.n	80058da <process_control_request+0x24e>
 80058d6:	2300      	movs	r3, #0
 80058d8:	e13b      	b.n	8005b52 <process_control_request+0x4c6>

          TU_LOG(USBD_DBG, "    Disable Remote Wakeup\r\n");

          // Host may disable remote wake up after resuming
          _usbd_dev.remote_wakeup_en = false;
 80058da:	4a1b      	ldr	r2, [pc, #108]	; (8005948 <process_control_request+0x2bc>)
 80058dc:	7813      	ldrb	r3, [r2, #0]
 80058de:	f36f 03c3 	bfc	r3, #3, #1
 80058e2:	7013      	strb	r3, [r2, #0]
          tud_control_status(rhport, p_request);
 80058e4:	79fb      	ldrb	r3, [r7, #7]
 80058e6:	6839      	ldr	r1, [r7, #0]
 80058e8:	4618      	mov	r0, r3
 80058ea:	f001 f879 	bl	80069e0 <tud_control_status>
        break;
 80058ee:	e026      	b.n	800593e <process_control_request+0x2b2>
        case TUSB_REQ_GET_STATUS:
        {
          // Device status bit mask
          // - Bit 0: Self Powered
          // - Bit 1: Remote Wakeup enabled
          uint16_t status = (uint16_t) ((_usbd_dev.self_powered ? 1u : 0u) | (_usbd_dev.remote_wakeup_en ? 2u : 0u));
 80058f0:	4b15      	ldr	r3, [pc, #84]	; (8005948 <process_control_request+0x2bc>)
 80058f2:	781b      	ldrb	r3, [r3, #0]
 80058f4:	095b      	lsrs	r3, r3, #5
 80058f6:	b2db      	uxtb	r3, r3
 80058f8:	b29b      	uxth	r3, r3
 80058fa:	f003 0301 	and.w	r3, r3, #1
 80058fe:	b29a      	uxth	r2, r3
 8005900:	4b11      	ldr	r3, [pc, #68]	; (8005948 <process_control_request+0x2bc>)
 8005902:	781b      	ldrb	r3, [r3, #0]
 8005904:	089b      	lsrs	r3, r3, #2
 8005906:	b2db      	uxtb	r3, r3
 8005908:	b29b      	uxth	r3, r3
 800590a:	f003 0302 	and.w	r3, r3, #2
 800590e:	b29b      	uxth	r3, r3
 8005910:	4313      	orrs	r3, r2
 8005912:	b29b      	uxth	r3, r3
 8005914:	81bb      	strh	r3, [r7, #12]
          tud_control_xfer(rhport, p_request, &status, 2);
 8005916:	f107 020c 	add.w	r2, r7, #12
 800591a:	79f8      	ldrb	r0, [r7, #7]
 800591c:	2302      	movs	r3, #2
 800591e:	6839      	ldr	r1, [r7, #0]
 8005920:	f001 f8d0 	bl	8006ac4 <tud_control_xfer>
        }
        break;
 8005924:	e00b      	b.n	800593e <process_control_request+0x2b2>

        // Unknown/Unsupported request
        default: TU_BREAKPOINT(); return false;
 8005926:	4b06      	ldr	r3, [pc, #24]	; (8005940 <process_control_request+0x2b4>)
 8005928:	62fb      	str	r3, [r7, #44]	; 0x2c
 800592a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f003 0301 	and.w	r3, r3, #1
 8005932:	2b00      	cmp	r3, #0
 8005934:	d000      	beq.n	8005938 <process_control_request+0x2ac>
 8005936:	be00      	bkpt	0x0000
 8005938:	2300      	movs	r3, #0
 800593a:	e10a      	b.n	8005b52 <process_control_request+0x4c6>
        break;
 800593c:	bf00      	nop
      }
    break;
 800593e:	e107      	b.n	8005b50 <process_control_request+0x4c4>
 8005940:	e000edf0 	.word	0xe000edf0
 8005944:	00000000 	.word	0x00000000
 8005948:	200019a8 	.word	0x200019a8

    //------------- Class/Interface Specific Request -------------//
    case TUSB_REQ_RCPT_INTERFACE:
    {
      uint8_t const itf = tu_u16_low(p_request->wIndex);
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	889b      	ldrh	r3, [r3, #4]
 8005950:	b29b      	uxth	r3, r3
 8005952:	82bb      	strh	r3, [r7, #20]
 8005954:	8abb      	ldrh	r3, [r7, #20]
 8005956:	b2db      	uxtb	r3, r3
 8005958:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
      TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 800595c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8005960:	2b0f      	cmp	r3, #15
 8005962:	d901      	bls.n	8005968 <process_control_request+0x2dc>
 8005964:	2300      	movs	r3, #0
 8005966:	e0f4      	b.n	8005b52 <process_control_request+0x4c6>

      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 8005968:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800596c:	4a7b      	ldr	r2, [pc, #492]	; (8005b5c <process_control_request+0x4d0>)
 800596e:	4413      	add	r3, r2
 8005970:	78db      	ldrb	r3, [r3, #3]
 8005972:	4618      	mov	r0, r3
 8005974:	f7ff fbec 	bl	8005150 <get_driver>
 8005978:	63b8      	str	r0, [r7, #56]	; 0x38
      TU_VERIFY(driver);
 800597a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800597c:	2b00      	cmp	r3, #0
 800597e:	d101      	bne.n	8005984 <process_control_request+0x2f8>
 8005980:	2300      	movs	r3, #0
 8005982:	e0e6      	b.n	8005b52 <process_control_request+0x4c6>

      // all requests to Interface (STD or Class) is forwarded to class driver.
      // notable requests are: GET HID REPORT DESCRIPTOR, SET_INTERFACE, GET_INTERFACE
      if ( !invoke_class_control(rhport, driver, p_request) )
 8005984:	79fb      	ldrb	r3, [r7, #7]
 8005986:	683a      	ldr	r2, [r7, #0]
 8005988:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800598a:	4618      	mov	r0, r3
 800598c:	f7ff fe66 	bl	800565c <invoke_class_control>
 8005990:	4603      	mov	r3, r0
 8005992:	f083 0301 	eor.w	r3, r3, #1
 8005996:	b2db      	uxtb	r3, r3
 8005998:	2b00      	cmp	r3, #0
 800599a:	d026      	beq.n	80059ea <process_control_request+0x35e>
      {
        // For GET_INTERFACE and SET_INTERFACE, it is mandatory to respond even if the class
        // driver doesn't use alternate settings or implement this
        TU_VERIFY(TUSB_REQ_TYPE_STANDARD == p_request->bmRequestType_bit.type);
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	781b      	ldrb	r3, [r3, #0]
 80059a0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80059a4:	b2db      	uxtb	r3, r3
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d001      	beq.n	80059ae <process_control_request+0x322>
 80059aa:	2300      	movs	r3, #0
 80059ac:	e0d1      	b.n	8005b52 <process_control_request+0x4c6>

        switch(p_request->bRequest)
 80059ae:	683b      	ldr	r3, [r7, #0]
 80059b0:	785b      	ldrb	r3, [r3, #1]
 80059b2:	3b0a      	subs	r3, #10
 80059b4:	2b01      	cmp	r3, #1
 80059b6:	d816      	bhi.n	80059e6 <process_control_request+0x35a>
        {
          case TUSB_REQ_GET_INTERFACE:
          case TUSB_REQ_SET_INTERFACE:
            // Clear complete callback if driver set since it can also stall the request.
            usbd_control_set_complete_callback(NULL);
 80059b8:	2000      	movs	r0, #0
 80059ba:	f001 f8ff 	bl	8006bbc <usbd_control_set_complete_callback>

            if (TUSB_REQ_GET_INTERFACE == p_request->bRequest)
 80059be:	683b      	ldr	r3, [r7, #0]
 80059c0:	785b      	ldrb	r3, [r3, #1]
 80059c2:	2b0a      	cmp	r3, #10
 80059c4:	d109      	bne.n	80059da <process_control_request+0x34e>
            {
              uint8_t alternate = 0;
 80059c6:	2300      	movs	r3, #0
 80059c8:	72fb      	strb	r3, [r7, #11]
              tud_control_xfer(rhport, p_request, &alternate, 1);
 80059ca:	f107 020b 	add.w	r2, r7, #11
 80059ce:	79f8      	ldrb	r0, [r7, #7]
 80059d0:	2301      	movs	r3, #1
 80059d2:	6839      	ldr	r1, [r7, #0]
 80059d4:	f001 f876 	bl	8006ac4 <tud_control_xfer>
            }else
            {
              tud_control_status(rhport, p_request);
            }
          break;
 80059d8:	e008      	b.n	80059ec <process_control_request+0x360>
              tud_control_status(rhport, p_request);
 80059da:	79fb      	ldrb	r3, [r7, #7]
 80059dc:	6839      	ldr	r1, [r7, #0]
 80059de:	4618      	mov	r0, r3
 80059e0:	f000 fffe 	bl	80069e0 <tud_control_status>
          break;
 80059e4:	e002      	b.n	80059ec <process_control_request+0x360>

          default: return false;
 80059e6:	2300      	movs	r3, #0
 80059e8:	e0b3      	b.n	8005b52 <process_control_request+0x4c6>
        }
      }
 80059ea:	bf00      	nop
    }
    break;
 80059ec:	e0b0      	b.n	8005b50 <process_control_request+0x4c4>

    //------------- Endpoint Request -------------//
    case TUSB_REQ_RCPT_ENDPOINT:
    {
      uint8_t const ep_addr = tu_u16_low(p_request->wIndex);
 80059ee:	683b      	ldr	r3, [r7, #0]
 80059f0:	889b      	ldrh	r3, [r3, #4]
 80059f2:	b29b      	uxth	r3, r3
 80059f4:	823b      	strh	r3, [r7, #16]
 80059f6:	8a3b      	ldrh	r3, [r7, #16]
 80059f8:	b2db      	uxtb	r3, r3
 80059fa:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 80059fe:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8005a02:	74bb      	strb	r3, [r7, #18]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 8005a04:	7cbb      	ldrb	r3, [r7, #18]
 8005a06:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005a0a:	b2db      	uxtb	r3, r3
      uint8_t const ep_num  = tu_edpt_number(ep_addr);
 8005a0c:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 8005a10:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8005a14:	74fb      	strb	r3, [r7, #19]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8005a16:	7cfb      	ldrb	r3, [r7, #19]
 8005a18:	09db      	lsrs	r3, r3, #7
 8005a1a:	b2db      	uxtb	r3, r3
      uint8_t const ep_dir  = tu_edpt_dir(ep_addr);
 8005a1c:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d

      TU_ASSERT(ep_num < TU_ARRAY_SIZE(_usbd_dev.ep2drv) );
 8005a20:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8005a24:	2b05      	cmp	r3, #5
 8005a26:	d90a      	bls.n	8005a3e <process_control_request+0x3b2>
 8005a28:	4b4d      	ldr	r3, [pc, #308]	; (8005b60 <process_control_request+0x4d4>)
 8005a2a:	643b      	str	r3, [r7, #64]	; 0x40
 8005a2c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f003 0301 	and.w	r3, r3, #1
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d000      	beq.n	8005a3a <process_control_request+0x3ae>
 8005a38:	be00      	bkpt	0x0000
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	e089      	b.n	8005b52 <process_control_request+0x4c6>

      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 8005a3e:	f897 204e 	ldrb.w	r2, [r7, #78]	; 0x4e
 8005a42:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8005a46:	4945      	ldr	r1, [pc, #276]	; (8005b5c <process_control_request+0x4d0>)
 8005a48:	0052      	lsls	r2, r2, #1
 8005a4a:	440a      	add	r2, r1
 8005a4c:	4413      	add	r3, r2
 8005a4e:	3313      	adds	r3, #19
 8005a50:	781b      	ldrb	r3, [r3, #0]
 8005a52:	4618      	mov	r0, r3
 8005a54:	f7ff fb7c 	bl	8005150 <get_driver>
 8005a58:	64b8      	str	r0, [r7, #72]	; 0x48

      if ( TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type )
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	781b      	ldrb	r3, [r3, #0]
 8005a5e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005a62:	b2db      	uxtb	r3, r3
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d00c      	beq.n	8005a82 <process_control_request+0x3f6>
      {
        // Forward class request to its driver
        TU_VERIFY(driver);
 8005a68:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d101      	bne.n	8005a72 <process_control_request+0x3e6>
 8005a6e:	2300      	movs	r3, #0
 8005a70:	e06f      	b.n	8005b52 <process_control_request+0x4c6>
        return invoke_class_control(rhport, driver, p_request);
 8005a72:	79fb      	ldrb	r3, [r7, #7]
 8005a74:	683a      	ldr	r2, [r7, #0]
 8005a76:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8005a78:	4618      	mov	r0, r3
 8005a7a:	f7ff fdef 	bl	800565c <invoke_class_control>
 8005a7e:	4603      	mov	r3, r0
 8005a80:	e067      	b.n	8005b52 <process_control_request+0x4c6>
      }
      else
      {
        // Handle STD request to endpoint
        switch ( p_request->bRequest )
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	785b      	ldrb	r3, [r3, #1]
 8005a86:	2b03      	cmp	r3, #3
 8005a88:	d018      	beq.n	8005abc <process_control_request+0x430>
 8005a8a:	2b03      	cmp	r3, #3
 8005a8c:	dc48      	bgt.n	8005b20 <process_control_request+0x494>
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d002      	beq.n	8005a98 <process_control_request+0x40c>
 8005a92:	2b01      	cmp	r3, #1
 8005a94:	d012      	beq.n	8005abc <process_control_request+0x430>
 8005a96:	e043      	b.n	8005b20 <process_control_request+0x494>
        {
          case TUSB_REQ_GET_STATUS:
          {
            uint16_t status = usbd_edpt_stalled(rhport, ep_addr) ? 0x0001 : 0x0000;
 8005a98:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 8005a9c:	79fb      	ldrb	r3, [r7, #7]
 8005a9e:	4611      	mov	r1, r2
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	f000 fef7 	bl	8006894 <usbd_edpt_stalled>
 8005aa6:	4603      	mov	r3, r0
 8005aa8:	b29b      	uxth	r3, r3
 8005aaa:	813b      	strh	r3, [r7, #8]
            tud_control_xfer(rhport, p_request, &status, 2);
 8005aac:	f107 0208 	add.w	r2, r7, #8
 8005ab0:	79f8      	ldrb	r0, [r7, #7]
 8005ab2:	2302      	movs	r3, #2
 8005ab4:	6839      	ldr	r1, [r7, #0]
 8005ab6:	f001 f805 	bl	8006ac4 <tud_control_xfer>
          }
          break;
 8005aba:	e03d      	b.n	8005b38 <process_control_request+0x4ac>

          case TUSB_REQ_CLEAR_FEATURE:
          case TUSB_REQ_SET_FEATURE:
          {
            if ( TUSB_REQ_FEATURE_EDPT_HALT == p_request->wValue )
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	885b      	ldrh	r3, [r3, #2]
 8005ac0:	b29b      	uxth	r3, r3
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d112      	bne.n	8005aec <process_control_request+0x460>
            {
              if ( TUSB_REQ_CLEAR_FEATURE ==  p_request->bRequest )
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	785b      	ldrb	r3, [r3, #1]
 8005aca:	2b01      	cmp	r3, #1
 8005acc:	d107      	bne.n	8005ade <process_control_request+0x452>
              {
                usbd_edpt_clear_stall(rhport, ep_addr);
 8005ace:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 8005ad2:	79fb      	ldrb	r3, [r7, #7]
 8005ad4:	4611      	mov	r1, r2
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	f000 fe90 	bl	80067fc <usbd_edpt_clear_stall>
 8005adc:	e006      	b.n	8005aec <process_control_request+0x460>
              }else
              {
                usbd_edpt_stall(rhport, ep_addr);
 8005ade:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 8005ae2:	79fb      	ldrb	r3, [r7, #7]
 8005ae4:	4611      	mov	r1, r2
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	f000 fe3c 	bl	8006764 <usbd_edpt_stall>
              }
            }

            if (driver)
 8005aec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d021      	beq.n	8005b36 <process_control_request+0x4aa>
              // Some classes such as USBTMC needs to clear/re-init its buffer when receiving CLEAR_FEATURE request
              // We will also forward std request targeted endpoint to class drivers as well

              // STD request must always be ACKed regardless of driver returned value
              // Also clear complete callback if driver set since it can also stall the request.
              (void) invoke_class_control(rhport, driver, p_request);
 8005af2:	79fb      	ldrb	r3, [r7, #7]
 8005af4:	683a      	ldr	r2, [r7, #0]
 8005af6:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8005af8:	4618      	mov	r0, r3
 8005afa:	f7ff fdaf 	bl	800565c <invoke_class_control>
              usbd_control_set_complete_callback(NULL);
 8005afe:	2000      	movs	r0, #0
 8005b00:	f001 f85c 	bl	8006bbc <usbd_control_set_complete_callback>

              // skip ZLP status if driver already did that
              if ( !_usbd_dev.ep_status[0][TUSB_DIR_IN].busy ) tud_control_status(rhport, p_request);
 8005b04:	4b15      	ldr	r3, [pc, #84]	; (8005b5c <process_control_request+0x4d0>)
 8005b06:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005b0a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005b0e:	b2db      	uxtb	r3, r3
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d110      	bne.n	8005b36 <process_control_request+0x4aa>
 8005b14:	79fb      	ldrb	r3, [r7, #7]
 8005b16:	6839      	ldr	r1, [r7, #0]
 8005b18:	4618      	mov	r0, r3
 8005b1a:	f000 ff61 	bl	80069e0 <tud_control_status>
            }
          }
          break;
 8005b1e:	e00a      	b.n	8005b36 <process_control_request+0x4aa>

          // Unknown/Unsupported request
          default: TU_BREAKPOINT(); return false;
 8005b20:	4b0f      	ldr	r3, [pc, #60]	; (8005b60 <process_control_request+0x4d4>)
 8005b22:	647b      	str	r3, [r7, #68]	; 0x44
 8005b24:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f003 0301 	and.w	r3, r3, #1
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d000      	beq.n	8005b32 <process_control_request+0x4a6>
 8005b30:	be00      	bkpt	0x0000
 8005b32:	2300      	movs	r3, #0
 8005b34:	e00d      	b.n	8005b52 <process_control_request+0x4c6>
          break;
 8005b36:	bf00      	nop
        }
      }
    }
    break;
 8005b38:	e00a      	b.n	8005b50 <process_control_request+0x4c4>

    // Unknown recipient
    default: TU_BREAKPOINT(); return false;
 8005b3a:	4b09      	ldr	r3, [pc, #36]	; (8005b60 <process_control_request+0x4d4>)
 8005b3c:	61fb      	str	r3, [r7, #28]
 8005b3e:	69fb      	ldr	r3, [r7, #28]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f003 0301 	and.w	r3, r3, #1
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d000      	beq.n	8005b4c <process_control_request+0x4c0>
 8005b4a:	be00      	bkpt	0x0000
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	e000      	b.n	8005b52 <process_control_request+0x4c6>
  }

  return true;
 8005b50:	2301      	movs	r3, #1
}
 8005b52:	4618      	mov	r0, r3
 8005b54:	3750      	adds	r7, #80	; 0x50
 8005b56:	46bd      	mov	sp, r7
 8005b58:	bd80      	pop	{r7, pc}
 8005b5a:	bf00      	nop
 8005b5c:	200019a8 	.word	0x200019a8
 8005b60:	e000edf0 	.word	0xe000edf0

08005b64 <process_set_config>:

// Process Set Configure Request
// This function parse configuration descriptor & open drivers accordingly
static bool process_set_config(uint8_t rhport, uint8_t cfg_num)
{
 8005b64:	b580      	push	{r7, lr}
 8005b66:	b094      	sub	sp, #80	; 0x50
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	4603      	mov	r3, r0
 8005b6c:	460a      	mov	r2, r1
 8005b6e:	71fb      	strb	r3, [r7, #7]
 8005b70:	4613      	mov	r3, r2
 8005b72:	71bb      	strb	r3, [r7, #6]
  // index is cfg_num-1
  tusb_desc_configuration_t const * desc_cfg = (tusb_desc_configuration_t const *) tud_descriptor_configuration_cb(cfg_num-1);
 8005b74:	79bb      	ldrb	r3, [r7, #6]
 8005b76:	3b01      	subs	r3, #1
 8005b78:	b2db      	uxtb	r3, r3
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	f7fb faa4 	bl	80010c8 <tud_descriptor_configuration_cb>
 8005b80:	6478      	str	r0, [r7, #68]	; 0x44
  TU_ASSERT(desc_cfg != NULL && desc_cfg->bDescriptorType == TUSB_DESC_CONFIGURATION);
 8005b82:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d003      	beq.n	8005b90 <process_set_config+0x2c>
 8005b88:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005b8a:	785b      	ldrb	r3, [r3, #1]
 8005b8c:	2b02      	cmp	r3, #2
 8005b8e:	d00a      	beq.n	8005ba6 <process_set_config+0x42>
 8005b90:	4b7c      	ldr	r3, [pc, #496]	; (8005d84 <process_set_config+0x220>)
 8005b92:	61bb      	str	r3, [r7, #24]
 8005b94:	69bb      	ldr	r3, [r7, #24]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f003 0301 	and.w	r3, r3, #1
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d000      	beq.n	8005ba2 <process_set_config+0x3e>
 8005ba0:	be00      	bkpt	0x0000
 8005ba2:	2300      	movs	r3, #0
 8005ba4:	e0e9      	b.n	8005d7a <process_set_config+0x216>

  // Parse configuration descriptor
  _usbd_dev.remote_wakeup_support = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_REMOTE_WAKEUP) ? 1u : 0u;
 8005ba6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005ba8:	79db      	ldrb	r3, [r3, #7]
 8005baa:	115b      	asrs	r3, r3, #5
 8005bac:	f003 0301 	and.w	r3, r3, #1
 8005bb0:	b2d9      	uxtb	r1, r3
 8005bb2:	4a75      	ldr	r2, [pc, #468]	; (8005d88 <process_set_config+0x224>)
 8005bb4:	7813      	ldrb	r3, [r2, #0]
 8005bb6:	f361 1304 	bfi	r3, r1, #4, #1
 8005bba:	7013      	strb	r3, [r2, #0]
  _usbd_dev.self_powered          = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_SELF_POWERED ) ? 1u : 0u;
 8005bbc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005bbe:	79db      	ldrb	r3, [r3, #7]
 8005bc0:	119b      	asrs	r3, r3, #6
 8005bc2:	f003 0301 	and.w	r3, r3, #1
 8005bc6:	b2d9      	uxtb	r1, r3
 8005bc8:	4a6f      	ldr	r2, [pc, #444]	; (8005d88 <process_set_config+0x224>)
 8005bca:	7813      	ldrb	r3, [r2, #0]
 8005bcc:	f361 1345 	bfi	r3, r1, #5, #1
 8005bd0:	7013      	strb	r3, [r2, #0]

  // Parse interface descriptor
  uint8_t const * p_desc   = ((uint8_t const*) desc_cfg) + sizeof(tusb_desc_configuration_t);
 8005bd2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005bd4:	3309      	adds	r3, #9
 8005bd6:	64fb      	str	r3, [r7, #76]	; 0x4c
  uint8_t const * desc_end = ((uint8_t const*) desc_cfg) + tu_le16toh(desc_cfg->wTotalLength);
 8005bd8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005bda:	885b      	ldrh	r3, [r3, #2]
 8005bdc:	b29b      	uxth	r3, r3
 8005bde:	461a      	mov	r2, r3
 8005be0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005be2:	4413      	add	r3, r2
 8005be4:	643b      	str	r3, [r7, #64]	; 0x40

  while( p_desc < desc_end )
 8005be6:	e0bd      	b.n	8005d64 <process_set_config+0x200>
  {
    uint8_t assoc_itf_count = 1;
 8005be8:	2301      	movs	r3, #1
 8005bea:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
 8005bee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005bf0:	617b      	str	r3, [r7, #20]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8005bf2:	697b      	ldr	r3, [r7, #20]
 8005bf4:	3301      	adds	r3, #1
 8005bf6:	781b      	ldrb	r3, [r3, #0]

    // Class will always starts with Interface Association (if any) and then Interface descriptor
    if ( TUSB_DESC_INTERFACE_ASSOCIATION == tu_desc_type(p_desc) )
 8005bf8:	2b0b      	cmp	r3, #11
 8005bfa:	d10f      	bne.n	8005c1c <process_set_config+0xb8>
    {
      tusb_desc_interface_assoc_t const * desc_iad = (tusb_desc_interface_assoc_t const *) p_desc;
 8005bfc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005bfe:	63fb      	str	r3, [r7, #60]	; 0x3c
      assoc_itf_count = desc_iad->bInterfaceCount;
 8005c00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c02:	78db      	ldrb	r3, [r3, #3]
 8005c04:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
 8005c08:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005c0a:	613b      	str	r3, [r7, #16]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8005c0c:	693b      	ldr	r3, [r7, #16]
 8005c0e:	60fb      	str	r3, [r7, #12]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	781b      	ldrb	r3, [r3, #0]
 8005c14:	461a      	mov	r2, r3
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	4413      	add	r3, r2

      p_desc = tu_desc_next(p_desc); // next to Interface
 8005c1a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005c1c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005c1e:	60bb      	str	r3, [r7, #8]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8005c20:	68bb      	ldr	r3, [r7, #8]
 8005c22:	3301      	adds	r3, #1
 8005c24:	781b      	ldrb	r3, [r3, #0]
      // IAD's first interface number and class should match with opened interface
      //TU_ASSERT(desc_iad->bFirstInterface == desc_itf->bInterfaceNumber &&
      //          desc_iad->bFunctionClass  == desc_itf->bInterfaceClass);
    }

    TU_ASSERT( TUSB_DESC_INTERFACE == tu_desc_type(p_desc) );
 8005c26:	2b04      	cmp	r3, #4
 8005c28:	d00a      	beq.n	8005c40 <process_set_config+0xdc>
 8005c2a:	4b56      	ldr	r3, [pc, #344]	; (8005d84 <process_set_config+0x220>)
 8005c2c:	61fb      	str	r3, [r7, #28]
 8005c2e:	69fb      	ldr	r3, [r7, #28]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f003 0301 	and.w	r3, r3, #1
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d000      	beq.n	8005c3c <process_set_config+0xd8>
 8005c3a:	be00      	bkpt	0x0000
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	e09c      	b.n	8005d7a <process_set_config+0x216>
    tusb_desc_interface_t const * desc_itf = (tusb_desc_interface_t const*) p_desc;
 8005c40:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005c42:	63bb      	str	r3, [r7, #56]	; 0x38

    // Find driver for this interface
    uint16_t const remaining_len = (uint16_t) (desc_end-p_desc);
 8005c44:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005c46:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005c48:	1ad3      	subs	r3, r2, r3
 8005c4a:	86fb      	strh	r3, [r7, #54]	; 0x36
    uint8_t drv_id;
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 8005c4c:	2300      	movs	r3, #0
 8005c4e:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
 8005c52:	e06e      	b.n	8005d32 <process_set_config+0x1ce>
    {
      usbd_class_driver_t const *driver = get_driver(drv_id);
 8005c54:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8005c58:	4618      	mov	r0, r3
 8005c5a:	f7ff fa79 	bl	8005150 <get_driver>
 8005c5e:	6338      	str	r0, [r7, #48]	; 0x30
      TU_ASSERT(driver);
 8005c60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d10a      	bne.n	8005c7c <process_set_config+0x118>
 8005c66:	4b47      	ldr	r3, [pc, #284]	; (8005d84 <process_set_config+0x220>)
 8005c68:	627b      	str	r3, [r7, #36]	; 0x24
 8005c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f003 0301 	and.w	r3, r3, #1
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d000      	beq.n	8005c78 <process_set_config+0x114>
 8005c76:	be00      	bkpt	0x0000
 8005c78:	2300      	movs	r3, #0
 8005c7a:	e07e      	b.n	8005d7a <process_set_config+0x216>
      uint16_t const drv_len = driver->open(rhport, desc_itf, remaining_len);
 8005c7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c7e:	689b      	ldr	r3, [r3, #8]
 8005c80:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8005c82:	79f8      	ldrb	r0, [r7, #7]
 8005c84:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005c86:	4798      	blx	r3
 8005c88:	4603      	mov	r3, r0
 8005c8a:	85fb      	strh	r3, [r7, #46]	; 0x2e

      if ( (sizeof(tusb_desc_interface_t) <= drv_len)  && (drv_len <= remaining_len) )
 8005c8c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005c8e:	2b08      	cmp	r3, #8
 8005c90:	d94a      	bls.n	8005d28 <process_set_config+0x1c4>
 8005c92:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8005c94:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8005c96:	429a      	cmp	r2, r3
 8005c98:	d846      	bhi.n	8005d28 <process_set_config+0x1c4>
        // Open successfully
        TU_LOG(USBD_DBG, "  %s opened\r\n", driver->name);

        // Some drivers use 2 or more interfaces but may not have IAD e.g MIDI (always) or
        // BTH (even CDC) with class in device descriptor (single interface)
        if ( assoc_itf_count == 1)
 8005c9a:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8005c9e:	2b01      	cmp	r3, #1
 8005ca0:	d107      	bne.n	8005cb2 <process_set_config+0x14e>
        {
          #if CFG_TUD_CDC
          if ( driver->open == cdcd_open ) assoc_itf_count = 2;
 8005ca2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ca4:	689b      	ldr	r3, [r3, #8]
 8005ca6:	4a39      	ldr	r2, [pc, #228]	; (8005d8c <process_set_config+0x228>)
 8005ca8:	4293      	cmp	r3, r2
 8005caa:	d102      	bne.n	8005cb2 <process_set_config+0x14e>
 8005cac:	2302      	movs	r3, #2
 8005cae:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
          if ( driver->open == btd_open ) assoc_itf_count = 2;
          #endif
        }

        // bind (associated) interfaces to found driver
        for(uint8_t i=0; i<assoc_itf_count; i++)
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
 8005cb8:	e024      	b.n	8005d04 <process_set_config+0x1a0>
        {
          uint8_t const itf_num = desc_itf->bInterfaceNumber+i;
 8005cba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cbc:	789a      	ldrb	r2, [r3, #2]
 8005cbe:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 8005cc2:	4413      	add	r3, r2
 8005cc4:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

          // Interface number must not be used already
          TU_ASSERT(DRVID_INVALID == _usbd_dev.itf2drv[itf_num]);
 8005cc8:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8005ccc:	4a2e      	ldr	r2, [pc, #184]	; (8005d88 <process_set_config+0x224>)
 8005cce:	4413      	add	r3, r2
 8005cd0:	78db      	ldrb	r3, [r3, #3]
 8005cd2:	2bff      	cmp	r3, #255	; 0xff
 8005cd4:	d00a      	beq.n	8005cec <process_set_config+0x188>
 8005cd6:	4b2b      	ldr	r3, [pc, #172]	; (8005d84 <process_set_config+0x220>)
 8005cd8:	62bb      	str	r3, [r7, #40]	; 0x28
 8005cda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f003 0301 	and.w	r3, r3, #1
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d000      	beq.n	8005ce8 <process_set_config+0x184>
 8005ce6:	be00      	bkpt	0x0000
 8005ce8:	2300      	movs	r3, #0
 8005cea:	e046      	b.n	8005d7a <process_set_config+0x216>
          _usbd_dev.itf2drv[itf_num] = drv_id;
 8005cec:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8005cf0:	4a25      	ldr	r2, [pc, #148]	; (8005d88 <process_set_config+0x224>)
 8005cf2:	4413      	add	r3, r2
 8005cf4:	f897 204a 	ldrb.w	r2, [r7, #74]	; 0x4a
 8005cf8:	70da      	strb	r2, [r3, #3]
        for(uint8_t i=0; i<assoc_itf_count; i++)
 8005cfa:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 8005cfe:	3301      	adds	r3, #1
 8005d00:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
 8005d04:	f897 2049 	ldrb.w	r2, [r7, #73]	; 0x49
 8005d08:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8005d0c:	429a      	cmp	r2, r3
 8005d0e:	d3d4      	bcc.n	8005cba <process_set_config+0x156>
        }

        // bind all endpoints to found driver
        tu_edpt_bind_driver(_usbd_dev.ep2drv, desc_itf, drv_len, drv_id);
 8005d10:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8005d14:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8005d16:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005d18:	481d      	ldr	r0, [pc, #116]	; (8005d90 <process_set_config+0x22c>)
 8005d1a:	f002 fd0b 	bl	8008734 <tu_edpt_bind_driver>

        // next Interface
        p_desc += drv_len;
 8005d1e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005d20:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005d22:	4413      	add	r3, r2
 8005d24:	64fb      	str	r3, [r7, #76]	; 0x4c

        break; // exit driver find loop
 8005d26:	e00b      	b.n	8005d40 <process_set_config+0x1dc>
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 8005d28:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8005d2c:	3301      	adds	r3, #1
 8005d2e:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
 8005d32:	4b18      	ldr	r3, [pc, #96]	; (8005d94 <process_set_config+0x230>)
 8005d34:	781b      	ldrb	r3, [r3, #0]
 8005d36:	1c5a      	adds	r2, r3, #1
 8005d38:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8005d3c:	429a      	cmp	r2, r3
 8005d3e:	da89      	bge.n	8005c54 <process_set_config+0xf0>
      }
    }

    // Failed if there is no supported drivers
    TU_ASSERT(drv_id < TOTAL_DRIVER_COUNT);
 8005d40:	4b14      	ldr	r3, [pc, #80]	; (8005d94 <process_set_config+0x230>)
 8005d42:	781b      	ldrb	r3, [r3, #0]
 8005d44:	1c5a      	adds	r2, r3, #1
 8005d46:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8005d4a:	429a      	cmp	r2, r3
 8005d4c:	da0a      	bge.n	8005d64 <process_set_config+0x200>
 8005d4e:	4b0d      	ldr	r3, [pc, #52]	; (8005d84 <process_set_config+0x220>)
 8005d50:	623b      	str	r3, [r7, #32]
 8005d52:	6a3b      	ldr	r3, [r7, #32]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f003 0301 	and.w	r3, r3, #1
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d000      	beq.n	8005d60 <process_set_config+0x1fc>
 8005d5e:	be00      	bkpt	0x0000
 8005d60:	2300      	movs	r3, #0
 8005d62:	e00a      	b.n	8005d7a <process_set_config+0x216>
  while( p_desc < desc_end )
 8005d64:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005d66:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005d68:	429a      	cmp	r2, r3
 8005d6a:	f4ff af3d 	bcc.w	8005be8 <process_set_config+0x84>
  }

  // invoke callback
  if (tud_mount_cb) tud_mount_cb();
 8005d6e:	4b0a      	ldr	r3, [pc, #40]	; (8005d98 <process_set_config+0x234>)
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d001      	beq.n	8005d78 <process_set_config+0x214>
 8005d74:	f7fa fc1a 	bl	80005ac <tud_mount_cb>

  return true;
 8005d78:	2301      	movs	r3, #1
}
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	3750      	adds	r7, #80	; 0x50
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	bd80      	pop	{r7, pc}
 8005d82:	bf00      	nop
 8005d84:	e000edf0 	.word	0xe000edf0
 8005d88:	200019a8 	.word	0x200019a8
 8005d8c:	08003fcd 	.word	0x08003fcd
 8005d90:	200019bb 	.word	0x200019bb
 8005d94:	200019d8 	.word	0x200019d8
 8005d98:	080005ad 	.word	0x080005ad

08005d9c <process_get_descriptor>:

// return descriptor's buffer and update desc_len
static bool process_get_descriptor(uint8_t rhport, tusb_control_request_t const * p_request)
{
 8005d9c:	b580      	push	{r7, lr}
 8005d9e:	b094      	sub	sp, #80	; 0x50
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	4603      	mov	r3, r0
 8005da4:	6039      	str	r1, [r7, #0]
 8005da6:	71fb      	strb	r3, [r7, #7]
  tusb_desc_type_t const desc_type = (tusb_desc_type_t) tu_u16_high(p_request->wValue);
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	885b      	ldrh	r3, [r3, #2]
 8005dac:	b29b      	uxth	r3, r3
 8005dae:	84bb      	strh	r3, [r7, #36]	; 0x24
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 8005db0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005db2:	0a1b      	lsrs	r3, r3, #8
 8005db4:	b29b      	uxth	r3, r3
 8005db6:	b2db      	uxtb	r3, r3
 8005db8:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  uint8_t const desc_index = tu_u16_low( p_request->wValue );
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	885b      	ldrh	r3, [r3, #2]
 8005dc0:	b29b      	uxth	r3, r3
 8005dc2:	84fb      	strh	r3, [r7, #38]	; 0x26
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8005dc4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005dc6:	b2db      	uxtb	r3, r3
 8005dc8:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a

  switch(desc_type)
 8005dcc:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8005dd0:	3b01      	subs	r3, #1
 8005dd2:	2b0e      	cmp	r3, #14
 8005dd4:	f200 80bc 	bhi.w	8005f50 <process_get_descriptor+0x1b4>
 8005dd8:	a201      	add	r2, pc, #4	; (adr r2, 8005de0 <process_get_descriptor+0x44>)
 8005dda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dde:	bf00      	nop
 8005de0:	08005e1d 	.word	0x08005e1d
 8005de4:	08005e81 	.word	0x08005e81
 8005de8:	08005ee9 	.word	0x08005ee9
 8005dec:	08005f51 	.word	0x08005f51
 8005df0:	08005f51 	.word	0x08005f51
 8005df4:	08005f1f 	.word	0x08005f1f
 8005df8:	08005e81 	.word	0x08005e81
 8005dfc:	08005f51 	.word	0x08005f51
 8005e00:	08005f51 	.word	0x08005f51
 8005e04:	08005f51 	.word	0x08005f51
 8005e08:	08005f51 	.word	0x08005f51
 8005e0c:	08005f51 	.word	0x08005f51
 8005e10:	08005f51 	.word	0x08005f51
 8005e14:	08005f51 	.word	0x08005f51
 8005e18:	08005e33 	.word	0x08005e33
  {
    case TUSB_DESC_DEVICE:
    {
      TU_LOG(USBD_DBG, " Device\r\n");

      void* desc_device = (void*) (uintptr_t) tud_descriptor_device_cb();
 8005e1c:	f7fb f94a 	bl	80010b4 <tud_descriptor_device_cb>
 8005e20:	62b8      	str	r0, [r7, #40]	; 0x28
        mod_request.wLength = CFG_TUD_ENDPOINT0_SIZE;

        return tud_control_xfer(rhport, &mod_request, desc_device, CFG_TUD_ENDPOINT0_SIZE);
      }else
      {
        return tud_control_xfer(rhport, p_request, desc_device, sizeof(tusb_desc_device_t));
 8005e22:	79f8      	ldrb	r0, [r7, #7]
 8005e24:	2312      	movs	r3, #18
 8005e26:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005e28:	6839      	ldr	r1, [r7, #0]
 8005e2a:	f000 fe4b 	bl	8006ac4 <tud_control_xfer>
 8005e2e:	4603      	mov	r3, r0
 8005e30:	e08f      	b.n	8005f52 <process_get_descriptor+0x1b6>
    case TUSB_DESC_BOS:
    {
      TU_LOG(USBD_DBG, " BOS\r\n");

      // requested by host if USB > 2.0 ( i.e 2.1 or 3.x )
      if (!tud_descriptor_bos_cb) return false;
 8005e32:	4b4a      	ldr	r3, [pc, #296]	; (8005f5c <process_get_descriptor+0x1c0>)
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d101      	bne.n	8005e3c <process_get_descriptor+0xa0>
 8005e38:	2300      	movs	r3, #0
 8005e3a:	e08a      	b.n	8005f52 <process_get_descriptor+0x1b6>

      uintptr_t desc_bos = (uintptr_t) tud_descriptor_bos_cb();
 8005e3c:	f3af 8000 	nop.w
 8005e40:	4603      	mov	r3, r0
 8005e42:	647b      	str	r3, [r7, #68]	; 0x44
      TU_ASSERT(desc_bos);
 8005e44:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d10a      	bne.n	8005e60 <process_get_descriptor+0xc4>
 8005e4a:	4b45      	ldr	r3, [pc, #276]	; (8005f60 <process_get_descriptor+0x1c4>)
 8005e4c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005e4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f003 0301 	and.w	r3, r3, #1
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d000      	beq.n	8005e5c <process_get_descriptor+0xc0>
 8005e5a:	be00      	bkpt	0x0000
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	e078      	b.n	8005f52 <process_get_descriptor+0x1b6>

      // Use offsetof to avoid pointer to the odd/misaligned address
      uint16_t const total_len = tu_le16toh( tu_unaligned_read16((const void*) (desc_bos + offsetof(tusb_desc_bos_t, wTotalLength))) );
 8005e60:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005e62:	3302      	adds	r3, #2
 8005e64:	623b      	str	r3, [r7, #32]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_unaligned_read16  (const void* mem) { return *((uint16_t const *) mem); }
 8005e66:	6a3b      	ldr	r3, [r7, #32]
 8005e68:	881b      	ldrh	r3, [r3, #0]
 8005e6a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

      return tud_control_xfer(rhport, p_request, (void*) desc_bos, total_len);
 8005e6e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005e70:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8005e74:	79f8      	ldrb	r0, [r7, #7]
 8005e76:	6839      	ldr	r1, [r7, #0]
 8005e78:	f000 fe24 	bl	8006ac4 <tud_control_xfer>
 8005e7c:	4603      	mov	r3, r0
 8005e7e:	e068      	b.n	8005f52 <process_get_descriptor+0x1b6>
    case TUSB_DESC_CONFIGURATION:
    case TUSB_DESC_OTHER_SPEED_CONFIG:
    {
      uintptr_t desc_config;

      if ( desc_type == TUSB_DESC_CONFIGURATION )
 8005e80:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8005e84:	2b02      	cmp	r3, #2
 8005e86:	d107      	bne.n	8005e98 <process_get_descriptor+0xfc>
      {
        TU_LOG(USBD_DBG, " Configuration[%u]\r\n", desc_index);
        desc_config = (uintptr_t) tud_descriptor_configuration_cb(desc_index);
 8005e88:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	f7fb f91b 	bl	80010c8 <tud_descriptor_configuration_cb>
 8005e92:	4603      	mov	r3, r0
 8005e94:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005e96:	e00b      	b.n	8005eb0 <process_get_descriptor+0x114>
      }else
      {
        // Host only request this after getting Device Qualifier descriptor
        TU_LOG(USBD_DBG, " Other Speed Configuration\r\n");
        TU_VERIFY( tud_descriptor_other_speed_configuration_cb );
 8005e98:	4b32      	ldr	r3, [pc, #200]	; (8005f64 <process_get_descriptor+0x1c8>)
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d101      	bne.n	8005ea2 <process_get_descriptor+0x106>
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	e057      	b.n	8005f52 <process_get_descriptor+0x1b6>
        desc_config = (uintptr_t) tud_descriptor_other_speed_configuration_cb(desc_index);
 8005ea2:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	f3af 8000 	nop.w
 8005eac:	4603      	mov	r3, r0
 8005eae:	64fb      	str	r3, [r7, #76]	; 0x4c
      }

      TU_ASSERT(desc_config);
 8005eb0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d10a      	bne.n	8005ecc <process_get_descriptor+0x130>
 8005eb6:	4b2a      	ldr	r3, [pc, #168]	; (8005f60 <process_get_descriptor+0x1c4>)
 8005eb8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005eba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f003 0301 	and.w	r3, r3, #1
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d000      	beq.n	8005ec8 <process_get_descriptor+0x12c>
 8005ec6:	be00      	bkpt	0x0000
 8005ec8:	2300      	movs	r3, #0
 8005eca:	e042      	b.n	8005f52 <process_get_descriptor+0x1b6>

      // Use offsetof to avoid pointer to the odd/misaligned address
      uint16_t const total_len = tu_le16toh( tu_unaligned_read16((const void*) (desc_config + offsetof(tusb_desc_configuration_t, wTotalLength))) );
 8005ecc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005ece:	3302      	adds	r3, #2
 8005ed0:	61fb      	str	r3, [r7, #28]
 8005ed2:	69fb      	ldr	r3, [r7, #28]
 8005ed4:	881b      	ldrh	r3, [r3, #0]
 8005ed6:	867b      	strh	r3, [r7, #50]	; 0x32

      return tud_control_xfer(rhport, p_request, (void*) desc_config, total_len);
 8005ed8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005eda:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8005edc:	79f8      	ldrb	r0, [r7, #7]
 8005ede:	6839      	ldr	r1, [r7, #0]
 8005ee0:	f000 fdf0 	bl	8006ac4 <tud_control_xfer>
 8005ee4:	4603      	mov	r3, r0
 8005ee6:	e034      	b.n	8005f52 <process_get_descriptor+0x1b6>
    case TUSB_DESC_STRING:
    {
      TU_LOG(USBD_DBG, " String[%u]\r\n", desc_index);

      // String Descriptor always uses the desc set from user
      uint8_t const* desc_str = (uint8_t const*) tud_descriptor_string_cb(desc_index, tu_le16toh(p_request->wIndex));
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	889b      	ldrh	r3, [r3, #4]
 8005eec:	b29a      	uxth	r2, r3
 8005eee:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8005ef2:	4611      	mov	r1, r2
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	f7fb f8f5 	bl	80010e4 <tud_descriptor_string_cb>
 8005efa:	6378      	str	r0, [r7, #52]	; 0x34
      TU_VERIFY(desc_str);
 8005efc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d101      	bne.n	8005f06 <process_get_descriptor+0x16a>
 8005f02:	2300      	movs	r3, #0
 8005f04:	e025      	b.n	8005f52 <process_get_descriptor+0x1b6>
 8005f06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f08:	61bb      	str	r3, [r7, #24]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
 8005f0a:	69bb      	ldr	r3, [r7, #24]
 8005f0c:	781b      	ldrb	r3, [r3, #0]

      // first byte of descriptor is its size
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_str, tu_desc_len(desc_str));
 8005f0e:	b29b      	uxth	r3, r3
 8005f10:	79f8      	ldrb	r0, [r7, #7]
 8005f12:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005f14:	6839      	ldr	r1, [r7, #0]
 8005f16:	f000 fdd5 	bl	8006ac4 <tud_control_xfer>
 8005f1a:	4603      	mov	r3, r0
 8005f1c:	e019      	b.n	8005f52 <process_get_descriptor+0x1b6>

    case TUSB_DESC_DEVICE_QUALIFIER:
    {
      TU_LOG(USBD_DBG, " Device Qualifier\r\n");

      TU_VERIFY( tud_descriptor_device_qualifier_cb );
 8005f1e:	4b12      	ldr	r3, [pc, #72]	; (8005f68 <process_get_descriptor+0x1cc>)
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d101      	bne.n	8005f28 <process_get_descriptor+0x18c>
 8005f24:	2300      	movs	r3, #0
 8005f26:	e014      	b.n	8005f52 <process_get_descriptor+0x1b6>

      uint8_t const* desc_qualifier = tud_descriptor_device_qualifier_cb();
 8005f28:	f3af 8000 	nop.w
 8005f2c:	63b8      	str	r0, [r7, #56]	; 0x38
      TU_VERIFY(desc_qualifier);
 8005f2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d101      	bne.n	8005f38 <process_get_descriptor+0x19c>
 8005f34:	2300      	movs	r3, #0
 8005f36:	e00c      	b.n	8005f52 <process_get_descriptor+0x1b6>
 8005f38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f3a:	617b      	str	r3, [r7, #20]
 8005f3c:	697b      	ldr	r3, [r7, #20]
 8005f3e:	781b      	ldrb	r3, [r3, #0]

      // first byte of descriptor is its size
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_qualifier, tu_desc_len(desc_qualifier));
 8005f40:	b29b      	uxth	r3, r3
 8005f42:	79f8      	ldrb	r0, [r7, #7]
 8005f44:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005f46:	6839      	ldr	r1, [r7, #0]
 8005f48:	f000 fdbc 	bl	8006ac4 <tud_control_xfer>
 8005f4c:	4603      	mov	r3, r0
 8005f4e:	e000      	b.n	8005f52 <process_get_descriptor+0x1b6>
    }
    // break; // unreachable

    default: return false;
 8005f50:	2300      	movs	r3, #0
  }
}
 8005f52:	4618      	mov	r0, r3
 8005f54:	3750      	adds	r7, #80	; 0x50
 8005f56:	46bd      	mov	sp, r7
 8005f58:	bd80      	pop	{r7, pc}
 8005f5a:	bf00      	nop
 8005f5c:	00000000 	.word	0x00000000
 8005f60:	e000edf0 	.word	0xe000edf0
	...

08005f6c <dcd_event_handler>:

//--------------------------------------------------------------------+
// DCD Event Handler
//--------------------------------------------------------------------+
TU_ATTR_FAST_FUNC void dcd_event_handler(dcd_event_t const * event, bool in_isr)
{
 8005f6c:	b580      	push	{r7, lr}
 8005f6e:	b0aa      	sub	sp, #168	; 0xa8
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	6078      	str	r0, [r7, #4]
 8005f74:	460b      	mov	r3, r1
 8005f76:	70fb      	strb	r3, [r7, #3]
  switch (event->event_id)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	785b      	ldrb	r3, [r3, #1]
 8005f7c:	3b02      	subs	r3, #2
 8005f7e:	2b03      	cmp	r3, #3
 8005f80:	f200 8198 	bhi.w	80062b4 <dcd_event_handler+0x348>
 8005f84:	a201      	add	r2, pc, #4	; (adr r2, 8005f8c <dcd_event_handler+0x20>)
 8005f86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f8a:	bf00      	nop
 8005f8c:	08005f9d 	.word	0x08005f9d
 8005f90:	080061a1 	.word	0x080061a1
 8005f94:	0800605d 	.word	0x0800605d
 8005f98:	08006103 	.word	0x08006103
  {
    case DCD_EVENT_UNPLUGGED:
      _usbd_dev.connected  = 0;
 8005f9c:	4a82      	ldr	r2, [pc, #520]	; (80061a8 <dcd_event_handler+0x23c>)
 8005f9e:	7813      	ldrb	r3, [r2, #0]
 8005fa0:	f36f 0300 	bfc	r3, #0, #1
 8005fa4:	7013      	strb	r3, [r2, #0]
      _usbd_dev.addressed  = 0;
 8005fa6:	4a80      	ldr	r2, [pc, #512]	; (80061a8 <dcd_event_handler+0x23c>)
 8005fa8:	7813      	ldrb	r3, [r2, #0]
 8005faa:	f36f 0341 	bfc	r3, #1, #1
 8005fae:	7013      	strb	r3, [r2, #0]
      _usbd_dev.cfg_num    = 0;
 8005fb0:	4b7d      	ldr	r3, [pc, #500]	; (80061a8 <dcd_event_handler+0x23c>)
 8005fb2:	2200      	movs	r2, #0
 8005fb4:	705a      	strb	r2, [r3, #1]
      _usbd_dev.suspended  = 0;
 8005fb6:	4a7c      	ldr	r2, [pc, #496]	; (80061a8 <dcd_event_handler+0x23c>)
 8005fb8:	7813      	ldrb	r3, [r2, #0]
 8005fba:	f36f 0382 	bfc	r3, #2, #1
 8005fbe:	7013      	strb	r3, [r2, #0]
      osal_queue_send(_usbd_q, event, in_isr);
 8005fc0:	4b7a      	ldr	r3, [pc, #488]	; (80061ac <dcd_event_handler+0x240>)
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005fce:	78fb      	ldrb	r3, [r7, #3]
 8005fd0:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
}

TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_send(osal_queue_t qhdl, void const * data, bool in_isr)
{
  if (!in_isr) {
 8005fd4:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8005fd8:	f083 0301 	eor.w	r3, r3, #1
 8005fdc:	b2db      	uxtb	r3, r3
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d009      	beq.n	8005ff6 <dcd_event_handler+0x8a>
 8005fe2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005fe6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  qhdl->interrupt_set(false);
 8005fea:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	2000      	movs	r0, #0
 8005ff2:	4798      	blx	r3
}
 8005ff4:	bf00      	nop
    _osal_q_lock(qhdl);
  }

  bool success = tu_fifo_write(&qhdl->ff, data);
 8005ff6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005ffa:	3304      	adds	r3, #4
 8005ffc:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 8006000:	4618      	mov	r0, r3
 8006002:	f7ff f81a 	bl	800503a <tu_fifo_write>
 8006006:	4603      	mov	r3, r0
 8006008:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f

  if (!in_isr) {
 800600c:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8006010:	f083 0301 	eor.w	r3, r3, #1
 8006014:	b2db      	uxtb	r3, r3
 8006016:	2b00      	cmp	r3, #0
 8006018:	d009      	beq.n	800602e <dcd_event_handler+0xc2>
 800601a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800601e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  qhdl->interrupt_set(true);
 8006022:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	2001      	movs	r0, #1
 800602a:	4798      	blx	r3
}
 800602c:	bf00      	nop
    _osal_q_unlock(qhdl);
  }

  TU_ASSERT(success);
 800602e:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8006032:	f083 0301 	eor.w	r3, r3, #1
 8006036:	b2db      	uxtb	r3, r3
 8006038:	2b00      	cmp	r3, #0
 800603a:	d00b      	beq.n	8006054 <dcd_event_handler+0xe8>
 800603c:	4b5c      	ldr	r3, [pc, #368]	; (80061b0 <dcd_event_handler+0x244>)
 800603e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006042:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	f003 0301 	and.w	r3, r3, #1
 800604c:	2b00      	cmp	r3, #0
 800604e:	d003      	beq.n	8006058 <dcd_event_handler+0xec>
 8006050:	be00      	bkpt	0x0000
 8006052:	e001      	b.n	8006058 <dcd_event_handler+0xec>

  return success;
 8006054:	bf00      	nop
 8006056:	e172      	b.n	800633e <dcd_event_handler+0x3d2>
  TU_ASSERT(success);
 8006058:	bf00      	nop
    break;
 800605a:	e170      	b.n	800633e <dcd_event_handler+0x3d2>
    case DCD_EVENT_SUSPEND:
      // NOTE: When plugging/unplugging device, the D+/D- state are unstable and
      // can accidentally meet the SUSPEND condition ( Bus Idle for 3ms ).
      // In addition, some MCUs such as SAMD or boards that haven no VBUS detection cannot distinguish
      // suspended vs disconnected. We will skip handling SUSPEND/RESUME event if not currently connected
      if ( _usbd_dev.connected )
 800605c:	4b52      	ldr	r3, [pc, #328]	; (80061a8 <dcd_event_handler+0x23c>)
 800605e:	781b      	ldrb	r3, [r3, #0]
 8006060:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8006064:	b2db      	uxtb	r3, r3
 8006066:	2b00      	cmp	r3, #0
 8006068:	f000 8164 	beq.w	8006334 <dcd_event_handler+0x3c8>
      {
        _usbd_dev.suspended = 1;
 800606c:	4a4e      	ldr	r2, [pc, #312]	; (80061a8 <dcd_event_handler+0x23c>)
 800606e:	7813      	ldrb	r3, [r2, #0]
 8006070:	f043 0304 	orr.w	r3, r3, #4
 8006074:	7013      	strb	r3, [r2, #0]
        osal_queue_send(_usbd_q, event, in_isr);
 8006076:	4b4d      	ldr	r3, [pc, #308]	; (80061ac <dcd_event_handler+0x240>)
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	67fb      	str	r3, [r7, #124]	; 0x7c
 8006082:	78fb      	ldrb	r3, [r7, #3]
 8006084:	f887 307b 	strb.w	r3, [r7, #123]	; 0x7b
  if (!in_isr) {
 8006088:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 800608c:	f083 0301 	eor.w	r3, r3, #1
 8006090:	b2db      	uxtb	r3, r3
 8006092:	2b00      	cmp	r3, #0
 8006094:	d007      	beq.n	80060a6 <dcd_event_handler+0x13a>
 8006096:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800609a:	677b      	str	r3, [r7, #116]	; 0x74
  qhdl->interrupt_set(false);
 800609c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	2000      	movs	r0, #0
 80060a2:	4798      	blx	r3
}
 80060a4:	bf00      	nop
  bool success = tu_fifo_write(&qhdl->ff, data);
 80060a6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80060aa:	3304      	adds	r3, #4
 80060ac:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80060ae:	4618      	mov	r0, r3
 80060b0:	f7fe ffc3 	bl	800503a <tu_fifo_write>
 80060b4:	4603      	mov	r3, r0
 80060b6:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73
  if (!in_isr) {
 80060ba:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 80060be:	f083 0301 	eor.w	r3, r3, #1
 80060c2:	b2db      	uxtb	r3, r3
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d007      	beq.n	80060d8 <dcd_event_handler+0x16c>
 80060c8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80060cc:	66fb      	str	r3, [r7, #108]	; 0x6c
  qhdl->interrupt_set(true);
 80060ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	2001      	movs	r0, #1
 80060d4:	4798      	blx	r3
}
 80060d6:	bf00      	nop
  TU_ASSERT(success);
 80060d8:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 80060dc:	f083 0301 	eor.w	r3, r3, #1
 80060e0:	b2db      	uxtb	r3, r3
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d009      	beq.n	80060fa <dcd_event_handler+0x18e>
 80060e6:	4b32      	ldr	r3, [pc, #200]	; (80061b0 <dcd_event_handler+0x244>)
 80060e8:	66bb      	str	r3, [r7, #104]	; 0x68
 80060ea:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f003 0301 	and.w	r3, r3, #1
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d003      	beq.n	80060fe <dcd_event_handler+0x192>
 80060f6:	be00      	bkpt	0x0000
 80060f8:	e001      	b.n	80060fe <dcd_event_handler+0x192>
  return success;
 80060fa:	bf00      	nop
 80060fc:	e11a      	b.n	8006334 <dcd_event_handler+0x3c8>
  TU_ASSERT(success);
 80060fe:	bf00      	nop
      }
    break;
 8006100:	e118      	b.n	8006334 <dcd_event_handler+0x3c8>

    case DCD_EVENT_RESUME:
      // skip event if not connected (especially required for SAMD)
      if ( _usbd_dev.connected )
 8006102:	4b29      	ldr	r3, [pc, #164]	; (80061a8 <dcd_event_handler+0x23c>)
 8006104:	781b      	ldrb	r3, [r3, #0]
 8006106:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800610a:	b2db      	uxtb	r3, r3
 800610c:	2b00      	cmp	r3, #0
 800610e:	f000 8113 	beq.w	8006338 <dcd_event_handler+0x3cc>
      {
        _usbd_dev.suspended = 0;
 8006112:	4a25      	ldr	r2, [pc, #148]	; (80061a8 <dcd_event_handler+0x23c>)
 8006114:	7813      	ldrb	r3, [r2, #0]
 8006116:	f36f 0382 	bfc	r3, #2, #1
 800611a:	7013      	strb	r3, [r2, #0]
        osal_queue_send(_usbd_q, event, in_isr);
 800611c:	4b23      	ldr	r3, [pc, #140]	; (80061ac <dcd_event_handler+0x240>)
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	667b      	str	r3, [r7, #100]	; 0x64
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	663b      	str	r3, [r7, #96]	; 0x60
 8006126:	78fb      	ldrb	r3, [r7, #3]
 8006128:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  if (!in_isr) {
 800612c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006130:	f083 0301 	eor.w	r3, r3, #1
 8006134:	b2db      	uxtb	r3, r3
 8006136:	2b00      	cmp	r3, #0
 8006138:	d006      	beq.n	8006148 <dcd_event_handler+0x1dc>
 800613a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800613c:	65bb      	str	r3, [r7, #88]	; 0x58
  qhdl->interrupt_set(false);
 800613e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	2000      	movs	r0, #0
 8006144:	4798      	blx	r3
}
 8006146:	bf00      	nop
  bool success = tu_fifo_write(&qhdl->ff, data);
 8006148:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800614a:	3304      	adds	r3, #4
 800614c:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800614e:	4618      	mov	r0, r3
 8006150:	f7fe ff73 	bl	800503a <tu_fifo_write>
 8006154:	4603      	mov	r3, r0
 8006156:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
  if (!in_isr) {
 800615a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800615e:	f083 0301 	eor.w	r3, r3, #1
 8006162:	b2db      	uxtb	r3, r3
 8006164:	2b00      	cmp	r3, #0
 8006166:	d006      	beq.n	8006176 <dcd_event_handler+0x20a>
 8006168:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800616a:	653b      	str	r3, [r7, #80]	; 0x50
  qhdl->interrupt_set(true);
 800616c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	2001      	movs	r0, #1
 8006172:	4798      	blx	r3
}
 8006174:	bf00      	nop
  TU_ASSERT(success);
 8006176:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800617a:	f083 0301 	eor.w	r3, r3, #1
 800617e:	b2db      	uxtb	r3, r3
 8006180:	2b00      	cmp	r3, #0
 8006182:	d009      	beq.n	8006198 <dcd_event_handler+0x22c>
 8006184:	4b0a      	ldr	r3, [pc, #40]	; (80061b0 <dcd_event_handler+0x244>)
 8006186:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006188:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f003 0301 	and.w	r3, r3, #1
 8006190:	2b00      	cmp	r3, #0
 8006192:	d003      	beq.n	800619c <dcd_event_handler+0x230>
 8006194:	be00      	bkpt	0x0000
 8006196:	e001      	b.n	800619c <dcd_event_handler+0x230>
  return success;
 8006198:	bf00      	nop
 800619a:	e0cd      	b.n	8006338 <dcd_event_handler+0x3cc>
  TU_ASSERT(success);
 800619c:	bf00      	nop
      }
    break;
 800619e:	e0cb      	b.n	8006338 <dcd_event_handler+0x3cc>

    case DCD_EVENT_SOF:
      // SOF driver handler in ISR context
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++)
 80061a0:	2300      	movs	r3, #0
 80061a2:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
 80061a6:	e023      	b.n	80061f0 <dcd_event_handler+0x284>
 80061a8:	200019a8 	.word	0x200019a8
 80061ac:	20001a9c 	.word	0x20001a9c
 80061b0:	e000edf0 	.word	0xe000edf0
      {
        usbd_class_driver_t const * driver = get_driver(i);
 80061b4:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 80061b8:	4618      	mov	r0, r3
 80061ba:	f7fe ffc9 	bl	8005150 <get_driver>
 80061be:	f8c7 00a0 	str.w	r0, [r7, #160]	; 0xa0
        if (driver && driver->sof)
 80061c2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d00d      	beq.n	80061e6 <dcd_event_handler+0x27a>
 80061ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80061ce:	695b      	ldr	r3, [r3, #20]
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d008      	beq.n	80061e6 <dcd_event_handler+0x27a>
        {
          driver->sof(event->rhport, event->sof.frame_count);
 80061d4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80061d8:	695b      	ldr	r3, [r3, #20]
 80061da:	687a      	ldr	r2, [r7, #4]
 80061dc:	7810      	ldrb	r0, [r2, #0]
 80061de:	687a      	ldr	r2, [r7, #4]
 80061e0:	6852      	ldr	r2, [r2, #4]
 80061e2:	4611      	mov	r1, r2
 80061e4:	4798      	blx	r3
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++)
 80061e6:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 80061ea:	3301      	adds	r3, #1
 80061ec:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
 80061f0:	4b55      	ldr	r3, [pc, #340]	; (8006348 <dcd_event_handler+0x3dc>)
 80061f2:	781b      	ldrb	r3, [r3, #0]
 80061f4:	1c5a      	adds	r2, r3, #1
 80061f6:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 80061fa:	429a      	cmp	r2, r3
 80061fc:	dada      	bge.n	80061b4 <dcd_event_handler+0x248>
        }
      }

      // Some MCUs after running dcd_remote_wakeup() does not have way to detect the end of remote wakeup
      // which last 1-15 ms. DCD can use SOF as a clear indicator that bus is back to operational
      if ( _usbd_dev.suspended )
 80061fe:	4b53      	ldr	r3, [pc, #332]	; (800634c <dcd_event_handler+0x3e0>)
 8006200:	781b      	ldrb	r3, [r3, #0]
 8006202:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8006206:	b2db      	uxtb	r3, r3
 8006208:	2b00      	cmp	r3, #0
 800620a:	f000 8097 	beq.w	800633c <dcd_event_handler+0x3d0>
      {
        _usbd_dev.suspended = 0;
 800620e:	4a4f      	ldr	r2, [pc, #316]	; (800634c <dcd_event_handler+0x3e0>)
 8006210:	7813      	ldrb	r3, [r2, #0]
 8006212:	f36f 0382 	bfc	r3, #2, #1
 8006216:	7013      	strb	r3, [r2, #0]

        dcd_event_t const event_resume = { .rhport = event->rhport, .event_id = DCD_EVENT_RESUME };
 8006218:	f107 0308 	add.w	r3, r7, #8
 800621c:	2200      	movs	r2, #0
 800621e:	601a      	str	r2, [r3, #0]
 8006220:	605a      	str	r2, [r3, #4]
 8006222:	609a      	str	r2, [r3, #8]
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	781b      	ldrb	r3, [r3, #0]
 8006228:	723b      	strb	r3, [r7, #8]
 800622a:	2305      	movs	r3, #5
 800622c:	727b      	strb	r3, [r7, #9]
        osal_queue_send(_usbd_q, &event_resume, in_isr);
 800622e:	4b48      	ldr	r3, [pc, #288]	; (8006350 <dcd_event_handler+0x3e4>)
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	64bb      	str	r3, [r7, #72]	; 0x48
 8006234:	f107 0308 	add.w	r3, r7, #8
 8006238:	647b      	str	r3, [r7, #68]	; 0x44
 800623a:	78fb      	ldrb	r3, [r7, #3]
 800623c:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  if (!in_isr) {
 8006240:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8006244:	f083 0301 	eor.w	r3, r3, #1
 8006248:	b2db      	uxtb	r3, r3
 800624a:	2b00      	cmp	r3, #0
 800624c:	d006      	beq.n	800625c <dcd_event_handler+0x2f0>
 800624e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006250:	63fb      	str	r3, [r7, #60]	; 0x3c
  qhdl->interrupt_set(false);
 8006252:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	2000      	movs	r0, #0
 8006258:	4798      	blx	r3
}
 800625a:	bf00      	nop
  bool success = tu_fifo_write(&qhdl->ff, data);
 800625c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800625e:	3304      	adds	r3, #4
 8006260:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006262:	4618      	mov	r0, r3
 8006264:	f7fe fee9 	bl	800503a <tu_fifo_write>
 8006268:	4603      	mov	r3, r0
 800626a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  if (!in_isr) {
 800626e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8006272:	f083 0301 	eor.w	r3, r3, #1
 8006276:	b2db      	uxtb	r3, r3
 8006278:	2b00      	cmp	r3, #0
 800627a:	d006      	beq.n	800628a <dcd_event_handler+0x31e>
 800627c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800627e:	637b      	str	r3, [r7, #52]	; 0x34
  qhdl->interrupt_set(true);
 8006280:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	2001      	movs	r0, #1
 8006286:	4798      	blx	r3
}
 8006288:	bf00      	nop
  TU_ASSERT(success);
 800628a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800628e:	f083 0301 	eor.w	r3, r3, #1
 8006292:	b2db      	uxtb	r3, r3
 8006294:	2b00      	cmp	r3, #0
 8006296:	d009      	beq.n	80062ac <dcd_event_handler+0x340>
 8006298:	4b2e      	ldr	r3, [pc, #184]	; (8006354 <dcd_event_handler+0x3e8>)
 800629a:	633b      	str	r3, [r7, #48]	; 0x30
 800629c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	f003 0301 	and.w	r3, r3, #1
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d003      	beq.n	80062b0 <dcd_event_handler+0x344>
 80062a8:	be00      	bkpt	0x0000
 80062aa:	e001      	b.n	80062b0 <dcd_event_handler+0x344>
  return success;
 80062ac:	bf00      	nop
 80062ae:	e045      	b.n	800633c <dcd_event_handler+0x3d0>
  TU_ASSERT(success);
 80062b0:	bf00      	nop
      }

      // skip osal queue for SOF in usbd task
    break;
 80062b2:	e043      	b.n	800633c <dcd_event_handler+0x3d0>

    default:
      osal_queue_send(_usbd_q, event, in_isr);
 80062b4:	4b26      	ldr	r3, [pc, #152]	; (8006350 <dcd_event_handler+0x3e4>)
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	62bb      	str	r3, [r7, #40]	; 0x28
 80062be:	78fb      	ldrb	r3, [r7, #3]
 80062c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if (!in_isr) {
 80062c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80062c8:	f083 0301 	eor.w	r3, r3, #1
 80062cc:	b2db      	uxtb	r3, r3
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d006      	beq.n	80062e0 <dcd_event_handler+0x374>
 80062d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062d4:	623b      	str	r3, [r7, #32]
  qhdl->interrupt_set(false);
 80062d6:	6a3b      	ldr	r3, [r7, #32]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	2000      	movs	r0, #0
 80062dc:	4798      	blx	r3
}
 80062de:	bf00      	nop
  bool success = tu_fifo_write(&qhdl->ff, data);
 80062e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062e2:	3304      	adds	r3, #4
 80062e4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80062e6:	4618      	mov	r0, r3
 80062e8:	f7fe fea7 	bl	800503a <tu_fifo_write>
 80062ec:	4603      	mov	r3, r0
 80062ee:	77fb      	strb	r3, [r7, #31]
  if (!in_isr) {
 80062f0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80062f4:	f083 0301 	eor.w	r3, r3, #1
 80062f8:	b2db      	uxtb	r3, r3
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d006      	beq.n	800630c <dcd_event_handler+0x3a0>
 80062fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006300:	61bb      	str	r3, [r7, #24]
  qhdl->interrupt_set(true);
 8006302:	69bb      	ldr	r3, [r7, #24]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	2001      	movs	r0, #1
 8006308:	4798      	blx	r3
}
 800630a:	bf00      	nop
  TU_ASSERT(success);
 800630c:	7ffb      	ldrb	r3, [r7, #31]
 800630e:	f083 0301 	eor.w	r3, r3, #1
 8006312:	b2db      	uxtb	r3, r3
 8006314:	2b00      	cmp	r3, #0
 8006316:	d009      	beq.n	800632c <dcd_event_handler+0x3c0>
 8006318:	4b0e      	ldr	r3, [pc, #56]	; (8006354 <dcd_event_handler+0x3e8>)
 800631a:	617b      	str	r3, [r7, #20]
 800631c:	697b      	ldr	r3, [r7, #20]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f003 0301 	and.w	r3, r3, #1
 8006324:	2b00      	cmp	r3, #0
 8006326:	d003      	beq.n	8006330 <dcd_event_handler+0x3c4>
 8006328:	be00      	bkpt	0x0000
 800632a:	e001      	b.n	8006330 <dcd_event_handler+0x3c4>
  return success;
 800632c:	bf00      	nop
 800632e:	e006      	b.n	800633e <dcd_event_handler+0x3d2>
  TU_ASSERT(success);
 8006330:	bf00      	nop
    break;
 8006332:	e004      	b.n	800633e <dcd_event_handler+0x3d2>
    break;
 8006334:	bf00      	nop
 8006336:	e002      	b.n	800633e <dcd_event_handler+0x3d2>
    break;
 8006338:	bf00      	nop
 800633a:	e000      	b.n	800633e <dcd_event_handler+0x3d2>
    break;
 800633c:	bf00      	nop
  }
}
 800633e:	bf00      	nop
 8006340:	37a8      	adds	r7, #168	; 0xa8
 8006342:	46bd      	mov	sp, r7
 8006344:	bd80      	pop	{r7, pc}
 8006346:	bf00      	nop
 8006348:	200019d8 	.word	0x200019d8
 800634c:	200019a8 	.word	0x200019a8
 8006350:	20001a9c 	.word	0x20001a9c
 8006354:	e000edf0 	.word	0xe000edf0

08006358 <usbd_int_set>:
//--------------------------------------------------------------------+
// USBD API For Class Driver
//--------------------------------------------------------------------+

void usbd_int_set(bool enabled)
{
 8006358:	b580      	push	{r7, lr}
 800635a:	b082      	sub	sp, #8
 800635c:	af00      	add	r7, sp, #0
 800635e:	4603      	mov	r3, r0
 8006360:	71fb      	strb	r3, [r7, #7]
  if (enabled)
 8006362:	79fb      	ldrb	r3, [r7, #7]
 8006364:	2b00      	cmp	r3, #0
 8006366:	d005      	beq.n	8006374 <usbd_int_set+0x1c>
  {
    dcd_int_enable(_usbd_rhport);
 8006368:	4b07      	ldr	r3, [pc, #28]	; (8006388 <usbd_int_set+0x30>)
 800636a:	781b      	ldrb	r3, [r3, #0]
 800636c:	4618      	mov	r0, r3
 800636e:	f001 f827 	bl	80073c0 <dcd_int_enable>
  }else
  {
    dcd_int_disable(_usbd_rhport);
  }
}
 8006372:	e004      	b.n	800637e <usbd_int_set+0x26>
    dcd_int_disable(_usbd_rhport);
 8006374:	4b04      	ldr	r3, [pc, #16]	; (8006388 <usbd_int_set+0x30>)
 8006376:	781b      	ldrb	r3, [r3, #0]
 8006378:	4618      	mov	r0, r3
 800637a:	f001 f82d 	bl	80073d8 <dcd_int_disable>
}
 800637e:	bf00      	nop
 8006380:	3708      	adds	r7, #8
 8006382:	46bd      	mov	sp, r7
 8006384:	bd80      	pop	{r7, pc}
 8006386:	bf00      	nop
 8006388:	20000031 	.word	0x20000031

0800638c <usbd_open_edpt_pair>:

// Parse consecutive endpoint descriptors (IN & OUT)
bool usbd_open_edpt_pair(uint8_t rhport, uint8_t const* p_desc, uint8_t ep_count, uint8_t xfer_type, uint8_t* ep_out, uint8_t* ep_in)
{
 800638c:	b580      	push	{r7, lr}
 800638e:	b08a      	sub	sp, #40	; 0x28
 8006390:	af00      	add	r7, sp, #0
 8006392:	6039      	str	r1, [r7, #0]
 8006394:	4611      	mov	r1, r2
 8006396:	461a      	mov	r2, r3
 8006398:	4603      	mov	r3, r0
 800639a:	71fb      	strb	r3, [r7, #7]
 800639c:	460b      	mov	r3, r1
 800639e:	71bb      	strb	r3, [r7, #6]
 80063a0:	4613      	mov	r3, r2
 80063a2:	717b      	strb	r3, [r7, #5]
  for(int i=0; i<ep_count; i++)
 80063a4:	2300      	movs	r3, #0
 80063a6:	627b      	str	r3, [r7, #36]	; 0x24
 80063a8:	e04d      	b.n	8006446 <usbd_open_edpt_pair+0xba>
  {
    tusb_desc_endpoint_t const * desc_ep = (tusb_desc_endpoint_t const *) p_desc;
 80063aa:	683b      	ldr	r3, [r7, #0]
 80063ac:	623b      	str	r3, [r7, #32]

    TU_ASSERT(TUSB_DESC_ENDPOINT == desc_ep->bDescriptorType && xfer_type == desc_ep->bmAttributes.xfer);
 80063ae:	6a3b      	ldr	r3, [r7, #32]
 80063b0:	785b      	ldrb	r3, [r3, #1]
 80063b2:	2b05      	cmp	r3, #5
 80063b4:	d108      	bne.n	80063c8 <usbd_open_edpt_pair+0x3c>
 80063b6:	6a3b      	ldr	r3, [r7, #32]
 80063b8:	78db      	ldrb	r3, [r3, #3]
 80063ba:	f3c3 0301 	ubfx	r3, r3, #0, #2
 80063be:	b2db      	uxtb	r3, r3
 80063c0:	461a      	mov	r2, r3
 80063c2:	797b      	ldrb	r3, [r7, #5]
 80063c4:	4293      	cmp	r3, r2
 80063c6:	d00a      	beq.n	80063de <usbd_open_edpt_pair+0x52>
 80063c8:	4b23      	ldr	r3, [pc, #140]	; (8006458 <usbd_open_edpt_pair+0xcc>)
 80063ca:	61bb      	str	r3, [r7, #24]
 80063cc:	69bb      	ldr	r3, [r7, #24]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f003 0301 	and.w	r3, r3, #1
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d000      	beq.n	80063da <usbd_open_edpt_pair+0x4e>
 80063d8:	be00      	bkpt	0x0000
 80063da:	2300      	movs	r3, #0
 80063dc:	e038      	b.n	8006450 <usbd_open_edpt_pair+0xc4>
    TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
 80063de:	79fb      	ldrb	r3, [r7, #7]
 80063e0:	6a39      	ldr	r1, [r7, #32]
 80063e2:	4618      	mov	r0, r3
 80063e4:	f000 f83a 	bl	800645c <usbd_edpt_open>
 80063e8:	4603      	mov	r3, r0
 80063ea:	f083 0301 	eor.w	r3, r3, #1
 80063ee:	b2db      	uxtb	r3, r3
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d00a      	beq.n	800640a <usbd_open_edpt_pair+0x7e>
 80063f4:	4b18      	ldr	r3, [pc, #96]	; (8006458 <usbd_open_edpt_pair+0xcc>)
 80063f6:	61fb      	str	r3, [r7, #28]
 80063f8:	69fb      	ldr	r3, [r7, #28]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	f003 0301 	and.w	r3, r3, #1
 8006400:	2b00      	cmp	r3, #0
 8006402:	d000      	beq.n	8006406 <usbd_open_edpt_pair+0x7a>
 8006404:	be00      	bkpt	0x0000
 8006406:	2300      	movs	r3, #0
 8006408:	e022      	b.n	8006450 <usbd_open_edpt_pair+0xc4>

    if ( tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN )
 800640a:	6a3b      	ldr	r3, [r7, #32]
 800640c:	789b      	ldrb	r3, [r3, #2]
 800640e:	75fb      	strb	r3, [r7, #23]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8006410:	7dfb      	ldrb	r3, [r7, #23]
 8006412:	09db      	lsrs	r3, r3, #7
 8006414:	b2db      	uxtb	r3, r3
 8006416:	2b01      	cmp	r3, #1
 8006418:	d104      	bne.n	8006424 <usbd_open_edpt_pair+0x98>
    {
      (*ep_in) = desc_ep->bEndpointAddress;
 800641a:	6a3b      	ldr	r3, [r7, #32]
 800641c:	789a      	ldrb	r2, [r3, #2]
 800641e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006420:	701a      	strb	r2, [r3, #0]
 8006422:	e003      	b.n	800642c <usbd_open_edpt_pair+0xa0>
    }else
    {
      (*ep_out) = desc_ep->bEndpointAddress;
 8006424:	6a3b      	ldr	r3, [r7, #32]
 8006426:	789a      	ldrb	r2, [r3, #2]
 8006428:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800642a:	701a      	strb	r2, [r3, #0]
 800642c:	683b      	ldr	r3, [r7, #0]
 800642e:	613b      	str	r3, [r7, #16]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8006430:	693b      	ldr	r3, [r7, #16]
 8006432:	60fb      	str	r3, [r7, #12]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	781b      	ldrb	r3, [r3, #0]
 8006438:	461a      	mov	r2, r3
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	4413      	add	r3, r2
    }

    p_desc = tu_desc_next(p_desc);
 800643e:	603b      	str	r3, [r7, #0]
  for(int i=0; i<ep_count; i++)
 8006440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006442:	3301      	adds	r3, #1
 8006444:	627b      	str	r3, [r7, #36]	; 0x24
 8006446:	79bb      	ldrb	r3, [r7, #6]
 8006448:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800644a:	429a      	cmp	r2, r3
 800644c:	dbad      	blt.n	80063aa <usbd_open_edpt_pair+0x1e>
  }

  return true;
 800644e:	2301      	movs	r3, #1
}
 8006450:	4618      	mov	r0, r3
 8006452:	3728      	adds	r7, #40	; 0x28
 8006454:	46bd      	mov	sp, r7
 8006456:	bd80      	pop	{r7, pc}
 8006458:	e000edf0 	.word	0xe000edf0

0800645c <usbd_edpt_open>:
//--------------------------------------------------------------------+
// USBD Endpoint API
//--------------------------------------------------------------------+

bool usbd_edpt_open(uint8_t rhport, tusb_desc_endpoint_t const * desc_ep)
{
 800645c:	b580      	push	{r7, lr}
 800645e:	b086      	sub	sp, #24
 8006460:	af00      	add	r7, sp, #0
 8006462:	4603      	mov	r3, r0
 8006464:	6039      	str	r1, [r7, #0]
 8006466:	71fb      	strb	r3, [r7, #7]
  rhport = _usbd_rhport;
 8006468:	4b1b      	ldr	r3, [pc, #108]	; (80064d8 <usbd_edpt_open+0x7c>)
 800646a:	781b      	ldrb	r3, [r3, #0]
 800646c:	71fb      	strb	r3, [r7, #7]

  TU_ASSERT(tu_edpt_number(desc_ep->bEndpointAddress) < CFG_TUD_ENDPPOINT_MAX);
 800646e:	683b      	ldr	r3, [r7, #0]
 8006470:	789b      	ldrb	r3, [r3, #2]
 8006472:	73fb      	strb	r3, [r7, #15]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 8006474:	7bfb      	ldrb	r3, [r7, #15]
 8006476:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800647a:	b2db      	uxtb	r3, r3
 800647c:	2b05      	cmp	r3, #5
 800647e:	d90a      	bls.n	8006496 <usbd_edpt_open+0x3a>
 8006480:	4b16      	ldr	r3, [pc, #88]	; (80064dc <usbd_edpt_open+0x80>)
 8006482:	613b      	str	r3, [r7, #16]
 8006484:	693b      	ldr	r3, [r7, #16]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f003 0301 	and.w	r3, r3, #1
 800648c:	2b00      	cmp	r3, #0
 800648e:	d000      	beq.n	8006492 <usbd_edpt_open+0x36>
 8006490:	be00      	bkpt	0x0000
 8006492:	2300      	movs	r3, #0
 8006494:	e01c      	b.n	80064d0 <usbd_edpt_open+0x74>
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t) _usbd_dev.speed));
 8006496:	4b12      	ldr	r3, [pc, #72]	; (80064e0 <usbd_edpt_open+0x84>)
 8006498:	789b      	ldrb	r3, [r3, #2]
 800649a:	4619      	mov	r1, r3
 800649c:	6838      	ldr	r0, [r7, #0]
 800649e:	f002 f8cd 	bl	800863c <tu_edpt_validate>
 80064a2:	4603      	mov	r3, r0
 80064a4:	f083 0301 	eor.w	r3, r3, #1
 80064a8:	b2db      	uxtb	r3, r3
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d00a      	beq.n	80064c4 <usbd_edpt_open+0x68>
 80064ae:	4b0b      	ldr	r3, [pc, #44]	; (80064dc <usbd_edpt_open+0x80>)
 80064b0:	617b      	str	r3, [r7, #20]
 80064b2:	697b      	ldr	r3, [r7, #20]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	f003 0301 	and.w	r3, r3, #1
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d000      	beq.n	80064c0 <usbd_edpt_open+0x64>
 80064be:	be00      	bkpt	0x0000
 80064c0:	2300      	movs	r3, #0
 80064c2:	e005      	b.n	80064d0 <usbd_edpt_open+0x74>

  return dcd_edpt_open(rhport, desc_ep);
 80064c4:	79fb      	ldrb	r3, [r7, #7]
 80064c6:	6839      	ldr	r1, [r7, #0]
 80064c8:	4618      	mov	r0, r3
 80064ca:	f000 ffd5 	bl	8007478 <dcd_edpt_open>
 80064ce:	4603      	mov	r3, r0
}
 80064d0:	4618      	mov	r0, r3
 80064d2:	3718      	adds	r7, #24
 80064d4:	46bd      	mov	sp, r7
 80064d6:	bd80      	pop	{r7, pc}
 80064d8:	20000031 	.word	0x20000031
 80064dc:	e000edf0 	.word	0xe000edf0
 80064e0:	200019a8 	.word	0x200019a8

080064e4 <usbd_edpt_claim>:

bool usbd_edpt_claim(uint8_t rhport, uint8_t ep_addr)
{
 80064e4:	b580      	push	{r7, lr}
 80064e6:	b086      	sub	sp, #24
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	4603      	mov	r3, r0
 80064ec:	460a      	mov	r2, r1
 80064ee:	71fb      	strb	r3, [r7, #7]
 80064f0:	4613      	mov	r3, r2
 80064f2:	71bb      	strb	r3, [r7, #6]
 80064f4:	79bb      	ldrb	r3, [r7, #6]
 80064f6:	73bb      	strb	r3, [r7, #14]
 80064f8:	7bbb      	ldrb	r3, [r7, #14]
 80064fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80064fe:	b2db      	uxtb	r3, r3
  (void) rhport;

  // TODO add this check later, also make sure we don't starve an out endpoint while suspending
  // TU_VERIFY(tud_ready());

  uint8_t const epnum       = tu_edpt_number(ep_addr);
 8006500:	75fb      	strb	r3, [r7, #23]
 8006502:	79bb      	ldrb	r3, [r7, #6]
 8006504:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8006506:	7bfb      	ldrb	r3, [r7, #15]
 8006508:	09db      	lsrs	r3, r3, #7
 800650a:	b2db      	uxtb	r3, r3
  uint8_t const dir         = tu_edpt_dir(ep_addr);
 800650c:	75bb      	strb	r3, [r7, #22]
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 800650e:	7dfa      	ldrb	r2, [r7, #23]
 8006510:	7dbb      	ldrb	r3, [r7, #22]
 8006512:	0052      	lsls	r2, r2, #1
 8006514:	4413      	add	r3, r2
 8006516:	3318      	adds	r3, #24
 8006518:	4a06      	ldr	r2, [pc, #24]	; (8006534 <usbd_edpt_claim+0x50>)
 800651a:	4413      	add	r3, r2
 800651c:	3307      	adds	r3, #7
 800651e:	613b      	str	r3, [r7, #16]

  return tu_edpt_claim(ep_state, _usbd_mutex);
 8006520:	2100      	movs	r1, #0
 8006522:	6938      	ldr	r0, [r7, #16]
 8006524:	f002 f826 	bl	8008574 <tu_edpt_claim>
 8006528:	4603      	mov	r3, r0
}
 800652a:	4618      	mov	r0, r3
 800652c:	3718      	adds	r7, #24
 800652e:	46bd      	mov	sp, r7
 8006530:	bd80      	pop	{r7, pc}
 8006532:	bf00      	nop
 8006534:	200019a8 	.word	0x200019a8

08006538 <usbd_edpt_release>:

bool usbd_edpt_release(uint8_t rhport, uint8_t ep_addr)
{
 8006538:	b580      	push	{r7, lr}
 800653a:	b086      	sub	sp, #24
 800653c:	af00      	add	r7, sp, #0
 800653e:	4603      	mov	r3, r0
 8006540:	460a      	mov	r2, r1
 8006542:	71fb      	strb	r3, [r7, #7]
 8006544:	4613      	mov	r3, r2
 8006546:	71bb      	strb	r3, [r7, #6]
 8006548:	79bb      	ldrb	r3, [r7, #6]
 800654a:	73bb      	strb	r3, [r7, #14]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 800654c:	7bbb      	ldrb	r3, [r7, #14]
 800654e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006552:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum       = tu_edpt_number(ep_addr);
 8006554:	75fb      	strb	r3, [r7, #23]
 8006556:	79bb      	ldrb	r3, [r7, #6]
 8006558:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800655a:	7bfb      	ldrb	r3, [r7, #15]
 800655c:	09db      	lsrs	r3, r3, #7
 800655e:	b2db      	uxtb	r3, r3
  uint8_t const dir         = tu_edpt_dir(ep_addr);
 8006560:	75bb      	strb	r3, [r7, #22]
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 8006562:	7dfa      	ldrb	r2, [r7, #23]
 8006564:	7dbb      	ldrb	r3, [r7, #22]
 8006566:	0052      	lsls	r2, r2, #1
 8006568:	4413      	add	r3, r2
 800656a:	3318      	adds	r3, #24
 800656c:	4a06      	ldr	r2, [pc, #24]	; (8006588 <usbd_edpt_release+0x50>)
 800656e:	4413      	add	r3, r2
 8006570:	3307      	adds	r3, #7
 8006572:	613b      	str	r3, [r7, #16]

  return tu_edpt_release(ep_state, _usbd_mutex);
 8006574:	2100      	movs	r1, #0
 8006576:	6938      	ldr	r0, [r7, #16]
 8006578:	f002 f836 	bl	80085e8 <tu_edpt_release>
 800657c:	4603      	mov	r3, r0
}
 800657e:	4618      	mov	r0, r3
 8006580:	3718      	adds	r7, #24
 8006582:	46bd      	mov	sp, r7
 8006584:	bd80      	pop	{r7, pc}
 8006586:	bf00      	nop
 8006588:	200019a8 	.word	0x200019a8

0800658c <usbd_edpt_xfer>:

bool usbd_edpt_xfer(uint8_t rhport, uint8_t ep_addr, uint8_t * buffer, uint16_t total_bytes)
{
 800658c:	b580      	push	{r7, lr}
 800658e:	b086      	sub	sp, #24
 8006590:	af00      	add	r7, sp, #0
 8006592:	603a      	str	r2, [r7, #0]
 8006594:	461a      	mov	r2, r3
 8006596:	4603      	mov	r3, r0
 8006598:	71fb      	strb	r3, [r7, #7]
 800659a:	460b      	mov	r3, r1
 800659c:	71bb      	strb	r3, [r7, #6]
 800659e:	4613      	mov	r3, r2
 80065a0:	80bb      	strh	r3, [r7, #4]
  rhport = _usbd_rhport;
 80065a2:	4b32      	ldr	r3, [pc, #200]	; (800666c <usbd_edpt_xfer+0xe0>)
 80065a4:	781b      	ldrb	r3, [r3, #0]
 80065a6:	71fb      	strb	r3, [r7, #7]
 80065a8:	79bb      	ldrb	r3, [r7, #6]
 80065aa:	72bb      	strb	r3, [r7, #10]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 80065ac:	7abb      	ldrb	r3, [r7, #10]
 80065ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80065b2:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 80065b4:	75fb      	strb	r3, [r7, #23]
 80065b6:	79bb      	ldrb	r3, [r7, #6]
 80065b8:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80065ba:	7afb      	ldrb	r3, [r7, #11]
 80065bc:	09db      	lsrs	r3, r3, #7
 80065be:	b2db      	uxtb	r3, r3
  uint8_t const dir   = tu_edpt_dir(ep_addr);
 80065c0:	75bb      	strb	r3, [r7, #22]
  // TU_VERIFY(tud_ready());

  TU_LOG(USBD_DBG, "  Queue EP %02X with %u bytes ...\r\n", ep_addr, total_bytes);

  // Attempt to transfer on a busy endpoint, sound like an race condition !
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 80065c2:	7dfa      	ldrb	r2, [r7, #23]
 80065c4:	7dbb      	ldrb	r3, [r7, #22]
 80065c6:	492a      	ldr	r1, [pc, #168]	; (8006670 <usbd_edpt_xfer+0xe4>)
 80065c8:	0052      	lsls	r2, r2, #1
 80065ca:	440a      	add	r2, r1
 80065cc:	4413      	add	r3, r2
 80065ce:	3318      	adds	r3, #24
 80065d0:	79db      	ldrb	r3, [r3, #7]
 80065d2:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80065d6:	b2db      	uxtb	r3, r3
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d00a      	beq.n	80065f2 <usbd_edpt_xfer+0x66>
 80065dc:	4b25      	ldr	r3, [pc, #148]	; (8006674 <usbd_edpt_xfer+0xe8>)
 80065de:	60fb      	str	r3, [r7, #12]
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f003 0301 	and.w	r3, r3, #1
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d000      	beq.n	80065ee <usbd_edpt_xfer+0x62>
 80065ec:	be00      	bkpt	0x0000
 80065ee:	2300      	movs	r3, #0
 80065f0:	e038      	b.n	8006664 <usbd_edpt_xfer+0xd8>

  // Set busy first since the actual transfer can be complete before dcd_edpt_xfer()
  // could return and USBD task can preempt and clear the busy
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 80065f2:	7dfa      	ldrb	r2, [r7, #23]
 80065f4:	7dbb      	ldrb	r3, [r7, #22]
 80065f6:	491e      	ldr	r1, [pc, #120]	; (8006670 <usbd_edpt_xfer+0xe4>)
 80065f8:	0052      	lsls	r2, r2, #1
 80065fa:	440a      	add	r2, r1
 80065fc:	4413      	add	r3, r2
 80065fe:	f103 0218 	add.w	r2, r3, #24
 8006602:	79d3      	ldrb	r3, [r2, #7]
 8006604:	f043 0301 	orr.w	r3, r3, #1
 8006608:	71d3      	strb	r3, [r2, #7]

  if ( dcd_edpt_xfer(rhport, ep_addr, buffer, total_bytes) )
 800660a:	88bb      	ldrh	r3, [r7, #4]
 800660c:	79b9      	ldrb	r1, [r7, #6]
 800660e:	79f8      	ldrb	r0, [r7, #7]
 8006610:	683a      	ldr	r2, [r7, #0]
 8006612:	f001 f88f 	bl	8007734 <dcd_edpt_xfer>
 8006616:	4603      	mov	r3, r0
 8006618:	2b00      	cmp	r3, #0
 800661a:	d001      	beq.n	8006620 <usbd_edpt_xfer+0x94>
  {
    return true;
 800661c:	2301      	movs	r3, #1
 800661e:	e021      	b.n	8006664 <usbd_edpt_xfer+0xd8>
  }else
  {
    // DCD error, mark endpoint as ready to allow next transfer
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 8006620:	7dfa      	ldrb	r2, [r7, #23]
 8006622:	7dbb      	ldrb	r3, [r7, #22]
 8006624:	4912      	ldr	r1, [pc, #72]	; (8006670 <usbd_edpt_xfer+0xe4>)
 8006626:	0052      	lsls	r2, r2, #1
 8006628:	440a      	add	r2, r1
 800662a:	4413      	add	r3, r2
 800662c:	f103 0218 	add.w	r2, r3, #24
 8006630:	79d3      	ldrb	r3, [r2, #7]
 8006632:	f36f 0300 	bfc	r3, #0, #1
 8006636:	71d3      	strb	r3, [r2, #7]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 8006638:	7dfa      	ldrb	r2, [r7, #23]
 800663a:	7dbb      	ldrb	r3, [r7, #22]
 800663c:	490c      	ldr	r1, [pc, #48]	; (8006670 <usbd_edpt_xfer+0xe4>)
 800663e:	0052      	lsls	r2, r2, #1
 8006640:	440a      	add	r2, r1
 8006642:	4413      	add	r3, r2
 8006644:	f103 0218 	add.w	r2, r3, #24
 8006648:	79d3      	ldrb	r3, [r2, #7]
 800664a:	f36f 0382 	bfc	r3, #2, #1
 800664e:	71d3      	strb	r3, [r2, #7]
    TU_LOG(USBD_DBG, "FAILED\r\n");
    TU_BREAKPOINT();
 8006650:	4b08      	ldr	r3, [pc, #32]	; (8006674 <usbd_edpt_xfer+0xe8>)
 8006652:	613b      	str	r3, [r7, #16]
 8006654:	693b      	ldr	r3, [r7, #16]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f003 0301 	and.w	r3, r3, #1
 800665c:	2b00      	cmp	r3, #0
 800665e:	d000      	beq.n	8006662 <usbd_edpt_xfer+0xd6>
 8006660:	be00      	bkpt	0x0000
    return false;
 8006662:	2300      	movs	r3, #0
  }
}
 8006664:	4618      	mov	r0, r3
 8006666:	3718      	adds	r7, #24
 8006668:	46bd      	mov	sp, r7
 800666a:	bd80      	pop	{r7, pc}
 800666c:	20000031 	.word	0x20000031
 8006670:	200019a8 	.word	0x200019a8
 8006674:	e000edf0 	.word	0xe000edf0

08006678 <usbd_edpt_xfer_fifo>:
// The number of bytes has to be given explicitly to allow more flexible control of how many
// bytes should be written and second to keep the return value free to give back a boolean
// success message. If total_bytes is too big, the FIFO will copy only what is available
// into the USB buffer!
bool usbd_edpt_xfer_fifo(uint8_t rhport, uint8_t ep_addr, tu_fifo_t * ff, uint16_t total_bytes)
{
 8006678:	b580      	push	{r7, lr}
 800667a:	b086      	sub	sp, #24
 800667c:	af00      	add	r7, sp, #0
 800667e:	603a      	str	r2, [r7, #0]
 8006680:	461a      	mov	r2, r3
 8006682:	4603      	mov	r3, r0
 8006684:	71fb      	strb	r3, [r7, #7]
 8006686:	460b      	mov	r3, r1
 8006688:	71bb      	strb	r3, [r7, #6]
 800668a:	4613      	mov	r3, r2
 800668c:	80bb      	strh	r3, [r7, #4]
  rhport = _usbd_rhport;
 800668e:	4b32      	ldr	r3, [pc, #200]	; (8006758 <usbd_edpt_xfer_fifo+0xe0>)
 8006690:	781b      	ldrb	r3, [r3, #0]
 8006692:	71fb      	strb	r3, [r7, #7]
 8006694:	79bb      	ldrb	r3, [r7, #6]
 8006696:	72bb      	strb	r3, [r7, #10]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 8006698:	7abb      	ldrb	r3, [r7, #10]
 800669a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800669e:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 80066a0:	75fb      	strb	r3, [r7, #23]
 80066a2:	79bb      	ldrb	r3, [r7, #6]
 80066a4:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80066a6:	7afb      	ldrb	r3, [r7, #11]
 80066a8:	09db      	lsrs	r3, r3, #7
 80066aa:	b2db      	uxtb	r3, r3
  uint8_t const dir   = tu_edpt_dir(ep_addr);
 80066ac:	75bb      	strb	r3, [r7, #22]

  TU_LOG(USBD_DBG, "  Queue ISO EP %02X with %u bytes ... ", ep_addr, total_bytes);

  // Attempt to transfer on a busy endpoint, sound like an race condition !
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 80066ae:	7dfa      	ldrb	r2, [r7, #23]
 80066b0:	7dbb      	ldrb	r3, [r7, #22]
 80066b2:	492a      	ldr	r1, [pc, #168]	; (800675c <usbd_edpt_xfer_fifo+0xe4>)
 80066b4:	0052      	lsls	r2, r2, #1
 80066b6:	440a      	add	r2, r1
 80066b8:	4413      	add	r3, r2
 80066ba:	3318      	adds	r3, #24
 80066bc:	79db      	ldrb	r3, [r3, #7]
 80066be:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80066c2:	b2db      	uxtb	r3, r3
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d00a      	beq.n	80066de <usbd_edpt_xfer_fifo+0x66>
 80066c8:	4b25      	ldr	r3, [pc, #148]	; (8006760 <usbd_edpt_xfer_fifo+0xe8>)
 80066ca:	60fb      	str	r3, [r7, #12]
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f003 0301 	and.w	r3, r3, #1
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d000      	beq.n	80066da <usbd_edpt_xfer_fifo+0x62>
 80066d8:	be00      	bkpt	0x0000
 80066da:	2300      	movs	r3, #0
 80066dc:	e038      	b.n	8006750 <usbd_edpt_xfer_fifo+0xd8>

  // Set busy first since the actual transfer can be complete before dcd_edpt_xfer() could return
  // and usbd task can preempt and clear the busy
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 80066de:	7dfa      	ldrb	r2, [r7, #23]
 80066e0:	7dbb      	ldrb	r3, [r7, #22]
 80066e2:	491e      	ldr	r1, [pc, #120]	; (800675c <usbd_edpt_xfer_fifo+0xe4>)
 80066e4:	0052      	lsls	r2, r2, #1
 80066e6:	440a      	add	r2, r1
 80066e8:	4413      	add	r3, r2
 80066ea:	f103 0218 	add.w	r2, r3, #24
 80066ee:	79d3      	ldrb	r3, [r2, #7]
 80066f0:	f043 0301 	orr.w	r3, r3, #1
 80066f4:	71d3      	strb	r3, [r2, #7]

  if (dcd_edpt_xfer_fifo(rhport, ep_addr, ff, total_bytes))
 80066f6:	88bb      	ldrh	r3, [r7, #4]
 80066f8:	79b9      	ldrb	r1, [r7, #6]
 80066fa:	79f8      	ldrb	r0, [r7, #7]
 80066fc:	683a      	ldr	r2, [r7, #0]
 80066fe:	f001 f881 	bl	8007804 <dcd_edpt_xfer_fifo>
 8006702:	4603      	mov	r3, r0
 8006704:	2b00      	cmp	r3, #0
 8006706:	d001      	beq.n	800670c <usbd_edpt_xfer_fifo+0x94>
  {
    TU_LOG(USBD_DBG, "OK\r\n");
    return true;
 8006708:	2301      	movs	r3, #1
 800670a:	e021      	b.n	8006750 <usbd_edpt_xfer_fifo+0xd8>
  }else
  {
    // DCD error, mark endpoint as ready to allow next transfer
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 800670c:	7dfa      	ldrb	r2, [r7, #23]
 800670e:	7dbb      	ldrb	r3, [r7, #22]
 8006710:	4912      	ldr	r1, [pc, #72]	; (800675c <usbd_edpt_xfer_fifo+0xe4>)
 8006712:	0052      	lsls	r2, r2, #1
 8006714:	440a      	add	r2, r1
 8006716:	4413      	add	r3, r2
 8006718:	f103 0218 	add.w	r2, r3, #24
 800671c:	79d3      	ldrb	r3, [r2, #7]
 800671e:	f36f 0300 	bfc	r3, #0, #1
 8006722:	71d3      	strb	r3, [r2, #7]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 8006724:	7dfa      	ldrb	r2, [r7, #23]
 8006726:	7dbb      	ldrb	r3, [r7, #22]
 8006728:	490c      	ldr	r1, [pc, #48]	; (800675c <usbd_edpt_xfer_fifo+0xe4>)
 800672a:	0052      	lsls	r2, r2, #1
 800672c:	440a      	add	r2, r1
 800672e:	4413      	add	r3, r2
 8006730:	f103 0218 	add.w	r2, r3, #24
 8006734:	79d3      	ldrb	r3, [r2, #7]
 8006736:	f36f 0382 	bfc	r3, #2, #1
 800673a:	71d3      	strb	r3, [r2, #7]
    TU_LOG(USBD_DBG, "failed\r\n");
    TU_BREAKPOINT();
 800673c:	4b08      	ldr	r3, [pc, #32]	; (8006760 <usbd_edpt_xfer_fifo+0xe8>)
 800673e:	613b      	str	r3, [r7, #16]
 8006740:	693b      	ldr	r3, [r7, #16]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f003 0301 	and.w	r3, r3, #1
 8006748:	2b00      	cmp	r3, #0
 800674a:	d000      	beq.n	800674e <usbd_edpt_xfer_fifo+0xd6>
 800674c:	be00      	bkpt	0x0000
    return false;
 800674e:	2300      	movs	r3, #0
  }
}
 8006750:	4618      	mov	r0, r3
 8006752:	3718      	adds	r7, #24
 8006754:	46bd      	mov	sp, r7
 8006756:	bd80      	pop	{r7, pc}
 8006758:	20000031 	.word	0x20000031
 800675c:	200019a8 	.word	0x200019a8
 8006760:	e000edf0 	.word	0xe000edf0

08006764 <usbd_edpt_stall>:

  return _usbd_dev.ep_status[epnum][dir].busy;
}

void usbd_edpt_stall(uint8_t rhport, uint8_t ep_addr)
{
 8006764:	b580      	push	{r7, lr}
 8006766:	b084      	sub	sp, #16
 8006768:	af00      	add	r7, sp, #0
 800676a:	4603      	mov	r3, r0
 800676c:	460a      	mov	r2, r1
 800676e:	71fb      	strb	r3, [r7, #7]
 8006770:	4613      	mov	r3, r2
 8006772:	71bb      	strb	r3, [r7, #6]
  rhport = _usbd_rhport;
 8006774:	4b1f      	ldr	r3, [pc, #124]	; (80067f4 <usbd_edpt_stall+0x90>)
 8006776:	781b      	ldrb	r3, [r3, #0]
 8006778:	71fb      	strb	r3, [r7, #7]
 800677a:	79bb      	ldrb	r3, [r7, #6]
 800677c:	733b      	strb	r3, [r7, #12]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 800677e:	7b3b      	ldrb	r3, [r7, #12]
 8006780:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006784:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 8006786:	73fb      	strb	r3, [r7, #15]
 8006788:	79bb      	ldrb	r3, [r7, #6]
 800678a:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800678c:	7b7b      	ldrb	r3, [r7, #13]
 800678e:	09db      	lsrs	r3, r3, #7
 8006790:	b2db      	uxtb	r3, r3
  uint8_t const dir   = tu_edpt_dir(ep_addr);
 8006792:	73bb      	strb	r3, [r7, #14]

  // only stalled if currently cleared
  if ( !_usbd_dev.ep_status[epnum][dir].stalled )
 8006794:	7bfa      	ldrb	r2, [r7, #15]
 8006796:	7bbb      	ldrb	r3, [r7, #14]
 8006798:	4917      	ldr	r1, [pc, #92]	; (80067f8 <usbd_edpt_stall+0x94>)
 800679a:	0052      	lsls	r2, r2, #1
 800679c:	440a      	add	r2, r1
 800679e:	4413      	add	r3, r2
 80067a0:	3318      	adds	r3, #24
 80067a2:	79db      	ldrb	r3, [r3, #7]
 80067a4:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80067a8:	b2db      	uxtb	r3, r3
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d11d      	bne.n	80067ea <usbd_edpt_stall+0x86>
  {
    TU_LOG(USBD_DBG, "    Stall EP %02X\r\n", ep_addr);
    dcd_edpt_stall(rhport, ep_addr);
 80067ae:	79ba      	ldrb	r2, [r7, #6]
 80067b0:	79fb      	ldrb	r3, [r7, #7]
 80067b2:	4611      	mov	r1, r2
 80067b4:	4618      	mov	r0, r3
 80067b6:	f001 f9df 	bl	8007b78 <dcd_edpt_stall>
    _usbd_dev.ep_status[epnum][dir].stalled = 1;
 80067ba:	7bfa      	ldrb	r2, [r7, #15]
 80067bc:	7bbb      	ldrb	r3, [r7, #14]
 80067be:	490e      	ldr	r1, [pc, #56]	; (80067f8 <usbd_edpt_stall+0x94>)
 80067c0:	0052      	lsls	r2, r2, #1
 80067c2:	440a      	add	r2, r1
 80067c4:	4413      	add	r3, r2
 80067c6:	f103 0218 	add.w	r2, r3, #24
 80067ca:	79d3      	ldrb	r3, [r2, #7]
 80067cc:	f043 0302 	orr.w	r3, r3, #2
 80067d0:	71d3      	strb	r3, [r2, #7]
    _usbd_dev.ep_status[epnum][dir].busy = 1;
 80067d2:	7bfa      	ldrb	r2, [r7, #15]
 80067d4:	7bbb      	ldrb	r3, [r7, #14]
 80067d6:	4908      	ldr	r1, [pc, #32]	; (80067f8 <usbd_edpt_stall+0x94>)
 80067d8:	0052      	lsls	r2, r2, #1
 80067da:	440a      	add	r2, r1
 80067dc:	4413      	add	r3, r2
 80067de:	f103 0218 	add.w	r2, r3, #24
 80067e2:	79d3      	ldrb	r3, [r2, #7]
 80067e4:	f043 0301 	orr.w	r3, r3, #1
 80067e8:	71d3      	strb	r3, [r2, #7]
  }
}
 80067ea:	bf00      	nop
 80067ec:	3710      	adds	r7, #16
 80067ee:	46bd      	mov	sp, r7
 80067f0:	bd80      	pop	{r7, pc}
 80067f2:	bf00      	nop
 80067f4:	20000031 	.word	0x20000031
 80067f8:	200019a8 	.word	0x200019a8

080067fc <usbd_edpt_clear_stall>:

void usbd_edpt_clear_stall(uint8_t rhport, uint8_t ep_addr)
{
 80067fc:	b580      	push	{r7, lr}
 80067fe:	b084      	sub	sp, #16
 8006800:	af00      	add	r7, sp, #0
 8006802:	4603      	mov	r3, r0
 8006804:	460a      	mov	r2, r1
 8006806:	71fb      	strb	r3, [r7, #7]
 8006808:	4613      	mov	r3, r2
 800680a:	71bb      	strb	r3, [r7, #6]
  rhport = _usbd_rhport;
 800680c:	4b1f      	ldr	r3, [pc, #124]	; (800688c <usbd_edpt_clear_stall+0x90>)
 800680e:	781b      	ldrb	r3, [r3, #0]
 8006810:	71fb      	strb	r3, [r7, #7]
 8006812:	79bb      	ldrb	r3, [r7, #6]
 8006814:	733b      	strb	r3, [r7, #12]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 8006816:	7b3b      	ldrb	r3, [r7, #12]
 8006818:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800681c:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800681e:	73fb      	strb	r3, [r7, #15]
 8006820:	79bb      	ldrb	r3, [r7, #6]
 8006822:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8006824:	7b7b      	ldrb	r3, [r7, #13]
 8006826:	09db      	lsrs	r3, r3, #7
 8006828:	b2db      	uxtb	r3, r3
  uint8_t const dir   = tu_edpt_dir(ep_addr);
 800682a:	73bb      	strb	r3, [r7, #14]

  // only clear if currently stalled
  if ( _usbd_dev.ep_status[epnum][dir].stalled )
 800682c:	7bfa      	ldrb	r2, [r7, #15]
 800682e:	7bbb      	ldrb	r3, [r7, #14]
 8006830:	4917      	ldr	r1, [pc, #92]	; (8006890 <usbd_edpt_clear_stall+0x94>)
 8006832:	0052      	lsls	r2, r2, #1
 8006834:	440a      	add	r2, r1
 8006836:	4413      	add	r3, r2
 8006838:	3318      	adds	r3, #24
 800683a:	79db      	ldrb	r3, [r3, #7]
 800683c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8006840:	b2db      	uxtb	r3, r3
 8006842:	2b00      	cmp	r3, #0
 8006844:	d01d      	beq.n	8006882 <usbd_edpt_clear_stall+0x86>
  {
    TU_LOG(USBD_DBG, "    Clear Stall EP %02X\r\n", ep_addr);
    dcd_edpt_clear_stall(rhport, ep_addr);
 8006846:	79ba      	ldrb	r2, [r7, #6]
 8006848:	79fb      	ldrb	r3, [r7, #7]
 800684a:	4611      	mov	r1, r2
 800684c:	4618      	mov	r0, r3
 800684e:	f001 f9a5 	bl	8007b9c <dcd_edpt_clear_stall>
    _usbd_dev.ep_status[epnum][dir].stalled = 0;
 8006852:	7bfa      	ldrb	r2, [r7, #15]
 8006854:	7bbb      	ldrb	r3, [r7, #14]
 8006856:	490e      	ldr	r1, [pc, #56]	; (8006890 <usbd_edpt_clear_stall+0x94>)
 8006858:	0052      	lsls	r2, r2, #1
 800685a:	440a      	add	r2, r1
 800685c:	4413      	add	r3, r2
 800685e:	f103 0218 	add.w	r2, r3, #24
 8006862:	79d3      	ldrb	r3, [r2, #7]
 8006864:	f36f 0341 	bfc	r3, #1, #1
 8006868:	71d3      	strb	r3, [r2, #7]
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 800686a:	7bfa      	ldrb	r2, [r7, #15]
 800686c:	7bbb      	ldrb	r3, [r7, #14]
 800686e:	4908      	ldr	r1, [pc, #32]	; (8006890 <usbd_edpt_clear_stall+0x94>)
 8006870:	0052      	lsls	r2, r2, #1
 8006872:	440a      	add	r2, r1
 8006874:	4413      	add	r3, r2
 8006876:	f103 0218 	add.w	r2, r3, #24
 800687a:	79d3      	ldrb	r3, [r2, #7]
 800687c:	f36f 0300 	bfc	r3, #0, #1
 8006880:	71d3      	strb	r3, [r2, #7]
  }
}
 8006882:	bf00      	nop
 8006884:	3710      	adds	r7, #16
 8006886:	46bd      	mov	sp, r7
 8006888:	bd80      	pop	{r7, pc}
 800688a:	bf00      	nop
 800688c:	20000031 	.word	0x20000031
 8006890:	200019a8 	.word	0x200019a8

08006894 <usbd_edpt_stalled>:

bool usbd_edpt_stalled(uint8_t rhport, uint8_t ep_addr)
{
 8006894:	b480      	push	{r7}
 8006896:	b085      	sub	sp, #20
 8006898:	af00      	add	r7, sp, #0
 800689a:	4603      	mov	r3, r0
 800689c:	460a      	mov	r2, r1
 800689e:	71fb      	strb	r3, [r7, #7]
 80068a0:	4613      	mov	r3, r2
 80068a2:	71bb      	strb	r3, [r7, #6]
 80068a4:	79bb      	ldrb	r3, [r7, #6]
 80068a6:	733b      	strb	r3, [r7, #12]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 80068a8:	7b3b      	ldrb	r3, [r7, #12]
 80068aa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80068ae:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 80068b0:	73fb      	strb	r3, [r7, #15]
 80068b2:	79bb      	ldrb	r3, [r7, #6]
 80068b4:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80068b6:	7b7b      	ldrb	r3, [r7, #13]
 80068b8:	09db      	lsrs	r3, r3, #7
 80068ba:	b2db      	uxtb	r3, r3
  uint8_t const dir   = tu_edpt_dir(ep_addr);
 80068bc:	73bb      	strb	r3, [r7, #14]

  return _usbd_dev.ep_status[epnum][dir].stalled;
 80068be:	7bfa      	ldrb	r2, [r7, #15]
 80068c0:	7bbb      	ldrb	r3, [r7, #14]
 80068c2:	490a      	ldr	r1, [pc, #40]	; (80068ec <usbd_edpt_stalled+0x58>)
 80068c4:	0052      	lsls	r2, r2, #1
 80068c6:	440a      	add	r2, r1
 80068c8:	4413      	add	r3, r2
 80068ca:	3318      	adds	r3, #24
 80068cc:	79db      	ldrb	r3, [r3, #7]
 80068ce:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80068d2:	b2db      	uxtb	r3, r3
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	bf14      	ite	ne
 80068d8:	2301      	movne	r3, #1
 80068da:	2300      	moveq	r3, #0
 80068dc:	b2db      	uxtb	r3, r3
}
 80068de:	4618      	mov	r0, r3
 80068e0:	3714      	adds	r7, #20
 80068e2:	46bd      	mov	sp, r7
 80068e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e8:	4770      	bx	lr
 80068ea:	bf00      	nop
 80068ec:	200019a8 	.word	0x200019a8

080068f0 <usbd_edpt_close>:
 *
 * In progress transfers on this EP may be delivered after this call.
 *
 */
void usbd_edpt_close(uint8_t rhport, uint8_t ep_addr)
{
 80068f0:	b580      	push	{r7, lr}
 80068f2:	b086      	sub	sp, #24
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	4603      	mov	r3, r0
 80068f8:	460a      	mov	r2, r1
 80068fa:	71fb      	strb	r3, [r7, #7]
 80068fc:	4613      	mov	r3, r2
 80068fe:	71bb      	strb	r3, [r7, #6]
  rhport = _usbd_rhport;
 8006900:	4b25      	ldr	r3, [pc, #148]	; (8006998 <usbd_edpt_close+0xa8>)
 8006902:	781b      	ldrb	r3, [r3, #0]
 8006904:	71fb      	strb	r3, [r7, #7]

  TU_ASSERT(dcd_edpt_close, /**/);
 8006906:	4b25      	ldr	r3, [pc, #148]	; (800699c <usbd_edpt_close+0xac>)
 8006908:	2b00      	cmp	r3, #0
 800690a:	d109      	bne.n	8006920 <usbd_edpt_close+0x30>
 800690c:	4b24      	ldr	r3, [pc, #144]	; (80069a0 <usbd_edpt_close+0xb0>)
 800690e:	613b      	str	r3, [r7, #16]
 8006910:	693b      	ldr	r3, [r7, #16]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	f003 0301 	and.w	r3, r3, #1
 8006918:	2b00      	cmp	r3, #0
 800691a:	d039      	beq.n	8006990 <usbd_edpt_close+0xa0>
 800691c:	be00      	bkpt	0x0000
 800691e:	e037      	b.n	8006990 <usbd_edpt_close+0xa0>
 8006920:	79bb      	ldrb	r3, [r7, #6]
 8006922:	73bb      	strb	r3, [r7, #14]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 8006924:	7bbb      	ldrb	r3, [r7, #14]
 8006926:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800692a:	b2db      	uxtb	r3, r3
  TU_LOG(USBD_DBG, "  CLOSING Endpoint: 0x%02X\r\n", ep_addr);

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800692c:	75fb      	strb	r3, [r7, #23]
 800692e:	79bb      	ldrb	r3, [r7, #6]
 8006930:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8006932:	7bfb      	ldrb	r3, [r7, #15]
 8006934:	09db      	lsrs	r3, r3, #7
 8006936:	b2db      	uxtb	r3, r3
  uint8_t const dir   = tu_edpt_dir(ep_addr);
 8006938:	75bb      	strb	r3, [r7, #22]

  dcd_edpt_close(rhport, ep_addr);
 800693a:	79ba      	ldrb	r2, [r7, #6]
 800693c:	79fb      	ldrb	r3, [r7, #7]
 800693e:	4611      	mov	r1, r2
 8006940:	4618      	mov	r0, r3
 8006942:	f001 f8b3 	bl	8007aac <dcd_edpt_close>
  _usbd_dev.ep_status[epnum][dir].stalled = 0;
 8006946:	7dfa      	ldrb	r2, [r7, #23]
 8006948:	7dbb      	ldrb	r3, [r7, #22]
 800694a:	4916      	ldr	r1, [pc, #88]	; (80069a4 <usbd_edpt_close+0xb4>)
 800694c:	0052      	lsls	r2, r2, #1
 800694e:	440a      	add	r2, r1
 8006950:	4413      	add	r3, r2
 8006952:	f103 0218 	add.w	r2, r3, #24
 8006956:	79d3      	ldrb	r3, [r2, #7]
 8006958:	f36f 0341 	bfc	r3, #1, #1
 800695c:	71d3      	strb	r3, [r2, #7]
  _usbd_dev.ep_status[epnum][dir].busy = 0;
 800695e:	7dfa      	ldrb	r2, [r7, #23]
 8006960:	7dbb      	ldrb	r3, [r7, #22]
 8006962:	4910      	ldr	r1, [pc, #64]	; (80069a4 <usbd_edpt_close+0xb4>)
 8006964:	0052      	lsls	r2, r2, #1
 8006966:	440a      	add	r2, r1
 8006968:	4413      	add	r3, r2
 800696a:	f103 0218 	add.w	r2, r3, #24
 800696e:	79d3      	ldrb	r3, [r2, #7]
 8006970:	f36f 0300 	bfc	r3, #0, #1
 8006974:	71d3      	strb	r3, [r2, #7]
  _usbd_dev.ep_status[epnum][dir].claimed = 0;
 8006976:	7dfa      	ldrb	r2, [r7, #23]
 8006978:	7dbb      	ldrb	r3, [r7, #22]
 800697a:	490a      	ldr	r1, [pc, #40]	; (80069a4 <usbd_edpt_close+0xb4>)
 800697c:	0052      	lsls	r2, r2, #1
 800697e:	440a      	add	r2, r1
 8006980:	4413      	add	r3, r2
 8006982:	f103 0218 	add.w	r2, r3, #24
 8006986:	79d3      	ldrb	r3, [r2, #7]
 8006988:	f36f 0382 	bfc	r3, #2, #1
 800698c:	71d3      	strb	r3, [r2, #7]

  return;
 800698e:	e000      	b.n	8006992 <usbd_edpt_close+0xa2>
  TU_ASSERT(dcd_edpt_close, /**/);
 8006990:	bf00      	nop
}
 8006992:	3718      	adds	r7, #24
 8006994:	46bd      	mov	sp, r7
 8006996:	bd80      	pop	{r7, pc}
 8006998:	20000031 	.word	0x20000031
 800699c:	08007aad 	.word	0x08007aad
 80069a0:	e000edf0 	.word	0xe000edf0
 80069a4:	200019a8 	.word	0x200019a8

080069a8 <_status_stage_xact>:
// Application API
//--------------------------------------------------------------------+

// Queue ZLP status transaction
static inline bool _status_stage_xact(uint8_t rhport, tusb_control_request_t const * request)
{
 80069a8:	b580      	push	{r7, lr}
 80069aa:	b084      	sub	sp, #16
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	4603      	mov	r3, r0
 80069b0:	6039      	str	r1, [r7, #0]
 80069b2:	71fb      	strb	r3, [r7, #7]
  // Opposite to endpoint in Data Phase
  uint8_t const ep_addr = request->bmRequestType_bit.direction ? EDPT_CTRL_OUT : EDPT_CTRL_IN;
 80069b4:	683b      	ldr	r3, [r7, #0]
 80069b6:	781b      	ldrb	r3, [r3, #0]
 80069b8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80069bc:	b2db      	uxtb	r3, r3
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d001      	beq.n	80069c6 <_status_stage_xact+0x1e>
 80069c2:	2300      	movs	r3, #0
 80069c4:	e000      	b.n	80069c8 <_status_stage_xact+0x20>
 80069c6:	2380      	movs	r3, #128	; 0x80
 80069c8:	73fb      	strb	r3, [r7, #15]
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0);
 80069ca:	7bf9      	ldrb	r1, [r7, #15]
 80069cc:	79f8      	ldrb	r0, [r7, #7]
 80069ce:	2300      	movs	r3, #0
 80069d0:	2200      	movs	r2, #0
 80069d2:	f7ff fddb 	bl	800658c <usbd_edpt_xfer>
 80069d6:	4603      	mov	r3, r0
}
 80069d8:	4618      	mov	r0, r3
 80069da:	3710      	adds	r7, #16
 80069dc:	46bd      	mov	sp, r7
 80069de:	bd80      	pop	{r7, pc}

080069e0 <tud_control_status>:

// Status phase
bool tud_control_status(uint8_t rhport, tusb_control_request_t const * request)
{
 80069e0:	b580      	push	{r7, lr}
 80069e2:	b082      	sub	sp, #8
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	4603      	mov	r3, r0
 80069e8:	6039      	str	r1, [r7, #0]
 80069ea:	71fb      	strb	r3, [r7, #7]
  _ctrl_xfer.request       = (*request);
 80069ec:	4b0b      	ldr	r3, [pc, #44]	; (8006a1c <tud_control_status+0x3c>)
 80069ee:	683a      	ldr	r2, [r7, #0]
 80069f0:	6810      	ldr	r0, [r2, #0]
 80069f2:	6851      	ldr	r1, [r2, #4]
 80069f4:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer        = NULL;
 80069f6:	4b09      	ldr	r3, [pc, #36]	; (8006a1c <tud_control_status+0x3c>)
 80069f8:	2200      	movs	r2, #0
 80069fa:	609a      	str	r2, [r3, #8]
  _ctrl_xfer.total_xferred = 0;
 80069fc:	4b07      	ldr	r3, [pc, #28]	; (8006a1c <tud_control_status+0x3c>)
 80069fe:	2200      	movs	r2, #0
 8006a00:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len      = 0;
 8006a02:	4b06      	ldr	r3, [pc, #24]	; (8006a1c <tud_control_status+0x3c>)
 8006a04:	2200      	movs	r2, #0
 8006a06:	819a      	strh	r2, [r3, #12]

  return _status_stage_xact(rhport, request);
 8006a08:	79fb      	ldrb	r3, [r7, #7]
 8006a0a:	6839      	ldr	r1, [r7, #0]
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	f7ff ffcb 	bl	80069a8 <_status_stage_xact>
 8006a12:	4603      	mov	r3, r0
}
 8006a14:	4618      	mov	r0, r3
 8006a16:	3708      	adds	r7, #8
 8006a18:	46bd      	mov	sp, r7
 8006a1a:	bd80      	pop	{r7, pc}
 8006a1c:	20001aa0 	.word	0x20001aa0

08006a20 <_data_stage_xact>:

// Queue a transaction in Data Stage
// Each transaction has up to Endpoint0's max packet size.
// This function can also transfer an zero-length packet
static bool _data_stage_xact(uint8_t rhport)
{
 8006a20:	b580      	push	{r7, lr}
 8006a22:	b088      	sub	sp, #32
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	4603      	mov	r3, r0
 8006a28:	71fb      	strb	r3, [r7, #7]
  uint16_t const xact_len = tu_min16(_ctrl_xfer.data_len - _ctrl_xfer.total_xferred, CFG_TUD_ENDPOINT0_SIZE);
 8006a2a:	4b24      	ldr	r3, [pc, #144]	; (8006abc <_data_stage_xact+0x9c>)
 8006a2c:	899a      	ldrh	r2, [r3, #12]
 8006a2e:	4b23      	ldr	r3, [pc, #140]	; (8006abc <_data_stage_xact+0x9c>)
 8006a30:	89db      	ldrh	r3, [r3, #14]
 8006a32:	1ad3      	subs	r3, r2, r3
 8006a34:	b29b      	uxth	r3, r3
 8006a36:	837b      	strh	r3, [r7, #26]
 8006a38:	2340      	movs	r3, #64	; 0x40
 8006a3a:	833b      	strh	r3, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8006a3c:	8b7a      	ldrh	r2, [r7, #26]
 8006a3e:	8b3b      	ldrh	r3, [r7, #24]
 8006a40:	4293      	cmp	r3, r2
 8006a42:	bf28      	it	cs
 8006a44:	4613      	movcs	r3, r2
 8006a46:	b29b      	uxth	r3, r3
 8006a48:	83bb      	strh	r3, [r7, #28]

  uint8_t ep_addr = EDPT_CTRL_OUT;
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	77fb      	strb	r3, [r7, #31]

  if ( _ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_IN )
 8006a4e:	4b1b      	ldr	r3, [pc, #108]	; (8006abc <_data_stage_xact+0x9c>)
 8006a50:	781b      	ldrb	r3, [r3, #0]
 8006a52:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006a56:	b2db      	uxtb	r3, r3
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d01e      	beq.n	8006a9a <_data_stage_xact+0x7a>
  {
    ep_addr = EDPT_CTRL_IN;
 8006a5c:	2380      	movs	r3, #128	; 0x80
 8006a5e:	77fb      	strb	r3, [r7, #31]
    if ( xact_len ) {
 8006a60:	8bbb      	ldrh	r3, [r7, #28]
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d019      	beq.n	8006a9a <_data_stage_xact+0x7a>
      TU_VERIFY(0 == tu_memcpy_s(_usbd_ctrl_buf, CFG_TUD_ENDPOINT0_SIZE, _ctrl_xfer.buffer, xact_len));
 8006a66:	4b15      	ldr	r3, [pc, #84]	; (8006abc <_data_stage_xact+0x9c>)
 8006a68:	689a      	ldr	r2, [r3, #8]
 8006a6a:	8bbb      	ldrh	r3, [r7, #28]
 8006a6c:	4914      	ldr	r1, [pc, #80]	; (8006ac0 <_data_stage_xact+0xa0>)
 8006a6e:	6179      	str	r1, [r7, #20]
 8006a70:	2140      	movs	r1, #64	; 0x40
 8006a72:	6139      	str	r1, [r7, #16]
 8006a74:	60fa      	str	r2, [r7, #12]
 8006a76:	60bb      	str	r3, [r7, #8]
  if (count > destsz) {
 8006a78:	693a      	ldr	r2, [r7, #16]
 8006a7a:	68bb      	ldr	r3, [r7, #8]
 8006a7c:	429a      	cmp	r2, r3
 8006a7e:	d202      	bcs.n	8006a86 <_data_stage_xact+0x66>
    return -1;
 8006a80:	f04f 33ff 	mov.w	r3, #4294967295
 8006a84:	e005      	b.n	8006a92 <_data_stage_xact+0x72>
  memcpy(dest, src, count);
 8006a86:	68ba      	ldr	r2, [r7, #8]
 8006a88:	68f9      	ldr	r1, [r7, #12]
 8006a8a:	6978      	ldr	r0, [r7, #20]
 8006a8c:	f001 febc 	bl	8008808 <memcpy>
  return 0;
 8006a90:	2300      	movs	r3, #0
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d001      	beq.n	8006a9a <_data_stage_xact+0x7a>
 8006a96:	2300      	movs	r3, #0
 8006a98:	e00b      	b.n	8006ab2 <_data_stage_xact+0x92>
    }
  }

  return usbd_edpt_xfer(rhport, ep_addr, xact_len ? _usbd_ctrl_buf : NULL, xact_len);
 8006a9a:	8bbb      	ldrh	r3, [r7, #28]
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d001      	beq.n	8006aa4 <_data_stage_xact+0x84>
 8006aa0:	4a07      	ldr	r2, [pc, #28]	; (8006ac0 <_data_stage_xact+0xa0>)
 8006aa2:	e000      	b.n	8006aa6 <_data_stage_xact+0x86>
 8006aa4:	2200      	movs	r2, #0
 8006aa6:	8bbb      	ldrh	r3, [r7, #28]
 8006aa8:	7ff9      	ldrb	r1, [r7, #31]
 8006aaa:	79f8      	ldrb	r0, [r7, #7]
 8006aac:	f7ff fd6e 	bl	800658c <usbd_edpt_xfer>
 8006ab0:	4603      	mov	r3, r0
}
 8006ab2:	4618      	mov	r0, r3
 8006ab4:	3720      	adds	r7, #32
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	bd80      	pop	{r7, pc}
 8006aba:	bf00      	nop
 8006abc:	20001aa0 	.word	0x20001aa0
 8006ac0:	20001ab4 	.word	0x20001ab4

08006ac4 <tud_control_xfer>:

// Transmit data to/from the control endpoint.
// If the request's wLength is zero, a status packet is sent instead.
bool tud_control_xfer(uint8_t rhport, tusb_control_request_t const * request, void* buffer, uint16_t len)
{
 8006ac4:	b580      	push	{r7, lr}
 8006ac6:	b088      	sub	sp, #32
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	60b9      	str	r1, [r7, #8]
 8006acc:	607a      	str	r2, [r7, #4]
 8006ace:	461a      	mov	r2, r3
 8006ad0:	4603      	mov	r3, r0
 8006ad2:	73fb      	strb	r3, [r7, #15]
 8006ad4:	4613      	mov	r3, r2
 8006ad6:	81bb      	strh	r3, [r7, #12]
  _ctrl_xfer.request       = (*request);
 8006ad8:	4b30      	ldr	r3, [pc, #192]	; (8006b9c <tud_control_xfer+0xd8>)
 8006ada:	68ba      	ldr	r2, [r7, #8]
 8006adc:	6810      	ldr	r0, [r2, #0]
 8006ade:	6851      	ldr	r1, [r2, #4]
 8006ae0:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer        = (uint8_t*) buffer;
 8006ae2:	4a2e      	ldr	r2, [pc, #184]	; (8006b9c <tud_control_xfer+0xd8>)
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	6093      	str	r3, [r2, #8]
  _ctrl_xfer.total_xferred = 0U;
 8006ae8:	4b2c      	ldr	r3, [pc, #176]	; (8006b9c <tud_control_xfer+0xd8>)
 8006aea:	2200      	movs	r2, #0
 8006aec:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len      = tu_min16(len, request->wLength);
 8006aee:	68bb      	ldr	r3, [r7, #8]
 8006af0:	88db      	ldrh	r3, [r3, #6]
 8006af2:	b29a      	uxth	r2, r3
 8006af4:	89bb      	ldrh	r3, [r7, #12]
 8006af6:	827b      	strh	r3, [r7, #18]
 8006af8:	4613      	mov	r3, r2
 8006afa:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8006afc:	8a7a      	ldrh	r2, [r7, #18]
 8006afe:	8a3b      	ldrh	r3, [r7, #16]
 8006b00:	4293      	cmp	r3, r2
 8006b02:	bf28      	it	cs
 8006b04:	4613      	movcs	r3, r2
 8006b06:	b29a      	uxth	r2, r3
 8006b08:	4b24      	ldr	r3, [pc, #144]	; (8006b9c <tud_control_xfer+0xd8>)
 8006b0a:	819a      	strh	r2, [r3, #12]

  if (request->wLength > 0U)
 8006b0c:	68bb      	ldr	r3, [r7, #8]
 8006b0e:	88db      	ldrh	r3, [r3, #6]
 8006b10:	b29b      	uxth	r3, r3
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d026      	beq.n	8006b64 <tud_control_xfer+0xa0>
  {
    if(_ctrl_xfer.data_len > 0U)
 8006b16:	4b21      	ldr	r3, [pc, #132]	; (8006b9c <tud_control_xfer+0xd8>)
 8006b18:	899b      	ldrh	r3, [r3, #12]
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d00d      	beq.n	8006b3a <tud_control_xfer+0x76>
    {
      TU_ASSERT(buffer);
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d10a      	bne.n	8006b3a <tud_control_xfer+0x76>
 8006b24:	4b1e      	ldr	r3, [pc, #120]	; (8006ba0 <tud_control_xfer+0xdc>)
 8006b26:	61bb      	str	r3, [r7, #24]
 8006b28:	69bb      	ldr	r3, [r7, #24]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	f003 0301 	and.w	r3, r3, #1
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d000      	beq.n	8006b36 <tud_control_xfer+0x72>
 8006b34:	be00      	bkpt	0x0000
 8006b36:	2300      	movs	r3, #0
 8006b38:	e02b      	b.n	8006b92 <tud_control_xfer+0xce>
    }

//    TU_LOG2("  Control total data length is %u bytes\r\n", _ctrl_xfer.data_len);

    // Data stage
    TU_ASSERT( _data_stage_xact(rhport) );
 8006b3a:	7bfb      	ldrb	r3, [r7, #15]
 8006b3c:	4618      	mov	r0, r3
 8006b3e:	f7ff ff6f 	bl	8006a20 <_data_stage_xact>
 8006b42:	4603      	mov	r3, r0
 8006b44:	f083 0301 	eor.w	r3, r3, #1
 8006b48:	b2db      	uxtb	r3, r3
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d020      	beq.n	8006b90 <tud_control_xfer+0xcc>
 8006b4e:	4b14      	ldr	r3, [pc, #80]	; (8006ba0 <tud_control_xfer+0xdc>)
 8006b50:	617b      	str	r3, [r7, #20]
 8006b52:	697b      	ldr	r3, [r7, #20]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	f003 0301 	and.w	r3, r3, #1
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d000      	beq.n	8006b60 <tud_control_xfer+0x9c>
 8006b5e:	be00      	bkpt	0x0000
 8006b60:	2300      	movs	r3, #0
 8006b62:	e016      	b.n	8006b92 <tud_control_xfer+0xce>
  }
  else
  {
    // Status stage
    TU_ASSERT( _status_stage_xact(rhport, request) );
 8006b64:	7bfb      	ldrb	r3, [r7, #15]
 8006b66:	68b9      	ldr	r1, [r7, #8]
 8006b68:	4618      	mov	r0, r3
 8006b6a:	f7ff ff1d 	bl	80069a8 <_status_stage_xact>
 8006b6e:	4603      	mov	r3, r0
 8006b70:	f083 0301 	eor.w	r3, r3, #1
 8006b74:	b2db      	uxtb	r3, r3
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d00a      	beq.n	8006b90 <tud_control_xfer+0xcc>
 8006b7a:	4b09      	ldr	r3, [pc, #36]	; (8006ba0 <tud_control_xfer+0xdc>)
 8006b7c:	61fb      	str	r3, [r7, #28]
 8006b7e:	69fb      	ldr	r3, [r7, #28]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	f003 0301 	and.w	r3, r3, #1
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d000      	beq.n	8006b8c <tud_control_xfer+0xc8>
 8006b8a:	be00      	bkpt	0x0000
 8006b8c:	2300      	movs	r3, #0
 8006b8e:	e000      	b.n	8006b92 <tud_control_xfer+0xce>
  }

  return true;
 8006b90:	2301      	movs	r3, #1
}
 8006b92:	4618      	mov	r0, r3
 8006b94:	3720      	adds	r7, #32
 8006b96:	46bd      	mov	sp, r7
 8006b98:	bd80      	pop	{r7, pc}
 8006b9a:	bf00      	nop
 8006b9c:	20001aa0 	.word	0x20001aa0
 8006ba0:	e000edf0 	.word	0xe000edf0

08006ba4 <usbd_control_reset>:
void usbd_control_set_request(tusb_control_request_t const *request);
void usbd_control_set_complete_callback( usbd_control_xfer_cb_t fp );
bool usbd_control_xfer_cb (uint8_t rhport, uint8_t ep_addr, xfer_result_t event, uint32_t xferred_bytes);

void usbd_control_reset(void)
{
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	af00      	add	r7, sp, #0
  tu_varclr(&_ctrl_xfer);
 8006ba8:	2214      	movs	r2, #20
 8006baa:	2100      	movs	r1, #0
 8006bac:	4802      	ldr	r0, [pc, #8]	; (8006bb8 <usbd_control_reset+0x14>)
 8006bae:	f001 fe39 	bl	8008824 <memset>
}
 8006bb2:	bf00      	nop
 8006bb4:	bd80      	pop	{r7, pc}
 8006bb6:	bf00      	nop
 8006bb8:	20001aa0 	.word	0x20001aa0

08006bbc <usbd_control_set_complete_callback>:

// Set complete callback
void usbd_control_set_complete_callback( usbd_control_xfer_cb_t fp )
{
 8006bbc:	b480      	push	{r7}
 8006bbe:	b083      	sub	sp, #12
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	6078      	str	r0, [r7, #4]
  _ctrl_xfer.complete_cb = fp;
 8006bc4:	4a04      	ldr	r2, [pc, #16]	; (8006bd8 <usbd_control_set_complete_callback+0x1c>)
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	6113      	str	r3, [r2, #16]
}
 8006bca:	bf00      	nop
 8006bcc:	370c      	adds	r7, #12
 8006bce:	46bd      	mov	sp, r7
 8006bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd4:	4770      	bx	lr
 8006bd6:	bf00      	nop
 8006bd8:	20001aa0 	.word	0x20001aa0

08006bdc <usbd_control_set_request>:

// for dcd_set_address where DCD is responsible for status response
void usbd_control_set_request(tusb_control_request_t const *request)
{
 8006bdc:	b480      	push	{r7}
 8006bde:	b083      	sub	sp, #12
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
  _ctrl_xfer.request       = (*request);
 8006be4:	4b09      	ldr	r3, [pc, #36]	; (8006c0c <usbd_control_set_request+0x30>)
 8006be6:	687a      	ldr	r2, [r7, #4]
 8006be8:	6810      	ldr	r0, [r2, #0]
 8006bea:	6851      	ldr	r1, [r2, #4]
 8006bec:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer        = NULL;
 8006bee:	4b07      	ldr	r3, [pc, #28]	; (8006c0c <usbd_control_set_request+0x30>)
 8006bf0:	2200      	movs	r2, #0
 8006bf2:	609a      	str	r2, [r3, #8]
  _ctrl_xfer.total_xferred = 0;
 8006bf4:	4b05      	ldr	r3, [pc, #20]	; (8006c0c <usbd_control_set_request+0x30>)
 8006bf6:	2200      	movs	r2, #0
 8006bf8:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len      = 0;
 8006bfa:	4b04      	ldr	r3, [pc, #16]	; (8006c0c <usbd_control_set_request+0x30>)
 8006bfc:	2200      	movs	r2, #0
 8006bfe:	819a      	strh	r2, [r3, #12]
}
 8006c00:	bf00      	nop
 8006c02:	370c      	adds	r7, #12
 8006c04:	46bd      	mov	sp, r7
 8006c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c0a:	4770      	bx	lr
 8006c0c:	20001aa0 	.word	0x20001aa0

08006c10 <usbd_control_xfer_cb>:

// callback when a transaction complete on
// - DATA stage of control endpoint or
// - Status stage
bool usbd_control_xfer_cb (uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes)
{
 8006c10:	b580      	push	{r7, lr}
 8006c12:	b088      	sub	sp, #32
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	603b      	str	r3, [r7, #0]
 8006c18:	4603      	mov	r3, r0
 8006c1a:	71fb      	strb	r3, [r7, #7]
 8006c1c:	460b      	mov	r3, r1
 8006c1e:	71bb      	strb	r3, [r7, #6]
 8006c20:	4613      	mov	r3, r2
 8006c22:	717b      	strb	r3, [r7, #5]
 8006c24:	79bb      	ldrb	r3, [r7, #6]
 8006c26:	73fb      	strb	r3, [r7, #15]
 8006c28:	7bfb      	ldrb	r3, [r7, #15]
 8006c2a:	09db      	lsrs	r3, r3, #7
 8006c2c:	b2db      	uxtb	r3, r3
  (void) result;

  // Endpoint Address is opposite to direction bit, this is Status Stage complete event
  if ( tu_edpt_dir(ep_addr) != _ctrl_xfer.request.bmRequestType_bit.direction )
 8006c2e:	4a50      	ldr	r2, [pc, #320]	; (8006d70 <usbd_control_xfer_cb+0x160>)
 8006c30:	7812      	ldrb	r2, [r2, #0]
 8006c32:	f3c2 12c0 	ubfx	r2, r2, #7, #1
 8006c36:	b2d2      	uxtb	r2, r2
 8006c38:	4293      	cmp	r3, r2
 8006c3a:	d021      	beq.n	8006c80 <usbd_control_xfer_cb+0x70>
  {
    TU_ASSERT(0 == xferred_bytes);
 8006c3c:	683b      	ldr	r3, [r7, #0]
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d00a      	beq.n	8006c58 <usbd_control_xfer_cb+0x48>
 8006c42:	4b4c      	ldr	r3, [pc, #304]	; (8006d74 <usbd_control_xfer_cb+0x164>)
 8006c44:	613b      	str	r3, [r7, #16]
 8006c46:	693b      	ldr	r3, [r7, #16]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f003 0301 	and.w	r3, r3, #1
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d000      	beq.n	8006c54 <usbd_control_xfer_cb+0x44>
 8006c52:	be00      	bkpt	0x0000
 8006c54:	2300      	movs	r3, #0
 8006c56:	e087      	b.n	8006d68 <usbd_control_xfer_cb+0x158>

    // invoke optional dcd hook if available
    if (dcd_edpt0_status_complete) dcd_edpt0_status_complete(rhport, &_ctrl_xfer.request);
 8006c58:	4b47      	ldr	r3, [pc, #284]	; (8006d78 <usbd_control_xfer_cb+0x168>)
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d004      	beq.n	8006c68 <usbd_control_xfer_cb+0x58>
 8006c5e:	79fb      	ldrb	r3, [r7, #7]
 8006c60:	4943      	ldr	r1, [pc, #268]	; (8006d70 <usbd_control_xfer_cb+0x160>)
 8006c62:	4618      	mov	r0, r3
 8006c64:	f3af 8000 	nop.w

    if (_ctrl_xfer.complete_cb)
 8006c68:	4b41      	ldr	r3, [pc, #260]	; (8006d70 <usbd_control_xfer_cb+0x160>)
 8006c6a:	691b      	ldr	r3, [r3, #16]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d005      	beq.n	8006c7c <usbd_control_xfer_cb+0x6c>
    {
      // TODO refactor with usbd_driver_print_control_complete_name
      _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_ACK, &_ctrl_xfer.request);
 8006c70:	4b3f      	ldr	r3, [pc, #252]	; (8006d70 <usbd_control_xfer_cb+0x160>)
 8006c72:	691b      	ldr	r3, [r3, #16]
 8006c74:	79f8      	ldrb	r0, [r7, #7]
 8006c76:	4a3e      	ldr	r2, [pc, #248]	; (8006d70 <usbd_control_xfer_cb+0x160>)
 8006c78:	2103      	movs	r1, #3
 8006c7a:	4798      	blx	r3
    }

    return true;
 8006c7c:	2301      	movs	r3, #1
 8006c7e:	e073      	b.n	8006d68 <usbd_control_xfer_cb+0x158>
  }

  if ( _ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_OUT )
 8006c80:	4b3b      	ldr	r3, [pc, #236]	; (8006d70 <usbd_control_xfer_cb+0x160>)
 8006c82:	781b      	ldrb	r3, [r3, #0]
 8006c84:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006c88:	b2db      	uxtb	r3, r3
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d10c      	bne.n	8006ca8 <usbd_control_xfer_cb+0x98>
  {
    TU_VERIFY(_ctrl_xfer.buffer);
 8006c8e:	4b38      	ldr	r3, [pc, #224]	; (8006d70 <usbd_control_xfer_cb+0x160>)
 8006c90:	689b      	ldr	r3, [r3, #8]
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d101      	bne.n	8006c9a <usbd_control_xfer_cb+0x8a>
 8006c96:	2300      	movs	r3, #0
 8006c98:	e066      	b.n	8006d68 <usbd_control_xfer_cb+0x158>
    memcpy(_ctrl_xfer.buffer, _usbd_ctrl_buf, xferred_bytes);
 8006c9a:	4b35      	ldr	r3, [pc, #212]	; (8006d70 <usbd_control_xfer_cb+0x160>)
 8006c9c:	689b      	ldr	r3, [r3, #8]
 8006c9e:	683a      	ldr	r2, [r7, #0]
 8006ca0:	4936      	ldr	r1, [pc, #216]	; (8006d7c <usbd_control_xfer_cb+0x16c>)
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	f001 fdb0 	bl	8008808 <memcpy>
    TU_LOG_MEM(USBD_CONTROL_DEBUG, _usbd_ctrl_buf, xferred_bytes, 2);
  }

  _ctrl_xfer.total_xferred += (uint16_t) xferred_bytes;
 8006ca8:	4b31      	ldr	r3, [pc, #196]	; (8006d70 <usbd_control_xfer_cb+0x160>)
 8006caa:	89da      	ldrh	r2, [r3, #14]
 8006cac:	683b      	ldr	r3, [r7, #0]
 8006cae:	b29b      	uxth	r3, r3
 8006cb0:	4413      	add	r3, r2
 8006cb2:	b29a      	uxth	r2, r3
 8006cb4:	4b2e      	ldr	r3, [pc, #184]	; (8006d70 <usbd_control_xfer_cb+0x160>)
 8006cb6:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.buffer += xferred_bytes;
 8006cb8:	4b2d      	ldr	r3, [pc, #180]	; (8006d70 <usbd_control_xfer_cb+0x160>)
 8006cba:	689a      	ldr	r2, [r3, #8]
 8006cbc:	683b      	ldr	r3, [r7, #0]
 8006cbe:	4413      	add	r3, r2
 8006cc0:	4a2b      	ldr	r2, [pc, #172]	; (8006d70 <usbd_control_xfer_cb+0x160>)
 8006cc2:	6093      	str	r3, [r2, #8]

  // Data Stage is complete when all request's length are transferred or
  // a short packet is sent including zero-length packet.
  if ( (_ctrl_xfer.request.wLength == _ctrl_xfer.total_xferred) || (xferred_bytes < CFG_TUD_ENDPOINT0_SIZE) )
 8006cc4:	4b2a      	ldr	r3, [pc, #168]	; (8006d70 <usbd_control_xfer_cb+0x160>)
 8006cc6:	88da      	ldrh	r2, [r3, #6]
 8006cc8:	4b29      	ldr	r3, [pc, #164]	; (8006d70 <usbd_control_xfer_cb+0x160>)
 8006cca:	89db      	ldrh	r3, [r3, #14]
 8006ccc:	429a      	cmp	r2, r3
 8006cce:	d002      	beq.n	8006cd6 <usbd_control_xfer_cb+0xc6>
 8006cd0:	683b      	ldr	r3, [r7, #0]
 8006cd2:	2b3f      	cmp	r3, #63	; 0x3f
 8006cd4:	d831      	bhi.n	8006d3a <usbd_control_xfer_cb+0x12a>
  {
    // DATA stage is complete
    bool is_ok = true;
 8006cd6:	2301      	movs	r3, #1
 8006cd8:	77fb      	strb	r3, [r7, #31]

    // invoke complete callback if set
    // callback can still stall control in status phase e.g out data does not make sense
    if ( _ctrl_xfer.complete_cb )
 8006cda:	4b25      	ldr	r3, [pc, #148]	; (8006d70 <usbd_control_xfer_cb+0x160>)
 8006cdc:	691b      	ldr	r3, [r3, #16]
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d007      	beq.n	8006cf2 <usbd_control_xfer_cb+0xe2>
    {
      #if CFG_TUSB_DEBUG >= USBD_CONTROL_DEBUG
      usbd_driver_print_control_complete_name(_ctrl_xfer.complete_cb);
      #endif

      is_ok = _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_DATA, &_ctrl_xfer.request);
 8006ce2:	4b23      	ldr	r3, [pc, #140]	; (8006d70 <usbd_control_xfer_cb+0x160>)
 8006ce4:	691b      	ldr	r3, [r3, #16]
 8006ce6:	79f8      	ldrb	r0, [r7, #7]
 8006ce8:	4a21      	ldr	r2, [pc, #132]	; (8006d70 <usbd_control_xfer_cb+0x160>)
 8006cea:	2102      	movs	r1, #2
 8006cec:	4798      	blx	r3
 8006cee:	4603      	mov	r3, r0
 8006cf0:	77fb      	strb	r3, [r7, #31]
    }

    if ( is_ok )
 8006cf2:	7ffb      	ldrb	r3, [r7, #31]
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d015      	beq.n	8006d24 <usbd_control_xfer_cb+0x114>
    {
      // Send status
      TU_ASSERT( _status_stage_xact(rhport, &_ctrl_xfer.request) );
 8006cf8:	79fb      	ldrb	r3, [r7, #7]
 8006cfa:	491d      	ldr	r1, [pc, #116]	; (8006d70 <usbd_control_xfer_cb+0x160>)
 8006cfc:	4618      	mov	r0, r3
 8006cfe:	f7ff fe53 	bl	80069a8 <_status_stage_xact>
 8006d02:	4603      	mov	r3, r0
 8006d04:	f083 0301 	eor.w	r3, r3, #1
 8006d08:	b2db      	uxtb	r3, r3
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d02a      	beq.n	8006d64 <usbd_control_xfer_cb+0x154>
 8006d0e:	4b19      	ldr	r3, [pc, #100]	; (8006d74 <usbd_control_xfer_cb+0x164>)
 8006d10:	617b      	str	r3, [r7, #20]
 8006d12:	697b      	ldr	r3, [r7, #20]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f003 0301 	and.w	r3, r3, #1
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d000      	beq.n	8006d20 <usbd_control_xfer_cb+0x110>
 8006d1e:	be00      	bkpt	0x0000
 8006d20:	2300      	movs	r3, #0
 8006d22:	e021      	b.n	8006d68 <usbd_control_xfer_cb+0x158>
    }else
    {
      // Stall both IN and OUT control endpoint
      dcd_edpt_stall(rhport, EDPT_CTRL_OUT);
 8006d24:	79fb      	ldrb	r3, [r7, #7]
 8006d26:	2100      	movs	r1, #0
 8006d28:	4618      	mov	r0, r3
 8006d2a:	f000 ff25 	bl	8007b78 <dcd_edpt_stall>
      dcd_edpt_stall(rhport, EDPT_CTRL_IN);
 8006d2e:	79fb      	ldrb	r3, [r7, #7]
 8006d30:	2180      	movs	r1, #128	; 0x80
 8006d32:	4618      	mov	r0, r3
 8006d34:	f000 ff20 	bl	8007b78 <dcd_edpt_stall>
  {
 8006d38:	e014      	b.n	8006d64 <usbd_control_xfer_cb+0x154>
    }
  }
  else
  {
    // More data to transfer
    TU_ASSERT( _data_stage_xact(rhport) );
 8006d3a:	79fb      	ldrb	r3, [r7, #7]
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	f7ff fe6f 	bl	8006a20 <_data_stage_xact>
 8006d42:	4603      	mov	r3, r0
 8006d44:	f083 0301 	eor.w	r3, r3, #1
 8006d48:	b2db      	uxtb	r3, r3
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d00b      	beq.n	8006d66 <usbd_control_xfer_cb+0x156>
 8006d4e:	4b09      	ldr	r3, [pc, #36]	; (8006d74 <usbd_control_xfer_cb+0x164>)
 8006d50:	61bb      	str	r3, [r7, #24]
 8006d52:	69bb      	ldr	r3, [r7, #24]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f003 0301 	and.w	r3, r3, #1
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d000      	beq.n	8006d60 <usbd_control_xfer_cb+0x150>
 8006d5e:	be00      	bkpt	0x0000
 8006d60:	2300      	movs	r3, #0
 8006d62:	e001      	b.n	8006d68 <usbd_control_xfer_cb+0x158>
  {
 8006d64:	bf00      	nop
  }

  return true;
 8006d66:	2301      	movs	r3, #1
}
 8006d68:	4618      	mov	r0, r3
 8006d6a:	3720      	adds	r7, #32
 8006d6c:	46bd      	mov	sp, r7
 8006d6e:	bd80      	pop	{r7, pc}
 8006d70:	20001aa0 	.word	0x20001aa0
 8006d74:	e000edf0 	.word	0xe000edf0
 8006d78:	00000000 	.word	0x00000000
 8006d7c:	20001ab4 	.word	0x20001ab4

08006d80 <__NVIC_EnableIRQ>:
{
 8006d80:	b480      	push	{r7}
 8006d82:	b083      	sub	sp, #12
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	4603      	mov	r3, r0
 8006d88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006d8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	db0b      	blt.n	8006daa <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006d92:	79fb      	ldrb	r3, [r7, #7]
 8006d94:	f003 021f 	and.w	r2, r3, #31
 8006d98:	4907      	ldr	r1, [pc, #28]	; (8006db8 <__NVIC_EnableIRQ+0x38>)
 8006d9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d9e:	095b      	lsrs	r3, r3, #5
 8006da0:	2001      	movs	r0, #1
 8006da2:	fa00 f202 	lsl.w	r2, r0, r2
 8006da6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8006daa:	bf00      	nop
 8006dac:	370c      	adds	r7, #12
 8006dae:	46bd      	mov	sp, r7
 8006db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db4:	4770      	bx	lr
 8006db6:	bf00      	nop
 8006db8:	e000e100 	.word	0xe000e100

08006dbc <__NVIC_DisableIRQ>:
{
 8006dbc:	b480      	push	{r7}
 8006dbe:	b083      	sub	sp, #12
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	4603      	mov	r3, r0
 8006dc4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006dc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	db12      	blt.n	8006df4 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006dce:	79fb      	ldrb	r3, [r7, #7]
 8006dd0:	f003 021f 	and.w	r2, r3, #31
 8006dd4:	490a      	ldr	r1, [pc, #40]	; (8006e00 <__NVIC_DisableIRQ+0x44>)
 8006dd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006dda:	095b      	lsrs	r3, r3, #5
 8006ddc:	2001      	movs	r0, #1
 8006dde:	fa00 f202 	lsl.w	r2, r0, r2
 8006de2:	3320      	adds	r3, #32
 8006de4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8006de8:	f3bf 8f4f 	dsb	sy
}
 8006dec:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8006dee:	f3bf 8f6f 	isb	sy
}
 8006df2:	bf00      	nop
}
 8006df4:	bf00      	nop
 8006df6:	370c      	adds	r7, #12
 8006df8:	46bd      	mov	sp, r7
 8006dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfe:	4770      	bx	lr
 8006e00:	e000e100 	.word	0xe000e100

08006e04 <calc_rx_ff_size>:
static uint16_t _allocated_fifo_words_tx;         // TX FIFO size in words (IN EPs)
static bool _out_ep_closed;                       // Flag to check if RX FIFO size needs an update (reduce its size)

// Calculate the RX FIFO size according to recommendations from reference manual
static inline uint16_t calc_rx_ff_size(uint16_t ep_size)
{
 8006e04:	b480      	push	{r7}
 8006e06:	b083      	sub	sp, #12
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	4603      	mov	r3, r0
 8006e0c:	80fb      	strh	r3, [r7, #6]
  return 15 + 2*(ep_size/4) + 2*EP_MAX;
 8006e0e:	88fb      	ldrh	r3, [r7, #6]
 8006e10:	089b      	lsrs	r3, r3, #2
 8006e12:	b29b      	uxth	r3, r3
 8006e14:	005b      	lsls	r3, r3, #1
 8006e16:	b29b      	uxth	r3, r3
 8006e18:	3317      	adds	r3, #23
 8006e1a:	b29b      	uxth	r3, r3
}
 8006e1c:	4618      	mov	r0, r3
 8006e1e:	370c      	adds	r7, #12
 8006e20:	46bd      	mov	sp, r7
 8006e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e26:	4770      	bx	lr

08006e28 <update_grxfsiz>:

static void update_grxfsiz(uint8_t rhport)
{
 8006e28:	b580      	push	{r7, lr}
 8006e2a:	b086      	sub	sp, #24
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	4603      	mov	r3, r0
 8006e30:	71fb      	strb	r3, [r7, #7]
  (void) rhport;

  USB_OTG_GlobalTypeDef * usb_otg = GLOBAL_BASE(rhport);
 8006e32:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8006e36:	613b      	str	r3, [r7, #16]

  // Determine largest EP size for RX FIFO
  uint16_t max_epsize = 0;
 8006e38:	2300      	movs	r3, #0
 8006e3a:	82fb      	strh	r3, [r7, #22]
  for (uint8_t epnum = 0; epnum < EP_MAX; epnum++)
 8006e3c:	2300      	movs	r3, #0
 8006e3e:	757b      	strb	r3, [r7, #21]
 8006e40:	e013      	b.n	8006e6a <update_grxfsiz+0x42>
  {
    max_epsize = tu_max16(max_epsize, xfer_status[epnum][TUSB_DIR_OUT].max_size);
 8006e42:	7d7b      	ldrb	r3, [r7, #21]
 8006e44:	4a10      	ldr	r2, [pc, #64]	; (8006e88 <update_grxfsiz+0x60>)
 8006e46:	015b      	lsls	r3, r3, #5
 8006e48:	4413      	add	r3, r2
 8006e4a:	330a      	adds	r3, #10
 8006e4c:	881a      	ldrh	r2, [r3, #0]
 8006e4e:	8afb      	ldrh	r3, [r7, #22]
 8006e50:	81fb      	strh	r3, [r7, #14]
 8006e52:	4613      	mov	r3, r2
 8006e54:	81bb      	strh	r3, [r7, #12]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_max16 (uint16_t x, uint16_t y) { return (x > y) ? x : y; }
 8006e56:	89fa      	ldrh	r2, [r7, #14]
 8006e58:	89bb      	ldrh	r3, [r7, #12]
 8006e5a:	4293      	cmp	r3, r2
 8006e5c:	bf38      	it	cc
 8006e5e:	4613      	movcc	r3, r2
 8006e60:	b29b      	uxth	r3, r3
 8006e62:	82fb      	strh	r3, [r7, #22]
  for (uint8_t epnum = 0; epnum < EP_MAX; epnum++)
 8006e64:	7d7b      	ldrb	r3, [r7, #21]
 8006e66:	3301      	adds	r3, #1
 8006e68:	757b      	strb	r3, [r7, #21]
 8006e6a:	7d7b      	ldrb	r3, [r7, #21]
 8006e6c:	2b03      	cmp	r3, #3
 8006e6e:	d9e8      	bls.n	8006e42 <update_grxfsiz+0x1a>
  }

  // Update size of RX FIFO
  usb_otg->GRXFSIZ = calc_rx_ff_size(max_epsize);
 8006e70:	8afb      	ldrh	r3, [r7, #22]
 8006e72:	4618      	mov	r0, r3
 8006e74:	f7ff ffc6 	bl	8006e04 <calc_rx_ff_size>
 8006e78:	4603      	mov	r3, r0
 8006e7a:	461a      	mov	r2, r3
 8006e7c:	693b      	ldr	r3, [r7, #16]
 8006e7e:	625a      	str	r2, [r3, #36]	; 0x24
}
 8006e80:	bf00      	nop
 8006e82:	3718      	adds	r7, #24
 8006e84:	46bd      	mov	sp, r7
 8006e86:	bd80      	pop	{r7, pc}
 8006e88:	20001afc 	.word	0x20001afc

08006e8c <bus_reset>:

// Setup the control endpoint 0.
static void bus_reset(uint8_t rhport)
{
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	b088      	sub	sp, #32
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	4603      	mov	r3, r0
 8006e94:	71fb      	strb	r3, [r7, #7]
  (void) rhport;

  USB_OTG_GlobalTypeDef * usb_otg = GLOBAL_BASE(rhport);
 8006e96:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8006e9a:	61bb      	str	r3, [r7, #24]
  USB_OTG_DeviceTypeDef * dev = DEVICE_BASE(rhport);
 8006e9c:	4b30      	ldr	r3, [pc, #192]	; (8006f60 <bus_reset+0xd4>)
 8006e9e:	617b      	str	r3, [r7, #20]
  USB_OTG_OUTEndpointTypeDef * out_ep = OUT_EP_BASE(rhport);
 8006ea0:	4b30      	ldr	r3, [pc, #192]	; (8006f64 <bus_reset+0xd8>)
 8006ea2:	613b      	str	r3, [r7, #16]
  USB_OTG_INEndpointTypeDef * in_ep = IN_EP_BASE(rhport);
 8006ea4:	4b30      	ldr	r3, [pc, #192]	; (8006f68 <bus_reset+0xdc>)
 8006ea6:	60fb      	str	r3, [r7, #12]

  tu_memclr(xfer_status, sizeof(xfer_status));
 8006ea8:	2280      	movs	r2, #128	; 0x80
 8006eaa:	2100      	movs	r1, #0
 8006eac:	482f      	ldr	r0, [pc, #188]	; (8006f6c <bus_reset+0xe0>)
 8006eae:	f001 fcb9 	bl	8008824 <memset>
  _out_ep_closed = false;
 8006eb2:	4b2f      	ldr	r3, [pc, #188]	; (8006f70 <bus_reset+0xe4>)
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	701a      	strb	r2, [r3, #0]

  // clear device address
  dev->DCFG &= ~USB_OTG_DCFG_DAD_Msk;
 8006eb8:	697b      	ldr	r3, [r7, #20]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	f423 62fe 	bic.w	r2, r3, #2032	; 0x7f0
 8006ec0:	697b      	ldr	r3, [r7, #20]
 8006ec2:	601a      	str	r2, [r3, #0]

  // 1. NAK for all OUT endpoints
  for(uint8_t n = 0; n < EP_MAX; n++) {
 8006ec4:	2300      	movs	r3, #0
 8006ec6:	77fb      	strb	r3, [r7, #31]
 8006ec8:	e00e      	b.n	8006ee8 <bus_reset+0x5c>
    out_ep[n].DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006eca:	7ffb      	ldrb	r3, [r7, #31]
 8006ecc:	015b      	lsls	r3, r3, #5
 8006ece:	693a      	ldr	r2, [r7, #16]
 8006ed0:	4413      	add	r3, r2
 8006ed2:	681a      	ldr	r2, [r3, #0]
 8006ed4:	7ffb      	ldrb	r3, [r7, #31]
 8006ed6:	015b      	lsls	r3, r3, #5
 8006ed8:	6939      	ldr	r1, [r7, #16]
 8006eda:	440b      	add	r3, r1
 8006edc:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8006ee0:	601a      	str	r2, [r3, #0]
  for(uint8_t n = 0; n < EP_MAX; n++) {
 8006ee2:	7ffb      	ldrb	r3, [r7, #31]
 8006ee4:	3301      	adds	r3, #1
 8006ee6:	77fb      	strb	r3, [r7, #31]
 8006ee8:	7ffb      	ldrb	r3, [r7, #31]
 8006eea:	2b03      	cmp	r3, #3
 8006eec:	d9ed      	bls.n	8006eca <bus_reset+0x3e>
  }

  // 2. Un-mask interrupt bits
  dev->DAINTMSK = (1 << USB_OTG_DAINTMSK_OEPM_Pos) | (1 << USB_OTG_DAINTMSK_IEPM_Pos);
 8006eee:	697b      	ldr	r3, [r7, #20]
 8006ef0:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 8006ef4:	61da      	str	r2, [r3, #28]
  dev->DOEPMSK = USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM;
 8006ef6:	697b      	ldr	r3, [r7, #20]
 8006ef8:	2209      	movs	r2, #9
 8006efa:	615a      	str	r2, [r3, #20]
  dev->DIEPMSK = USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM;
 8006efc:	697b      	ldr	r3, [r7, #20]
 8006efe:	2209      	movs	r2, #9
 8006f00:	611a      	str	r2, [r3, #16]
  //
  //   For Isochronous, largest EP size can be 1023/1024 for FS/HS respectively. In addition if multiple ISO
  //   are enabled at least "2 x (Largest-EPsize/4) + 1" are recommended.  Maybe provide a macro for application to
  //   overwrite this.

  usb_otg->GRXFSIZ = calc_rx_ff_size(TUD_OPT_HIGH_SPEED ? 512 : 64);
 8006f02:	2040      	movs	r0, #64	; 0x40
 8006f04:	f7ff ff7e 	bl	8006e04 <calc_rx_ff_size>
 8006f08:	4603      	mov	r3, r0
 8006f0a:	461a      	mov	r2, r3
 8006f0c:	69bb      	ldr	r3, [r7, #24]
 8006f0e:	625a      	str	r2, [r3, #36]	; 0x24

  _allocated_fifo_words_tx = 16;
 8006f10:	4b18      	ldr	r3, [pc, #96]	; (8006f74 <bus_reset+0xe8>)
 8006f12:	2210      	movs	r2, #16
 8006f14:	801a      	strh	r2, [r3, #0]

  // Control IN uses FIFO 0 with 64 bytes ( 16 32-bit word )
  usb_otg->DIEPTXF0_HNPTXFSIZ = (16 << USB_OTG_TX0FD_Pos) | (EP_FIFO_SIZE/4 - _allocated_fifo_words_tx);
 8006f16:	4b17      	ldr	r3, [pc, #92]	; (8006f74 <bus_reset+0xe8>)
 8006f18:	881b      	ldrh	r3, [r3, #0]
 8006f1a:	f5c3 73a0 	rsb	r3, r3, #320	; 0x140
 8006f1e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006f22:	69bb      	ldr	r3, [r7, #24]
 8006f24:	629a      	str	r2, [r3, #40]	; 0x28

  // Fixed control EP0 size to 64 bytes
  in_ep[0].DIEPCTL &= ~(0x03 << USB_OTG_DIEPCTL_MPSIZ_Pos);
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	f023 0203 	bic.w	r2, r3, #3
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	601a      	str	r2, [r3, #0]
  xfer_status[0][TUSB_DIR_OUT].max_size = xfer_status[0][TUSB_DIR_IN].max_size = 64;
 8006f32:	4b0e      	ldr	r3, [pc, #56]	; (8006f6c <bus_reset+0xe0>)
 8006f34:	2240      	movs	r2, #64	; 0x40
 8006f36:	835a      	strh	r2, [r3, #26]
 8006f38:	4b0c      	ldr	r3, [pc, #48]	; (8006f6c <bus_reset+0xe0>)
 8006f3a:	8b5a      	ldrh	r2, [r3, #26]
 8006f3c:	4b0b      	ldr	r3, [pc, #44]	; (8006f6c <bus_reset+0xe0>)
 8006f3e:	815a      	strh	r2, [r3, #10]

  out_ep[0].DOEPTSIZ |= (3 << USB_OTG_DOEPTSIZ_STUPCNT_Pos);
 8006f40:	693b      	ldr	r3, [r7, #16]
 8006f42:	691b      	ldr	r3, [r3, #16]
 8006f44:	f043 42c0 	orr.w	r2, r3, #1610612736	; 0x60000000
 8006f48:	693b      	ldr	r3, [r7, #16]
 8006f4a:	611a      	str	r2, [r3, #16]

  usb_otg->GINTMSK |= USB_OTG_GINTMSK_OEPINT | USB_OTG_GINTMSK_IEPINT;
 8006f4c:	69bb      	ldr	r3, [r7, #24]
 8006f4e:	699b      	ldr	r3, [r3, #24]
 8006f50:	f443 2240 	orr.w	r2, r3, #786432	; 0xc0000
 8006f54:	69bb      	ldr	r3, [r7, #24]
 8006f56:	619a      	str	r2, [r3, #24]
}
 8006f58:	bf00      	nop
 8006f5a:	3720      	adds	r7, #32
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	bd80      	pop	{r7, pc}
 8006f60:	50000800 	.word	0x50000800
 8006f64:	50000b00 	.word	0x50000b00
 8006f68:	50000900 	.word	0x50000900
 8006f6c:	20001afc 	.word	0x20001afc
 8006f70:	20001b82 	.word	0x20001b82
 8006f74:	20001b80 	.word	0x20001b80

08006f78 <set_turnaround>:

// Set turn-around timeout according to link speed
extern uint32_t SystemCoreClock;
static void set_turnaround(USB_OTG_GlobalTypeDef * usb_otg, tusb_speed_t speed)
{
 8006f78:	b480      	push	{r7}
 8006f7a:	b085      	sub	sp, #20
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	6078      	str	r0, [r7, #4]
 8006f80:	460b      	mov	r3, r1
 8006f82:	70fb      	strb	r3, [r7, #3]
  usb_otg->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	68db      	ldr	r3, [r3, #12]
 8006f88:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	60da      	str	r2, [r3, #12]

  if ( speed == TUSB_SPEED_HIGH )
 8006f90:	78fb      	ldrb	r3, [r7, #3]
 8006f92:	2b02      	cmp	r3, #2
 8006f94:	d106      	bne.n	8006fa4 <set_turnaround+0x2c>
  {
    // Use fixed 0x09 for Highspeed
    usb_otg->GUSBCFG |= (0x09 << USB_OTG_GUSBCFG_TRDT_Pos);
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	68db      	ldr	r3, [r3, #12]
 8006f9a:	f443 5210 	orr.w	r2, r3, #9216	; 0x2400
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	60da      	str	r2, [r3, #12]
      turnaround = 0xFU;

    // Fullspeed depends on MCU clocks, but we will use 0x06 for 32+ Mhz
    usb_otg->GUSBCFG |= (turnaround << USB_OTG_GUSBCFG_TRDT_Pos);
  }
}
 8006fa2:	e050      	b.n	8007046 <set_turnaround+0xce>
    if ( SystemCoreClock >= 32000000U )
 8006fa4:	4b2b      	ldr	r3, [pc, #172]	; (8007054 <set_turnaround+0xdc>)
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	4a2b      	ldr	r2, [pc, #172]	; (8007058 <set_turnaround+0xe0>)
 8006faa:	4293      	cmp	r3, r2
 8006fac:	d302      	bcc.n	8006fb4 <set_turnaround+0x3c>
      turnaround = 0x6U;
 8006fae:	2306      	movs	r3, #6
 8006fb0:	60fb      	str	r3, [r7, #12]
 8006fb2:	e041      	b.n	8007038 <set_turnaround+0xc0>
    else if ( SystemCoreClock >= 27500000U )
 8006fb4:	4b27      	ldr	r3, [pc, #156]	; (8007054 <set_turnaround+0xdc>)
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	4a28      	ldr	r2, [pc, #160]	; (800705c <set_turnaround+0xe4>)
 8006fba:	4293      	cmp	r3, r2
 8006fbc:	d902      	bls.n	8006fc4 <set_turnaround+0x4c>
      turnaround = 0x7U;
 8006fbe:	2307      	movs	r3, #7
 8006fc0:	60fb      	str	r3, [r7, #12]
 8006fc2:	e039      	b.n	8007038 <set_turnaround+0xc0>
    else if ( SystemCoreClock >= 24000000U )
 8006fc4:	4b23      	ldr	r3, [pc, #140]	; (8007054 <set_turnaround+0xdc>)
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	4a25      	ldr	r2, [pc, #148]	; (8007060 <set_turnaround+0xe8>)
 8006fca:	4293      	cmp	r3, r2
 8006fcc:	d302      	bcc.n	8006fd4 <set_turnaround+0x5c>
      turnaround = 0x8U;
 8006fce:	2308      	movs	r3, #8
 8006fd0:	60fb      	str	r3, [r7, #12]
 8006fd2:	e031      	b.n	8007038 <set_turnaround+0xc0>
    else if ( SystemCoreClock >= 21800000U )
 8006fd4:	4b1f      	ldr	r3, [pc, #124]	; (8007054 <set_turnaround+0xdc>)
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	4a22      	ldr	r2, [pc, #136]	; (8007064 <set_turnaround+0xec>)
 8006fda:	4293      	cmp	r3, r2
 8006fdc:	d902      	bls.n	8006fe4 <set_turnaround+0x6c>
      turnaround = 0x9U;
 8006fde:	2309      	movs	r3, #9
 8006fe0:	60fb      	str	r3, [r7, #12]
 8006fe2:	e029      	b.n	8007038 <set_turnaround+0xc0>
    else if ( SystemCoreClock >= 20000000U )
 8006fe4:	4b1b      	ldr	r3, [pc, #108]	; (8007054 <set_turnaround+0xdc>)
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	4a1f      	ldr	r2, [pc, #124]	; (8007068 <set_turnaround+0xf0>)
 8006fea:	4293      	cmp	r3, r2
 8006fec:	d902      	bls.n	8006ff4 <set_turnaround+0x7c>
      turnaround = 0xAU;
 8006fee:	230a      	movs	r3, #10
 8006ff0:	60fb      	str	r3, [r7, #12]
 8006ff2:	e021      	b.n	8007038 <set_turnaround+0xc0>
    else if ( SystemCoreClock >= 18500000U )
 8006ff4:	4b17      	ldr	r3, [pc, #92]	; (8007054 <set_turnaround+0xdc>)
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	4a1c      	ldr	r2, [pc, #112]	; (800706c <set_turnaround+0xf4>)
 8006ffa:	4293      	cmp	r3, r2
 8006ffc:	d902      	bls.n	8007004 <set_turnaround+0x8c>
      turnaround = 0xBU;
 8006ffe:	230b      	movs	r3, #11
 8007000:	60fb      	str	r3, [r7, #12]
 8007002:	e019      	b.n	8007038 <set_turnaround+0xc0>
    else if ( SystemCoreClock >= 17200000U )
 8007004:	4b13      	ldr	r3, [pc, #76]	; (8007054 <set_turnaround+0xdc>)
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	4a19      	ldr	r2, [pc, #100]	; (8007070 <set_turnaround+0xf8>)
 800700a:	4293      	cmp	r3, r2
 800700c:	d302      	bcc.n	8007014 <set_turnaround+0x9c>
      turnaround = 0xCU;
 800700e:	230c      	movs	r3, #12
 8007010:	60fb      	str	r3, [r7, #12]
 8007012:	e011      	b.n	8007038 <set_turnaround+0xc0>
    else if ( SystemCoreClock >= 16000000U )
 8007014:	4b0f      	ldr	r3, [pc, #60]	; (8007054 <set_turnaround+0xdc>)
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	4a16      	ldr	r2, [pc, #88]	; (8007074 <set_turnaround+0xfc>)
 800701a:	4293      	cmp	r3, r2
 800701c:	d302      	bcc.n	8007024 <set_turnaround+0xac>
      turnaround = 0xDU;
 800701e:	230d      	movs	r3, #13
 8007020:	60fb      	str	r3, [r7, #12]
 8007022:	e009      	b.n	8007038 <set_turnaround+0xc0>
    else if ( SystemCoreClock >= 15000000U )
 8007024:	4b0b      	ldr	r3, [pc, #44]	; (8007054 <set_turnaround+0xdc>)
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	4a13      	ldr	r2, [pc, #76]	; (8007078 <set_turnaround+0x100>)
 800702a:	4293      	cmp	r3, r2
 800702c:	d302      	bcc.n	8007034 <set_turnaround+0xbc>
      turnaround = 0xEU;
 800702e:	230e      	movs	r3, #14
 8007030:	60fb      	str	r3, [r7, #12]
 8007032:	e001      	b.n	8007038 <set_turnaround+0xc0>
      turnaround = 0xFU;
 8007034:	230f      	movs	r3, #15
 8007036:	60fb      	str	r3, [r7, #12]
    usb_otg->GUSBCFG |= (turnaround << USB_OTG_GUSBCFG_TRDT_Pos);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	68da      	ldr	r2, [r3, #12]
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	029b      	lsls	r3, r3, #10
 8007040:	431a      	orrs	r2, r3
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	60da      	str	r2, [r3, #12]
}
 8007046:	bf00      	nop
 8007048:	3714      	adds	r7, #20
 800704a:	46bd      	mov	sp, r7
 800704c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007050:	4770      	bx	lr
 8007052:	bf00      	nop
 8007054:	2000000c 	.word	0x2000000c
 8007058:	01e84800 	.word	0x01e84800
 800705c:	01a39ddf 	.word	0x01a39ddf
 8007060:	016e3600 	.word	0x016e3600
 8007064:	014ca43f 	.word	0x014ca43f
 8007068:	01312cff 	.word	0x01312cff
 800706c:	011a499f 	.word	0x011a499f
 8007070:	01067380 	.word	0x01067380
 8007074:	00f42400 	.word	0x00f42400
 8007078:	00e4e1c0 	.word	0x00e4e1c0

0800707c <get_speed>:

static tusb_speed_t get_speed(uint8_t rhport)
{
 800707c:	b480      	push	{r7}
 800707e:	b085      	sub	sp, #20
 8007080:	af00      	add	r7, sp, #0
 8007082:	4603      	mov	r3, r0
 8007084:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  USB_OTG_DeviceTypeDef * dev = DEVICE_BASE(rhport);
 8007086:	4b0a      	ldr	r3, [pc, #40]	; (80070b0 <get_speed+0x34>)
 8007088:	60fb      	str	r3, [r7, #12]
  uint32_t const enum_spd = (dev->DSTS & USB_OTG_DSTS_ENUMSPD_Msk) >> USB_OTG_DSTS_ENUMSPD_Pos;
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	689b      	ldr	r3, [r3, #8]
 800708e:	085b      	lsrs	r3, r3, #1
 8007090:	f003 0303 	and.w	r3, r3, #3
 8007094:	60bb      	str	r3, [r7, #8]
  return (enum_spd == DCD_HIGH_SPEED) ? TUSB_SPEED_HIGH : TUSB_SPEED_FULL;
 8007096:	68bb      	ldr	r3, [r7, #8]
 8007098:	2b00      	cmp	r3, #0
 800709a:	d101      	bne.n	80070a0 <get_speed+0x24>
 800709c:	2302      	movs	r3, #2
 800709e:	e000      	b.n	80070a2 <get_speed+0x26>
 80070a0:	2300      	movs	r3, #0
}
 80070a2:	4618      	mov	r0, r3
 80070a4:	3714      	adds	r7, #20
 80070a6:	46bd      	mov	sp, r7
 80070a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ac:	4770      	bx	lr
 80070ae:	bf00      	nop
 80070b0:	50000800 	.word	0x50000800

080070b4 <set_speed>:

static void set_speed(uint8_t rhport, tusb_speed_t speed)
{
 80070b4:	b480      	push	{r7}
 80070b6:	b085      	sub	sp, #20
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	4603      	mov	r3, r0
 80070bc:	460a      	mov	r2, r1
 80070be:	71fb      	strb	r3, [r7, #7]
 80070c0:	4613      	mov	r3, r2
 80070c2:	71bb      	strb	r3, [r7, #6]
  uint32_t bitvalue;

  if ( rhport == 1 )
 80070c4:	79fb      	ldrb	r3, [r7, #7]
 80070c6:	2b01      	cmp	r3, #1
 80070c8:	d107      	bne.n	80070da <set_speed+0x26>
  {
    bitvalue = ((TUSB_SPEED_HIGH == speed) ? DCD_HIGH_SPEED : DCD_FULL_SPEED_USE_HS);
 80070ca:	79bb      	ldrb	r3, [r7, #6]
 80070cc:	2b02      	cmp	r3, #2
 80070ce:	bf14      	ite	ne
 80070d0:	2301      	movne	r3, #1
 80070d2:	2300      	moveq	r3, #0
 80070d4:	b2db      	uxtb	r3, r3
 80070d6:	60fb      	str	r3, [r7, #12]
 80070d8:	e001      	b.n	80070de <set_speed+0x2a>
  }
  else
  {
    bitvalue = DCD_FULL_SPEED;
 80070da:	2303      	movs	r3, #3
 80070dc:	60fb      	str	r3, [r7, #12]
  }

  USB_OTG_DeviceTypeDef * dev = DEVICE_BASE(rhport);
 80070de:	4b0a      	ldr	r3, [pc, #40]	; (8007108 <set_speed+0x54>)
 80070e0:	60bb      	str	r3, [r7, #8]

  // Clear and set speed bits
  dev->DCFG &= ~(3 << USB_OTG_DCFG_DSPD_Pos);
 80070e2:	68bb      	ldr	r3, [r7, #8]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	f023 0203 	bic.w	r2, r3, #3
 80070ea:	68bb      	ldr	r3, [r7, #8]
 80070ec:	601a      	str	r2, [r3, #0]
  dev->DCFG |= (bitvalue << USB_OTG_DCFG_DSPD_Pos);
 80070ee:	68bb      	ldr	r3, [r7, #8]
 80070f0:	681a      	ldr	r2, [r3, #0]
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	431a      	orrs	r2, r3
 80070f6:	68bb      	ldr	r3, [r7, #8]
 80070f8:	601a      	str	r2, [r3, #0]
}
 80070fa:	bf00      	nop
 80070fc:	3714      	adds	r7, #20
 80070fe:	46bd      	mov	sp, r7
 8007100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007104:	4770      	bx	lr
 8007106:	bf00      	nop
 8007108:	50000800 	.word	0x50000800

0800710c <edpt_schedule_packets>:
  return true;
}
#endif

static void edpt_schedule_packets(uint8_t rhport, uint8_t const epnum, uint8_t const dir, uint16_t const num_packets, uint16_t total_bytes)
{
 800710c:	b490      	push	{r4, r7}
 800710e:	b08a      	sub	sp, #40	; 0x28
 8007110:	af00      	add	r7, sp, #0
 8007112:	4604      	mov	r4, r0
 8007114:	4608      	mov	r0, r1
 8007116:	4611      	mov	r1, r2
 8007118:	461a      	mov	r2, r3
 800711a:	4623      	mov	r3, r4
 800711c:	71fb      	strb	r3, [r7, #7]
 800711e:	4603      	mov	r3, r0
 8007120:	71bb      	strb	r3, [r7, #6]
 8007122:	460b      	mov	r3, r1
 8007124:	717b      	strb	r3, [r7, #5]
 8007126:	4613      	mov	r3, r2
 8007128:	807b      	strh	r3, [r7, #2]
  (void) rhport;

  USB_OTG_DeviceTypeDef * dev = DEVICE_BASE(rhport);
 800712a:	4b6c      	ldr	r3, [pc, #432]	; (80072dc <edpt_schedule_packets+0x1d0>)
 800712c:	627b      	str	r3, [r7, #36]	; 0x24
  USB_OTG_OUTEndpointTypeDef * out_ep = OUT_EP_BASE(rhport);
 800712e:	4b6c      	ldr	r3, [pc, #432]	; (80072e0 <edpt_schedule_packets+0x1d4>)
 8007130:	623b      	str	r3, [r7, #32]
  USB_OTG_INEndpointTypeDef * in_ep = IN_EP_BASE(rhport);
 8007132:	4b6c      	ldr	r3, [pc, #432]	; (80072e4 <edpt_schedule_packets+0x1d8>)
 8007134:	61fb      	str	r3, [r7, #28]

  // EP0 is limited to one packet each xfer
  // We use multiple transaction of xfer->max_size length to get a whole transfer done
  if(epnum == 0) {
 8007136:	79bb      	ldrb	r3, [r7, #6]
 8007138:	2b00      	cmp	r3, #0
 800713a:	d121      	bne.n	8007180 <edpt_schedule_packets+0x74>
    xfer_ctl_t * const xfer = XFER_CTL_BASE(epnum, dir);
 800713c:	79ba      	ldrb	r2, [r7, #6]
 800713e:	797b      	ldrb	r3, [r7, #5]
 8007140:	0052      	lsls	r2, r2, #1
 8007142:	4413      	add	r3, r2
 8007144:	011b      	lsls	r3, r3, #4
 8007146:	4a68      	ldr	r2, [pc, #416]	; (80072e8 <edpt_schedule_packets+0x1dc>)
 8007148:	4413      	add	r3, r2
 800714a:	61bb      	str	r3, [r7, #24]
    total_bytes = tu_min16(ep0_pending[dir], xfer->max_size);
 800714c:	797b      	ldrb	r3, [r7, #5]
 800714e:	4a67      	ldr	r2, [pc, #412]	; (80072ec <edpt_schedule_packets+0x1e0>)
 8007150:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8007154:	69bb      	ldr	r3, [r7, #24]
 8007156:	895b      	ldrh	r3, [r3, #10]
 8007158:	81fa      	strh	r2, [r7, #14]
 800715a:	81bb      	strh	r3, [r7, #12]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800715c:	89fa      	ldrh	r2, [r7, #14]
 800715e:	89bb      	ldrh	r3, [r7, #12]
 8007160:	4293      	cmp	r3, r2
 8007162:	bf28      	it	cs
 8007164:	4613      	movcs	r3, r2
 8007166:	b29b      	uxth	r3, r3
 8007168:	863b      	strh	r3, [r7, #48]	; 0x30
    ep0_pending[dir] -= total_bytes;
 800716a:	797b      	ldrb	r3, [r7, #5]
 800716c:	4a5f      	ldr	r2, [pc, #380]	; (80072ec <edpt_schedule_packets+0x1e0>)
 800716e:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8007172:	797b      	ldrb	r3, [r7, #5]
 8007174:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8007176:	1a8a      	subs	r2, r1, r2
 8007178:	b291      	uxth	r1, r2
 800717a:	4a5c      	ldr	r2, [pc, #368]	; (80072ec <edpt_schedule_packets+0x1e0>)
 800717c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  }

  // IN and OUT endpoint xfers are interrupt-driven, we just schedule them here.
  if(dir == TUSB_DIR_IN) {
 8007180:	797b      	ldrb	r3, [r7, #5]
 8007182:	2b01      	cmp	r3, #1
 8007184:	d14f      	bne.n	8007226 <edpt_schedule_packets+0x11a>
    // A full IN transfer (multiple packets, possibly) triggers XFRC.
    in_ep[epnum].DIEPTSIZ = (num_packets << USB_OTG_DIEPTSIZ_PKTCNT_Pos) |
 8007186:	887b      	ldrh	r3, [r7, #2]
 8007188:	04db      	lsls	r3, r3, #19
 800718a:	4618      	mov	r0, r3
        ((total_bytes << USB_OTG_DIEPTSIZ_XFRSIZ_Pos) & USB_OTG_DIEPTSIZ_XFRSIZ_Msk);
 800718c:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
    in_ep[epnum].DIEPTSIZ = (num_packets << USB_OTG_DIEPTSIZ_PKTCNT_Pos) |
 800718e:	79bb      	ldrb	r3, [r7, #6]
 8007190:	015b      	lsls	r3, r3, #5
 8007192:	69f9      	ldr	r1, [r7, #28]
 8007194:	440b      	add	r3, r1
 8007196:	4302      	orrs	r2, r0
 8007198:	611a      	str	r2, [r3, #16]

    in_ep[epnum].DIEPCTL |= USB_OTG_DIEPCTL_EPENA | USB_OTG_DIEPCTL_CNAK;
 800719a:	79bb      	ldrb	r3, [r7, #6]
 800719c:	015b      	lsls	r3, r3, #5
 800719e:	69fa      	ldr	r2, [r7, #28]
 80071a0:	4413      	add	r3, r2
 80071a2:	681a      	ldr	r2, [r3, #0]
 80071a4:	79bb      	ldrb	r3, [r7, #6]
 80071a6:	015b      	lsls	r3, r3, #5
 80071a8:	69f9      	ldr	r1, [r7, #28]
 80071aa:	440b      	add	r3, r1
 80071ac:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 80071b0:	601a      	str	r2, [r3, #0]
    // For ISO endpoint set correct odd/even bit for next frame.
    if ((in_ep[epnum].DIEPCTL & USB_OTG_DIEPCTL_EPTYP) == USB_OTG_DIEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 80071b2:	79bb      	ldrb	r3, [r7, #6]
 80071b4:	015b      	lsls	r3, r3, #5
 80071b6:	69fa      	ldr	r2, [r7, #28]
 80071b8:	4413      	add	r3, r2
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80071c0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80071c4:	d122      	bne.n	800720c <edpt_schedule_packets+0x100>
 80071c6:	79ba      	ldrb	r2, [r7, #6]
 80071c8:	797b      	ldrb	r3, [r7, #5]
 80071ca:	4947      	ldr	r1, [pc, #284]	; (80072e8 <edpt_schedule_packets+0x1dc>)
 80071cc:	0052      	lsls	r2, r2, #1
 80071ce:	4413      	add	r3, r2
 80071d0:	011b      	lsls	r3, r3, #4
 80071d2:	440b      	add	r3, r1
 80071d4:	330c      	adds	r3, #12
 80071d6:	781b      	ldrb	r3, [r3, #0]
 80071d8:	2b01      	cmp	r3, #1
 80071da:	d117      	bne.n	800720c <edpt_schedule_packets+0x100>
    {
      // Take odd/even bit from frame counter.
      uint32_t const odd_frame_now = (dev->DSTS & (1u << USB_OTG_DSTS_FNSOF_Pos));
 80071dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071de:	689b      	ldr	r3, [r3, #8]
 80071e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80071e4:	613b      	str	r3, [r7, #16]
      in_ep[epnum].DIEPCTL |= (odd_frame_now ? USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk : USB_OTG_DIEPCTL_SODDFRM_Msk);
 80071e6:	79bb      	ldrb	r3, [r7, #6]
 80071e8:	015b      	lsls	r3, r3, #5
 80071ea:	69fa      	ldr	r2, [r7, #28]
 80071ec:	4413      	add	r3, r2
 80071ee:	681a      	ldr	r2, [r3, #0]
 80071f0:	693b      	ldr	r3, [r7, #16]
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d002      	beq.n	80071fc <edpt_schedule_packets+0xf0>
 80071f6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
 80071fa:	e001      	b.n	8007200 <edpt_schedule_packets+0xf4>
 80071fc:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
 8007200:	79bb      	ldrb	r3, [r7, #6]
 8007202:	015b      	lsls	r3, r3, #5
 8007204:	69f8      	ldr	r0, [r7, #28]
 8007206:	4403      	add	r3, r0
 8007208:	430a      	orrs	r2, r1
 800720a:	601a      	str	r2, [r3, #0]
    }
    // Enable fifo empty interrupt only if there are something to put in the fifo.
    if(total_bytes != 0) {
 800720c:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800720e:	2b00      	cmp	r3, #0
 8007210:	d05e      	beq.n	80072d0 <edpt_schedule_packets+0x1c4>
      dev->DIEPEMPMSK |= (1 << epnum);
 8007212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007214:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007216:	79ba      	ldrb	r2, [r7, #6]
 8007218:	2101      	movs	r1, #1
 800721a:	fa01 f202 	lsl.w	r2, r1, r2
 800721e:	431a      	orrs	r2, r3
 8007220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007222:	635a      	str	r2, [r3, #52]	; 0x34
      // Take odd/even bit from frame counter.
      uint32_t const odd_frame_now = (dev->DSTS & (1u << USB_OTG_DSTS_FNSOF_Pos));
      out_ep[epnum].DOEPCTL |= (odd_frame_now ? USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk : USB_OTG_DOEPCTL_SODDFRM_Msk);
    }
  }
}
 8007224:	e054      	b.n	80072d0 <edpt_schedule_packets+0x1c4>
    out_ep[epnum].DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT_Msk | USB_OTG_DOEPTSIZ_XFRSIZ);
 8007226:	79bb      	ldrb	r3, [r7, #6]
 8007228:	015b      	lsls	r3, r3, #5
 800722a:	6a3a      	ldr	r2, [r7, #32]
 800722c:	4413      	add	r3, r2
 800722e:	691a      	ldr	r2, [r3, #16]
 8007230:	79bb      	ldrb	r3, [r7, #6]
 8007232:	015b      	lsls	r3, r3, #5
 8007234:	6a39      	ldr	r1, [r7, #32]
 8007236:	440b      	add	r3, r1
 8007238:	f002 4260 	and.w	r2, r2, #3758096384	; 0xe0000000
 800723c:	611a      	str	r2, [r3, #16]
    out_ep[epnum].DOEPTSIZ |= (num_packets << USB_OTG_DOEPTSIZ_PKTCNT_Pos) |
 800723e:	79bb      	ldrb	r3, [r7, #6]
 8007240:	015b      	lsls	r3, r3, #5
 8007242:	6a3a      	ldr	r2, [r7, #32]
 8007244:	4413      	add	r3, r2
 8007246:	6919      	ldr	r1, [r3, #16]
 8007248:	887b      	ldrh	r3, [r7, #2]
 800724a:	04db      	lsls	r3, r3, #19
 800724c:	461a      	mov	r2, r3
        ((total_bytes << USB_OTG_DOEPTSIZ_XFRSIZ_Pos) & USB_OTG_DOEPTSIZ_XFRSIZ_Msk);
 800724e:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
    out_ep[epnum].DOEPTSIZ |= (num_packets << USB_OTG_DOEPTSIZ_PKTCNT_Pos) |
 8007250:	431a      	orrs	r2, r3
 8007252:	79bb      	ldrb	r3, [r7, #6]
 8007254:	015b      	lsls	r3, r3, #5
 8007256:	6a38      	ldr	r0, [r7, #32]
 8007258:	4403      	add	r3, r0
 800725a:	430a      	orrs	r2, r1
 800725c:	611a      	str	r2, [r3, #16]
    out_ep[epnum].DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_CNAK;
 800725e:	79bb      	ldrb	r3, [r7, #6]
 8007260:	015b      	lsls	r3, r3, #5
 8007262:	6a3a      	ldr	r2, [r7, #32]
 8007264:	4413      	add	r3, r2
 8007266:	681a      	ldr	r2, [r3, #0]
 8007268:	79bb      	ldrb	r3, [r7, #6]
 800726a:	015b      	lsls	r3, r3, #5
 800726c:	6a39      	ldr	r1, [r7, #32]
 800726e:	440b      	add	r3, r1
 8007270:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8007274:	601a      	str	r2, [r3, #0]
    if ((out_ep[epnum].DOEPCTL & USB_OTG_DOEPCTL_EPTYP) == USB_OTG_DOEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 8007276:	79bb      	ldrb	r3, [r7, #6]
 8007278:	015b      	lsls	r3, r3, #5
 800727a:	6a3a      	ldr	r2, [r7, #32]
 800727c:	4413      	add	r3, r2
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8007284:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007288:	d122      	bne.n	80072d0 <edpt_schedule_packets+0x1c4>
 800728a:	79ba      	ldrb	r2, [r7, #6]
 800728c:	797b      	ldrb	r3, [r7, #5]
 800728e:	4916      	ldr	r1, [pc, #88]	; (80072e8 <edpt_schedule_packets+0x1dc>)
 8007290:	0052      	lsls	r2, r2, #1
 8007292:	4413      	add	r3, r2
 8007294:	011b      	lsls	r3, r3, #4
 8007296:	440b      	add	r3, r1
 8007298:	330c      	adds	r3, #12
 800729a:	781b      	ldrb	r3, [r3, #0]
 800729c:	2b01      	cmp	r3, #1
 800729e:	d117      	bne.n	80072d0 <edpt_schedule_packets+0x1c4>
      uint32_t const odd_frame_now = (dev->DSTS & (1u << USB_OTG_DSTS_FNSOF_Pos));
 80072a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072a2:	689b      	ldr	r3, [r3, #8]
 80072a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80072a8:	617b      	str	r3, [r7, #20]
      out_ep[epnum].DOEPCTL |= (odd_frame_now ? USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk : USB_OTG_DOEPCTL_SODDFRM_Msk);
 80072aa:	79bb      	ldrb	r3, [r7, #6]
 80072ac:	015b      	lsls	r3, r3, #5
 80072ae:	6a3a      	ldr	r2, [r7, #32]
 80072b0:	4413      	add	r3, r2
 80072b2:	681a      	ldr	r2, [r3, #0]
 80072b4:	697b      	ldr	r3, [r7, #20]
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d002      	beq.n	80072c0 <edpt_schedule_packets+0x1b4>
 80072ba:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
 80072be:	e001      	b.n	80072c4 <edpt_schedule_packets+0x1b8>
 80072c0:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
 80072c4:	79bb      	ldrb	r3, [r7, #6]
 80072c6:	015b      	lsls	r3, r3, #5
 80072c8:	6a38      	ldr	r0, [r7, #32]
 80072ca:	4403      	add	r3, r0
 80072cc:	430a      	orrs	r2, r1
 80072ce:	601a      	str	r2, [r3, #0]
}
 80072d0:	bf00      	nop
 80072d2:	3728      	adds	r7, #40	; 0x28
 80072d4:	46bd      	mov	sp, r7
 80072d6:	bc90      	pop	{r4, r7}
 80072d8:	4770      	bx	lr
 80072da:	bf00      	nop
 80072dc:	50000800 	.word	0x50000800
 80072e0:	50000b00 	.word	0x50000b00
 80072e4:	50000900 	.word	0x50000900
 80072e8:	20001afc 	.word	0x20001afc
 80072ec:	20001b7c 	.word	0x20001b7c

080072f0 <dcd_init>:

/*------------------------------------------------------------------*/
/* Controller API
 *------------------------------------------------------------------*/
void dcd_init (uint8_t rhport)
{
 80072f0:	b580      	push	{r7, lr}
 80072f2:	b084      	sub	sp, #16
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	4603      	mov	r3, r0
 80072f8:	71fb      	strb	r3, [r7, #7]
  // Programming model begins in the last section of the chapter on the USB
  // peripheral in each Reference Manual.

  USB_OTG_GlobalTypeDef * usb_otg = GLOBAL_BASE(rhport);
 80072fa:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80072fe:	60fb      	str	r3, [r7, #12]

  // No HNP/SRP (no OTG support), program timeout later.
  if ( rhport == 1 )
 8007300:	79fb      	ldrb	r3, [r7, #7]
 8007302:	2b01      	cmp	r3, #1
 8007304:	d106      	bne.n	8007314 <dcd_init+0x24>
    usb_otg->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);

    // Select default internal VBUS Indicator and Drive for ULPI
    usb_otg->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
#else
    usb_otg->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	68db      	ldr	r3, [r3, #12]
 800730a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	60da      	str	r2, [r3, #12]
 8007312:	e005      	b.n	8007320 <dcd_init+0x30>
    USB_HS_PHYCInit();
#endif
  } else
  {
    // Enable internal PHY
    usb_otg->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	68db      	ldr	r3, [r3, #12]
 8007318:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	60da      	str	r2, [r3, #12]
  }

  // Reset core after selecting PHY
  // Wait AHB IDLE, reset then wait until it is cleared
  while ((usb_otg->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U) {}
 8007320:	bf00      	nop
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	691b      	ldr	r3, [r3, #16]
 8007326:	2b00      	cmp	r3, #0
 8007328:	dafb      	bge.n	8007322 <dcd_init+0x32>
  usb_otg->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	691b      	ldr	r3, [r3, #16]
 800732e:	f043 0201 	orr.w	r2, r3, #1
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	611a      	str	r2, [r3, #16]
  while ((usb_otg->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST) {}
 8007336:	bf00      	nop
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	691b      	ldr	r3, [r3, #16]
 800733c:	f003 0301 	and.w	r3, r3, #1
 8007340:	2b01      	cmp	r3, #1
 8007342:	d0f9      	beq.n	8007338 <dcd_init+0x48>

  // Restart PHY clock
  *((volatile uint32_t *)(RHPORT_REGS_BASE + USB_OTG_PCGCCTL_BASE)) = 0;
 8007344:	4b1b      	ldr	r3, [pc, #108]	; (80073b4 <dcd_init+0xc4>)
 8007346:	2200      	movs	r2, #0
 8007348:	601a      	str	r2, [r3, #0]

  // Clear all interrupts
  usb_otg->GINTSTS |= usb_otg->GINTSTS;
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	695a      	ldr	r2, [r3, #20]
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	695b      	ldr	r3, [r3, #20]
 8007352:	431a      	orrs	r2, r3
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	615a      	str	r2, [r3, #20]

  // Required as part of core initialization.
  // TODO: How should mode mismatch be handled? It will cause
  // the core to stop working/require reset.
  usb_otg->GINTMSK |= USB_OTG_GINTMSK_OTGINT | USB_OTG_GINTMSK_MMISM;
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	699b      	ldr	r3, [r3, #24]
 800735c:	f043 0206 	orr.w	r2, r3, #6
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	619a      	str	r2, [r3, #24]

  USB_OTG_DeviceTypeDef * dev = DEVICE_BASE(rhport);
 8007364:	4b14      	ldr	r3, [pc, #80]	; (80073b8 <dcd_init+0xc8>)
 8007366:	60bb      	str	r3, [r7, #8]

  // If USB host misbehaves during status portion of control xfer
  // (non zero-length packet), send STALL back and discard.
  dev->DCFG |=  USB_OTG_DCFG_NZLSOHSK;
 8007368:	68bb      	ldr	r3, [r7, #8]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	f043 0204 	orr.w	r2, r3, #4
 8007370:	68bb      	ldr	r3, [r7, #8]
 8007372:	601a      	str	r2, [r3, #0]

  set_speed(rhport, TUD_OPT_HIGH_SPEED ? TUSB_SPEED_HIGH : TUSB_SPEED_FULL);
 8007374:	79fb      	ldrb	r3, [r7, #7]
 8007376:	2100      	movs	r1, #0
 8007378:	4618      	mov	r0, r3
 800737a:	f7ff fe9b 	bl	80070b4 <set_speed>

  // Enable internal USB transceiver, unless using HS core (port 1) with external PHY.
  if (!(rhport == 1 && (CFG_TUSB_RHPORT0_MODE & OPT_MODE_HIGH_SPEED))) usb_otg->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007382:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	639a      	str	r2, [r3, #56]	; 0x38

  usb_otg->GINTMSK |= USB_OTG_GINTMSK_USBRST   | USB_OTG_GINTMSK_ENUMDNEM |
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	699a      	ldr	r2, [r3, #24]
 800738e:	4b0b      	ldr	r3, [pc, #44]	; (80073bc <dcd_init+0xcc>)
 8007390:	4313      	orrs	r3, r2
 8007392:	68fa      	ldr	r2, [r7, #12]
 8007394:	6193      	str	r3, [r2, #24]
      USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_WUIM     |
      USB_OTG_GINTMSK_RXFLVLM  | (USE_SOF ? USB_OTG_GINTMSK_SOFM : 0);

  // Enable global interrupt
  usb_otg->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	689b      	ldr	r3, [r3, #8]
 800739a:	f043 0201 	orr.w	r2, r3, #1
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	609a      	str	r2, [r3, #8]

  dcd_connect(rhport);
 80073a2:	79fb      	ldrb	r3, [r7, #7]
 80073a4:	4618      	mov	r0, r3
 80073a6:	f000 f851 	bl	800744c <dcd_connect>
}
 80073aa:	bf00      	nop
 80073ac:	3710      	adds	r7, #16
 80073ae:	46bd      	mov	sp, r7
 80073b0:	bd80      	pop	{r7, pc}
 80073b2:	bf00      	nop
 80073b4:	50000e00 	.word	0x50000e00
 80073b8:	50000800 	.word	0x50000800
 80073bc:	80003810 	.word	0x80003810

080073c0 <dcd_int_enable>:

void dcd_int_enable (uint8_t rhport)
{
 80073c0:	b580      	push	{r7, lr}
 80073c2:	b082      	sub	sp, #8
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	4603      	mov	r3, r0
 80073c8:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  NVIC_EnableIRQ(RHPORT_IRQn);
 80073ca:	2043      	movs	r0, #67	; 0x43
 80073cc:	f7ff fcd8 	bl	8006d80 <__NVIC_EnableIRQ>
}
 80073d0:	bf00      	nop
 80073d2:	3708      	adds	r7, #8
 80073d4:	46bd      	mov	sp, r7
 80073d6:	bd80      	pop	{r7, pc}

080073d8 <dcd_int_disable>:

void dcd_int_disable (uint8_t rhport)
{
 80073d8:	b580      	push	{r7, lr}
 80073da:	b082      	sub	sp, #8
 80073dc:	af00      	add	r7, sp, #0
 80073de:	4603      	mov	r3, r0
 80073e0:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  NVIC_DisableIRQ(RHPORT_IRQn);
 80073e2:	2043      	movs	r0, #67	; 0x43
 80073e4:	f7ff fcea 	bl	8006dbc <__NVIC_DisableIRQ>
}
 80073e8:	bf00      	nop
 80073ea:	3708      	adds	r7, #8
 80073ec:	46bd      	mov	sp, r7
 80073ee:	bd80      	pop	{r7, pc}

080073f0 <dcd_set_address>:

void dcd_set_address (uint8_t rhport, uint8_t dev_addr)
{
 80073f0:	b580      	push	{r7, lr}
 80073f2:	b084      	sub	sp, #16
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	4603      	mov	r3, r0
 80073f8:	460a      	mov	r2, r1
 80073fa:	71fb      	strb	r3, [r7, #7]
 80073fc:	4613      	mov	r3, r2
 80073fe:	71bb      	strb	r3, [r7, #6]
  USB_OTG_DeviceTypeDef * dev = DEVICE_BASE(rhport);
 8007400:	4b11      	ldr	r3, [pc, #68]	; (8007448 <dcd_set_address+0x58>)
 8007402:	60fb      	str	r3, [r7, #12]
  dev->DCFG = (dev->DCFG & ~USB_OTG_DCFG_DAD_Msk) | (dev_addr << USB_OTG_DCFG_DAD_Pos);
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800740c:	79ba      	ldrb	r2, [r7, #6]
 800740e:	0112      	lsls	r2, r2, #4
 8007410:	431a      	orrs	r2, r3
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	601a      	str	r2, [r3, #0]
 8007416:	2300      	movs	r3, #0
 8007418:	72fb      	strb	r3, [r7, #11]
 800741a:	2301      	movs	r3, #1
 800741c:	72bb      	strb	r3, [r7, #10]
  return (uint8_t)(num | (dir ? TUSB_DIR_IN_MASK : 0));
 800741e:	7abb      	ldrb	r3, [r7, #10]
 8007420:	2b00      	cmp	r3, #0
 8007422:	d002      	beq.n	800742a <dcd_set_address+0x3a>
 8007424:	f06f 037f 	mvn.w	r3, #127	; 0x7f
 8007428:	e000      	b.n	800742c <dcd_set_address+0x3c>
 800742a:	2300      	movs	r3, #0
 800742c:	f997 200b 	ldrsb.w	r2, [r7, #11]
 8007430:	4313      	orrs	r3, r2
 8007432:	b25b      	sxtb	r3, r3
 8007434:	b2d9      	uxtb	r1, r3

  // Response with status after changing device address
  dcd_edpt_xfer(rhport, tu_edpt_addr(0, TUSB_DIR_IN), NULL, 0);
 8007436:	79f8      	ldrb	r0, [r7, #7]
 8007438:	2300      	movs	r3, #0
 800743a:	2200      	movs	r2, #0
 800743c:	f000 f97a 	bl	8007734 <dcd_edpt_xfer>
}
 8007440:	bf00      	nop
 8007442:	3710      	adds	r7, #16
 8007444:	46bd      	mov	sp, r7
 8007446:	bd80      	pop	{r7, pc}
 8007448:	50000800 	.word	0x50000800

0800744c <dcd_connect>:

  dev->DCTL &= ~USB_OTG_DCTL_RWUSIG;
}

void dcd_connect(uint8_t rhport)
{
 800744c:	b480      	push	{r7}
 800744e:	b085      	sub	sp, #20
 8007450:	af00      	add	r7, sp, #0
 8007452:	4603      	mov	r3, r0
 8007454:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  USB_OTG_DeviceTypeDef * dev = DEVICE_BASE(rhport);
 8007456:	4b07      	ldr	r3, [pc, #28]	; (8007474 <dcd_connect+0x28>)
 8007458:	60fb      	str	r3, [r7, #12]
  dev->DCTL &= ~USB_OTG_DCTL_SDIS;
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	685b      	ldr	r3, [r3, #4]
 800745e:	f023 0202 	bic.w	r2, r3, #2
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	605a      	str	r2, [r3, #4]
}
 8007466:	bf00      	nop
 8007468:	3714      	adds	r7, #20
 800746a:	46bd      	mov	sp, r7
 800746c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007470:	4770      	bx	lr
 8007472:	bf00      	nop
 8007474:	50000800 	.word	0x50000800

08007478 <dcd_edpt_open>:
/*------------------------------------------------------------------*/
/* DCD Endpoint port
 *------------------------------------------------------------------*/

bool dcd_edpt_open (uint8_t rhport, tusb_desc_endpoint_t const * desc_edpt)
{
 8007478:	b580      	push	{r7, lr}
 800747a:	b090      	sub	sp, #64	; 0x40
 800747c:	af00      	add	r7, sp, #0
 800747e:	4603      	mov	r3, r0
 8007480:	6039      	str	r1, [r7, #0]
 8007482:	71fb      	strb	r3, [r7, #7]
  (void) rhport;

  USB_OTG_GlobalTypeDef * usb_otg = GLOBAL_BASE(rhport);
 8007484:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8007488:	63fb      	str	r3, [r7, #60]	; 0x3c
  USB_OTG_DeviceTypeDef * dev = DEVICE_BASE(rhport);
 800748a:	4b81      	ldr	r3, [pc, #516]	; (8007690 <dcd_edpt_open+0x218>)
 800748c:	63bb      	str	r3, [r7, #56]	; 0x38
  USB_OTG_OUTEndpointTypeDef * out_ep = OUT_EP_BASE(rhport);
 800748e:	4b81      	ldr	r3, [pc, #516]	; (8007694 <dcd_edpt_open+0x21c>)
 8007490:	637b      	str	r3, [r7, #52]	; 0x34
  USB_OTG_INEndpointTypeDef * in_ep = IN_EP_BASE(rhport);
 8007492:	4b81      	ldr	r3, [pc, #516]	; (8007698 <dcd_edpt_open+0x220>)
 8007494:	633b      	str	r3, [r7, #48]	; 0x30

  uint8_t const epnum = tu_edpt_number(desc_edpt->bEndpointAddress);
 8007496:	683b      	ldr	r3, [r7, #0]
 8007498:	789b      	ldrb	r3, [r3, #2]
 800749a:	74bb      	strb	r3, [r7, #18]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 800749c:	7cbb      	ldrb	r3, [r7, #18]
 800749e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80074a2:	b2db      	uxtb	r3, r3
 80074a4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  uint8_t const dir   = tu_edpt_dir(desc_edpt->bEndpointAddress);
 80074a8:	683b      	ldr	r3, [r7, #0]
 80074aa:	789b      	ldrb	r3, [r3, #2]
 80074ac:	74fb      	strb	r3, [r7, #19]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80074ae:	7cfb      	ldrb	r3, [r7, #19]
 80074b0:	09db      	lsrs	r3, r3, #7
 80074b2:	b2db      	uxtb	r3, r3
 80074b4:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

  TU_ASSERT(epnum < EP_MAX);
 80074b8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80074bc:	2b03      	cmp	r3, #3
 80074be:	d90a      	bls.n	80074d6 <dcd_edpt_open+0x5e>
 80074c0:	4b76      	ldr	r3, [pc, #472]	; (800769c <dcd_edpt_open+0x224>)
 80074c2:	617b      	str	r3, [r7, #20]
 80074c4:	697b      	ldr	r3, [r7, #20]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	f003 0301 	and.w	r3, r3, #1
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d000      	beq.n	80074d2 <dcd_edpt_open+0x5a>
 80074d0:	be00      	bkpt	0x0000
 80074d2:	2300      	movs	r3, #0
 80074d4:	e0d8      	b.n	8007688 <dcd_edpt_open+0x210>

  xfer_ctl_t * xfer = XFER_CTL_BASE(epnum, dir);
 80074d6:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 80074da:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80074de:	0052      	lsls	r2, r2, #1
 80074e0:	4413      	add	r3, r2
 80074e2:	011b      	lsls	r3, r3, #4
 80074e4:	4a6e      	ldr	r2, [pc, #440]	; (80076a0 <dcd_edpt_open+0x228>)
 80074e6:	4413      	add	r3, r2
 80074e8:	62bb      	str	r3, [r7, #40]	; 0x28
 80074ea:	683b      	ldr	r3, [r7, #0]
 80074ec:	60fb      	str	r3, [r7, #12]
  return tu_le16toh(desc_ep->wMaxPacketSize) & TU_GENMASK(10, 0);
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	889b      	ldrh	r3, [r3, #4]
 80074f2:	b29b      	uxth	r3, r3
 80074f4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80074f8:	b29a      	uxth	r2, r3
  xfer->max_size = tu_edpt_packet_size(desc_edpt);
 80074fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074fc:	815a      	strh	r2, [r3, #10]
  xfer->interval = desc_edpt->bInterval;
 80074fe:	683b      	ldr	r3, [r7, #0]
 8007500:	799a      	ldrb	r2, [r3, #6]
 8007502:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007504:	731a      	strb	r2, [r3, #12]

  uint16_t const fifo_size = (xfer->max_size + 3) / 4; // Round up to next full word
 8007506:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007508:	895b      	ldrh	r3, [r3, #10]
 800750a:	3303      	adds	r3, #3
 800750c:	2b00      	cmp	r3, #0
 800750e:	da00      	bge.n	8007512 <dcd_edpt_open+0x9a>
 8007510:	3303      	adds	r3, #3
 8007512:	109b      	asrs	r3, r3, #2
 8007514:	84fb      	strh	r3, [r7, #38]	; 0x26

  if(dir == TUSB_DIR_OUT)
 8007516:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800751a:	2b00      	cmp	r3, #0
 800751c:	d152      	bne.n	80075c4 <dcd_edpt_open+0x14c>
  {
    // Calculate required size of RX FIFO
    uint16_t const sz = calc_rx_ff_size(4*fifo_size);
 800751e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007520:	009b      	lsls	r3, r3, #2
 8007522:	b29b      	uxth	r3, r3
 8007524:	4618      	mov	r0, r3
 8007526:	f7ff fc6d 	bl	8006e04 <calc_rx_ff_size>
 800752a:	4603      	mov	r3, r0
 800752c:	83fb      	strh	r3, [r7, #30]

    // If size_rx needs to be extended check if possible and if so enlarge it
    if (usb_otg->GRXFSIZ < sz)
 800752e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007530:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007532:	8bfb      	ldrh	r3, [r7, #30]
 8007534:	429a      	cmp	r2, r3
 8007536:	d214      	bcs.n	8007562 <dcd_edpt_open+0xea>
    {
      TU_ASSERT(sz + _allocated_fifo_words_tx <= EP_FIFO_SIZE/4);
 8007538:	8bfb      	ldrh	r3, [r7, #30]
 800753a:	4a5a      	ldr	r2, [pc, #360]	; (80076a4 <dcd_edpt_open+0x22c>)
 800753c:	8812      	ldrh	r2, [r2, #0]
 800753e:	4413      	add	r3, r2
 8007540:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8007544:	d90a      	bls.n	800755c <dcd_edpt_open+0xe4>
 8007546:	4b55      	ldr	r3, [pc, #340]	; (800769c <dcd_edpt_open+0x224>)
 8007548:	61bb      	str	r3, [r7, #24]
 800754a:	69bb      	ldr	r3, [r7, #24]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	f003 0301 	and.w	r3, r3, #1
 8007552:	2b00      	cmp	r3, #0
 8007554:	d000      	beq.n	8007558 <dcd_edpt_open+0xe0>
 8007556:	be00      	bkpt	0x0000
 8007558:	2300      	movs	r3, #0
 800755a:	e095      	b.n	8007688 <dcd_edpt_open+0x210>

      // Enlarge RX FIFO
      usb_otg->GRXFSIZ = sz;
 800755c:	8bfa      	ldrh	r2, [r7, #30]
 800755e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007560:	625a      	str	r2, [r3, #36]	; 0x24
    }

    out_ep[epnum].DOEPCTL |= (1 << USB_OTG_DOEPCTL_USBAEP_Pos)        |
 8007562:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007566:	015b      	lsls	r3, r3, #5
 8007568:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800756a:	4413      	add	r3, r2
 800756c:	681a      	ldr	r2, [r3, #0]
        (desc_edpt->bmAttributes.xfer << USB_OTG_DOEPCTL_EPTYP_Pos)   |
 800756e:	683b      	ldr	r3, [r7, #0]
 8007570:	78db      	ldrb	r3, [r3, #3]
 8007572:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8007576:	b2db      	uxtb	r3, r3
 8007578:	049b      	lsls	r3, r3, #18
 800757a:	4619      	mov	r1, r3
        (desc_edpt->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS ? USB_OTG_DOEPCTL_SD0PID_SEVNFRM : 0) |
 800757c:	683b      	ldr	r3, [r7, #0]
 800757e:	78db      	ldrb	r3, [r3, #3]
 8007580:	f003 0303 	and.w	r3, r3, #3
 8007584:	b2db      	uxtb	r3, r3
 8007586:	2b01      	cmp	r3, #1
 8007588:	d002      	beq.n	8007590 <dcd_edpt_open+0x118>
 800758a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800758e:	e000      	b.n	8007592 <dcd_edpt_open+0x11a>
 8007590:	2300      	movs	r3, #0
        (desc_edpt->bmAttributes.xfer << USB_OTG_DOEPCTL_EPTYP_Pos)   |
 8007592:	430b      	orrs	r3, r1
        (xfer->max_size << USB_OTG_DOEPCTL_MPSIZ_Pos);
 8007594:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007596:	8949      	ldrh	r1, [r1, #10]
        (desc_edpt->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS ? USB_OTG_DOEPCTL_SD0PID_SEVNFRM : 0) |
 8007598:	430b      	orrs	r3, r1
    out_ep[epnum].DOEPCTL |= (1 << USB_OTG_DOEPCTL_USBAEP_Pos)        |
 800759a:	431a      	orrs	r2, r3
 800759c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80075a0:	015b      	lsls	r3, r3, #5
 80075a2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80075a4:	440b      	add	r3, r1
 80075a6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80075aa:	601a      	str	r2, [r3, #0]

    dev->DAINTMSK |= (1 << (USB_OTG_DAINTMSK_OEPM_Pos + epnum));
 80075ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075ae:	69db      	ldr	r3, [r3, #28]
 80075b0:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 80075b4:	3210      	adds	r2, #16
 80075b6:	2101      	movs	r1, #1
 80075b8:	fa01 f202 	lsl.w	r2, r1, r2
 80075bc:	431a      	orrs	r2, r3
 80075be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075c0:	61da      	str	r2, [r3, #28]
 80075c2:	e060      	b.n	8007686 <dcd_edpt_open+0x20e>
    //
    // In FIFO is allocated by following rules:
    // - IN EP 1 gets FIFO 1, IN EP "n" gets FIFO "n".

    // Check if free space is available
    TU_ASSERT(_allocated_fifo_words_tx + fifo_size + usb_otg->GRXFSIZ <= EP_FIFO_SIZE/4);
 80075c4:	4b37      	ldr	r3, [pc, #220]	; (80076a4 <dcd_edpt_open+0x22c>)
 80075c6:	881b      	ldrh	r3, [r3, #0]
 80075c8:	461a      	mov	r2, r3
 80075ca:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80075cc:	4413      	add	r3, r2
 80075ce:	461a      	mov	r2, r3
 80075d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80075d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075d4:	4413      	add	r3, r2
 80075d6:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80075da:	d90a      	bls.n	80075f2 <dcd_edpt_open+0x17a>
 80075dc:	4b2f      	ldr	r3, [pc, #188]	; (800769c <dcd_edpt_open+0x224>)
 80075de:	623b      	str	r3, [r7, #32]
 80075e0:	6a3b      	ldr	r3, [r7, #32]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	f003 0301 	and.w	r3, r3, #1
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d000      	beq.n	80075ee <dcd_edpt_open+0x176>
 80075ec:	be00      	bkpt	0x0000
 80075ee:	2300      	movs	r3, #0
 80075f0:	e04a      	b.n	8007688 <dcd_edpt_open+0x210>

    _allocated_fifo_words_tx += fifo_size;
 80075f2:	4b2c      	ldr	r3, [pc, #176]	; (80076a4 <dcd_edpt_open+0x22c>)
 80075f4:	881a      	ldrh	r2, [r3, #0]
 80075f6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80075f8:	4413      	add	r3, r2
 80075fa:	b29a      	uxth	r2, r3
 80075fc:	4b29      	ldr	r3, [pc, #164]	; (80076a4 <dcd_edpt_open+0x22c>)
 80075fe:	801a      	strh	r2, [r3, #0]

    TU_LOG(2, "    Allocated %u bytes at offset %u", fifo_size*4, EP_FIFO_SIZE-_allocated_fifo_words_tx*4);

    // DIEPTXF starts at FIFO #1.
    // Both TXFD and TXSA are in unit of 32-bit words.
    usb_otg->DIEPTXF[epnum - 1] = (fifo_size << USB_OTG_DIEPTXF_INEPTXFD_Pos) | (EP_FIFO_SIZE/4 - _allocated_fifo_words_tx);
 8007600:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007602:	041b      	lsls	r3, r3, #16
 8007604:	4619      	mov	r1, r3
 8007606:	4b27      	ldr	r3, [pc, #156]	; (80076a4 <dcd_edpt_open+0x22c>)
 8007608:	881b      	ldrh	r3, [r3, #0]
 800760a:	f5c3 72a0 	rsb	r2, r3, #320	; 0x140
 800760e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007612:	3b01      	subs	r3, #1
 8007614:	430a      	orrs	r2, r1
 8007616:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007618:	3340      	adds	r3, #64	; 0x40
 800761a:	009b      	lsls	r3, r3, #2
 800761c:	440b      	add	r3, r1
 800761e:	605a      	str	r2, [r3, #4]

    in_ep[epnum].DIEPCTL |= (1 << USB_OTG_DIEPCTL_USBAEP_Pos) |
 8007620:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007624:	015b      	lsls	r3, r3, #5
 8007626:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007628:	4413      	add	r3, r2
 800762a:	6819      	ldr	r1, [r3, #0]
        (epnum << USB_OTG_DIEPCTL_TXFNUM_Pos) |
 800762c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007630:	059b      	lsls	r3, r3, #22
    in_ep[epnum].DIEPCTL |= (1 << USB_OTG_DIEPCTL_USBAEP_Pos) |
 8007632:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
        (desc_edpt->bmAttributes.xfer << USB_OTG_DIEPCTL_EPTYP_Pos) |
 8007636:	683b      	ldr	r3, [r7, #0]
 8007638:	78db      	ldrb	r3, [r3, #3]
 800763a:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800763e:	b2db      	uxtb	r3, r3
 8007640:	049b      	lsls	r3, r3, #18
        (epnum << USB_OTG_DIEPCTL_TXFNUM_Pos) |
 8007642:	4313      	orrs	r3, r2
 8007644:	461a      	mov	r2, r3
        (desc_edpt->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS ? USB_OTG_DIEPCTL_SD0PID_SEVNFRM : 0) |
 8007646:	683b      	ldr	r3, [r7, #0]
 8007648:	78db      	ldrb	r3, [r3, #3]
 800764a:	f003 0303 	and.w	r3, r3, #3
 800764e:	b2db      	uxtb	r3, r3
 8007650:	2b01      	cmp	r3, #1
 8007652:	d002      	beq.n	800765a <dcd_edpt_open+0x1e2>
 8007654:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007658:	e000      	b.n	800765c <dcd_edpt_open+0x1e4>
 800765a:	2300      	movs	r3, #0
        (desc_edpt->bmAttributes.xfer << USB_OTG_DIEPCTL_EPTYP_Pos) |
 800765c:	4313      	orrs	r3, r2
        (xfer->max_size << USB_OTG_DIEPCTL_MPSIZ_Pos);
 800765e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007660:	8952      	ldrh	r2, [r2, #10]
        (desc_edpt->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS ? USB_OTG_DIEPCTL_SD0PID_SEVNFRM : 0) |
 8007662:	431a      	orrs	r2, r3
    in_ep[epnum].DIEPCTL |= (1 << USB_OTG_DIEPCTL_USBAEP_Pos) |
 8007664:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007668:	015b      	lsls	r3, r3, #5
 800766a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800766c:	4403      	add	r3, r0
 800766e:	430a      	orrs	r2, r1
 8007670:	601a      	str	r2, [r3, #0]

    dev->DAINTMSK |= (1 << (USB_OTG_DAINTMSK_IEPM_Pos + epnum));
 8007672:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007674:	69db      	ldr	r3, [r3, #28]
 8007676:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800767a:	2101      	movs	r1, #1
 800767c:	fa01 f202 	lsl.w	r2, r1, r2
 8007680:	431a      	orrs	r2, r3
 8007682:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007684:	61da      	str	r2, [r3, #28]
  }

  return true;
 8007686:	2301      	movs	r3, #1
}
 8007688:	4618      	mov	r0, r3
 800768a:	3740      	adds	r7, #64	; 0x40
 800768c:	46bd      	mov	sp, r7
 800768e:	bd80      	pop	{r7, pc}
 8007690:	50000800 	.word	0x50000800
 8007694:	50000b00 	.word	0x50000b00
 8007698:	50000900 	.word	0x50000900
 800769c:	e000edf0 	.word	0xe000edf0
 80076a0:	20001afc 	.word	0x20001afc
 80076a4:	20001b80 	.word	0x20001b80

080076a8 <dcd_edpt_close_all>:

// Close all non-control endpoints, cancel all pending transfers if any.
void dcd_edpt_close_all (uint8_t rhport)
{
 80076a8:	b480      	push	{r7}
 80076aa:	b087      	sub	sp, #28
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	4603      	mov	r3, r0
 80076b0:	71fb      	strb	r3, [r7, #7]
  (void) rhport;

//  USB_OTG_GlobalTypeDef * usb_otg = GLOBAL_BASE(rhport);
  USB_OTG_DeviceTypeDef * dev = DEVICE_BASE(rhport);
 80076b2:	4b1b      	ldr	r3, [pc, #108]	; (8007720 <dcd_edpt_close_all+0x78>)
 80076b4:	613b      	str	r3, [r7, #16]
  USB_OTG_OUTEndpointTypeDef * out_ep = OUT_EP_BASE(rhport);
 80076b6:	4b1b      	ldr	r3, [pc, #108]	; (8007724 <dcd_edpt_close_all+0x7c>)
 80076b8:	60fb      	str	r3, [r7, #12]
  USB_OTG_INEndpointTypeDef * in_ep = IN_EP_BASE(rhport);
 80076ba:	4b1b      	ldr	r3, [pc, #108]	; (8007728 <dcd_edpt_close_all+0x80>)
 80076bc:	60bb      	str	r3, [r7, #8]

  // Disable non-control interrupt
  dev->DAINTMSK = (1 << USB_OTG_DAINTMSK_OEPM_Pos) | (1 << USB_OTG_DAINTMSK_IEPM_Pos);
 80076be:	693b      	ldr	r3, [r7, #16]
 80076c0:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 80076c4:	61da      	str	r2, [r3, #28]

  for(uint8_t n = 1; n < EP_MAX; n++)
 80076c6:	2301      	movs	r3, #1
 80076c8:	75fb      	strb	r3, [r7, #23]
 80076ca:	e01c      	b.n	8007706 <dcd_edpt_close_all+0x5e>
  {
    // disable OUT endpoint
    out_ep[n].DOEPCTL = 0;
 80076cc:	7dfb      	ldrb	r3, [r7, #23]
 80076ce:	015b      	lsls	r3, r3, #5
 80076d0:	68fa      	ldr	r2, [r7, #12]
 80076d2:	4413      	add	r3, r2
 80076d4:	2200      	movs	r2, #0
 80076d6:	601a      	str	r2, [r3, #0]
    xfer_status[n][TUSB_DIR_OUT].max_size = 0;
 80076d8:	7dfb      	ldrb	r3, [r7, #23]
 80076da:	4a14      	ldr	r2, [pc, #80]	; (800772c <dcd_edpt_close_all+0x84>)
 80076dc:	015b      	lsls	r3, r3, #5
 80076de:	4413      	add	r3, r2
 80076e0:	330a      	adds	r3, #10
 80076e2:	2200      	movs	r2, #0
 80076e4:	801a      	strh	r2, [r3, #0]

    // disable IN endpoint
    in_ep[n].DIEPCTL = 0;
 80076e6:	7dfb      	ldrb	r3, [r7, #23]
 80076e8:	015b      	lsls	r3, r3, #5
 80076ea:	68ba      	ldr	r2, [r7, #8]
 80076ec:	4413      	add	r3, r2
 80076ee:	2200      	movs	r2, #0
 80076f0:	601a      	str	r2, [r3, #0]
    xfer_status[n][TUSB_DIR_IN].max_size = 0;
 80076f2:	7dfb      	ldrb	r3, [r7, #23]
 80076f4:	4a0d      	ldr	r2, [pc, #52]	; (800772c <dcd_edpt_close_all+0x84>)
 80076f6:	015b      	lsls	r3, r3, #5
 80076f8:	4413      	add	r3, r2
 80076fa:	331a      	adds	r3, #26
 80076fc:	2200      	movs	r2, #0
 80076fe:	801a      	strh	r2, [r3, #0]
  for(uint8_t n = 1; n < EP_MAX; n++)
 8007700:	7dfb      	ldrb	r3, [r7, #23]
 8007702:	3301      	adds	r3, #1
 8007704:	75fb      	strb	r3, [r7, #23]
 8007706:	7dfb      	ldrb	r3, [r7, #23]
 8007708:	2b03      	cmp	r3, #3
 800770a:	d9df      	bls.n	80076cc <dcd_edpt_close_all+0x24>
  }

  // reset allocated fifo IN
  _allocated_fifo_words_tx = 16;
 800770c:	4b08      	ldr	r3, [pc, #32]	; (8007730 <dcd_edpt_close_all+0x88>)
 800770e:	2210      	movs	r2, #16
 8007710:	801a      	strh	r2, [r3, #0]
}
 8007712:	bf00      	nop
 8007714:	371c      	adds	r7, #28
 8007716:	46bd      	mov	sp, r7
 8007718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771c:	4770      	bx	lr
 800771e:	bf00      	nop
 8007720:	50000800 	.word	0x50000800
 8007724:	50000b00 	.word	0x50000b00
 8007728:	50000900 	.word	0x50000900
 800772c:	20001afc 	.word	0x20001afc
 8007730:	20001b80 	.word	0x20001b80

08007734 <dcd_edpt_xfer>:

bool dcd_edpt_xfer (uint8_t rhport, uint8_t ep_addr, uint8_t * buffer, uint16_t total_bytes)
{
 8007734:	b590      	push	{r4, r7, lr}
 8007736:	b089      	sub	sp, #36	; 0x24
 8007738:	af02      	add	r7, sp, #8
 800773a:	603a      	str	r2, [r7, #0]
 800773c:	461a      	mov	r2, r3
 800773e:	4603      	mov	r3, r0
 8007740:	71fb      	strb	r3, [r7, #7]
 8007742:	460b      	mov	r3, r1
 8007744:	71bb      	strb	r3, [r7, #6]
 8007746:	4613      	mov	r3, r2
 8007748:	80bb      	strh	r3, [r7, #4]
 800774a:	79bb      	ldrb	r3, [r7, #6]
 800774c:	733b      	strb	r3, [r7, #12]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 800774e:	7b3b      	ldrb	r3, [r7, #12]
 8007750:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007754:	b2db      	uxtb	r3, r3
  uint8_t const epnum = tu_edpt_number(ep_addr);
 8007756:	757b      	strb	r3, [r7, #21]
 8007758:	79bb      	ldrb	r3, [r7, #6]
 800775a:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800775c:	7b7b      	ldrb	r3, [r7, #13]
 800775e:	09db      	lsrs	r3, r3, #7
 8007760:	b2db      	uxtb	r3, r3
  uint8_t const dir   = tu_edpt_dir(ep_addr);
 8007762:	753b      	strb	r3, [r7, #20]

  xfer_ctl_t * xfer = XFER_CTL_BASE(epnum, dir);
 8007764:	7d7a      	ldrb	r2, [r7, #21]
 8007766:	7d3b      	ldrb	r3, [r7, #20]
 8007768:	0052      	lsls	r2, r2, #1
 800776a:	4413      	add	r3, r2
 800776c:	011b      	lsls	r3, r3, #4
 800776e:	4a23      	ldr	r2, [pc, #140]	; (80077fc <dcd_edpt_xfer+0xc8>)
 8007770:	4413      	add	r3, r2
 8007772:	613b      	str	r3, [r7, #16]
  xfer->buffer      = buffer;
 8007774:	693b      	ldr	r3, [r7, #16]
 8007776:	683a      	ldr	r2, [r7, #0]
 8007778:	601a      	str	r2, [r3, #0]
  xfer->ff          = NULL;
 800777a:	693b      	ldr	r3, [r7, #16]
 800777c:	2200      	movs	r2, #0
 800777e:	605a      	str	r2, [r3, #4]
  xfer->total_len   = total_bytes;
 8007780:	693b      	ldr	r3, [r7, #16]
 8007782:	88ba      	ldrh	r2, [r7, #4]
 8007784:	811a      	strh	r2, [r3, #8]

  // EP0 can only handle one packet
  if(epnum == 0) {
 8007786:	7d7b      	ldrb	r3, [r7, #21]
 8007788:	2b00      	cmp	r3, #0
 800778a:	d111      	bne.n	80077b0 <dcd_edpt_xfer+0x7c>
    ep0_pending[dir] = total_bytes;
 800778c:	7d3b      	ldrb	r3, [r7, #20]
 800778e:	491c      	ldr	r1, [pc, #112]	; (8007800 <dcd_edpt_xfer+0xcc>)
 8007790:	88ba      	ldrh	r2, [r7, #4]
 8007792:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    // Schedule the first transaction for EP0 transfer
    edpt_schedule_packets(rhport, epnum, dir, 1, ep0_pending[dir]);
 8007796:	7d3b      	ldrb	r3, [r7, #20]
 8007798:	4a19      	ldr	r2, [pc, #100]	; (8007800 <dcd_edpt_xfer+0xcc>)
 800779a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800779e:	7d3a      	ldrb	r2, [r7, #20]
 80077a0:	7d79      	ldrb	r1, [r7, #21]
 80077a2:	79f8      	ldrb	r0, [r7, #7]
 80077a4:	9300      	str	r3, [sp, #0]
 80077a6:	2301      	movs	r3, #1
 80077a8:	f7ff fcb0 	bl	800710c <edpt_schedule_packets>
    return true;
 80077ac:	2301      	movs	r3, #1
 80077ae:	e021      	b.n	80077f4 <dcd_edpt_xfer+0xc0>
  }

  uint16_t num_packets = (total_bytes / xfer->max_size);
 80077b0:	693b      	ldr	r3, [r7, #16]
 80077b2:	895b      	ldrh	r3, [r3, #10]
 80077b4:	88ba      	ldrh	r2, [r7, #4]
 80077b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80077ba:	82fb      	strh	r3, [r7, #22]
  uint16_t const short_packet_size = total_bytes % xfer->max_size;
 80077bc:	693b      	ldr	r3, [r7, #16]
 80077be:	895a      	ldrh	r2, [r3, #10]
 80077c0:	88bb      	ldrh	r3, [r7, #4]
 80077c2:	fbb3 f1f2 	udiv	r1, r3, r2
 80077c6:	fb01 f202 	mul.w	r2, r1, r2
 80077ca:	1a9b      	subs	r3, r3, r2
 80077cc:	81fb      	strh	r3, [r7, #14]

  // Zero-size packet is special case.
  if(short_packet_size > 0 || (total_bytes == 0)) {
 80077ce:	89fb      	ldrh	r3, [r7, #14]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d102      	bne.n	80077da <dcd_edpt_xfer+0xa6>
 80077d4:	88bb      	ldrh	r3, [r7, #4]
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d102      	bne.n	80077e0 <dcd_edpt_xfer+0xac>
    num_packets++;
 80077da:	8afb      	ldrh	r3, [r7, #22]
 80077dc:	3301      	adds	r3, #1
 80077de:	82fb      	strh	r3, [r7, #22]
  }

  // Schedule packets to be sent within interrupt
  edpt_schedule_packets(rhport, epnum, dir, num_packets, total_bytes);
 80077e0:	8afc      	ldrh	r4, [r7, #22]
 80077e2:	7d3a      	ldrb	r2, [r7, #20]
 80077e4:	7d79      	ldrb	r1, [r7, #21]
 80077e6:	79f8      	ldrb	r0, [r7, #7]
 80077e8:	88bb      	ldrh	r3, [r7, #4]
 80077ea:	9300      	str	r3, [sp, #0]
 80077ec:	4623      	mov	r3, r4
 80077ee:	f7ff fc8d 	bl	800710c <edpt_schedule_packets>

  return true;
 80077f2:	2301      	movs	r3, #1
}
 80077f4:	4618      	mov	r0, r3
 80077f6:	371c      	adds	r7, #28
 80077f8:	46bd      	mov	sp, r7
 80077fa:	bd90      	pop	{r4, r7, pc}
 80077fc:	20001afc 	.word	0x20001afc
 8007800:	20001b7c 	.word	0x20001b7c

08007804 <dcd_edpt_xfer_fifo>:
// The number of bytes has to be given explicitly to allow more flexible control of how many
// bytes should be written and second to keep the return value free to give back a boolean
// success message. If total_bytes is too big, the FIFO will copy only what is available
// into the USB buffer!
bool dcd_edpt_xfer_fifo (uint8_t rhport, uint8_t ep_addr, tu_fifo_t * ff, uint16_t total_bytes)
{
 8007804:	b590      	push	{r4, r7, lr}
 8007806:	b08b      	sub	sp, #44	; 0x2c
 8007808:	af02      	add	r7, sp, #8
 800780a:	603a      	str	r2, [r7, #0]
 800780c:	461a      	mov	r2, r3
 800780e:	4603      	mov	r3, r0
 8007810:	71fb      	strb	r3, [r7, #7]
 8007812:	460b      	mov	r3, r1
 8007814:	71bb      	strb	r3, [r7, #6]
 8007816:	4613      	mov	r3, r2
 8007818:	80bb      	strh	r3, [r7, #4]
  // USB buffers always work in bytes so to avoid unnecessary divisions we demand item_size = 1
  TU_ASSERT(ff->item_size == 1);
 800781a:	683b      	ldr	r3, [r7, #0]
 800781c:	88db      	ldrh	r3, [r3, #6]
 800781e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8007822:	b29b      	uxth	r3, r3
 8007824:	2b01      	cmp	r3, #1
 8007826:	d00a      	beq.n	800783e <dcd_edpt_xfer_fifo+0x3a>
 8007828:	4b27      	ldr	r3, [pc, #156]	; (80078c8 <dcd_edpt_xfer_fifo+0xc4>)
 800782a:	613b      	str	r3, [r7, #16]
 800782c:	693b      	ldr	r3, [r7, #16]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	f003 0301 	and.w	r3, r3, #1
 8007834:	2b00      	cmp	r3, #0
 8007836:	d000      	beq.n	800783a <dcd_edpt_xfer_fifo+0x36>
 8007838:	be00      	bkpt	0x0000
 800783a:	2300      	movs	r3, #0
 800783c:	e03f      	b.n	80078be <dcd_edpt_xfer_fifo+0xba>
 800783e:	79bb      	ldrb	r3, [r7, #6]
 8007840:	73bb      	strb	r3, [r7, #14]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 8007842:	7bbb      	ldrb	r3, [r7, #14]
 8007844:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007848:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800784a:	777b      	strb	r3, [r7, #29]
 800784c:	79bb      	ldrb	r3, [r7, #6]
 800784e:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8007850:	7bfb      	ldrb	r3, [r7, #15]
 8007852:	09db      	lsrs	r3, r3, #7
 8007854:	b2db      	uxtb	r3, r3
  uint8_t const dir   = tu_edpt_dir(ep_addr);
 8007856:	773b      	strb	r3, [r7, #28]

  xfer_ctl_t * xfer = XFER_CTL_BASE(epnum, dir);
 8007858:	7f7a      	ldrb	r2, [r7, #29]
 800785a:	7f3b      	ldrb	r3, [r7, #28]
 800785c:	0052      	lsls	r2, r2, #1
 800785e:	4413      	add	r3, r2
 8007860:	011b      	lsls	r3, r3, #4
 8007862:	4a1a      	ldr	r2, [pc, #104]	; (80078cc <dcd_edpt_xfer_fifo+0xc8>)
 8007864:	4413      	add	r3, r2
 8007866:	61bb      	str	r3, [r7, #24]
  xfer->buffer      = NULL;
 8007868:	69bb      	ldr	r3, [r7, #24]
 800786a:	2200      	movs	r2, #0
 800786c:	601a      	str	r2, [r3, #0]
  xfer->ff          = ff;
 800786e:	69bb      	ldr	r3, [r7, #24]
 8007870:	683a      	ldr	r2, [r7, #0]
 8007872:	605a      	str	r2, [r3, #4]
  xfer->total_len   = total_bytes;
 8007874:	69bb      	ldr	r3, [r7, #24]
 8007876:	88ba      	ldrh	r2, [r7, #4]
 8007878:	811a      	strh	r2, [r3, #8]

  uint16_t num_packets = (total_bytes / xfer->max_size);
 800787a:	69bb      	ldr	r3, [r7, #24]
 800787c:	895b      	ldrh	r3, [r3, #10]
 800787e:	88ba      	ldrh	r2, [r7, #4]
 8007880:	fbb2 f3f3 	udiv	r3, r2, r3
 8007884:	83fb      	strh	r3, [r7, #30]
  uint16_t const short_packet_size = total_bytes % xfer->max_size;
 8007886:	69bb      	ldr	r3, [r7, #24]
 8007888:	895a      	ldrh	r2, [r3, #10]
 800788a:	88bb      	ldrh	r3, [r7, #4]
 800788c:	fbb3 f1f2 	udiv	r1, r3, r2
 8007890:	fb01 f202 	mul.w	r2, r1, r2
 8007894:	1a9b      	subs	r3, r3, r2
 8007896:	82fb      	strh	r3, [r7, #22]

  // Zero-size packet is special case.
  if(short_packet_size > 0 || (total_bytes == 0)) num_packets++;
 8007898:	8afb      	ldrh	r3, [r7, #22]
 800789a:	2b00      	cmp	r3, #0
 800789c:	d102      	bne.n	80078a4 <dcd_edpt_xfer_fifo+0xa0>
 800789e:	88bb      	ldrh	r3, [r7, #4]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d102      	bne.n	80078aa <dcd_edpt_xfer_fifo+0xa6>
 80078a4:	8bfb      	ldrh	r3, [r7, #30]
 80078a6:	3301      	adds	r3, #1
 80078a8:	83fb      	strh	r3, [r7, #30]

  // Schedule packets to be sent within interrupt
  edpt_schedule_packets(rhport, epnum, dir, num_packets, total_bytes);
 80078aa:	8bfc      	ldrh	r4, [r7, #30]
 80078ac:	7f3a      	ldrb	r2, [r7, #28]
 80078ae:	7f79      	ldrb	r1, [r7, #29]
 80078b0:	79f8      	ldrb	r0, [r7, #7]
 80078b2:	88bb      	ldrh	r3, [r7, #4]
 80078b4:	9300      	str	r3, [sp, #0]
 80078b6:	4623      	mov	r3, r4
 80078b8:	f7ff fc28 	bl	800710c <edpt_schedule_packets>

  return true;
 80078bc:	2301      	movs	r3, #1
}
 80078be:	4618      	mov	r0, r3
 80078c0:	3724      	adds	r7, #36	; 0x24
 80078c2:	46bd      	mov	sp, r7
 80078c4:	bd90      	pop	{r4, r7, pc}
 80078c6:	bf00      	nop
 80078c8:	e000edf0 	.word	0xe000edf0
 80078cc:	20001afc 	.word	0x20001afc

080078d0 <dcd_edpt_disable>:

static void dcd_edpt_disable (uint8_t rhport, uint8_t ep_addr, bool stall)
{
 80078d0:	b480      	push	{r7}
 80078d2:	b089      	sub	sp, #36	; 0x24
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	4603      	mov	r3, r0
 80078d8:	71fb      	strb	r3, [r7, #7]
 80078da:	460b      	mov	r3, r1
 80078dc:	71bb      	strb	r3, [r7, #6]
 80078de:	4613      	mov	r3, r2
 80078e0:	717b      	strb	r3, [r7, #5]
  (void) rhport;

  USB_OTG_GlobalTypeDef * usb_otg = GLOBAL_BASE(rhport);
 80078e2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80078e6:	61fb      	str	r3, [r7, #28]
  USB_OTG_DeviceTypeDef * dev = DEVICE_BASE(rhport);
 80078e8:	4b6c      	ldr	r3, [pc, #432]	; (8007a9c <dcd_edpt_disable+0x1cc>)
 80078ea:	61bb      	str	r3, [r7, #24]
  USB_OTG_OUTEndpointTypeDef * out_ep = OUT_EP_BASE(rhport);
 80078ec:	4b6c      	ldr	r3, [pc, #432]	; (8007aa0 <dcd_edpt_disable+0x1d0>)
 80078ee:	617b      	str	r3, [r7, #20]
  USB_OTG_INEndpointTypeDef * in_ep = IN_EP_BASE(rhport);
 80078f0:	4b6c      	ldr	r3, [pc, #432]	; (8007aa4 <dcd_edpt_disable+0x1d4>)
 80078f2:	613b      	str	r3, [r7, #16]
 80078f4:	79bb      	ldrb	r3, [r7, #6]
 80078f6:	733b      	strb	r3, [r7, #12]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 80078f8:	7b3b      	ldrb	r3, [r7, #12]
 80078fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80078fe:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 8007900:	73fb      	strb	r3, [r7, #15]
 8007902:	79bb      	ldrb	r3, [r7, #6]
 8007904:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8007906:	7b7b      	ldrb	r3, [r7, #13]
 8007908:	09db      	lsrs	r3, r3, #7
 800790a:	b2db      	uxtb	r3, r3
  uint8_t const dir   = tu_edpt_dir(ep_addr);
 800790c:	73bb      	strb	r3, [r7, #14]

  if(dir == TUSB_DIR_IN) {
 800790e:	7bbb      	ldrb	r3, [r7, #14]
 8007910:	2b01      	cmp	r3, #1
 8007912:	d16a      	bne.n	80079ea <dcd_edpt_disable+0x11a>
    // Only disable currently enabled non-control endpoint
    if ( (epnum == 0) || !(in_ep[epnum].DIEPCTL & USB_OTG_DIEPCTL_EPENA) ){
 8007914:	7bfb      	ldrb	r3, [r7, #15]
 8007916:	2b00      	cmp	r3, #0
 8007918:	d006      	beq.n	8007928 <dcd_edpt_disable+0x58>
 800791a:	7bfb      	ldrb	r3, [r7, #15]
 800791c:	015b      	lsls	r3, r3, #5
 800791e:	693a      	ldr	r2, [r7, #16]
 8007920:	4413      	add	r3, r2
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	2b00      	cmp	r3, #0
 8007926:	db13      	blt.n	8007950 <dcd_edpt_disable+0x80>
      in_ep[epnum].DIEPCTL |= USB_OTG_DIEPCTL_SNAK | (stall ? USB_OTG_DIEPCTL_STALL : 0);
 8007928:	7bfb      	ldrb	r3, [r7, #15]
 800792a:	015b      	lsls	r3, r3, #5
 800792c:	693a      	ldr	r2, [r7, #16]
 800792e:	4413      	add	r3, r2
 8007930:	681a      	ldr	r2, [r3, #0]
 8007932:	797b      	ldrb	r3, [r7, #5]
 8007934:	2b00      	cmp	r3, #0
 8007936:	d002      	beq.n	800793e <dcd_edpt_disable+0x6e>
 8007938:	f04f 6102 	mov.w	r1, #136314880	; 0x8200000
 800793c:	e001      	b.n	8007942 <dcd_edpt_disable+0x72>
 800793e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 8007942:	7bfb      	ldrb	r3, [r7, #15]
 8007944:	015b      	lsls	r3, r3, #5
 8007946:	6938      	ldr	r0, [r7, #16]
 8007948:	4403      	add	r3, r0
 800794a:	430a      	orrs	r2, r1
 800794c:	601a      	str	r2, [r3, #0]
 800794e:	e037      	b.n	80079c0 <dcd_edpt_disable+0xf0>
    } else {
      // Stop transmitting packets and NAK IN xfers.
      in_ep[epnum].DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007950:	7bfb      	ldrb	r3, [r7, #15]
 8007952:	015b      	lsls	r3, r3, #5
 8007954:	693a      	ldr	r2, [r7, #16]
 8007956:	4413      	add	r3, r2
 8007958:	681a      	ldr	r2, [r3, #0]
 800795a:	7bfb      	ldrb	r3, [r7, #15]
 800795c:	015b      	lsls	r3, r3, #5
 800795e:	6939      	ldr	r1, [r7, #16]
 8007960:	440b      	add	r3, r1
 8007962:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8007966:	601a      	str	r2, [r3, #0]
      while((in_ep[epnum].DIEPINT & USB_OTG_DIEPINT_INEPNE) == 0);
 8007968:	bf00      	nop
 800796a:	7bfb      	ldrb	r3, [r7, #15]
 800796c:	015b      	lsls	r3, r3, #5
 800796e:	693a      	ldr	r2, [r7, #16]
 8007970:	4413      	add	r3, r2
 8007972:	689b      	ldr	r3, [r3, #8]
 8007974:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007978:	2b00      	cmp	r3, #0
 800797a:	d0f6      	beq.n	800796a <dcd_edpt_disable+0x9a>

      // Disable the endpoint.
      in_ep[epnum].DIEPCTL |= USB_OTG_DIEPCTL_EPDIS | (stall ? USB_OTG_DIEPCTL_STALL : 0);
 800797c:	7bfb      	ldrb	r3, [r7, #15]
 800797e:	015b      	lsls	r3, r3, #5
 8007980:	693a      	ldr	r2, [r7, #16]
 8007982:	4413      	add	r3, r2
 8007984:	681a      	ldr	r2, [r3, #0]
 8007986:	797b      	ldrb	r3, [r7, #5]
 8007988:	2b00      	cmp	r3, #0
 800798a:	d001      	beq.n	8007990 <dcd_edpt_disable+0xc0>
 800798c:	4946      	ldr	r1, [pc, #280]	; (8007aa8 <dcd_edpt_disable+0x1d8>)
 800798e:	e001      	b.n	8007994 <dcd_edpt_disable+0xc4>
 8007990:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8007994:	7bfb      	ldrb	r3, [r7, #15]
 8007996:	015b      	lsls	r3, r3, #5
 8007998:	6938      	ldr	r0, [r7, #16]
 800799a:	4403      	add	r3, r0
 800799c:	430a      	orrs	r2, r1
 800799e:	601a      	str	r2, [r3, #0]
      while((in_ep[epnum].DIEPINT & USB_OTG_DIEPINT_EPDISD_Msk) == 0);
 80079a0:	bf00      	nop
 80079a2:	7bfb      	ldrb	r3, [r7, #15]
 80079a4:	015b      	lsls	r3, r3, #5
 80079a6:	693a      	ldr	r2, [r7, #16]
 80079a8:	4413      	add	r3, r2
 80079aa:	689b      	ldr	r3, [r3, #8]
 80079ac:	f003 0302 	and.w	r3, r3, #2
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d0f6      	beq.n	80079a2 <dcd_edpt_disable+0xd2>
      in_ep[epnum].DIEPINT = USB_OTG_DIEPINT_EPDISD;
 80079b4:	7bfb      	ldrb	r3, [r7, #15]
 80079b6:	015b      	lsls	r3, r3, #5
 80079b8:	693a      	ldr	r2, [r7, #16]
 80079ba:	4413      	add	r3, r2
 80079bc:	2202      	movs	r2, #2
 80079be:	609a      	str	r2, [r3, #8]
    }

    // Flush the FIFO, and wait until we have confirmed it cleared.
    usb_otg->GRSTCTL |= (epnum << USB_OTG_GRSTCTL_TXFNUM_Pos);
 80079c0:	69fb      	ldr	r3, [r7, #28]
 80079c2:	691b      	ldr	r3, [r3, #16]
 80079c4:	7bfa      	ldrb	r2, [r7, #15]
 80079c6:	0192      	lsls	r2, r2, #6
 80079c8:	431a      	orrs	r2, r3
 80079ca:	69fb      	ldr	r3, [r7, #28]
 80079cc:	611a      	str	r2, [r3, #16]
    usb_otg->GRSTCTL |= USB_OTG_GRSTCTL_TXFFLSH;
 80079ce:	69fb      	ldr	r3, [r7, #28]
 80079d0:	691b      	ldr	r3, [r3, #16]
 80079d2:	f043 0220 	orr.w	r2, r3, #32
 80079d6:	69fb      	ldr	r3, [r7, #28]
 80079d8:	611a      	str	r2, [r3, #16]
    while((usb_otg->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH_Msk) != 0);
 80079da:	bf00      	nop
 80079dc:	69fb      	ldr	r3, [r7, #28]
 80079de:	691b      	ldr	r3, [r3, #16]
 80079e0:	f003 0320 	and.w	r3, r3, #32
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d1f9      	bne.n	80079dc <dcd_edpt_disable+0x10c>

      // Allow other OUT endpoints to keep receiving.
      dev->DCTL |= USB_OTG_DCTL_CGONAK;
    }
  }
}
 80079e8:	e051      	b.n	8007a8e <dcd_edpt_disable+0x1be>
    if ( (epnum == 0) || !(out_ep[epnum].DOEPCTL & USB_OTG_DOEPCTL_EPENA) ){
 80079ea:	7bfb      	ldrb	r3, [r7, #15]
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d006      	beq.n	80079fe <dcd_edpt_disable+0x12e>
 80079f0:	7bfb      	ldrb	r3, [r7, #15]
 80079f2:	015b      	lsls	r3, r3, #5
 80079f4:	697a      	ldr	r2, [r7, #20]
 80079f6:	4413      	add	r3, r2
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	db12      	blt.n	8007a24 <dcd_edpt_disable+0x154>
      out_ep[epnum].DOEPCTL |= stall ? USB_OTG_DOEPCTL_STALL : 0;
 80079fe:	7bfb      	ldrb	r3, [r7, #15]
 8007a00:	015b      	lsls	r3, r3, #5
 8007a02:	697a      	ldr	r2, [r7, #20]
 8007a04:	4413      	add	r3, r2
 8007a06:	681a      	ldr	r2, [r3, #0]
 8007a08:	797b      	ldrb	r3, [r7, #5]
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d002      	beq.n	8007a14 <dcd_edpt_disable+0x144>
 8007a0e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007a12:	e000      	b.n	8007a16 <dcd_edpt_disable+0x146>
 8007a14:	2100      	movs	r1, #0
 8007a16:	7bfb      	ldrb	r3, [r7, #15]
 8007a18:	015b      	lsls	r3, r3, #5
 8007a1a:	6978      	ldr	r0, [r7, #20]
 8007a1c:	4403      	add	r3, r0
 8007a1e:	430a      	orrs	r2, r1
 8007a20:	601a      	str	r2, [r3, #0]
}
 8007a22:	e034      	b.n	8007a8e <dcd_edpt_disable+0x1be>
      dev->DCTL |= USB_OTG_DCTL_SGONAK;
 8007a24:	69bb      	ldr	r3, [r7, #24]
 8007a26:	685b      	ldr	r3, [r3, #4]
 8007a28:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8007a2c:	69bb      	ldr	r3, [r7, #24]
 8007a2e:	605a      	str	r2, [r3, #4]
      while((usb_otg->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF_Msk) == 0);
 8007a30:	bf00      	nop
 8007a32:	69fb      	ldr	r3, [r7, #28]
 8007a34:	695b      	ldr	r3, [r3, #20]
 8007a36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d0f9      	beq.n	8007a32 <dcd_edpt_disable+0x162>
      out_ep[epnum].DOEPCTL |= USB_OTG_DOEPCTL_EPDIS | (stall ? USB_OTG_DOEPCTL_STALL : 0);
 8007a3e:	7bfb      	ldrb	r3, [r7, #15]
 8007a40:	015b      	lsls	r3, r3, #5
 8007a42:	697a      	ldr	r2, [r7, #20]
 8007a44:	4413      	add	r3, r2
 8007a46:	681a      	ldr	r2, [r3, #0]
 8007a48:	797b      	ldrb	r3, [r7, #5]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d001      	beq.n	8007a52 <dcd_edpt_disable+0x182>
 8007a4e:	4916      	ldr	r1, [pc, #88]	; (8007aa8 <dcd_edpt_disable+0x1d8>)
 8007a50:	e001      	b.n	8007a56 <dcd_edpt_disable+0x186>
 8007a52:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8007a56:	7bfb      	ldrb	r3, [r7, #15]
 8007a58:	015b      	lsls	r3, r3, #5
 8007a5a:	6978      	ldr	r0, [r7, #20]
 8007a5c:	4403      	add	r3, r0
 8007a5e:	430a      	orrs	r2, r1
 8007a60:	601a      	str	r2, [r3, #0]
      while((out_ep[epnum].DOEPINT & USB_OTG_DOEPINT_EPDISD_Msk) == 0);
 8007a62:	bf00      	nop
 8007a64:	7bfb      	ldrb	r3, [r7, #15]
 8007a66:	015b      	lsls	r3, r3, #5
 8007a68:	697a      	ldr	r2, [r7, #20]
 8007a6a:	4413      	add	r3, r2
 8007a6c:	689b      	ldr	r3, [r3, #8]
 8007a6e:	f003 0302 	and.w	r3, r3, #2
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d0f6      	beq.n	8007a64 <dcd_edpt_disable+0x194>
      out_ep[epnum].DOEPINT = USB_OTG_DOEPINT_EPDISD;
 8007a76:	7bfb      	ldrb	r3, [r7, #15]
 8007a78:	015b      	lsls	r3, r3, #5
 8007a7a:	697a      	ldr	r2, [r7, #20]
 8007a7c:	4413      	add	r3, r2
 8007a7e:	2202      	movs	r2, #2
 8007a80:	609a      	str	r2, [r3, #8]
      dev->DCTL |= USB_OTG_DCTL_CGONAK;
 8007a82:	69bb      	ldr	r3, [r7, #24]
 8007a84:	685b      	ldr	r3, [r3, #4]
 8007a86:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007a8a:	69bb      	ldr	r3, [r7, #24]
 8007a8c:	605a      	str	r2, [r3, #4]
}
 8007a8e:	bf00      	nop
 8007a90:	3724      	adds	r7, #36	; 0x24
 8007a92:	46bd      	mov	sp, r7
 8007a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a98:	4770      	bx	lr
 8007a9a:	bf00      	nop
 8007a9c:	50000800 	.word	0x50000800
 8007aa0:	50000b00 	.word	0x50000b00
 8007aa4:	50000900 	.word	0x50000900
 8007aa8:	40200000 	.word	0x40200000

08007aac <dcd_edpt_close>:

/**
 * Close an endpoint.
 */
void dcd_edpt_close (uint8_t rhport, uint8_t ep_addr)
{
 8007aac:	b580      	push	{r7, lr}
 8007aae:	b088      	sub	sp, #32
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	4603      	mov	r3, r0
 8007ab4:	460a      	mov	r2, r1
 8007ab6:	71fb      	strb	r3, [r7, #7]
 8007ab8:	4613      	mov	r3, r2
 8007aba:	71bb      	strb	r3, [r7, #6]
  USB_OTG_GlobalTypeDef * usb_otg = GLOBAL_BASE(rhport);
 8007abc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8007ac0:	61fb      	str	r3, [r7, #28]
 8007ac2:	79bb      	ldrb	r3, [r7, #6]
 8007ac4:	73bb      	strb	r3, [r7, #14]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 8007ac6:	7bbb      	ldrb	r3, [r7, #14]
 8007ac8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007acc:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 8007ace:	76fb      	strb	r3, [r7, #27]
 8007ad0:	79bb      	ldrb	r3, [r7, #6]
 8007ad2:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8007ad4:	7bfb      	ldrb	r3, [r7, #15]
 8007ad6:	09db      	lsrs	r3, r3, #7
 8007ad8:	b2db      	uxtb	r3, r3
  uint8_t const dir   = tu_edpt_dir(ep_addr);
 8007ada:	76bb      	strb	r3, [r7, #26]

  dcd_edpt_disable(rhport, ep_addr, false);
 8007adc:	79b9      	ldrb	r1, [r7, #6]
 8007ade:	79fb      	ldrb	r3, [r7, #7]
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	4618      	mov	r0, r3
 8007ae4:	f7ff fef4 	bl	80078d0 <dcd_edpt_disable>

  // Update max_size
  xfer_status[epnum][dir].max_size = 0;  // max_size = 0 marks a disabled EP - required for changing FIFO allocation
 8007ae8:	7efa      	ldrb	r2, [r7, #27]
 8007aea:	7ebb      	ldrb	r3, [r7, #26]
 8007aec:	491e      	ldr	r1, [pc, #120]	; (8007b68 <dcd_edpt_close+0xbc>)
 8007aee:	0052      	lsls	r2, r2, #1
 8007af0:	4413      	add	r3, r2
 8007af2:	011b      	lsls	r3, r3, #4
 8007af4:	440b      	add	r3, r1
 8007af6:	330a      	adds	r3, #10
 8007af8:	2200      	movs	r2, #0
 8007afa:	801a      	strh	r2, [r3, #0]

  if (dir == TUSB_DIR_IN)
 8007afc:	7ebb      	ldrb	r3, [r7, #26]
 8007afe:	2b01      	cmp	r3, #1
 8007b00:	d129      	bne.n	8007b56 <dcd_edpt_close+0xaa>
  {
    uint16_t const fifo_size = (usb_otg->DIEPTXF[epnum - 1] & USB_OTG_DIEPTXF_INEPTXFD_Msk) >> USB_OTG_DIEPTXF_INEPTXFD_Pos;
 8007b02:	7efb      	ldrb	r3, [r7, #27]
 8007b04:	3b01      	subs	r3, #1
 8007b06:	69fa      	ldr	r2, [r7, #28]
 8007b08:	3340      	adds	r3, #64	; 0x40
 8007b0a:	009b      	lsls	r3, r3, #2
 8007b0c:	4413      	add	r3, r2
 8007b0e:	685b      	ldr	r3, [r3, #4]
 8007b10:	0c1b      	lsrs	r3, r3, #16
 8007b12:	833b      	strh	r3, [r7, #24]
    uint16_t const fifo_start = (usb_otg->DIEPTXF[epnum - 1] & USB_OTG_DIEPTXF_INEPTXSA_Msk) >> USB_OTG_DIEPTXF_INEPTXSA_Pos;
 8007b14:	7efb      	ldrb	r3, [r7, #27]
 8007b16:	3b01      	subs	r3, #1
 8007b18:	69fa      	ldr	r2, [r7, #28]
 8007b1a:	3340      	adds	r3, #64	; 0x40
 8007b1c:	009b      	lsls	r3, r3, #2
 8007b1e:	4413      	add	r3, r2
 8007b20:	685b      	ldr	r3, [r3, #4]
 8007b22:	82fb      	strh	r3, [r7, #22]
    // For now only the last opened endpoint can be closed without fuss.
    TU_ASSERT(fifo_start == EP_FIFO_SIZE/4 - _allocated_fifo_words_tx,);
 8007b24:	8afa      	ldrh	r2, [r7, #22]
 8007b26:	4b11      	ldr	r3, [pc, #68]	; (8007b6c <dcd_edpt_close+0xc0>)
 8007b28:	881b      	ldrh	r3, [r3, #0]
 8007b2a:	f5c3 73a0 	rsb	r3, r3, #320	; 0x140
 8007b2e:	429a      	cmp	r2, r3
 8007b30:	d009      	beq.n	8007b46 <dcd_edpt_close+0x9a>
 8007b32:	4b0f      	ldr	r3, [pc, #60]	; (8007b70 <dcd_edpt_close+0xc4>)
 8007b34:	613b      	str	r3, [r7, #16]
 8007b36:	693b      	ldr	r3, [r7, #16]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	f003 0301 	and.w	r3, r3, #1
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d00d      	beq.n	8007b5e <dcd_edpt_close+0xb2>
 8007b42:	be00      	bkpt	0x0000
 8007b44:	e00b      	b.n	8007b5e <dcd_edpt_close+0xb2>
    _allocated_fifo_words_tx -= fifo_size;
 8007b46:	4b09      	ldr	r3, [pc, #36]	; (8007b6c <dcd_edpt_close+0xc0>)
 8007b48:	881a      	ldrh	r2, [r3, #0]
 8007b4a:	8b3b      	ldrh	r3, [r7, #24]
 8007b4c:	1ad3      	subs	r3, r2, r3
 8007b4e:	b29a      	uxth	r2, r3
 8007b50:	4b06      	ldr	r3, [pc, #24]	; (8007b6c <dcd_edpt_close+0xc0>)
 8007b52:	801a      	strh	r2, [r3, #0]
 8007b54:	e004      	b.n	8007b60 <dcd_edpt_close+0xb4>
  }
  else
  {
    _out_ep_closed = true;     // Set flag such that RX FIFO gets reduced in size once RX FIFO is empty
 8007b56:	4b07      	ldr	r3, [pc, #28]	; (8007b74 <dcd_edpt_close+0xc8>)
 8007b58:	2201      	movs	r2, #1
 8007b5a:	701a      	strb	r2, [r3, #0]
 8007b5c:	e000      	b.n	8007b60 <dcd_edpt_close+0xb4>
    TU_ASSERT(fifo_start == EP_FIFO_SIZE/4 - _allocated_fifo_words_tx,);
 8007b5e:	bf00      	nop
  }
}
 8007b60:	3720      	adds	r7, #32
 8007b62:	46bd      	mov	sp, r7
 8007b64:	bd80      	pop	{r7, pc}
 8007b66:	bf00      	nop
 8007b68:	20001afc 	.word	0x20001afc
 8007b6c:	20001b80 	.word	0x20001b80
 8007b70:	e000edf0 	.word	0xe000edf0
 8007b74:	20001b82 	.word	0x20001b82

08007b78 <dcd_edpt_stall>:

void dcd_edpt_stall (uint8_t rhport, uint8_t ep_addr)
{
 8007b78:	b580      	push	{r7, lr}
 8007b7a:	b082      	sub	sp, #8
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	4603      	mov	r3, r0
 8007b80:	460a      	mov	r2, r1
 8007b82:	71fb      	strb	r3, [r7, #7]
 8007b84:	4613      	mov	r3, r2
 8007b86:	71bb      	strb	r3, [r7, #6]
  dcd_edpt_disable(rhport, ep_addr, true);
 8007b88:	79b9      	ldrb	r1, [r7, #6]
 8007b8a:	79fb      	ldrb	r3, [r7, #7]
 8007b8c:	2201      	movs	r2, #1
 8007b8e:	4618      	mov	r0, r3
 8007b90:	f7ff fe9e 	bl	80078d0 <dcd_edpt_disable>
}
 8007b94:	bf00      	nop
 8007b96:	3708      	adds	r7, #8
 8007b98:	46bd      	mov	sp, r7
 8007b9a:	bd80      	pop	{r7, pc}

08007b9c <dcd_edpt_clear_stall>:

void dcd_edpt_clear_stall (uint8_t rhport, uint8_t ep_addr)
{
 8007b9c:	b480      	push	{r7}
 8007b9e:	b087      	sub	sp, #28
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	4603      	mov	r3, r0
 8007ba4:	460a      	mov	r2, r1
 8007ba6:	71fb      	strb	r3, [r7, #7]
 8007ba8:	4613      	mov	r3, r2
 8007baa:	71bb      	strb	r3, [r7, #6]
  (void) rhport;

  USB_OTG_OUTEndpointTypeDef * out_ep = OUT_EP_BASE(rhport);
 8007bac:	4b25      	ldr	r3, [pc, #148]	; (8007c44 <dcd_edpt_clear_stall+0xa8>)
 8007bae:	617b      	str	r3, [r7, #20]
  USB_OTG_INEndpointTypeDef * in_ep = IN_EP_BASE(rhport);
 8007bb0:	4b25      	ldr	r3, [pc, #148]	; (8007c48 <dcd_edpt_clear_stall+0xac>)
 8007bb2:	613b      	str	r3, [r7, #16]
 8007bb4:	79bb      	ldrb	r3, [r7, #6]
 8007bb6:	733b      	strb	r3, [r7, #12]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 8007bb8:	7b3b      	ldrb	r3, [r7, #12]
 8007bba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007bbe:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 8007bc0:	73fb      	strb	r3, [r7, #15]
 8007bc2:	79bb      	ldrb	r3, [r7, #6]
 8007bc4:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8007bc6:	7b7b      	ldrb	r3, [r7, #13]
 8007bc8:	09db      	lsrs	r3, r3, #7
 8007bca:	b2db      	uxtb	r3, r3
  uint8_t const dir   = tu_edpt_dir(ep_addr);
 8007bcc:	73bb      	strb	r3, [r7, #14]

  // Clear stall and reset data toggle
  if(dir == TUSB_DIR_IN) {
 8007bce:	7bbb      	ldrb	r3, [r7, #14]
 8007bd0:	2b01      	cmp	r3, #1
 8007bd2:	d118      	bne.n	8007c06 <dcd_edpt_clear_stall+0x6a>
    in_ep[epnum].DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007bd4:	7bfb      	ldrb	r3, [r7, #15]
 8007bd6:	015b      	lsls	r3, r3, #5
 8007bd8:	693a      	ldr	r2, [r7, #16]
 8007bda:	4413      	add	r3, r2
 8007bdc:	681a      	ldr	r2, [r3, #0]
 8007bde:	7bfb      	ldrb	r3, [r7, #15]
 8007be0:	015b      	lsls	r3, r3, #5
 8007be2:	6939      	ldr	r1, [r7, #16]
 8007be4:	440b      	add	r3, r1
 8007be6:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8007bea:	601a      	str	r2, [r3, #0]
    in_ep[epnum].DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007bec:	7bfb      	ldrb	r3, [r7, #15]
 8007bee:	015b      	lsls	r3, r3, #5
 8007bf0:	693a      	ldr	r2, [r7, #16]
 8007bf2:	4413      	add	r3, r2
 8007bf4:	681a      	ldr	r2, [r3, #0]
 8007bf6:	7bfb      	ldrb	r3, [r7, #15]
 8007bf8:	015b      	lsls	r3, r3, #5
 8007bfa:	6939      	ldr	r1, [r7, #16]
 8007bfc:	440b      	add	r3, r1
 8007bfe:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8007c02:	601a      	str	r2, [r3, #0]
  } else {
    out_ep[epnum].DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
    out_ep[epnum].DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
  }
}
 8007c04:	e017      	b.n	8007c36 <dcd_edpt_clear_stall+0x9a>
    out_ep[epnum].DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007c06:	7bfb      	ldrb	r3, [r7, #15]
 8007c08:	015b      	lsls	r3, r3, #5
 8007c0a:	697a      	ldr	r2, [r7, #20]
 8007c0c:	4413      	add	r3, r2
 8007c0e:	681a      	ldr	r2, [r3, #0]
 8007c10:	7bfb      	ldrb	r3, [r7, #15]
 8007c12:	015b      	lsls	r3, r3, #5
 8007c14:	6979      	ldr	r1, [r7, #20]
 8007c16:	440b      	add	r3, r1
 8007c18:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8007c1c:	601a      	str	r2, [r3, #0]
    out_ep[epnum].DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007c1e:	7bfb      	ldrb	r3, [r7, #15]
 8007c20:	015b      	lsls	r3, r3, #5
 8007c22:	697a      	ldr	r2, [r7, #20]
 8007c24:	4413      	add	r3, r2
 8007c26:	681a      	ldr	r2, [r3, #0]
 8007c28:	7bfb      	ldrb	r3, [r7, #15]
 8007c2a:	015b      	lsls	r3, r3, #5
 8007c2c:	6979      	ldr	r1, [r7, #20]
 8007c2e:	440b      	add	r3, r1
 8007c30:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8007c34:	601a      	str	r2, [r3, #0]
}
 8007c36:	bf00      	nop
 8007c38:	371c      	adds	r7, #28
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c40:	4770      	bx	lr
 8007c42:	bf00      	nop
 8007c44:	50000b00 	.word	0x50000b00
 8007c48:	50000900 	.word	0x50000900

08007c4c <read_fifo_packet>:

/*------------------------------------------------------------------*/

// Read a single data packet from receive FIFO
static void read_fifo_packet(uint8_t rhport, uint8_t * dst, uint16_t len)
{
 8007c4c:	b480      	push	{r7}
 8007c4e:	b089      	sub	sp, #36	; 0x24
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	4603      	mov	r3, r0
 8007c54:	6039      	str	r1, [r7, #0]
 8007c56:	71fb      	strb	r3, [r7, #7]
 8007c58:	4613      	mov	r3, r2
 8007c5a:	80bb      	strh	r3, [r7, #4]
  (void) rhport;

  usb_fifo_t rx_fifo = FIFO_BASE(rhport, 0);
 8007c5c:	4b28      	ldr	r3, [pc, #160]	; (8007d00 <read_fifo_packet+0xb4>)
 8007c5e:	61bb      	str	r3, [r7, #24]

  // Reading full available 32 bit words from fifo
  uint16_t full_words = len >> 2;
 8007c60:	88bb      	ldrh	r3, [r7, #4]
 8007c62:	089b      	lsrs	r3, r3, #2
 8007c64:	82fb      	strh	r3, [r7, #22]
  for(uint16_t i = 0; i < full_words; i++) {
 8007c66:	2300      	movs	r3, #0
 8007c68:	83fb      	strh	r3, [r7, #30]
 8007c6a:	e01e      	b.n	8007caa <read_fifo_packet+0x5e>
    uint32_t tmp = *rx_fifo;
 8007c6c:	69bb      	ldr	r3, [r7, #24]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	60fb      	str	r3, [r7, #12]
    dst[0] = tmp & 0x000000FF;
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	b2da      	uxtb	r2, r3
 8007c76:	683b      	ldr	r3, [r7, #0]
 8007c78:	701a      	strb	r2, [r3, #0]
    dst[1] = (tmp & 0x0000FF00) >> 8;
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	0a1a      	lsrs	r2, r3, #8
 8007c7e:	683b      	ldr	r3, [r7, #0]
 8007c80:	3301      	adds	r3, #1
 8007c82:	b2d2      	uxtb	r2, r2
 8007c84:	701a      	strb	r2, [r3, #0]
    dst[2] = (tmp & 0x00FF0000) >> 16;
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	0c1a      	lsrs	r2, r3, #16
 8007c8a:	683b      	ldr	r3, [r7, #0]
 8007c8c:	3302      	adds	r3, #2
 8007c8e:	b2d2      	uxtb	r2, r2
 8007c90:	701a      	strb	r2, [r3, #0]
    dst[3] = (tmp & 0xFF000000) >> 24;
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	0e1a      	lsrs	r2, r3, #24
 8007c96:	683b      	ldr	r3, [r7, #0]
 8007c98:	3303      	adds	r3, #3
 8007c9a:	b2d2      	uxtb	r2, r2
 8007c9c:	701a      	strb	r2, [r3, #0]
    dst += 4;
 8007c9e:	683b      	ldr	r3, [r7, #0]
 8007ca0:	3304      	adds	r3, #4
 8007ca2:	603b      	str	r3, [r7, #0]
  for(uint16_t i = 0; i < full_words; i++) {
 8007ca4:	8bfb      	ldrh	r3, [r7, #30]
 8007ca6:	3301      	adds	r3, #1
 8007ca8:	83fb      	strh	r3, [r7, #30]
 8007caa:	8bfa      	ldrh	r2, [r7, #30]
 8007cac:	8afb      	ldrh	r3, [r7, #22]
 8007cae:	429a      	cmp	r2, r3
 8007cb0:	d3dc      	bcc.n	8007c6c <read_fifo_packet+0x20>
  }

  // Read the remaining 1-3 bytes from fifo
  uint8_t bytes_rem = len & 0x03;
 8007cb2:	88bb      	ldrh	r3, [r7, #4]
 8007cb4:	b2db      	uxtb	r3, r3
 8007cb6:	f003 0303 	and.w	r3, r3, #3
 8007cba:	757b      	strb	r3, [r7, #21]
  if(bytes_rem != 0) {
 8007cbc:	7d7b      	ldrb	r3, [r7, #21]
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d018      	beq.n	8007cf4 <read_fifo_packet+0xa8>
    uint32_t tmp = *rx_fifo;
 8007cc2:	69bb      	ldr	r3, [r7, #24]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	613b      	str	r3, [r7, #16]
    dst[0] = tmp & 0x000000FF;
 8007cc8:	693b      	ldr	r3, [r7, #16]
 8007cca:	b2da      	uxtb	r2, r3
 8007ccc:	683b      	ldr	r3, [r7, #0]
 8007cce:	701a      	strb	r2, [r3, #0]
    if(bytes_rem > 1) {
 8007cd0:	7d7b      	ldrb	r3, [r7, #21]
 8007cd2:	2b01      	cmp	r3, #1
 8007cd4:	d905      	bls.n	8007ce2 <read_fifo_packet+0x96>
      dst[1] = (tmp & 0x0000FF00) >> 8;
 8007cd6:	693b      	ldr	r3, [r7, #16]
 8007cd8:	0a1a      	lsrs	r2, r3, #8
 8007cda:	683b      	ldr	r3, [r7, #0]
 8007cdc:	3301      	adds	r3, #1
 8007cde:	b2d2      	uxtb	r2, r2
 8007ce0:	701a      	strb	r2, [r3, #0]
    }
    if(bytes_rem > 2) {
 8007ce2:	7d7b      	ldrb	r3, [r7, #21]
 8007ce4:	2b02      	cmp	r3, #2
 8007ce6:	d905      	bls.n	8007cf4 <read_fifo_packet+0xa8>
      dst[2] = (tmp & 0x00FF0000) >> 16;
 8007ce8:	693b      	ldr	r3, [r7, #16]
 8007cea:	0c1a      	lsrs	r2, r3, #16
 8007cec:	683b      	ldr	r3, [r7, #0]
 8007cee:	3302      	adds	r3, #2
 8007cf0:	b2d2      	uxtb	r2, r2
 8007cf2:	701a      	strb	r2, [r3, #0]
    }
  }
}
 8007cf4:	bf00      	nop
 8007cf6:	3724      	adds	r7, #36	; 0x24
 8007cf8:	46bd      	mov	sp, r7
 8007cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cfe:	4770      	bx	lr
 8007d00:	50001000 	.word	0x50001000

08007d04 <write_fifo_packet>:

// Write a single data packet to EPIN FIFO
static void write_fifo_packet(uint8_t rhport, uint8_t fifo_num, uint8_t * src, uint16_t len)
{
 8007d04:	b480      	push	{r7}
 8007d06:	b087      	sub	sp, #28
 8007d08:	af00      	add	r7, sp, #0
 8007d0a:	603a      	str	r2, [r7, #0]
 8007d0c:	461a      	mov	r2, r3
 8007d0e:	4603      	mov	r3, r0
 8007d10:	71fb      	strb	r3, [r7, #7]
 8007d12:	460b      	mov	r3, r1
 8007d14:	71bb      	strb	r3, [r7, #6]
 8007d16:	4613      	mov	r3, r2
 8007d18:	80bb      	strh	r3, [r7, #4]
  (void) rhport;

  usb_fifo_t tx_fifo = FIFO_BASE(rhport, fifo_num);
 8007d1a:	79bb      	ldrb	r3, [r7, #6]
 8007d1c:	f503 23a0 	add.w	r3, r3, #327680	; 0x50000
 8007d20:	3301      	adds	r3, #1
 8007d22:	031b      	lsls	r3, r3, #12
 8007d24:	60fb      	str	r3, [r7, #12]

  // Pushing full available 32 bit words to fifo
  uint16_t full_words = len >> 2;
 8007d26:	88bb      	ldrh	r3, [r7, #4]
 8007d28:	089b      	lsrs	r3, r3, #2
 8007d2a:	817b      	strh	r3, [r7, #10]
  for(uint16_t i = 0; i < full_words; i++){
 8007d2c:	2300      	movs	r3, #0
 8007d2e:	82fb      	strh	r3, [r7, #22]
 8007d30:	e019      	b.n	8007d66 <write_fifo_packet+0x62>
    *tx_fifo = (src[3] << 24) | (src[2] << 16) | (src[1] << 8) | src[0];
 8007d32:	683b      	ldr	r3, [r7, #0]
 8007d34:	3303      	adds	r3, #3
 8007d36:	781b      	ldrb	r3, [r3, #0]
 8007d38:	061a      	lsls	r2, r3, #24
 8007d3a:	683b      	ldr	r3, [r7, #0]
 8007d3c:	3302      	adds	r3, #2
 8007d3e:	781b      	ldrb	r3, [r3, #0]
 8007d40:	041b      	lsls	r3, r3, #16
 8007d42:	431a      	orrs	r2, r3
 8007d44:	683b      	ldr	r3, [r7, #0]
 8007d46:	3301      	adds	r3, #1
 8007d48:	781b      	ldrb	r3, [r3, #0]
 8007d4a:	021b      	lsls	r3, r3, #8
 8007d4c:	4313      	orrs	r3, r2
 8007d4e:	683a      	ldr	r2, [r7, #0]
 8007d50:	7812      	ldrb	r2, [r2, #0]
 8007d52:	4313      	orrs	r3, r2
 8007d54:	461a      	mov	r2, r3
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	601a      	str	r2, [r3, #0]
    src += 4;
 8007d5a:	683b      	ldr	r3, [r7, #0]
 8007d5c:	3304      	adds	r3, #4
 8007d5e:	603b      	str	r3, [r7, #0]
  for(uint16_t i = 0; i < full_words; i++){
 8007d60:	8afb      	ldrh	r3, [r7, #22]
 8007d62:	3301      	adds	r3, #1
 8007d64:	82fb      	strh	r3, [r7, #22]
 8007d66:	8afa      	ldrh	r2, [r7, #22]
 8007d68:	897b      	ldrh	r3, [r7, #10]
 8007d6a:	429a      	cmp	r2, r3
 8007d6c:	d3e1      	bcc.n	8007d32 <write_fifo_packet+0x2e>
  }

  // Write the remaining 1-3 bytes into fifo
  uint8_t bytes_rem = len & 0x03;
 8007d6e:	88bb      	ldrh	r3, [r7, #4]
 8007d70:	b2db      	uxtb	r3, r3
 8007d72:	f003 0303 	and.w	r3, r3, #3
 8007d76:	727b      	strb	r3, [r7, #9]
  if(bytes_rem){
 8007d78:	7a7b      	ldrb	r3, [r7, #9]
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d020      	beq.n	8007dc0 <write_fifo_packet+0xbc>
    uint32_t tmp_word = 0;
 8007d7e:	2300      	movs	r3, #0
 8007d80:	613b      	str	r3, [r7, #16]
    tmp_word |= src[0];
 8007d82:	683b      	ldr	r3, [r7, #0]
 8007d84:	781b      	ldrb	r3, [r3, #0]
 8007d86:	461a      	mov	r2, r3
 8007d88:	693b      	ldr	r3, [r7, #16]
 8007d8a:	4313      	orrs	r3, r2
 8007d8c:	613b      	str	r3, [r7, #16]
    if(bytes_rem > 1){
 8007d8e:	7a7b      	ldrb	r3, [r7, #9]
 8007d90:	2b01      	cmp	r3, #1
 8007d92:	d907      	bls.n	8007da4 <write_fifo_packet+0xa0>
      tmp_word |= src[1] << 8;
 8007d94:	683b      	ldr	r3, [r7, #0]
 8007d96:	3301      	adds	r3, #1
 8007d98:	781b      	ldrb	r3, [r3, #0]
 8007d9a:	021b      	lsls	r3, r3, #8
 8007d9c:	461a      	mov	r2, r3
 8007d9e:	693b      	ldr	r3, [r7, #16]
 8007da0:	4313      	orrs	r3, r2
 8007da2:	613b      	str	r3, [r7, #16]
    }
    if(bytes_rem > 2){
 8007da4:	7a7b      	ldrb	r3, [r7, #9]
 8007da6:	2b02      	cmp	r3, #2
 8007da8:	d907      	bls.n	8007dba <write_fifo_packet+0xb6>
      tmp_word |= src[2] << 16;
 8007daa:	683b      	ldr	r3, [r7, #0]
 8007dac:	3302      	adds	r3, #2
 8007dae:	781b      	ldrb	r3, [r3, #0]
 8007db0:	041b      	lsls	r3, r3, #16
 8007db2:	461a      	mov	r2, r3
 8007db4:	693b      	ldr	r3, [r7, #16]
 8007db6:	4313      	orrs	r3, r2
 8007db8:	613b      	str	r3, [r7, #16]
    }
    *tx_fifo = tmp_word;
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	693a      	ldr	r2, [r7, #16]
 8007dbe:	601a      	str	r2, [r3, #0]
  }
}
 8007dc0:	bf00      	nop
 8007dc2:	371c      	adds	r7, #28
 8007dc4:	46bd      	mov	sp, r7
 8007dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dca:	4770      	bx	lr

08007dcc <handle_rxflvl_ints>:

static void handle_rxflvl_ints(uint8_t rhport, USB_OTG_OUTEndpointTypeDef * out_ep) {
 8007dcc:	b580      	push	{r7, lr}
 8007dce:	b088      	sub	sp, #32
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	4603      	mov	r3, r0
 8007dd4:	6039      	str	r1, [r7, #0]
 8007dd6:	71fb      	strb	r3, [r7, #7]
  USB_OTG_GlobalTypeDef * usb_otg = GLOBAL_BASE(rhport);
 8007dd8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8007ddc:	61fb      	str	r3, [r7, #28]
  usb_fifo_t rx_fifo = FIFO_BASE(rhport, 0);
 8007dde:	4b49      	ldr	r3, [pc, #292]	; (8007f04 <handle_rxflvl_ints+0x138>)
 8007de0:	61bb      	str	r3, [r7, #24]

  // Pop control word off FIFO
  uint32_t ctl_word = usb_otg->GRXSTSP;
 8007de2:	69fb      	ldr	r3, [r7, #28]
 8007de4:	6a1b      	ldr	r3, [r3, #32]
 8007de6:	617b      	str	r3, [r7, #20]
  uint8_t pktsts = (ctl_word & USB_OTG_GRXSTSP_PKTSTS_Msk) >> USB_OTG_GRXSTSP_PKTSTS_Pos;
 8007de8:	697b      	ldr	r3, [r7, #20]
 8007dea:	0c5b      	lsrs	r3, r3, #17
 8007dec:	b2db      	uxtb	r3, r3
 8007dee:	f003 030f 	and.w	r3, r3, #15
 8007df2:	74fb      	strb	r3, [r7, #19]
  uint8_t epnum = (ctl_word &  USB_OTG_GRXSTSP_EPNUM_Msk) >>  USB_OTG_GRXSTSP_EPNUM_Pos;
 8007df4:	697b      	ldr	r3, [r7, #20]
 8007df6:	b2db      	uxtb	r3, r3
 8007df8:	f003 030f 	and.w	r3, r3, #15
 8007dfc:	74bb      	strb	r3, [r7, #18]
  uint16_t bcnt = (ctl_word & USB_OTG_GRXSTSP_BCNT_Msk) >> USB_OTG_GRXSTSP_BCNT_Pos;
 8007dfe:	697b      	ldr	r3, [r7, #20]
 8007e00:	091b      	lsrs	r3, r3, #4
 8007e02:	b29b      	uxth	r3, r3
 8007e04:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007e08:	823b      	strh	r3, [r7, #16]

  switch(pktsts) {
 8007e0a:	7cfb      	ldrb	r3, [r7, #19]
 8007e0c:	3b01      	subs	r3, #1
 8007e0e:	2b05      	cmp	r3, #5
 8007e10:	d864      	bhi.n	8007edc <handle_rxflvl_ints+0x110>
 8007e12:	a201      	add	r2, pc, #4	; (adr r2, 8007e18 <handle_rxflvl_ints+0x4c>)
 8007e14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e18:	08007ef1 	.word	0x08007ef1
 8007e1c:	08007e31 	.word	0x08007e31
 8007e20:	08007ef1 	.word	0x08007ef1
 8007e24:	08007eb1 	.word	0x08007eb1
 8007e28:	08007edd 	.word	0x08007edd
 8007e2c:	08007ecb 	.word	0x08007ecb
    case 0x01: // Global OUT NAK (Interrupt)
      break;

    case 0x02: // Out packet recvd
    {
      xfer_ctl_t * xfer = XFER_CTL_BASE(epnum, TUSB_DIR_OUT);
 8007e30:	7cbb      	ldrb	r3, [r7, #18]
 8007e32:	015b      	lsls	r3, r3, #5
 8007e34:	4a34      	ldr	r2, [pc, #208]	; (8007f08 <handle_rxflvl_ints+0x13c>)
 8007e36:	4413      	add	r3, r2
 8007e38:	60fb      	str	r3, [r7, #12]

      // Read packet off RxFIFO
      if (xfer->ff)
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	685b      	ldr	r3, [r3, #4]
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d007      	beq.n	8007e52 <handle_rxflvl_ints+0x86>
      {
        // Ring buffer
        tu_fifo_write_n_const_addr_full_words(xfer->ff, (const void *)(uintptr_t) rx_fifo, bcnt);
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	685b      	ldr	r3, [r3, #4]
 8007e46:	8a3a      	ldrh	r2, [r7, #16]
 8007e48:	69b9      	ldr	r1, [r7, #24]
 8007e4a:	4618      	mov	r0, r3
 8007e4c:	f7fd f94a 	bl	80050e4 <tu_fifo_write_n_const_addr_full_words>
 8007e50:	e00c      	b.n	8007e6c <handle_rxflvl_ints+0xa0>
      }
      else
      {
        // Linear buffer
        read_fifo_packet(rhport, xfer->buffer, bcnt);
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	6819      	ldr	r1, [r3, #0]
 8007e56:	8a3a      	ldrh	r2, [r7, #16]
 8007e58:	79fb      	ldrb	r3, [r7, #7]
 8007e5a:	4618      	mov	r0, r3
 8007e5c:	f7ff fef6 	bl	8007c4c <read_fifo_packet>

        // Increment pointer to xfer data
        xfer->buffer += bcnt;
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	681a      	ldr	r2, [r3, #0]
 8007e64:	8a3b      	ldrh	r3, [r7, #16]
 8007e66:	441a      	add	r2, r3
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	601a      	str	r2, [r3, #0]
      }

      // Truncate transfer length in case of short packet
      if(bcnt < xfer->max_size) {
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	895b      	ldrh	r3, [r3, #10]
 8007e70:	8a3a      	ldrh	r2, [r7, #16]
 8007e72:	429a      	cmp	r2, r3
 8007e74:	d23e      	bcs.n	8007ef4 <handle_rxflvl_ints+0x128>
        xfer->total_len -= (out_ep[epnum].DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ_Msk) >> USB_OTG_DOEPTSIZ_XFRSIZ_Pos;
 8007e76:	7cbb      	ldrb	r3, [r7, #18]
 8007e78:	015b      	lsls	r3, r3, #5
 8007e7a:	683a      	ldr	r2, [r7, #0]
 8007e7c:	4413      	add	r3, r2
 8007e7e:	691b      	ldr	r3, [r3, #16]
 8007e80:	f3c3 0112 	ubfx	r1, r3, #0, #19
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	891a      	ldrh	r2, [r3, #8]
 8007e88:	b28b      	uxth	r3, r1
 8007e8a:	1ad3      	subs	r3, r2, r3
 8007e8c:	b29a      	uxth	r2, r3
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	811a      	strh	r2, [r3, #8]
        if(epnum == 0) {
 8007e92:	7cbb      	ldrb	r3, [r7, #18]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d12d      	bne.n	8007ef4 <handle_rxflvl_ints+0x128>
          xfer->total_len -= ep0_pending[TUSB_DIR_OUT];
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	891a      	ldrh	r2, [r3, #8]
 8007e9c:	4b1b      	ldr	r3, [pc, #108]	; (8007f0c <handle_rxflvl_ints+0x140>)
 8007e9e:	881b      	ldrh	r3, [r3, #0]
 8007ea0:	1ad3      	subs	r3, r2, r3
 8007ea2:	b29a      	uxth	r2, r3
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	811a      	strh	r2, [r3, #8]
          ep0_pending[TUSB_DIR_OUT] = 0;
 8007ea8:	4b18      	ldr	r3, [pc, #96]	; (8007f0c <handle_rxflvl_ints+0x140>)
 8007eaa:	2200      	movs	r2, #0
 8007eac:	801a      	strh	r2, [r3, #0]
        }
      }
    }
    break;
 8007eae:	e021      	b.n	8007ef4 <handle_rxflvl_ints+0x128>

    case 0x03: // Out packet done (Interrupt)
      break;

    case 0x04: // Setup packet done (Interrupt)
      out_ep[epnum].DOEPTSIZ |= (3 << USB_OTG_DOEPTSIZ_STUPCNT_Pos);
 8007eb0:	7cbb      	ldrb	r3, [r7, #18]
 8007eb2:	015b      	lsls	r3, r3, #5
 8007eb4:	683a      	ldr	r2, [r7, #0]
 8007eb6:	4413      	add	r3, r2
 8007eb8:	691a      	ldr	r2, [r3, #16]
 8007eba:	7cbb      	ldrb	r3, [r7, #18]
 8007ebc:	015b      	lsls	r3, r3, #5
 8007ebe:	6839      	ldr	r1, [r7, #0]
 8007ec0:	440b      	add	r3, r1
 8007ec2:	f042 42c0 	orr.w	r2, r2, #1610612736	; 0x60000000
 8007ec6:	611a      	str	r2, [r3, #16]
      break;
 8007ec8:	e017      	b.n	8007efa <handle_rxflvl_ints+0x12e>

    case 0x06: // Setup packet recvd
      // We can receive up to three setup packets in succession, but
      // only the last one is valid.
      _setup_packet[0] = (* rx_fifo);
 8007eca:	69bb      	ldr	r3, [r7, #24]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	4a10      	ldr	r2, [pc, #64]	; (8007f10 <handle_rxflvl_ints+0x144>)
 8007ed0:	6013      	str	r3, [r2, #0]
      _setup_packet[1] = (* rx_fifo);
 8007ed2:	69bb      	ldr	r3, [r7, #24]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	4a0e      	ldr	r2, [pc, #56]	; (8007f10 <handle_rxflvl_ints+0x144>)
 8007ed8:	6053      	str	r3, [r2, #4]
      break;
 8007eda:	e00e      	b.n	8007efa <handle_rxflvl_ints+0x12e>

    default: // Invalid
      TU_BREAKPOINT();
 8007edc:	4b0d      	ldr	r3, [pc, #52]	; (8007f14 <handle_rxflvl_ints+0x148>)
 8007ede:	60bb      	str	r3, [r7, #8]
 8007ee0:	68bb      	ldr	r3, [r7, #8]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	f003 0301 	and.w	r3, r3, #1
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d005      	beq.n	8007ef8 <handle_rxflvl_ints+0x12c>
 8007eec:	be00      	bkpt	0x0000
      break;
 8007eee:	e003      	b.n	8007ef8 <handle_rxflvl_ints+0x12c>
      break;
 8007ef0:	bf00      	nop
 8007ef2:	e002      	b.n	8007efa <handle_rxflvl_ints+0x12e>
    break;
 8007ef4:	bf00      	nop
 8007ef6:	e000      	b.n	8007efa <handle_rxflvl_ints+0x12e>
      break;
 8007ef8:	bf00      	nop
  }
}
 8007efa:	bf00      	nop
 8007efc:	3720      	adds	r7, #32
 8007efe:	46bd      	mov	sp, r7
 8007f00:	bd80      	pop	{r7, pc}
 8007f02:	bf00      	nop
 8007f04:	50001000 	.word	0x50001000
 8007f08:	20001afc 	.word	0x20001afc
 8007f0c:	20001b7c 	.word	0x20001b7c
 8007f10:	20001af4 	.word	0x20001af4
 8007f14:	e000edf0 	.word	0xe000edf0

08007f18 <handle_epout_ints>:

static void handle_epout_ints(uint8_t rhport, USB_OTG_DeviceTypeDef * dev, USB_OTG_OUTEndpointTypeDef * out_ep) {
 8007f18:	b580      	push	{r7, lr}
 8007f1a:	b094      	sub	sp, #80	; 0x50
 8007f1c:	af02      	add	r7, sp, #8
 8007f1e:	4603      	mov	r3, r0
 8007f20:	60b9      	str	r1, [r7, #8]
 8007f22:	607a      	str	r2, [r7, #4]
 8007f24:	73fb      	strb	r3, [r7, #15]
  // DAINT for a given EP clears when DOEPINTx is cleared.
  // OEPINT will be cleared when DAINT's out bits are cleared.
  for(uint8_t n = 0; n < EP_MAX; n++) {
 8007f26:	2300      	movs	r3, #0
 8007f28:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8007f2c:	e09e      	b.n	800806c <handle_epout_ints+0x154>
    xfer_ctl_t * xfer = XFER_CTL_BASE(n, TUSB_DIR_OUT);
 8007f2e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8007f32:	015b      	lsls	r3, r3, #5
 8007f34:	4a52      	ldr	r2, [pc, #328]	; (8008080 <handle_epout_ints+0x168>)
 8007f36:	4413      	add	r3, r2
 8007f38:	643b      	str	r3, [r7, #64]	; 0x40

    if(dev->DAINT & (1 << (USB_OTG_DAINT_OEPINT_Pos + n))) {
 8007f3a:	68bb      	ldr	r3, [r7, #8]
 8007f3c:	699b      	ldr	r3, [r3, #24]
 8007f3e:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 8007f42:	3210      	adds	r2, #16
 8007f44:	2101      	movs	r1, #1
 8007f46:	fa01 f202 	lsl.w	r2, r1, r2
 8007f4a:	4013      	ands	r3, r2
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	f000 8088 	beq.w	8008062 <handle_epout_ints+0x14a>
      // SETUP packet Setup Phase done.
      if(out_ep[n].DOEPINT & USB_OTG_DOEPINT_STUP) {
 8007f52:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8007f56:	015b      	lsls	r3, r3, #5
 8007f58:	687a      	ldr	r2, [r7, #4]
 8007f5a:	4413      	add	r3, r2
 8007f5c:	689b      	ldr	r3, [r3, #8]
 8007f5e:	f003 0308 	and.w	r3, r3, #8
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d028      	beq.n	8007fb8 <handle_epout_ints+0xa0>
        out_ep[n].DOEPINT =  USB_OTG_DOEPINT_STUP;
 8007f66:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8007f6a:	015b      	lsls	r3, r3, #5
 8007f6c:	687a      	ldr	r2, [r7, #4]
 8007f6e:	4413      	add	r3, r2
 8007f70:	2208      	movs	r2, #8
 8007f72:	609a      	str	r2, [r3, #8]
 8007f74:	7bfb      	ldrb	r3, [r7, #15]
 8007f76:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8007f7a:	4b42      	ldr	r3, [pc, #264]	; (8008084 <handle_epout_ints+0x16c>)
 8007f7c:	63bb      	str	r3, [r7, #56]	; 0x38
 8007f7e:	2301      	movs	r3, #1
 8007f80:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
}

// helper to send setup received
TU_ATTR_ALWAYS_INLINE static inline void dcd_event_setup_received(uint8_t rhport, uint8_t const * setup, bool in_isr)
{
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_SETUP_RECEIVED };
 8007f84:	f107 0314 	add.w	r3, r7, #20
 8007f88:	2200      	movs	r2, #0
 8007f8a:	601a      	str	r2, [r3, #0]
 8007f8c:	605a      	str	r2, [r3, #4]
 8007f8e:	609a      	str	r2, [r3, #8]
 8007f90:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8007f94:	753b      	strb	r3, [r7, #20]
 8007f96:	2306      	movs	r3, #6
 8007f98:	757b      	strb	r3, [r7, #21]
  memcpy(&event.setup_received, setup, sizeof(tusb_control_request_t));
 8007f9a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007f9c:	f107 0318 	add.w	r3, r7, #24
 8007fa0:	6810      	ldr	r0, [r2, #0]
 8007fa2:	6851      	ldr	r1, [r2, #4]
 8007fa4:	c303      	stmia	r3!, {r0, r1}

  dcd_event_handler(&event, in_isr);
 8007fa6:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8007faa:	f107 0314 	add.w	r3, r7, #20
 8007fae:	4611      	mov	r1, r2
 8007fb0:	4618      	mov	r0, r3
 8007fb2:	f7fd ffdb 	bl	8005f6c <dcd_event_handler>
}
 8007fb6:	bf00      	nop
        dcd_event_setup_received(rhport, (uint8_t*) &_setup_packet[0], true);
      }

      // OUT XFER complete
      if(out_ep[n].DOEPINT & USB_OTG_DOEPINT_XFRC) {
 8007fb8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8007fbc:	015b      	lsls	r3, r3, #5
 8007fbe:	687a      	ldr	r2, [r7, #4]
 8007fc0:	4413      	add	r3, r2
 8007fc2:	689b      	ldr	r3, [r3, #8]
 8007fc4:	f003 0301 	and.w	r3, r3, #1
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d04a      	beq.n	8008062 <handle_epout_ints+0x14a>
        out_ep[n].DOEPINT = USB_OTG_DOEPINT_XFRC;
 8007fcc:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8007fd0:	015b      	lsls	r3, r3, #5
 8007fd2:	687a      	ldr	r2, [r7, #4]
 8007fd4:	4413      	add	r3, r2
 8007fd6:	2201      	movs	r2, #1
 8007fd8:	609a      	str	r2, [r3, #8]

        // EP0 can only handle one packet
        if((n == 0) && ep0_pending[TUSB_DIR_OUT]) {
 8007fda:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d10e      	bne.n	8008000 <handle_epout_ints+0xe8>
 8007fe2:	4b29      	ldr	r3, [pc, #164]	; (8008088 <handle_epout_ints+0x170>)
 8007fe4:	881b      	ldrh	r3, [r3, #0]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d00a      	beq.n	8008000 <handle_epout_ints+0xe8>
          // Schedule another packet to be received.
          edpt_schedule_packets(rhport, n, TUSB_DIR_OUT, 1, ep0_pending[TUSB_DIR_OUT]);
 8007fea:	4b27      	ldr	r3, [pc, #156]	; (8008088 <handle_epout_ints+0x170>)
 8007fec:	881b      	ldrh	r3, [r3, #0]
 8007fee:	f897 1047 	ldrb.w	r1, [r7, #71]	; 0x47
 8007ff2:	7bf8      	ldrb	r0, [r7, #15]
 8007ff4:	9300      	str	r3, [sp, #0]
 8007ff6:	2301      	movs	r3, #1
 8007ff8:	2200      	movs	r2, #0
 8007ffa:	f7ff f887 	bl	800710c <edpt_schedule_packets>
 8007ffe:	e030      	b.n	8008062 <handle_epout_ints+0x14a>
        } else {
          dcd_event_xfer_complete(rhport, n, xfer->total_len, XFER_RESULT_SUCCESS, true);
 8008000:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008002:	891b      	ldrh	r3, [r3, #8]
 8008004:	461a      	mov	r2, r3
 8008006:	7bfb      	ldrb	r3, [r7, #15]
 8008008:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 800800c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8008010:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 8008014:	633a      	str	r2, [r7, #48]	; 0x30
 8008016:	2300      	movs	r3, #0
 8008018:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800801c:	2301      	movs	r3, #1
 800801e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

// helper to send transfer complete event
TU_ATTR_ALWAYS_INLINE static inline void dcd_event_xfer_complete (uint8_t rhport, uint8_t ep_addr, uint32_t xferred_bytes, uint8_t result, bool in_isr)
{
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_XFER_COMPLETE };
 8008022:	f107 0320 	add.w	r3, r7, #32
 8008026:	2200      	movs	r2, #0
 8008028:	601a      	str	r2, [r3, #0]
 800802a:	605a      	str	r2, [r3, #4]
 800802c:	609a      	str	r2, [r3, #8]
 800802e:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8008032:	f887 3020 	strb.w	r3, [r7, #32]
 8008036:	2307      	movs	r3, #7
 8008038:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21

  event.xfer_complete.ep_addr = ep_addr;
 800803c:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8008040:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  event.xfer_complete.len     = xferred_bytes;
 8008044:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008046:	62bb      	str	r3, [r7, #40]	; 0x28
  event.xfer_complete.result  = result;
 8008048:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800804c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  dcd_event_handler(&event, in_isr);
 8008050:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 8008054:	f107 0320 	add.w	r3, r7, #32
 8008058:	4611      	mov	r1, r2
 800805a:	4618      	mov	r0, r3
 800805c:	f7fd ff86 	bl	8005f6c <dcd_event_handler>
}
 8008060:	bf00      	nop
  for(uint8_t n = 0; n < EP_MAX; n++) {
 8008062:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8008066:	3301      	adds	r3, #1
 8008068:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800806c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8008070:	2b03      	cmp	r3, #3
 8008072:	f67f af5c 	bls.w	8007f2e <handle_epout_ints+0x16>
        }
      }
    }
  }
}
 8008076:	bf00      	nop
 8008078:	bf00      	nop
 800807a:	3748      	adds	r7, #72	; 0x48
 800807c:	46bd      	mov	sp, r7
 800807e:	bd80      	pop	{r7, pc}
 8008080:	20001afc 	.word	0x20001afc
 8008084:	20001af4 	.word	0x20001af4
 8008088:	20001b7c 	.word	0x20001b7c

0800808c <handle_epin_ints>:

static void handle_epin_ints(uint8_t rhport, USB_OTG_DeviceTypeDef * dev, USB_OTG_INEndpointTypeDef * in_ep) {
 800808c:	b580      	push	{r7, lr}
 800808e:	b092      	sub	sp, #72	; 0x48
 8008090:	af02      	add	r7, sp, #8
 8008092:	4603      	mov	r3, r0
 8008094:	60b9      	str	r1, [r7, #8]
 8008096:	607a      	str	r2, [r7, #4]
 8008098:	73fb      	strb	r3, [r7, #15]
  // DAINT for a given EP clears when DIEPINTx is cleared.
  // IEPINT will be cleared when DAINT's out bits are cleared.
  for ( uint8_t n = 0; n < EP_MAX; n++ )
 800809a:	2300      	movs	r3, #0
 800809c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80080a0:	e0ec      	b.n	800827c <handle_epin_ints+0x1f0>
  {
    xfer_ctl_t *xfer = XFER_CTL_BASE(n, TUSB_DIR_IN);
 80080a2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80080a6:	015b      	lsls	r3, r3, #5
 80080a8:	3310      	adds	r3, #16
 80080aa:	4a79      	ldr	r2, [pc, #484]	; (8008290 <handle_epin_ints+0x204>)
 80080ac:	4413      	add	r3, r2
 80080ae:	63bb      	str	r3, [r7, #56]	; 0x38

    if ( dev->DAINT & (1 << (USB_OTG_DAINT_IEPINT_Pos + n)) )
 80080b0:	68bb      	ldr	r3, [r7, #8]
 80080b2:	699b      	ldr	r3, [r3, #24]
 80080b4:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 80080b8:	2101      	movs	r1, #1
 80080ba:	fa01 f202 	lsl.w	r2, r1, r2
 80080be:	4013      	ands	r3, r2
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	f000 80d6 	beq.w	8008272 <handle_epin_ints+0x1e6>
    {
      // IN XFER complete (entire xfer).
      if ( in_ep[n].DIEPINT & USB_OTG_DIEPINT_XFRC )
 80080c6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80080ca:	015b      	lsls	r3, r3, #5
 80080cc:	687a      	ldr	r2, [r7, #4]
 80080ce:	4413      	add	r3, r2
 80080d0:	689b      	ldr	r3, [r3, #8]
 80080d2:	f003 0301 	and.w	r3, r3, #1
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d04a      	beq.n	8008170 <handle_epin_ints+0xe4>
      {
        in_ep[n].DIEPINT = USB_OTG_DIEPINT_XFRC;
 80080da:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80080de:	015b      	lsls	r3, r3, #5
 80080e0:	687a      	ldr	r2, [r7, #4]
 80080e2:	4413      	add	r3, r2
 80080e4:	2201      	movs	r2, #1
 80080e6:	609a      	str	r2, [r3, #8]

        // EP0 can only handle one packet
        if((n == 0) && ep0_pending[TUSB_DIR_IN]) {
 80080e8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d10e      	bne.n	800810e <handle_epin_ints+0x82>
 80080f0:	4b68      	ldr	r3, [pc, #416]	; (8008294 <handle_epin_ints+0x208>)
 80080f2:	885b      	ldrh	r3, [r3, #2]
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d00a      	beq.n	800810e <handle_epin_ints+0x82>
          // Schedule another packet to be transmitted.
          edpt_schedule_packets(rhport, n, TUSB_DIR_IN, 1, ep0_pending[TUSB_DIR_IN]);
 80080f8:	4b66      	ldr	r3, [pc, #408]	; (8008294 <handle_epin_ints+0x208>)
 80080fa:	885b      	ldrh	r3, [r3, #2]
 80080fc:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 8008100:	7bf8      	ldrb	r0, [r7, #15]
 8008102:	9300      	str	r3, [sp, #0]
 8008104:	2301      	movs	r3, #1
 8008106:	2201      	movs	r2, #1
 8008108:	f7ff f800 	bl	800710c <edpt_schedule_packets>
 800810c:	e030      	b.n	8008170 <handle_epin_ints+0xe4>
        } else {
          dcd_event_xfer_complete(rhport, n | TUSB_DIR_IN_MASK, xfer->total_len, XFER_RESULT_SUCCESS, true);
 800810e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8008112:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008116:	b2d9      	uxtb	r1, r3
 8008118:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800811a:	891b      	ldrh	r3, [r3, #8]
 800811c:	461a      	mov	r2, r3
 800811e:	7bfb      	ldrb	r3, [r7, #15]
 8008120:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008124:	460b      	mov	r3, r1
 8008126:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800812a:	627a      	str	r2, [r7, #36]	; 0x24
 800812c:	2300      	movs	r3, #0
 800812e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008132:	2301      	movs	r3, #1
 8008134:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_XFER_COMPLETE };
 8008138:	f107 0310 	add.w	r3, r7, #16
 800813c:	2200      	movs	r2, #0
 800813e:	601a      	str	r2, [r3, #0]
 8008140:	605a      	str	r2, [r3, #4]
 8008142:	609a      	str	r2, [r3, #8]
 8008144:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008148:	743b      	strb	r3, [r7, #16]
 800814a:	2307      	movs	r3, #7
 800814c:	747b      	strb	r3, [r7, #17]
  event.xfer_complete.ep_addr = ep_addr;
 800814e:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8008152:	753b      	strb	r3, [r7, #20]
  event.xfer_complete.len     = xferred_bytes;
 8008154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008156:	61bb      	str	r3, [r7, #24]
  event.xfer_complete.result  = result;
 8008158:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800815c:	757b      	strb	r3, [r7, #21]
  dcd_event_handler(&event, in_isr);
 800815e:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8008162:	f107 0310 	add.w	r3, r7, #16
 8008166:	4611      	mov	r1, r2
 8008168:	4618      	mov	r0, r3
 800816a:	f7fd feff 	bl	8005f6c <dcd_event_handler>
}
 800816e:	bf00      	nop
        }
      }

      // XFER FIFO empty
      if ( (in_ep[n].DIEPINT & USB_OTG_DIEPINT_TXFE) && (dev->DIEPEMPMSK & (1 << n)) )
 8008170:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8008174:	015b      	lsls	r3, r3, #5
 8008176:	687a      	ldr	r2, [r7, #4]
 8008178:	4413      	add	r3, r2
 800817a:	689b      	ldr	r3, [r3, #8]
 800817c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008180:	2b00      	cmp	r3, #0
 8008182:	d076      	beq.n	8008272 <handle_epin_ints+0x1e6>
 8008184:	68bb      	ldr	r3, [r7, #8]
 8008186:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008188:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 800818c:	2101      	movs	r1, #1
 800818e:	fa01 f202 	lsl.w	r2, r1, r2
 8008192:	4013      	ands	r3, r2
 8008194:	2b00      	cmp	r3, #0
 8008196:	d06c      	beq.n	8008272 <handle_epin_ints+0x1e6>
        // DIEPINT's TXFE bit is read-only, software cannot clear it.
        // It will only be cleared by hardware when written bytes is more than
        // - 64 bytes or
        // - Half of TX FIFO size (configured by DIEPTXF)

        uint16_t remaining_packets = (in_ep[n].DIEPTSIZ & USB_OTG_DIEPTSIZ_PKTCNT_Msk) >> USB_OTG_DIEPTSIZ_PKTCNT_Pos;
 8008198:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800819c:	015b      	lsls	r3, r3, #5
 800819e:	687a      	ldr	r2, [r7, #4]
 80081a0:	4413      	add	r3, r2
 80081a2:	691b      	ldr	r3, [r3, #16]
 80081a4:	0cdb      	lsrs	r3, r3, #19
 80081a6:	b29b      	uxth	r3, r3
 80081a8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80081ac:	86fb      	strh	r3, [r7, #54]	; 0x36

        // Process every single packet (only whole packets can be written to fifo)
        for(uint16_t i = 0; i < remaining_packets; i++)
 80081ae:	2300      	movs	r3, #0
 80081b0:	87bb      	strh	r3, [r7, #60]	; 0x3c
 80081b2:	e043      	b.n	800823c <handle_epin_ints+0x1b0>
        {
          uint16_t const remaining_bytes = (in_ep[n].DIEPTSIZ & USB_OTG_DIEPTSIZ_XFRSIZ_Msk) >> USB_OTG_DIEPTSIZ_XFRSIZ_Pos;
 80081b4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80081b8:	015b      	lsls	r3, r3, #5
 80081ba:	687a      	ldr	r2, [r7, #4]
 80081bc:	4413      	add	r3, r2
 80081be:	691b      	ldr	r3, [r3, #16]
 80081c0:	86bb      	strh	r3, [r7, #52]	; 0x34

          // Packet can not be larger than ep max size
          uint16_t const packet_size = tu_min16(remaining_bytes, xfer->max_size);
 80081c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081c4:	895a      	ldrh	r2, [r3, #10]
 80081c6:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80081c8:	843b      	strh	r3, [r7, #32]
 80081ca:	4613      	mov	r3, r2
 80081cc:	83fb      	strh	r3, [r7, #30]
 80081ce:	8c3a      	ldrh	r2, [r7, #32]
 80081d0:	8bfb      	ldrh	r3, [r7, #30]
 80081d2:	4293      	cmp	r3, r2
 80081d4:	bf28      	it	cs
 80081d6:	4613      	movcs	r3, r2
 80081d8:	b29b      	uxth	r3, r3
 80081da:	867b      	strh	r3, [r7, #50]	; 0x32

          // It's only possible to write full packets into FIFO. Therefore DTXFSTS register of current
          // EP has to be checked if the buffer can take another WHOLE packet
          if(packet_size > ((in_ep[n].DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV_Msk) << 2)) break;
 80081dc:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 80081de:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80081e2:	015b      	lsls	r3, r3, #5
 80081e4:	6879      	ldr	r1, [r7, #4]
 80081e6:	440b      	add	r3, r1
 80081e8:	699b      	ldr	r3, [r3, #24]
 80081ea:	0099      	lsls	r1, r3, #2
 80081ec:	4b2a      	ldr	r3, [pc, #168]	; (8008298 <handle_epin_ints+0x20c>)
 80081ee:	400b      	ands	r3, r1
 80081f0:	429a      	cmp	r2, r3
 80081f2:	d828      	bhi.n	8008246 <handle_epin_ints+0x1ba>

          // Push packet to Tx-FIFO
          if (xfer->ff)
 80081f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081f6:	685b      	ldr	r3, [r3, #4]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d00e      	beq.n	800821a <handle_epin_ints+0x18e>
          {
            usb_fifo_t tx_fifo = FIFO_BASE(rhport, n);
 80081fc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8008200:	f503 23a0 	add.w	r3, r3, #327680	; 0x50000
 8008204:	3301      	adds	r3, #1
 8008206:	031b      	lsls	r3, r3, #12
 8008208:	62fb      	str	r3, [r7, #44]	; 0x2c
            tu_fifo_read_n_const_addr_full_words(xfer->ff, (void *)(uintptr_t) tx_fifo, packet_size);
 800820a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800820c:	685b      	ldr	r3, [r3, #4]
 800820e:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 8008210:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008212:	4618      	mov	r0, r3
 8008214:	f7fc feff 	bl	8005016 <tu_fifo_read_n_const_addr_full_words>
 8008218:	e00d      	b.n	8008236 <handle_epin_ints+0x1aa>
          }
          else
          {
            write_fifo_packet(rhport, n, xfer->buffer, packet_size);
 800821a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800821c:	681a      	ldr	r2, [r3, #0]
 800821e:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8008220:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 8008224:	7bf8      	ldrb	r0, [r7, #15]
 8008226:	f7ff fd6d 	bl	8007d04 <write_fifo_packet>

            // Increment pointer to xfer data
            xfer->buffer += packet_size;
 800822a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800822c:	681a      	ldr	r2, [r3, #0]
 800822e:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8008230:	441a      	add	r2, r3
 8008232:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008234:	601a      	str	r2, [r3, #0]
        for(uint16_t i = 0; i < remaining_packets; i++)
 8008236:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8008238:	3301      	adds	r3, #1
 800823a:	87bb      	strh	r3, [r7, #60]	; 0x3c
 800823c:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 800823e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8008240:	429a      	cmp	r2, r3
 8008242:	d3b7      	bcc.n	80081b4 <handle_epin_ints+0x128>
 8008244:	e000      	b.n	8008248 <handle_epin_ints+0x1bc>
          if(packet_size > ((in_ep[n].DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV_Msk) << 2)) break;
 8008246:	bf00      	nop
          }
        }

        // Turn off TXFE if all bytes are written.
        if (((in_ep[n].DIEPTSIZ & USB_OTG_DIEPTSIZ_XFRSIZ_Msk) >> USB_OTG_DIEPTSIZ_XFRSIZ_Pos) == 0)
 8008248:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800824c:	015b      	lsls	r3, r3, #5
 800824e:	687a      	ldr	r2, [r7, #4]
 8008250:	4413      	add	r3, r2
 8008252:	691b      	ldr	r3, [r3, #16]
 8008254:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008258:	2b00      	cmp	r3, #0
 800825a:	d10a      	bne.n	8008272 <handle_epin_ints+0x1e6>
        {
          dev->DIEPEMPMSK &= ~(1 << n);
 800825c:	68bb      	ldr	r3, [r7, #8]
 800825e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008260:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8008264:	2101      	movs	r1, #1
 8008266:	fa01 f202 	lsl.w	r2, r1, r2
 800826a:	43d2      	mvns	r2, r2
 800826c:	401a      	ands	r2, r3
 800826e:	68bb      	ldr	r3, [r7, #8]
 8008270:	635a      	str	r2, [r3, #52]	; 0x34
  for ( uint8_t n = 0; n < EP_MAX; n++ )
 8008272:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8008276:	3301      	adds	r3, #1
 8008278:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800827c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8008280:	2b03      	cmp	r3, #3
 8008282:	f67f af0e 	bls.w	80080a2 <handle_epin_ints+0x16>
        }
      }
    }
  }
}
 8008286:	bf00      	nop
 8008288:	bf00      	nop
 800828a:	3740      	adds	r7, #64	; 0x40
 800828c:	46bd      	mov	sp, r7
 800828e:	bd80      	pop	{r7, pc}
 8008290:	20001afc 	.word	0x20001afc
 8008294:	20001b7c 	.word	0x20001b7c
 8008298:	0003fffc 	.word	0x0003fffc

0800829c <dcd_int_handler>:

void dcd_int_handler(uint8_t rhport)
{
 800829c:	b580      	push	{r7, lr}
 800829e:	b09c      	sub	sp, #112	; 0x70
 80082a0:	af00      	add	r7, sp, #0
 80082a2:	4603      	mov	r3, r0
 80082a4:	71fb      	strb	r3, [r7, #7]
  USB_OTG_GlobalTypeDef * usb_otg = GLOBAL_BASE(rhport);
 80082a6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80082aa:	66fb      	str	r3, [r7, #108]	; 0x6c
  USB_OTG_DeviceTypeDef * dev = DEVICE_BASE(rhport);
 80082ac:	4b9e      	ldr	r3, [pc, #632]	; (8008528 <dcd_int_handler+0x28c>)
 80082ae:	66bb      	str	r3, [r7, #104]	; 0x68
  USB_OTG_OUTEndpointTypeDef * out_ep = OUT_EP_BASE(rhport);
 80082b0:	4b9e      	ldr	r3, [pc, #632]	; (800852c <dcd_int_handler+0x290>)
 80082b2:	667b      	str	r3, [r7, #100]	; 0x64
  USB_OTG_INEndpointTypeDef * in_ep = IN_EP_BASE(rhport);
 80082b4:	4b9e      	ldr	r3, [pc, #632]	; (8008530 <dcd_int_handler+0x294>)
 80082b6:	663b      	str	r3, [r7, #96]	; 0x60

  uint32_t const int_status = usb_otg->GINTSTS & usb_otg->GINTMSK;
 80082b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80082ba:	695a      	ldr	r2, [r3, #20]
 80082bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80082be:	699b      	ldr	r3, [r3, #24]
 80082c0:	4013      	ands	r3, r2
 80082c2:	65fb      	str	r3, [r7, #92]	; 0x5c

  if(int_status & USB_OTG_GINTSTS_USBRST)
 80082c4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80082c6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d007      	beq.n	80082de <dcd_int_handler+0x42>
  {
    // USBRST is start of reset.
    usb_otg->GINTSTS = USB_OTG_GINTSTS_USBRST;
 80082ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80082d0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80082d4:	615a      	str	r2, [r3, #20]
    bus_reset(rhport);
 80082d6:	79fb      	ldrb	r3, [r7, #7]
 80082d8:	4618      	mov	r0, r3
 80082da:	f7fe fdd7 	bl	8006e8c <bus_reset>
  }

  if(int_status & USB_OTG_GINTSTS_ENUMDNE)
 80082de:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80082e0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d031      	beq.n	800834c <dcd_int_handler+0xb0>
  {
    // ENUMDNE is the end of reset where speed of the link is detected

    usb_otg->GINTSTS = USB_OTG_GINTSTS_ENUMDNE;
 80082e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80082ea:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80082ee:	615a      	str	r2, [r3, #20]

    tusb_speed_t const speed = get_speed(rhport);
 80082f0:	79fb      	ldrb	r3, [r7, #7]
 80082f2:	4618      	mov	r0, r3
 80082f4:	f7fe fec2 	bl	800707c <get_speed>
 80082f8:	4603      	mov	r3, r0
 80082fa:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b

    set_turnaround(usb_otg, speed);
 80082fe:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8008302:	4619      	mov	r1, r3
 8008304:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8008306:	f7fe fe37 	bl	8006f78 <set_turnaround>
 800830a:	79fb      	ldrb	r3, [r7, #7]
 800830c:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
 8008310:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8008314:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
 8008318:	2301      	movs	r3, #1
 800831a:	f887 3051 	strb.w	r3, [r7, #81]	; 0x51
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_BUS_RESET };
 800831e:	f107 0314 	add.w	r3, r7, #20
 8008322:	2200      	movs	r2, #0
 8008324:	601a      	str	r2, [r3, #0]
 8008326:	605a      	str	r2, [r3, #4]
 8008328:	609a      	str	r2, [r3, #8]
 800832a:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 800832e:	753b      	strb	r3, [r7, #20]
 8008330:	2301      	movs	r3, #1
 8008332:	757b      	strb	r3, [r7, #21]
  event.bus_reset.speed = speed;
 8008334:	f897 3052 	ldrb.w	r3, [r7, #82]	; 0x52
 8008338:	763b      	strb	r3, [r7, #24]
  dcd_event_handler(&event, in_isr);
 800833a:	f897 2051 	ldrb.w	r2, [r7, #81]	; 0x51
 800833e:	f107 0314 	add.w	r3, r7, #20
 8008342:	4611      	mov	r1, r2
 8008344:	4618      	mov	r0, r3
 8008346:	f7fd fe11 	bl	8005f6c <dcd_event_handler>
}
 800834a:	bf00      	nop
    dcd_event_bus_reset(rhport, speed, true);
  }

  if(int_status & USB_OTG_GINTSTS_USBSUSP)
 800834c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800834e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008352:	2b00      	cmp	r3, #0
 8008354:	d023      	beq.n	800839e <dcd_int_handler+0x102>
  {
    usb_otg->GINTSTS = USB_OTG_GINTSTS_USBSUSP;
 8008356:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008358:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800835c:	615a      	str	r2, [r3, #20]
 800835e:	79fb      	ldrb	r3, [r7, #7]
 8008360:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
 8008364:	2304      	movs	r3, #4
 8008366:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800836a:	2301      	movs	r3, #1
 800836c:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
  dcd_event_t event = { .rhport = rhport, .event_id = eid };
 8008370:	f107 0320 	add.w	r3, r7, #32
 8008374:	2200      	movs	r2, #0
 8008376:	601a      	str	r2, [r3, #0]
 8008378:	605a      	str	r2, [r3, #4]
 800837a:	609a      	str	r2, [r3, #8]
 800837c:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8008380:	f887 3020 	strb.w	r3, [r7, #32]
 8008384:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8008388:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  dcd_event_handler(&event, in_isr);
 800838c:	f897 204e 	ldrb.w	r2, [r7, #78]	; 0x4e
 8008390:	f107 0320 	add.w	r3, r7, #32
 8008394:	4611      	mov	r1, r2
 8008396:	4618      	mov	r0, r3
 8008398:	f7fd fde8 	bl	8005f6c <dcd_event_handler>
}
 800839c:	bf00      	nop
    dcd_event_bus_signal(rhport, DCD_EVENT_SUSPEND, true);
  }

  if(int_status & USB_OTG_GINTSTS_WKUINT)
 800839e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	da23      	bge.n	80083ec <dcd_int_handler+0x150>
  {
    usb_otg->GINTSTS = USB_OTG_GINTSTS_WKUINT;
 80083a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80083a6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80083aa:	615a      	str	r2, [r3, #20]
 80083ac:	79fb      	ldrb	r3, [r7, #7]
 80083ae:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
 80083b2:	2305      	movs	r3, #5
 80083b4:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
 80083b8:	2301      	movs	r3, #1
 80083ba:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  dcd_event_t event = { .rhport = rhport, .event_id = eid };
 80083be:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80083c2:	2200      	movs	r2, #0
 80083c4:	601a      	str	r2, [r3, #0]
 80083c6:	605a      	str	r2, [r3, #4]
 80083c8:	609a      	str	r2, [r3, #8]
 80083ca:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80083ce:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 80083d2:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 80083d6:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dcd_event_handler(&event, in_isr);
 80083da:	f897 204b 	ldrb.w	r2, [r7, #75]	; 0x4b
 80083de:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80083e2:	4611      	mov	r1, r2
 80083e4:	4618      	mov	r0, r3
 80083e6:	f7fd fdc1 	bl	8005f6c <dcd_event_handler>
}
 80083ea:	bf00      	nop
  }

  // TODO check USB_OTG_GINTSTS_DISCINT for disconnect detection
  // if(int_status & USB_OTG_GINTSTS_DISCINT)

  if(int_status & USB_OTG_GINTSTS_OTGINT)
 80083ec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80083ee:	f003 0304 	and.w	r3, r3, #4
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d028      	beq.n	8008448 <dcd_int_handler+0x1ac>
  {
    // OTG INT bit is read-only
    uint32_t const otg_int = usb_otg->GOTGINT;
 80083f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80083f8:	685b      	ldr	r3, [r3, #4]
 80083fa:	657b      	str	r3, [r7, #84]	; 0x54

    if (otg_int & USB_OTG_GOTGINT_SEDET)
 80083fc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80083fe:	f003 0304 	and.w	r3, r3, #4
 8008402:	2b00      	cmp	r3, #0
 8008404:	d01d      	beq.n	8008442 <dcd_int_handler+0x1a6>
 8008406:	79fb      	ldrb	r3, [r7, #7]
 8008408:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
 800840c:	2302      	movs	r3, #2
 800840e:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
 8008412:	2301      	movs	r3, #1
 8008414:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  dcd_event_t event = { .rhport = rhport, .event_id = eid };
 8008418:	f107 0308 	add.w	r3, r7, #8
 800841c:	2200      	movs	r2, #0
 800841e:	601a      	str	r2, [r3, #0]
 8008420:	605a      	str	r2, [r3, #4]
 8008422:	609a      	str	r2, [r3, #8]
 8008424:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8008428:	723b      	strb	r3, [r7, #8]
 800842a:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 800842e:	727b      	strb	r3, [r7, #9]
  dcd_event_handler(&event, in_isr);
 8008430:	f897 2048 	ldrb.w	r2, [r7, #72]	; 0x48
 8008434:	f107 0308 	add.w	r3, r7, #8
 8008438:	4611      	mov	r1, r2
 800843a:	4618      	mov	r0, r3
 800843c:	f7fd fd96 	bl	8005f6c <dcd_event_handler>
}
 8008440:	bf00      	nop
    {
      dcd_event_bus_signal(rhport, DCD_EVENT_UNPLUGGED, true);
    }

    usb_otg->GOTGINT = otg_int;
 8008442:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008444:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008446:	605a      	str	r2, [r3, #4]
  }

  if(int_status & USB_OTG_GINTSTS_SOF)
 8008448:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800844a:	f003 0308 	and.w	r3, r3, #8
 800844e:	2b00      	cmp	r3, #0
 8008450:	d028      	beq.n	80084a4 <dcd_int_handler+0x208>
  {
    usb_otg->GINTSTS = USB_OTG_GINTSTS_SOF;
 8008452:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008454:	2208      	movs	r2, #8
 8008456:	615a      	str	r2, [r3, #20]

    // Disable SOF interrupt since currently only used for remote wakeup detection
    usb_otg->GINTMSK &= ~USB_OTG_GINTMSK_SOFM;
 8008458:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800845a:	699b      	ldr	r3, [r3, #24]
 800845c:	f023 0208 	bic.w	r2, r3, #8
 8008460:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008462:	619a      	str	r2, [r3, #24]
 8008464:	79fb      	ldrb	r3, [r7, #7]
 8008466:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800846a:	2303      	movs	r3, #3
 800846c:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8008470:	2301      	movs	r3, #1
 8008472:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  dcd_event_t event = { .rhport = rhport, .event_id = eid };
 8008476:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800847a:	2200      	movs	r2, #0
 800847c:	601a      	str	r2, [r3, #0]
 800847e:	605a      	str	r2, [r3, #4]
 8008480:	609a      	str	r2, [r3, #8]
 8008482:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8008486:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
 800848a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800848e:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  dcd_event_handler(&event, in_isr);
 8008492:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8008496:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800849a:	4611      	mov	r1, r2
 800849c:	4618      	mov	r0, r3
 800849e:	f7fd fd65 	bl	8005f6c <dcd_event_handler>
}
 80084a2:	bf00      	nop

    dcd_event_bus_signal(rhport, DCD_EVENT_SOF, true);
  }

  // RxFIFO non-empty interrupt handling.
  if(int_status & USB_OTG_GINTSTS_RXFLVL)
 80084a4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80084a6:	f003 0310 	and.w	r3, r3, #16
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d021      	beq.n	80084f2 <dcd_int_handler+0x256>
  {
    // RXFLVL bit is read-only

    // Mask out RXFLVL while reading data from FIFO
    usb_otg->GINTMSK &= ~USB_OTG_GINTMSK_RXFLVLM;
 80084ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80084b0:	699b      	ldr	r3, [r3, #24]
 80084b2:	f023 0210 	bic.w	r2, r3, #16
 80084b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80084b8:	619a      	str	r2, [r3, #24]

    // Loop until all available packets were handled
    do
    {
      handle_rxflvl_ints(rhport, out_ep);
 80084ba:	79fb      	ldrb	r3, [r7, #7]
 80084bc:	6e79      	ldr	r1, [r7, #100]	; 0x64
 80084be:	4618      	mov	r0, r3
 80084c0:	f7ff fc84 	bl	8007dcc <handle_rxflvl_ints>
    } while(usb_otg->GINTSTS & USB_OTG_GINTSTS_RXFLVL);
 80084c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80084c6:	695b      	ldr	r3, [r3, #20]
 80084c8:	f003 0310 	and.w	r3, r3, #16
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d1f4      	bne.n	80084ba <dcd_int_handler+0x21e>

    // Manage RX FIFO size
    if (_out_ep_closed)
 80084d0:	4b18      	ldr	r3, [pc, #96]	; (8008534 <dcd_int_handler+0x298>)
 80084d2:	781b      	ldrb	r3, [r3, #0]
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d006      	beq.n	80084e6 <dcd_int_handler+0x24a>
    {
      update_grxfsiz(rhport);
 80084d8:	79fb      	ldrb	r3, [r7, #7]
 80084da:	4618      	mov	r0, r3
 80084dc:	f7fe fca4 	bl	8006e28 <update_grxfsiz>

      // Disable flag
      _out_ep_closed = false;
 80084e0:	4b14      	ldr	r3, [pc, #80]	; (8008534 <dcd_int_handler+0x298>)
 80084e2:	2200      	movs	r2, #0
 80084e4:	701a      	strb	r2, [r3, #0]
    }

    usb_otg->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80084e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80084e8:	699b      	ldr	r3, [r3, #24]
 80084ea:	f043 0210 	orr.w	r2, r3, #16
 80084ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80084f0:	619a      	str	r2, [r3, #24]
  }

  // OUT endpoint interrupt handling.
  if(int_status & USB_OTG_GINTSTS_OEPINT)
 80084f2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80084f4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d005      	beq.n	8008508 <dcd_int_handler+0x26c>
  {
    // OEPINT is read-only
    handle_epout_ints(rhport, dev, out_ep);
 80084fc:	79fb      	ldrb	r3, [r7, #7]
 80084fe:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8008500:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008502:	4618      	mov	r0, r3
 8008504:	f7ff fd08 	bl	8007f18 <handle_epout_ints>
  }

  // IN endpoint interrupt handling.
  if(int_status & USB_OTG_GINTSTS_IEPINT)
 8008508:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800850a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800850e:	2b00      	cmp	r3, #0
 8008510:	d005      	beq.n	800851e <dcd_int_handler+0x282>
  {
    // IEPINT bit read-only
    handle_epin_ints(rhport, dev, in_ep);
 8008512:	79fb      	ldrb	r3, [r7, #7]
 8008514:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008516:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008518:	4618      	mov	r0, r3
 800851a:	f7ff fdb7 	bl	800808c <handle_epin_ints>
  //  // Check for Incomplete isochronous IN transfer
  //  if(int_status & USB_OTG_GINTSTS_IISOIXFR) {
  //    printf("      IISOIXFR!\r\n");
  ////    TU_LOG2("      IISOIXFR!\r\n");
  //  }
}
 800851e:	bf00      	nop
 8008520:	3770      	adds	r7, #112	; 0x70
 8008522:	46bd      	mov	sp, r7
 8008524:	bd80      	pop	{r7, pc}
 8008526:	bf00      	nop
 8008528:	50000800 	.word	0x50000800
 800852c:	50000b00 	.word	0x50000b00
 8008530:	50000900 	.word	0x50000900
 8008534:	20001b82 	.word	0x20001b82

08008538 <tusb_init>:
//--------------------------------------------------------------------+
// Public API
//--------------------------------------------------------------------+

bool tusb_init(void)
{
 8008538:	b580      	push	{r7, lr}
 800853a:	b082      	sub	sp, #8
 800853c:	af00      	add	r7, sp, #0
#if CFG_TUD_ENABLED && defined(TUD_OPT_RHPORT)
  // init device stack CFG_TUSB_RHPORTx_MODE must be defined
  TU_ASSERT ( tud_init(TUD_OPT_RHPORT) );
 800853e:	2000      	movs	r0, #0
 8008540:	f7fc fe72 	bl	8005228 <tud_init>
 8008544:	4603      	mov	r3, r0
 8008546:	f083 0301 	eor.w	r3, r3, #1
 800854a:	b2db      	uxtb	r3, r3
 800854c:	2b00      	cmp	r3, #0
 800854e:	d00a      	beq.n	8008566 <tusb_init+0x2e>
 8008550:	4b07      	ldr	r3, [pc, #28]	; (8008570 <tusb_init+0x38>)
 8008552:	607b      	str	r3, [r7, #4]
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	f003 0301 	and.w	r3, r3, #1
 800855c:	2b00      	cmp	r3, #0
 800855e:	d000      	beq.n	8008562 <tusb_init+0x2a>
 8008560:	be00      	bkpt	0x0000
 8008562:	2300      	movs	r3, #0
 8008564:	e000      	b.n	8008568 <tusb_init+0x30>
#if CFG_TUH_ENABLED && defined(TUH_OPT_RHPORT)
  // init host stack CFG_TUSB_RHPORTx_MODE must be defined
  TU_ASSERT( tuh_init(TUH_OPT_RHPORT) );
#endif

  return true;
 8008566:	2301      	movs	r3, #1
}
 8008568:	4618      	mov	r0, r3
 800856a:	3708      	adds	r7, #8
 800856c:	46bd      	mov	sp, r7
 800856e:	bd80      	pop	{r7, pc}
 8008570:	e000edf0 	.word	0xe000edf0

08008574 <tu_edpt_claim>:
//--------------------------------------------------------------------+
// Endpoint Helper for both Host and Device stack
//--------------------------------------------------------------------+

bool tu_edpt_claim(tu_edpt_state_t* ep_state, osal_mutex_t mutex)
{
 8008574:	b480      	push	{r7}
 8008576:	b085      	sub	sp, #20
 8008578:	af00      	add	r7, sp, #0
 800857a:	6078      	str	r0, [r7, #4]
 800857c:	6039      	str	r1, [r7, #0]
  (void) mutex;

  // pre-check to help reducing mutex lock
  TU_VERIFY((ep_state->busy == 0) && (ep_state->claimed == 0));
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	781b      	ldrb	r3, [r3, #0]
 8008582:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8008586:	b2db      	uxtb	r3, r3
 8008588:	2b00      	cmp	r3, #0
 800858a:	d106      	bne.n	800859a <tu_edpt_claim+0x26>
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	781b      	ldrb	r3, [r3, #0]
 8008590:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8008594:	b2db      	uxtb	r3, r3
 8008596:	2b00      	cmp	r3, #0
 8008598:	d001      	beq.n	800859e <tu_edpt_claim+0x2a>
 800859a:	2300      	movs	r3, #0
 800859c:	e01e      	b.n	80085dc <tu_edpt_claim+0x68>
  (void) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);

  // can only claim the endpoint if it is not busy and not claimed yet.
  bool const available = (ep_state->busy == 0) && (ep_state->claimed == 0);
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	781b      	ldrb	r3, [r3, #0]
 80085a2:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80085a6:	b2db      	uxtb	r3, r3
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d108      	bne.n	80085be <tu_edpt_claim+0x4a>
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	781b      	ldrb	r3, [r3, #0]
 80085b0:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80085b4:	b2db      	uxtb	r3, r3
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d101      	bne.n	80085be <tu_edpt_claim+0x4a>
 80085ba:	2301      	movs	r3, #1
 80085bc:	e000      	b.n	80085c0 <tu_edpt_claim+0x4c>
 80085be:	2300      	movs	r3, #0
 80085c0:	73fb      	strb	r3, [r7, #15]
 80085c2:	7bfb      	ldrb	r3, [r7, #15]
 80085c4:	f003 0301 	and.w	r3, r3, #1
 80085c8:	73fb      	strb	r3, [r7, #15]
  if (available)
 80085ca:	7bfb      	ldrb	r3, [r7, #15]
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d004      	beq.n	80085da <tu_edpt_claim+0x66>
  {
    ep_state->claimed = 1;
 80085d0:	687a      	ldr	r2, [r7, #4]
 80085d2:	7813      	ldrb	r3, [r2, #0]
 80085d4:	f043 0304 	orr.w	r3, r3, #4
 80085d8:	7013      	strb	r3, [r2, #0]
  }

  (void) osal_mutex_unlock(mutex);

  return available;
 80085da:	7bfb      	ldrb	r3, [r7, #15]
}
 80085dc:	4618      	mov	r0, r3
 80085de:	3714      	adds	r7, #20
 80085e0:	46bd      	mov	sp, r7
 80085e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e6:	4770      	bx	lr

080085e8 <tu_edpt_release>:

bool tu_edpt_release(tu_edpt_state_t* ep_state, osal_mutex_t mutex)
{
 80085e8:	b480      	push	{r7}
 80085ea:	b085      	sub	sp, #20
 80085ec:	af00      	add	r7, sp, #0
 80085ee:	6078      	str	r0, [r7, #4]
 80085f0:	6039      	str	r1, [r7, #0]
  (void) mutex;

  (void) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);

  // can only release the endpoint if it is claimed and not busy
  bool const ret = (ep_state->claimed == 1) && (ep_state->busy == 0);
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	781b      	ldrb	r3, [r3, #0]
 80085f6:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80085fa:	b2db      	uxtb	r3, r3
 80085fc:	2b01      	cmp	r3, #1
 80085fe:	d108      	bne.n	8008612 <tu_edpt_release+0x2a>
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	781b      	ldrb	r3, [r3, #0]
 8008604:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8008608:	b2db      	uxtb	r3, r3
 800860a:	2b00      	cmp	r3, #0
 800860c:	d101      	bne.n	8008612 <tu_edpt_release+0x2a>
 800860e:	2301      	movs	r3, #1
 8008610:	e000      	b.n	8008614 <tu_edpt_release+0x2c>
 8008612:	2300      	movs	r3, #0
 8008614:	73fb      	strb	r3, [r7, #15]
 8008616:	7bfb      	ldrb	r3, [r7, #15]
 8008618:	f003 0301 	and.w	r3, r3, #1
 800861c:	73fb      	strb	r3, [r7, #15]
  if (ret)
 800861e:	7bfb      	ldrb	r3, [r7, #15]
 8008620:	2b00      	cmp	r3, #0
 8008622:	d004      	beq.n	800862e <tu_edpt_release+0x46>
  {
    ep_state->claimed = 0;
 8008624:	687a      	ldr	r2, [r7, #4]
 8008626:	7813      	ldrb	r3, [r2, #0]
 8008628:	f36f 0382 	bfc	r3, #2, #1
 800862c:	7013      	strb	r3, [r2, #0]
  }

  (void) osal_mutex_unlock(mutex);

  return ret;
 800862e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008630:	4618      	mov	r0, r3
 8008632:	3714      	adds	r7, #20
 8008634:	46bd      	mov	sp, r7
 8008636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800863a:	4770      	bx	lr

0800863c <tu_edpt_validate>:

bool tu_edpt_validate(tusb_desc_endpoint_t const * desc_ep, tusb_speed_t speed)
{
 800863c:	b480      	push	{r7}
 800863e:	b08b      	sub	sp, #44	; 0x2c
 8008640:	af00      	add	r7, sp, #0
 8008642:	6078      	str	r0, [r7, #4]
 8008644:	460b      	mov	r3, r1
 8008646:	70fb      	strb	r3, [r7, #3]
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(num | (dir ? TUSB_DIR_IN_MASK : 0));
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_edpt_packet_size(tusb_desc_endpoint_t const* desc_ep)
{
  return tu_le16toh(desc_ep->wMaxPacketSize) & TU_GENMASK(10, 0);
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	889b      	ldrh	r3, [r3, #4]
 8008650:	b29b      	uxth	r3, r3
 8008652:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008656:	b29b      	uxth	r3, r3
  uint16_t const max_packet_size = tu_edpt_packet_size(desc_ep);
 8008658:	84fb      	strh	r3, [r7, #38]	; 0x26
  TU_LOG2("  Open EP %02X with Size = %u\r\n", desc_ep->bEndpointAddress, max_packet_size);

  switch (desc_ep->bmAttributes.xfer)
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	78db      	ldrb	r3, [r3, #3]
 800865e:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8008662:	b2db      	uxtb	r3, r3
 8008664:	2b03      	cmp	r3, #3
 8008666:	d03e      	beq.n	80086e6 <tu_edpt_validate+0xaa>
 8008668:	2b03      	cmp	r3, #3
 800866a:	dc53      	bgt.n	8008714 <tu_edpt_validate+0xd8>
 800866c:	2b01      	cmp	r3, #1
 800866e:	d002      	beq.n	8008676 <tu_edpt_validate+0x3a>
 8008670:	2b02      	cmp	r3, #2
 8008672:	d018      	beq.n	80086a6 <tu_edpt_validate+0x6a>
 8008674:	e04e      	b.n	8008714 <tu_edpt_validate+0xd8>
  {
    case TUSB_XFER_ISOCHRONOUS:
    {
      uint16_t const spec_size = (speed == TUSB_SPEED_HIGH ? 1024 : 1023);
 8008676:	78fb      	ldrb	r3, [r7, #3]
 8008678:	2b02      	cmp	r3, #2
 800867a:	d102      	bne.n	8008682 <tu_edpt_validate+0x46>
 800867c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008680:	e001      	b.n	8008686 <tu_edpt_validate+0x4a>
 8008682:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8008686:	82fb      	strh	r3, [r7, #22]
      TU_ASSERT(max_packet_size <= spec_size);
 8008688:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800868a:	8afb      	ldrh	r3, [r7, #22]
 800868c:	429a      	cmp	r2, r3
 800868e:	d943      	bls.n	8008718 <tu_edpt_validate+0xdc>
 8008690:	4b27      	ldr	r3, [pc, #156]	; (8008730 <tu_edpt_validate+0xf4>)
 8008692:	613b      	str	r3, [r7, #16]
 8008694:	693b      	ldr	r3, [r7, #16]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	f003 0301 	and.w	r3, r3, #1
 800869c:	2b00      	cmp	r3, #0
 800869e:	d000      	beq.n	80086a2 <tu_edpt_validate+0x66>
 80086a0:	be00      	bkpt	0x0000
 80086a2:	2300      	movs	r3, #0
 80086a4:	e03e      	b.n	8008724 <tu_edpt_validate+0xe8>
    }
    break;

    case TUSB_XFER_BULK:
      if (speed == TUSB_SPEED_HIGH)
 80086a6:	78fb      	ldrb	r3, [r7, #3]
 80086a8:	2b02      	cmp	r3, #2
 80086aa:	d10e      	bne.n	80086ca <tu_edpt_validate+0x8e>
      {
        // Bulk highspeed must be EXACTLY 512
        TU_ASSERT(max_packet_size == 512);
 80086ac:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80086ae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80086b2:	d033      	beq.n	800871c <tu_edpt_validate+0xe0>
 80086b4:	4b1e      	ldr	r3, [pc, #120]	; (8008730 <tu_edpt_validate+0xf4>)
 80086b6:	61bb      	str	r3, [r7, #24]
 80086b8:	69bb      	ldr	r3, [r7, #24]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	f003 0301 	and.w	r3, r3, #1
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d000      	beq.n	80086c6 <tu_edpt_validate+0x8a>
 80086c4:	be00      	bkpt	0x0000
 80086c6:	2300      	movs	r3, #0
 80086c8:	e02c      	b.n	8008724 <tu_edpt_validate+0xe8>
      }else
      {
        // TODO Bulk fullspeed can only be 8, 16, 32, 64
        TU_ASSERT(max_packet_size <= 64);
 80086ca:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80086cc:	2b40      	cmp	r3, #64	; 0x40
 80086ce:	d925      	bls.n	800871c <tu_edpt_validate+0xe0>
 80086d0:	4b17      	ldr	r3, [pc, #92]	; (8008730 <tu_edpt_validate+0xf4>)
 80086d2:	61fb      	str	r3, [r7, #28]
 80086d4:	69fb      	ldr	r3, [r7, #28]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	f003 0301 	and.w	r3, r3, #1
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d000      	beq.n	80086e2 <tu_edpt_validate+0xa6>
 80086e0:	be00      	bkpt	0x0000
 80086e2:	2300      	movs	r3, #0
 80086e4:	e01e      	b.n	8008724 <tu_edpt_validate+0xe8>
      }
    break;

    case TUSB_XFER_INTERRUPT:
    {
      uint16_t const spec_size = (speed == TUSB_SPEED_HIGH ? 1024 : 64);
 80086e6:	78fb      	ldrb	r3, [r7, #3]
 80086e8:	2b02      	cmp	r3, #2
 80086ea:	d102      	bne.n	80086f2 <tu_edpt_validate+0xb6>
 80086ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80086f0:	e000      	b.n	80086f4 <tu_edpt_validate+0xb8>
 80086f2:	2340      	movs	r3, #64	; 0x40
 80086f4:	84bb      	strh	r3, [r7, #36]	; 0x24
      TU_ASSERT(max_packet_size <= spec_size);
 80086f6:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80086f8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80086fa:	429a      	cmp	r2, r3
 80086fc:	d910      	bls.n	8008720 <tu_edpt_validate+0xe4>
 80086fe:	4b0c      	ldr	r3, [pc, #48]	; (8008730 <tu_edpt_validate+0xf4>)
 8008700:	623b      	str	r3, [r7, #32]
 8008702:	6a3b      	ldr	r3, [r7, #32]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	f003 0301 	and.w	r3, r3, #1
 800870a:	2b00      	cmp	r3, #0
 800870c:	d000      	beq.n	8008710 <tu_edpt_validate+0xd4>
 800870e:	be00      	bkpt	0x0000
 8008710:	2300      	movs	r3, #0
 8008712:	e007      	b.n	8008724 <tu_edpt_validate+0xe8>
    }
    break;

    default: return false;
 8008714:	2300      	movs	r3, #0
 8008716:	e005      	b.n	8008724 <tu_edpt_validate+0xe8>
    break;
 8008718:	bf00      	nop
 800871a:	e002      	b.n	8008722 <tu_edpt_validate+0xe6>
    break;
 800871c:	bf00      	nop
 800871e:	e000      	b.n	8008722 <tu_edpt_validate+0xe6>
    break;
 8008720:	bf00      	nop
  }

  return true;
 8008722:	2301      	movs	r3, #1
}
 8008724:	4618      	mov	r0, r3
 8008726:	372c      	adds	r7, #44	; 0x2c
 8008728:	46bd      	mov	sp, r7
 800872a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800872e:	4770      	bx	lr
 8008730:	e000edf0 	.word	0xe000edf0

08008734 <tu_edpt_bind_driver>:

void tu_edpt_bind_driver(uint8_t ep2drv[][2], tusb_desc_interface_t const* desc_itf, uint16_t desc_len, uint8_t driver_id)
{
 8008734:	b480      	push	{r7}
 8008736:	b08d      	sub	sp, #52	; 0x34
 8008738:	af00      	add	r7, sp, #0
 800873a:	60f8      	str	r0, [r7, #12]
 800873c:	60b9      	str	r1, [r7, #8]
 800873e:	4611      	mov	r1, r2
 8008740:	461a      	mov	r2, r3
 8008742:	460b      	mov	r3, r1
 8008744:	80fb      	strh	r3, [r7, #6]
 8008746:	4613      	mov	r3, r2
 8008748:	717b      	strb	r3, [r7, #5]
  uint8_t const* p_desc = (uint8_t const*) desc_itf;
 800874a:	68bb      	ldr	r3, [r7, #8]
 800874c:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint8_t const* desc_end = p_desc + desc_len;
 800874e:	88fb      	ldrh	r3, [r7, #6]
 8008750:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008752:	4413      	add	r3, r2
 8008754:	62bb      	str	r3, [r7, #40]	; 0x28

  while( p_desc < desc_end )
 8008756:	e027      	b.n	80087a8 <tu_edpt_bind_driver+0x74>
 8008758:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800875a:	623b      	str	r3, [r7, #32]
}

// get descriptor type
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_type(void const* desc)
{
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800875c:	6a3b      	ldr	r3, [r7, #32]
 800875e:	3301      	adds	r3, #1
 8008760:	781b      	ldrb	r3, [r3, #0]
  {
    if ( TUSB_DESC_ENDPOINT == tu_desc_type(p_desc) )
 8008762:	2b05      	cmp	r3, #5
 8008764:	d116      	bne.n	8008794 <tu_edpt_bind_driver+0x60>
    {
      uint8_t const ep_addr = ((tusb_desc_endpoint_t const*) p_desc)->bEndpointAddress;
 8008766:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008768:	789b      	ldrb	r3, [r3, #2]
 800876a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800876e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008772:	77bb      	strb	r3, [r7, #30]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 8008774:	7fbb      	ldrb	r3, [r7, #30]
 8008776:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800877a:	b2db      	uxtb	r3, r3

      TU_LOG(2, "  Bind EP %02x to driver id %u\r\n", ep_addr, driver_id);
      ep2drv[tu_edpt_number(ep_addr)][tu_edpt_dir(ep_addr)] = driver_id;
 800877c:	005b      	lsls	r3, r3, #1
 800877e:	68fa      	ldr	r2, [r7, #12]
 8008780:	4413      	add	r3, r2
 8008782:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8008786:	77fa      	strb	r2, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8008788:	7ffa      	ldrb	r2, [r7, #31]
 800878a:	09d2      	lsrs	r2, r2, #7
 800878c:	b2d2      	uxtb	r2, r2
 800878e:	4611      	mov	r1, r2
 8008790:	797a      	ldrb	r2, [r7, #5]
 8008792:	545a      	strb	r2, [r3, r1]
 8008794:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008796:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8008798:	69bb      	ldr	r3, [r7, #24]
 800879a:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800879c:	697b      	ldr	r3, [r7, #20]
 800879e:	781b      	ldrb	r3, [r3, #0]
 80087a0:	461a      	mov	r2, r3
 80087a2:	697b      	ldr	r3, [r7, #20]
 80087a4:	4413      	add	r3, r2
    }

    p_desc = tu_desc_next(p_desc);
 80087a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  while( p_desc < desc_end )
 80087a8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80087aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087ac:	429a      	cmp	r2, r3
 80087ae:	d3d3      	bcc.n	8008758 <tu_edpt_bind_driver+0x24>
  }
}
 80087b0:	bf00      	nop
 80087b2:	bf00      	nop
 80087b4:	3734      	adds	r7, #52	; 0x34
 80087b6:	46bd      	mov	sp, r7
 80087b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087bc:	4770      	bx	lr
	...

080087c0 <__libc_init_array>:
 80087c0:	b570      	push	{r4, r5, r6, lr}
 80087c2:	4d0d      	ldr	r5, [pc, #52]	; (80087f8 <__libc_init_array+0x38>)
 80087c4:	4c0d      	ldr	r4, [pc, #52]	; (80087fc <__libc_init_array+0x3c>)
 80087c6:	1b64      	subs	r4, r4, r5
 80087c8:	10a4      	asrs	r4, r4, #2
 80087ca:	2600      	movs	r6, #0
 80087cc:	42a6      	cmp	r6, r4
 80087ce:	d109      	bne.n	80087e4 <__libc_init_array+0x24>
 80087d0:	4d0b      	ldr	r5, [pc, #44]	; (8008800 <__libc_init_array+0x40>)
 80087d2:	4c0c      	ldr	r4, [pc, #48]	; (8008804 <__libc_init_array+0x44>)
 80087d4:	f000 f82e 	bl	8008834 <_init>
 80087d8:	1b64      	subs	r4, r4, r5
 80087da:	10a4      	asrs	r4, r4, #2
 80087dc:	2600      	movs	r6, #0
 80087de:	42a6      	cmp	r6, r4
 80087e0:	d105      	bne.n	80087ee <__libc_init_array+0x2e>
 80087e2:	bd70      	pop	{r4, r5, r6, pc}
 80087e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80087e8:	4798      	blx	r3
 80087ea:	3601      	adds	r6, #1
 80087ec:	e7ee      	b.n	80087cc <__libc_init_array+0xc>
 80087ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80087f2:	4798      	blx	r3
 80087f4:	3601      	adds	r6, #1
 80087f6:	e7f2      	b.n	80087de <__libc_init_array+0x1e>
 80087f8:	08008aac 	.word	0x08008aac
 80087fc:	08008aac 	.word	0x08008aac
 8008800:	08008aac 	.word	0x08008aac
 8008804:	08008ab0 	.word	0x08008ab0

08008808 <memcpy>:
 8008808:	440a      	add	r2, r1
 800880a:	4291      	cmp	r1, r2
 800880c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008810:	d100      	bne.n	8008814 <memcpy+0xc>
 8008812:	4770      	bx	lr
 8008814:	b510      	push	{r4, lr}
 8008816:	f811 4b01 	ldrb.w	r4, [r1], #1
 800881a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800881e:	4291      	cmp	r1, r2
 8008820:	d1f9      	bne.n	8008816 <memcpy+0xe>
 8008822:	bd10      	pop	{r4, pc}

08008824 <memset>:
 8008824:	4402      	add	r2, r0
 8008826:	4603      	mov	r3, r0
 8008828:	4293      	cmp	r3, r2
 800882a:	d100      	bne.n	800882e <memset+0xa>
 800882c:	4770      	bx	lr
 800882e:	f803 1b01 	strb.w	r1, [r3], #1
 8008832:	e7f9      	b.n	8008828 <memset+0x4>

08008834 <_init>:
 8008834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008836:	bf00      	nop
 8008838:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800883a:	bc08      	pop	{r3}
 800883c:	469e      	mov	lr, r3
 800883e:	4770      	bx	lr

08008840 <_fini>:
 8008840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008842:	bf00      	nop
 8008844:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008846:	bc08      	pop	{r3}
 8008848:	469e      	mov	lr, r3
 800884a:	4770      	bx	lr
