module K1(input logic [63:0] l1,
				input logic [63:0] l2,
				input logic [63:0] CosTh2,
				output logic [63:0] k1);