
*** Running vivado
    with args -log hardware_acceletor_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source hardware_acceletor_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source hardware_acceletor_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/vivado files/I_CHIP_2024/matrix_convolution_ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/vivado files/I_CHIP_2024/axi master and slave implementation/matrix_convolution_ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 350.820 ; gain = 30.824
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is e:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.cache/ip 
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 353.777 ; gain = 2.957
Command: synth_design -top hardware_acceletor_wrapper -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14820 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 471.168 ; gain = 103.977
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hardware_acceletor_wrapper' [E:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.srcs/sources_1/imports/hdl/hardware_acceletor_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'hardware_acceletor' [E:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.srcs/sources_1/bd/hardware_acceletor/synth/hardware_acceletor.v:13]
INFO: [Synth 8-6157] synthesizing module 'hardware_acceletor_axi_master_0_0' [E:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.runs/synth_1/.Xil/Vivado-10328-LAPTOP-7P8LB6PD/realtime/hardware_acceletor_axi_master_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hardware_acceletor_axi_master_0_0' (1#1) [E:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.runs/synth_1/.Xil/Vivado-10328-LAPTOP-7P8LB6PD/realtime/hardware_acceletor_axi_master_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hardware_acceletor_axi_slave_0_0' [E:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.runs/synth_1/.Xil/Vivado-10328-LAPTOP-7P8LB6PD/realtime/hardware_acceletor_axi_slave_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hardware_acceletor_axi_slave_0_0' (2#1) [E:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.runs/synth_1/.Xil/Vivado-10328-LAPTOP-7P8LB6PD/realtime/hardware_acceletor_axi_slave_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hardware_acceletor_controller_0_0' [E:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.runs/synth_1/.Xil/Vivado-10328-LAPTOP-7P8LB6PD/realtime/hardware_acceletor_controller_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hardware_acceletor_controller_0_0' (3#1) [E:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.runs/synth_1/.Xil/Vivado-10328-LAPTOP-7P8LB6PD/realtime/hardware_acceletor_controller_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hardware_acceletor_input_mem_0_0' [E:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.runs/synth_1/.Xil/Vivado-10328-LAPTOP-7P8LB6PD/realtime/hardware_acceletor_input_mem_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hardware_acceletor_input_mem_0_0' (4#1) [E:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.runs/synth_1/.Xil/Vivado-10328-LAPTOP-7P8LB6PD/realtime/hardware_acceletor_input_mem_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hardware_acceletor_output_mem_0_0' [E:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.runs/synth_1/.Xil/Vivado-10328-LAPTOP-7P8LB6PD/realtime/hardware_acceletor_output_mem_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hardware_acceletor_output_mem_0_0' (5#1) [E:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.runs/synth_1/.Xil/Vivado-10328-LAPTOP-7P8LB6PD/realtime/hardware_acceletor_output_mem_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hardware_acceletor_systolic_array_0_0' [E:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.runs/synth_1/.Xil/Vivado-10328-LAPTOP-7P8LB6PD/realtime/hardware_acceletor_systolic_array_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hardware_acceletor_systolic_array_0_0' (6#1) [E:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.runs/synth_1/.Xil/Vivado-10328-LAPTOP-7P8LB6PD/realtime/hardware_acceletor_systolic_array_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hardware_acceletor_vir_input_mem_0_0' [E:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.runs/synth_1/.Xil/Vivado-10328-LAPTOP-7P8LB6PD/realtime/hardware_acceletor_vir_input_mem_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hardware_acceletor_vir_input_mem_0_0' (7#1) [E:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.runs/synth_1/.Xil/Vivado-10328-LAPTOP-7P8LB6PD/realtime/hardware_acceletor_vir_input_mem_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hardware_acceletor_weight_mem_0_0' [E:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.runs/synth_1/.Xil/Vivado-10328-LAPTOP-7P8LB6PD/realtime/hardware_acceletor_weight_mem_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hardware_acceletor_weight_mem_0_0' (8#1) [E:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.runs/synth_1/.Xil/Vivado-10328-LAPTOP-7P8LB6PD/realtime/hardware_acceletor_weight_mem_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hardware_acceletor' (9#1) [E:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.srcs/sources_1/bd/hardware_acceletor/synth/hardware_acceletor.v:13]
INFO: [Synth 8-6155] done synthesizing module 'hardware_acceletor_wrapper' (10#1) [E:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.srcs/sources_1/imports/hdl/hardware_acceletor_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 526.289 ; gain = 159.098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 526.289 ; gain = 159.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 526.289 ; gain = 159.098
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.srcs/sources_1/bd/hardware_acceletor/ip/hardware_acceletor_axi_master_0_0/hardware_acceletor_axi_master_0_0/hardware_acceletor_axi_master_0_0_in_context.xdc] for cell 'hardware_acceletor_i/axi_master_0'
Finished Parsing XDC File [e:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.srcs/sources_1/bd/hardware_acceletor/ip/hardware_acceletor_axi_master_0_0/hardware_acceletor_axi_master_0_0/hardware_acceletor_axi_master_0_0_in_context.xdc] for cell 'hardware_acceletor_i/axi_master_0'
Parsing XDC File [e:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.srcs/sources_1/bd/hardware_acceletor/ip/hardware_acceletor_axi_slave_0_0/hardware_acceletor_axi_slave_0_0/hardware_acceletor_axi_slave_0_0_in_context.xdc] for cell 'hardware_acceletor_i/axi_slave_0'
Finished Parsing XDC File [e:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.srcs/sources_1/bd/hardware_acceletor/ip/hardware_acceletor_axi_slave_0_0/hardware_acceletor_axi_slave_0_0/hardware_acceletor_axi_slave_0_0_in_context.xdc] for cell 'hardware_acceletor_i/axi_slave_0'
Parsing XDC File [e:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.srcs/sources_1/bd/hardware_acceletor/ip/hardware_acceletor_controller_0_0/hardware_acceletor_controller_0_0/hardware_acceletor_controller_0_0_in_context.xdc] for cell 'hardware_acceletor_i/controller_0'
Finished Parsing XDC File [e:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.srcs/sources_1/bd/hardware_acceletor/ip/hardware_acceletor_controller_0_0/hardware_acceletor_controller_0_0/hardware_acceletor_controller_0_0_in_context.xdc] for cell 'hardware_acceletor_i/controller_0'
Parsing XDC File [e:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.srcs/sources_1/bd/hardware_acceletor/ip/hardware_acceletor_input_mem_0_0/hardware_acceletor_input_mem_0_0/hardware_acceletor_input_mem_0_0_in_context.xdc] for cell 'hardware_acceletor_i/input_mem_0'
Finished Parsing XDC File [e:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.srcs/sources_1/bd/hardware_acceletor/ip/hardware_acceletor_input_mem_0_0/hardware_acceletor_input_mem_0_0/hardware_acceletor_input_mem_0_0_in_context.xdc] for cell 'hardware_acceletor_i/input_mem_0'
Parsing XDC File [e:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.srcs/sources_1/bd/hardware_acceletor/ip/hardware_acceletor_output_mem_0_0/hardware_acceletor_output_mem_0_0/hardware_acceletor_output_mem_0_0_in_context.xdc] for cell 'hardware_acceletor_i/output_mem_0'
Finished Parsing XDC File [e:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.srcs/sources_1/bd/hardware_acceletor/ip/hardware_acceletor_output_mem_0_0/hardware_acceletor_output_mem_0_0/hardware_acceletor_output_mem_0_0_in_context.xdc] for cell 'hardware_acceletor_i/output_mem_0'
Parsing XDC File [e:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.srcs/sources_1/bd/hardware_acceletor/ip/hardware_acceletor_systolic_array_0_0/hardware_acceletor_systolic_array_0_0/hardware_acceletor_systolic_array_0_0_in_context.xdc] for cell 'hardware_acceletor_i/systolic_array_0'
Finished Parsing XDC File [e:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.srcs/sources_1/bd/hardware_acceletor/ip/hardware_acceletor_systolic_array_0_0/hardware_acceletor_systolic_array_0_0/hardware_acceletor_systolic_array_0_0_in_context.xdc] for cell 'hardware_acceletor_i/systolic_array_0'
Parsing XDC File [e:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.srcs/sources_1/bd/hardware_acceletor/ip/hardware_acceletor_vir_input_mem_0_0/hardware_acceletor_vir_input_mem_0_0/hardware_acceletor_vir_input_mem_0_0_in_context.xdc] for cell 'hardware_acceletor_i/vir_input_mem_0'
Finished Parsing XDC File [e:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.srcs/sources_1/bd/hardware_acceletor/ip/hardware_acceletor_vir_input_mem_0_0/hardware_acceletor_vir_input_mem_0_0/hardware_acceletor_vir_input_mem_0_0_in_context.xdc] for cell 'hardware_acceletor_i/vir_input_mem_0'
Parsing XDC File [e:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.srcs/sources_1/bd/hardware_acceletor/ip/hardware_acceletor_weight_mem_0_0/hardware_acceletor_weight_mem_0_0/hardware_acceletor_weight_mem_0_0_in_context.xdc] for cell 'hardware_acceletor_i/weight_mem_0'
Finished Parsing XDC File [e:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.srcs/sources_1/bd/hardware_acceletor/ip/hardware_acceletor_weight_mem_0_0/hardware_acceletor_weight_mem_0_0/hardware_acceletor_weight_mem_0_0_in_context.xdc] for cell 'hardware_acceletor_i/weight_mem_0'
Parsing XDC File [E:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1621.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1621.547 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1621.547 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1621.547 ; gain = 1254.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1621.547 ; gain = 1254.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for hardware_acceletor_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hardware_acceletor_i/axi_master_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hardware_acceletor_i/axi_slave_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hardware_acceletor_i/controller_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hardware_acceletor_i/input_mem_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hardware_acceletor_i/output_mem_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hardware_acceletor_i/systolic_array_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hardware_acceletor_i/vir_input_mem_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hardware_acceletor_i/weight_mem_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1621.547 ; gain = 1254.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1621.547 ; gain = 1254.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1621.547 ; gain = 1254.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 2033.156 ; gain = 1665.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 2033.285 ; gain = 1666.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 2043.527 ; gain = 1676.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:55 . Memory (MB): peak = 2043.527 ; gain = 1676.336
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:55 . Memory (MB): peak = 2043.527 ; gain = 1676.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:55 . Memory (MB): peak = 2043.527 ; gain = 1676.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:55 . Memory (MB): peak = 2043.527 ; gain = 1676.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:55 . Memory (MB): peak = 2043.527 ; gain = 1676.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:55 . Memory (MB): peak = 2043.527 ; gain = 1676.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------------+----------+
|      |BlackBox name                         |Instances |
+------+--------------------------------------+----------+
|1     |hardware_acceletor_axi_master_0_0     |         1|
|2     |hardware_acceletor_axi_slave_0_0      |         1|
|3     |hardware_acceletor_controller_0_0     |         1|
|4     |hardware_acceletor_input_mem_0_0      |         1|
|5     |hardware_acceletor_output_mem_0_0     |         1|
|6     |hardware_acceletor_systolic_array_0_0 |         1|
|7     |hardware_acceletor_vir_input_mem_0_0  |         1|
|8     |hardware_acceletor_weight_mem_0_0     |         1|
+------+--------------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------+------+
|      |Cell                                  |Count |
+------+--------------------------------------+------+
|1     |hardware_acceletor_axi_master_0_0     |     1|
|2     |hardware_acceletor_axi_slave_0_0      |     1|
|3     |hardware_acceletor_controller_0_0     |     1|
|4     |hardware_acceletor_input_mem_0_0      |     1|
|5     |hardware_acceletor_output_mem_0_0     |     1|
|6     |hardware_acceletor_systolic_array_0_0 |     1|
|7     |hardware_acceletor_vir_input_mem_0_0  |     1|
|8     |hardware_acceletor_weight_mem_0_0     |     1|
|9     |IBUF                                  |   100|
|10    |OBUF                                  |   153|
+------+--------------------------------------+------+

Report Instance Areas: 
+------+-----------------------+-------------------+------+
|      |Instance               |Module             |Cells |
+------+-----------------------+-------------------+------+
|1     |top                    |                   |  1011|
|2     |  hardware_acceletor_i |hardware_acceletor |   758|
+------+-----------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:55 . Memory (MB): peak = 2043.527 ; gain = 1676.336
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 2043.527 ; gain = 581.078
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:55 . Memory (MB): peak = 2043.527 ; gain = 1676.336
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 100 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2081.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 100 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 100 instances

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:59 . Memory (MB): peak = 2081.441 ; gain = 1727.664
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2081.441 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.runs/synth_1/hardware_acceletor_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hardware_acceletor_wrapper_utilization_synth.rpt -pb hardware_acceletor_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul 29 11:53:28 2025...
