---
noteId: "db85d0f3d86511edb7d82f06d610f713"
tags: []
marp: true
theme: "default"
paginate: true
_paginate: false
header: ""
footer: ""
backgroundColor: "white"

---

<!-- theme: gaia -->
<!-- _class: lead -->

# Lecture 8 Multiprocessor Scheduling

## Section 1 Symmetric Multiprocessing and Multi-Core Architecture


<br>
<br>

Xiang Yong, Chen Yu, Li Guoliang, Ren Ju

Spring 2023

---

**Outline**

### 1. Multiprocessor Machines
2. Cache Coherence

---

#### Single Core Processor
![w:800](figs/single-core.png)


---
#### Hyperthread (Simultaneous Multithreading) processor
![w:500](figs/hyperthread.png)


---
#### Multi-core Processors
![w:1150](figs/multi-core.png)

---
#### Many-core Processors
![w:1150](figs/many-core.png)

---

**Outline**

1. Multiprocessor Machines
### 2. Cache Coherence

---

#### Symmetric Multiprocessing (SMP) and Non-Uniform Memory Access(NUMA) Systems 
![w:900](figs/smp-numa.png)

---
#### Cache Coherence
![w:800](figs/cache-coherence.png)


---

#### Cache Coherence Issues
![w:900](figs/cache-coherence-problem.png)