# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Jul 6 2025 15:10:52

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
	5::Path Details for Clock Relationship Summary
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: i_Binary_Num[0]
			6.1.2::Path details for port: i_Binary_Num[1]
			6.1.3::Path details for port: i_Binary_Num[2]
			6.1.4::Path details for port: i_Binary_Num[3]
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: o_Segment_A
			6.2.2::Path details for port: o_Segment_B
			6.2.3::Path details for port: o_Segment_C
			6.2.4::Path details for port: o_Segment_D
			6.2.5::Path details for port: o_Segment_E
			6.2.6::Path details for port: o_Segment_F
			6.2.7::Path details for port: o_Segment_G
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: i_Binary_Num[0]
			6.4.2::Path details for port: i_Binary_Num[1]
			6.4.3::Path details for port: i_Binary_Num[2]
			6.4.4::Path details for port: i_Binary_Num[3]
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: o_Segment_A
			6.5.2::Path details for port: o_Segment_B
			6.5.3::Path details for port: o_Segment_C
			6.5.4::Path details for port: o_Segment_D
			6.5.5::Path details for port: o_Segment_E
			6.5.6::Path details for port: o_Segment_F
			6.5.7::Path details for port: o_Segment_G
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: i_Clk  | N/A  | Target: 25.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port        Clock Port  Setup Times  Clock Reference:Phase  
---------------  ----------  -----------  ---------------------  
i_Binary_Num[0]  i_Clk       1657         i_Clk:R                
i_Binary_Num[1]  i_Clk       2021         i_Clk:R                
i_Binary_Num[2]  i_Clk       1965         i_Clk:R                
i_Binary_Num[3]  i_Clk       1741         i_Clk:R                


                       3.2::Clock to Out
                       -----------------

Data Port    Clock Port  Clock to Out  Clock Reference:Phase  
-----------  ----------  ------------  ---------------------  
o_Segment_A  i_Clk       4610          i_Clk:R                
o_Segment_B  i_Clk       4610          i_Clk:R                
o_Segment_C  i_Clk       4610          i_Clk:R                
o_Segment_D  i_Clk       4610          i_Clk:R                
o_Segment_E  i_Clk       4610          i_Clk:R                
o_Segment_F  i_Clk       4610          i_Clk:R                
o_Segment_G  i_Clk       4610          i_Clk:R                


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port        Clock Port  Hold Times  Clock Reference:Phase  
---------------  ----------  ----------  ---------------------  
i_Binary_Num[0]  i_Clk       -625        i_Clk:R                
i_Binary_Num[1]  i_Clk       55          i_Clk:R                
i_Binary_Num[2]  i_Clk       27          i_Clk:R                
i_Binary_Num[3]  i_Clk       27          i_Clk:R                


               3.5::Minimum Clock to Out
               -------------------------

Data Port    Clock Port  Minimum Clock to Out  Clock Reference:Phase  
-----------  ----------  --------------------  ---------------------  
o_Segment_A  i_Clk       4408                  i_Clk:R                
o_Segment_B  i_Clk       4408                  i_Clk:R                
o_Segment_C  i_Clk       4408                  i_Clk:R                
o_Segment_D  i_Clk       4408                  i_Clk:R                
o_Segment_E  i_Clk       4408                  i_Clk:R                
o_Segment_F  i_Clk       4408                  i_Clk:R                
o_Segment_G  i_Clk       4408                  i_Clk:R                


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary

===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 


===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: i_Binary_Num[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Binary_Num[0]
Clock Port        : i_Clk
Clock Reference   : i_Clk:R
Setup Time        : 1657


Data Path Delay                3961
+ Setup Time                     77
- Capture Clock Path Delay    -2381
---------------------------- ------
Setup to Clock                 1657

Data Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Binary_Num[0]                                  Binary_To_7Segment         0      0                  RISE  1       
i_Binary_Num_ibuf_0_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
i_Binary_Num_ibuf_0_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
i_Binary_Num_ibuf_0_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_Binary_Num_ibuf_0_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__31/I                                          Odrv4                      0      1127               RISE  1       
I__31/O                                          Odrv4                      351    1478               RISE  1       
I__32/I                                          Span4Mux_v                 0      1478               RISE  1       
I__32/O                                          Span4Mux_v                 351    1829               RISE  1       
I__33/I                                          LocalMux                   0      1829               RISE  1       
I__33/O                                          LocalMux                   330    2158               RISE  1       
I__36/I                                          InMux                      0      2158               RISE  1       
I__36/O                                          InMux                      259    2418               RISE  1       
r_Hex_Encoding_2_6_0__N_15_i_LC_1_6_1/in3        LogicCell40_SEQ_MODE_0000  0      2418               RISE  1       
r_Hex_Encoding_2_6_0__N_15_i_LC_1_6_1/lcout      LogicCell40_SEQ_MODE_0000  316    2733               RISE  1       
I__99/I                                          Odrv4                      0      2733               RISE  1       
I__99/O                                          Odrv4                      351    3084               RISE  1       
I__100/I                                         IoSpan4Mux                 0      3084               RISE  1       
I__100/O                                         IoSpan4Mux                 288    3371               RISE  1       
I__101/I                                         LocalMux                   0      3371               RISE  1       
I__101/O                                         LocalMux                   330    3701               RISE  1       
I__102/I                                         IoInMux                    0      3701               RISE  1       
I__102/O                                         IoInMux                    259    3961               RISE  1       
o_Segment_E_obuf_preio/DOUT0(r_Hex_Encoding[2])  PRE_IO_PIN_TYPE_010101     0      3961               RISE  1       

Capture Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_Clk                                               Binary_To_7Segment      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1918               RISE  1       
I__22/I                                             gio2CtrlBuf             0      1918               RISE  1       
I__22/O                                             gio2CtrlBuf             0      1918               RISE  1       
I__23/I                                             GlobalMux               0      1918               RISE  1       
I__23/O                                             GlobalMux               154    2073               RISE  1       
I__27/I                                             ClkMux                  0      2073               RISE  1       
I__27/O                                             ClkMux                  309    2381               RISE  1       
o_Segment_E_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2381               RISE  1       

6.1.2::Path details for port: i_Binary_Num[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Binary_Num[1]
Clock Port        : i_Clk
Clock Reference   : i_Clk:R
Setup Time        : 2021


Data Path Delay                4325
+ Setup Time                     77
- Capture Clock Path Delay    -2381
---------------------------- ------
Setup to Clock                 2021

Data Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Binary_Num[1]                                  Binary_To_7Segment         0      0                  RISE  1       
i_Binary_Num_ibuf_1_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
i_Binary_Num_ibuf_1_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
i_Binary_Num_ibuf_1_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_Binary_Num_ibuf_1_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__47/I                                          Odrv4                      0      1127               RISE  1       
I__47/O                                          Odrv4                      351    1478               RISE  1       
I__49/I                                          Span4Mux_v                 0      1478               RISE  1       
I__49/O                                          Span4Mux_v                 351    1829               RISE  1       
I__52/I                                          Span4Mux_h                 0      1829               RISE  1       
I__52/O                                          Span4Mux_h                 302    2130               RISE  1       
I__54/I                                          LocalMux                   0      2130               RISE  1       
I__54/O                                          LocalMux                   330    2460               RISE  1       
I__56/I                                          InMux                      0      2460               RISE  1       
I__56/O                                          InMux                      259    2719               RISE  1       
I__60/I                                          CascadeMux                 0      2719               RISE  1       
I__60/O                                          CascadeMux                 0      2719               RISE  1       
r_Hex_Encoding_2_6_0__N_15_i_LC_1_6_1/in2        LogicCell40_SEQ_MODE_0000  0      2719               RISE  1       
r_Hex_Encoding_2_6_0__N_15_i_LC_1_6_1/lcout      LogicCell40_SEQ_MODE_0000  379    3098               RISE  1       
I__99/I                                          Odrv4                      0      3098               RISE  1       
I__99/O                                          Odrv4                      351    3449               RISE  1       
I__100/I                                         IoSpan4Mux                 0      3449               RISE  1       
I__100/O                                         IoSpan4Mux                 288    3736               RISE  1       
I__101/I                                         LocalMux                   0      3736               RISE  1       
I__101/O                                         LocalMux                   330    4066               RISE  1       
I__102/I                                         IoInMux                    0      4066               RISE  1       
I__102/O                                         IoInMux                    259    4325               RISE  1       
o_Segment_E_obuf_preio/DOUT0(r_Hex_Encoding[2])  PRE_IO_PIN_TYPE_010101     0      4325               RISE  1       

Capture Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_Clk                                               Binary_To_7Segment      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1918               RISE  1       
I__22/I                                             gio2CtrlBuf             0      1918               RISE  1       
I__22/O                                             gio2CtrlBuf             0      1918               RISE  1       
I__23/I                                             GlobalMux               0      1918               RISE  1       
I__23/O                                             GlobalMux               154    2073               RISE  1       
I__27/I                                             ClkMux                  0      2073               RISE  1       
I__27/O                                             ClkMux                  309    2381               RISE  1       
o_Segment_E_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2381               RISE  1       

6.1.3::Path details for port: i_Binary_Num[2]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Binary_Num[2]
Clock Port        : i_Clk
Clock Reference   : i_Clk:R
Setup Time        : 1965


Data Path Delay                4269
+ Setup Time                     77
- Capture Clock Path Delay    -2381
---------------------------- ------
Setup to Clock                 1965

Data Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Binary_Num[2]                                  Binary_To_7Segment         0      0                  RISE  1       
i_Binary_Num_ibuf_2_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
i_Binary_Num_ibuf_2_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
i_Binary_Num_ibuf_2_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_Binary_Num_ibuf_2_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__64/I                                          Odrv4                      0      1127               RISE  1       
I__64/O                                          Odrv4                      351    1478               RISE  1       
I__66/I                                          Span4Mux_v                 0      1478               RISE  1       
I__66/O                                          Span4Mux_v                 351    1829               RISE  1       
I__68/I                                          Span4Mux_s1_h              0      1829               RISE  1       
I__68/O                                          Span4Mux_s1_h              175    2004               RISE  1       
I__70/I                                          LocalMux                   0      2004               RISE  1       
I__70/O                                          LocalMux                   330    2333               RISE  1       
I__73/I                                          InMux                      0      2333               RISE  1       
I__73/O                                          InMux                      259    2593               RISE  1       
r_Hex_Encoding_2_6_0__N_15_i_LC_1_6_1/in0        LogicCell40_SEQ_MODE_0000  0      2593               RISE  1       
r_Hex_Encoding_2_6_0__N_15_i_LC_1_6_1/lcout      LogicCell40_SEQ_MODE_0000  449    3042               RISE  1       
I__99/I                                          Odrv4                      0      3042               RISE  1       
I__99/O                                          Odrv4                      351    3393               RISE  1       
I__100/I                                         IoSpan4Mux                 0      3393               RISE  1       
I__100/O                                         IoSpan4Mux                 288    3680               RISE  1       
I__101/I                                         LocalMux                   0      3680               RISE  1       
I__101/O                                         LocalMux                   330    4010               RISE  1       
I__102/I                                         IoInMux                    0      4010               RISE  1       
I__102/O                                         IoInMux                    259    4269               RISE  1       
o_Segment_E_obuf_preio/DOUT0(r_Hex_Encoding[2])  PRE_IO_PIN_TYPE_010101     0      4269               RISE  1       

Capture Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_Clk                                               Binary_To_7Segment      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1918               RISE  1       
I__22/I                                             gio2CtrlBuf             0      1918               RISE  1       
I__22/O                                             gio2CtrlBuf             0      1918               RISE  1       
I__23/I                                             GlobalMux               0      1918               RISE  1       
I__23/O                                             GlobalMux               154    2073               RISE  1       
I__27/I                                             ClkMux                  0      2073               RISE  1       
I__27/O                                             ClkMux                  309    2381               RISE  1       
o_Segment_E_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2381               RISE  1       

6.1.4::Path details for port: i_Binary_Num[3]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Binary_Num[3]
Clock Port        : i_Clk
Clock Reference   : i_Clk:R
Setup Time        : 1741


Data Path Delay                4045
+ Setup Time                     77
- Capture Clock Path Delay    -2381
---------------------------- ------
Setup to Clock                 1741

Data Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Binary_Num[3]                                  Binary_To_7Segment         0      0                  RISE  1       
i_Binary_Num_ibuf_3_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
i_Binary_Num_ibuf_3_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
i_Binary_Num_ibuf_3_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_Binary_Num_ibuf_3_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__79/I                                          Odrv4                      0      1127               RISE  1       
I__79/O                                          Odrv4                      351    1478               RISE  1       
I__82/I                                          Span4Mux_v                 0      1478               RISE  1       
I__82/O                                          Span4Mux_v                 351    1829               RISE  1       
I__83/I                                          LocalMux                   0      1829               RISE  1       
I__83/O                                          LocalMux                   330    2158               RISE  1       
I__85/I                                          InMux                      0      2158               RISE  1       
I__85/O                                          InMux                      259    2418               RISE  1       
r_Hex_Encoding_2_6_0__N_15_i_LC_1_6_1/in1        LogicCell40_SEQ_MODE_0000  0      2418               RISE  1       
r_Hex_Encoding_2_6_0__N_15_i_LC_1_6_1/lcout      LogicCell40_SEQ_MODE_0000  400    2817               RISE  1       
I__99/I                                          Odrv4                      0      2817               RISE  1       
I__99/O                                          Odrv4                      351    3168               RISE  1       
I__100/I                                         IoSpan4Mux                 0      3168               RISE  1       
I__100/O                                         IoSpan4Mux                 288    3456               RISE  1       
I__101/I                                         LocalMux                   0      3456               RISE  1       
I__101/O                                         LocalMux                   330    3785               RISE  1       
I__102/I                                         IoInMux                    0      3785               RISE  1       
I__102/O                                         IoInMux                    259    4045               RISE  1       
o_Segment_E_obuf_preio/DOUT0(r_Hex_Encoding[2])  PRE_IO_PIN_TYPE_010101     0      4045               RISE  1       

Capture Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_Clk                                               Binary_To_7Segment      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1918               RISE  1       
I__22/I                                             gio2CtrlBuf             0      1918               RISE  1       
I__22/O                                             gio2CtrlBuf             0      1918               RISE  1       
I__23/I                                             GlobalMux               0      1918               RISE  1       
I__23/O                                             GlobalMux               154    2073               RISE  1       
I__27/I                                             ClkMux                  0      2073               RISE  1       
I__27/O                                             ClkMux                  309    2381               RISE  1       
o_Segment_E_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2381               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: o_Segment_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment_A
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 4610


Launch Clock Path Delay        2381
+ Clock To Q Delay              140
+ Data Path Delay              2088
---------------------------- ------
Clock To Out Delay             4610

Launch Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_Clk                                               Binary_To_7Segment      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1918               RISE  1       
I__22/I                                             gio2CtrlBuf             0      1918               RISE  1       
I__22/O                                             gio2CtrlBuf             0      1918               RISE  1       
I__23/I                                             GlobalMux               0      1918               RISE  1       
I__23/O                                             GlobalMux               154    2073               RISE  1       
I__25/I                                             ClkMux                  0      2073               RISE  1       
I__25/O                                             ClkMux                  309    2381               RISE  1       
o_Segment_A_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2381               RISE  1       

Data Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
o_Segment_A_obuf_preio/PADOUT(r_Hex_Encoding[6])  PRE_IO_PIN_TYPE_010101  140    2522               FALL  1       
o_Segment_A_obuf_iopad/DIN                        IO_PAD                  0      2522               FALL  1       
o_Segment_A_obuf_iopad/PACKAGEPIN:out             IO_PAD                  2088   4610               FALL  1       
o_Segment_A                                       Binary_To_7Segment      0      4610               FALL  1       

6.2.2::Path details for port: o_Segment_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment_B
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 4610


Launch Clock Path Delay        2381
+ Clock To Q Delay              140
+ Data Path Delay              2088
---------------------------- ------
Clock To Out Delay             4610

Launch Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_Clk                                               Binary_To_7Segment      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1918               RISE  1       
I__22/I                                             gio2CtrlBuf             0      1918               RISE  1       
I__22/O                                             gio2CtrlBuf             0      1918               RISE  1       
I__23/I                                             GlobalMux               0      1918               RISE  1       
I__23/O                                             GlobalMux               154    2073               RISE  1       
I__24/I                                             ClkMux                  0      2073               RISE  1       
I__24/O                                             ClkMux                  309    2381               RISE  1       
o_Segment_B_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2381               RISE  1       

Data Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
o_Segment_B_obuf_preio/PADOUT(r_Hex_Encoding[5])  PRE_IO_PIN_TYPE_010101  140    2522               FALL  1       
o_Segment_B_obuf_iopad/DIN                        IO_PAD                  0      2522               FALL  1       
o_Segment_B_obuf_iopad/PACKAGEPIN:out             IO_PAD                  2088   4610               FALL  1       
o_Segment_B                                       Binary_To_7Segment      0      4610               FALL  1       

6.2.3::Path details for port: o_Segment_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment_C
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 4610


Launch Clock Path Delay        2381
+ Clock To Q Delay              140
+ Data Path Delay              2088
---------------------------- ------
Clock To Out Delay             4610

Launch Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_Clk                                               Binary_To_7Segment      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1918               RISE  1       
I__22/I                                             gio2CtrlBuf             0      1918               RISE  1       
I__22/O                                             gio2CtrlBuf             0      1918               RISE  1       
I__23/I                                             GlobalMux               0      1918               RISE  1       
I__23/O                                             GlobalMux               154    2073               RISE  1       
I__26/I                                             ClkMux                  0      2073               RISE  1       
I__26/O                                             ClkMux                  309    2381               RISE  1       
o_Segment_C_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2381               RISE  1       

Data Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
o_Segment_C_obuf_preio/PADOUT(r_Hex_Encoding[4])  PRE_IO_PIN_TYPE_010101  140    2522               FALL  1       
o_Segment_C_obuf_iopad/DIN                        IO_PAD                  0      2522               FALL  1       
o_Segment_C_obuf_iopad/PACKAGEPIN:out             IO_PAD                  2088   4610               FALL  1       
o_Segment_C                                       Binary_To_7Segment      0      4610               FALL  1       

6.2.4::Path details for port: o_Segment_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment_D
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 4610


Launch Clock Path Delay        2381
+ Clock To Q Delay              140
+ Data Path Delay              2088
---------------------------- ------
Clock To Out Delay             4610

Launch Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_Clk                                               Binary_To_7Segment      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1918               RISE  1       
I__22/I                                             gio2CtrlBuf             0      1918               RISE  1       
I__22/O                                             gio2CtrlBuf             0      1918               RISE  1       
I__23/I                                             GlobalMux               0      1918               RISE  1       
I__23/O                                             GlobalMux               154    2073               RISE  1       
I__26/I                                             ClkMux                  0      2073               RISE  1       
I__26/O                                             ClkMux                  309    2381               RISE  1       
o_Segment_D_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2381               RISE  1       

Data Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
o_Segment_D_obuf_preio/PADOUT(r_Hex_Encoding[3])  PRE_IO_PIN_TYPE_010101  140    2522               FALL  1       
o_Segment_D_obuf_iopad/DIN                        IO_PAD                  0      2522               FALL  1       
o_Segment_D_obuf_iopad/PACKAGEPIN:out             IO_PAD                  2088   4610               FALL  1       
o_Segment_D                                       Binary_To_7Segment      0      4610               FALL  1       

6.2.5::Path details for port: o_Segment_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment_E
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 4610


Launch Clock Path Delay        2381
+ Clock To Q Delay              140
+ Data Path Delay              2088
---------------------------- ------
Clock To Out Delay             4610

Launch Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_Clk                                               Binary_To_7Segment      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1918               RISE  1       
I__22/I                                             gio2CtrlBuf             0      1918               RISE  1       
I__22/O                                             gio2CtrlBuf             0      1918               RISE  1       
I__23/I                                             GlobalMux               0      1918               RISE  1       
I__23/O                                             GlobalMux               154    2073               RISE  1       
I__27/I                                             ClkMux                  0      2073               RISE  1       
I__27/O                                             ClkMux                  309    2381               RISE  1       
o_Segment_E_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2381               RISE  1       

Data Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
o_Segment_E_obuf_preio/PADOUT(r_Hex_Encoding[2])  PRE_IO_PIN_TYPE_010101  140    2522               FALL  1       
o_Segment_E_obuf_iopad/DIN                        IO_PAD                  0      2522               FALL  1       
o_Segment_E_obuf_iopad/PACKAGEPIN:out             IO_PAD                  2088   4610               FALL  1       
o_Segment_E                                       Binary_To_7Segment      0      4610               FALL  1       

6.2.6::Path details for port: o_Segment_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment_F
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 4610


Launch Clock Path Delay        2381
+ Clock To Q Delay              140
+ Data Path Delay              2088
---------------------------- ------
Clock To Out Delay             4610

Launch Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_Clk                                               Binary_To_7Segment      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1918               RISE  1       
I__22/I                                             gio2CtrlBuf             0      1918               RISE  1       
I__22/O                                             gio2CtrlBuf             0      1918               RISE  1       
I__23/I                                             GlobalMux               0      1918               RISE  1       
I__23/O                                             GlobalMux               154    2073               RISE  1       
I__27/I                                             ClkMux                  0      2073               RISE  1       
I__27/O                                             ClkMux                  309    2381               RISE  1       
o_Segment_F_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2381               RISE  1       

Data Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
o_Segment_F_obuf_preio/PADOUT(r_Hex_Encoding[1])  PRE_IO_PIN_TYPE_010101  140    2522               FALL  1       
o_Segment_F_obuf_iopad/DIN                        IO_PAD                  0      2522               FALL  1       
o_Segment_F_obuf_iopad/PACKAGEPIN:out             IO_PAD                  2088   4610               FALL  1       
o_Segment_F                                       Binary_To_7Segment      0      4610               FALL  1       

6.2.7::Path details for port: o_Segment_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment_G
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 4610


Launch Clock Path Delay        2381
+ Clock To Q Delay              140
+ Data Path Delay              2088
---------------------------- ------
Clock To Out Delay             4610

Launch Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_Clk                                               Binary_To_7Segment      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1918               RISE  1       
I__22/I                                             gio2CtrlBuf             0      1918               RISE  1       
I__22/O                                             gio2CtrlBuf             0      1918               RISE  1       
I__23/I                                             GlobalMux               0      1918               RISE  1       
I__23/O                                             GlobalMux               154    2073               RISE  1       
I__28/I                                             ClkMux                  0      2073               RISE  1       
I__28/O                                             ClkMux                  309    2381               RISE  1       
o_Segment_G_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2381               RISE  1       

Data Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
o_Segment_G_obuf_preio/PADOUT(r_Hex_Encoding[0])  PRE_IO_PIN_TYPE_010101  140    2522               FALL  1       
o_Segment_G_obuf_iopad/DIN                        IO_PAD                  0      2522               FALL  1       
o_Segment_G_obuf_iopad/PACKAGEPIN:out             IO_PAD                  2088   4610               FALL  1       
o_Segment_G                                       Binary_To_7Segment      0      4610               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: i_Binary_Num[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Binary_Num[0]
Clock Port        : i_Clk
Clock Reference   : i_Clk:R
Hold Time         : -625


Capture Clock Path Delay       2381
+ Hold  Time                      0
- Data Path Delay             -3006
---------------------------- ------
Hold Time                      -625

Data Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Binary_Num[0]                                  Binary_To_7Segment         0      0                  FALL  1       
i_Binary_Num_ibuf_0_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
i_Binary_Num_ibuf_0_iopad/DOUT                   IO_PAD                     460    460                FALL  1       
i_Binary_Num_ibuf_0_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
i_Binary_Num_ibuf_0_preio/DIN0                   PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__31/I                                          Odrv4                      0      923                FALL  1       
I__31/O                                          Odrv4                      372    1295               FALL  1       
I__32/I                                          Span4Mux_v                 0      1295               FALL  1       
I__32/O                                          Span4Mux_v                 372    1666               FALL  1       
I__33/I                                          LocalMux                   0      1666               FALL  1       
I__33/O                                          LocalMux                   309    1975               FALL  1       
I__39/I                                          InMux                      0      1975               FALL  1       
I__39/O                                          InMux                      217    2192               FALL  1       
r_Hex_Encoding_2_6_0__m20_LC_1_6_5/in3           LogicCell40_SEQ_MODE_0000  0      2192               FALL  1       
r_Hex_Encoding_2_6_0__m20_LC_1_6_5/lcout         LogicCell40_SEQ_MODE_0000  288    2480               FALL  1       
I__91/I                                          LocalMux                   0      2480               FALL  1       
I__91/O                                          LocalMux                   309    2788               FALL  1       
I__92/I                                          IoInMux                    0      2788               FALL  1       
I__92/O                                          IoInMux                    217    3006               FALL  1       
o_Segment_C_obuf_preio/DOUT0(r_Hex_Encoding[4])  PRE_IO_PIN_TYPE_010101     0      3006               FALL  1       

Capture Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_Clk                                               Binary_To_7Segment      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1918               RISE  1       
I__22/I                                             gio2CtrlBuf             0      1918               RISE  1       
I__22/O                                             gio2CtrlBuf             0      1918               RISE  1       
I__23/I                                             GlobalMux               0      1918               RISE  1       
I__23/O                                             GlobalMux               154    2073               RISE  1       
I__26/I                                             ClkMux                  0      2073               RISE  1       
I__26/O                                             ClkMux                  309    2381               RISE  1       
o_Segment_C_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2381               RISE  1       

6.4.2::Path details for port: i_Binary_Num[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Binary_Num[1]
Clock Port        : i_Clk
Clock Reference   : i_Clk:R
Hold Time         : 55


Capture Clock Path Delay       2381
+ Hold  Time                      0
- Data Path Delay             -2326
---------------------------- ------
Hold Time                        55

Data Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Binary_Num[1]                                  Binary_To_7Segment         0      0                  FALL  1       
i_Binary_Num_ibuf_1_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
i_Binary_Num_ibuf_1_iopad/DOUT                   IO_PAD                     460    460                FALL  1       
i_Binary_Num_ibuf_1_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
i_Binary_Num_ibuf_1_preio/DIN0                   PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__46/I                                          LocalMux                   0      923                FALL  1       
I__46/O                                          LocalMux                   309    1231               FALL  1       
I__48/I                                          InMux                      0      1231               FALL  1       
I__48/O                                          InMux                      217    1449               FALL  1       
I__50/I                                          CascadeMux                 0      1449               FALL  1       
I__50/O                                          CascadeMux                 0      1449               FALL  1       
r_Hex_Encoding_2_6_0__N_27_i_LC_1_9_6/in2        LogicCell40_SEQ_MODE_0000  0      1449               FALL  1       
r_Hex_Encoding_2_6_0__N_27_i_LC_1_9_6/lcout      LogicCell40_SEQ_MODE_0000  351    1800               FALL  1       
I__29/I                                          LocalMux                   0      1800               FALL  1       
I__29/O                                          LocalMux                   309    2108               FALL  1       
I__30/I                                          IoInMux                    0      2108               FALL  1       
I__30/O                                          IoInMux                    217    2326               FALL  1       
o_Segment_A_obuf_preio/DOUT0(r_Hex_Encoding[6])  PRE_IO_PIN_TYPE_010101     0      2326               FALL  1       

Capture Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_Clk                                               Binary_To_7Segment      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1918               RISE  1       
I__22/I                                             gio2CtrlBuf             0      1918               RISE  1       
I__22/O                                             gio2CtrlBuf             0      1918               RISE  1       
I__23/I                                             GlobalMux               0      1918               RISE  1       
I__23/O                                             GlobalMux               154    2073               RISE  1       
I__25/I                                             ClkMux                  0      2073               RISE  1       
I__25/O                                             ClkMux                  309    2381               RISE  1       
o_Segment_A_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2381               RISE  1       

6.4.3::Path details for port: i_Binary_Num[2]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Binary_Num[2]
Clock Port        : i_Clk
Clock Reference   : i_Clk:R
Hold Time         : 27


Capture Clock Path Delay       2381
+ Hold  Time                      0
- Data Path Delay             -2354
---------------------------- ------
Hold Time                        27

Data Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Binary_Num[2]                                  Binary_To_7Segment         0      0                  FALL  1       
i_Binary_Num_ibuf_2_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
i_Binary_Num_ibuf_2_iopad/DOUT                   IO_PAD                     460    460                FALL  1       
i_Binary_Num_ibuf_2_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
i_Binary_Num_ibuf_2_preio/DIN0                   PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__63/I                                          LocalMux                   0      923                FALL  1       
I__63/O                                          LocalMux                   309    1231               FALL  1       
I__65/I                                          InMux                      0      1231               FALL  1       
I__65/O                                          InMux                      217    1449               FALL  1       
r_Hex_Encoding_2_6_0__N_27_i_LC_1_9_6/in1        LogicCell40_SEQ_MODE_0000  0      1449               FALL  1       
r_Hex_Encoding_2_6_0__N_27_i_LC_1_9_6/lcout      LogicCell40_SEQ_MODE_0000  379    1828               FALL  1       
I__29/I                                          LocalMux                   0      1828               FALL  1       
I__29/O                                          LocalMux                   309    2136               FALL  1       
I__30/I                                          IoInMux                    0      2136               FALL  1       
I__30/O                                          IoInMux                    217    2354               FALL  1       
o_Segment_A_obuf_preio/DOUT0(r_Hex_Encoding[6])  PRE_IO_PIN_TYPE_010101     0      2354               FALL  1       

Capture Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_Clk                                               Binary_To_7Segment      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1918               RISE  1       
I__22/I                                             gio2CtrlBuf             0      1918               RISE  1       
I__22/O                                             gio2CtrlBuf             0      1918               RISE  1       
I__23/I                                             GlobalMux               0      1918               RISE  1       
I__23/O                                             GlobalMux               154    2073               RISE  1       
I__25/I                                             ClkMux                  0      2073               RISE  1       
I__25/O                                             ClkMux                  309    2381               RISE  1       
o_Segment_A_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2381               RISE  1       

6.4.4::Path details for port: i_Binary_Num[3]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Binary_Num[3]
Clock Port        : i_Clk
Clock Reference   : i_Clk:R
Hold Time         : 27


Capture Clock Path Delay       2381
+ Hold  Time                      0
- Data Path Delay             -2354
---------------------------- ------
Hold Time                        27

Data Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Binary_Num[3]                                  Binary_To_7Segment         0      0                  FALL  1       
i_Binary_Num_ibuf_3_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
i_Binary_Num_ibuf_3_iopad/DOUT                   IO_PAD                     460    460                FALL  1       
i_Binary_Num_ibuf_3_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
i_Binary_Num_ibuf_3_preio/DIN0                   PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__78/I                                          LocalMux                   0      923                FALL  1       
I__78/O                                          LocalMux                   309    1231               FALL  1       
I__81/I                                          InMux                      0      1231               FALL  1       
I__81/O                                          InMux                      217    1449               FALL  1       
r_Hex_Encoding_2_6_0__m23_LC_1_8_2/in1           LogicCell40_SEQ_MODE_0000  0      1449               FALL  1       
r_Hex_Encoding_2_6_0__m23_LC_1_8_2/lcout         LogicCell40_SEQ_MODE_0000  379    1828               FALL  1       
I__89/I                                          LocalMux                   0      1828               FALL  1       
I__89/O                                          LocalMux                   309    2136               FALL  1       
I__90/I                                          IoInMux                    0      2136               FALL  1       
I__90/O                                          IoInMux                    217    2354               FALL  1       
o_Segment_B_obuf_preio/DOUT0(r_Hex_Encoding[5])  PRE_IO_PIN_TYPE_010101     0      2354               FALL  1       

Capture Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_Clk                                               Binary_To_7Segment      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1918               RISE  1       
I__22/I                                             gio2CtrlBuf             0      1918               RISE  1       
I__22/O                                             gio2CtrlBuf             0      1918               RISE  1       
I__23/I                                             GlobalMux               0      1918               RISE  1       
I__23/O                                             GlobalMux               154    2073               RISE  1       
I__24/I                                             ClkMux                  0      2073               RISE  1       
I__24/O                                             ClkMux                  309    2381               RISE  1       
o_Segment_B_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2381               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: o_Segment_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment_A
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 4408


Launch Clock Path Delay        2381
+ Clock To Q Delay              112
+ Data Path Delay              1914
---------------------------- ------
Clock To Out Delay             4408

Launch Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_Clk                                               Binary_To_7Segment      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1918               RISE  1       
I__22/I                                             gio2CtrlBuf             0      1918               RISE  1       
I__22/O                                             gio2CtrlBuf             0      1918               RISE  1       
I__23/I                                             GlobalMux               0      1918               RISE  1       
I__23/O                                             GlobalMux               154    2073               RISE  1       
I__25/I                                             ClkMux                  0      2073               RISE  1       
I__25/O                                             ClkMux                  309    2381               RISE  1       
o_Segment_A_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2381               RISE  1       

Data Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
o_Segment_A_obuf_preio/PADOUT(r_Hex_Encoding[6])  PRE_IO_PIN_TYPE_010101  112    2494               RISE  1       
o_Segment_A_obuf_iopad/DIN                        IO_PAD                  0      2494               RISE  1       
o_Segment_A_obuf_iopad/PACKAGEPIN:out             IO_PAD                  1914   4408               RISE  1       
o_Segment_A                                       Binary_To_7Segment      0      4408               RISE  1       

6.5.2::Path details for port: o_Segment_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment_B
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 4408


Launch Clock Path Delay        2381
+ Clock To Q Delay              112
+ Data Path Delay              1914
---------------------------- ------
Clock To Out Delay             4408

Launch Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_Clk                                               Binary_To_7Segment      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1918               RISE  1       
I__22/I                                             gio2CtrlBuf             0      1918               RISE  1       
I__22/O                                             gio2CtrlBuf             0      1918               RISE  1       
I__23/I                                             GlobalMux               0      1918               RISE  1       
I__23/O                                             GlobalMux               154    2073               RISE  1       
I__24/I                                             ClkMux                  0      2073               RISE  1       
I__24/O                                             ClkMux                  309    2381               RISE  1       
o_Segment_B_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2381               RISE  1       

Data Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
o_Segment_B_obuf_preio/PADOUT(r_Hex_Encoding[5])  PRE_IO_PIN_TYPE_010101  112    2494               RISE  1       
o_Segment_B_obuf_iopad/DIN                        IO_PAD                  0      2494               RISE  1       
o_Segment_B_obuf_iopad/PACKAGEPIN:out             IO_PAD                  1914   4408               RISE  1       
o_Segment_B                                       Binary_To_7Segment      0      4408               RISE  1       

6.5.3::Path details for port: o_Segment_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment_C
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 4408


Launch Clock Path Delay        2381
+ Clock To Q Delay              112
+ Data Path Delay              1914
---------------------------- ------
Clock To Out Delay             4408

Launch Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_Clk                                               Binary_To_7Segment      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1918               RISE  1       
I__22/I                                             gio2CtrlBuf             0      1918               RISE  1       
I__22/O                                             gio2CtrlBuf             0      1918               RISE  1       
I__23/I                                             GlobalMux               0      1918               RISE  1       
I__23/O                                             GlobalMux               154    2073               RISE  1       
I__26/I                                             ClkMux                  0      2073               RISE  1       
I__26/O                                             ClkMux                  309    2381               RISE  1       
o_Segment_C_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2381               RISE  1       

Data Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
o_Segment_C_obuf_preio/PADOUT(r_Hex_Encoding[4])  PRE_IO_PIN_TYPE_010101  112    2494               RISE  1       
o_Segment_C_obuf_iopad/DIN                        IO_PAD                  0      2494               RISE  1       
o_Segment_C_obuf_iopad/PACKAGEPIN:out             IO_PAD                  1914   4408               RISE  1       
o_Segment_C                                       Binary_To_7Segment      0      4408               RISE  1       

6.5.4::Path details for port: o_Segment_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment_D
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 4408


Launch Clock Path Delay        2381
+ Clock To Q Delay              112
+ Data Path Delay              1914
---------------------------- ------
Clock To Out Delay             4408

Launch Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_Clk                                               Binary_To_7Segment      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1918               RISE  1       
I__22/I                                             gio2CtrlBuf             0      1918               RISE  1       
I__22/O                                             gio2CtrlBuf             0      1918               RISE  1       
I__23/I                                             GlobalMux               0      1918               RISE  1       
I__23/O                                             GlobalMux               154    2073               RISE  1       
I__26/I                                             ClkMux                  0      2073               RISE  1       
I__26/O                                             ClkMux                  309    2381               RISE  1       
o_Segment_D_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2381               RISE  1       

Data Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
o_Segment_D_obuf_preio/PADOUT(r_Hex_Encoding[3])  PRE_IO_PIN_TYPE_010101  112    2494               RISE  1       
o_Segment_D_obuf_iopad/DIN                        IO_PAD                  0      2494               RISE  1       
o_Segment_D_obuf_iopad/PACKAGEPIN:out             IO_PAD                  1914   4408               RISE  1       
o_Segment_D                                       Binary_To_7Segment      0      4408               RISE  1       

6.5.5::Path details for port: o_Segment_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment_E
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 4408


Launch Clock Path Delay        2381
+ Clock To Q Delay              112
+ Data Path Delay              1914
---------------------------- ------
Clock To Out Delay             4408

Launch Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_Clk                                               Binary_To_7Segment      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1918               RISE  1       
I__22/I                                             gio2CtrlBuf             0      1918               RISE  1       
I__22/O                                             gio2CtrlBuf             0      1918               RISE  1       
I__23/I                                             GlobalMux               0      1918               RISE  1       
I__23/O                                             GlobalMux               154    2073               RISE  1       
I__27/I                                             ClkMux                  0      2073               RISE  1       
I__27/O                                             ClkMux                  309    2381               RISE  1       
o_Segment_E_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2381               RISE  1       

Data Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
o_Segment_E_obuf_preio/PADOUT(r_Hex_Encoding[2])  PRE_IO_PIN_TYPE_010101  112    2494               RISE  1       
o_Segment_E_obuf_iopad/DIN                        IO_PAD                  0      2494               RISE  1       
o_Segment_E_obuf_iopad/PACKAGEPIN:out             IO_PAD                  1914   4408               RISE  1       
o_Segment_E                                       Binary_To_7Segment      0      4408               RISE  1       

6.5.6::Path details for port: o_Segment_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment_F
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 4408


Launch Clock Path Delay        2381
+ Clock To Q Delay              112
+ Data Path Delay              1914
---------------------------- ------
Clock To Out Delay             4408

Launch Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_Clk                                               Binary_To_7Segment      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1918               RISE  1       
I__22/I                                             gio2CtrlBuf             0      1918               RISE  1       
I__22/O                                             gio2CtrlBuf             0      1918               RISE  1       
I__23/I                                             GlobalMux               0      1918               RISE  1       
I__23/O                                             GlobalMux               154    2073               RISE  1       
I__27/I                                             ClkMux                  0      2073               RISE  1       
I__27/O                                             ClkMux                  309    2381               RISE  1       
o_Segment_F_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2381               RISE  1       

Data Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
o_Segment_F_obuf_preio/PADOUT(r_Hex_Encoding[1])  PRE_IO_PIN_TYPE_010101  112    2494               RISE  1       
o_Segment_F_obuf_iopad/DIN                        IO_PAD                  0      2494               RISE  1       
o_Segment_F_obuf_iopad/PACKAGEPIN:out             IO_PAD                  1914   4408               RISE  1       
o_Segment_F                                       Binary_To_7Segment      0      4408               RISE  1       

6.5.7::Path details for port: o_Segment_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment_G
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 4408


Launch Clock Path Delay        2381
+ Clock To Q Delay              112
+ Data Path Delay              1914
---------------------------- ------
Clock To Out Delay             4408

Launch Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_Clk                                               Binary_To_7Segment      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1918               RISE  1       
I__22/I                                             gio2CtrlBuf             0      1918               RISE  1       
I__22/O                                             gio2CtrlBuf             0      1918               RISE  1       
I__23/I                                             GlobalMux               0      1918               RISE  1       
I__23/O                                             GlobalMux               154    2073               RISE  1       
I__28/I                                             ClkMux                  0      2073               RISE  1       
I__28/O                                             ClkMux                  309    2381               RISE  1       
o_Segment_G_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2381               RISE  1       

Data Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
o_Segment_G_obuf_preio/PADOUT(r_Hex_Encoding[0])  PRE_IO_PIN_TYPE_010101  112    2494               RISE  1       
o_Segment_G_obuf_iopad/DIN                        IO_PAD                  0      2494               RISE  1       
o_Segment_G_obuf_iopad/PACKAGEPIN:out             IO_PAD                  1914   4408               RISE  1       
o_Segment_G                                       Binary_To_7Segment      0      4408               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Binary_Num[3]
Path End         : o_Segment_A_obuf_preio/DOUT0(r_Hex_Encoding[6])
Capture Clock    : o_Segment_A_obuf_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                               -70
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2411
---------------------------------------   ---- 
End-of-path arrival time (ps)             2411
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Binary_Num[3]                                  Binary_To_7Segment             0                 0   +INF  RISE       1
i_Binary_Num_ibuf_3_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_Binary_Num_ibuf_3_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
i_Binary_Num_ibuf_3_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Binary_Num_ibuf_3_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__77/I                                          LocalMux                       0               973   +INF  FALL       1
I__77/O                                          LocalMux                     309              1281   +INF  FALL       1
I__80/I                                          InMux                          0              1281   +INF  FALL       1
I__80/O                                          InMux                        217              1499   +INF  FALL       1
r_Hex_Encoding_2_6_0__N_27_i_LC_1_9_6/in0        LogicCell40_SEQ_MODE_0000      0              1499   +INF  FALL       1
r_Hex_Encoding_2_6_0__N_27_i_LC_1_9_6/lcout      LogicCell40_SEQ_MODE_0000    386              1885   +INF  FALL       1
I__29/I                                          LocalMux                       0              1885   +INF  FALL       1
I__29/O                                          LocalMux                     309              2193   +INF  FALL       1
I__30/I                                          IoInMux                        0              2193   +INF  FALL       1
I__30/O                                          IoInMux                      217              2411   +INF  FALL       1
o_Segment_A_obuf_preio/DOUT0(r_Hex_Encoding[6])  PRE_IO_PIN_TYPE_010101         0              2411   +INF  FALL       1

Capture Clock Path
pin name                                            model name              delay  cumulative delay  edge  Fanout
--------------------------------------------------  ----------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_To_7Segment          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1918  RISE       1
I__22/I                                             gio2CtrlBuf                 0              1918  RISE       1
I__22/O                                             gio2CtrlBuf                 0              1918  RISE       1
I__23/I                                             GlobalMux                   0              1918  RISE       1
I__23/O                                             GlobalMux                 154              2073  RISE       1
I__25/I                                             ClkMux                      0              2073  RISE       1
I__25/O                                             ClkMux                    309              2381  RISE       1
o_Segment_A_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Binary_Num[3]
Path End         : o_Segment_B_obuf_preio/DOUT0(r_Hex_Encoding[5])
Capture Clock    : o_Segment_B_obuf_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                               -70
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2354
---------------------------------------   ---- 
End-of-path arrival time (ps)             2354
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Binary_Num[3]                                  Binary_To_7Segment             0                 0   +INF  FALL       1
i_Binary_Num_ibuf_3_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  FALL       1
i_Binary_Num_ibuf_3_iopad/DOUT                   IO_PAD                       460               460   +INF  FALL       1
i_Binary_Num_ibuf_3_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Binary_Num_ibuf_3_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__78/I                                          LocalMux                       0               923   +INF  FALL       1
I__78/O                                          LocalMux                     309              1231   +INF  FALL       1
I__81/I                                          InMux                          0              1231   +INF  FALL       1
I__81/O                                          InMux                        217              1449   +INF  FALL       1
r_Hex_Encoding_2_6_0__m23_LC_1_8_2/in1           LogicCell40_SEQ_MODE_0000      0              1449   +INF  FALL       1
r_Hex_Encoding_2_6_0__m23_LC_1_8_2/lcout         LogicCell40_SEQ_MODE_0000    379              1828   +INF  FALL       1
I__89/I                                          LocalMux                       0              1828   +INF  FALL       1
I__89/O                                          LocalMux                     309              2136   +INF  FALL       1
I__90/I                                          IoInMux                        0              2136   +INF  FALL       1
I__90/O                                          IoInMux                      217              2354   +INF  FALL       1
o_Segment_B_obuf_preio/DOUT0(r_Hex_Encoding[5])  PRE_IO_PIN_TYPE_010101         0              2354   +INF  FALL       1

Capture Clock Path
pin name                                            model name              delay  cumulative delay  edge  Fanout
--------------------------------------------------  ----------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_To_7Segment          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1918  RISE       1
I__22/I                                             gio2CtrlBuf                 0              1918  RISE       1
I__22/O                                             gio2CtrlBuf                 0              1918  RISE       1
I__23/I                                             GlobalMux                   0              1918  RISE       1
I__23/O                                             GlobalMux                 154              2073  RISE       1
I__24/I                                             ClkMux                      0              2073  RISE       1
I__24/O                                             ClkMux                    309              2381  RISE       1
o_Segment_B_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Binary_Num[2]
Path End         : o_Segment_F_obuf_preio/DOUT0(r_Hex_Encoding[1])
Capture Clock    : o_Segment_F_obuf_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                               -70
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3827
---------------------------------------   ---- 
End-of-path arrival time (ps)             3827
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Binary_Num[2]                                  Binary_To_7Segment             0                 0   +INF  RISE       1
i_Binary_Num_ibuf_2_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_Binary_Num_ibuf_2_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
i_Binary_Num_ibuf_2_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Binary_Num_ibuf_2_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__64/I                                          Odrv4                          0               973   +INF  FALL       1
I__64/O                                          Odrv4                        372              1345   +INF  FALL       1
I__66/I                                          Span4Mux_v                     0              1345   +INF  FALL       1
I__66/O                                          Span4Mux_v                   372              1716   +INF  FALL       1
I__68/I                                          Span4Mux_s1_h                  0              1716   +INF  FALL       1
I__68/O                                          Span4Mux_s1_h                168              1885   +INF  FALL       1
I__70/I                                          LocalMux                       0              1885   +INF  FALL       1
I__70/O                                          LocalMux                     309              2193   +INF  FALL       1
I__72/I                                          InMux                          0              2193   +INF  FALL       1
I__72/O                                          InMux                        217              2411   +INF  FALL       1
r_Hex_Encoding_2_6_0__N_11_i_LC_1_6_0/in1        LogicCell40_SEQ_MODE_0000      0              2411   +INF  FALL       1
r_Hex_Encoding_2_6_0__N_11_i_LC_1_6_0/lcout      LogicCell40_SEQ_MODE_0000    379              2789   +INF  FALL       1
I__103/I                                         Odrv4                          0              2789   +INF  FALL       1
I__103/O                                         Odrv4                        372              3161   +INF  FALL       1
I__104/I                                         Span4Mux_s0_h                  0              3161   +INF  FALL       1
I__104/O                                         Span4Mux_s0_h                140              3301   +INF  FALL       1
I__105/I                                         LocalMux                       0              3301   +INF  FALL       1
I__105/O                                         LocalMux                     309              3610   +INF  FALL       1
I__106/I                                         IoInMux                        0              3610   +INF  FALL       1
I__106/O                                         IoInMux                      217              3827   +INF  FALL       1
o_Segment_F_obuf_preio/DOUT0(r_Hex_Encoding[1])  PRE_IO_PIN_TYPE_010101         0              3827   +INF  FALL       1

Capture Clock Path
pin name                                            model name              delay  cumulative delay  edge  Fanout
--------------------------------------------------  ----------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_To_7Segment          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1918  RISE       1
I__22/I                                             gio2CtrlBuf                 0              1918  RISE       1
I__22/O                                             gio2CtrlBuf                 0              1918  RISE       1
I__23/I                                             GlobalMux                   0              1918  RISE       1
I__23/O                                             GlobalMux                 154              2073  RISE       1
I__27/I                                             ClkMux                      0              2073  RISE       1
I__27/O                                             ClkMux                    309              2381  RISE       1
o_Segment_F_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Binary_Num[2]
Path End         : o_Segment_E_obuf_preio/DOUT0(r_Hex_Encoding[2])
Capture Clock    : o_Segment_E_obuf_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                               -70
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3967
---------------------------------------   ---- 
End-of-path arrival time (ps)             3967
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Binary_Num[2]                                  Binary_To_7Segment             0                 0   +INF  FALL       1
i_Binary_Num_ibuf_2_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  FALL       1
i_Binary_Num_ibuf_2_iopad/DOUT                   IO_PAD                       460               460   +INF  FALL       1
i_Binary_Num_ibuf_2_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Binary_Num_ibuf_2_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__64/I                                          Odrv4                          0               923   +INF  FALL       1
I__64/O                                          Odrv4                        372              1295   +INF  FALL       1
I__66/I                                          Span4Mux_v                     0              1295   +INF  FALL       1
I__66/O                                          Span4Mux_v                   372              1666   +INF  FALL       1
I__68/I                                          Span4Mux_s1_h                  0              1666   +INF  FALL       1
I__68/O                                          Span4Mux_s1_h                168              1835   +INF  FALL       1
I__70/I                                          LocalMux                       0              1835   +INF  FALL       1
I__70/O                                          LocalMux                     309              2143   +INF  FALL       1
I__73/I                                          InMux                          0              2143   +INF  FALL       1
I__73/O                                          InMux                        217              2361   +INF  FALL       1
r_Hex_Encoding_2_6_0__N_15_i_LC_1_6_1/in0        LogicCell40_SEQ_MODE_0000      0              2361   +INF  FALL       1
r_Hex_Encoding_2_6_0__N_15_i_LC_1_6_1/lcout      LogicCell40_SEQ_MODE_0000    386              2746   +INF  FALL       1
I__99/I                                          Odrv4                          0              2746   +INF  FALL       1
I__99/O                                          Odrv4                        372              3118   +INF  FALL       1
I__100/I                                         IoSpan4Mux                     0              3118   +INF  FALL       1
I__100/O                                         IoSpan4Mux                   323              3441   +INF  FALL       1
I__101/I                                         LocalMux                       0              3441   +INF  FALL       1
I__101/O                                         LocalMux                     309              3749   +INF  FALL       1
I__102/I                                         IoInMux                        0              3749   +INF  FALL       1
I__102/O                                         IoInMux                      217              3967   +INF  FALL       1
o_Segment_E_obuf_preio/DOUT0(r_Hex_Encoding[2])  PRE_IO_PIN_TYPE_010101         0              3967   +INF  FALL       1

Capture Clock Path
pin name                                            model name              delay  cumulative delay  edge  Fanout
--------------------------------------------------  ----------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_To_7Segment          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1918  RISE       1
I__22/I                                             gio2CtrlBuf                 0              1918  RISE       1
I__22/O                                             gio2CtrlBuf                 0              1918  RISE       1
I__23/I                                             GlobalMux                   0              1918  RISE       1
I__23/O                                             GlobalMux                 154              2073  RISE       1
I__27/I                                             ClkMux                      0              2073  RISE       1
I__27/O                                             ClkMux                    309              2381  RISE       1
o_Segment_E_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Binary_Num[1]
Path End         : o_Segment_G_obuf_preio/DOUT0(r_Hex_Encoding[0])
Capture Clock    : o_Segment_G_obuf_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                               -70
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3975
---------------------------------------   ---- 
End-of-path arrival time (ps)             3975
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Binary_Num[1]                                  Binary_To_7Segment             0                 0   +INF  RISE       1
i_Binary_Num_ibuf_1_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_Binary_Num_ibuf_1_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
i_Binary_Num_ibuf_1_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Binary_Num_ibuf_1_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__47/I                                          Odrv4                          0               973   +INF  FALL       1
I__47/O                                          Odrv4                        372              1345   +INF  FALL       1
I__49/I                                          Span4Mux_v                     0              1345   +INF  FALL       1
I__49/O                                          Span4Mux_v                   372              1716   +INF  FALL       1
I__52/I                                          Span4Mux_h                     0              1716   +INF  FALL       1
I__52/O                                          Span4Mux_h                   316              2032   +INF  FALL       1
I__54/I                                          LocalMux                       0              2032   +INF  FALL       1
I__54/O                                          LocalMux                     309              2341   +INF  FALL       1
I__57/I                                          InMux                          0              2341   +INF  FALL       1
I__57/O                                          InMux                        217              2558   +INF  FALL       1
I__61/I                                          CascadeMux                     0              2558   +INF  FALL       1
I__61/O                                          CascadeMux                     0              2558   +INF  FALL       1
r_Hex_Encoding_2_6_0__N_6_i_LC_1_6_3/in2         LogicCell40_SEQ_MODE_0000      0              2558   +INF  FALL       1
r_Hex_Encoding_2_6_0__N_6_i_LC_1_6_3/lcout       LogicCell40_SEQ_MODE_0000    351              2909   +INF  FALL       1
I__95/I                                          Odrv4                          0              2909   +INF  FALL       1
I__95/O                                          Odrv4                        372              3280   +INF  FALL       1
I__96/I                                          Span4Mux_s1_h                  0              3280   +INF  FALL       1
I__96/O                                          Span4Mux_s1_h                168              3449   +INF  FALL       1
I__97/I                                          LocalMux                       0              3449   +INF  FALL       1
I__97/O                                          LocalMux                     309              3757   +INF  FALL       1
I__98/I                                          IoInMux                        0              3757   +INF  FALL       1
I__98/O                                          IoInMux                      217              3975   +INF  FALL       1
o_Segment_G_obuf_preio/DOUT0(r_Hex_Encoding[0])  PRE_IO_PIN_TYPE_010101         0              3975   +INF  FALL       1

Capture Clock Path
pin name                                            model name              delay  cumulative delay  edge  Fanout
--------------------------------------------------  ----------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_To_7Segment          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1918  RISE       1
I__22/I                                             gio2CtrlBuf                 0              1918  RISE       1
I__22/O                                             gio2CtrlBuf                 0              1918  RISE       1
I__23/I                                             GlobalMux                   0              1918  RISE       1
I__23/O                                             GlobalMux                 154              2073  RISE       1
I__28/I                                             ClkMux                      0              2073  RISE       1
I__28/O                                             ClkMux                    309              2381  RISE       1
o_Segment_G_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Binary_Num[1]
Path End         : o_Segment_D_obuf_preio/DOUT0(r_Hex_Encoding[3])
Capture Clock    : o_Segment_D_obuf_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                               -70
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3321
---------------------------------------   ---- 
End-of-path arrival time (ps)             3321
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Binary_Num[1]                                  Binary_To_7Segment             0                 0   +INF  FALL       1
i_Binary_Num_ibuf_1_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  FALL       1
i_Binary_Num_ibuf_1_iopad/DOUT                   IO_PAD                       460               460   +INF  FALL       1
i_Binary_Num_ibuf_1_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Binary_Num_ibuf_1_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__47/I                                          Odrv4                          0               923   +INF  FALL       1
I__47/O                                          Odrv4                        372              1295   +INF  FALL       1
I__49/I                                          Span4Mux_v                     0              1295   +INF  FALL       1
I__49/O                                          Span4Mux_v                   372              1666   +INF  FALL       1
I__52/I                                          Span4Mux_h                     0              1666   +INF  FALL       1
I__52/O                                          Span4Mux_h                   316              1982   +INF  FALL       1
I__54/I                                          LocalMux                       0              1982   +INF  FALL       1
I__54/O                                          LocalMux                     309              2291   +INF  FALL       1
I__58/I                                          InMux                          0              2291   +INF  FALL       1
I__58/O                                          InMux                        217              2508   +INF  FALL       1
r_Hex_Encoding_2_6_0__m17_LC_1_6_4/in3           LogicCell40_SEQ_MODE_0000      0              2508   +INF  FALL       1
r_Hex_Encoding_2_6_0__m17_LC_1_6_4/lcout         LogicCell40_SEQ_MODE_0000    288              2795   +INF  FALL       1
I__93/I                                          LocalMux                       0              2795   +INF  FALL       1
I__93/O                                          LocalMux                     309              3104   +INF  FALL       1
I__94/I                                          IoInMux                        0              3104   +INF  FALL       1
I__94/O                                          IoInMux                      217              3321   +INF  FALL       1
o_Segment_D_obuf_preio/DOUT0(r_Hex_Encoding[3])  PRE_IO_PIN_TYPE_010101         0              3321   +INF  FALL       1

Capture Clock Path
pin name                                            model name              delay  cumulative delay  edge  Fanout
--------------------------------------------------  ----------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_To_7Segment          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1918  RISE       1
I__22/I                                             gio2CtrlBuf                 0              1918  RISE       1
I__22/O                                             gio2CtrlBuf                 0              1918  RISE       1
I__23/I                                             GlobalMux                   0              1918  RISE       1
I__23/O                                             GlobalMux                 154              2073  RISE       1
I__26/I                                             ClkMux                      0              2073  RISE       1
I__26/O                                             ClkMux                    309              2381  RISE       1
o_Segment_D_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Binary_Num[0]
Path End         : o_Segment_C_obuf_preio/DOUT0(r_Hex_Encoding[4])
Capture Clock    : o_Segment_C_obuf_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                               -70
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3056
---------------------------------------   ---- 
End-of-path arrival time (ps)             3056
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Binary_Num[0]                                  Binary_To_7Segment             0                 0   +INF  RISE       1
i_Binary_Num_ibuf_0_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_Binary_Num_ibuf_0_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
i_Binary_Num_ibuf_0_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Binary_Num_ibuf_0_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__31/I                                          Odrv4                          0               973   +INF  FALL       1
I__31/O                                          Odrv4                        372              1345   +INF  FALL       1
I__32/I                                          Span4Mux_v                     0              1345   +INF  FALL       1
I__32/O                                          Span4Mux_v                   372              1716   +INF  FALL       1
I__33/I                                          LocalMux                       0              1716   +INF  FALL       1
I__33/O                                          LocalMux                     309              2025   +INF  FALL       1
I__39/I                                          InMux                          0              2025   +INF  FALL       1
I__39/O                                          InMux                        217              2242   +INF  FALL       1
r_Hex_Encoding_2_6_0__m20_LC_1_6_5/in3           LogicCell40_SEQ_MODE_0000      0              2242   +INF  FALL       1
r_Hex_Encoding_2_6_0__m20_LC_1_6_5/lcout         LogicCell40_SEQ_MODE_0000    288              2530   +INF  FALL       1
I__91/I                                          LocalMux                       0              2530   +INF  FALL       1
I__91/O                                          LocalMux                     309              2838   +INF  FALL       1
I__92/I                                          IoInMux                        0              2838   +INF  FALL       1
I__92/O                                          IoInMux                      217              3056   +INF  FALL       1
o_Segment_C_obuf_preio/DOUT0(r_Hex_Encoding[4])  PRE_IO_PIN_TYPE_010101         0              3056   +INF  FALL       1

Capture Clock Path
pin name                                            model name              delay  cumulative delay  edge  Fanout
--------------------------------------------------  ----------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_To_7Segment          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1918  RISE       1
I__22/I                                             gio2CtrlBuf                 0              1918  RISE       1
I__22/O                                             gio2CtrlBuf                 0              1918  RISE       1
I__23/I                                             GlobalMux                   0              1918  RISE       1
I__23/O                                             GlobalMux                 154              2073  RISE       1
I__26/I                                             ClkMux                      0              2073  RISE       1
I__26/O                                             ClkMux                    309              2381  RISE       1
o_Segment_C_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : o_Segment_G_obuf_preio/PADOUT(r_Hex_Encoding[0])
Path End         : o_Segment_G
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             112
+ Data Path Delay                       1914
-------------------------------------   ---- 
End-of-path arrival time (ps)           4408
 
Launch Clock Path
pin name                                            model name              delay  cumulative delay  edge  Fanout
--------------------------------------------------  ----------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_To_7Segment          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1918  RISE       1
I__22/I                                             gio2CtrlBuf                 0              1918  RISE       1
I__22/O                                             gio2CtrlBuf                 0              1918  RISE       1
I__23/I                                             GlobalMux                   0              1918  RISE       1
I__23/O                                             GlobalMux                 154              2073  RISE       1
I__28/I                                             ClkMux                      0              2073  RISE       1
I__28/O                                             ClkMux                    309              2381  RISE       1
o_Segment_G_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2381  RISE       1

Data path
pin name                                          model name              delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
o_Segment_G_obuf_preio/PADOUT(r_Hex_Encoding[0])  PRE_IO_PIN_TYPE_010101    112              2494   +INF  RISE       1
o_Segment_G_obuf_iopad/DIN                        IO_PAD                      0              2494   +INF  RISE       1
o_Segment_G_obuf_iopad/PACKAGEPIN:out             IO_PAD                   1914              4408   +INF  RISE       1
o_Segment_G                                       Binary_To_7Segment          0              4408   +INF  RISE       1


++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : o_Segment_D_obuf_preio/PADOUT(r_Hex_Encoding[3])
Path End         : o_Segment_D
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             112
+ Data Path Delay                       1914
-------------------------------------   ---- 
End-of-path arrival time (ps)           4408
 
Launch Clock Path
pin name                                            model name              delay  cumulative delay  edge  Fanout
--------------------------------------------------  ----------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_To_7Segment          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1918  RISE       1
I__22/I                                             gio2CtrlBuf                 0              1918  RISE       1
I__22/O                                             gio2CtrlBuf                 0              1918  RISE       1
I__23/I                                             GlobalMux                   0              1918  RISE       1
I__23/O                                             GlobalMux                 154              2073  RISE       1
I__26/I                                             ClkMux                      0              2073  RISE       1
I__26/O                                             ClkMux                    309              2381  RISE       1
o_Segment_D_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2381  RISE       1

Data path
pin name                                          model name              delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
o_Segment_D_obuf_preio/PADOUT(r_Hex_Encoding[3])  PRE_IO_PIN_TYPE_010101    112              2494   +INF  RISE       1
o_Segment_D_obuf_iopad/DIN                        IO_PAD                      0              2494   +INF  RISE       1
o_Segment_D_obuf_iopad/PACKAGEPIN:out             IO_PAD                   1914              4408   +INF  RISE       1
o_Segment_D                                       Binary_To_7Segment          0              4408   +INF  RISE       1


++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : o_Segment_C_obuf_preio/PADOUT(r_Hex_Encoding[4])
Path End         : o_Segment_C
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             112
+ Data Path Delay                       1914
-------------------------------------   ---- 
End-of-path arrival time (ps)           4408
 
Launch Clock Path
pin name                                            model name              delay  cumulative delay  edge  Fanout
--------------------------------------------------  ----------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_To_7Segment          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1918  RISE       1
I__22/I                                             gio2CtrlBuf                 0              1918  RISE       1
I__22/O                                             gio2CtrlBuf                 0              1918  RISE       1
I__23/I                                             GlobalMux                   0              1918  RISE       1
I__23/O                                             GlobalMux                 154              2073  RISE       1
I__26/I                                             ClkMux                      0              2073  RISE       1
I__26/O                                             ClkMux                    309              2381  RISE       1
o_Segment_C_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2381  RISE       1

Data path
pin name                                          model name              delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
o_Segment_C_obuf_preio/PADOUT(r_Hex_Encoding[4])  PRE_IO_PIN_TYPE_010101    112              2494   +INF  RISE       1
o_Segment_C_obuf_iopad/DIN                        IO_PAD                      0              2494   +INF  RISE       1
o_Segment_C_obuf_iopad/PACKAGEPIN:out             IO_PAD                   1914              4408   +INF  RISE       1
o_Segment_C                                       Binary_To_7Segment          0              4408   +INF  RISE       1


++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : o_Segment_A_obuf_preio/PADOUT(r_Hex_Encoding[6])
Path End         : o_Segment_A
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             112
+ Data Path Delay                       1914
-------------------------------------   ---- 
End-of-path arrival time (ps)           4408
 
Launch Clock Path
pin name                                            model name              delay  cumulative delay  edge  Fanout
--------------------------------------------------  ----------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_To_7Segment          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1918  RISE       1
I__22/I                                             gio2CtrlBuf                 0              1918  RISE       1
I__22/O                                             gio2CtrlBuf                 0              1918  RISE       1
I__23/I                                             GlobalMux                   0              1918  RISE       1
I__23/O                                             GlobalMux                 154              2073  RISE       1
I__25/I                                             ClkMux                      0              2073  RISE       1
I__25/O                                             ClkMux                    309              2381  RISE       1
o_Segment_A_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2381  RISE       1

Data path
pin name                                          model name              delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
o_Segment_A_obuf_preio/PADOUT(r_Hex_Encoding[6])  PRE_IO_PIN_TYPE_010101    112              2494   +INF  RISE       1
o_Segment_A_obuf_iopad/DIN                        IO_PAD                      0              2494   +INF  RISE       1
o_Segment_A_obuf_iopad/PACKAGEPIN:out             IO_PAD                   1914              4408   +INF  RISE       1
o_Segment_A                                       Binary_To_7Segment          0              4408   +INF  RISE       1


++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : o_Segment_F_obuf_preio/PADOUT(r_Hex_Encoding[1])
Path End         : o_Segment_F
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             112
+ Data Path Delay                       1914
-------------------------------------   ---- 
End-of-path arrival time (ps)           4408
 
Launch Clock Path
pin name                                            model name              delay  cumulative delay  edge  Fanout
--------------------------------------------------  ----------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_To_7Segment          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1918  RISE       1
I__22/I                                             gio2CtrlBuf                 0              1918  RISE       1
I__22/O                                             gio2CtrlBuf                 0              1918  RISE       1
I__23/I                                             GlobalMux                   0              1918  RISE       1
I__23/O                                             GlobalMux                 154              2073  RISE       1
I__27/I                                             ClkMux                      0              2073  RISE       1
I__27/O                                             ClkMux                    309              2381  RISE       1
o_Segment_F_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2381  RISE       1

Data path
pin name                                          model name              delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
o_Segment_F_obuf_preio/PADOUT(r_Hex_Encoding[1])  PRE_IO_PIN_TYPE_010101    112              2494   +INF  RISE       1
o_Segment_F_obuf_iopad/DIN                        IO_PAD                      0              2494   +INF  RISE       1
o_Segment_F_obuf_iopad/PACKAGEPIN:out             IO_PAD                   1914              4408   +INF  RISE       1
o_Segment_F                                       Binary_To_7Segment          0              4408   +INF  RISE       1


++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : o_Segment_B_obuf_preio/PADOUT(r_Hex_Encoding[5])
Path End         : o_Segment_B
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             112
+ Data Path Delay                       1914
-------------------------------------   ---- 
End-of-path arrival time (ps)           4408
 
Launch Clock Path
pin name                                            model name              delay  cumulative delay  edge  Fanout
--------------------------------------------------  ----------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_To_7Segment          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1918  RISE       1
I__22/I                                             gio2CtrlBuf                 0              1918  RISE       1
I__22/O                                             gio2CtrlBuf                 0              1918  RISE       1
I__23/I                                             GlobalMux                   0              1918  RISE       1
I__23/O                                             GlobalMux                 154              2073  RISE       1
I__24/I                                             ClkMux                      0              2073  RISE       1
I__24/O                                             ClkMux                    309              2381  RISE       1
o_Segment_B_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2381  RISE       1

Data path
pin name                                          model name              delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
o_Segment_B_obuf_preio/PADOUT(r_Hex_Encoding[5])  PRE_IO_PIN_TYPE_010101    112              2494   +INF  RISE       1
o_Segment_B_obuf_iopad/DIN                        IO_PAD                      0              2494   +INF  RISE       1
o_Segment_B_obuf_iopad/PACKAGEPIN:out             IO_PAD                   1914              4408   +INF  RISE       1
o_Segment_B                                       Binary_To_7Segment          0              4408   +INF  RISE       1


++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : o_Segment_E_obuf_preio/PADOUT(r_Hex_Encoding[2])
Path End         : o_Segment_E
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             112
+ Data Path Delay                       1914
-------------------------------------   ---- 
End-of-path arrival time (ps)           4408
 
Launch Clock Path
pin name                                            model name              delay  cumulative delay  edge  Fanout
--------------------------------------------------  ----------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_To_7Segment          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1918  RISE       1
I__22/I                                             gio2CtrlBuf                 0              1918  RISE       1
I__22/O                                             gio2CtrlBuf                 0              1918  RISE       1
I__23/I                                             GlobalMux                   0              1918  RISE       1
I__23/O                                             GlobalMux                 154              2073  RISE       1
I__27/I                                             ClkMux                      0              2073  RISE       1
I__27/O                                             ClkMux                    309              2381  RISE       1
o_Segment_E_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2381  RISE       1

Data path
pin name                                          model name              delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
o_Segment_E_obuf_preio/PADOUT(r_Hex_Encoding[2])  PRE_IO_PIN_TYPE_010101    112              2494   +INF  RISE       1
o_Segment_E_obuf_iopad/DIN                        IO_PAD                      0              2494   +INF  RISE       1
o_Segment_E_obuf_iopad/PACKAGEPIN:out             IO_PAD                   1914              4408   +INF  RISE       1
o_Segment_E                                       Binary_To_7Segment          0              4408   +INF  RISE       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Binary_Num[3]
Path End         : o_Segment_A_obuf_preio/DOUT0(r_Hex_Encoding[6])
Capture Clock    : o_Segment_A_obuf_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2411
---------------------------------------   ---- 
End-of-path arrival time (ps)             2411
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Binary_Num[3]                                  Binary_To_7Segment             0                 0   +INF  RISE       1
i_Binary_Num_ibuf_3_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_Binary_Num_ibuf_3_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
i_Binary_Num_ibuf_3_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Binary_Num_ibuf_3_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__77/I                                          LocalMux                       0               973   +INF  FALL       1
I__77/O                                          LocalMux                     309              1281   +INF  FALL       1
I__80/I                                          InMux                          0              1281   +INF  FALL       1
I__80/O                                          InMux                        217              1499   +INF  FALL       1
r_Hex_Encoding_2_6_0__N_27_i_LC_1_9_6/in0        LogicCell40_SEQ_MODE_0000      0              1499   +INF  FALL       1
r_Hex_Encoding_2_6_0__N_27_i_LC_1_9_6/lcout      LogicCell40_SEQ_MODE_0000    386              1885   +INF  FALL       1
I__29/I                                          LocalMux                       0              1885   +INF  FALL       1
I__29/O                                          LocalMux                     309              2193   +INF  FALL       1
I__30/I                                          IoInMux                        0              2193   +INF  FALL       1
I__30/O                                          IoInMux                      217              2411   +INF  FALL       1
o_Segment_A_obuf_preio/DOUT0(r_Hex_Encoding[6])  PRE_IO_PIN_TYPE_010101         0              2411   +INF  FALL       1

Capture Clock Path
pin name                                            model name              delay  cumulative delay  edge  Fanout
--------------------------------------------------  ----------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_To_7Segment          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1918  RISE       1
I__22/I                                             gio2CtrlBuf                 0              1918  RISE       1
I__22/O                                             gio2CtrlBuf                 0              1918  RISE       1
I__23/I                                             GlobalMux                   0              1918  RISE       1
I__23/O                                             GlobalMux                 154              2073  RISE       1
I__25/I                                             ClkMux                      0              2073  RISE       1
I__25/O                                             ClkMux                    309              2381  RISE       1
o_Segment_A_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Binary_Num[3]
Path End         : o_Segment_B_obuf_preio/DOUT0(r_Hex_Encoding[5])
Capture Clock    : o_Segment_B_obuf_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2354
---------------------------------------   ---- 
End-of-path arrival time (ps)             2354
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Binary_Num[3]                                  Binary_To_7Segment             0                 0   +INF  FALL       1
i_Binary_Num_ibuf_3_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  FALL       1
i_Binary_Num_ibuf_3_iopad/DOUT                   IO_PAD                       460               460   +INF  FALL       1
i_Binary_Num_ibuf_3_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Binary_Num_ibuf_3_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__78/I                                          LocalMux                       0               923   +INF  FALL       1
I__78/O                                          LocalMux                     309              1231   +INF  FALL       1
I__81/I                                          InMux                          0              1231   +INF  FALL       1
I__81/O                                          InMux                        217              1449   +INF  FALL       1
r_Hex_Encoding_2_6_0__m23_LC_1_8_2/in1           LogicCell40_SEQ_MODE_0000      0              1449   +INF  FALL       1
r_Hex_Encoding_2_6_0__m23_LC_1_8_2/lcout         LogicCell40_SEQ_MODE_0000    379              1828   +INF  FALL       1
I__89/I                                          LocalMux                       0              1828   +INF  FALL       1
I__89/O                                          LocalMux                     309              2136   +INF  FALL       1
I__90/I                                          IoInMux                        0              2136   +INF  FALL       1
I__90/O                                          IoInMux                      217              2354   +INF  FALL       1
o_Segment_B_obuf_preio/DOUT0(r_Hex_Encoding[5])  PRE_IO_PIN_TYPE_010101         0              2354   +INF  FALL       1

Capture Clock Path
pin name                                            model name              delay  cumulative delay  edge  Fanout
--------------------------------------------------  ----------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_To_7Segment          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1918  RISE       1
I__22/I                                             gio2CtrlBuf                 0              1918  RISE       1
I__22/O                                             gio2CtrlBuf                 0              1918  RISE       1
I__23/I                                             GlobalMux                   0              1918  RISE       1
I__23/O                                             GlobalMux                 154              2073  RISE       1
I__24/I                                             ClkMux                      0              2073  RISE       1
I__24/O                                             ClkMux                    309              2381  RISE       1
o_Segment_B_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Binary_Num[2]
Path End         : o_Segment_F_obuf_preio/DOUT0(r_Hex_Encoding[1])
Capture Clock    : o_Segment_F_obuf_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3827
---------------------------------------   ---- 
End-of-path arrival time (ps)             3827
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Binary_Num[2]                                  Binary_To_7Segment             0                 0   +INF  RISE       1
i_Binary_Num_ibuf_2_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_Binary_Num_ibuf_2_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
i_Binary_Num_ibuf_2_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Binary_Num_ibuf_2_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__64/I                                          Odrv4                          0               973   +INF  FALL       1
I__64/O                                          Odrv4                        372              1345   +INF  FALL       1
I__66/I                                          Span4Mux_v                     0              1345   +INF  FALL       1
I__66/O                                          Span4Mux_v                   372              1716   +INF  FALL       1
I__68/I                                          Span4Mux_s1_h                  0              1716   +INF  FALL       1
I__68/O                                          Span4Mux_s1_h                168              1885   +INF  FALL       1
I__70/I                                          LocalMux                       0              1885   +INF  FALL       1
I__70/O                                          LocalMux                     309              2193   +INF  FALL       1
I__72/I                                          InMux                          0              2193   +INF  FALL       1
I__72/O                                          InMux                        217              2411   +INF  FALL       1
r_Hex_Encoding_2_6_0__N_11_i_LC_1_6_0/in1        LogicCell40_SEQ_MODE_0000      0              2411   +INF  FALL       1
r_Hex_Encoding_2_6_0__N_11_i_LC_1_6_0/lcout      LogicCell40_SEQ_MODE_0000    379              2789   +INF  FALL       1
I__103/I                                         Odrv4                          0              2789   +INF  FALL       1
I__103/O                                         Odrv4                        372              3161   +INF  FALL       1
I__104/I                                         Span4Mux_s0_h                  0              3161   +INF  FALL       1
I__104/O                                         Span4Mux_s0_h                140              3301   +INF  FALL       1
I__105/I                                         LocalMux                       0              3301   +INF  FALL       1
I__105/O                                         LocalMux                     309              3610   +INF  FALL       1
I__106/I                                         IoInMux                        0              3610   +INF  FALL       1
I__106/O                                         IoInMux                      217              3827   +INF  FALL       1
o_Segment_F_obuf_preio/DOUT0(r_Hex_Encoding[1])  PRE_IO_PIN_TYPE_010101         0              3827   +INF  FALL       1

Capture Clock Path
pin name                                            model name              delay  cumulative delay  edge  Fanout
--------------------------------------------------  ----------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_To_7Segment          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1918  RISE       1
I__22/I                                             gio2CtrlBuf                 0              1918  RISE       1
I__22/O                                             gio2CtrlBuf                 0              1918  RISE       1
I__23/I                                             GlobalMux                   0              1918  RISE       1
I__23/O                                             GlobalMux                 154              2073  RISE       1
I__27/I                                             ClkMux                      0              2073  RISE       1
I__27/O                                             ClkMux                    309              2381  RISE       1
o_Segment_F_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Binary_Num[2]
Path End         : o_Segment_E_obuf_preio/DOUT0(r_Hex_Encoding[2])
Capture Clock    : o_Segment_E_obuf_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3967
---------------------------------------   ---- 
End-of-path arrival time (ps)             3967
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Binary_Num[2]                                  Binary_To_7Segment             0                 0   +INF  FALL       1
i_Binary_Num_ibuf_2_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  FALL       1
i_Binary_Num_ibuf_2_iopad/DOUT                   IO_PAD                       460               460   +INF  FALL       1
i_Binary_Num_ibuf_2_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Binary_Num_ibuf_2_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__64/I                                          Odrv4                          0               923   +INF  FALL       1
I__64/O                                          Odrv4                        372              1295   +INF  FALL       1
I__66/I                                          Span4Mux_v                     0              1295   +INF  FALL       1
I__66/O                                          Span4Mux_v                   372              1666   +INF  FALL       1
I__68/I                                          Span4Mux_s1_h                  0              1666   +INF  FALL       1
I__68/O                                          Span4Mux_s1_h                168              1835   +INF  FALL       1
I__70/I                                          LocalMux                       0              1835   +INF  FALL       1
I__70/O                                          LocalMux                     309              2143   +INF  FALL       1
I__73/I                                          InMux                          0              2143   +INF  FALL       1
I__73/O                                          InMux                        217              2361   +INF  FALL       1
r_Hex_Encoding_2_6_0__N_15_i_LC_1_6_1/in0        LogicCell40_SEQ_MODE_0000      0              2361   +INF  FALL       1
r_Hex_Encoding_2_6_0__N_15_i_LC_1_6_1/lcout      LogicCell40_SEQ_MODE_0000    386              2746   +INF  FALL       1
I__99/I                                          Odrv4                          0              2746   +INF  FALL       1
I__99/O                                          Odrv4                        372              3118   +INF  FALL       1
I__100/I                                         IoSpan4Mux                     0              3118   +INF  FALL       1
I__100/O                                         IoSpan4Mux                   323              3441   +INF  FALL       1
I__101/I                                         LocalMux                       0              3441   +INF  FALL       1
I__101/O                                         LocalMux                     309              3749   +INF  FALL       1
I__102/I                                         IoInMux                        0              3749   +INF  FALL       1
I__102/O                                         IoInMux                      217              3967   +INF  FALL       1
o_Segment_E_obuf_preio/DOUT0(r_Hex_Encoding[2])  PRE_IO_PIN_TYPE_010101         0              3967   +INF  FALL       1

Capture Clock Path
pin name                                            model name              delay  cumulative delay  edge  Fanout
--------------------------------------------------  ----------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_To_7Segment          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1918  RISE       1
I__22/I                                             gio2CtrlBuf                 0              1918  RISE       1
I__22/O                                             gio2CtrlBuf                 0              1918  RISE       1
I__23/I                                             GlobalMux                   0              1918  RISE       1
I__23/O                                             GlobalMux                 154              2073  RISE       1
I__27/I                                             ClkMux                      0              2073  RISE       1
I__27/O                                             ClkMux                    309              2381  RISE       1
o_Segment_E_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Binary_Num[1]
Path End         : o_Segment_G_obuf_preio/DOUT0(r_Hex_Encoding[0])
Capture Clock    : o_Segment_G_obuf_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3975
---------------------------------------   ---- 
End-of-path arrival time (ps)             3975
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Binary_Num[1]                                  Binary_To_7Segment             0                 0   +INF  RISE       1
i_Binary_Num_ibuf_1_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_Binary_Num_ibuf_1_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
i_Binary_Num_ibuf_1_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Binary_Num_ibuf_1_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__47/I                                          Odrv4                          0               973   +INF  FALL       1
I__47/O                                          Odrv4                        372              1345   +INF  FALL       1
I__49/I                                          Span4Mux_v                     0              1345   +INF  FALL       1
I__49/O                                          Span4Mux_v                   372              1716   +INF  FALL       1
I__52/I                                          Span4Mux_h                     0              1716   +INF  FALL       1
I__52/O                                          Span4Mux_h                   316              2032   +INF  FALL       1
I__54/I                                          LocalMux                       0              2032   +INF  FALL       1
I__54/O                                          LocalMux                     309              2341   +INF  FALL       1
I__57/I                                          InMux                          0              2341   +INF  FALL       1
I__57/O                                          InMux                        217              2558   +INF  FALL       1
I__61/I                                          CascadeMux                     0              2558   +INF  FALL       1
I__61/O                                          CascadeMux                     0              2558   +INF  FALL       1
r_Hex_Encoding_2_6_0__N_6_i_LC_1_6_3/in2         LogicCell40_SEQ_MODE_0000      0              2558   +INF  FALL       1
r_Hex_Encoding_2_6_0__N_6_i_LC_1_6_3/lcout       LogicCell40_SEQ_MODE_0000    351              2909   +INF  FALL       1
I__95/I                                          Odrv4                          0              2909   +INF  FALL       1
I__95/O                                          Odrv4                        372              3280   +INF  FALL       1
I__96/I                                          Span4Mux_s1_h                  0              3280   +INF  FALL       1
I__96/O                                          Span4Mux_s1_h                168              3449   +INF  FALL       1
I__97/I                                          LocalMux                       0              3449   +INF  FALL       1
I__97/O                                          LocalMux                     309              3757   +INF  FALL       1
I__98/I                                          IoInMux                        0              3757   +INF  FALL       1
I__98/O                                          IoInMux                      217              3975   +INF  FALL       1
o_Segment_G_obuf_preio/DOUT0(r_Hex_Encoding[0])  PRE_IO_PIN_TYPE_010101         0              3975   +INF  FALL       1

Capture Clock Path
pin name                                            model name              delay  cumulative delay  edge  Fanout
--------------------------------------------------  ----------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_To_7Segment          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1918  RISE       1
I__22/I                                             gio2CtrlBuf                 0              1918  RISE       1
I__22/O                                             gio2CtrlBuf                 0              1918  RISE       1
I__23/I                                             GlobalMux                   0              1918  RISE       1
I__23/O                                             GlobalMux                 154              2073  RISE       1
I__28/I                                             ClkMux                      0              2073  RISE       1
I__28/O                                             ClkMux                    309              2381  RISE       1
o_Segment_G_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Binary_Num[1]
Path End         : o_Segment_D_obuf_preio/DOUT0(r_Hex_Encoding[3])
Capture Clock    : o_Segment_D_obuf_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3321
---------------------------------------   ---- 
End-of-path arrival time (ps)             3321
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Binary_Num[1]                                  Binary_To_7Segment             0                 0   +INF  FALL       1
i_Binary_Num_ibuf_1_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  FALL       1
i_Binary_Num_ibuf_1_iopad/DOUT                   IO_PAD                       460               460   +INF  FALL       1
i_Binary_Num_ibuf_1_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Binary_Num_ibuf_1_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__47/I                                          Odrv4                          0               923   +INF  FALL       1
I__47/O                                          Odrv4                        372              1295   +INF  FALL       1
I__49/I                                          Span4Mux_v                     0              1295   +INF  FALL       1
I__49/O                                          Span4Mux_v                   372              1666   +INF  FALL       1
I__52/I                                          Span4Mux_h                     0              1666   +INF  FALL       1
I__52/O                                          Span4Mux_h                   316              1982   +INF  FALL       1
I__54/I                                          LocalMux                       0              1982   +INF  FALL       1
I__54/O                                          LocalMux                     309              2291   +INF  FALL       1
I__58/I                                          InMux                          0              2291   +INF  FALL       1
I__58/O                                          InMux                        217              2508   +INF  FALL       1
r_Hex_Encoding_2_6_0__m17_LC_1_6_4/in3           LogicCell40_SEQ_MODE_0000      0              2508   +INF  FALL       1
r_Hex_Encoding_2_6_0__m17_LC_1_6_4/lcout         LogicCell40_SEQ_MODE_0000    288              2795   +INF  FALL       1
I__93/I                                          LocalMux                       0              2795   +INF  FALL       1
I__93/O                                          LocalMux                     309              3104   +INF  FALL       1
I__94/I                                          IoInMux                        0              3104   +INF  FALL       1
I__94/O                                          IoInMux                      217              3321   +INF  FALL       1
o_Segment_D_obuf_preio/DOUT0(r_Hex_Encoding[3])  PRE_IO_PIN_TYPE_010101         0              3321   +INF  FALL       1

Capture Clock Path
pin name                                            model name              delay  cumulative delay  edge  Fanout
--------------------------------------------------  ----------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_To_7Segment          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1918  RISE       1
I__22/I                                             gio2CtrlBuf                 0              1918  RISE       1
I__22/O                                             gio2CtrlBuf                 0              1918  RISE       1
I__23/I                                             GlobalMux                   0              1918  RISE       1
I__23/O                                             GlobalMux                 154              2073  RISE       1
I__26/I                                             ClkMux                      0              2073  RISE       1
I__26/O                                             ClkMux                    309              2381  RISE       1
o_Segment_D_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Binary_Num[0]
Path End         : o_Segment_C_obuf_preio/DOUT0(r_Hex_Encoding[4])
Capture Clock    : o_Segment_C_obuf_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3056
---------------------------------------   ---- 
End-of-path arrival time (ps)             3056
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Binary_Num[0]                                  Binary_To_7Segment             0                 0   +INF  RISE       1
i_Binary_Num_ibuf_0_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_Binary_Num_ibuf_0_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
i_Binary_Num_ibuf_0_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Binary_Num_ibuf_0_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__31/I                                          Odrv4                          0               973   +INF  FALL       1
I__31/O                                          Odrv4                        372              1345   +INF  FALL       1
I__32/I                                          Span4Mux_v                     0              1345   +INF  FALL       1
I__32/O                                          Span4Mux_v                   372              1716   +INF  FALL       1
I__33/I                                          LocalMux                       0              1716   +INF  FALL       1
I__33/O                                          LocalMux                     309              2025   +INF  FALL       1
I__39/I                                          InMux                          0              2025   +INF  FALL       1
I__39/O                                          InMux                        217              2242   +INF  FALL       1
r_Hex_Encoding_2_6_0__m20_LC_1_6_5/in3           LogicCell40_SEQ_MODE_0000      0              2242   +INF  FALL       1
r_Hex_Encoding_2_6_0__m20_LC_1_6_5/lcout         LogicCell40_SEQ_MODE_0000    288              2530   +INF  FALL       1
I__91/I                                          LocalMux                       0              2530   +INF  FALL       1
I__91/O                                          LocalMux                     309              2838   +INF  FALL       1
I__92/I                                          IoInMux                        0              2838   +INF  FALL       1
I__92/O                                          IoInMux                      217              3056   +INF  FALL       1
o_Segment_C_obuf_preio/DOUT0(r_Hex_Encoding[4])  PRE_IO_PIN_TYPE_010101         0              3056   +INF  FALL       1

Capture Clock Path
pin name                                            model name              delay  cumulative delay  edge  Fanout
--------------------------------------------------  ----------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_To_7Segment          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1918  RISE       1
I__22/I                                             gio2CtrlBuf                 0              1918  RISE       1
I__22/O                                             gio2CtrlBuf                 0              1918  RISE       1
I__23/I                                             GlobalMux                   0              1918  RISE       1
I__23/O                                             GlobalMux                 154              2073  RISE       1
I__26/I                                             ClkMux                      0              2073  RISE       1
I__26/O                                             ClkMux                    309              2381  RISE       1
o_Segment_C_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : o_Segment_G_obuf_preio/PADOUT(r_Hex_Encoding[0])
Path End         : o_Segment_G
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             112
+ Data Path Delay                       1914
-------------------------------------   ---- 
End-of-path arrival time (ps)           4408
 
Launch Clock Path
pin name                                            model name              delay  cumulative delay  edge  Fanout
--------------------------------------------------  ----------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_To_7Segment          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1918  RISE       1
I__22/I                                             gio2CtrlBuf                 0              1918  RISE       1
I__22/O                                             gio2CtrlBuf                 0              1918  RISE       1
I__23/I                                             GlobalMux                   0              1918  RISE       1
I__23/O                                             GlobalMux                 154              2073  RISE       1
I__28/I                                             ClkMux                      0              2073  RISE       1
I__28/O                                             ClkMux                    309              2381  RISE       1
o_Segment_G_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2381  RISE       1

Data path
pin name                                          model name              delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
o_Segment_G_obuf_preio/PADOUT(r_Hex_Encoding[0])  PRE_IO_PIN_TYPE_010101    112              2494   +INF  RISE       1
o_Segment_G_obuf_iopad/DIN                        IO_PAD                      0              2494   +INF  RISE       1
o_Segment_G_obuf_iopad/PACKAGEPIN:out             IO_PAD                   1914              4408   +INF  RISE       1
o_Segment_G                                       Binary_To_7Segment          0              4408   +INF  RISE       1


++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : o_Segment_D_obuf_preio/PADOUT(r_Hex_Encoding[3])
Path End         : o_Segment_D
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             112
+ Data Path Delay                       1914
-------------------------------------   ---- 
End-of-path arrival time (ps)           4408
 
Launch Clock Path
pin name                                            model name              delay  cumulative delay  edge  Fanout
--------------------------------------------------  ----------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_To_7Segment          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1918  RISE       1
I__22/I                                             gio2CtrlBuf                 0              1918  RISE       1
I__22/O                                             gio2CtrlBuf                 0              1918  RISE       1
I__23/I                                             GlobalMux                   0              1918  RISE       1
I__23/O                                             GlobalMux                 154              2073  RISE       1
I__26/I                                             ClkMux                      0              2073  RISE       1
I__26/O                                             ClkMux                    309              2381  RISE       1
o_Segment_D_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2381  RISE       1

Data path
pin name                                          model name              delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
o_Segment_D_obuf_preio/PADOUT(r_Hex_Encoding[3])  PRE_IO_PIN_TYPE_010101    112              2494   +INF  RISE       1
o_Segment_D_obuf_iopad/DIN                        IO_PAD                      0              2494   +INF  RISE       1
o_Segment_D_obuf_iopad/PACKAGEPIN:out             IO_PAD                   1914              4408   +INF  RISE       1
o_Segment_D                                       Binary_To_7Segment          0              4408   +INF  RISE       1


++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : o_Segment_C_obuf_preio/PADOUT(r_Hex_Encoding[4])
Path End         : o_Segment_C
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             112
+ Data Path Delay                       1914
-------------------------------------   ---- 
End-of-path arrival time (ps)           4408
 
Launch Clock Path
pin name                                            model name              delay  cumulative delay  edge  Fanout
--------------------------------------------------  ----------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_To_7Segment          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1918  RISE       1
I__22/I                                             gio2CtrlBuf                 0              1918  RISE       1
I__22/O                                             gio2CtrlBuf                 0              1918  RISE       1
I__23/I                                             GlobalMux                   0              1918  RISE       1
I__23/O                                             GlobalMux                 154              2073  RISE       1
I__26/I                                             ClkMux                      0              2073  RISE       1
I__26/O                                             ClkMux                    309              2381  RISE       1
o_Segment_C_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2381  RISE       1

Data path
pin name                                          model name              delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
o_Segment_C_obuf_preio/PADOUT(r_Hex_Encoding[4])  PRE_IO_PIN_TYPE_010101    112              2494   +INF  RISE       1
o_Segment_C_obuf_iopad/DIN                        IO_PAD                      0              2494   +INF  RISE       1
o_Segment_C_obuf_iopad/PACKAGEPIN:out             IO_PAD                   1914              4408   +INF  RISE       1
o_Segment_C                                       Binary_To_7Segment          0              4408   +INF  RISE       1


++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : o_Segment_A_obuf_preio/PADOUT(r_Hex_Encoding[6])
Path End         : o_Segment_A
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             112
+ Data Path Delay                       1914
-------------------------------------   ---- 
End-of-path arrival time (ps)           4408
 
Launch Clock Path
pin name                                            model name              delay  cumulative delay  edge  Fanout
--------------------------------------------------  ----------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_To_7Segment          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1918  RISE       1
I__22/I                                             gio2CtrlBuf                 0              1918  RISE       1
I__22/O                                             gio2CtrlBuf                 0              1918  RISE       1
I__23/I                                             GlobalMux                   0              1918  RISE       1
I__23/O                                             GlobalMux                 154              2073  RISE       1
I__25/I                                             ClkMux                      0              2073  RISE       1
I__25/O                                             ClkMux                    309              2381  RISE       1
o_Segment_A_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2381  RISE       1

Data path
pin name                                          model name              delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
o_Segment_A_obuf_preio/PADOUT(r_Hex_Encoding[6])  PRE_IO_PIN_TYPE_010101    112              2494   +INF  RISE       1
o_Segment_A_obuf_iopad/DIN                        IO_PAD                      0              2494   +INF  RISE       1
o_Segment_A_obuf_iopad/PACKAGEPIN:out             IO_PAD                   1914              4408   +INF  RISE       1
o_Segment_A                                       Binary_To_7Segment          0              4408   +INF  RISE       1


++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : o_Segment_F_obuf_preio/PADOUT(r_Hex_Encoding[1])
Path End         : o_Segment_F
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             112
+ Data Path Delay                       1914
-------------------------------------   ---- 
End-of-path arrival time (ps)           4408
 
Launch Clock Path
pin name                                            model name              delay  cumulative delay  edge  Fanout
--------------------------------------------------  ----------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_To_7Segment          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1918  RISE       1
I__22/I                                             gio2CtrlBuf                 0              1918  RISE       1
I__22/O                                             gio2CtrlBuf                 0              1918  RISE       1
I__23/I                                             GlobalMux                   0              1918  RISE       1
I__23/O                                             GlobalMux                 154              2073  RISE       1
I__27/I                                             ClkMux                      0              2073  RISE       1
I__27/O                                             ClkMux                    309              2381  RISE       1
o_Segment_F_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2381  RISE       1

Data path
pin name                                          model name              delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
o_Segment_F_obuf_preio/PADOUT(r_Hex_Encoding[1])  PRE_IO_PIN_TYPE_010101    112              2494   +INF  RISE       1
o_Segment_F_obuf_iopad/DIN                        IO_PAD                      0              2494   +INF  RISE       1
o_Segment_F_obuf_iopad/PACKAGEPIN:out             IO_PAD                   1914              4408   +INF  RISE       1
o_Segment_F                                       Binary_To_7Segment          0              4408   +INF  RISE       1


++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : o_Segment_B_obuf_preio/PADOUT(r_Hex_Encoding[5])
Path End         : o_Segment_B
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             112
+ Data Path Delay                       1914
-------------------------------------   ---- 
End-of-path arrival time (ps)           4408
 
Launch Clock Path
pin name                                            model name              delay  cumulative delay  edge  Fanout
--------------------------------------------------  ----------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_To_7Segment          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1918  RISE       1
I__22/I                                             gio2CtrlBuf                 0              1918  RISE       1
I__22/O                                             gio2CtrlBuf                 0              1918  RISE       1
I__23/I                                             GlobalMux                   0              1918  RISE       1
I__23/O                                             GlobalMux                 154              2073  RISE       1
I__24/I                                             ClkMux                      0              2073  RISE       1
I__24/O                                             ClkMux                    309              2381  RISE       1
o_Segment_B_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2381  RISE       1

Data path
pin name                                          model name              delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
o_Segment_B_obuf_preio/PADOUT(r_Hex_Encoding[5])  PRE_IO_PIN_TYPE_010101    112              2494   +INF  RISE       1
o_Segment_B_obuf_iopad/DIN                        IO_PAD                      0              2494   +INF  RISE       1
o_Segment_B_obuf_iopad/PACKAGEPIN:out             IO_PAD                   1914              4408   +INF  RISE       1
o_Segment_B                                       Binary_To_7Segment          0              4408   +INF  RISE       1


++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : o_Segment_E_obuf_preio/PADOUT(r_Hex_Encoding[2])
Path End         : o_Segment_E
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             112
+ Data Path Delay                       1914
-------------------------------------   ---- 
End-of-path arrival time (ps)           4408
 
Launch Clock Path
pin name                                            model name              delay  cumulative delay  edge  Fanout
--------------------------------------------------  ----------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_To_7Segment          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1918  RISE       1
I__22/I                                             gio2CtrlBuf                 0              1918  RISE       1
I__22/O                                             gio2CtrlBuf                 0              1918  RISE       1
I__23/I                                             GlobalMux                   0              1918  RISE       1
I__23/O                                             GlobalMux                 154              2073  RISE       1
I__27/I                                             ClkMux                      0              2073  RISE       1
I__27/O                                             ClkMux                    309              2381  RISE       1
o_Segment_E_obuf_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2381  RISE       1

Data path
pin name                                          model name              delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
o_Segment_E_obuf_preio/PADOUT(r_Hex_Encoding[2])  PRE_IO_PIN_TYPE_010101    112              2494   +INF  RISE       1
o_Segment_E_obuf_iopad/DIN                        IO_PAD                      0              2494   +INF  RISE       1
o_Segment_E_obuf_iopad/PACKAGEPIN:out             IO_PAD                   1914              4408   +INF  RISE       1
o_Segment_E                                       Binary_To_7Segment          0              4408   +INF  RISE       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

