### Hi there! I'm Alejandro MaÃ±as ğŸ‘‹

I'm an Electronics Engineering student at **UPC (ETSETB)** specializing in **Digital Design & Hardware**. I enjoy translating logic into silicon and solving timing constraints.

#### ğŸ› ï¸ Technical Stack
* **Languages:** VHDL, C/C++.
* **FPGA Tools:** Intel Quartus II, ModelSim, Xilinx Vivado (learning).
* **Hardware:** Cyclone I (Legacy).
* **Lab Skills:** Oscilloscopes, Logic Analyzers, PCB Soldering.

#### ğŸ”­ Current Focus
* Developing a robust **UART Communication Module** in VHDL.
* Deepening knowledge in **SystemVerilog & UVM** for verification.
* Looking for **Spring/Summer 2025 Internship** opportunities in Barcelona (ASIC/FPGA/Firmware).

#### ğŸ“« Connect with me
[![LinkedIn](https://img.shields.io/badge/LinkedIn-Connect-blue?style=flat&logo=linkedin)]([www.linkedin.com/in/alejandro-maÃ±as-07702a292](https://www.linkedin.com/in/alejandro-ma%C3%B1as-07702a292/))
