// Seed: 1892833721
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri   id_21 = 1'd0 + id_16;
  uwire id_22 = 1;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input tri1 id_2,
    input wire id_3,
    input supply0 id_4,
    input uwire id_5,
    input tri id_6,
    input tri1 id_7,
    output wor id_8,
    input wire id_9,
    input tri id_10,
    input wand id_11,
    output wire id_12,
    output logic id_13,
    input supply1 id_14,
    input tri1 id_15,
    output tri0 id_16,
    output supply0 id_17,
    output wor id_18,
    output uwire id_19,
    input tri0 id_20,
    output tri id_21,
    output wand id_22,
    input supply1 id_23,
    input tri1 id_24,
    output tri id_25,
    input wire id_26
    , id_28
);
  initial id_18 = id_14;
  module_0(
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28
  );
  always id_13 = #1 id_7 > id_6;
endmodule
