URL: http://www.eecs.umich.edu/mistic/papers/ecarlen/tsem99p1.ps.gz
Refering-URL: http://www.eecs.umich.edu/mistic/publications.html
Root-URL: http://www.eecs.umich.edu
Title: Automatic Generation of Thin Film Process Flows Part I: Basic Algorithms  
Author: Mohammed H. Zamany,Member, IEEE, Edwin T. Carlenz, and Carlos H. Mastrangeloz,Member, IEEE 
Date: 1, FEBRUARY 1999 1  
Note: IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, VOL. 12, NO.  
Abstract: This paper is the first in a series of two papers describing the algorithms used in the development of MISTIC (Michigan Synthesis Tools for Integrated Circuits). MISTIC is a planar device process compiler that generates process flows for thin film devices from schematics of their structure. This software uses a laboratory specific database of process recipes to produce process flows for a specific set of laboratory resources (furnaces, etchers, lithography equipment, etc.) and generates process statistics that help to choose the most suitable process flow in a comparative manner. The process compiler is augmented by several auxiliary modules: a device builder, process viewer, and database editor thus forming a self-contained process design environment. This paper concentrates on the algorithms used to construct process flows from schematic device representations. The compiler algorithms first extract a directed graph representation of the device organization stored in the form of a restricted square boolean matrix. This matrix is used to generate linear ordered lists of device layers which serve as footprints for the construction of process flows. Process flows are then constructed from these lists through a series of conversions, expansions, and insertions of process steps. The theoretical foundations for the algorithms can be found in [1]. 
Abstract-found: 1
Intro-found: 1
Reference: [1] <author> M. Hasanuzzaman and C. H. Mastrangelo, </author> <title> Process compilation of thin-film microdevices, </title> <journal> IEEE Trans. Comp. Aid. Des., </journal> <volume> vol. 30, </volume> <pages> pp. 14381453, </pages> <year> 1996. </year>
Reference: [2] <author> M. E. Law and R. W. Dutton, </author> <title> Verification of analytic point defect models using SUPREM-IV, </title> <journal> IEEE Trans. Computer-Aided Design, </journal> <volume> vol. CAD-7, </volume> <pages> pp. 181190, </pages> <year> 1988. </year>
Reference: [3] <author> K. Toh, </author> <title> Two-dimensional images with effects of lens aberrations in optical lithography. </title> <type> PhD thesis, </type> <institution> University of California, Berkeley, </institution> <year> 1975. </year>
Reference: [4] <author> W. G. Oldham, S. N. Nandgaonkar, A. R. Neureuther, and M. M. O'Toole, </author> <title> A general simulator for VLSI lithography and etching processes: Part I-application to projection lithography, </title> <journal> IEEE Trans. Electron Devices, </journal> <volume> vol. ED-26, </volume> <pages> pp. 717722, </pages> <year> 1979. </year>
Reference: [5] <author> D. S. Boning, </author> <title> Semiconductor process design: representations, tools, and methodologies. </title> <type> PhD thesis, </type> <institution> Massachusetts Institute of Technology, </institution> <year> 1986. </year>
Reference: [6] <author> D. Durbeck, J.-H. Chern, and D. S. Boning, </author> <title> A system for semiconductor process specification, </title> <journal> IEEE Trans. Semi. Manuf., </journal> <volume> vol. 4, </volume> <pages> pp. 297305, </pages> <year> 1993. </year>
Reference: [7] <author> P. R. Kirstoff and D. P. Nunn, </author> <title> The process specification system for MMST, </title> <journal> IEEE Trans. Semi. Manuf., </journal> <volume> vol. 8, </volume> <pages> pp. 262271, </pages> <year> 1995. </year>
Reference: [8] <author> H. McGehee, J. Heley, and J. Mahaffey, </author> <title> The MMST computer-integrated manufacturing system framework, </title> <journal> IEEE Trans. Semi. Manuf., </journal> <volume> vol. 7, </volume> <pages> pp. 107116, </pages> <year> 1994. </year>
Reference: [9] <author> S. Saxena, P. K. Mozumder, A. Unruh, and R. Burch, </author> <title> A methodology for the top-down synthesis of semiconductor process flows, </title> <booktitle> in Intl. Symp. on Semi. Manuf., </booktitle> <pages> pp. 3640, </pages> <year> 1995. </year>
Reference: [10] <author> L. S. H. de Mello and A. C. Sanderson, </author> <title> Representations of assembly sequences, </title> <booktitle> in Proc. Intl. Joint Conf. Artif. Intell., </booktitle> <pages> pp. 10351040, </pages> <year> 1989. </year>
Reference: [11] <author> B. Zhang and L. Zhang, </author> <title> Theory and Applications of Problem Solving. </title> <address> New York: </address> <publisher> North Holland, </publisher> <year> 1992. </year>
Reference: [12] <author> A. C. Sanderson, L. S. H. de Mello, and H. Zhang, </author> <title> Assembly sequence planning, </title> <journal> AI Magazine, </journal> <volume> vol. 11, </volume> <pages> pp. 6281, </pages> <year> 1990. </year>
Reference: [13] <author> N. Deo, </author> <title> Graph Theory with Applications to Engineering and Computer Science. </title> <address> New Jersey: </address> <publisher> Prentice-Hall, </publisher> <year> 1974. </year>
Reference: [14] <author> N. Alon, J. H. Spencer, and P. Erdos, </author> <title> The Probabilistic Method. </title> <address> New York: </address> <publisher> Wiley, </publisher> <year> 1992. </year>
Reference: [15] <author> D. E. Knuth and J. L. Szwarcfiter, </author> <title> A structured program to generate all topological sorting arrangements, </title> <journal> Inf. Proc. Letters, </journal> <volume> vol. 2, </volume> <pages> pp. 153157, </pages> <year> 1974. </year>
Reference: [16] <author> A. D. Kalvin and Y. L. Varol, </author> <title> On the generation of all topological sort-ings, </title> <journal> J. Algs., </journal> <volume> vol. 4, </volume> <pages> pp. 150162, </pages> <year> 1983. </year>
Reference: [17] <author> A. B. Kahn, </author> <title> Topological sortings of large networks, </title> <journal> Comm. ACM, </journal> <volume> vol. 5, </volume> <pages> pp. 558562, </pages> <year> 1962. </year>
Reference: [18] <author> D. E. Knuth, </author> <booktitle> The Art of Computer Programming, </booktitle> <volume> vol. </volume> <pages> 1. </pages> <address> Reading, Mass.: </address> <publisher> Addison-Wesley, </publisher> <year> 1968. </year>
Reference: [19] <author> Y. L. Varol and D. Rotem, </author> <title> An algorithm to generate all topological sorting arrangements, </title> <journal> The Computer Journal, </journal> <volume> vol. 24, </volume> <pages> pp. 8384, </pages> <year> 1981. </year>
Reference: [20] <author> G. </author> <title> Steiner, An algorithm to generate the ideals of a partial order, </title> <journal> Oper. Res. Letters, </journal> <volume> vol. 5, </volume> <pages> pp. 317320, </pages> <year> 1986. </year>
Reference: [21] <author> S. Wolf, </author> <title> Silicon Processing for the VLSI Era, </title> <journal> Volume 2 Process Integration, </journal> <volume> vol. </volume> <pages> 1. </pages> <address> Sunset Beach, CA: </address> <publisher> Lattice Press, </publisher> <year> 1989. </year>
References-found: 21

