# RV32I B-Type
- RISC-V 32bit Instruction set : B_Type

## RTL
<div align="center">
  <img width="2360" height="815" alt="image" src="https://github.com/user-attachments/assets/6f2a4adf-6539-42e9-a97e-b3a59b9fe8d2" />
</div>

<br>

## Expected Data
<div align="center">
  <img width="925" height="272" alt="image" src="https://github.com/user-attachments/assets/26a08cd4-ab06-4f16-9c56-dc3783ecbfd2" />
</div>

<br>

## Testbench Simulation
<div align="center">
  <img width="1573" height="100" alt="image" src="https://github.com/user-attachments/assets/bf271d05-240a-43e1-a976-fb48a14b5552" />
</div>

