
SEVEROV_with_discovery.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bc5c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000158  0800bdf0  0800bdf0  0001bdf0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bf48  0800bf48  000200fc  2**0
                  CONTENTS
  4 .ARM          00000008  0800bf48  0800bf48  0001bf48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bf50  0800bf50  000200fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bf50  0800bf50  0001bf50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bf54  0800bf54  0001bf54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000fc  20000000  0800bf58  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200fc  2**0
                  CONTENTS
 10 .bss          000009b0  200000fc  200000fc  000200fc  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000aac  20000aac  000200fc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200fc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00020fde  00000000  00000000  0002012c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003d87  00000000  00000000  0004110a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000016e8  00000000  00000000  00044e98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001560  00000000  00000000  00046580  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022903  00000000  00000000  00047ae0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002008a  00000000  00000000  0006a3e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c91c8  00000000  00000000  0008a46d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00153635  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000068fc  00000000  00000000  00153688  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000fc 	.word	0x200000fc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800bdd4 	.word	0x0800bdd4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000100 	.word	0x20000100
 80001cc:	0800bdd4 	.word	0x0800bdd4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_ldivmod>:
 8000c88:	b97b      	cbnz	r3, 8000caa <__aeabi_ldivmod+0x22>
 8000c8a:	b972      	cbnz	r2, 8000caa <__aeabi_ldivmod+0x22>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bfbe      	ittt	lt
 8000c90:	2000      	movlt	r0, #0
 8000c92:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000c96:	e006      	blt.n	8000ca6 <__aeabi_ldivmod+0x1e>
 8000c98:	bf08      	it	eq
 8000c9a:	2800      	cmpeq	r0, #0
 8000c9c:	bf1c      	itt	ne
 8000c9e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000ca2:	f04f 30ff 	movne.w	r0, #4294967295
 8000ca6:	f000 b9d7 	b.w	8001058 <__aeabi_idiv0>
 8000caa:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cae:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb2:	2900      	cmp	r1, #0
 8000cb4:	db09      	blt.n	8000cca <__aeabi_ldivmod+0x42>
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	db1a      	blt.n	8000cf0 <__aeabi_ldivmod+0x68>
 8000cba:	f000 f86b 	bl	8000d94 <__udivmoddi4>
 8000cbe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc6:	b004      	add	sp, #16
 8000cc8:	4770      	bx	lr
 8000cca:	4240      	negs	r0, r0
 8000ccc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	db1b      	blt.n	8000d0c <__aeabi_ldivmod+0x84>
 8000cd4:	f000 f85e 	bl	8000d94 <__udivmoddi4>
 8000cd8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cdc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce0:	b004      	add	sp, #16
 8000ce2:	4240      	negs	r0, r0
 8000ce4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce8:	4252      	negs	r2, r2
 8000cea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cee:	4770      	bx	lr
 8000cf0:	4252      	negs	r2, r2
 8000cf2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cf6:	f000 f84d 	bl	8000d94 <__udivmoddi4>
 8000cfa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cfe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d02:	b004      	add	sp, #16
 8000d04:	4240      	negs	r0, r0
 8000d06:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d0a:	4770      	bx	lr
 8000d0c:	4252      	negs	r2, r2
 8000d0e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d12:	f000 f83f 	bl	8000d94 <__udivmoddi4>
 8000d16:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d1e:	b004      	add	sp, #16
 8000d20:	4252      	negs	r2, r2
 8000d22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d26:	4770      	bx	lr

08000d28 <__aeabi_d2lz>:
 8000d28:	b538      	push	{r3, r4, r5, lr}
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	4604      	mov	r4, r0
 8000d30:	460d      	mov	r5, r1
 8000d32:	f7ff fed3 	bl	8000adc <__aeabi_dcmplt>
 8000d36:	b928      	cbnz	r0, 8000d44 <__aeabi_d2lz+0x1c>
 8000d38:	4620      	mov	r0, r4
 8000d3a:	4629      	mov	r1, r5
 8000d3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d40:	f000 b80a 	b.w	8000d58 <__aeabi_d2ulz>
 8000d44:	4620      	mov	r0, r4
 8000d46:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d4a:	f000 f805 	bl	8000d58 <__aeabi_d2ulz>
 8000d4e:	4240      	negs	r0, r0
 8000d50:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d54:	bd38      	pop	{r3, r4, r5, pc}
 8000d56:	bf00      	nop

08000d58 <__aeabi_d2ulz>:
 8000d58:	b5d0      	push	{r4, r6, r7, lr}
 8000d5a:	4b0c      	ldr	r3, [pc, #48]	; (8000d8c <__aeabi_d2ulz+0x34>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	4606      	mov	r6, r0
 8000d60:	460f      	mov	r7, r1
 8000d62:	f7ff fc49 	bl	80005f8 <__aeabi_dmul>
 8000d66:	f7ff ff1f 	bl	8000ba8 <__aeabi_d2uiz>
 8000d6a:	4604      	mov	r4, r0
 8000d6c:	f7ff fbca 	bl	8000504 <__aeabi_ui2d>
 8000d70:	4b07      	ldr	r3, [pc, #28]	; (8000d90 <__aeabi_d2ulz+0x38>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	f7ff fc40 	bl	80005f8 <__aeabi_dmul>
 8000d78:	4602      	mov	r2, r0
 8000d7a:	460b      	mov	r3, r1
 8000d7c:	4630      	mov	r0, r6
 8000d7e:	4639      	mov	r1, r7
 8000d80:	f7ff fa82 	bl	8000288 <__aeabi_dsub>
 8000d84:	f7ff ff10 	bl	8000ba8 <__aeabi_d2uiz>
 8000d88:	4621      	mov	r1, r4
 8000d8a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d8c:	3df00000 	.word	0x3df00000
 8000d90:	41f00000 	.word	0x41f00000

08000d94 <__udivmoddi4>:
 8000d94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d98:	9d08      	ldr	r5, [sp, #32]
 8000d9a:	4604      	mov	r4, r0
 8000d9c:	468c      	mov	ip, r1
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	f040 8083 	bne.w	8000eaa <__udivmoddi4+0x116>
 8000da4:	428a      	cmp	r2, r1
 8000da6:	4617      	mov	r7, r2
 8000da8:	d947      	bls.n	8000e3a <__udivmoddi4+0xa6>
 8000daa:	fab2 f282 	clz	r2, r2
 8000dae:	b142      	cbz	r2, 8000dc2 <__udivmoddi4+0x2e>
 8000db0:	f1c2 0020 	rsb	r0, r2, #32
 8000db4:	fa24 f000 	lsr.w	r0, r4, r0
 8000db8:	4091      	lsls	r1, r2
 8000dba:	4097      	lsls	r7, r2
 8000dbc:	ea40 0c01 	orr.w	ip, r0, r1
 8000dc0:	4094      	lsls	r4, r2
 8000dc2:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000dc6:	0c23      	lsrs	r3, r4, #16
 8000dc8:	fbbc f6f8 	udiv	r6, ip, r8
 8000dcc:	fa1f fe87 	uxth.w	lr, r7
 8000dd0:	fb08 c116 	mls	r1, r8, r6, ip
 8000dd4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dd8:	fb06 f10e 	mul.w	r1, r6, lr
 8000ddc:	4299      	cmp	r1, r3
 8000dde:	d909      	bls.n	8000df4 <__udivmoddi4+0x60>
 8000de0:	18fb      	adds	r3, r7, r3
 8000de2:	f106 30ff 	add.w	r0, r6, #4294967295
 8000de6:	f080 8119 	bcs.w	800101c <__udivmoddi4+0x288>
 8000dea:	4299      	cmp	r1, r3
 8000dec:	f240 8116 	bls.w	800101c <__udivmoddi4+0x288>
 8000df0:	3e02      	subs	r6, #2
 8000df2:	443b      	add	r3, r7
 8000df4:	1a5b      	subs	r3, r3, r1
 8000df6:	b2a4      	uxth	r4, r4
 8000df8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dfc:	fb08 3310 	mls	r3, r8, r0, r3
 8000e00:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e04:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e08:	45a6      	cmp	lr, r4
 8000e0a:	d909      	bls.n	8000e20 <__udivmoddi4+0x8c>
 8000e0c:	193c      	adds	r4, r7, r4
 8000e0e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e12:	f080 8105 	bcs.w	8001020 <__udivmoddi4+0x28c>
 8000e16:	45a6      	cmp	lr, r4
 8000e18:	f240 8102 	bls.w	8001020 <__udivmoddi4+0x28c>
 8000e1c:	3802      	subs	r0, #2
 8000e1e:	443c      	add	r4, r7
 8000e20:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e24:	eba4 040e 	sub.w	r4, r4, lr
 8000e28:	2600      	movs	r6, #0
 8000e2a:	b11d      	cbz	r5, 8000e34 <__udivmoddi4+0xa0>
 8000e2c:	40d4      	lsrs	r4, r2
 8000e2e:	2300      	movs	r3, #0
 8000e30:	e9c5 4300 	strd	r4, r3, [r5]
 8000e34:	4631      	mov	r1, r6
 8000e36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e3a:	b902      	cbnz	r2, 8000e3e <__udivmoddi4+0xaa>
 8000e3c:	deff      	udf	#255	; 0xff
 8000e3e:	fab2 f282 	clz	r2, r2
 8000e42:	2a00      	cmp	r2, #0
 8000e44:	d150      	bne.n	8000ee8 <__udivmoddi4+0x154>
 8000e46:	1bcb      	subs	r3, r1, r7
 8000e48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e4c:	fa1f f887 	uxth.w	r8, r7
 8000e50:	2601      	movs	r6, #1
 8000e52:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e56:	0c21      	lsrs	r1, r4, #16
 8000e58:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e5c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e60:	fb08 f30c 	mul.w	r3, r8, ip
 8000e64:	428b      	cmp	r3, r1
 8000e66:	d907      	bls.n	8000e78 <__udivmoddi4+0xe4>
 8000e68:	1879      	adds	r1, r7, r1
 8000e6a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0xe2>
 8000e70:	428b      	cmp	r3, r1
 8000e72:	f200 80e9 	bhi.w	8001048 <__udivmoddi4+0x2b4>
 8000e76:	4684      	mov	ip, r0
 8000e78:	1ac9      	subs	r1, r1, r3
 8000e7a:	b2a3      	uxth	r3, r4
 8000e7c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e80:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e84:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e88:	fb08 f800 	mul.w	r8, r8, r0
 8000e8c:	45a0      	cmp	r8, r4
 8000e8e:	d907      	bls.n	8000ea0 <__udivmoddi4+0x10c>
 8000e90:	193c      	adds	r4, r7, r4
 8000e92:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e96:	d202      	bcs.n	8000e9e <__udivmoddi4+0x10a>
 8000e98:	45a0      	cmp	r8, r4
 8000e9a:	f200 80d9 	bhi.w	8001050 <__udivmoddi4+0x2bc>
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	eba4 0408 	sub.w	r4, r4, r8
 8000ea4:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ea8:	e7bf      	b.n	8000e2a <__udivmoddi4+0x96>
 8000eaa:	428b      	cmp	r3, r1
 8000eac:	d909      	bls.n	8000ec2 <__udivmoddi4+0x12e>
 8000eae:	2d00      	cmp	r5, #0
 8000eb0:	f000 80b1 	beq.w	8001016 <__udivmoddi4+0x282>
 8000eb4:	2600      	movs	r6, #0
 8000eb6:	e9c5 0100 	strd	r0, r1, [r5]
 8000eba:	4630      	mov	r0, r6
 8000ebc:	4631      	mov	r1, r6
 8000ebe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ec2:	fab3 f683 	clz	r6, r3
 8000ec6:	2e00      	cmp	r6, #0
 8000ec8:	d14a      	bne.n	8000f60 <__udivmoddi4+0x1cc>
 8000eca:	428b      	cmp	r3, r1
 8000ecc:	d302      	bcc.n	8000ed4 <__udivmoddi4+0x140>
 8000ece:	4282      	cmp	r2, r0
 8000ed0:	f200 80b8 	bhi.w	8001044 <__udivmoddi4+0x2b0>
 8000ed4:	1a84      	subs	r4, r0, r2
 8000ed6:	eb61 0103 	sbc.w	r1, r1, r3
 8000eda:	2001      	movs	r0, #1
 8000edc:	468c      	mov	ip, r1
 8000ede:	2d00      	cmp	r5, #0
 8000ee0:	d0a8      	beq.n	8000e34 <__udivmoddi4+0xa0>
 8000ee2:	e9c5 4c00 	strd	r4, ip, [r5]
 8000ee6:	e7a5      	b.n	8000e34 <__udivmoddi4+0xa0>
 8000ee8:	f1c2 0320 	rsb	r3, r2, #32
 8000eec:	fa20 f603 	lsr.w	r6, r0, r3
 8000ef0:	4097      	lsls	r7, r2
 8000ef2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ef6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000efa:	40d9      	lsrs	r1, r3
 8000efc:	4330      	orrs	r0, r6
 8000efe:	0c03      	lsrs	r3, r0, #16
 8000f00:	fbb1 f6fe 	udiv	r6, r1, lr
 8000f04:	fa1f f887 	uxth.w	r8, r7
 8000f08:	fb0e 1116 	mls	r1, lr, r6, r1
 8000f0c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f10:	fb06 f108 	mul.w	r1, r6, r8
 8000f14:	4299      	cmp	r1, r3
 8000f16:	fa04 f402 	lsl.w	r4, r4, r2
 8000f1a:	d909      	bls.n	8000f30 <__udivmoddi4+0x19c>
 8000f1c:	18fb      	adds	r3, r7, r3
 8000f1e:	f106 3cff 	add.w	ip, r6, #4294967295
 8000f22:	f080 808d 	bcs.w	8001040 <__udivmoddi4+0x2ac>
 8000f26:	4299      	cmp	r1, r3
 8000f28:	f240 808a 	bls.w	8001040 <__udivmoddi4+0x2ac>
 8000f2c:	3e02      	subs	r6, #2
 8000f2e:	443b      	add	r3, r7
 8000f30:	1a5b      	subs	r3, r3, r1
 8000f32:	b281      	uxth	r1, r0
 8000f34:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f38:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f3c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f40:	fb00 f308 	mul.w	r3, r0, r8
 8000f44:	428b      	cmp	r3, r1
 8000f46:	d907      	bls.n	8000f58 <__udivmoddi4+0x1c4>
 8000f48:	1879      	adds	r1, r7, r1
 8000f4a:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f4e:	d273      	bcs.n	8001038 <__udivmoddi4+0x2a4>
 8000f50:	428b      	cmp	r3, r1
 8000f52:	d971      	bls.n	8001038 <__udivmoddi4+0x2a4>
 8000f54:	3802      	subs	r0, #2
 8000f56:	4439      	add	r1, r7
 8000f58:	1acb      	subs	r3, r1, r3
 8000f5a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000f5e:	e778      	b.n	8000e52 <__udivmoddi4+0xbe>
 8000f60:	f1c6 0c20 	rsb	ip, r6, #32
 8000f64:	fa03 f406 	lsl.w	r4, r3, r6
 8000f68:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f6c:	431c      	orrs	r4, r3
 8000f6e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f72:	fa01 f306 	lsl.w	r3, r1, r6
 8000f76:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f7a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f7e:	431f      	orrs	r7, r3
 8000f80:	0c3b      	lsrs	r3, r7, #16
 8000f82:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f86:	fa1f f884 	uxth.w	r8, r4
 8000f8a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f8e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f92:	fb09 fa08 	mul.w	sl, r9, r8
 8000f96:	458a      	cmp	sl, r1
 8000f98:	fa02 f206 	lsl.w	r2, r2, r6
 8000f9c:	fa00 f306 	lsl.w	r3, r0, r6
 8000fa0:	d908      	bls.n	8000fb4 <__udivmoddi4+0x220>
 8000fa2:	1861      	adds	r1, r4, r1
 8000fa4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000fa8:	d248      	bcs.n	800103c <__udivmoddi4+0x2a8>
 8000faa:	458a      	cmp	sl, r1
 8000fac:	d946      	bls.n	800103c <__udivmoddi4+0x2a8>
 8000fae:	f1a9 0902 	sub.w	r9, r9, #2
 8000fb2:	4421      	add	r1, r4
 8000fb4:	eba1 010a 	sub.w	r1, r1, sl
 8000fb8:	b2bf      	uxth	r7, r7
 8000fba:	fbb1 f0fe 	udiv	r0, r1, lr
 8000fbe:	fb0e 1110 	mls	r1, lr, r0, r1
 8000fc2:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000fc6:	fb00 f808 	mul.w	r8, r0, r8
 8000fca:	45b8      	cmp	r8, r7
 8000fcc:	d907      	bls.n	8000fde <__udivmoddi4+0x24a>
 8000fce:	19e7      	adds	r7, r4, r7
 8000fd0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000fd4:	d22e      	bcs.n	8001034 <__udivmoddi4+0x2a0>
 8000fd6:	45b8      	cmp	r8, r7
 8000fd8:	d92c      	bls.n	8001034 <__udivmoddi4+0x2a0>
 8000fda:	3802      	subs	r0, #2
 8000fdc:	4427      	add	r7, r4
 8000fde:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000fe2:	eba7 0708 	sub.w	r7, r7, r8
 8000fe6:	fba0 8902 	umull	r8, r9, r0, r2
 8000fea:	454f      	cmp	r7, r9
 8000fec:	46c6      	mov	lr, r8
 8000fee:	4649      	mov	r1, r9
 8000ff0:	d31a      	bcc.n	8001028 <__udivmoddi4+0x294>
 8000ff2:	d017      	beq.n	8001024 <__udivmoddi4+0x290>
 8000ff4:	b15d      	cbz	r5, 800100e <__udivmoddi4+0x27a>
 8000ff6:	ebb3 020e 	subs.w	r2, r3, lr
 8000ffa:	eb67 0701 	sbc.w	r7, r7, r1
 8000ffe:	fa07 fc0c 	lsl.w	ip, r7, ip
 8001002:	40f2      	lsrs	r2, r6
 8001004:	ea4c 0202 	orr.w	r2, ip, r2
 8001008:	40f7      	lsrs	r7, r6
 800100a:	e9c5 2700 	strd	r2, r7, [r5]
 800100e:	2600      	movs	r6, #0
 8001010:	4631      	mov	r1, r6
 8001012:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001016:	462e      	mov	r6, r5
 8001018:	4628      	mov	r0, r5
 800101a:	e70b      	b.n	8000e34 <__udivmoddi4+0xa0>
 800101c:	4606      	mov	r6, r0
 800101e:	e6e9      	b.n	8000df4 <__udivmoddi4+0x60>
 8001020:	4618      	mov	r0, r3
 8001022:	e6fd      	b.n	8000e20 <__udivmoddi4+0x8c>
 8001024:	4543      	cmp	r3, r8
 8001026:	d2e5      	bcs.n	8000ff4 <__udivmoddi4+0x260>
 8001028:	ebb8 0e02 	subs.w	lr, r8, r2
 800102c:	eb69 0104 	sbc.w	r1, r9, r4
 8001030:	3801      	subs	r0, #1
 8001032:	e7df      	b.n	8000ff4 <__udivmoddi4+0x260>
 8001034:	4608      	mov	r0, r1
 8001036:	e7d2      	b.n	8000fde <__udivmoddi4+0x24a>
 8001038:	4660      	mov	r0, ip
 800103a:	e78d      	b.n	8000f58 <__udivmoddi4+0x1c4>
 800103c:	4681      	mov	r9, r0
 800103e:	e7b9      	b.n	8000fb4 <__udivmoddi4+0x220>
 8001040:	4666      	mov	r6, ip
 8001042:	e775      	b.n	8000f30 <__udivmoddi4+0x19c>
 8001044:	4630      	mov	r0, r6
 8001046:	e74a      	b.n	8000ede <__udivmoddi4+0x14a>
 8001048:	f1ac 0c02 	sub.w	ip, ip, #2
 800104c:	4439      	add	r1, r7
 800104e:	e713      	b.n	8000e78 <__udivmoddi4+0xe4>
 8001050:	3802      	subs	r0, #2
 8001052:	443c      	add	r4, r7
 8001054:	e724      	b.n	8000ea0 <__udivmoddi4+0x10c>
 8001056:	bf00      	nop

08001058 <__aeabi_idiv0>:
 8001058:	4770      	bx	lr
 800105a:	bf00      	nop

0800105c <pressure_init>:
int32_t result;

HAL_StatusTypeDef ret;

void pressure_init()
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b086      	sub	sp, #24
 8001060:	af02      	add	r7, sp, #8
	HAL_I2C_Init(&hi2c2);
 8001062:	4824      	ldr	r0, [pc, #144]	; (80010f4 <pressure_init+0x98>)
 8001064:	f005 f938 	bl	80062d8 <HAL_I2C_Init>
	HAL_Delay(200);
 8001068:	20c8      	movs	r0, #200	; 0xc8
 800106a:	f003 fe39 	bl	8004ce0 <HAL_Delay>

	uint8_t *p;
	p = &RES_DEVICE;
 800106e:	4b22      	ldr	r3, [pc, #136]	; (80010f8 <pressure_init+0x9c>)
 8001070:	60bb      	str	r3, [r7, #8]
	HAL_I2C_Master_Transmit(&hi2c2, DEVICE_ADDR, p, COMMAND_LENGTH, HAL_MAX_DELAY);
 8001072:	f04f 33ff 	mov.w	r3, #4294967295
 8001076:	9300      	str	r3, [sp, #0]
 8001078:	2301      	movs	r3, #1
 800107a:	68ba      	ldr	r2, [r7, #8]
 800107c:	21ec      	movs	r1, #236	; 0xec
 800107e:	481d      	ldr	r0, [pc, #116]	; (80010f4 <pressure_init+0x98>)
 8001080:	f005 f9ba 	bl	80063f8 <HAL_I2C_Master_Transmit>
	HAL_Delay(200);
 8001084:	20c8      	movs	r0, #200	; 0xc8
 8001086:	f003 fe2b 	bl	8004ce0 <HAL_Delay>
	uint8_t prom_addr = 160;
 800108a:	23a0      	movs	r3, #160	; 0xa0
 800108c:	71fb      	strb	r3, [r7, #7]

	//receiving the coefs
	for (uint8_t i = 0; i < 8; i++) {
 800108e:	2300      	movs	r3, #0
 8001090:	73fb      	strb	r3, [r7, #15]
 8001092:	e026      	b.n	80010e2 <pressure_init+0x86>
		uint8_t prom_buff[2];
		prom_addr += 2;
 8001094:	79fb      	ldrb	r3, [r7, #7]
 8001096:	3302      	adds	r3, #2
 8001098:	b2db      	uxtb	r3, r3
 800109a:	71fb      	strb	r3, [r7, #7]
		p = &prom_addr;
 800109c:	1dfb      	adds	r3, r7, #7
 800109e:	60bb      	str	r3, [r7, #8]
		HAL_I2C_Master_Transmit(&hi2c2, DEVICE_ADDR, p, COMMAND_LENGTH, HAL_MAX_DELAY);
 80010a0:	f04f 33ff 	mov.w	r3, #4294967295
 80010a4:	9300      	str	r3, [sp, #0]
 80010a6:	2301      	movs	r3, #1
 80010a8:	68ba      	ldr	r2, [r7, #8]
 80010aa:	21ec      	movs	r1, #236	; 0xec
 80010ac:	4811      	ldr	r0, [pc, #68]	; (80010f4 <pressure_init+0x98>)
 80010ae:	f005 f9a3 	bl	80063f8 <HAL_I2C_Master_Transmit>

		HAL_I2C_Master_Receive(&hi2c2, DEVICE_ADDR, prom_buff, PROM_LENGTH, HAL_MAX_DELAY);
 80010b2:	1d3a      	adds	r2, r7, #4
 80010b4:	f04f 33ff 	mov.w	r3, #4294967295
 80010b8:	9300      	str	r3, [sp, #0]
 80010ba:	2302      	movs	r3, #2
 80010bc:	21ec      	movs	r1, #236	; 0xec
 80010be:	480d      	ldr	r0, [pc, #52]	; (80010f4 <pressure_init+0x98>)
 80010c0:	f005 fa8e 	bl	80065e0 <HAL_I2C_Master_Receive>

		C[i] = (prom_buff[0] << 8) | (prom_buff[1]);
 80010c4:	793b      	ldrb	r3, [r7, #4]
 80010c6:	021b      	lsls	r3, r3, #8
 80010c8:	b21a      	sxth	r2, r3
 80010ca:	797b      	ldrb	r3, [r7, #5]
 80010cc:	b21b      	sxth	r3, r3
 80010ce:	4313      	orrs	r3, r2
 80010d0:	b21a      	sxth	r2, r3
 80010d2:	7bfb      	ldrb	r3, [r7, #15]
 80010d4:	b291      	uxth	r1, r2
 80010d6:	4a09      	ldr	r2, [pc, #36]	; (80010fc <pressure_init+0xa0>)
 80010d8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (uint8_t i = 0; i < 8; i++) {
 80010dc:	7bfb      	ldrb	r3, [r7, #15]
 80010de:	3301      	adds	r3, #1
 80010e0:	73fb      	strb	r3, [r7, #15]
 80010e2:	7bfb      	ldrb	r3, [r7, #15]
 80010e4:	2b07      	cmp	r3, #7
 80010e6:	d9d5      	bls.n	8001094 <pressure_init+0x38>
	}
}
 80010e8:	bf00      	nop
 80010ea:	bf00      	nop
 80010ec:	3710      	adds	r7, #16
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	2000039c 	.word	0x2000039c
 80010f8:	20000000 	.word	0x20000000
 80010fc:	20000200 	.word	0x20000200

08001100 <check_pressure>:

int32_t check_pressure()
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b084      	sub	sp, #16
 8001104:	af02      	add	r7, sp, #8
	uint8_t *p;
	p = &CONVERT_D1;
 8001106:	4b33      	ldr	r3, [pc, #204]	; (80011d4 <check_pressure+0xd4>)
 8001108:	607b      	str	r3, [r7, #4]
	ret = HAL_I2C_Master_Transmit(&hi2c2, DEVICE_ADDR, p, COMMAND_LENGTH, HAL_MAX_DELAY);
 800110a:	f04f 33ff 	mov.w	r3, #4294967295
 800110e:	9300      	str	r3, [sp, #0]
 8001110:	2301      	movs	r3, #1
 8001112:	687a      	ldr	r2, [r7, #4]
 8001114:	21ec      	movs	r1, #236	; 0xec
 8001116:	4830      	ldr	r0, [pc, #192]	; (80011d8 <check_pressure+0xd8>)
 8001118:	f005 f96e 	bl	80063f8 <HAL_I2C_Master_Transmit>
 800111c:	4603      	mov	r3, r0
 800111e:	461a      	mov	r2, r3
 8001120:	4b2e      	ldr	r3, [pc, #184]	; (80011dc <check_pressure+0xdc>)
 8001122:	701a      	strb	r2, [r3, #0]
	HAL_Delay(20);
 8001124:	2014      	movs	r0, #20
 8001126:	f003 fddb 	bl	8004ce0 <HAL_Delay>

	uint8_t adc_buff[3];
	//reading D1 data
	p = &ADC_READ;
 800112a:	4b2d      	ldr	r3, [pc, #180]	; (80011e0 <check_pressure+0xe0>)
 800112c:	607b      	str	r3, [r7, #4]
	ret = HAL_I2C_Master_Transmit(&hi2c2, DEVICE_ADDR, p, COMMAND_LENGTH, HAL_MAX_DELAY);
 800112e:	f04f 33ff 	mov.w	r3, #4294967295
 8001132:	9300      	str	r3, [sp, #0]
 8001134:	2301      	movs	r3, #1
 8001136:	687a      	ldr	r2, [r7, #4]
 8001138:	21ec      	movs	r1, #236	; 0xec
 800113a:	4827      	ldr	r0, [pc, #156]	; (80011d8 <check_pressure+0xd8>)
 800113c:	f005 f95c 	bl	80063f8 <HAL_I2C_Master_Transmit>
 8001140:	4603      	mov	r3, r0
 8001142:	461a      	mov	r2, r3
 8001144:	4b25      	ldr	r3, [pc, #148]	; (80011dc <check_pressure+0xdc>)
 8001146:	701a      	strb	r2, [r3, #0]
	//HAL_Delay(300);
	HAL_I2C_Master_Receive(&hi2c2, DEVICE_ADDR, adc_buff, ADC_LENGTH, HAL_MAX_DELAY);
 8001148:	463a      	mov	r2, r7
 800114a:	f04f 33ff 	mov.w	r3, #4294967295
 800114e:	9300      	str	r3, [sp, #0]
 8001150:	2303      	movs	r3, #3
 8001152:	21ec      	movs	r1, #236	; 0xec
 8001154:	4820      	ldr	r0, [pc, #128]	; (80011d8 <check_pressure+0xd8>)
 8001156:	f005 fa43 	bl	80065e0 <HAL_I2C_Master_Receive>

	D1 = (adc_buff[0] << 16) | (adc_buff[1] << 8) | (adc_buff[2]);
 800115a:	783b      	ldrb	r3, [r7, #0]
 800115c:	041a      	lsls	r2, r3, #16
 800115e:	787b      	ldrb	r3, [r7, #1]
 8001160:	021b      	lsls	r3, r3, #8
 8001162:	4313      	orrs	r3, r2
 8001164:	78ba      	ldrb	r2, [r7, #2]
 8001166:	4313      	orrs	r3, r2
 8001168:	461a      	mov	r2, r3
 800116a:	4b1e      	ldr	r3, [pc, #120]	; (80011e4 <check_pressure+0xe4>)
 800116c:	601a      	str	r2, [r3, #0]

	//initializing D2 conversion
	p = &CONVERT_D2;
 800116e:	4b1e      	ldr	r3, [pc, #120]	; (80011e8 <check_pressure+0xe8>)
 8001170:	607b      	str	r3, [r7, #4]
	HAL_I2C_Master_Transmit(&hi2c2, DEVICE_ADDR, p,
 8001172:	f04f 33ff 	mov.w	r3, #4294967295
 8001176:	9300      	str	r3, [sp, #0]
 8001178:	2301      	movs	r3, #1
 800117a:	687a      	ldr	r2, [r7, #4]
 800117c:	21ec      	movs	r1, #236	; 0xec
 800117e:	4816      	ldr	r0, [pc, #88]	; (80011d8 <check_pressure+0xd8>)
 8001180:	f005 f93a 	bl	80063f8 <HAL_I2C_Master_Transmit>
			COMMAND_LENGTH, HAL_MAX_DELAY);
	HAL_Delay(20);
 8001184:	2014      	movs	r0, #20
 8001186:	f003 fdab 	bl	8004ce0 <HAL_Delay>

	//reading D2 data
	p = &ADC_READ;
 800118a:	4b15      	ldr	r3, [pc, #84]	; (80011e0 <check_pressure+0xe0>)
 800118c:	607b      	str	r3, [r7, #4]
	HAL_I2C_Master_Transmit(&hi2c2, DEVICE_ADDR, p,
 800118e:	f04f 33ff 	mov.w	r3, #4294967295
 8001192:	9300      	str	r3, [sp, #0]
 8001194:	2301      	movs	r3, #1
 8001196:	687a      	ldr	r2, [r7, #4]
 8001198:	21ec      	movs	r1, #236	; 0xec
 800119a:	480f      	ldr	r0, [pc, #60]	; (80011d8 <check_pressure+0xd8>)
 800119c:	f005 f92c 	bl	80063f8 <HAL_I2C_Master_Transmit>
			COMMAND_LENGTH, HAL_MAX_DELAY);
	HAL_I2C_Master_Receive(&hi2c2, DEVICE_ADDR, adc_buff,
 80011a0:	463a      	mov	r2, r7
 80011a2:	f04f 33ff 	mov.w	r3, #4294967295
 80011a6:	9300      	str	r3, [sp, #0]
 80011a8:	2303      	movs	r3, #3
 80011aa:	21ec      	movs	r1, #236	; 0xec
 80011ac:	480a      	ldr	r0, [pc, #40]	; (80011d8 <check_pressure+0xd8>)
 80011ae:	f005 fa17 	bl	80065e0 <HAL_I2C_Master_Receive>
			ADC_LENGTH, HAL_MAX_DELAY);

	D2 = (adc_buff[0] << 16) | (adc_buff[1] << 8) | (adc_buff[2]);
 80011b2:	783b      	ldrb	r3, [r7, #0]
 80011b4:	041a      	lsls	r2, r3, #16
 80011b6:	787b      	ldrb	r3, [r7, #1]
 80011b8:	021b      	lsls	r3, r3, #8
 80011ba:	4313      	orrs	r3, r2
 80011bc:	78ba      	ldrb	r2, [r7, #2]
 80011be:	4313      	orrs	r3, r2
 80011c0:	461a      	mov	r2, r3
 80011c2:	4b0a      	ldr	r3, [pc, #40]	; (80011ec <check_pressure+0xec>)
 80011c4:	601a      	str	r2, [r3, #0]



	return calculate();
 80011c6:	f000 f813 	bl	80011f0 <calculate>
 80011ca:	4603      	mov	r3, r0
}
 80011cc:	4618      	mov	r0, r3
 80011ce:	3708      	adds	r7, #8
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	20000001 	.word	0x20000001
 80011d8:	2000039c 	.word	0x2000039c
 80011dc:	20000218 	.word	0x20000218
 80011e0:	20000118 	.word	0x20000118
 80011e4:	2000021c 	.word	0x2000021c
 80011e8:	20000002 	.word	0x20000002
 80011ec:	20000210 	.word	0x20000210

080011f0 <calculate>:

int32_t calculate()
{
 80011f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80011f4:	b0aa      	sub	sp, #168	; 0xa8
 80011f6:	af00      	add	r7, sp, #0
	int64_t dT = 0;
 80011f8:	f04f 0200 	mov.w	r2, #0
 80011fc:	f04f 0300 	mov.w	r3, #0
 8001200:	e9c7 2328 	strd	r2, r3, [r7, #160]	; 0xa0
	int64_t TEMP = 0;
 8001204:	f04f 0200 	mov.w	r2, #0
 8001208:	f04f 0300 	mov.w	r3, #0
 800120c:	e9c7 2326 	strd	r2, r3, [r7, #152]	; 0x98
	int64_t OFF = 0;
 8001210:	f04f 0200 	mov.w	r2, #0
 8001214:	f04f 0300 	mov.w	r3, #0
 8001218:	e9c7 2324 	strd	r2, r3, [r7, #144]	; 0x90
	int64_t SENS = 0;
 800121c:	f04f 0200 	mov.w	r2, #0
 8001220:	f04f 0300 	mov.w	r3, #0
 8001224:	e9c7 2322 	strd	r2, r3, [r7, #136]	; 0x88
	int64_t P = 0;
 8001228:	f04f 0200 	mov.w	r2, #0
 800122c:	f04f 0300 	mov.w	r3, #0
 8001230:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80

	int64_t SENSi = 0;
 8001234:	f04f 0200 	mov.w	r2, #0
 8001238:	f04f 0300 	mov.w	r3, #0
 800123c:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
	int64_t OFFi = 0;
 8001240:	f04f 0200 	mov.w	r2, #0
 8001244:	f04f 0300 	mov.w	r3, #0
 8001248:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
	int64_t Ti = 0;
 800124c:	f04f 0200 	mov.w	r2, #0
 8001250:	f04f 0300 	mov.w	r3, #0
 8001254:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
	int64_t OFF2 = 0;
 8001258:	f04f 0200 	mov.w	r2, #0
 800125c:	f04f 0300 	mov.w	r3, #0
 8001260:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
	int64_t SENS2 = 0;
 8001264:	f04f 0200 	mov.w	r2, #0
 8001268:	f04f 0300 	mov.w	r3, #0
 800126c:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58

	int64_t P2 = 0;
 8001270:	f04f 0200 	mov.w	r2, #0
 8001274:	f04f 0300 	mov.w	r3, #0
 8001278:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
	int64_t TEMP2 = 0;
 800127c:	f04f 0200 	mov.w	r2, #0
 8001280:	f04f 0300 	mov.w	r3, #0
 8001284:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48

	//first order compensation
	dT = D2 - C[4]*256;
 8001288:	4bc7      	ldr	r3, [pc, #796]	; (80015a8 <calculate+0x3b8>)
 800128a:	681a      	ldr	r2, [r3, #0]
 800128c:	4bc7      	ldr	r3, [pc, #796]	; (80015ac <calculate+0x3bc>)
 800128e:	891b      	ldrh	r3, [r3, #8]
 8001290:	021b      	lsls	r3, r3, #8
 8001292:	1ad3      	subs	r3, r2, r3
 8001294:	461a      	mov	r2, r3
 8001296:	f04f 0300 	mov.w	r3, #0
 800129a:	e9c7 2328 	strd	r2, r3, [r7, #160]	; 0xa0
	TEMP = 2000 + dT*C[5]/8388608;
 800129e:	4bc3      	ldr	r3, [pc, #780]	; (80015ac <calculate+0x3bc>)
 80012a0:	895b      	ldrh	r3, [r3, #10]
 80012a2:	b29a      	uxth	r2, r3
 80012a4:	f04f 0300 	mov.w	r3, #0
 80012a8:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 80012ac:	fb03 f001 	mul.w	r0, r3, r1
 80012b0:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80012b4:	fb02 f101 	mul.w	r1, r2, r1
 80012b8:	4408      	add	r0, r1
 80012ba:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 80012be:	fba1 2302 	umull	r2, r3, r1, r2
 80012c2:	18c1      	adds	r1, r0, r3
 80012c4:	460b      	mov	r3, r1
 80012c6:	4610      	mov	r0, r2
 80012c8:	4619      	mov	r1, r3
 80012ca:	2800      	cmp	r0, #0
 80012cc:	f171 0300 	sbcs.w	r3, r1, #0
 80012d0:	da05      	bge.n	80012de <calculate+0xee>
 80012d2:	4ab7      	ldr	r2, [pc, #732]	; (80015b0 <calculate+0x3c0>)
 80012d4:	f04f 0300 	mov.w	r3, #0
 80012d8:	1880      	adds	r0, r0, r2
 80012da:	eb43 0101 	adc.w	r1, r3, r1
 80012de:	f04f 0200 	mov.w	r2, #0
 80012e2:	f04f 0300 	mov.w	r3, #0
 80012e6:	0dc2      	lsrs	r2, r0, #23
 80012e8:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
 80012ec:	15cb      	asrs	r3, r1, #23
 80012ee:	f512 64fa 	adds.w	r4, r2, #2000	; 0x7d0
 80012f2:	f143 0500 	adc.w	r5, r3, #0
 80012f6:	e9c7 4526 	strd	r4, r5, [r7, #152]	; 0x98
	OFF = C[1]*65536 + (C[3]*dT)/128;
 80012fa:	4bac      	ldr	r3, [pc, #688]	; (80015ac <calculate+0x3bc>)
 80012fc:	885b      	ldrh	r3, [r3, #2]
 80012fe:	041b      	lsls	r3, r3, #16
 8001300:	461c      	mov	r4, r3
 8001302:	ea4f 75e4 	mov.w	r5, r4, asr #31
 8001306:	4ba9      	ldr	r3, [pc, #676]	; (80015ac <calculate+0x3bc>)
 8001308:	88db      	ldrh	r3, [r3, #6]
 800130a:	b29a      	uxth	r2, r3
 800130c:	f04f 0300 	mov.w	r3, #0
 8001310:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 8001314:	fb03 f001 	mul.w	r0, r3, r1
 8001318:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800131c:	fb02 f101 	mul.w	r1, r2, r1
 8001320:	4408      	add	r0, r1
 8001322:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 8001326:	fba1 2302 	umull	r2, r3, r1, r2
 800132a:	18c1      	adds	r1, r0, r3
 800132c:	460b      	mov	r3, r1
 800132e:	2a00      	cmp	r2, #0
 8001330:	f173 0100 	sbcs.w	r1, r3, #0
 8001334:	da02      	bge.n	800133c <calculate+0x14c>
 8001336:	327f      	adds	r2, #127	; 0x7f
 8001338:	f143 0300 	adc.w	r3, r3, #0
 800133c:	f04f 0000 	mov.w	r0, #0
 8001340:	f04f 0100 	mov.w	r1, #0
 8001344:	09d0      	lsrs	r0, r2, #7
 8001346:	ea40 6043 	orr.w	r0, r0, r3, lsl #25
 800134a:	11d9      	asrs	r1, r3, #7
 800134c:	4602      	mov	r2, r0
 800134e:	460b      	mov	r3, r1
 8001350:	18a1      	adds	r1, r4, r2
 8001352:	6239      	str	r1, [r7, #32]
 8001354:	eb45 0303 	adc.w	r3, r5, r3
 8001358:	627b      	str	r3, [r7, #36]	; 0x24
 800135a:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800135e:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
	SENS = C[0]*32768 + (C[2]*dT)/256;
 8001362:	4b92      	ldr	r3, [pc, #584]	; (80015ac <calculate+0x3bc>)
 8001364:	881b      	ldrh	r3, [r3, #0]
 8001366:	03db      	lsls	r3, r3, #15
 8001368:	461c      	mov	r4, r3
 800136a:	ea4f 75e4 	mov.w	r5, r4, asr #31
 800136e:	4b8f      	ldr	r3, [pc, #572]	; (80015ac <calculate+0x3bc>)
 8001370:	889b      	ldrh	r3, [r3, #4]
 8001372:	b29a      	uxth	r2, r3
 8001374:	f04f 0300 	mov.w	r3, #0
 8001378:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 800137c:	fb03 f001 	mul.w	r0, r3, r1
 8001380:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8001384:	fb02 f101 	mul.w	r1, r2, r1
 8001388:	4408      	add	r0, r1
 800138a:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 800138e:	fba1 2302 	umull	r2, r3, r1, r2
 8001392:	18c1      	adds	r1, r0, r3
 8001394:	460b      	mov	r3, r1
 8001396:	2a00      	cmp	r2, #0
 8001398:	f173 0100 	sbcs.w	r1, r3, #0
 800139c:	da02      	bge.n	80013a4 <calculate+0x1b4>
 800139e:	32ff      	adds	r2, #255	; 0xff
 80013a0:	f143 0300 	adc.w	r3, r3, #0
 80013a4:	f04f 0000 	mov.w	r0, #0
 80013a8:	f04f 0100 	mov.w	r1, #0
 80013ac:	0a10      	lsrs	r0, r2, #8
 80013ae:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 80013b2:	1219      	asrs	r1, r3, #8
 80013b4:	4602      	mov	r2, r0
 80013b6:	460b      	mov	r3, r1
 80013b8:	18a1      	adds	r1, r4, r2
 80013ba:	61b9      	str	r1, [r7, #24]
 80013bc:	eb45 0303 	adc.w	r3, r5, r3
 80013c0:	61fb      	str	r3, [r7, #28]
 80013c2:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 80013c6:	e9c7 3422 	strd	r3, r4, [r7, #136]	; 0x88
	P = ((D1 * SENS)/(2097152) - OFF)/8192;
 80013ca:	4b7a      	ldr	r3, [pc, #488]	; (80015b4 <calculate+0x3c4>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	461a      	mov	r2, r3
 80013d0:	f04f 0300 	mov.w	r3, #0
 80013d4:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 80013d8:	fb03 f001 	mul.w	r0, r3, r1
 80013dc:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 80013e0:	fb02 f101 	mul.w	r1, r2, r1
 80013e4:	4408      	add	r0, r1
 80013e6:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 80013ea:	fba1 2302 	umull	r2, r3, r1, r2
 80013ee:	18c1      	adds	r1, r0, r3
 80013f0:	460b      	mov	r3, r1
 80013f2:	4610      	mov	r0, r2
 80013f4:	4619      	mov	r1, r3
 80013f6:	2800      	cmp	r0, #0
 80013f8:	f171 0300 	sbcs.w	r3, r1, #0
 80013fc:	da05      	bge.n	800140a <calculate+0x21a>
 80013fe:	4a6e      	ldr	r2, [pc, #440]	; (80015b8 <calculate+0x3c8>)
 8001400:	f04f 0300 	mov.w	r3, #0
 8001404:	1880      	adds	r0, r0, r2
 8001406:	eb43 0101 	adc.w	r1, r3, r1
 800140a:	f04f 0200 	mov.w	r2, #0
 800140e:	f04f 0300 	mov.w	r3, #0
 8001412:	0d42      	lsrs	r2, r0, #21
 8001414:	ea42 22c1 	orr.w	r2, r2, r1, lsl #11
 8001418:	154b      	asrs	r3, r1, #21
 800141a:	4610      	mov	r0, r2
 800141c:	4619      	mov	r1, r3
 800141e:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8001422:	1a84      	subs	r4, r0, r2
 8001424:	63bc      	str	r4, [r7, #56]	; 0x38
 8001426:	eb61 0303 	sbc.w	r3, r1, r3
 800142a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800142c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8001430:	2800      	cmp	r0, #0
 8001432:	f171 0300 	sbcs.w	r3, r1, #0
 8001436:	da06      	bge.n	8001446 <calculate+0x256>
 8001438:	f641 72ff 	movw	r2, #8191	; 0x1fff
 800143c:	f04f 0300 	mov.w	r3, #0
 8001440:	1880      	adds	r0, r0, r2
 8001442:	eb43 0101 	adc.w	r1, r3, r1
 8001446:	f04f 0200 	mov.w	r2, #0
 800144a:	f04f 0300 	mov.w	r3, #0
 800144e:	0b42      	lsrs	r2, r0, #13
 8001450:	ea42 42c1 	orr.w	r2, r2, r1, lsl #19
 8001454:	134b      	asrs	r3, r1, #13
 8001456:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
	//			OFFi = OFFi + 7*(TEMP + 1500l)*(TEMP + 1500l);
	//			SENSi = SENSi + 4*(TEMP + 1500l)*(TEMP + 1500l);
	//		}
	//	} else
	//	{
	Ti = (2*dT*dT)/1.37438953E11;
 800145a:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800145e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001462:	fb03 f102 	mul.w	r1, r3, r2
 8001466:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800146a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800146e:	fb03 f302 	mul.w	r3, r3, r2
 8001472:	4419      	add	r1, r3
 8001474:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001478:	fba3 2303 	umull	r2, r3, r3, r3
 800147c:	4419      	add	r1, r3
 800147e:	460b      	mov	r3, r1
 8001480:	1891      	adds	r1, r2, r2
 8001482:	6139      	str	r1, [r7, #16]
 8001484:	415b      	adcs	r3, r3
 8001486:	617b      	str	r3, [r7, #20]
 8001488:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800148c:	4610      	mov	r0, r2
 800148e:	4619      	mov	r1, r3
 8001490:	f7ff f884 	bl	800059c <__aeabi_l2d>
 8001494:	a342      	add	r3, pc, #264	; (adr r3, 80015a0 <calculate+0x3b0>)
 8001496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800149a:	f7ff f9d7 	bl	800084c <__aeabi_ddiv>
 800149e:	4602      	mov	r2, r0
 80014a0:	460b      	mov	r3, r1
 80014a2:	4610      	mov	r0, r2
 80014a4:	4619      	mov	r1, r3
 80014a6:	f7ff fc3f 	bl	8000d28 <__aeabi_d2lz>
 80014aa:	4602      	mov	r2, r0
 80014ac:	460b      	mov	r3, r1
 80014ae:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
	OFFi = ((TEMP-2000)*(TEMP - 2000))/16;
 80014b2:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 80014b6:	f5b2 6afa 	subs.w	sl, r2, #2000	; 0x7d0
 80014ba:	f143 3bff 	adc.w	fp, r3, #4294967295
 80014be:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 80014c2:	f5b2 68fa 	subs.w	r8, r2, #2000	; 0x7d0
 80014c6:	f143 39ff 	adc.w	r9, r3, #4294967295
 80014ca:	fb08 f20b 	mul.w	r2, r8, fp
 80014ce:	fb0a f309 	mul.w	r3, sl, r9
 80014d2:	18d1      	adds	r1, r2, r3
 80014d4:	fbaa 2308 	umull	r2, r3, sl, r8
 80014d8:	4419      	add	r1, r3
 80014da:	460b      	mov	r3, r1
 80014dc:	2a00      	cmp	r2, #0
 80014de:	f173 0100 	sbcs.w	r1, r3, #0
 80014e2:	da02      	bge.n	80014ea <calculate+0x2fa>
 80014e4:	320f      	adds	r2, #15
 80014e6:	f143 0300 	adc.w	r3, r3, #0
 80014ea:	f04f 0000 	mov.w	r0, #0
 80014ee:	f04f 0100 	mov.w	r1, #0
 80014f2:	0910      	lsrs	r0, r2, #4
 80014f4:	ea40 7003 	orr.w	r0, r0, r3, lsl #28
 80014f8:	1119      	asrs	r1, r3, #4
 80014fa:	e9c7 011c 	strd	r0, r1, [r7, #112]	; 0x70
	SENSi = 0;
 80014fe:	f04f 0200 	mov.w	r2, #0
 8001502:	f04f 0300 	mov.w	r3, #0
 8001506:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78

	//	}

	OFF2 = OFF - OFFi;
 800150a:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 800150e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8001512:	1a84      	subs	r4, r0, r2
 8001514:	60bc      	str	r4, [r7, #8]
 8001516:	eb61 0303 	sbc.w	r3, r1, r3
 800151a:	60fb      	str	r3, [r7, #12]
 800151c:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8001520:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
	SENS2 = SENS - SENSi;
 8001524:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 8001528:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 800152c:	1a84      	subs	r4, r0, r2
 800152e:	603c      	str	r4, [r7, #0]
 8001530:	eb61 0303 	sbc.w	r3, r1, r3
 8001534:	607b      	str	r3, [r7, #4]
 8001536:	e9d7 3400 	ldrd	r3, r4, [r7]
 800153a:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58

	TEMP2 = (TEMP - Ti) / 100; //C
 800153e:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8001542:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8001546:	1a84      	subs	r4, r0, r2
 8001548:	633c      	str	r4, [r7, #48]	; 0x30
 800154a:	eb61 0303 	sbc.w	r3, r1, r3
 800154e:	637b      	str	r3, [r7, #52]	; 0x34
 8001550:	f04f 0264 	mov.w	r2, #100	; 0x64
 8001554:	f04f 0300 	mov.w	r3, #0
 8001558:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800155c:	f7ff fb94 	bl	8000c88 <__aeabi_ldivmod>
 8001560:	4602      	mov	r2, r0
 8001562:	460b      	mov	r3, r1
 8001564:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
	P2 = (((D1*SENS2)/2097152 - OFF2)/8192)/10; //mbar
 8001568:	4b12      	ldr	r3, [pc, #72]	; (80015b4 <calculate+0x3c4>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	461a      	mov	r2, r3
 800156e:	f04f 0300 	mov.w	r3, #0
 8001572:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8001574:	fb03 f001 	mul.w	r0, r3, r1
 8001578:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800157a:	fb02 f101 	mul.w	r1, r2, r1
 800157e:	4401      	add	r1, r0
 8001580:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8001582:	fba0 2302 	umull	r2, r3, r0, r2
 8001586:	4419      	add	r1, r3
 8001588:	460b      	mov	r3, r1
 800158a:	2a00      	cmp	r2, #0
 800158c:	f173 0100 	sbcs.w	r1, r3, #0
 8001590:	da14      	bge.n	80015bc <calculate+0x3cc>
 8001592:	4809      	ldr	r0, [pc, #36]	; (80015b8 <calculate+0x3c8>)
 8001594:	f04f 0100 	mov.w	r1, #0
 8001598:	1812      	adds	r2, r2, r0
 800159a:	eb41 0303 	adc.w	r3, r1, r3
 800159e:	e00d      	b.n	80015bc <calculate+0x3cc>
 80015a0:	fe280000 	.word	0xfe280000
 80015a4:	423fffff 	.word	0x423fffff
 80015a8:	20000210 	.word	0x20000210
 80015ac:	20000200 	.word	0x20000200
 80015b0:	007fffff 	.word	0x007fffff
 80015b4:	2000021c 	.word	0x2000021c
 80015b8:	001fffff 	.word	0x001fffff
 80015bc:	f04f 0000 	mov.w	r0, #0
 80015c0:	f04f 0100 	mov.w	r1, #0
 80015c4:	0d50      	lsrs	r0, r2, #21
 80015c6:	ea40 20c3 	orr.w	r0, r0, r3, lsl #11
 80015ca:	1559      	asrs	r1, r3, #21
 80015cc:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80015d0:	1a84      	subs	r4, r0, r2
 80015d2:	62bc      	str	r4, [r7, #40]	; 0x28
 80015d4:	eb61 0303 	sbc.w	r3, r1, r3
 80015d8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80015da:	f44f 32a0 	mov.w	r2, #81920	; 0x14000
 80015de:	f04f 0300 	mov.w	r3, #0
 80015e2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80015e6:	f7ff fb4f 	bl	8000c88 <__aeabi_ldivmod>
 80015ea:	4602      	mov	r2, r0
 80015ec:	460b      	mov	r3, r1
 80015ee:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
	int32_t res[2];
	res[0] = P;
 80015f2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80015f6:	643b      	str	r3, [r7, #64]	; 0x40
	res[1] = TEMP/100;
 80015f8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80015fc:	f04f 0264 	mov.w	r2, #100	; 0x64
 8001600:	f04f 0300 	mov.w	r3, #0
 8001604:	f7ff fb40 	bl	8000c88 <__aeabi_ldivmod>
 8001608:	4602      	mov	r2, r0
 800160a:	460b      	mov	r3, r1
 800160c:	4613      	mov	r3, r2
 800160e:	647b      	str	r3, [r7, #68]	; 0x44
	//	strcat(snum1,"\r\n");
	//	HAL_UART_Transmit(&huart2, (uint8_t*) snum1, strlen(snum1),6);



	return res[0];
 8001610:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
 8001612:	4618      	mov	r0, r3
 8001614:	37a8      	adds	r7, #168	; 0xa8
 8001616:	46bd      	mov	sp, r7
 8001618:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800161c <Thruster_Init>:
extern TIM_HandleTypeDef htim3;



void Thruster_Init()
{
 800161c:	b580      	push	{r7, lr}
 800161e:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start_IT(&htim2, TIM_CHANNEL_1);
 8001620:	2100      	movs	r1, #0
 8001622:	4811      	ldr	r0, [pc, #68]	; (8001668 <Thruster_Init+0x4c>)
 8001624:	f007 ffe4 	bl	80095f0 <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim2, TIM_CHANNEL_2);
 8001628:	2104      	movs	r1, #4
 800162a:	480f      	ldr	r0, [pc, #60]	; (8001668 <Thruster_Init+0x4c>)
 800162c:	f007 ffe0 	bl	80095f0 <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim2, TIM_CHANNEL_3);
 8001630:	2108      	movs	r1, #8
 8001632:	480d      	ldr	r0, [pc, #52]	; (8001668 <Thruster_Init+0x4c>)
 8001634:	f007 ffdc 	bl	80095f0 <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim2, TIM_CHANNEL_4);
 8001638:	210c      	movs	r1, #12
 800163a:	480b      	ldr	r0, [pc, #44]	; (8001668 <Thruster_Init+0x4c>)
 800163c:	f007 ffd8 	bl	80095f0 <HAL_TIM_PWM_Start_IT>

	HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_1);
 8001640:	2100      	movs	r1, #0
 8001642:	480a      	ldr	r0, [pc, #40]	; (800166c <Thruster_Init+0x50>)
 8001644:	f007 ffd4 	bl	80095f0 <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_2);
 8001648:	2104      	movs	r1, #4
 800164a:	4808      	ldr	r0, [pc, #32]	; (800166c <Thruster_Init+0x50>)
 800164c:	f007 ffd0 	bl	80095f0 <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_3);
 8001650:	2108      	movs	r1, #8
 8001652:	4806      	ldr	r0, [pc, #24]	; (800166c <Thruster_Init+0x50>)
 8001654:	f007 ffcc 	bl	80095f0 <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_4);
 8001658:	210c      	movs	r1, #12
 800165a:	4804      	ldr	r0, [pc, #16]	; (800166c <Thruster_Init+0x50>)
 800165c:	f007 ffc8 	bl	80095f0 <HAL_TIM_PWM_Start_IT>

	Thruster_Stop();
 8001660:	f000 f806 	bl	8001670 <Thruster_Stop>

}
 8001664:	bf00      	nop
 8001666:	bd80      	pop	{r7, pc}
 8001668:	200006bc 	.word	0x200006bc
 800166c:	200003f8 	.word	0x200003f8

08001670 <Thruster_Stop>:

void Thruster_Stop()
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0
	int speed = 150;
 8001676:	2396      	movs	r3, #150	; 0x96
 8001678:	607b      	str	r3, [r7, #4]

	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, speed);
 800167a:	4b14      	ldr	r3, [pc, #80]	; (80016cc <Thruster_Stop+0x5c>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	687a      	ldr	r2, [r7, #4]
 8001680:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, speed);
 8001682:	4b12      	ldr	r3, [pc, #72]	; (80016cc <Thruster_Stop+0x5c>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	687a      	ldr	r2, [r7, #4]
 8001688:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, speed);
 800168a:	4b10      	ldr	r3, [pc, #64]	; (80016cc <Thruster_Stop+0x5c>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	687a      	ldr	r2, [r7, #4]
 8001690:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, speed);
 8001692:	4b0e      	ldr	r3, [pc, #56]	; (80016cc <Thruster_Stop+0x5c>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	687a      	ldr	r2, [r7, #4]
 8001698:	641a      	str	r2, [r3, #64]	; 0x40

	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, speed);
 800169a:	4b0d      	ldr	r3, [pc, #52]	; (80016d0 <Thruster_Stop+0x60>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	687a      	ldr	r2, [r7, #4]
 80016a0:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, speed);
 80016a2:	4b0b      	ldr	r3, [pc, #44]	; (80016d0 <Thruster_Stop+0x60>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	687a      	ldr	r2, [r7, #4]
 80016a8:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, speed);
 80016aa:	4b09      	ldr	r3, [pc, #36]	; (80016d0 <Thruster_Stop+0x60>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	687a      	ldr	r2, [r7, #4]
 80016b0:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, speed);
 80016b2:	4b07      	ldr	r3, [pc, #28]	; (80016d0 <Thruster_Stop+0x60>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	687a      	ldr	r2, [r7, #4]
 80016b8:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_Delay(4000);
 80016ba:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 80016be:	f003 fb0f 	bl	8004ce0 <HAL_Delay>
}
 80016c2:	bf00      	nop
 80016c4:	3708      	adds	r7, #8
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	200006bc 	.word	0x200006bc
 80016d0:	200003f8 	.word	0x200003f8

080016d4 <Thruster_Set_Speed>:

void Thruster_Set_Speed(int *speed)
{
 80016d4:	b480      	push	{r7}
 80016d6:	b083      	sub	sp, #12
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]

	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, speed[2]);//3
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	3308      	adds	r3, #8
 80016e0:	681a      	ldr	r2, [r3, #0]
 80016e2:	4b19      	ldr	r3, [pc, #100]	; (8001748 <Thruster_Set_Speed+0x74>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, speed[0]);//1
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681a      	ldr	r2, [r3, #0]
 80016ec:	4b16      	ldr	r3, [pc, #88]	; (8001748 <Thruster_Set_Speed+0x74>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, speed[6]);//7
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	3318      	adds	r3, #24
 80016f6:	681a      	ldr	r2, [r3, #0]
 80016f8:	4b13      	ldr	r3, [pc, #76]	; (8001748 <Thruster_Set_Speed+0x74>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, speed[7]);//8
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	331c      	adds	r3, #28
 8001702:	681a      	ldr	r2, [r3, #0]
 8001704:	4b10      	ldr	r3, [pc, #64]	; (8001748 <Thruster_Set_Speed+0x74>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	641a      	str	r2, [r3, #64]	; 0x40

	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, speed[1]);//2
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	3304      	adds	r3, #4
 800170e:	681a      	ldr	r2, [r3, #0]
 8001710:	4b0e      	ldr	r3, [pc, #56]	; (800174c <Thruster_Set_Speed+0x78>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, speed[3]);//4
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	330c      	adds	r3, #12
 800171a:	681a      	ldr	r2, [r3, #0]
 800171c:	4b0b      	ldr	r3, [pc, #44]	; (800174c <Thruster_Set_Speed+0x78>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, speed[4]);//5
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	3310      	adds	r3, #16
 8001726:	681a      	ldr	r2, [r3, #0]
 8001728:	4b08      	ldr	r3, [pc, #32]	; (800174c <Thruster_Set_Speed+0x78>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, speed[5]);//6
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	3314      	adds	r3, #20
 8001732:	681a      	ldr	r2, [r3, #0]
 8001734:	4b05      	ldr	r3, [pc, #20]	; (800174c <Thruster_Set_Speed+0x78>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	641a      	str	r2, [r3, #64]	; 0x40

}
 800173a:	bf00      	nop
 800173c:	370c      	adds	r7, #12
 800173e:	46bd      	mov	sp, r7
 8001740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001744:	4770      	bx	lr
 8001746:	bf00      	nop
 8001748:	200006bc 	.word	0x200006bc
 800174c:	200003f8 	.word	0x200003f8

08001750 <Thruster_Set_Perc>:

void Thruster_Set_Perc(int *speed)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b08c      	sub	sp, #48	; 0x30
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
	int sec_speed[8];
	for(int i = 0;i<8;i++)
 8001758:	2300      	movs	r3, #0
 800175a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800175c:	e03e      	b.n	80017dc <Thruster_Set_Perc+0x8c>
	{
		if((speed[i]<100)&&(speed[i]>-100))
 800175e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001760:	009b      	lsls	r3, r3, #2
 8001762:	687a      	ldr	r2, [r7, #4]
 8001764:	4413      	add	r3, r2
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	2b63      	cmp	r3, #99	; 0x63
 800176a:	dc2c      	bgt.n	80017c6 <Thruster_Set_Perc+0x76>
 800176c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800176e:	009b      	lsls	r3, r3, #2
 8001770:	687a      	ldr	r2, [r7, #4]
 8001772:	4413      	add	r3, r2
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f113 0f63 	cmn.w	r3, #99	; 0x63
 800177a:	db24      	blt.n	80017c6 <Thruster_Set_Perc+0x76>
			sec_speed[i] = speed[i]*kpercsec+150;
 800177c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800177e:	009b      	lsls	r3, r3, #2
 8001780:	687a      	ldr	r2, [r7, #4]
 8001782:	4413      	add	r3, r2
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	4618      	mov	r0, r3
 8001788:	f7fe fecc 	bl	8000524 <__aeabi_i2d>
 800178c:	f04f 0200 	mov.w	r2, #0
 8001790:	4b1b      	ldr	r3, [pc, #108]	; (8001800 <Thruster_Set_Perc+0xb0>)
 8001792:	f7fe ff31 	bl	80005f8 <__aeabi_dmul>
 8001796:	4602      	mov	r2, r0
 8001798:	460b      	mov	r3, r1
 800179a:	4610      	mov	r0, r2
 800179c:	4619      	mov	r1, r3
 800179e:	a316      	add	r3, pc, #88	; (adr r3, 80017f8 <Thruster_Set_Perc+0xa8>)
 80017a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017a4:	f7fe fd72 	bl	800028c <__adddf3>
 80017a8:	4602      	mov	r2, r0
 80017aa:	460b      	mov	r3, r1
 80017ac:	4610      	mov	r0, r2
 80017ae:	4619      	mov	r1, r3
 80017b0:	f7ff f9d2 	bl	8000b58 <__aeabi_d2iz>
 80017b4:	4602      	mov	r2, r0
 80017b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017b8:	009b      	lsls	r3, r3, #2
 80017ba:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80017be:	440b      	add	r3, r1
 80017c0:	f843 2c24 	str.w	r2, [r3, #-36]
 80017c4:	e007      	b.n	80017d6 <Thruster_Set_Perc+0x86>
		else
			sec_speed[i] = 150;
 80017c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017c8:	009b      	lsls	r3, r3, #2
 80017ca:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80017ce:	4413      	add	r3, r2
 80017d0:	2296      	movs	r2, #150	; 0x96
 80017d2:	f843 2c24 	str.w	r2, [r3, #-36]
	for(int i = 0;i<8;i++)
 80017d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017d8:	3301      	adds	r3, #1
 80017da:	62fb      	str	r3, [r7, #44]	; 0x2c
 80017dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017de:	2b07      	cmp	r3, #7
 80017e0:	ddbd      	ble.n	800175e <Thruster_Set_Perc+0xe>
	}

	Thruster_Set_Speed(sec_speed);
 80017e2:	f107 030c 	add.w	r3, r7, #12
 80017e6:	4618      	mov	r0, r3
 80017e8:	f7ff ff74 	bl	80016d4 <Thruster_Set_Speed>

}
 80017ec:	bf00      	nop
 80017ee:	3730      	adds	r7, #48	; 0x30
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	f3af 8000 	nop.w
 80017f8:	00000000 	.word	0x00000000
 80017fc:	4062c000 	.word	0x4062c000
 8001800:	3fe00000 	.word	0x3fe00000
 8001804:	00000000 	.word	0x00000000

08001808 <imu9dof>:
#define PI 3.1416f
float pitch_qs, roll_qs, yaw_qs;
extern float magX_bias, magY_bias;

void imu9dof(float* acc_in, float* gyro_in, float* mag_in, float dt, float* out)
{
 8001808:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800180c:	b09e      	sub	sp, #120	; 0x78
 800180e:	af00      	add	r7, sp, #0
 8001810:	6178      	str	r0, [r7, #20]
 8001812:	6139      	str	r1, [r7, #16]
 8001814:	60fa      	str	r2, [r7, #12]
 8001816:	ed87 0a02 	vstr	s0, [r7, #8]
 800181a:	607b      	str	r3, [r7, #4]
	float Q_angle = 0.001f, Q_bias = 0.003f, R_measure = 0.001f;
 800181c:	4bd0      	ldr	r3, [pc, #832]	; (8001b60 <imu9dof+0x358>)
 800181e:	677b      	str	r3, [r7, #116]	; 0x74
 8001820:	4bd0      	ldr	r3, [pc, #832]	; (8001b64 <imu9dof+0x35c>)
 8001822:	673b      	str	r3, [r7, #112]	; 0x70
 8001824:	4bce      	ldr	r3, [pc, #824]	; (8001b60 <imu9dof+0x358>)
 8001826:	66fb      	str	r3, [r7, #108]	; 0x6c
	float Q_angle_yaw = 0.01f, Q_bias_yaw = 0.03f, R_measure_yaw = 0.001f;
 8001828:	4bcf      	ldr	r3, [pc, #828]	; (8001b68 <imu9dof+0x360>)
 800182a:	66bb      	str	r3, [r7, #104]	; 0x68
 800182c:	4bcf      	ldr	r3, [pc, #828]	; (8001b6c <imu9dof+0x364>)
 800182e:	667b      	str	r3, [r7, #100]	; 0x64
 8001830:	4bcb      	ldr	r3, [pc, #812]	; (8001b60 <imu9dof+0x358>)
 8001832:	663b      	str	r3, [r7, #96]	; 0x60
	static float pitch = 0.0f, roll = 0.0f, yaw = 0.0f, bias_pitch = 0.0f, bias_roll = 0.0f, bias_yaw = 0.0f;
	static float P_pitch[2][2], P_roll[2][2], P_yaw[2][2];
	
	// Pitch
	P_pitch[0][0] = 0.0f;
 8001834:	4bce      	ldr	r3, [pc, #824]	; (8001b70 <imu9dof+0x368>)
 8001836:	f04f 0200 	mov.w	r2, #0
 800183a:	601a      	str	r2, [r3, #0]
  P_pitch[0][1] = 0.0f;
 800183c:	4bcc      	ldr	r3, [pc, #816]	; (8001b70 <imu9dof+0x368>)
 800183e:	f04f 0200 	mov.w	r2, #0
 8001842:	605a      	str	r2, [r3, #4]
  P_pitch[1][0] = 0.0f;
 8001844:	4bca      	ldr	r3, [pc, #808]	; (8001b70 <imu9dof+0x368>)
 8001846:	f04f 0200 	mov.w	r2, #0
 800184a:	609a      	str	r2, [r3, #8]
  P_pitch[1][1] = 0.0f;
 800184c:	4bc8      	ldr	r3, [pc, #800]	; (8001b70 <imu9dof+0x368>)
 800184e:	f04f 0200 	mov.w	r2, #0
 8001852:	60da      	str	r2, [r3, #12]
	
	gyro_in[1] = -gyro_in[1] - bias_pitch;
 8001854:	693b      	ldr	r3, [r7, #16]
 8001856:	3304      	adds	r3, #4
 8001858:	edd3 7a00 	vldr	s15, [r3]
 800185c:	eeb1 7a67 	vneg.f32	s14, s15
 8001860:	4bc4      	ldr	r3, [pc, #784]	; (8001b74 <imu9dof+0x36c>)
 8001862:	edd3 7a00 	vldr	s15, [r3]
 8001866:	693b      	ldr	r3, [r7, #16]
 8001868:	3304      	adds	r3, #4
 800186a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800186e:	edc3 7a00 	vstr	s15, [r3]
	pitch += dt*gyro_in[1];
 8001872:	693b      	ldr	r3, [r7, #16]
 8001874:	3304      	adds	r3, #4
 8001876:	ed93 7a00 	vldr	s14, [r3]
 800187a:	edd7 7a02 	vldr	s15, [r7, #8]
 800187e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001882:	4bbd      	ldr	r3, [pc, #756]	; (8001b78 <imu9dof+0x370>)
 8001884:	edd3 7a00 	vldr	s15, [r3]
 8001888:	ee77 7a27 	vadd.f32	s15, s14, s15
 800188c:	4bba      	ldr	r3, [pc, #744]	; (8001b78 <imu9dof+0x370>)
 800188e:	edc3 7a00 	vstr	s15, [r3]
	
	P_pitch[0][0] += dt * (dt*P_pitch[1][1] - P_pitch[0][1] - P_pitch[1][0] + Q_angle);
 8001892:	4bb7      	ldr	r3, [pc, #732]	; (8001b70 <imu9dof+0x368>)
 8001894:	ed93 7a00 	vldr	s14, [r3]
 8001898:	4bb5      	ldr	r3, [pc, #724]	; (8001b70 <imu9dof+0x368>)
 800189a:	edd3 6a03 	vldr	s13, [r3, #12]
 800189e:	edd7 7a02 	vldr	s15, [r7, #8]
 80018a2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80018a6:	4bb2      	ldr	r3, [pc, #712]	; (8001b70 <imu9dof+0x368>)
 80018a8:	edd3 7a01 	vldr	s15, [r3, #4]
 80018ac:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80018b0:	4baf      	ldr	r3, [pc, #700]	; (8001b70 <imu9dof+0x368>)
 80018b2:	edd3 7a02 	vldr	s15, [r3, #8]
 80018b6:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80018ba:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 80018be:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80018c2:	edd7 7a02 	vldr	s15, [r7, #8]
 80018c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018ce:	4ba8      	ldr	r3, [pc, #672]	; (8001b70 <imu9dof+0x368>)
 80018d0:	edc3 7a00 	vstr	s15, [r3]
	P_pitch[0][1] -= dt * P_pitch[1][1];
 80018d4:	4ba6      	ldr	r3, [pc, #664]	; (8001b70 <imu9dof+0x368>)
 80018d6:	ed93 7a01 	vldr	s14, [r3, #4]
 80018da:	4ba5      	ldr	r3, [pc, #660]	; (8001b70 <imu9dof+0x368>)
 80018dc:	edd3 6a03 	vldr	s13, [r3, #12]
 80018e0:	edd7 7a02 	vldr	s15, [r7, #8]
 80018e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018ec:	4ba0      	ldr	r3, [pc, #640]	; (8001b70 <imu9dof+0x368>)
 80018ee:	edc3 7a01 	vstr	s15, [r3, #4]
	P_pitch[1][0] -= dt * P_pitch[1][1];
 80018f2:	4b9f      	ldr	r3, [pc, #636]	; (8001b70 <imu9dof+0x368>)
 80018f4:	ed93 7a02 	vldr	s14, [r3, #8]
 80018f8:	4b9d      	ldr	r3, [pc, #628]	; (8001b70 <imu9dof+0x368>)
 80018fa:	edd3 6a03 	vldr	s13, [r3, #12]
 80018fe:	edd7 7a02 	vldr	s15, [r7, #8]
 8001902:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001906:	ee77 7a67 	vsub.f32	s15, s14, s15
 800190a:	4b99      	ldr	r3, [pc, #612]	; (8001b70 <imu9dof+0x368>)
 800190c:	edc3 7a02 	vstr	s15, [r3, #8]
  P_pitch[1][1] += Q_bias * dt;
 8001910:	4b97      	ldr	r3, [pc, #604]	; (8001b70 <imu9dof+0x368>)
 8001912:	ed93 7a03 	vldr	s14, [r3, #12]
 8001916:	edd7 6a1c 	vldr	s13, [r7, #112]	; 0x70
 800191a:	edd7 7a02 	vldr	s15, [r7, #8]
 800191e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001922:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001926:	4b92      	ldr	r3, [pc, #584]	; (8001b70 <imu9dof+0x368>)
 8001928:	edc3 7a03 	vstr	s15, [r3, #12]
	
	pitch_qs = -atan2(-acc_in[1], sqrt((acc_in[0]*acc_in[0])+(acc_in[2]*acc_in[2])))*180/PI;
 800192c:	697b      	ldr	r3, [r7, #20]
 800192e:	3304      	adds	r3, #4
 8001930:	edd3 7a00 	vldr	s15, [r3]
 8001934:	eef1 7a67 	vneg.f32	s15, s15
 8001938:	ee17 3a90 	vmov	r3, s15
 800193c:	4618      	mov	r0, r3
 800193e:	f7fe fe03 	bl	8000548 <__aeabi_f2d>
 8001942:	4682      	mov	sl, r0
 8001944:	468b      	mov	fp, r1
 8001946:	697b      	ldr	r3, [r7, #20]
 8001948:	ed93 7a00 	vldr	s14, [r3]
 800194c:	697b      	ldr	r3, [r7, #20]
 800194e:	edd3 7a00 	vldr	s15, [r3]
 8001952:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001956:	697b      	ldr	r3, [r7, #20]
 8001958:	3308      	adds	r3, #8
 800195a:	edd3 6a00 	vldr	s13, [r3]
 800195e:	697b      	ldr	r3, [r7, #20]
 8001960:	3308      	adds	r3, #8
 8001962:	edd3 7a00 	vldr	s15, [r3]
 8001966:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800196a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800196e:	ee17 0a90 	vmov	r0, s15
 8001972:	f7fe fde9 	bl	8000548 <__aeabi_f2d>
 8001976:	4602      	mov	r2, r0
 8001978:	460b      	mov	r3, r1
 800197a:	ec43 2b10 	vmov	d0, r2, r3
 800197e:	f009 fec9 	bl	800b714 <sqrt>
 8001982:	eeb0 7a40 	vmov.f32	s14, s0
 8001986:	eef0 7a60 	vmov.f32	s15, s1
 800198a:	eeb0 1a47 	vmov.f32	s2, s14
 800198e:	eef0 1a67 	vmov.f32	s3, s15
 8001992:	ec4b ab10 	vmov	d0, sl, fp
 8001996:	f009 febb 	bl	800b710 <atan2>
 800199a:	ec53 2b10 	vmov	r2, r3, d0
 800199e:	4690      	mov	r8, r2
 80019a0:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 80019a4:	f04f 0200 	mov.w	r2, #0
 80019a8:	4b74      	ldr	r3, [pc, #464]	; (8001b7c <imu9dof+0x374>)
 80019aa:	4640      	mov	r0, r8
 80019ac:	4649      	mov	r1, r9
 80019ae:	f7fe fe23 	bl	80005f8 <__aeabi_dmul>
 80019b2:	4602      	mov	r2, r0
 80019b4:	460b      	mov	r3, r1
 80019b6:	4610      	mov	r0, r2
 80019b8:	4619      	mov	r1, r3
 80019ba:	a367      	add	r3, pc, #412	; (adr r3, 8001b58 <imu9dof+0x350>)
 80019bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019c0:	f7fe ff44 	bl	800084c <__aeabi_ddiv>
 80019c4:	4602      	mov	r2, r0
 80019c6:	460b      	mov	r3, r1
 80019c8:	4610      	mov	r0, r2
 80019ca:	4619      	mov	r1, r3
 80019cc:	f7ff f90c 	bl	8000be8 <__aeabi_d2f>
 80019d0:	4603      	mov	r3, r0
 80019d2:	4a6b      	ldr	r2, [pc, #428]	; (8001b80 <imu9dof+0x378>)
 80019d4:	6013      	str	r3, [r2, #0]
	float y_pitch = pitch_qs - pitch;
 80019d6:	4b6a      	ldr	r3, [pc, #424]	; (8001b80 <imu9dof+0x378>)
 80019d8:	ed93 7a00 	vldr	s14, [r3]
 80019dc:	4b66      	ldr	r3, [pc, #408]	; (8001b78 <imu9dof+0x370>)
 80019de:	edd3 7a00 	vldr	s15, [r3]
 80019e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019e6:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
	
	float S_pitch = P_pitch[0][0] + R_measure;
 80019ea:	4b61      	ldr	r3, [pc, #388]	; (8001b70 <imu9dof+0x368>)
 80019ec:	edd3 7a00 	vldr	s15, [r3]
 80019f0:	ed97 7a1b 	vldr	s14, [r7, #108]	; 0x6c
 80019f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019f8:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
	
	float K_pitch[2];
	K_pitch[0] = P_pitch[0][0] / S_pitch;
 80019fc:	4b5c      	ldr	r3, [pc, #368]	; (8001b70 <imu9dof+0x368>)
 80019fe:	edd3 6a00 	vldr	s13, [r3]
 8001a02:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8001a06:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a0a:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
  K_pitch[1] = P_pitch[1][0] / S_pitch;
 8001a0e:	4b58      	ldr	r3, [pc, #352]	; (8001b70 <imu9dof+0x368>)
 8001a10:	edd3 6a02 	vldr	s13, [r3, #8]
 8001a14:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8001a18:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a1c:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	
	pitch += K_pitch[0] * y_pitch;
 8001a20:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8001a24:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001a28:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a2c:	4b52      	ldr	r3, [pc, #328]	; (8001b78 <imu9dof+0x370>)
 8001a2e:	edd3 7a00 	vldr	s15, [r3]
 8001a32:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a36:	4b50      	ldr	r3, [pc, #320]	; (8001b78 <imu9dof+0x370>)
 8001a38:	edc3 7a00 	vstr	s15, [r3]
  bias_pitch += K_pitch[1] * y_pitch;
 8001a3c:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8001a40:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001a44:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a48:	4b4a      	ldr	r3, [pc, #296]	; (8001b74 <imu9dof+0x36c>)
 8001a4a:	edd3 7a00 	vldr	s15, [r3]
 8001a4e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a52:	4b48      	ldr	r3, [pc, #288]	; (8001b74 <imu9dof+0x36c>)
 8001a54:	edc3 7a00 	vstr	s15, [r3]
	
	float P00_temp_pitch = P_pitch[0][0];
 8001a58:	4b45      	ldr	r3, [pc, #276]	; (8001b70 <imu9dof+0x368>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	657b      	str	r3, [r7, #84]	; 0x54
  float P01_temp_pitch = P_pitch[0][1];
 8001a5e:	4b44      	ldr	r3, [pc, #272]	; (8001b70 <imu9dof+0x368>)
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	653b      	str	r3, [r7, #80]	; 0x50

  P_pitch[0][0] -= K_pitch[0] * P00_temp_pitch;
 8001a64:	4b42      	ldr	r3, [pc, #264]	; (8001b70 <imu9dof+0x368>)
 8001a66:	ed93 7a00 	vldr	s14, [r3]
 8001a6a:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8001a6e:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001a72:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a76:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a7a:	4b3d      	ldr	r3, [pc, #244]	; (8001b70 <imu9dof+0x368>)
 8001a7c:	edc3 7a00 	vstr	s15, [r3]
  P_pitch[0][1] -= K_pitch[0] * P01_temp_pitch;
 8001a80:	4b3b      	ldr	r3, [pc, #236]	; (8001b70 <imu9dof+0x368>)
 8001a82:	ed93 7a01 	vldr	s14, [r3, #4]
 8001a86:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8001a8a:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8001a8e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a92:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a96:	4b36      	ldr	r3, [pc, #216]	; (8001b70 <imu9dof+0x368>)
 8001a98:	edc3 7a01 	vstr	s15, [r3, #4]
  P_pitch[1][0] -= K_pitch[1] * P00_temp_pitch;
 8001a9c:	4b34      	ldr	r3, [pc, #208]	; (8001b70 <imu9dof+0x368>)
 8001a9e:	ed93 7a02 	vldr	s14, [r3, #8]
 8001aa2:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8001aa6:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001aaa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001aae:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ab2:	4b2f      	ldr	r3, [pc, #188]	; (8001b70 <imu9dof+0x368>)
 8001ab4:	edc3 7a02 	vstr	s15, [r3, #8]
  P_pitch[1][1] -= K_pitch[1] * P01_temp_pitch;
 8001ab8:	4b2d      	ldr	r3, [pc, #180]	; (8001b70 <imu9dof+0x368>)
 8001aba:	ed93 7a03 	vldr	s14, [r3, #12]
 8001abe:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8001ac2:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8001ac6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001aca:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ace:	4b28      	ldr	r3, [pc, #160]	; (8001b70 <imu9dof+0x368>)
 8001ad0:	edc3 7a03 	vstr	s15, [r3, #12]
	
	//Roll
	P_roll[0][0] = 0.0f;
 8001ad4:	4b2b      	ldr	r3, [pc, #172]	; (8001b84 <imu9dof+0x37c>)
 8001ad6:	f04f 0200 	mov.w	r2, #0
 8001ada:	601a      	str	r2, [r3, #0]
  P_roll[0][1] = 0.0f;
 8001adc:	4b29      	ldr	r3, [pc, #164]	; (8001b84 <imu9dof+0x37c>)
 8001ade:	f04f 0200 	mov.w	r2, #0
 8001ae2:	605a      	str	r2, [r3, #4]
  P_roll[1][0] = 0.0f;
 8001ae4:	4b27      	ldr	r3, [pc, #156]	; (8001b84 <imu9dof+0x37c>)
 8001ae6:	f04f 0200 	mov.w	r2, #0
 8001aea:	609a      	str	r2, [r3, #8]
  P_roll[1][1] = 0.0f;
 8001aec:	4b25      	ldr	r3, [pc, #148]	; (8001b84 <imu9dof+0x37c>)
 8001aee:	f04f 0200 	mov.w	r2, #0
 8001af2:	60da      	str	r2, [r3, #12]
	
	gyro_in[0] = gyro_in[0] - bias_roll;
 8001af4:	693b      	ldr	r3, [r7, #16]
 8001af6:	ed93 7a00 	vldr	s14, [r3]
 8001afa:	4b23      	ldr	r3, [pc, #140]	; (8001b88 <imu9dof+0x380>)
 8001afc:	edd3 7a00 	vldr	s15, [r3]
 8001b00:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b04:	693b      	ldr	r3, [r7, #16]
 8001b06:	edc3 7a00 	vstr	s15, [r3]
	roll += dt*gyro_in[0];
 8001b0a:	693b      	ldr	r3, [r7, #16]
 8001b0c:	ed93 7a00 	vldr	s14, [r3]
 8001b10:	edd7 7a02 	vldr	s15, [r7, #8]
 8001b14:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b18:	4b1c      	ldr	r3, [pc, #112]	; (8001b8c <imu9dof+0x384>)
 8001b1a:	edd3 7a00 	vldr	s15, [r3]
 8001b1e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b22:	4b1a      	ldr	r3, [pc, #104]	; (8001b8c <imu9dof+0x384>)
 8001b24:	edc3 7a00 	vstr	s15, [r3]
	
	P_roll[0][0] += dt * (dt*P_roll[1][1] - P_roll[0][1] - P_roll[1][0] + Q_angle);
 8001b28:	4b16      	ldr	r3, [pc, #88]	; (8001b84 <imu9dof+0x37c>)
 8001b2a:	ed93 7a00 	vldr	s14, [r3]
 8001b2e:	4b15      	ldr	r3, [pc, #84]	; (8001b84 <imu9dof+0x37c>)
 8001b30:	edd3 6a03 	vldr	s13, [r3, #12]
 8001b34:	edd7 7a02 	vldr	s15, [r7, #8]
 8001b38:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001b3c:	4b11      	ldr	r3, [pc, #68]	; (8001b84 <imu9dof+0x37c>)
 8001b3e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001b42:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001b46:	4b0f      	ldr	r3, [pc, #60]	; (8001b84 <imu9dof+0x37c>)
 8001b48:	edd3 7a02 	vldr	s15, [r3, #8]
 8001b4c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001b50:	e01e      	b.n	8001b90 <imu9dof+0x388>
 8001b52:	bf00      	nop
 8001b54:	f3af 8000 	nop.w
 8001b58:	20000000 	.word	0x20000000
 8001b5c:	400921ff 	.word	0x400921ff
 8001b60:	3a83126f 	.word	0x3a83126f
 8001b64:	3b449ba6 	.word	0x3b449ba6
 8001b68:	3c23d70a 	.word	0x3c23d70a
 8001b6c:	3cf5c28f 	.word	0x3cf5c28f
 8001b70:	2000011c 	.word	0x2000011c
 8001b74:	2000012c 	.word	0x2000012c
 8001b78:	20000130 	.word	0x20000130
 8001b7c:	40668000 	.word	0x40668000
 8001b80:	20000224 	.word	0x20000224
 8001b84:	20000134 	.word	0x20000134
 8001b88:	20000144 	.word	0x20000144
 8001b8c:	20000148 	.word	0x20000148
 8001b90:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8001b94:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001b98:	edd7 7a02 	vldr	s15, [r7, #8]
 8001b9c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ba0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ba4:	4bd8      	ldr	r3, [pc, #864]	; (8001f08 <imu9dof+0x700>)
 8001ba6:	edc3 7a00 	vstr	s15, [r3]
	P_roll[0][1] -= dt * P_roll[1][1];
 8001baa:	4bd7      	ldr	r3, [pc, #860]	; (8001f08 <imu9dof+0x700>)
 8001bac:	ed93 7a01 	vldr	s14, [r3, #4]
 8001bb0:	4bd5      	ldr	r3, [pc, #852]	; (8001f08 <imu9dof+0x700>)
 8001bb2:	edd3 6a03 	vldr	s13, [r3, #12]
 8001bb6:	edd7 7a02 	vldr	s15, [r7, #8]
 8001bba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bbe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001bc2:	4bd1      	ldr	r3, [pc, #836]	; (8001f08 <imu9dof+0x700>)
 8001bc4:	edc3 7a01 	vstr	s15, [r3, #4]
	P_roll[1][0] -= dt * P_roll[1][1];
 8001bc8:	4bcf      	ldr	r3, [pc, #828]	; (8001f08 <imu9dof+0x700>)
 8001bca:	ed93 7a02 	vldr	s14, [r3, #8]
 8001bce:	4bce      	ldr	r3, [pc, #824]	; (8001f08 <imu9dof+0x700>)
 8001bd0:	edd3 6a03 	vldr	s13, [r3, #12]
 8001bd4:	edd7 7a02 	vldr	s15, [r7, #8]
 8001bd8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bdc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001be0:	4bc9      	ldr	r3, [pc, #804]	; (8001f08 <imu9dof+0x700>)
 8001be2:	edc3 7a02 	vstr	s15, [r3, #8]
  P_roll[1][1] += Q_bias * dt;
 8001be6:	4bc8      	ldr	r3, [pc, #800]	; (8001f08 <imu9dof+0x700>)
 8001be8:	ed93 7a03 	vldr	s14, [r3, #12]
 8001bec:	edd7 6a1c 	vldr	s13, [r7, #112]	; 0x70
 8001bf0:	edd7 7a02 	vldr	s15, [r7, #8]
 8001bf4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bf8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bfc:	4bc2      	ldr	r3, [pc, #776]	; (8001f08 <imu9dof+0x700>)
 8001bfe:	edc3 7a03 	vstr	s15, [r3, #12]
	
	roll_qs = atan2(-acc_in[0], sqrt((acc_in[1]*acc_in[1])+(acc_in[2]*acc_in[2])))*180/PI;
 8001c02:	697b      	ldr	r3, [r7, #20]
 8001c04:	edd3 7a00 	vldr	s15, [r3]
 8001c08:	eef1 7a67 	vneg.f32	s15, s15
 8001c0c:	ee17 3a90 	vmov	r3, s15
 8001c10:	4618      	mov	r0, r3
 8001c12:	f7fe fc99 	bl	8000548 <__aeabi_f2d>
 8001c16:	4680      	mov	r8, r0
 8001c18:	4689      	mov	r9, r1
 8001c1a:	697b      	ldr	r3, [r7, #20]
 8001c1c:	3304      	adds	r3, #4
 8001c1e:	ed93 7a00 	vldr	s14, [r3]
 8001c22:	697b      	ldr	r3, [r7, #20]
 8001c24:	3304      	adds	r3, #4
 8001c26:	edd3 7a00 	vldr	s15, [r3]
 8001c2a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c2e:	697b      	ldr	r3, [r7, #20]
 8001c30:	3308      	adds	r3, #8
 8001c32:	edd3 6a00 	vldr	s13, [r3]
 8001c36:	697b      	ldr	r3, [r7, #20]
 8001c38:	3308      	adds	r3, #8
 8001c3a:	edd3 7a00 	vldr	s15, [r3]
 8001c3e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c42:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c46:	ee17 0a90 	vmov	r0, s15
 8001c4a:	f7fe fc7d 	bl	8000548 <__aeabi_f2d>
 8001c4e:	4602      	mov	r2, r0
 8001c50:	460b      	mov	r3, r1
 8001c52:	ec43 2b10 	vmov	d0, r2, r3
 8001c56:	f009 fd5d 	bl	800b714 <sqrt>
 8001c5a:	eeb0 7a40 	vmov.f32	s14, s0
 8001c5e:	eef0 7a60 	vmov.f32	s15, s1
 8001c62:	eeb0 1a47 	vmov.f32	s2, s14
 8001c66:	eef0 1a67 	vmov.f32	s3, s15
 8001c6a:	ec49 8b10 	vmov	d0, r8, r9
 8001c6e:	f009 fd4f 	bl	800b710 <atan2>
 8001c72:	ec51 0b10 	vmov	r0, r1, d0
 8001c76:	f04f 0200 	mov.w	r2, #0
 8001c7a:	4ba4      	ldr	r3, [pc, #656]	; (8001f0c <imu9dof+0x704>)
 8001c7c:	f7fe fcbc 	bl	80005f8 <__aeabi_dmul>
 8001c80:	4602      	mov	r2, r0
 8001c82:	460b      	mov	r3, r1
 8001c84:	4610      	mov	r0, r2
 8001c86:	4619      	mov	r1, r3
 8001c88:	a39d      	add	r3, pc, #628	; (adr r3, 8001f00 <imu9dof+0x6f8>)
 8001c8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c8e:	f7fe fddd 	bl	800084c <__aeabi_ddiv>
 8001c92:	4602      	mov	r2, r0
 8001c94:	460b      	mov	r3, r1
 8001c96:	4610      	mov	r0, r2
 8001c98:	4619      	mov	r1, r3
 8001c9a:	f7fe ffa5 	bl	8000be8 <__aeabi_d2f>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	4a9b      	ldr	r2, [pc, #620]	; (8001f10 <imu9dof+0x708>)
 8001ca2:	6013      	str	r3, [r2, #0]
	float y_roll = roll_qs - roll;
 8001ca4:	4b9a      	ldr	r3, [pc, #616]	; (8001f10 <imu9dof+0x708>)
 8001ca6:	ed93 7a00 	vldr	s14, [r3]
 8001caa:	4b9a      	ldr	r3, [pc, #616]	; (8001f14 <imu9dof+0x70c>)
 8001cac:	edd3 7a00 	vldr	s15, [r3]
 8001cb0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001cb4:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
	
	float S_roll = P_roll[0][0] + R_measure;
 8001cb8:	4b93      	ldr	r3, [pc, #588]	; (8001f08 <imu9dof+0x700>)
 8001cba:	edd3 7a00 	vldr	s15, [r3]
 8001cbe:	ed97 7a1b 	vldr	s14, [r7, #108]	; 0x6c
 8001cc2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cc6:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
	
	float K_roll[2];
	K_roll[0] = P_roll[0][0] / S_roll;
 8001cca:	4b8f      	ldr	r3, [pc, #572]	; (8001f08 <imu9dof+0x700>)
 8001ccc:	edd3 6a00 	vldr	s13, [r3]
 8001cd0:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8001cd4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001cd8:	edc7 7a08 	vstr	s15, [r7, #32]
  K_roll[1] = P_roll[1][0] / S_roll;
 8001cdc:	4b8a      	ldr	r3, [pc, #552]	; (8001f08 <imu9dof+0x700>)
 8001cde:	edd3 6a02 	vldr	s13, [r3, #8]
 8001ce2:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8001ce6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001cea:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	
	roll += K_roll[0] * y_roll;
 8001cee:	ed97 7a08 	vldr	s14, [r7, #32]
 8001cf2:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8001cf6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001cfa:	4b86      	ldr	r3, [pc, #536]	; (8001f14 <imu9dof+0x70c>)
 8001cfc:	edd3 7a00 	vldr	s15, [r3]
 8001d00:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d04:	4b83      	ldr	r3, [pc, #524]	; (8001f14 <imu9dof+0x70c>)
 8001d06:	edc3 7a00 	vstr	s15, [r3]
  bias_roll += K_roll[1] * y_roll;
 8001d0a:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8001d0e:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8001d12:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d16:	4b80      	ldr	r3, [pc, #512]	; (8001f18 <imu9dof+0x710>)
 8001d18:	edd3 7a00 	vldr	s15, [r3]
 8001d1c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d20:	4b7d      	ldr	r3, [pc, #500]	; (8001f18 <imu9dof+0x710>)
 8001d22:	edc3 7a00 	vstr	s15, [r3]
	
	float P00_temp_roll = P_roll[0][0];
 8001d26:	4b78      	ldr	r3, [pc, #480]	; (8001f08 <imu9dof+0x700>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	647b      	str	r3, [r7, #68]	; 0x44
  float P01_temp_roll = P_roll[0][1];
 8001d2c:	4b76      	ldr	r3, [pc, #472]	; (8001f08 <imu9dof+0x700>)
 8001d2e:	685b      	ldr	r3, [r3, #4]
 8001d30:	643b      	str	r3, [r7, #64]	; 0x40

  P_roll[0][0] -= K_roll[0] * P00_temp_roll;
 8001d32:	4b75      	ldr	r3, [pc, #468]	; (8001f08 <imu9dof+0x700>)
 8001d34:	ed93 7a00 	vldr	s14, [r3]
 8001d38:	edd7 6a08 	vldr	s13, [r7, #32]
 8001d3c:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001d40:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d44:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d48:	4b6f      	ldr	r3, [pc, #444]	; (8001f08 <imu9dof+0x700>)
 8001d4a:	edc3 7a00 	vstr	s15, [r3]
  P_roll[0][1] -= K_roll[0] * P01_temp_roll;
 8001d4e:	4b6e      	ldr	r3, [pc, #440]	; (8001f08 <imu9dof+0x700>)
 8001d50:	ed93 7a01 	vldr	s14, [r3, #4]
 8001d54:	edd7 6a08 	vldr	s13, [r7, #32]
 8001d58:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001d5c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d60:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d64:	4b68      	ldr	r3, [pc, #416]	; (8001f08 <imu9dof+0x700>)
 8001d66:	edc3 7a01 	vstr	s15, [r3, #4]
  P_roll[1][0] -= K_roll[1] * P00_temp_roll;
 8001d6a:	4b67      	ldr	r3, [pc, #412]	; (8001f08 <imu9dof+0x700>)
 8001d6c:	ed93 7a02 	vldr	s14, [r3, #8]
 8001d70:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8001d74:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001d78:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d7c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d80:	4b61      	ldr	r3, [pc, #388]	; (8001f08 <imu9dof+0x700>)
 8001d82:	edc3 7a02 	vstr	s15, [r3, #8]
  P_roll[1][1] -= K_roll[1] * P01_temp_roll;
 8001d86:	4b60      	ldr	r3, [pc, #384]	; (8001f08 <imu9dof+0x700>)
 8001d88:	ed93 7a03 	vldr	s14, [r3, #12]
 8001d8c:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8001d90:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001d94:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d98:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d9c:	4b5a      	ldr	r3, [pc, #360]	; (8001f08 <imu9dof+0x700>)
 8001d9e:	edc3 7a03 	vstr	s15, [r3, #12]
	
	//Yaw
	
	P_yaw[0][0] = 0.0f;
 8001da2:	4b5e      	ldr	r3, [pc, #376]	; (8001f1c <imu9dof+0x714>)
 8001da4:	f04f 0200 	mov.w	r2, #0
 8001da8:	601a      	str	r2, [r3, #0]
  P_yaw[0][1] = 0.0f;
 8001daa:	4b5c      	ldr	r3, [pc, #368]	; (8001f1c <imu9dof+0x714>)
 8001dac:	f04f 0200 	mov.w	r2, #0
 8001db0:	605a      	str	r2, [r3, #4]
  P_yaw[1][0] = 0.0f;
 8001db2:	4b5a      	ldr	r3, [pc, #360]	; (8001f1c <imu9dof+0x714>)
 8001db4:	f04f 0200 	mov.w	r2, #0
 8001db8:	609a      	str	r2, [r3, #8]
  P_yaw[1][1] = 0.0f;
 8001dba:	4b58      	ldr	r3, [pc, #352]	; (8001f1c <imu9dof+0x714>)
 8001dbc:	f04f 0200 	mov.w	r2, #0
 8001dc0:	60da      	str	r2, [r3, #12]
	
	gyro_in[2] = -gyro_in[2] - bias_yaw;
 8001dc2:	693b      	ldr	r3, [r7, #16]
 8001dc4:	3308      	adds	r3, #8
 8001dc6:	edd3 7a00 	vldr	s15, [r3]
 8001dca:	eeb1 7a67 	vneg.f32	s14, s15
 8001dce:	4b54      	ldr	r3, [pc, #336]	; (8001f20 <imu9dof+0x718>)
 8001dd0:	edd3 7a00 	vldr	s15, [r3]
 8001dd4:	693b      	ldr	r3, [r7, #16]
 8001dd6:	3308      	adds	r3, #8
 8001dd8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ddc:	edc3 7a00 	vstr	s15, [r3]
	yaw += dt*gyro_in[2];
 8001de0:	693b      	ldr	r3, [r7, #16]
 8001de2:	3308      	adds	r3, #8
 8001de4:	ed93 7a00 	vldr	s14, [r3]
 8001de8:	edd7 7a02 	vldr	s15, [r7, #8]
 8001dec:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001df0:	4b4c      	ldr	r3, [pc, #304]	; (8001f24 <imu9dof+0x71c>)
 8001df2:	edd3 7a00 	vldr	s15, [r3]
 8001df6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dfa:	4b4a      	ldr	r3, [pc, #296]	; (8001f24 <imu9dof+0x71c>)
 8001dfc:	edc3 7a00 	vstr	s15, [r3]
	
	P_yaw[0][0] += dt * (dt*P_yaw[1][1] - P_yaw[0][1] - P_yaw[1][0] + Q_angle_yaw);
 8001e00:	4b46      	ldr	r3, [pc, #280]	; (8001f1c <imu9dof+0x714>)
 8001e02:	ed93 7a00 	vldr	s14, [r3]
 8001e06:	4b45      	ldr	r3, [pc, #276]	; (8001f1c <imu9dof+0x714>)
 8001e08:	edd3 6a03 	vldr	s13, [r3, #12]
 8001e0c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001e10:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001e14:	4b41      	ldr	r3, [pc, #260]	; (8001f1c <imu9dof+0x714>)
 8001e16:	edd3 7a01 	vldr	s15, [r3, #4]
 8001e1a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001e1e:	4b3f      	ldr	r3, [pc, #252]	; (8001f1c <imu9dof+0x714>)
 8001e20:	edd3 7a02 	vldr	s15, [r3, #8]
 8001e24:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001e28:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001e2c:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001e30:	edd7 7a02 	vldr	s15, [r7, #8]
 8001e34:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e38:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e3c:	4b37      	ldr	r3, [pc, #220]	; (8001f1c <imu9dof+0x714>)
 8001e3e:	edc3 7a00 	vstr	s15, [r3]
	P_yaw[0][1] -= dt * P_yaw[1][1];
 8001e42:	4b36      	ldr	r3, [pc, #216]	; (8001f1c <imu9dof+0x714>)
 8001e44:	ed93 7a01 	vldr	s14, [r3, #4]
 8001e48:	4b34      	ldr	r3, [pc, #208]	; (8001f1c <imu9dof+0x714>)
 8001e4a:	edd3 6a03 	vldr	s13, [r3, #12]
 8001e4e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001e52:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e56:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e5a:	4b30      	ldr	r3, [pc, #192]	; (8001f1c <imu9dof+0x714>)
 8001e5c:	edc3 7a01 	vstr	s15, [r3, #4]
	P_yaw[1][0] -= dt * P_yaw[1][1];
 8001e60:	4b2e      	ldr	r3, [pc, #184]	; (8001f1c <imu9dof+0x714>)
 8001e62:	ed93 7a02 	vldr	s14, [r3, #8]
 8001e66:	4b2d      	ldr	r3, [pc, #180]	; (8001f1c <imu9dof+0x714>)
 8001e68:	edd3 6a03 	vldr	s13, [r3, #12]
 8001e6c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001e70:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e74:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e78:	4b28      	ldr	r3, [pc, #160]	; (8001f1c <imu9dof+0x714>)
 8001e7a:	edc3 7a02 	vstr	s15, [r3, #8]
  P_yaw[1][1] += Q_bias_yaw * dt;
 8001e7e:	4b27      	ldr	r3, [pc, #156]	; (8001f1c <imu9dof+0x714>)
 8001e80:	ed93 7a03 	vldr	s14, [r3, #12]
 8001e84:	edd7 6a19 	vldr	s13, [r7, #100]	; 0x64
 8001e88:	edd7 7a02 	vldr	s15, [r7, #8]
 8001e8c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e90:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e94:	4b21      	ldr	r3, [pc, #132]	; (8001f1c <imu9dof+0x714>)
 8001e96:	edc3 7a03 	vstr	s15, [r3, #12]
	
	yaw_qs = -atan2(mag_in[0] - magX_bias,mag_in[1] - magY_bias)*180/PI;
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	ed93 7a00 	vldr	s14, [r3]
 8001ea0:	4b21      	ldr	r3, [pc, #132]	; (8001f28 <imu9dof+0x720>)
 8001ea2:	edd3 7a00 	vldr	s15, [r3]
 8001ea6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001eaa:	ee17 0a90 	vmov	r0, s15
 8001eae:	f7fe fb4b 	bl	8000548 <__aeabi_f2d>
 8001eb2:	4680      	mov	r8, r0
 8001eb4:	4689      	mov	r9, r1
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	3304      	adds	r3, #4
 8001eba:	ed93 7a00 	vldr	s14, [r3]
 8001ebe:	4b1b      	ldr	r3, [pc, #108]	; (8001f2c <imu9dof+0x724>)
 8001ec0:	edd3 7a00 	vldr	s15, [r3]
 8001ec4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ec8:	ee17 0a90 	vmov	r0, s15
 8001ecc:	f7fe fb3c 	bl	8000548 <__aeabi_f2d>
 8001ed0:	4602      	mov	r2, r0
 8001ed2:	460b      	mov	r3, r1
 8001ed4:	ec43 2b11 	vmov	d1, r2, r3
 8001ed8:	ec49 8b10 	vmov	d0, r8, r9
 8001edc:	f009 fc18 	bl	800b710 <atan2>
 8001ee0:	ec53 2b10 	vmov	r2, r3, d0
 8001ee4:	4614      	mov	r4, r2
 8001ee6:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001eea:	f04f 0200 	mov.w	r2, #0
 8001eee:	4b07      	ldr	r3, [pc, #28]	; (8001f0c <imu9dof+0x704>)
 8001ef0:	4620      	mov	r0, r4
 8001ef2:	4629      	mov	r1, r5
 8001ef4:	f7fe fb80 	bl	80005f8 <__aeabi_dmul>
 8001ef8:	4602      	mov	r2, r0
 8001efa:	e019      	b.n	8001f30 <imu9dof+0x728>
 8001efc:	f3af 8000 	nop.w
 8001f00:	20000000 	.word	0x20000000
 8001f04:	400921ff 	.word	0x400921ff
 8001f08:	20000134 	.word	0x20000134
 8001f0c:	40668000 	.word	0x40668000
 8001f10:	20000228 	.word	0x20000228
 8001f14:	20000148 	.word	0x20000148
 8001f18:	20000144 	.word	0x20000144
 8001f1c:	2000014c 	.word	0x2000014c
 8001f20:	2000015c 	.word	0x2000015c
 8001f24:	20000160 	.word	0x20000160
 8001f28:	20000a94 	.word	0x20000a94
 8001f2c:	20000644 	.word	0x20000644
 8001f30:	460b      	mov	r3, r1
 8001f32:	4610      	mov	r0, r2
 8001f34:	4619      	mov	r1, r3
 8001f36:	a36b      	add	r3, pc, #428	; (adr r3, 80020e4 <imu9dof+0x8dc>)
 8001f38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f3c:	f7fe fc86 	bl	800084c <__aeabi_ddiv>
 8001f40:	4602      	mov	r2, r0
 8001f42:	460b      	mov	r3, r1
 8001f44:	4610      	mov	r0, r2
 8001f46:	4619      	mov	r1, r3
 8001f48:	f7fe fe4e 	bl	8000be8 <__aeabi_d2f>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	4a5e      	ldr	r2, [pc, #376]	; (80020c8 <imu9dof+0x8c0>)
 8001f50:	6013      	str	r3, [r2, #0]
	if (yaw_qs < 0)
 8001f52:	4b5d      	ldr	r3, [pc, #372]	; (80020c8 <imu9dof+0x8c0>)
 8001f54:	edd3 7a00 	vldr	s15, [r3]
 8001f58:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001f5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f60:	d50a      	bpl.n	8001f78 <imu9dof+0x770>
	{
		yaw_qs += 360;
 8001f62:	4b59      	ldr	r3, [pc, #356]	; (80020c8 <imu9dof+0x8c0>)
 8001f64:	edd3 7a00 	vldr	s15, [r3]
 8001f68:	ed9f 7a58 	vldr	s14, [pc, #352]	; 80020cc <imu9dof+0x8c4>
 8001f6c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001f70:	4b55      	ldr	r3, [pc, #340]	; (80020c8 <imu9dof+0x8c0>)
 8001f72:	edc3 7a00 	vstr	s15, [r3]
 8001f76:	e013      	b.n	8001fa0 <imu9dof+0x798>
	} else if (yaw_qs > 360)
 8001f78:	4b53      	ldr	r3, [pc, #332]	; (80020c8 <imu9dof+0x8c0>)
 8001f7a:	edd3 7a00 	vldr	s15, [r3]
 8001f7e:	ed9f 7a53 	vldr	s14, [pc, #332]	; 80020cc <imu9dof+0x8c4>
 8001f82:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f8a:	dd09      	ble.n	8001fa0 <imu9dof+0x798>
	{
		yaw_qs -= 360;
 8001f8c:	4b4e      	ldr	r3, [pc, #312]	; (80020c8 <imu9dof+0x8c0>)
 8001f8e:	edd3 7a00 	vldr	s15, [r3]
 8001f92:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 80020cc <imu9dof+0x8c4>
 8001f96:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001f9a:	4b4b      	ldr	r3, [pc, #300]	; (80020c8 <imu9dof+0x8c0>)
 8001f9c:	edc3 7a00 	vstr	s15, [r3]
	}
	float y = yaw_qs - yaw;
 8001fa0:	4b49      	ldr	r3, [pc, #292]	; (80020c8 <imu9dof+0x8c0>)
 8001fa2:	ed93 7a00 	vldr	s14, [r3]
 8001fa6:	4b4a      	ldr	r3, [pc, #296]	; (80020d0 <imu9dof+0x8c8>)
 8001fa8:	edd3 7a00 	vldr	s15, [r3]
 8001fac:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001fb0:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
	
	float S_yaw = P_yaw[0][0] + R_measure_yaw;
 8001fb4:	4b47      	ldr	r3, [pc, #284]	; (80020d4 <imu9dof+0x8cc>)
 8001fb6:	edd3 7a00 	vldr	s15, [r3]
 8001fba:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8001fbe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fc2:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
	
	float K_yaw[2];
	K_yaw[0] = P_yaw[0][0] / S_yaw;
 8001fc6:	4b43      	ldr	r3, [pc, #268]	; (80020d4 <imu9dof+0x8cc>)
 8001fc8:	edd3 6a00 	vldr	s13, [r3]
 8001fcc:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8001fd0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001fd4:	edc7 7a06 	vstr	s15, [r7, #24]
  K_yaw[1] = P_yaw[1][0] / S_yaw;
 8001fd8:	4b3e      	ldr	r3, [pc, #248]	; (80020d4 <imu9dof+0x8cc>)
 8001fda:	edd3 6a02 	vldr	s13, [r3, #8]
 8001fde:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8001fe2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001fe6:	edc7 7a07 	vstr	s15, [r7, #28]
	
	yaw += K_yaw[0] * y;
 8001fea:	ed97 7a06 	vldr	s14, [r7, #24]
 8001fee:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001ff2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ff6:	4b36      	ldr	r3, [pc, #216]	; (80020d0 <imu9dof+0x8c8>)
 8001ff8:	edd3 7a00 	vldr	s15, [r3]
 8001ffc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002000:	4b33      	ldr	r3, [pc, #204]	; (80020d0 <imu9dof+0x8c8>)
 8002002:	edc3 7a00 	vstr	s15, [r3]
  bias_yaw += K_yaw[1] * y;
 8002006:	ed97 7a07 	vldr	s14, [r7, #28]
 800200a:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800200e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002012:	4b31      	ldr	r3, [pc, #196]	; (80020d8 <imu9dof+0x8d0>)
 8002014:	edd3 7a00 	vldr	s15, [r3]
 8002018:	ee77 7a27 	vadd.f32	s15, s14, s15
 800201c:	4b2e      	ldr	r3, [pc, #184]	; (80020d8 <imu9dof+0x8d0>)
 800201e:	edc3 7a00 	vstr	s15, [r3]
	
	float P00_temp_yaw = P_yaw[0][0];
 8002022:	4b2c      	ldr	r3, [pc, #176]	; (80020d4 <imu9dof+0x8cc>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	637b      	str	r3, [r7, #52]	; 0x34
  float P01_temp_yaw = P_yaw[0][1];
 8002028:	4b2a      	ldr	r3, [pc, #168]	; (80020d4 <imu9dof+0x8cc>)
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	633b      	str	r3, [r7, #48]	; 0x30

  P_yaw[0][0] -= K_yaw[0] * P00_temp_yaw;
 800202e:	4b29      	ldr	r3, [pc, #164]	; (80020d4 <imu9dof+0x8cc>)
 8002030:	ed93 7a00 	vldr	s14, [r3]
 8002034:	edd7 6a06 	vldr	s13, [r7, #24]
 8002038:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800203c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002040:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002044:	4b23      	ldr	r3, [pc, #140]	; (80020d4 <imu9dof+0x8cc>)
 8002046:	edc3 7a00 	vstr	s15, [r3]
  P_yaw[0][1] -= K_yaw[0] * P01_temp_yaw;
 800204a:	4b22      	ldr	r3, [pc, #136]	; (80020d4 <imu9dof+0x8cc>)
 800204c:	ed93 7a01 	vldr	s14, [r3, #4]
 8002050:	edd7 6a06 	vldr	s13, [r7, #24]
 8002054:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002058:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800205c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002060:	4b1c      	ldr	r3, [pc, #112]	; (80020d4 <imu9dof+0x8cc>)
 8002062:	edc3 7a01 	vstr	s15, [r3, #4]
  P_yaw[1][0] -= K_yaw[1] * P00_temp_yaw;
 8002066:	4b1b      	ldr	r3, [pc, #108]	; (80020d4 <imu9dof+0x8cc>)
 8002068:	ed93 7a02 	vldr	s14, [r3, #8]
 800206c:	edd7 6a07 	vldr	s13, [r7, #28]
 8002070:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002074:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002078:	ee77 7a67 	vsub.f32	s15, s14, s15
 800207c:	4b15      	ldr	r3, [pc, #84]	; (80020d4 <imu9dof+0x8cc>)
 800207e:	edc3 7a02 	vstr	s15, [r3, #8]
  P_yaw[1][1] -= K_yaw[1] * P01_temp_yaw;
 8002082:	4b14      	ldr	r3, [pc, #80]	; (80020d4 <imu9dof+0x8cc>)
 8002084:	ed93 7a03 	vldr	s14, [r3, #12]
 8002088:	edd7 6a07 	vldr	s13, [r7, #28]
 800208c:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002090:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002094:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002098:	4b0e      	ldr	r3, [pc, #56]	; (80020d4 <imu9dof+0x8cc>)
 800209a:	edc3 7a03 	vstr	s15, [r3, #12]
	
	out[0] = pitch;
 800209e:	4b0f      	ldr	r3, [pc, #60]	; (80020dc <imu9dof+0x8d4>)
 80020a0:	681a      	ldr	r2, [r3, #0]
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	601a      	str	r2, [r3, #0]
	out[1] = roll;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	3304      	adds	r3, #4
 80020aa:	4a0d      	ldr	r2, [pc, #52]	; (80020e0 <imu9dof+0x8d8>)
 80020ac:	6812      	ldr	r2, [r2, #0]
 80020ae:	601a      	str	r2, [r3, #0]
	out[2] = yaw;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	3308      	adds	r3, #8
 80020b4:	4a06      	ldr	r2, [pc, #24]	; (80020d0 <imu9dof+0x8c8>)
 80020b6:	6812      	ldr	r2, [r2, #0]
 80020b8:	601a      	str	r2, [r3, #0]
}
 80020ba:	bf00      	nop
 80020bc:	3778      	adds	r7, #120	; 0x78
 80020be:	46bd      	mov	sp, r7
 80020c0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80020c4:	f3af 8000 	nop.w
 80020c8:	20000220 	.word	0x20000220
 80020cc:	43b40000 	.word	0x43b40000
 80020d0:	20000160 	.word	0x20000160
 80020d4:	2000014c 	.word	0x2000014c
 80020d8:	2000015c 	.word	0x2000015c
 80020dc:	20000130 	.word	0x20000130
 80020e0:	20000148 	.word	0x20000148
 80020e4:	20000000 	.word	0x20000000
 80020e8:	400921ff 	.word	0x400921ff

080020ec <l3gd20_sendbyte>:
extern SPI_HandleTypeDef hspi1;


//Gui nhan byte qua spi1
uint8_t l3gd20_sendbyte(uint8_t Byte)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b086      	sub	sp, #24
 80020f0:	af02      	add	r7, sp, #8
 80020f2:	4603      	mov	r3, r0
 80020f4:	71fb      	strb	r3, [r7, #7]
  uint8_t receivedbyte = 0;
 80020f6:	2300      	movs	r3, #0
 80020f8:	73fb      	strb	r3, [r7, #15]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t*) &Byte, (uint8_t*) &receivedbyte, 1, SPI_Timeout); 
 80020fa:	f107 020f 	add.w	r2, r7, #15
 80020fe:	1df9      	adds	r1, r7, #7
 8002100:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002104:	9300      	str	r3, [sp, #0]
 8002106:	2301      	movs	r3, #1
 8002108:	4803      	ldr	r0, [pc, #12]	; (8002118 <l3gd20_sendbyte+0x2c>)
 800210a:	f006 fea2 	bl	8008e52 <HAL_SPI_TransmitReceive>
  return receivedbyte;
 800210e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002110:	4618      	mov	r0, r3
 8002112:	3710      	adds	r7, #16
 8002114:	46bd      	mov	sp, r7
 8002116:	bd80      	pop	{r7, pc}
 8002118:	20000658 	.word	0x20000658

0800211c <l3gd20_write>:

//Gui byte cho l3gd20
void l3gd20_write(uint8_t* pBuffer, uint8_t WriteAddr, uint16_t NumByteToWrite)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b082      	sub	sp, #8
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
 8002124:	460b      	mov	r3, r1
 8002126:	70fb      	strb	r3, [r7, #3]
 8002128:	4613      	mov	r3, r2
 800212a:	803b      	strh	r3, [r7, #0]
  if(NumByteToWrite > 0x01)
 800212c:	883b      	ldrh	r3, [r7, #0]
 800212e:	2b01      	cmp	r3, #1
 8002130:	d903      	bls.n	800213a <l3gd20_write+0x1e>
  {
    WriteAddr |= (uint8_t)0x40;
 8002132:	78fb      	ldrb	r3, [r7, #3]
 8002134:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002138:	70fb      	strb	r3, [r7, #3]
  }
  spi_enable;
 800213a:	2200      	movs	r2, #0
 800213c:	2108      	movs	r1, #8
 800213e:	480f      	ldr	r0, [pc, #60]	; (800217c <l3gd20_write+0x60>)
 8002140:	f004 f8b2 	bl	80062a8 <HAL_GPIO_WritePin>
  l3gd20_sendbyte(WriteAddr);
 8002144:	78fb      	ldrb	r3, [r7, #3]
 8002146:	4618      	mov	r0, r3
 8002148:	f7ff ffd0 	bl	80020ec <l3gd20_sendbyte>
  
  while(NumByteToWrite >= 0x01)
 800214c:	e00a      	b.n	8002164 <l3gd20_write+0x48>
  {
    l3gd20_sendbyte(*pBuffer);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	781b      	ldrb	r3, [r3, #0]
 8002152:	4618      	mov	r0, r3
 8002154:	f7ff ffca 	bl	80020ec <l3gd20_sendbyte>
    NumByteToWrite--;
 8002158:	883b      	ldrh	r3, [r7, #0]
 800215a:	3b01      	subs	r3, #1
 800215c:	803b      	strh	r3, [r7, #0]
    pBuffer++;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	3301      	adds	r3, #1
 8002162:	607b      	str	r3, [r7, #4]
  while(NumByteToWrite >= 0x01)
 8002164:	883b      	ldrh	r3, [r7, #0]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d1f1      	bne.n	800214e <l3gd20_write+0x32>
  }  
  spi_disable;
 800216a:	2201      	movs	r2, #1
 800216c:	2108      	movs	r1, #8
 800216e:	4803      	ldr	r0, [pc, #12]	; (800217c <l3gd20_write+0x60>)
 8002170:	f004 f89a 	bl	80062a8 <HAL_GPIO_WritePin>

}
 8002174:	bf00      	nop
 8002176:	3708      	adds	r7, #8
 8002178:	46bd      	mov	sp, r7
 800217a:	bd80      	pop	{r7, pc}
 800217c:	48001000 	.word	0x48001000

08002180 <l3gd20_read>:

//Doc byte tu l3gd20
void l3gd20_read(uint8_t* pBuffer, uint8_t ReadAddr, uint16_t NumByteToRead)
{  
 8002180:	b580      	push	{r7, lr}
 8002182:	b082      	sub	sp, #8
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
 8002188:	460b      	mov	r3, r1
 800218a:	70fb      	strb	r3, [r7, #3]
 800218c:	4613      	mov	r3, r2
 800218e:	803b      	strh	r3, [r7, #0]
  if(NumByteToRead > 0x01)
 8002190:	883b      	ldrh	r3, [r7, #0]
 8002192:	2b01      	cmp	r3, #1
 8002194:	d904      	bls.n	80021a0 <l3gd20_read+0x20>
  {
    ReadAddr |= (uint8_t)((uint8_t)0x80| (uint8_t)0x40);
 8002196:	78fb      	ldrb	r3, [r7, #3]
 8002198:	f063 033f 	orn	r3, r3, #63	; 0x3f
 800219c:	70fb      	strb	r3, [r7, #3]
 800219e:	e003      	b.n	80021a8 <l3gd20_read+0x28>
  }
  else
  {
    ReadAddr |= (uint8_t)0x80;
 80021a0:	78fb      	ldrb	r3, [r7, #3]
 80021a2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80021a6:	70fb      	strb	r3, [r7, #3]
  }
	
  spi_enable;
 80021a8:	2200      	movs	r2, #0
 80021aa:	2108      	movs	r1, #8
 80021ac:	4810      	ldr	r0, [pc, #64]	; (80021f0 <l3gd20_read+0x70>)
 80021ae:	f004 f87b 	bl	80062a8 <HAL_GPIO_WritePin>
  l3gd20_sendbyte(ReadAddr);
 80021b2:	78fb      	ldrb	r3, [r7, #3]
 80021b4:	4618      	mov	r0, r3
 80021b6:	f7ff ff99 	bl	80020ec <l3gd20_sendbyte>
  
  while(NumByteToRead > 0x00)
 80021ba:	e00c      	b.n	80021d6 <l3gd20_read+0x56>
  {
    /* Send dummy byte (0x00) to generate the SPI clock to GYROSCOPE (Slave device) */
    *pBuffer = l3gd20_sendbyte((uint8_t)0x00);
 80021bc:	2000      	movs	r0, #0
 80021be:	f7ff ff95 	bl	80020ec <l3gd20_sendbyte>
 80021c2:	4603      	mov	r3, r0
 80021c4:	461a      	mov	r2, r3
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	701a      	strb	r2, [r3, #0]
    NumByteToRead--;
 80021ca:	883b      	ldrh	r3, [r7, #0]
 80021cc:	3b01      	subs	r3, #1
 80021ce:	803b      	strh	r3, [r7, #0]
    pBuffer++;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	3301      	adds	r3, #1
 80021d4:	607b      	str	r3, [r7, #4]
  while(NumByteToRead > 0x00)
 80021d6:	883b      	ldrh	r3, [r7, #0]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d1ef      	bne.n	80021bc <l3gd20_read+0x3c>
  }
  
  /* Set chip select High at the end of the transmission */ 
  spi_disable;
 80021dc:	2201      	movs	r2, #1
 80021de:	2108      	movs	r1, #8
 80021e0:	4803      	ldr	r0, [pc, #12]	; (80021f0 <l3gd20_read+0x70>)
 80021e2:	f004 f861 	bl	80062a8 <HAL_GPIO_WritePin>
}
 80021e6:	bf00      	nop
 80021e8:	3708      	adds	r7, #8
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop
 80021f0:	48001000 	.word	0x48001000

080021f4 <l3gd20_init>:

//Cau hinh co ban cho l3gd20
void l3gd20_init(void)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b082      	sub	sp, #8
 80021f8:	af00      	add	r7, sp, #0
	uint8_t ctrl1, ctrl2, ctrl3, ctrl4, ctrl5;
	
	//Mode select
	ctrl1 = 0X3F; //95Hz, Cut-off 25, normal mode, enable xyz, 0b00111111
 80021fa:	233f      	movs	r3, #63	; 0x3f
 80021fc:	71fb      	strb	r3, [r7, #7]
	
	//High pass config
	ctrl2 = 0X00; // Normal mode res, Cut-off 0Hz
 80021fe:	2300      	movs	r3, #0
 8002200:	71bb      	strb	r3, [r7, #6]
	
	//Disable interrupt
	ctrl3 = 0X00;
 8002202:	2300      	movs	r3, #0
 8002204:	717b      	strb	r3, [r7, #5]
	
	//Data mode
	ctrl4 = 0X10; //Continuos update, LSB, 500dps, 4-wire spi
 8002206:	2310      	movs	r3, #16
 8002208:	713b      	strb	r3, [r7, #4]
	
	//Enable
	ctrl5 = 0X10;	
 800220a:	2310      	movs	r3, #16
 800220c:	70fb      	strb	r3, [r7, #3]
	l3gd20_write(&ctrl1, 0x20, 1); //Control register 1
 800220e:	1dfb      	adds	r3, r7, #7
 8002210:	2201      	movs	r2, #1
 8002212:	2120      	movs	r1, #32
 8002214:	4618      	mov	r0, r3
 8002216:	f7ff ff81 	bl	800211c <l3gd20_write>
	l3gd20_write(&ctrl2, 0x21, 1); //Control register 2
 800221a:	1dbb      	adds	r3, r7, #6
 800221c:	2201      	movs	r2, #1
 800221e:	2121      	movs	r1, #33	; 0x21
 8002220:	4618      	mov	r0, r3
 8002222:	f7ff ff7b 	bl	800211c <l3gd20_write>
	l3gd20_write(&ctrl3, 0x22, 1); //Control register 3
 8002226:	1d7b      	adds	r3, r7, #5
 8002228:	2201      	movs	r2, #1
 800222a:	2122      	movs	r1, #34	; 0x22
 800222c:	4618      	mov	r0, r3
 800222e:	f7ff ff75 	bl	800211c <l3gd20_write>
	l3gd20_write(&ctrl4, 0x23, 1); //Control register 4	
 8002232:	1d3b      	adds	r3, r7, #4
 8002234:	2201      	movs	r2, #1
 8002236:	2123      	movs	r1, #35	; 0x23
 8002238:	4618      	mov	r0, r3
 800223a:	f7ff ff6f 	bl	800211c <l3gd20_write>
	l3gd20_write(&ctrl5, 0x24, 1); //Control register 5
 800223e:	1cfb      	adds	r3, r7, #3
 8002240:	2201      	movs	r2, #1
 8002242:	2124      	movs	r1, #36	; 0x24
 8002244:	4618      	mov	r0, r3
 8002246:	f7ff ff69 	bl	800211c <l3gd20_write>
}
 800224a:	bf00      	nop
 800224c:	3708      	adds	r7, #8
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}

08002252 <l3gd20_reboot>:

//Khoi dong laij l3gd20
void l3gd20_reboot(void)
{
 8002252:	b580      	push	{r7, lr}
 8002254:	b082      	sub	sp, #8
 8002256:	af00      	add	r7, sp, #0
  uint8_t tmpreg;  
  l3gd20_read(&tmpreg, 0x24, 1);
 8002258:	1dfb      	adds	r3, r7, #7
 800225a:	2201      	movs	r2, #1
 800225c:	2124      	movs	r1, #36	; 0x24
 800225e:	4618      	mov	r0, r3
 8002260:	f7ff ff8e 	bl	8002180 <l3gd20_read>
  tmpreg |= 0x80;
 8002264:	79fb      	ldrb	r3, [r7, #7]
 8002266:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800226a:	b2db      	uxtb	r3, r3
 800226c:	71fb      	strb	r3, [r7, #7]
  l3gd20_write(&tmpreg, 0x24, 1);
 800226e:	1dfb      	adds	r3, r7, #7
 8002270:	2201      	movs	r2, #1
 8002272:	2124      	movs	r1, #36	; 0x24
 8002274:	4618      	mov	r0, r3
 8002276:	f7ff ff51 	bl	800211c <l3gd20_write>
}
 800227a:	bf00      	nop
 800227c:	3708      	adds	r7, #8
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}
	...

08002284 <l3gd20_readxyz>:
  return tmpreg;
}

//Doc du lieu XYZ
void l3gd20_readxyz(float *pfData)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b08a      	sub	sp, #40	; 0x28
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  uint8_t tmpbuffer[6] ={0};
 800228c:	2300      	movs	r3, #0
 800228e:	61bb      	str	r3, [r7, #24]
 8002290:	2300      	movs	r3, #0
 8002292:	83bb      	strh	r3, [r7, #28]
  int16_t RawData[3] = {0};
 8002294:	f107 0310 	add.w	r3, r7, #16
 8002298:	2200      	movs	r2, #0
 800229a:	601a      	str	r2, [r3, #0]
 800229c:	809a      	strh	r2, [r3, #4]
  uint8_t tmpreg = 0;
 800229e:	2300      	movs	r3, #0
 80022a0:	73fb      	strb	r3, [r7, #15]
  float sensitivity = 0;
 80022a2:	f04f 0300 	mov.w	r3, #0
 80022a6:	627b      	str	r3, [r7, #36]	; 0x24
  int i =0;
 80022a8:	2300      	movs	r3, #0
 80022aa:	623b      	str	r3, [r7, #32]
  
  l3gd20_read(&tmpreg, 0x23, 1);  
 80022ac:	f107 030f 	add.w	r3, r7, #15
 80022b0:	2201      	movs	r2, #1
 80022b2:	2123      	movs	r1, #35	; 0x23
 80022b4:	4618      	mov	r0, r3
 80022b6:	f7ff ff63 	bl	8002180 <l3gd20_read>
  l3gd20_read(tmpbuffer, 0x28, 6);
 80022ba:	f107 0318 	add.w	r3, r7, #24
 80022be:	2206      	movs	r2, #6
 80022c0:	2128      	movs	r1, #40	; 0x28
 80022c2:	4618      	mov	r0, r3
 80022c4:	f7ff ff5c 	bl	8002180 <l3gd20_read>
  
  if(!(tmpreg & 0x40))
 80022c8:	7bfb      	ldrb	r3, [r7, #15]
 80022ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d126      	bne.n	8002320 <l3gd20_readxyz+0x9c>
  {
    for(i=0; i<3; i++)
 80022d2:	2300      	movs	r3, #0
 80022d4:	623b      	str	r3, [r7, #32]
 80022d6:	e01f      	b.n	8002318 <l3gd20_readxyz+0x94>
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i+1] << 8) + tmpbuffer[2*i]);
 80022d8:	6a3b      	ldr	r3, [r7, #32]
 80022da:	005b      	lsls	r3, r3, #1
 80022dc:	3301      	adds	r3, #1
 80022de:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80022e2:	4413      	add	r3, r2
 80022e4:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80022e8:	b29b      	uxth	r3, r3
 80022ea:	021b      	lsls	r3, r3, #8
 80022ec:	b29a      	uxth	r2, r3
 80022ee:	6a3b      	ldr	r3, [r7, #32]
 80022f0:	005b      	lsls	r3, r3, #1
 80022f2:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80022f6:	440b      	add	r3, r1
 80022f8:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80022fc:	b29b      	uxth	r3, r3
 80022fe:	4413      	add	r3, r2
 8002300:	b29b      	uxth	r3, r3
 8002302:	b21a      	sxth	r2, r3
 8002304:	6a3b      	ldr	r3, [r7, #32]
 8002306:	005b      	lsls	r3, r3, #1
 8002308:	f107 0128 	add.w	r1, r7, #40	; 0x28
 800230c:	440b      	add	r3, r1
 800230e:	f823 2c18 	strh.w	r2, [r3, #-24]
    for(i=0; i<3; i++)
 8002312:	6a3b      	ldr	r3, [r7, #32]
 8002314:	3301      	adds	r3, #1
 8002316:	623b      	str	r3, [r7, #32]
 8002318:	6a3b      	ldr	r3, [r7, #32]
 800231a:	2b02      	cmp	r3, #2
 800231c:	dddc      	ble.n	80022d8 <l3gd20_readxyz+0x54>
 800231e:	e025      	b.n	800236c <l3gd20_readxyz+0xe8>
    }
  }
  else
  {
    for(i=0; i<3; i++)
 8002320:	2300      	movs	r3, #0
 8002322:	623b      	str	r3, [r7, #32]
 8002324:	e01f      	b.n	8002366 <l3gd20_readxyz+0xe2>
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i] << 8) + tmpbuffer[2*i+1]);
 8002326:	6a3b      	ldr	r3, [r7, #32]
 8002328:	005b      	lsls	r3, r3, #1
 800232a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800232e:	4413      	add	r3, r2
 8002330:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8002334:	b29b      	uxth	r3, r3
 8002336:	021b      	lsls	r3, r3, #8
 8002338:	b29a      	uxth	r2, r3
 800233a:	6a3b      	ldr	r3, [r7, #32]
 800233c:	005b      	lsls	r3, r3, #1
 800233e:	3301      	adds	r3, #1
 8002340:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8002344:	440b      	add	r3, r1
 8002346:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800234a:	b29b      	uxth	r3, r3
 800234c:	4413      	add	r3, r2
 800234e:	b29b      	uxth	r3, r3
 8002350:	b21a      	sxth	r2, r3
 8002352:	6a3b      	ldr	r3, [r7, #32]
 8002354:	005b      	lsls	r3, r3, #1
 8002356:	f107 0128 	add.w	r1, r7, #40	; 0x28
 800235a:	440b      	add	r3, r1
 800235c:	f823 2c18 	strh.w	r2, [r3, #-24]
    for(i=0; i<3; i++)
 8002360:	6a3b      	ldr	r3, [r7, #32]
 8002362:	3301      	adds	r3, #1
 8002364:	623b      	str	r3, [r7, #32]
 8002366:	6a3b      	ldr	r3, [r7, #32]
 8002368:	2b02      	cmp	r3, #2
 800236a:	dddc      	ble.n	8002326 <l3gd20_readxyz+0xa2>
    }
  }
  
  switch(tmpreg & 0x30)
 800236c:	7bfb      	ldrb	r3, [r7, #15]
 800236e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002372:	2b20      	cmp	r3, #32
 8002374:	d00c      	beq.n	8002390 <l3gd20_readxyz+0x10c>
 8002376:	2b20      	cmp	r3, #32
 8002378:	dc0d      	bgt.n	8002396 <l3gd20_readxyz+0x112>
 800237a:	2b00      	cmp	r3, #0
 800237c:	d002      	beq.n	8002384 <l3gd20_readxyz+0x100>
 800237e:	2b10      	cmp	r3, #16
 8002380:	d003      	beq.n	800238a <l3gd20_readxyz+0x106>
 8002382:	e008      	b.n	8002396 <l3gd20_readxyz+0x112>
  {
  case 0x00:
    sensitivity =(float)114.285f ; //250dps
 8002384:	4b15      	ldr	r3, [pc, #84]	; (80023dc <l3gd20_readxyz+0x158>)
 8002386:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 8002388:	e005      	b.n	8002396 <l3gd20_readxyz+0x112>
    
  case 0x10:
    sensitivity = (float)57.1429f ; //500dps
 800238a:	4b15      	ldr	r3, [pc, #84]	; (80023e0 <l3gd20_readxyz+0x15c>)
 800238c:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 800238e:	e002      	b.n	8002396 <l3gd20_readxyz+0x112>
    
  case 0x20:
    sensitivity = (float)14.285f; //2000dps
 8002390:	4b14      	ldr	r3, [pc, #80]	; (80023e4 <l3gd20_readxyz+0x160>)
 8002392:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 8002394:	bf00      	nop
  }
	
  for(i=0; i<3; i++)
 8002396:	2300      	movs	r3, #0
 8002398:	623b      	str	r3, [r7, #32]
 800239a:	e017      	b.n	80023cc <l3gd20_readxyz+0x148>
  {
    pfData[i]=(float)(RawData[i] / sensitivity);
 800239c:	6a3b      	ldr	r3, [r7, #32]
 800239e:	005b      	lsls	r3, r3, #1
 80023a0:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80023a4:	4413      	add	r3, r2
 80023a6:	f933 3c18 	ldrsh.w	r3, [r3, #-24]
 80023aa:	ee07 3a90 	vmov	s15, r3
 80023ae:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80023b2:	6a3b      	ldr	r3, [r7, #32]
 80023b4:	009b      	lsls	r3, r3, #2
 80023b6:	687a      	ldr	r2, [r7, #4]
 80023b8:	4413      	add	r3, r2
 80023ba:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80023be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80023c2:	edc3 7a00 	vstr	s15, [r3]
  for(i=0; i<3; i++)
 80023c6:	6a3b      	ldr	r3, [r7, #32]
 80023c8:	3301      	adds	r3, #1
 80023ca:	623b      	str	r3, [r7, #32]
 80023cc:	6a3b      	ldr	r3, [r7, #32]
 80023ce:	2b02      	cmp	r3, #2
 80023d0:	dde4      	ble.n	800239c <l3gd20_readxyz+0x118>
  }
}
 80023d2:	bf00      	nop
 80023d4:	bf00      	nop
 80023d6:	3728      	adds	r7, #40	; 0x28
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	42e491ec 	.word	0x42e491ec
 80023e0:	42649254 	.word	0x42649254
 80023e4:	41648f5c 	.word	0x41648f5c

080023e8 <lsm_read>:
extern I2C_HandleTypeDef hi2c1;
extern void Error_Handler(void);

//Doc 1 byte tu thanh ghi lsm303dlhc
uint8_t lsm_read(uint16_t Addr, uint8_t Reg)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b088      	sub	sp, #32
 80023ec:	af04      	add	r7, sp, #16
 80023ee:	4603      	mov	r3, r0
 80023f0:	460a      	mov	r2, r1
 80023f2:	80fb      	strh	r3, [r7, #6]
 80023f4:	4613      	mov	r3, r2
 80023f6:	717b      	strb	r3, [r7, #5]
	uint8_t value = 0;	
 80023f8:	2300      	movs	r3, #0
 80023fa:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Read(&hi2c1, Addr, Reg, 0x00000001U, &value, 1, 0x10000);
 80023fc:	797b      	ldrb	r3, [r7, #5]
 80023fe:	b29a      	uxth	r2, r3
 8002400:	88f9      	ldrh	r1, [r7, #6]
 8002402:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002406:	9302      	str	r3, [sp, #8]
 8002408:	2301      	movs	r3, #1
 800240a:	9301      	str	r3, [sp, #4]
 800240c:	f107 030f 	add.w	r3, r7, #15
 8002410:	9300      	str	r3, [sp, #0]
 8002412:	2301      	movs	r3, #1
 8002414:	4803      	ldr	r0, [pc, #12]	; (8002424 <lsm_read+0x3c>)
 8002416:	f004 faed 	bl	80069f4 <HAL_I2C_Mem_Read>
	return value;
 800241a:	7bfb      	ldrb	r3, [r7, #15]
}
 800241c:	4618      	mov	r0, r3
 800241e:	3710      	adds	r7, #16
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}
 8002424:	20000350 	.word	0x20000350

08002428 <lsm_write>:

//Ghi 1 byte tu thanh ghi lsm303dlhc
void lsm_write(uint16_t Addr, uint8_t Reg, uint8_t Value)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b086      	sub	sp, #24
 800242c:	af04      	add	r7, sp, #16
 800242e:	4603      	mov	r3, r0
 8002430:	80fb      	strh	r3, [r7, #6]
 8002432:	460b      	mov	r3, r1
 8002434:	717b      	strb	r3, [r7, #5]
 8002436:	4613      	mov	r3, r2
 8002438:	713b      	strb	r3, [r7, #4]
	HAL_I2C_Mem_Write(&hi2c1, Addr, (uint16_t)Reg, 0x00000001U, &Value, 1, 0x10000);
 800243a:	797b      	ldrb	r3, [r7, #5]
 800243c:	b29a      	uxth	r2, r3
 800243e:	88f9      	ldrh	r1, [r7, #6]
 8002440:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002444:	9302      	str	r3, [sp, #8]
 8002446:	2301      	movs	r3, #1
 8002448:	9301      	str	r3, [sp, #4]
 800244a:	1d3b      	adds	r3, r7, #4
 800244c:	9300      	str	r3, [sp, #0]
 800244e:	2301      	movs	r3, #1
 8002450:	4803      	ldr	r0, [pc, #12]	; (8002460 <lsm_write+0x38>)
 8002452:	f004 f9bb 	bl	80067cc <HAL_I2C_Mem_Write>
}
 8002456:	bf00      	nop
 8002458:	3708      	adds	r7, #8
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	20000350 	.word	0x20000350

08002464 <lsm_init>:

//Cau hinh co ban cho lsm303dlhc
void lsm_init(void)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b082      	sub	sp, #8
 8002468:	af00      	add	r7, sp, #0
	uint8_t ctrl1a, ctrl2a, ctrl4a;
	uint8_t cra_m, crb_m, mr_m;
	
	ctrl1a = 0x47; //01000111
 800246a:	2347      	movs	r3, #71	; 0x47
 800246c:	71fb      	strb	r3, [r7, #7]
	ctrl2a = 0x90; //10010000
 800246e:	2390      	movs	r3, #144	; 0x90
 8002470:	71bb      	strb	r3, [r7, #6]
	ctrl4a = 0x08; //00001000
 8002472:	2308      	movs	r3, #8
 8002474:	717b      	strb	r3, [r7, #5]
	
	cra_m = 0x1C; //00011100
 8002476:	231c      	movs	r3, #28
 8002478:	713b      	strb	r3, [r7, #4]
	crb_m = 0xE0; //11100000
 800247a:	23e0      	movs	r3, #224	; 0xe0
 800247c:	70fb      	strb	r3, [r7, #3]
	mr_m = 0x00;
 800247e:	2300      	movs	r3, #0
 8002480:	70bb      	strb	r3, [r7, #2]
	
	lsm_write(ACC_ADDR, LSM303DLHC_CTRL_REG1_A, ctrl1a);
 8002482:	79fb      	ldrb	r3, [r7, #7]
 8002484:	461a      	mov	r2, r3
 8002486:	2120      	movs	r1, #32
 8002488:	2032      	movs	r0, #50	; 0x32
 800248a:	f7ff ffcd 	bl	8002428 <lsm_write>
	lsm_write(ACC_ADDR, LSM303DLHC_CTRL_REG2_A, ctrl2a);
 800248e:	79bb      	ldrb	r3, [r7, #6]
 8002490:	461a      	mov	r2, r3
 8002492:	2121      	movs	r1, #33	; 0x21
 8002494:	2032      	movs	r0, #50	; 0x32
 8002496:	f7ff ffc7 	bl	8002428 <lsm_write>
	lsm_write(ACC_ADDR, LSM303DLHC_CTRL_REG4_A, ctrl4a);
 800249a:	797b      	ldrb	r3, [r7, #5]
 800249c:	461a      	mov	r2, r3
 800249e:	2123      	movs	r1, #35	; 0x23
 80024a0:	2032      	movs	r0, #50	; 0x32
 80024a2:	f7ff ffc1 	bl	8002428 <lsm_write>
	lsm_write(MAG_ADDR, LSM303DLHC_CRA_REG_M, cra_m);
 80024a6:	793b      	ldrb	r3, [r7, #4]
 80024a8:	461a      	mov	r2, r3
 80024aa:	2100      	movs	r1, #0
 80024ac:	203c      	movs	r0, #60	; 0x3c
 80024ae:	f7ff ffbb 	bl	8002428 <lsm_write>
	lsm_write(MAG_ADDR, LSM303DLHC_CRB_REG_M, crb_m);
 80024b2:	78fb      	ldrb	r3, [r7, #3]
 80024b4:	461a      	mov	r2, r3
 80024b6:	2101      	movs	r1, #1
 80024b8:	203c      	movs	r0, #60	; 0x3c
 80024ba:	f7ff ffb5 	bl	8002428 <lsm_write>
	lsm_write(MAG_ADDR, LSM303DLHC_MR_REG_M, mr_m);
 80024be:	78bb      	ldrb	r3, [r7, #2]
 80024c0:	461a      	mov	r2, r3
 80024c2:	2102      	movs	r1, #2
 80024c4:	203c      	movs	r0, #60	; 0x3c
 80024c6:	f7ff ffaf 	bl	8002428 <lsm_write>
	
}
 80024ca:	bf00      	nop
 80024cc:	3708      	adds	r7, #8
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}

080024d2 <lsm_reboot>:

//Khoi dong laj bo nho
void lsm_reboot(void)
{
 80024d2:	b580      	push	{r7, lr}
 80024d4:	b082      	sub	sp, #8
 80024d6:	af00      	add	r7, sp, #0
	uint8_t tmpreg;  
  tmpreg = lsm_read(ACC_ADDR, LSM303DLHC_CTRL_REG5_A);
 80024d8:	2124      	movs	r1, #36	; 0x24
 80024da:	2032      	movs	r0, #50	; 0x32
 80024dc:	f7ff ff84 	bl	80023e8 <lsm_read>
 80024e0:	4603      	mov	r3, r0
 80024e2:	71fb      	strb	r3, [r7, #7]
  tmpreg |= 0x80;
 80024e4:	79fb      	ldrb	r3, [r7, #7]
 80024e6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80024ea:	71fb      	strb	r3, [r7, #7]
  lsm_write(ACC_ADDR, LSM303DLHC_CTRL_REG5_A, tmpreg);
 80024ec:	79fb      	ldrb	r3, [r7, #7]
 80024ee:	461a      	mov	r2, r3
 80024f0:	2124      	movs	r1, #36	; 0x24
 80024f2:	2032      	movs	r0, #50	; 0x32
 80024f4:	f7ff ff98 	bl	8002428 <lsm_write>
}
 80024f8:	bf00      	nop
 80024fa:	3708      	adds	r7, #8
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}

08002500 <lsm_accxyz>:
  return tmpreg;
}

//Doc XYZ Acc
void lsm_accxyz(float *pfData)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b088      	sub	sp, #32
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx[2]={0,0};
 8002508:	2300      	movs	r3, #0
 800250a:	82bb      	strh	r3, [r7, #20]
  int8_t buffer[6];
  uint8_t i = 0;
 800250c:	2300      	movs	r3, #0
 800250e:	77fb      	strb	r3, [r7, #31]
  uint8_t sensitivity = 1.0f;
 8002510:	2301      	movs	r3, #1
 8002512:	77bb      	strb	r3, [r7, #30]
  
  ctrlx[0] = lsm_read(ACC_ADDR, LSM303DLHC_CTRL_REG4_A);
 8002514:	2123      	movs	r1, #35	; 0x23
 8002516:	2032      	movs	r0, #50	; 0x32
 8002518:	f7ff ff66 	bl	80023e8 <lsm_read>
 800251c:	4603      	mov	r3, r0
 800251e:	753b      	strb	r3, [r7, #20]
  ctrlx[1] = lsm_read(ACC_ADDR, LSM303DLHC_CTRL_REG5_A);
 8002520:	2124      	movs	r1, #36	; 0x24
 8002522:	2032      	movs	r0, #50	; 0x32
 8002524:	f7ff ff60 	bl	80023e8 <lsm_read>
 8002528:	4603      	mov	r3, r0
 800252a:	757b      	strb	r3, [r7, #21]
  
  buffer[0] = lsm_read(ACC_ADDR, LSM303DLHC_OUT_X_L_A); 
 800252c:	2128      	movs	r1, #40	; 0x28
 800252e:	2032      	movs	r0, #50	; 0x32
 8002530:	f7ff ff5a 	bl	80023e8 <lsm_read>
 8002534:	4603      	mov	r3, r0
 8002536:	b25b      	sxtb	r3, r3
 8002538:	733b      	strb	r3, [r7, #12]
  buffer[1] = lsm_read(ACC_ADDR, LSM303DLHC_OUT_X_H_A);
 800253a:	2129      	movs	r1, #41	; 0x29
 800253c:	2032      	movs	r0, #50	; 0x32
 800253e:	f7ff ff53 	bl	80023e8 <lsm_read>
 8002542:	4603      	mov	r3, r0
 8002544:	b25b      	sxtb	r3, r3
 8002546:	737b      	strb	r3, [r7, #13]
  buffer[2] = lsm_read(ACC_ADDR, LSM303DLHC_OUT_Y_L_A);
 8002548:	212a      	movs	r1, #42	; 0x2a
 800254a:	2032      	movs	r0, #50	; 0x32
 800254c:	f7ff ff4c 	bl	80023e8 <lsm_read>
 8002550:	4603      	mov	r3, r0
 8002552:	b25b      	sxtb	r3, r3
 8002554:	73bb      	strb	r3, [r7, #14]
  buffer[3] = lsm_read(ACC_ADDR, LSM303DLHC_OUT_Y_H_A);
 8002556:	212b      	movs	r1, #43	; 0x2b
 8002558:	2032      	movs	r0, #50	; 0x32
 800255a:	f7ff ff45 	bl	80023e8 <lsm_read>
 800255e:	4603      	mov	r3, r0
 8002560:	b25b      	sxtb	r3, r3
 8002562:	73fb      	strb	r3, [r7, #15]
  buffer[4] = lsm_read(ACC_ADDR, LSM303DLHC_OUT_Z_L_A);
 8002564:	212c      	movs	r1, #44	; 0x2c
 8002566:	2032      	movs	r0, #50	; 0x32
 8002568:	f7ff ff3e 	bl	80023e8 <lsm_read>
 800256c:	4603      	mov	r3, r0
 800256e:	b25b      	sxtb	r3, r3
 8002570:	743b      	strb	r3, [r7, #16]
  buffer[5] = lsm_read(ACC_ADDR, LSM303DLHC_OUT_Z_H_A);
 8002572:	212d      	movs	r1, #45	; 0x2d
 8002574:	2032      	movs	r0, #50	; 0x32
 8002576:	f7ff ff37 	bl	80023e8 <lsm_read>
 800257a:	4603      	mov	r3, r0
 800257c:	b25b      	sxtb	r3, r3
 800257e:	747b      	strb	r3, [r7, #17]
	
  if(!(ctrlx[0] & 0x40)) 
 8002580:	7d3b      	ldrb	r3, [r7, #20]
 8002582:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002586:	2b00      	cmp	r3, #0
 8002588:	d126      	bne.n	80025d8 <lsm_accxyz+0xd8>
  {
    for(i=0; i<3; i++)
 800258a:	2300      	movs	r3, #0
 800258c:	77fb      	strb	r3, [r7, #31]
 800258e:	e01f      	b.n	80025d0 <lsm_accxyz+0xd0>
    {
      pnRawData[i]=((int16_t)((uint16_t)buffer[2*i+1] << 8) + buffer[2*i]);
 8002590:	7ffb      	ldrb	r3, [r7, #31]
 8002592:	005b      	lsls	r3, r3, #1
 8002594:	3301      	adds	r3, #1
 8002596:	f107 0220 	add.w	r2, r7, #32
 800259a:	4413      	add	r3, r2
 800259c:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 80025a0:	b29b      	uxth	r3, r3
 80025a2:	021b      	lsls	r3, r3, #8
 80025a4:	b29a      	uxth	r2, r3
 80025a6:	7ffb      	ldrb	r3, [r7, #31]
 80025a8:	005b      	lsls	r3, r3, #1
 80025aa:	f107 0120 	add.w	r1, r7, #32
 80025ae:	440b      	add	r3, r1
 80025b0:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 80025b4:	b29b      	uxth	r3, r3
 80025b6:	4413      	add	r3, r2
 80025b8:	b29a      	uxth	r2, r3
 80025ba:	7ffb      	ldrb	r3, [r7, #31]
 80025bc:	b212      	sxth	r2, r2
 80025be:	005b      	lsls	r3, r3, #1
 80025c0:	f107 0120 	add.w	r1, r7, #32
 80025c4:	440b      	add	r3, r1
 80025c6:	f823 2c08 	strh.w	r2, [r3, #-8]
    for(i=0; i<3; i++)
 80025ca:	7ffb      	ldrb	r3, [r7, #31]
 80025cc:	3301      	adds	r3, #1
 80025ce:	77fb      	strb	r3, [r7, #31]
 80025d0:	7ffb      	ldrb	r3, [r7, #31]
 80025d2:	2b02      	cmp	r3, #2
 80025d4:	d9dc      	bls.n	8002590 <lsm_accxyz+0x90>
 80025d6:	e025      	b.n	8002624 <lsm_accxyz+0x124>
    }
  }
  else
  {
    for(i=0; i<3; i++)
 80025d8:	2300      	movs	r3, #0
 80025da:	77fb      	strb	r3, [r7, #31]
 80025dc:	e01f      	b.n	800261e <lsm_accxyz+0x11e>
    {
      pnRawData[i]=((int16_t)((uint16_t)buffer[2*i] << 8) + buffer[2*i+1]);
 80025de:	7ffb      	ldrb	r3, [r7, #31]
 80025e0:	005b      	lsls	r3, r3, #1
 80025e2:	f107 0220 	add.w	r2, r7, #32
 80025e6:	4413      	add	r3, r2
 80025e8:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 80025ec:	b29b      	uxth	r3, r3
 80025ee:	021b      	lsls	r3, r3, #8
 80025f0:	b29a      	uxth	r2, r3
 80025f2:	7ffb      	ldrb	r3, [r7, #31]
 80025f4:	005b      	lsls	r3, r3, #1
 80025f6:	3301      	adds	r3, #1
 80025f8:	f107 0120 	add.w	r1, r7, #32
 80025fc:	440b      	add	r3, r1
 80025fe:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 8002602:	b29b      	uxth	r3, r3
 8002604:	4413      	add	r3, r2
 8002606:	b29a      	uxth	r2, r3
 8002608:	7ffb      	ldrb	r3, [r7, #31]
 800260a:	b212      	sxth	r2, r2
 800260c:	005b      	lsls	r3, r3, #1
 800260e:	f107 0120 	add.w	r1, r7, #32
 8002612:	440b      	add	r3, r1
 8002614:	f823 2c08 	strh.w	r2, [r3, #-8]
    for(i=0; i<3; i++)
 8002618:	7ffb      	ldrb	r3, [r7, #31]
 800261a:	3301      	adds	r3, #1
 800261c:	77fb      	strb	r3, [r7, #31]
 800261e:	7ffb      	ldrb	r3, [r7, #31]
 8002620:	2b02      	cmp	r3, #2
 8002622:	d9dc      	bls.n	80025de <lsm_accxyz+0xde>
    }
  }
	
  switch(ctrlx[0] & 0x30)
 8002624:	7d3b      	ldrb	r3, [r7, #20]
 8002626:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800262a:	2b30      	cmp	r3, #48	; 0x30
 800262c:	d013      	beq.n	8002656 <lsm_accxyz+0x156>
 800262e:	2b30      	cmp	r3, #48	; 0x30
 8002630:	dc14      	bgt.n	800265c <lsm_accxyz+0x15c>
 8002632:	2b20      	cmp	r3, #32
 8002634:	d00c      	beq.n	8002650 <lsm_accxyz+0x150>
 8002636:	2b20      	cmp	r3, #32
 8002638:	dc10      	bgt.n	800265c <lsm_accxyz+0x15c>
 800263a:	2b00      	cmp	r3, #0
 800263c:	d002      	beq.n	8002644 <lsm_accxyz+0x144>
 800263e:	2b10      	cmp	r3, #16
 8002640:	d003      	beq.n	800264a <lsm_accxyz+0x14a>
 8002642:	e00b      	b.n	800265c <lsm_accxyz+0x15c>
  {
  case 0x00:
    sensitivity = (float) 1.0f;
 8002644:	2301      	movs	r3, #1
 8002646:	77bb      	strb	r3, [r7, #30]
    break;
 8002648:	e008      	b.n	800265c <lsm_accxyz+0x15c>
  case 0x10:
    sensitivity = (float) 2.0f;
 800264a:	2302      	movs	r3, #2
 800264c:	77bb      	strb	r3, [r7, #30]
    break;
 800264e:	e005      	b.n	800265c <lsm_accxyz+0x15c>
  case 0x20:
    sensitivity = (float) 4.0f;
 8002650:	2304      	movs	r3, #4
 8002652:	77bb      	strb	r3, [r7, #30]
    break;
 8002654:	e002      	b.n	800265c <lsm_accxyz+0x15c>
  case 0x30:
    sensitivity = (float) 12.0f;
 8002656:	230c      	movs	r3, #12
 8002658:	77bb      	strb	r3, [r7, #30]
    break;
 800265a:	bf00      	nop
  }
  
  for(i=0; i<3; i++)
 800265c:	2300      	movs	r3, #0
 800265e:	77fb      	strb	r3, [r7, #31]
 8002660:	e01e      	b.n	80026a0 <lsm_accxyz+0x1a0>
  {
    pfData[i]=(float) pnRawData[i]*sensitivity/1740;
 8002662:	7ffb      	ldrb	r3, [r7, #31]
 8002664:	005b      	lsls	r3, r3, #1
 8002666:	f107 0220 	add.w	r2, r7, #32
 800266a:	4413      	add	r3, r2
 800266c:	f933 3c08 	ldrsh.w	r3, [r3, #-8]
 8002670:	ee07 3a90 	vmov	s15, r3
 8002674:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002678:	7fbb      	ldrb	r3, [r7, #30]
 800267a:	ee07 3a90 	vmov	s15, r3
 800267e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002682:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002686:	7ffb      	ldrb	r3, [r7, #31]
 8002688:	009b      	lsls	r3, r3, #2
 800268a:	687a      	ldr	r2, [r7, #4]
 800268c:	4413      	add	r3, r2
 800268e:	eddf 6a08 	vldr	s13, [pc, #32]	; 80026b0 <lsm_accxyz+0x1b0>
 8002692:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002696:	edc3 7a00 	vstr	s15, [r3]
  for(i=0; i<3; i++)
 800269a:	7ffb      	ldrb	r3, [r7, #31]
 800269c:	3301      	adds	r3, #1
 800269e:	77fb      	strb	r3, [r7, #31]
 80026a0:	7ffb      	ldrb	r3, [r7, #31]
 80026a2:	2b02      	cmp	r3, #2
 80026a4:	d9dd      	bls.n	8002662 <lsm_accxyz+0x162>
  }
}
 80026a6:	bf00      	nop
 80026a8:	bf00      	nop
 80026aa:	3720      	adds	r7, #32
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bd80      	pop	{r7, pc}
 80026b0:	44d98000 	.word	0x44d98000

080026b4 <lsm_magxyz>:
//Doc xyz Mag
void lsm_magxyz(float* pfData)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b084      	sub	sp, #16
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  static uint8_t buffer[6] = {0};
  uint8_t CTRLB = 0;
 80026bc:	2300      	movs	r3, #0
 80026be:	72bb      	strb	r3, [r7, #10]
  uint16_t Magn_Sensitivity_XY = 0, Magn_Sensitivity_Z = 0;
 80026c0:	2300      	movs	r3, #0
 80026c2:	81fb      	strh	r3, [r7, #14]
 80026c4:	2300      	movs	r3, #0
 80026c6:	81bb      	strh	r3, [r7, #12]
  uint8_t i =0;
 80026c8:	2300      	movs	r3, #0
 80026ca:	72fb      	strb	r3, [r7, #11]
  CTRLB = lsm_read(MAG_ADDR, LSM303DLHC_CRB_REG_M);
 80026cc:	2101      	movs	r1, #1
 80026ce:	203c      	movs	r0, #60	; 0x3c
 80026d0:	f7ff fe8a 	bl	80023e8 <lsm_read>
 80026d4:	4603      	mov	r3, r0
 80026d6:	72bb      	strb	r3, [r7, #10]
  
  buffer[0] = lsm_read(MAG_ADDR, LSM303DLHC_OUT_X_H_M);
 80026d8:	2103      	movs	r1, #3
 80026da:	203c      	movs	r0, #60	; 0x3c
 80026dc:	f7ff fe84 	bl	80023e8 <lsm_read>
 80026e0:	4603      	mov	r3, r0
 80026e2:	461a      	mov	r2, r3
 80026e4:	4b63      	ldr	r3, [pc, #396]	; (8002874 <lsm_magxyz+0x1c0>)
 80026e6:	701a      	strb	r2, [r3, #0]
  buffer[1] = lsm_read(MAG_ADDR, LSM303DLHC_OUT_X_L_M);
 80026e8:	2104      	movs	r1, #4
 80026ea:	203c      	movs	r0, #60	; 0x3c
 80026ec:	f7ff fe7c 	bl	80023e8 <lsm_read>
 80026f0:	4603      	mov	r3, r0
 80026f2:	461a      	mov	r2, r3
 80026f4:	4b5f      	ldr	r3, [pc, #380]	; (8002874 <lsm_magxyz+0x1c0>)
 80026f6:	705a      	strb	r2, [r3, #1]
  buffer[2] = lsm_read(MAG_ADDR, LSM303DLHC_OUT_Y_H_M);
 80026f8:	2107      	movs	r1, #7
 80026fa:	203c      	movs	r0, #60	; 0x3c
 80026fc:	f7ff fe74 	bl	80023e8 <lsm_read>
 8002700:	4603      	mov	r3, r0
 8002702:	461a      	mov	r2, r3
 8002704:	4b5b      	ldr	r3, [pc, #364]	; (8002874 <lsm_magxyz+0x1c0>)
 8002706:	709a      	strb	r2, [r3, #2]
  buffer[3] = lsm_read(MAG_ADDR, LSM303DLHC_OUT_Y_L_M);
 8002708:	2108      	movs	r1, #8
 800270a:	203c      	movs	r0, #60	; 0x3c
 800270c:	f7ff fe6c 	bl	80023e8 <lsm_read>
 8002710:	4603      	mov	r3, r0
 8002712:	461a      	mov	r2, r3
 8002714:	4b57      	ldr	r3, [pc, #348]	; (8002874 <lsm_magxyz+0x1c0>)
 8002716:	70da      	strb	r2, [r3, #3]
  buffer[4] = lsm_read(MAG_ADDR, LSM303DLHC_OUT_Z_H_M);
 8002718:	2105      	movs	r1, #5
 800271a:	203c      	movs	r0, #60	; 0x3c
 800271c:	f7ff fe64 	bl	80023e8 <lsm_read>
 8002720:	4603      	mov	r3, r0
 8002722:	461a      	mov	r2, r3
 8002724:	4b53      	ldr	r3, [pc, #332]	; (8002874 <lsm_magxyz+0x1c0>)
 8002726:	711a      	strb	r2, [r3, #4]
  buffer[5] = lsm_read(MAG_ADDR, LSM303DLHC_OUT_Z_L_M);
 8002728:	2106      	movs	r1, #6
 800272a:	203c      	movs	r0, #60	; 0x3c
 800272c:	f7ff fe5c 	bl	80023e8 <lsm_read>
 8002730:	4603      	mov	r3, r0
 8002732:	461a      	mov	r2, r3
 8002734:	4b4f      	ldr	r3, [pc, #316]	; (8002874 <lsm_magxyz+0x1c0>)
 8002736:	715a      	strb	r2, [r3, #5]
	

  switch(CTRLB & 0xE0)
 8002738:	7abb      	ldrb	r3, [r7, #10]
 800273a:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 800273e:	2be0      	cmp	r3, #224	; 0xe0
 8002740:	d040      	beq.n	80027c4 <lsm_magxyz+0x110>
 8002742:	2be0      	cmp	r3, #224	; 0xe0
 8002744:	dc43      	bgt.n	80027ce <lsm_magxyz+0x11a>
 8002746:	2bc0      	cmp	r3, #192	; 0xc0
 8002748:	d035      	beq.n	80027b6 <lsm_magxyz+0x102>
 800274a:	2bc0      	cmp	r3, #192	; 0xc0
 800274c:	dc3f      	bgt.n	80027ce <lsm_magxyz+0x11a>
 800274e:	2ba0      	cmp	r3, #160	; 0xa0
 8002750:	d02a      	beq.n	80027a8 <lsm_magxyz+0xf4>
 8002752:	2ba0      	cmp	r3, #160	; 0xa0
 8002754:	dc3b      	bgt.n	80027ce <lsm_magxyz+0x11a>
 8002756:	2b80      	cmp	r3, #128	; 0x80
 8002758:	d01f      	beq.n	800279a <lsm_magxyz+0xe6>
 800275a:	2b80      	cmp	r3, #128	; 0x80
 800275c:	dc37      	bgt.n	80027ce <lsm_magxyz+0x11a>
 800275e:	2b60      	cmp	r3, #96	; 0x60
 8002760:	d014      	beq.n	800278c <lsm_magxyz+0xd8>
 8002762:	2b60      	cmp	r3, #96	; 0x60
 8002764:	dc33      	bgt.n	80027ce <lsm_magxyz+0x11a>
 8002766:	2b20      	cmp	r3, #32
 8002768:	d002      	beq.n	8002770 <lsm_magxyz+0xbc>
 800276a:	2b40      	cmp	r3, #64	; 0x40
 800276c:	d007      	beq.n	800277e <lsm_magxyz+0xca>
 800276e:	e02e      	b.n	80027ce <lsm_magxyz+0x11a>
  {
  case 0x20:
    Magn_Sensitivity_XY = 1100;
 8002770:	f240 434c 	movw	r3, #1100	; 0x44c
 8002774:	81fb      	strh	r3, [r7, #14]
    Magn_Sensitivity_Z = 980;
 8002776:	f44f 7375 	mov.w	r3, #980	; 0x3d4
 800277a:	81bb      	strh	r3, [r7, #12]
    break;
 800277c:	e027      	b.n	80027ce <lsm_magxyz+0x11a>
  case 0x40:
    Magn_Sensitivity_XY = 855;
 800277e:	f240 3357 	movw	r3, #855	; 0x357
 8002782:	81fb      	strh	r3, [r7, #14]
    Magn_Sensitivity_Z = 760;
 8002784:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 8002788:	81bb      	strh	r3, [r7, #12]
    break;
 800278a:	e020      	b.n	80027ce <lsm_magxyz+0x11a>
  case 0x60:
    Magn_Sensitivity_XY = 670;
 800278c:	f240 239e 	movw	r3, #670	; 0x29e
 8002790:	81fb      	strh	r3, [r7, #14]
    Magn_Sensitivity_Z = 600;
 8002792:	f44f 7316 	mov.w	r3, #600	; 0x258
 8002796:	81bb      	strh	r3, [r7, #12]
    break;
 8002798:	e019      	b.n	80027ce <lsm_magxyz+0x11a>
  case 0x80:
    Magn_Sensitivity_XY = 450;
 800279a:	f44f 73e1 	mov.w	r3, #450	; 0x1c2
 800279e:	81fb      	strh	r3, [r7, #14]
    Magn_Sensitivity_Z = 400;
 80027a0:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80027a4:	81bb      	strh	r3, [r7, #12]
    break;
 80027a6:	e012      	b.n	80027ce <lsm_magxyz+0x11a>
  case 0xA0:
    Magn_Sensitivity_XY = 400;
 80027a8:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80027ac:	81fb      	strh	r3, [r7, #14]
    Magn_Sensitivity_Z = 355;
 80027ae:	f240 1363 	movw	r3, #355	; 0x163
 80027b2:	81bb      	strh	r3, [r7, #12]
    break;
 80027b4:	e00b      	b.n	80027ce <lsm_magxyz+0x11a>
  case 0xC0:
    Magn_Sensitivity_XY = 330;
 80027b6:	f44f 73a5 	mov.w	r3, #330	; 0x14a
 80027ba:	81fb      	strh	r3, [r7, #14]
    Magn_Sensitivity_Z = 295;
 80027bc:	f240 1327 	movw	r3, #295	; 0x127
 80027c0:	81bb      	strh	r3, [r7, #12]
    break;
 80027c2:	e004      	b.n	80027ce <lsm_magxyz+0x11a>
  case 0xE0:
    Magn_Sensitivity_XY = 230;
 80027c4:	23e6      	movs	r3, #230	; 0xe6
 80027c6:	81fb      	strh	r3, [r7, #14]
    Magn_Sensitivity_Z = 205;
 80027c8:	23cd      	movs	r3, #205	; 0xcd
 80027ca:	81bb      	strh	r3, [r7, #12]
    break;
 80027cc:	bf00      	nop
  }
  
  for(i=0; i<2; i++)
 80027ce:	2300      	movs	r3, #0
 80027d0:	72fb      	strb	r3, [r7, #11]
 80027d2:	e028      	b.n	8002826 <lsm_magxyz+0x172>
  {
    pfData[i]=(float)((int16_t)(((uint16_t)buffer[2*i] << 8) + buffer[2*i+1])*1000)/Magn_Sensitivity_XY;
 80027d4:	7afb      	ldrb	r3, [r7, #11]
 80027d6:	005b      	lsls	r3, r3, #1
 80027d8:	4a26      	ldr	r2, [pc, #152]	; (8002874 <lsm_magxyz+0x1c0>)
 80027da:	5cd3      	ldrb	r3, [r2, r3]
 80027dc:	b29b      	uxth	r3, r3
 80027de:	021b      	lsls	r3, r3, #8
 80027e0:	b29a      	uxth	r2, r3
 80027e2:	7afb      	ldrb	r3, [r7, #11]
 80027e4:	005b      	lsls	r3, r3, #1
 80027e6:	3301      	adds	r3, #1
 80027e8:	4922      	ldr	r1, [pc, #136]	; (8002874 <lsm_magxyz+0x1c0>)
 80027ea:	5ccb      	ldrb	r3, [r1, r3]
 80027ec:	b29b      	uxth	r3, r3
 80027ee:	4413      	add	r3, r2
 80027f0:	b29b      	uxth	r3, r3
 80027f2:	b21b      	sxth	r3, r3
 80027f4:	461a      	mov	r2, r3
 80027f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80027fa:	fb03 f302 	mul.w	r3, r3, r2
 80027fe:	ee07 3a90 	vmov	s15, r3
 8002802:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002806:	89fb      	ldrh	r3, [r7, #14]
 8002808:	ee07 3a90 	vmov	s15, r3
 800280c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002810:	7afb      	ldrb	r3, [r7, #11]
 8002812:	009b      	lsls	r3, r3, #2
 8002814:	687a      	ldr	r2, [r7, #4]
 8002816:	4413      	add	r3, r2
 8002818:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800281c:	edc3 7a00 	vstr	s15, [r3]
  for(i=0; i<2; i++)
 8002820:	7afb      	ldrb	r3, [r7, #11]
 8002822:	3301      	adds	r3, #1
 8002824:	72fb      	strb	r3, [r7, #11]
 8002826:	7afb      	ldrb	r3, [r7, #11]
 8002828:	2b01      	cmp	r3, #1
 800282a:	d9d3      	bls.n	80027d4 <lsm_magxyz+0x120>
  }
  pfData[2]=(float)((int16_t)(((uint16_t)buffer[4] << 8) + buffer[5])*1000)/Magn_Sensitivity_Z;
 800282c:	4b11      	ldr	r3, [pc, #68]	; (8002874 <lsm_magxyz+0x1c0>)
 800282e:	791b      	ldrb	r3, [r3, #4]
 8002830:	b29b      	uxth	r3, r3
 8002832:	021b      	lsls	r3, r3, #8
 8002834:	b29a      	uxth	r2, r3
 8002836:	4b0f      	ldr	r3, [pc, #60]	; (8002874 <lsm_magxyz+0x1c0>)
 8002838:	795b      	ldrb	r3, [r3, #5]
 800283a:	b29b      	uxth	r3, r3
 800283c:	4413      	add	r3, r2
 800283e:	b29b      	uxth	r3, r3
 8002840:	b21b      	sxth	r3, r3
 8002842:	461a      	mov	r2, r3
 8002844:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002848:	fb03 f302 	mul.w	r3, r3, r2
 800284c:	ee07 3a90 	vmov	s15, r3
 8002850:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002854:	89bb      	ldrh	r3, [r7, #12]
 8002856:	ee07 3a90 	vmov	s15, r3
 800285a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	3308      	adds	r3, #8
 8002862:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002866:	edc3 7a00 	vstr	s15, [r3]
}
 800286a:	bf00      	nop
 800286c:	3710      	adds	r7, #16
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}
 8002872:	bf00      	nop
 8002874:	20000164 	.word	0x20000164

08002878 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002878:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800287c:	b088      	sub	sp, #32
 800287e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002880:	f002 f9c8 	bl	8004c14 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002884:	f000 fc40 	bl	8003108 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002888:	f001 f91e 	bl	8003ac8 <MX_GPIO_Init>
  MX_I2C1_Init();
 800288c:	f000 fd1c 	bl	80032c8 <MX_I2C1_Init>
  MX_SPI1_Init();
 8002890:	f000 fd9a 	bl	80033c8 <MX_SPI1_Init>
  MX_I2C2_Init();
 8002894:	f000 fd58 	bl	8003348 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 8002898:	f001 f84e 	bl	8003938 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800289c:	f001 f87c 	bl	8003998 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 80028a0:	f000 fe0e 	bl	80034c0 <MX_TIM2_Init>
  MX_TIM3_Init();
 80028a4:	f000 fe8a 	bl	80035bc <MX_TIM3_Init>
  MX_TIM4_Init();
 80028a8:	f000 ff06 	bl	80036b8 <MX_TIM4_Init>
  MX_TIM8_Init();
 80028ac:	f000 ff76 	bl	800379c <MX_TIM8_Init>
  MX_USART3_UART_Init();
 80028b0:	f001 f8a2 	bl	80039f8 <MX_USART3_UART_Init>
  MX_SPI3_Init();
 80028b4:	f000 fdc6 	bl	8003444 <MX_SPI3_Init>
  MX_USB_PCD_Init();
 80028b8:	f001 f8e4 	bl	8003a84 <MX_USB_PCD_Init>
  MX_UART5_Init();
 80028bc:	f001 f80c 	bl	80038d8 <MX_UART5_Init>
  MX_ADC3_Init();
 80028c0:	f000 fc92 	bl	80031e8 <MX_ADC3_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(LD9_GPIO_Port, LD9_Pin, GPIO_PIN_SET); //индикация о начале работы программы
 80028c4:	2201      	movs	r2, #1
 80028c6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80028ca:	4845      	ldr	r0, [pc, #276]	; (80029e0 <main+0x168>)
 80028cc:	f003 fcec 	bl	80062a8 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(POWER_ON_GPIO_Port, POWER_ON_Pin, GPIO_PIN_SET); //включаем силовое питание
 80028d0:	2201      	movs	r2, #1
 80028d2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80028d6:	4843      	ldr	r0, [pc, #268]	; (80029e4 <main+0x16c>)
 80028d8:	f003 fce6 	bl	80062a8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(CS_SPI3_GPIO_Port, CS_SPI3_Pin, GPIO_PIN_SET); //выключаем spi на max7456
 80028dc:	2201      	movs	r2, #1
 80028de:	2101      	movs	r1, #1
 80028e0:	4841      	ldr	r0, [pc, #260]	; (80029e8 <main+0x170>)
 80028e2:	f003 fce1 	bl	80062a8 <HAL_GPIO_WritePin>

  HAL_ADCEx_Calibration_Start(&hadc3,ADC_SINGLE_ENDED); //калибруем ацп на измерение напрежения с аккумов
 80028e6:	2100      	movs	r1, #0
 80028e8:	4840      	ldr	r0, [pc, #256]	; (80029ec <main+0x174>)
 80028ea:	f002 fd4a 	bl	8005382 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_IT(&hadc3); //начинаем измерять напряжение
 80028ee:	483f      	ldr	r0, [pc, #252]	; (80029ec <main+0x174>)
 80028f0:	f002 fbfa 	bl	80050e8 <HAL_ADC_Start_IT>

  HAL_TIM_PWM_Start_IT(&htim8, TIM_CHANNEL_1); //стартуем ШИМ на серву на тилте
 80028f4:	2100      	movs	r1, #0
 80028f6:	483e      	ldr	r0, [pc, #248]	; (80029f0 <main+0x178>)
 80028f8:	f006 fe7a 	bl	80095f0 <HAL_TIM_PWM_Start_IT>
  resetMax7456();//ресетим МАКС
 80028fc:	f001 fb58 	bl	8003fb0 <resetMax7456>
  initMax7456();//иницилизируем макс
 8002900:	f001 fb0c 	bl	8003f1c <initMax7456>
  pressure_init();//иницилизируем датчик датчик глубины
 8002904:	f7fe fbaa 	bl	800105c <pressure_init>

  l3gd20_init();//иницилизируем гироскоп
 8002908:	f7ff fc74 	bl	80021f4 <l3gd20_init>
  l3gd20_reboot();
 800290c:	f7ff fca1 	bl	8002252 <l3gd20_reboot>

  lsm_init(); //иницилизируем магнитометр и аксилирометр
 8002910:	f7ff fda8 	bl	8002464 <lsm_init>
  lsm_reboot();
 8002914:	f7ff fddd 	bl	80024d2 <lsm_reboot>

  magX_bias = 0;//хз что-ето
 8002918:	4b36      	ldr	r3, [pc, #216]	; (80029f4 <main+0x17c>)
 800291a:	f04f 0200 	mov.w	r2, #0
 800291e:	601a      	str	r2, [r3, #0]
  magY_bias = 0;//хз что-ето
 8002920:	4b35      	ldr	r3, [pc, #212]	; (80029f8 <main+0x180>)
 8002922:	f04f 0200 	mov.w	r2, #0
 8002926:	601a      	str	r2, [r3, #0]
  Thruster_Init();//Иницилизируем ВМА
 8002928:	f7fe fe78 	bl	800161c <Thruster_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  	//читаем ИМУ
	l3gd20_readxyz(GyroBuffer);
 800292c:	4833      	ldr	r0, [pc, #204]	; (80029fc <main+0x184>)
 800292e:	f7ff fca9 	bl	8002284 <l3gd20_readxyz>
	lsm_accxyz(AccBuffer);
 8002932:	4833      	ldr	r0, [pc, #204]	; (8002a00 <main+0x188>)
 8002934:	f7ff fde4 	bl	8002500 <lsm_accxyz>
	lsm_magxyz(MagBuffer);
 8002938:	4832      	ldr	r0, [pc, #200]	; (8002a04 <main+0x18c>)
 800293a:	f7ff febb 	bl	80026b4 <lsm_magxyz>
	//фильтруем ИМУ
	imu9dof(AccBuffer, GyroBuffer, MagBuffer, 0.1, Buffer);
 800293e:	4b32      	ldr	r3, [pc, #200]	; (8002a08 <main+0x190>)
 8002940:	ed9f 0a32 	vldr	s0, [pc, #200]	; 8002a0c <main+0x194>
 8002944:	4a2f      	ldr	r2, [pc, #188]	; (8002a04 <main+0x18c>)
 8002946:	492d      	ldr	r1, [pc, #180]	; (80029fc <main+0x184>)
 8002948:	482d      	ldr	r0, [pc, #180]	; (8002a00 <main+0x188>)
 800294a:	f7fe ff5d 	bl	8001808 <imu9dof>
	//выводим курс на монитор
	displayHeading((uint8_t)Buffer[2], 1);
 800294e:	4b2e      	ldr	r3, [pc, #184]	; (8002a08 <main+0x190>)
 8002950:	edd3 7a02 	vldr	s15, [r3, #8]
 8002954:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002958:	edc7 7a01 	vstr	s15, [r7, #4]
 800295c:	793b      	ldrb	r3, [r7, #4]
 800295e:	b2db      	uxtb	r3, r3
 8002960:	2101      	movs	r1, #1
 8002962:	4618      	mov	r0, r3
 8002964:	f001 fb6e 	bl	8004044 <displayHeading>
	//выводи время с начала работы программы
	displayMotorArmedTime(HAL_GetTick()/1000);
 8002968:	f002 f9ae 	bl	8004cc8 <HAL_GetTick>
 800296c:	4603      	mov	r3, r0
 800296e:	4a28      	ldr	r2, [pc, #160]	; (8002a10 <main+0x198>)
 8002970:	fba2 2303 	umull	r2, r3, r2, r3
 8002974:	099b      	lsrs	r3, r3, #6
 8002976:	4618      	mov	r0, r3
 8002978:	f001 fc5a 	bl	8004230 <displayMotorArmedTime>
	//измеряем глубину и выводим ее
	real_depth = check_pressure();
 800297c:	f7fe fbc0 	bl	8001100 <check_pressure>
 8002980:	4603      	mov	r3, r0
 8002982:	4a24      	ldr	r2, [pc, #144]	; (8002a14 <main+0x19c>)
 8002984:	6013      	str	r3, [r2, #0]
	displayDepth(real_depth);
 8002986:	4b23      	ldr	r3, [pc, #140]	; (8002a14 <main+0x19c>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	b2db      	uxtb	r3, r3
 800298c:	4618      	mov	r0, r3
 800298e:	f001 fbf9 	bl	8004184 <displayDepth>
	//измеряем напряжение на аккумах и вывовди его
	adc = HAL_ADC_GetValue(&hadc3);
 8002992:	4816      	ldr	r0, [pc, #88]	; (80029ec <main+0x174>)
 8002994:	f002 fce8 	bl	8005368 <HAL_ADC_GetValue>
 8002998:	4603      	mov	r3, r0
 800299a:	b29a      	uxth	r2, r3
 800299c:	4b1e      	ldr	r3, [pc, #120]	; (8002a18 <main+0x1a0>)
 800299e:	801a      	strh	r2, [r3, #0]
	displayBattery(adc*0.1064);
 80029a0:	4b1d      	ldr	r3, [pc, #116]	; (8002a18 <main+0x1a0>)
 80029a2:	881b      	ldrh	r3, [r3, #0]
 80029a4:	4618      	mov	r0, r3
 80029a6:	f7fd fdbd 	bl	8000524 <__aeabi_i2d>
 80029aa:	a30b      	add	r3, pc, #44	; (adr r3, 80029d8 <main+0x160>)
 80029ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029b0:	f7fd fe22 	bl	80005f8 <__aeabi_dmul>
 80029b4:	4602      	mov	r2, r0
 80029b6:	460b      	mov	r3, r1
 80029b8:	4610      	mov	r0, r2
 80029ba:	4619      	mov	r1, r3
 80029bc:	f7fe f8f4 	bl	8000ba8 <__aeabi_d2uiz>
 80029c0:	4603      	mov	r3, r0
 80029c2:	b2db      	uxtb	r3, r3
 80029c4:	4618      	mov	r0, r3
 80029c6:	f001 fbf9 	bl	80041bc <displayBattery>



	while (1)
	{
		HAL_UART_Receive(&huart3, (uint8_t*)buf_, 22, 10); //принимаем сообщение
 80029ca:	230a      	movs	r3, #10
 80029cc:	2216      	movs	r2, #22
 80029ce:	4913      	ldr	r1, [pc, #76]	; (8002a1c <main+0x1a4>)
 80029d0:	4813      	ldr	r0, [pc, #76]	; (8002a20 <main+0x1a8>)
 80029d2:	f007 fd45 	bl	800a460 <HAL_UART_Receive>

		while(buf_[0]!=0xf || buf_[19]!=0x0){ //проверяем соответсвует ли посылка
 80029d6:	e031      	b.n	8002a3c <main+0x1c4>
 80029d8:	c84b5dcc 	.word	0xc84b5dcc
 80029dc:	3fbb3d07 	.word	0x3fbb3d07
 80029e0:	48001000 	.word	0x48001000
 80029e4:	48000800 	.word	0x48000800
 80029e8:	48000c00 	.word	0x48000c00
 80029ec:	2000054c 	.word	0x2000054c
 80029f0:	20000234 	.word	0x20000234
 80029f4:	20000a94 	.word	0x20000a94
 80029f8:	20000644 	.word	0x20000644
 80029fc:	200003e8 	.word	0x200003e8
 8002a00:	200004b0 	.word	0x200004b0
 8002a04:	200004bc 	.word	0x200004bc
 8002a08:	20000648 	.word	0x20000648
 8002a0c:	3dcccccd 	.word	0x3dcccccd
 8002a10:	10624dd3 	.word	0x10624dd3
 8002a14:	200001d0 	.word	0x200001d0
 8002a18:	200001cc 	.word	0x200001cc
 8002a1c:	20000708 	.word	0x20000708
 8002a20:	200002cc 	.word	0x200002cc
			HAL_UART_Receive(&huart3, (uint8_t*)buf_, 22, 10);//принимаем сообщение еще раз
 8002a24:	230a      	movs	r3, #10
 8002a26:	2216      	movs	r2, #22
 8002a28:	49a3      	ldr	r1, [pc, #652]	; (8002cb8 <main+0x440>)
 8002a2a:	48a4      	ldr	r0, [pc, #656]	; (8002cbc <main+0x444>)
 8002a2c:	f007 fd18 	bl	800a460 <HAL_UART_Receive>
			HAL_GPIO_WritePin(LD8_GPIO_Port, LD8_Pin, GPIO_PIN_RESET);//индикация о не прием
 8002a30:	2200      	movs	r2, #0
 8002a32:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002a36:	48a2      	ldr	r0, [pc, #648]	; (8002cc0 <main+0x448>)
 8002a38:	f003 fc36 	bl	80062a8 <HAL_GPIO_WritePin>
		while(buf_[0]!=0xf || buf_[19]!=0x0){ //проверяем соответсвует ли посылка
 8002a3c:	4b9e      	ldr	r3, [pc, #632]	; (8002cb8 <main+0x440>)
 8002a3e:	781b      	ldrb	r3, [r3, #0]
 8002a40:	2b0f      	cmp	r3, #15
 8002a42:	d1ef      	bne.n	8002a24 <main+0x1ac>
 8002a44:	4b9c      	ldr	r3, [pc, #624]	; (8002cb8 <main+0x440>)
 8002a46:	7cdb      	ldrb	r3, [r3, #19]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d1eb      	bne.n	8002a24 <main+0x1ac>
		}

		HAL_GPIO_WritePin(LD8_GPIO_Port, LD8_Pin, GPIO_PIN_SET); //индикация о прием
 8002a4c:	2201      	movs	r2, #1
 8002a4e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002a52:	489b      	ldr	r0, [pc, #620]	; (8002cc0 <main+0x448>)
 8002a54:	f003 fc28 	bl	80062a8 <HAL_GPIO_WritePin>

		//парсим посылку в каналы
		ch_[0]  = ((int16_t)buf_[ 1] >> 0 | ((int16_t)buf_[ 2] << 8 )) & 0x07FF;
 8002a58:	4b97      	ldr	r3, [pc, #604]	; (8002cb8 <main+0x440>)
 8002a5a:	785b      	ldrb	r3, [r3, #1]
 8002a5c:	b21a      	sxth	r2, r3
 8002a5e:	4b96      	ldr	r3, [pc, #600]	; (8002cb8 <main+0x440>)
 8002a60:	789b      	ldrb	r3, [r3, #2]
 8002a62:	021b      	lsls	r3, r3, #8
 8002a64:	b21b      	sxth	r3, r3
 8002a66:	4313      	orrs	r3, r2
 8002a68:	b21b      	sxth	r3, r3
 8002a6a:	b29b      	uxth	r3, r3
 8002a6c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002a70:	b29a      	uxth	r2, r3
 8002a72:	4b94      	ldr	r3, [pc, #592]	; (8002cc4 <main+0x44c>)
 8002a74:	801a      	strh	r2, [r3, #0]
		ch_[1]  = ((int16_t)buf_[ 2] >> 3 | ((int16_t)buf_[ 3] << 5 )) & 0x07FF;
 8002a76:	4b90      	ldr	r3, [pc, #576]	; (8002cb8 <main+0x440>)
 8002a78:	789b      	ldrb	r3, [r3, #2]
 8002a7a:	08db      	lsrs	r3, r3, #3
 8002a7c:	b2db      	uxtb	r3, r3
 8002a7e:	b21a      	sxth	r2, r3
 8002a80:	4b8d      	ldr	r3, [pc, #564]	; (8002cb8 <main+0x440>)
 8002a82:	78db      	ldrb	r3, [r3, #3]
 8002a84:	015b      	lsls	r3, r3, #5
 8002a86:	b21b      	sxth	r3, r3
 8002a88:	4313      	orrs	r3, r2
 8002a8a:	b21b      	sxth	r3, r3
 8002a8c:	b29b      	uxth	r3, r3
 8002a8e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002a92:	b29a      	uxth	r2, r3
 8002a94:	4b8b      	ldr	r3, [pc, #556]	; (8002cc4 <main+0x44c>)
 8002a96:	805a      	strh	r2, [r3, #2]
		ch_[2]  =((int16_t)buf_[ 3] >> 6 | ((int16_t)buf_[ 4] << 2 ) | (int16_t)buf_[ 5] << 10 ) & 0x07FF;
 8002a98:	4b87      	ldr	r3, [pc, #540]	; (8002cb8 <main+0x440>)
 8002a9a:	78db      	ldrb	r3, [r3, #3]
 8002a9c:	099b      	lsrs	r3, r3, #6
 8002a9e:	b2db      	uxtb	r3, r3
 8002aa0:	b21a      	sxth	r2, r3
 8002aa2:	4b85      	ldr	r3, [pc, #532]	; (8002cb8 <main+0x440>)
 8002aa4:	791b      	ldrb	r3, [r3, #4]
 8002aa6:	009b      	lsls	r3, r3, #2
 8002aa8:	b21b      	sxth	r3, r3
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	b21a      	sxth	r2, r3
 8002aae:	4b82      	ldr	r3, [pc, #520]	; (8002cb8 <main+0x440>)
 8002ab0:	795b      	ldrb	r3, [r3, #5]
 8002ab2:	029b      	lsls	r3, r3, #10
 8002ab4:	b21b      	sxth	r3, r3
 8002ab6:	4313      	orrs	r3, r2
 8002ab8:	b21b      	sxth	r3, r3
 8002aba:	b29b      	uxth	r3, r3
 8002abc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002ac0:	b29a      	uxth	r2, r3
 8002ac2:	4b80      	ldr	r3, [pc, #512]	; (8002cc4 <main+0x44c>)
 8002ac4:	809a      	strh	r2, [r3, #4]
		ch_[3]  = ((int16_t)buf_[ 5] >> 1 | ((int16_t)buf_[ 6] << 7 )) & 0x07FF;
 8002ac6:	4b7c      	ldr	r3, [pc, #496]	; (8002cb8 <main+0x440>)
 8002ac8:	795b      	ldrb	r3, [r3, #5]
 8002aca:	085b      	lsrs	r3, r3, #1
 8002acc:	b2db      	uxtb	r3, r3
 8002ace:	b21a      	sxth	r2, r3
 8002ad0:	4b79      	ldr	r3, [pc, #484]	; (8002cb8 <main+0x440>)
 8002ad2:	799b      	ldrb	r3, [r3, #6]
 8002ad4:	01db      	lsls	r3, r3, #7
 8002ad6:	b21b      	sxth	r3, r3
 8002ad8:	4313      	orrs	r3, r2
 8002ada:	b21b      	sxth	r3, r3
 8002adc:	b29b      	uxth	r3, r3
 8002ade:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002ae2:	b29a      	uxth	r2, r3
 8002ae4:	4b77      	ldr	r3, [pc, #476]	; (8002cc4 <main+0x44c>)
 8002ae6:	80da      	strh	r2, [r3, #6]
		ch_[4]  = ((int16_t)buf_[ 6] >> 4 | ((int16_t)buf_[ 7] << 4 )) & 0x07FF;
 8002ae8:	4b73      	ldr	r3, [pc, #460]	; (8002cb8 <main+0x440>)
 8002aea:	799b      	ldrb	r3, [r3, #6]
 8002aec:	091b      	lsrs	r3, r3, #4
 8002aee:	b2db      	uxtb	r3, r3
 8002af0:	b21a      	sxth	r2, r3
 8002af2:	4b71      	ldr	r3, [pc, #452]	; (8002cb8 <main+0x440>)
 8002af4:	79db      	ldrb	r3, [r3, #7]
 8002af6:	011b      	lsls	r3, r3, #4
 8002af8:	b21b      	sxth	r3, r3
 8002afa:	4313      	orrs	r3, r2
 8002afc:	b21b      	sxth	r3, r3
 8002afe:	b29b      	uxth	r3, r3
 8002b00:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002b04:	b29a      	uxth	r2, r3
 8002b06:	4b6f      	ldr	r3, [pc, #444]	; (8002cc4 <main+0x44c>)
 8002b08:	811a      	strh	r2, [r3, #8]
		ch_[5]  =  ((int16_t)buf_[ 7] >> 7 | ((int16_t)buf_[ 8] << 1 ) | (int16_t)buf_[9] << 9 ) & 0x07FF;
 8002b0a:	4b6b      	ldr	r3, [pc, #428]	; (8002cb8 <main+0x440>)
 8002b0c:	79db      	ldrb	r3, [r3, #7]
 8002b0e:	09db      	lsrs	r3, r3, #7
 8002b10:	b2db      	uxtb	r3, r3
 8002b12:	b21a      	sxth	r2, r3
 8002b14:	4b68      	ldr	r3, [pc, #416]	; (8002cb8 <main+0x440>)
 8002b16:	7a1b      	ldrb	r3, [r3, #8]
 8002b18:	005b      	lsls	r3, r3, #1
 8002b1a:	b21b      	sxth	r3, r3
 8002b1c:	4313      	orrs	r3, r2
 8002b1e:	b21a      	sxth	r2, r3
 8002b20:	4b65      	ldr	r3, [pc, #404]	; (8002cb8 <main+0x440>)
 8002b22:	7a5b      	ldrb	r3, [r3, #9]
 8002b24:	025b      	lsls	r3, r3, #9
 8002b26:	b21b      	sxth	r3, r3
 8002b28:	4313      	orrs	r3, r2
 8002b2a:	b21b      	sxth	r3, r3
 8002b2c:	b29b      	uxth	r3, r3
 8002b2e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002b32:	b29a      	uxth	r2, r3
 8002b34:	4b63      	ldr	r3, [pc, #396]	; (8002cc4 <main+0x44c>)
 8002b36:	815a      	strh	r2, [r3, #10]

		ch_[6]  = ((int16_t)buf_[ 9] >> 2 | ((int16_t)buf_[10] << 6 )) & 0x07FF;
 8002b38:	4b5f      	ldr	r3, [pc, #380]	; (8002cb8 <main+0x440>)
 8002b3a:	7a5b      	ldrb	r3, [r3, #9]
 8002b3c:	089b      	lsrs	r3, r3, #2
 8002b3e:	b2db      	uxtb	r3, r3
 8002b40:	b21a      	sxth	r2, r3
 8002b42:	4b5d      	ldr	r3, [pc, #372]	; (8002cb8 <main+0x440>)
 8002b44:	7a9b      	ldrb	r3, [r3, #10]
 8002b46:	019b      	lsls	r3, r3, #6
 8002b48:	b21b      	sxth	r3, r3
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	b21b      	sxth	r3, r3
 8002b4e:	b29b      	uxth	r3, r3
 8002b50:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002b54:	b29a      	uxth	r2, r3
 8002b56:	4b5b      	ldr	r3, [pc, #364]	; (8002cc4 <main+0x44c>)
 8002b58:	819a      	strh	r2, [r3, #12]

		ch_[7]  = ((int16_t)buf_[10] >> 5 | ((int16_t)buf_[11] << 3 )) & 0x07FF;
 8002b5a:	4b57      	ldr	r3, [pc, #348]	; (8002cb8 <main+0x440>)
 8002b5c:	7a9b      	ldrb	r3, [r3, #10]
 8002b5e:	095b      	lsrs	r3, r3, #5
 8002b60:	b2db      	uxtb	r3, r3
 8002b62:	b21a      	sxth	r2, r3
 8002b64:	4b54      	ldr	r3, [pc, #336]	; (8002cb8 <main+0x440>)
 8002b66:	7adb      	ldrb	r3, [r3, #11]
 8002b68:	00db      	lsls	r3, r3, #3
 8002b6a:	b21b      	sxth	r3, r3
 8002b6c:	4313      	orrs	r3, r2
 8002b6e:	b21b      	sxth	r3, r3
 8002b70:	b29b      	uxth	r3, r3
 8002b72:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002b76:	b29a      	uxth	r2, r3
 8002b78:	4b52      	ldr	r3, [pc, #328]	; (8002cc4 <main+0x44c>)
 8002b7a:	81da      	strh	r2, [r3, #14]

		ch_[8]  = ((int16_t)buf_[12] << 0 | ((int16_t)buf_[13] << 8 )) & 0x07FF;
 8002b7c:	4b4e      	ldr	r3, [pc, #312]	; (8002cb8 <main+0x440>)
 8002b7e:	7b1b      	ldrb	r3, [r3, #12]
 8002b80:	b21a      	sxth	r2, r3
 8002b82:	4b4d      	ldr	r3, [pc, #308]	; (8002cb8 <main+0x440>)
 8002b84:	7b5b      	ldrb	r3, [r3, #13]
 8002b86:	021b      	lsls	r3, r3, #8
 8002b88:	b21b      	sxth	r3, r3
 8002b8a:	4313      	orrs	r3, r2
 8002b8c:	b21b      	sxth	r3, r3
 8002b8e:	b29b      	uxth	r3, r3
 8002b90:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002b94:	b29a      	uxth	r2, r3
 8002b96:	4b4b      	ldr	r3, [pc, #300]	; (8002cc4 <main+0x44c>)
 8002b98:	821a      	strh	r2, [r3, #16]
		ch_[9]  =  ((int16_t)buf_[13] >> 3 | ((int16_t)buf_[14] << 5 )) & 0x07FF;
 8002b9a:	4b47      	ldr	r3, [pc, #284]	; (8002cb8 <main+0x440>)
 8002b9c:	7b5b      	ldrb	r3, [r3, #13]
 8002b9e:	08db      	lsrs	r3, r3, #3
 8002ba0:	b2db      	uxtb	r3, r3
 8002ba2:	b21a      	sxth	r2, r3
 8002ba4:	4b44      	ldr	r3, [pc, #272]	; (8002cb8 <main+0x440>)
 8002ba6:	7b9b      	ldrb	r3, [r3, #14]
 8002ba8:	015b      	lsls	r3, r3, #5
 8002baa:	b21b      	sxth	r3, r3
 8002bac:	4313      	orrs	r3, r2
 8002bae:	b21b      	sxth	r3, r3
 8002bb0:	b29b      	uxth	r3, r3
 8002bb2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002bb6:	b29a      	uxth	r2, r3
 8002bb8:	4b42      	ldr	r3, [pc, #264]	; (8002cc4 <main+0x44c>)
 8002bba:	825a      	strh	r2, [r3, #18]
		ch_[10] = ((int16_t)buf_[14] >> 6 | ((int16_t)buf_[15] << 2 ) | (int16_t)buf_[16] << 10 ) & 0x07FF;
 8002bbc:	4b3e      	ldr	r3, [pc, #248]	; (8002cb8 <main+0x440>)
 8002bbe:	7b9b      	ldrb	r3, [r3, #14]
 8002bc0:	099b      	lsrs	r3, r3, #6
 8002bc2:	b2db      	uxtb	r3, r3
 8002bc4:	b21a      	sxth	r2, r3
 8002bc6:	4b3c      	ldr	r3, [pc, #240]	; (8002cb8 <main+0x440>)
 8002bc8:	7bdb      	ldrb	r3, [r3, #15]
 8002bca:	009b      	lsls	r3, r3, #2
 8002bcc:	b21b      	sxth	r3, r3
 8002bce:	4313      	orrs	r3, r2
 8002bd0:	b21a      	sxth	r2, r3
 8002bd2:	4b39      	ldr	r3, [pc, #228]	; (8002cb8 <main+0x440>)
 8002bd4:	7c1b      	ldrb	r3, [r3, #16]
 8002bd6:	029b      	lsls	r3, r3, #10
 8002bd8:	b21b      	sxth	r3, r3
 8002bda:	4313      	orrs	r3, r2
 8002bdc:	b21b      	sxth	r3, r3
 8002bde:	b29b      	uxth	r3, r3
 8002be0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002be4:	b29a      	uxth	r2, r3
 8002be6:	4b37      	ldr	r3, [pc, #220]	; (8002cc4 <main+0x44c>)
 8002be8:	829a      	strh	r2, [r3, #20]
		// 6 канал крен
		// 7 канал тилт
		// 9 канал включение и выключения силового питания

		// ниже вычисляем коэфиценты для каждого движения
		marsh_k = (ch_[1]-1000)/700.0;
 8002bea:	4b36      	ldr	r3, [pc, #216]	; (8002cc4 <main+0x44c>)
 8002bec:	885b      	ldrh	r3, [r3, #2]
 8002bee:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f7fd fc96 	bl	8000524 <__aeabi_i2d>
 8002bf8:	f04f 0200 	mov.w	r2, #0
 8002bfc:	4b32      	ldr	r3, [pc, #200]	; (8002cc8 <main+0x450>)
 8002bfe:	f7fd fe25 	bl	800084c <__aeabi_ddiv>
 8002c02:	4602      	mov	r2, r0
 8002c04:	460b      	mov	r3, r1
 8002c06:	4610      	mov	r0, r2
 8002c08:	4619      	mov	r1, r3
 8002c0a:	f7fd ffed 	bl	8000be8 <__aeabi_d2f>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	4a2e      	ldr	r2, [pc, #184]	; (8002ccc <main+0x454>)
 8002c12:	6013      	str	r3, [r2, #0]
		lag_k = (ch_[0]-1000)/700.0;
 8002c14:	4b2b      	ldr	r3, [pc, #172]	; (8002cc4 <main+0x44c>)
 8002c16:	881b      	ldrh	r3, [r3, #0]
 8002c18:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	f7fd fc81 	bl	8000524 <__aeabi_i2d>
 8002c22:	f04f 0200 	mov.w	r2, #0
 8002c26:	4b28      	ldr	r3, [pc, #160]	; (8002cc8 <main+0x450>)
 8002c28:	f7fd fe10 	bl	800084c <__aeabi_ddiv>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	460b      	mov	r3, r1
 8002c30:	4610      	mov	r0, r2
 8002c32:	4619      	mov	r1, r3
 8002c34:	f7fd ffd8 	bl	8000be8 <__aeabi_d2f>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	4a25      	ldr	r2, [pc, #148]	; (8002cd0 <main+0x458>)
 8002c3c:	6013      	str	r3, [r2, #0]
		up_k = (ch_[2]-1000)/700.0;
 8002c3e:	4b21      	ldr	r3, [pc, #132]	; (8002cc4 <main+0x44c>)
 8002c40:	889b      	ldrh	r3, [r3, #4]
 8002c42:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8002c46:	4618      	mov	r0, r3
 8002c48:	f7fd fc6c 	bl	8000524 <__aeabi_i2d>
 8002c4c:	f04f 0200 	mov.w	r2, #0
 8002c50:	4b1d      	ldr	r3, [pc, #116]	; (8002cc8 <main+0x450>)
 8002c52:	f7fd fdfb 	bl	800084c <__aeabi_ddiv>
 8002c56:	4602      	mov	r2, r0
 8002c58:	460b      	mov	r3, r1
 8002c5a:	4610      	mov	r0, r2
 8002c5c:	4619      	mov	r1, r3
 8002c5e:	f7fd ffc3 	bl	8000be8 <__aeabi_d2f>
 8002c62:	4603      	mov	r3, r0
 8002c64:	4a1b      	ldr	r2, [pc, #108]	; (8002cd4 <main+0x45c>)
 8002c66:	6013      	str	r3, [r2, #0]
		kurs_k =(ch_[3]-1000)/700.0;
 8002c68:	4b16      	ldr	r3, [pc, #88]	; (8002cc4 <main+0x44c>)
 8002c6a:	88db      	ldrh	r3, [r3, #6]
 8002c6c:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8002c70:	4618      	mov	r0, r3
 8002c72:	f7fd fc57 	bl	8000524 <__aeabi_i2d>
 8002c76:	f04f 0200 	mov.w	r2, #0
 8002c7a:	4b13      	ldr	r3, [pc, #76]	; (8002cc8 <main+0x450>)
 8002c7c:	f7fd fde6 	bl	800084c <__aeabi_ddiv>
 8002c80:	4602      	mov	r2, r0
 8002c82:	460b      	mov	r3, r1
 8002c84:	4610      	mov	r0, r2
 8002c86:	4619      	mov	r1, r3
 8002c88:	f7fd ffae 	bl	8000be8 <__aeabi_d2f>
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	4a12      	ldr	r2, [pc, #72]	; (8002cd8 <main+0x460>)
 8002c90:	6013      	str	r3, [r2, #0]
		kren_k = (ch_[5]-1000)/700.0;
 8002c92:	4b0c      	ldr	r3, [pc, #48]	; (8002cc4 <main+0x44c>)
 8002c94:	895b      	ldrh	r3, [r3, #10]
 8002c96:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	f7fd fc42 	bl	8000524 <__aeabi_i2d>
 8002ca0:	f04f 0200 	mov.w	r2, #0
 8002ca4:	4b08      	ldr	r3, [pc, #32]	; (8002cc8 <main+0x450>)
 8002ca6:	f7fd fdd1 	bl	800084c <__aeabi_ddiv>
 8002caa:	4602      	mov	r2, r0
 8002cac:	460b      	mov	r3, r1
 8002cae:	4610      	mov	r0, r2
 8002cb0:	4619      	mov	r1, r3
 8002cb2:	f7fd ff99 	bl	8000be8 <__aeabi_d2f>
 8002cb6:	e011      	b.n	8002cdc <main+0x464>
 8002cb8:	20000708 	.word	0x20000708
 8002cbc:	200002cc 	.word	0x200002cc
 8002cc0:	48001000 	.word	0x48001000
 8002cc4:	20000624 	.word	0x20000624
 8002cc8:	4085e000 	.word	0x4085e000
 8002ccc:	20000230 	.word	0x20000230
 8002cd0:	200004a8 	.word	0x200004a8
 8002cd4:	200004ac 	.word	0x200004ac
 8002cd8:	2000059c 	.word	0x2000059c
 8002cdc:	4603      	mov	r3, r0
 8002cde:	4abb      	ldr	r2, [pc, #748]	; (8002fcc <main+0x754>)
 8002ce0:	6013      	str	r3, [r2, #0]
		diferent_k = (ch_[4]-1000)/700.0;
 8002ce2:	4bbb      	ldr	r3, [pc, #748]	; (8002fd0 <main+0x758>)
 8002ce4:	891b      	ldrh	r3, [r3, #8]
 8002ce6:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8002cea:	4618      	mov	r0, r3
 8002cec:	f7fd fc1a 	bl	8000524 <__aeabi_i2d>
 8002cf0:	f04f 0200 	mov.w	r2, #0
 8002cf4:	4bb7      	ldr	r3, [pc, #732]	; (8002fd4 <main+0x75c>)
 8002cf6:	f7fd fda9 	bl	800084c <__aeabi_ddiv>
 8002cfa:	4602      	mov	r2, r0
 8002cfc:	460b      	mov	r3, r1
 8002cfe:	4610      	mov	r0, r2
 8002d00:	4619      	mov	r1, r3
 8002d02:	f7fd ff71 	bl	8000be8 <__aeabi_d2f>
 8002d06:	4603      	mov	r3, r0
 8002d08:	4ab3      	ldr	r2, [pc, #716]	; (8002fd8 <main+0x760>)
 8002d0a:	6013      	str	r3, [r2, #0]

		tilt_k = (ch_[6]-1000)/700.0;
 8002d0c:	4bb0      	ldr	r3, [pc, #704]	; (8002fd0 <main+0x758>)
 8002d0e:	899b      	ldrh	r3, [r3, #12]
 8002d10:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8002d14:	4618      	mov	r0, r3
 8002d16:	f7fd fc05 	bl	8000524 <__aeabi_i2d>
 8002d1a:	f04f 0200 	mov.w	r2, #0
 8002d1e:	4bad      	ldr	r3, [pc, #692]	; (8002fd4 <main+0x75c>)
 8002d20:	f7fd fd94 	bl	800084c <__aeabi_ddiv>
 8002d24:	4602      	mov	r2, r0
 8002d26:	460b      	mov	r3, r1
 8002d28:	4610      	mov	r0, r2
 8002d2a:	4619      	mov	r1, r3
 8002d2c:	f7fd ff5c 	bl	8000be8 <__aeabi_d2f>
 8002d30:	4603      	mov	r3, r0
 8002d32:	4aaa      	ldr	r2, [pc, #680]	; (8002fdc <main+0x764>)
 8002d34:	6013      	str	r3, [r2, #0]

		//суммируем все вектора
		for(int j=0;j<8;j++)
 8002d36:	2300      	movs	r3, #0
 8002d38:	61fb      	str	r3, [r7, #28]
 8002d3a:	e062      	b.n	8002e02 <main+0x58a>
		{
			vma[j]=  (marsh[j]*marsh_k+lag[j]*lag_k+up[j]*up_k+kurs[j]*kurs_k+kren[j]*kren_k+diferent[j]*diferent_k);
 8002d3c:	4aa8      	ldr	r2, [pc, #672]	; (8002fe0 <main+0x768>)
 8002d3e:	69fb      	ldr	r3, [r7, #28]
 8002d40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d44:	ee07 3a90 	vmov	s15, r3
 8002d48:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002d4c:	4ba5      	ldr	r3, [pc, #660]	; (8002fe4 <main+0x76c>)
 8002d4e:	edd3 7a00 	vldr	s15, [r3]
 8002d52:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d56:	4aa4      	ldr	r2, [pc, #656]	; (8002fe8 <main+0x770>)
 8002d58:	69fb      	ldr	r3, [r7, #28]
 8002d5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d5e:	ee07 3a90 	vmov	s15, r3
 8002d62:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002d66:	4ba1      	ldr	r3, [pc, #644]	; (8002fec <main+0x774>)
 8002d68:	edd3 7a00 	vldr	s15, [r3]
 8002d6c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d70:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d74:	4a9e      	ldr	r2, [pc, #632]	; (8002ff0 <main+0x778>)
 8002d76:	69fb      	ldr	r3, [r7, #28]
 8002d78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d7c:	ee07 3a90 	vmov	s15, r3
 8002d80:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002d84:	4b9b      	ldr	r3, [pc, #620]	; (8002ff4 <main+0x77c>)
 8002d86:	edd3 7a00 	vldr	s15, [r3]
 8002d8a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d8e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d92:	4a99      	ldr	r2, [pc, #612]	; (8002ff8 <main+0x780>)
 8002d94:	69fb      	ldr	r3, [r7, #28]
 8002d96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d9a:	ee07 3a90 	vmov	s15, r3
 8002d9e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002da2:	4b96      	ldr	r3, [pc, #600]	; (8002ffc <main+0x784>)
 8002da4:	edd3 7a00 	vldr	s15, [r3]
 8002da8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002dac:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002db0:	4a93      	ldr	r2, [pc, #588]	; (8003000 <main+0x788>)
 8002db2:	69fb      	ldr	r3, [r7, #28]
 8002db4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002db8:	ee07 3a90 	vmov	s15, r3
 8002dbc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002dc0:	4b82      	ldr	r3, [pc, #520]	; (8002fcc <main+0x754>)
 8002dc2:	edd3 7a00 	vldr	s15, [r3]
 8002dc6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002dca:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002dce:	4a8d      	ldr	r2, [pc, #564]	; (8003004 <main+0x78c>)
 8002dd0:	69fb      	ldr	r3, [r7, #28]
 8002dd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002dd6:	ee07 3a90 	vmov	s15, r3
 8002dda:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002dde:	4b7e      	ldr	r3, [pc, #504]	; (8002fd8 <main+0x760>)
 8002de0:	edd3 7a00 	vldr	s15, [r3]
 8002de4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002de8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002dec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002df0:	ee17 1a90 	vmov	r1, s15
 8002df4:	4a84      	ldr	r2, [pc, #528]	; (8003008 <main+0x790>)
 8002df6:	69fb      	ldr	r3, [r7, #28]
 8002df8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for(int j=0;j<8;j++)
 8002dfc:	69fb      	ldr	r3, [r7, #28]
 8002dfe:	3301      	adds	r3, #1
 8002e00:	61fb      	str	r3, [r7, #28]
 8002e02:	69fb      	ldr	r3, [r7, #28]
 8002e04:	2b07      	cmp	r3, #7
 8002e06:	dd99      	ble.n	8002d3c <main+0x4c4>
		}

		//проверяем в пределах ли макс значения
		int max = 0;
 8002e08:	2300      	movs	r3, #0
 8002e0a:	61bb      	str	r3, [r7, #24]
		for(int i = 0; i < 8; ++i)
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	617b      	str	r3, [r7, #20]
 8002e10:	e02c      	b.n	8002e6c <main+0x5f4>
		{
			if(fabs(vma[i]) > max)
 8002e12:	4a7d      	ldr	r2, [pc, #500]	; (8003008 <main+0x790>)
 8002e14:	697b      	ldr	r3, [r7, #20]
 8002e16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	f7fd fb82 	bl	8000524 <__aeabi_i2d>
 8002e20:	4602      	mov	r2, r0
 8002e22:	460b      	mov	r3, r1
 8002e24:	4614      	mov	r4, r2
 8002e26:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8002e2a:	69b8      	ldr	r0, [r7, #24]
 8002e2c:	f7fd fb7a 	bl	8000524 <__aeabi_i2d>
 8002e30:	4602      	mov	r2, r0
 8002e32:	460b      	mov	r3, r1
 8002e34:	4620      	mov	r0, r4
 8002e36:	4629      	mov	r1, r5
 8002e38:	f7fd fe6e 	bl	8000b18 <__aeabi_dcmpgt>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d011      	beq.n	8002e66 <main+0x5ee>
			{
				max = fabs(vma[i]);
 8002e42:	4a71      	ldr	r2, [pc, #452]	; (8003008 <main+0x790>)
 8002e44:	697b      	ldr	r3, [r7, #20]
 8002e46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	f7fd fb6a 	bl	8000524 <__aeabi_i2d>
 8002e50:	4602      	mov	r2, r0
 8002e52:	460b      	mov	r3, r1
 8002e54:	4690      	mov	r8, r2
 8002e56:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 8002e5a:	4640      	mov	r0, r8
 8002e5c:	4649      	mov	r1, r9
 8002e5e:	f7fd fe7b 	bl	8000b58 <__aeabi_d2iz>
 8002e62:	4603      	mov	r3, r0
 8002e64:	61bb      	str	r3, [r7, #24]
		for(int i = 0; i < 8; ++i)
 8002e66:	697b      	ldr	r3, [r7, #20]
 8002e68:	3301      	adds	r3, #1
 8002e6a:	617b      	str	r3, [r7, #20]
 8002e6c:	697b      	ldr	r3, [r7, #20]
 8002e6e:	2b07      	cmp	r3, #7
 8002e70:	ddcf      	ble.n	8002e12 <main+0x59a>
			}
		}
		//если есть привышения делим все на коэфицент
		if(max>70)
 8002e72:	69bb      	ldr	r3, [r7, #24]
 8002e74:	2b46      	cmp	r3, #70	; 0x46
 8002e76:	dd73      	ble.n	8002f60 <main+0x6e8>
		{
			for(int j=0;j<8;j++)
 8002e78:	2300      	movs	r3, #0
 8002e7a:	613b      	str	r3, [r7, #16]
 8002e7c:	e06d      	b.n	8002f5a <main+0x6e2>
			{
				vma[j]=  (marsh[j]*marsh_k+lag[j]*lag_k+up[j]*up_k+kurs[j]*kurs_k+kren[j]*kren_k+diferent[j]*diferent_k)*70/max;
 8002e7e:	4a58      	ldr	r2, [pc, #352]	; (8002fe0 <main+0x768>)
 8002e80:	693b      	ldr	r3, [r7, #16]
 8002e82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e86:	ee07 3a90 	vmov	s15, r3
 8002e8a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002e8e:	4b55      	ldr	r3, [pc, #340]	; (8002fe4 <main+0x76c>)
 8002e90:	edd3 7a00 	vldr	s15, [r3]
 8002e94:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e98:	4a53      	ldr	r2, [pc, #332]	; (8002fe8 <main+0x770>)
 8002e9a:	693b      	ldr	r3, [r7, #16]
 8002e9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ea0:	ee07 3a90 	vmov	s15, r3
 8002ea4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002ea8:	4b50      	ldr	r3, [pc, #320]	; (8002fec <main+0x774>)
 8002eaa:	edd3 7a00 	vldr	s15, [r3]
 8002eae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002eb2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002eb6:	4a4e      	ldr	r2, [pc, #312]	; (8002ff0 <main+0x778>)
 8002eb8:	693b      	ldr	r3, [r7, #16]
 8002eba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ebe:	ee07 3a90 	vmov	s15, r3
 8002ec2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002ec6:	4b4b      	ldr	r3, [pc, #300]	; (8002ff4 <main+0x77c>)
 8002ec8:	edd3 7a00 	vldr	s15, [r3]
 8002ecc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ed0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ed4:	4a48      	ldr	r2, [pc, #288]	; (8002ff8 <main+0x780>)
 8002ed6:	693b      	ldr	r3, [r7, #16]
 8002ed8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002edc:	ee07 3a90 	vmov	s15, r3
 8002ee0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002ee4:	4b45      	ldr	r3, [pc, #276]	; (8002ffc <main+0x784>)
 8002ee6:	edd3 7a00 	vldr	s15, [r3]
 8002eea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002eee:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ef2:	4a43      	ldr	r2, [pc, #268]	; (8003000 <main+0x788>)
 8002ef4:	693b      	ldr	r3, [r7, #16]
 8002ef6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002efa:	ee07 3a90 	vmov	s15, r3
 8002efe:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002f02:	4b32      	ldr	r3, [pc, #200]	; (8002fcc <main+0x754>)
 8002f04:	edd3 7a00 	vldr	s15, [r3]
 8002f08:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f0c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f10:	4a3c      	ldr	r2, [pc, #240]	; (8003004 <main+0x78c>)
 8002f12:	693b      	ldr	r3, [r7, #16]
 8002f14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f18:	ee07 3a90 	vmov	s15, r3
 8002f1c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002f20:	4b2d      	ldr	r3, [pc, #180]	; (8002fd8 <main+0x760>)
 8002f22:	edd3 7a00 	vldr	s15, [r3]
 8002f26:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f2a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f2e:	ed9f 7a37 	vldr	s14, [pc, #220]	; 800300c <main+0x794>
 8002f32:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002f36:	69bb      	ldr	r3, [r7, #24]
 8002f38:	ee07 3a90 	vmov	s15, r3
 8002f3c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002f40:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002f44:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f48:	ee17 1a90 	vmov	r1, s15
 8002f4c:	4a2e      	ldr	r2, [pc, #184]	; (8003008 <main+0x790>)
 8002f4e:	693b      	ldr	r3, [r7, #16]
 8002f50:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			for(int j=0;j<8;j++)
 8002f54:	693b      	ldr	r3, [r7, #16]
 8002f56:	3301      	adds	r3, #1
 8002f58:	613b      	str	r3, [r7, #16]
 8002f5a:	693b      	ldr	r3, [r7, #16]
 8002f5c:	2b07      	cmp	r3, #7
 8002f5e:	dd8e      	ble.n	8002e7e <main+0x606>
			}
		}

		//задаем скорость вращения каждого ВМА
		Thruster_Set_Perc(vma);
 8002f60:	4829      	ldr	r0, [pc, #164]	; (8003008 <main+0x790>)
 8002f62:	f7fe fbf5 	bl	8001750 <Thruster_Set_Perc>

		if(ch_[8]>1100)
 8002f66:	4b1a      	ldr	r3, [pc, #104]	; (8002fd0 <main+0x758>)
 8002f68:	8a1b      	ldrh	r3, [r3, #16]
 8002f6a:	f240 424c 	movw	r2, #1100	; 0x44c
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d906      	bls.n	8002f80 <main+0x708>
			HAL_GPIO_WritePin(POWER_ON_GPIO_Port, POWER_ON_Pin, GPIO_PIN_RESET);//выключаем всю силовуху
 8002f72:	2200      	movs	r2, #0
 8002f74:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002f78:	4825      	ldr	r0, [pc, #148]	; (8003010 <main+0x798>)
 8002f7a:	f003 f995 	bl	80062a8 <HAL_GPIO_WritePin>
 8002f7e:	e00f      	b.n	8002fa0 <main+0x728>
		else if(HAL_GPIO_ReadPin(POWER_ON_GPIO_Port, POWER_ON_Pin)==GPIO_PIN_RESET)
 8002f80:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002f84:	4822      	ldr	r0, [pc, #136]	; (8003010 <main+0x798>)
 8002f86:	f003 f977 	bl	8006278 <HAL_GPIO_ReadPin>
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d107      	bne.n	8002fa0 <main+0x728>

		{
			//включаем всю силовуху
			HAL_GPIO_WritePin(POWER_ON_GPIO_Port, POWER_ON_Pin, GPIO_PIN_SET);
 8002f90:	2201      	movs	r2, #1
 8002f92:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002f96:	481e      	ldr	r0, [pc, #120]	; (8003010 <main+0x798>)
 8002f98:	f003 f986 	bl	80062a8 <HAL_GPIO_WritePin>
			Thruster_Stop();
 8002f9c:	f7fe fb68 	bl	8001670 <Thruster_Stop>
		}

		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, 150-tilt_k*50);//задаем угол тилта
 8002fa0:	4b0e      	ldr	r3, [pc, #56]	; (8002fdc <main+0x764>)
 8002fa2:	edd3 7a00 	vldr	s15, [r3]
 8002fa6:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8003014 <main+0x79c>
 8002faa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002fae:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8003018 <main+0x7a0>
 8002fb2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002fb6:	4b19      	ldr	r3, [pc, #100]	; (800301c <main+0x7a4>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002fbe:	ee17 2a90 	vmov	r2, s15
 8002fc2:	635a      	str	r2, [r3, #52]	; 0x34

		for(int j=0;j<22;j++)
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	60fb      	str	r3, [r7, #12]
 8002fc8:	e032      	b.n	8003030 <main+0x7b8>
 8002fca:	bf00      	nop
 8002fcc:	2000022c 	.word	0x2000022c
 8002fd0:	20000624 	.word	0x20000624
 8002fd4:	4085e000 	.word	0x4085e000
 8002fd8:	200007a4 	.word	0x200007a4
 8002fdc:	200003f4 	.word	0x200003f4
 8002fe0:	20000004 	.word	0x20000004
 8002fe4:	20000230 	.word	0x20000230
 8002fe8:	20000024 	.word	0x20000024
 8002fec:	200004a8 	.word	0x200004a8
 8002ff0:	20000044 	.word	0x20000044
 8002ff4:	200004ac 	.word	0x200004ac
 8002ff8:	20000064 	.word	0x20000064
 8002ffc:	2000059c 	.word	0x2000059c
 8003000:	2000016c 	.word	0x2000016c
 8003004:	2000018c 	.word	0x2000018c
 8003008:	200001ac 	.word	0x200001ac
 800300c:	428c0000 	.word	0x428c0000
 8003010:	48000800 	.word	0x48000800
 8003014:	42480000 	.word	0x42480000
 8003018:	43160000 	.word	0x43160000
 800301c:	20000234 	.word	0x20000234
		{
			buf_[j]=0;//обнуляем массив с числами
 8003020:	4a2f      	ldr	r2, [pc, #188]	; (80030e0 <main+0x868>)
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	4413      	add	r3, r2
 8003026:	2200      	movs	r2, #0
 8003028:	701a      	strb	r2, [r3, #0]
		for(int j=0;j<22;j++)
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	3301      	adds	r3, #1
 800302e:	60fb      	str	r3, [r7, #12]
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	2b15      	cmp	r3, #21
 8003034:	ddf4      	ble.n	8003020 <main+0x7a8>
		}

	  	//читаем ИМУ
		l3gd20_readxyz(GyroBuffer);
 8003036:	482b      	ldr	r0, [pc, #172]	; (80030e4 <main+0x86c>)
 8003038:	f7ff f924 	bl	8002284 <l3gd20_readxyz>
		lsm_accxyz(AccBuffer);
 800303c:	482a      	ldr	r0, [pc, #168]	; (80030e8 <main+0x870>)
 800303e:	f7ff fa5f 	bl	8002500 <lsm_accxyz>
		lsm_magxyz(MagBuffer);
 8003042:	482a      	ldr	r0, [pc, #168]	; (80030ec <main+0x874>)
 8003044:	f7ff fb36 	bl	80026b4 <lsm_magxyz>
		//фильтруем ИМУ
		imu9dof(AccBuffer, GyroBuffer, MagBuffer, 0.1, Buffer);
 8003048:	4b29      	ldr	r3, [pc, #164]	; (80030f0 <main+0x878>)
 800304a:	ed9f 0a2a 	vldr	s0, [pc, #168]	; 80030f4 <main+0x87c>
 800304e:	4a27      	ldr	r2, [pc, #156]	; (80030ec <main+0x874>)
 8003050:	4924      	ldr	r1, [pc, #144]	; (80030e4 <main+0x86c>)
 8003052:	4825      	ldr	r0, [pc, #148]	; (80030e8 <main+0x870>)
 8003054:	f7fe fbd8 	bl	8001808 <imu9dof>
		//выводим курс на монитор
		displayHeading((uint8_t)Buffer[2], 1);
 8003058:	4b25      	ldr	r3, [pc, #148]	; (80030f0 <main+0x878>)
 800305a:	edd3 7a02 	vldr	s15, [r3, #8]
 800305e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003062:	edc7 7a01 	vstr	s15, [r7, #4]
 8003066:	793b      	ldrb	r3, [r7, #4]
 8003068:	b2db      	uxtb	r3, r3
 800306a:	2101      	movs	r1, #1
 800306c:	4618      	mov	r0, r3
 800306e:	f000 ffe9 	bl	8004044 <displayHeading>
		//выводи время с начала работы программы
		displayMotorArmedTime(HAL_GetTick()/1000);
 8003072:	f001 fe29 	bl	8004cc8 <HAL_GetTick>
 8003076:	4603      	mov	r3, r0
 8003078:	4a1f      	ldr	r2, [pc, #124]	; (80030f8 <main+0x880>)
 800307a:	fba2 2303 	umull	r2, r3, r2, r3
 800307e:	099b      	lsrs	r3, r3, #6
 8003080:	4618      	mov	r0, r3
 8003082:	f001 f8d5 	bl	8004230 <displayMotorArmedTime>
		//измеряем глубину и выводим ее
		real_depth = check_pressure();
 8003086:	f7fe f83b 	bl	8001100 <check_pressure>
 800308a:	4603      	mov	r3, r0
 800308c:	4a1b      	ldr	r2, [pc, #108]	; (80030fc <main+0x884>)
 800308e:	6013      	str	r3, [r2, #0]
		displayDepth(real_depth);
 8003090:	4b1a      	ldr	r3, [pc, #104]	; (80030fc <main+0x884>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	b2db      	uxtb	r3, r3
 8003096:	4618      	mov	r0, r3
 8003098:	f001 f874 	bl	8004184 <displayDepth>
		//измеряем напряжение на аккумах и вывовди его
		adc = HAL_ADC_GetValue(&hadc3);
 800309c:	4818      	ldr	r0, [pc, #96]	; (8003100 <main+0x888>)
 800309e:	f002 f963 	bl	8005368 <HAL_ADC_GetValue>
 80030a2:	4603      	mov	r3, r0
 80030a4:	b29a      	uxth	r2, r3
 80030a6:	4b17      	ldr	r3, [pc, #92]	; (8003104 <main+0x88c>)
 80030a8:	801a      	strh	r2, [r3, #0]
		displayBattery(adc*0.1064);
 80030aa:	4b16      	ldr	r3, [pc, #88]	; (8003104 <main+0x88c>)
 80030ac:	881b      	ldrh	r3, [r3, #0]
 80030ae:	4618      	mov	r0, r3
 80030b0:	f7fd fa38 	bl	8000524 <__aeabi_i2d>
 80030b4:	a308      	add	r3, pc, #32	; (adr r3, 80030d8 <main+0x860>)
 80030b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030ba:	f7fd fa9d 	bl	80005f8 <__aeabi_dmul>
 80030be:	4602      	mov	r2, r0
 80030c0:	460b      	mov	r3, r1
 80030c2:	4610      	mov	r0, r2
 80030c4:	4619      	mov	r1, r3
 80030c6:	f7fd fd6f 	bl	8000ba8 <__aeabi_d2uiz>
 80030ca:	4603      	mov	r3, r0
 80030cc:	b2db      	uxtb	r3, r3
 80030ce:	4618      	mov	r0, r3
 80030d0:	f001 f874 	bl	80041bc <displayBattery>
	{
 80030d4:	e479      	b.n	80029ca <main+0x152>
 80030d6:	bf00      	nop
 80030d8:	c84b5dcc 	.word	0xc84b5dcc
 80030dc:	3fbb3d07 	.word	0x3fbb3d07
 80030e0:	20000708 	.word	0x20000708
 80030e4:	200003e8 	.word	0x200003e8
 80030e8:	200004b0 	.word	0x200004b0
 80030ec:	200004bc 	.word	0x200004bc
 80030f0:	20000648 	.word	0x20000648
 80030f4:	3dcccccd 	.word	0x3dcccccd
 80030f8:	10624dd3 	.word	0x10624dd3
 80030fc:	200001d0 	.word	0x200001d0
 8003100:	2000054c 	.word	0x2000054c
 8003104:	200001cc 	.word	0x200001cc

08003108 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b09e      	sub	sp, #120	; 0x78
 800310c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800310e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003112:	2228      	movs	r2, #40	; 0x28
 8003114:	2100      	movs	r1, #0
 8003116:	4618      	mov	r0, r3
 8003118:	f007 feb0 	bl	800ae7c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800311c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003120:	2200      	movs	r2, #0
 8003122:	601a      	str	r2, [r3, #0]
 8003124:	605a      	str	r2, [r3, #4]
 8003126:	609a      	str	r2, [r3, #8]
 8003128:	60da      	str	r2, [r3, #12]
 800312a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800312c:	463b      	mov	r3, r7
 800312e:	223c      	movs	r2, #60	; 0x3c
 8003130:	2100      	movs	r1, #0
 8003132:	4618      	mov	r0, r3
 8003134:	f007 fea2 	bl	800ae7c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8003138:	2303      	movs	r3, #3
 800313a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800313c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003140:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8003142:	2300      	movs	r3, #0
 8003144:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003146:	2301      	movs	r3, #1
 8003148:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800314a:	2310      	movs	r3, #16
 800314c:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800314e:	2302      	movs	r3, #2
 8003150:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003152:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003156:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8003158:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800315c:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800315e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003162:	4618      	mov	r0, r3
 8003164:	f004 f96e 	bl	8007444 <HAL_RCC_OscConfig>
 8003168:	4603      	mov	r3, r0
 800316a:	2b00      	cmp	r3, #0
 800316c:	d001      	beq.n	8003172 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 800316e:	f000 fd8d 	bl	8003c8c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003172:	230f      	movs	r3, #15
 8003174:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003176:	2302      	movs	r3, #2
 8003178:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800317a:	2300      	movs	r3, #0
 800317c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800317e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003182:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003184:	2300      	movs	r3, #0
 8003186:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003188:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800318c:	2101      	movs	r1, #1
 800318e:	4618      	mov	r0, r3
 8003190:	f005 f860 	bl	8008254 <HAL_RCC_ClockConfig>
 8003194:	4603      	mov	r3, r0
 8003196:	2b00      	cmp	r3, #0
 8003198:	d001      	beq.n	800319e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800319a:	f000 fd77 	bl	8003c8c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_USART1
 800319e:	4b11      	ldr	r3, [pc, #68]	; (80031e4 <SystemClock_Config+0xdc>)
 80031a0:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_USART3
                              |RCC_PERIPHCLK_UART5|RCC_PERIPHCLK_I2C1
                              |RCC_PERIPHCLK_I2C2|RCC_PERIPHCLK_TIM8
                              |RCC_PERIPHCLK_ADC34;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80031a2:	2300      	movs	r3, #0
 80031a4:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80031a6:	2300      	movs	r3, #0
 80031a8:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80031aa:	2300      	movs	r3, #0
 80031ac:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 80031ae:	2300      	movs	r3, #0
 80031b0:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 80031b2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80031b6:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80031b8:	2300      	movs	r3, #0
 80031ba:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_HSI;
 80031bc:	2300      	movs	r3, #0
 80031be:	623b      	str	r3, [r7, #32]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
 80031c0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80031c4:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.Tim8ClockSelection = RCC_TIM8CLK_HCLK;
 80031c6:	2300      	movs	r3, #0
 80031c8:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80031ca:	463b      	mov	r3, r7
 80031cc:	4618      	mov	r0, r3
 80031ce:	f005 fa77 	bl	80086c0 <HAL_RCCEx_PeriphCLKConfig>
 80031d2:	4603      	mov	r3, r0
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d001      	beq.n	80031dc <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80031d8:	f000 fd58 	bl	8003c8c <Error_Handler>
  }
}
 80031dc:	bf00      	nop
 80031de:	3778      	adds	r7, #120	; 0x78
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bd80      	pop	{r7, pc}
 80031e4:	00022177 	.word	0x00022177

080031e8 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b08a      	sub	sp, #40	; 0x28
 80031ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80031ee:	f107 031c 	add.w	r3, r7, #28
 80031f2:	2200      	movs	r2, #0
 80031f4:	601a      	str	r2, [r3, #0]
 80031f6:	605a      	str	r2, [r3, #4]
 80031f8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80031fa:	1d3b      	adds	r3, r7, #4
 80031fc:	2200      	movs	r2, #0
 80031fe:	601a      	str	r2, [r3, #0]
 8003200:	605a      	str	r2, [r3, #4]
 8003202:	609a      	str	r2, [r3, #8]
 8003204:	60da      	str	r2, [r3, #12]
 8003206:	611a      	str	r2, [r3, #16]
 8003208:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Common config
  */
  hadc3.Instance = ADC3;
 800320a:	4b2d      	ldr	r3, [pc, #180]	; (80032c0 <MX_ADC3_Init+0xd8>)
 800320c:	4a2d      	ldr	r2, [pc, #180]	; (80032c4 <MX_ADC3_Init+0xdc>)
 800320e:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8003210:	4b2b      	ldr	r3, [pc, #172]	; (80032c0 <MX_ADC3_Init+0xd8>)
 8003212:	2200      	movs	r2, #0
 8003214:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8003216:	4b2a      	ldr	r3, [pc, #168]	; (80032c0 <MX_ADC3_Init+0xd8>)
 8003218:	2200      	movs	r2, #0
 800321a:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800321c:	4b28      	ldr	r3, [pc, #160]	; (80032c0 <MX_ADC3_Init+0xd8>)
 800321e:	2200      	movs	r2, #0
 8003220:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = ENABLE;
 8003222:	4b27      	ldr	r3, [pc, #156]	; (80032c0 <MX_ADC3_Init+0xd8>)
 8003224:	2201      	movs	r2, #1
 8003226:	765a      	strb	r2, [r3, #25]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8003228:	4b25      	ldr	r3, [pc, #148]	; (80032c0 <MX_ADC3_Init+0xd8>)
 800322a:	2200      	movs	r2, #0
 800322c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003230:	4b23      	ldr	r3, [pc, #140]	; (80032c0 <MX_ADC3_Init+0xd8>)
 8003232:	2200      	movs	r2, #0
 8003234:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003236:	4b22      	ldr	r3, [pc, #136]	; (80032c0 <MX_ADC3_Init+0xd8>)
 8003238:	2201      	movs	r2, #1
 800323a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800323c:	4b20      	ldr	r3, [pc, #128]	; (80032c0 <MX_ADC3_Init+0xd8>)
 800323e:	2200      	movs	r2, #0
 8003240:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8003242:	4b1f      	ldr	r3, [pc, #124]	; (80032c0 <MX_ADC3_Init+0xd8>)
 8003244:	2201      	movs	r2, #1
 8003246:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8003248:	4b1d      	ldr	r3, [pc, #116]	; (80032c0 <MX_ADC3_Init+0xd8>)
 800324a:	2200      	movs	r2, #0
 800324c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003250:	4b1b      	ldr	r3, [pc, #108]	; (80032c0 <MX_ADC3_Init+0xd8>)
 8003252:	2204      	movs	r2, #4
 8003254:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8003256:	4b1a      	ldr	r3, [pc, #104]	; (80032c0 <MX_ADC3_Init+0xd8>)
 8003258:	2200      	movs	r2, #0
 800325a:	761a      	strb	r2, [r3, #24]
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800325c:	4b18      	ldr	r3, [pc, #96]	; (80032c0 <MX_ADC3_Init+0xd8>)
 800325e:	2200      	movs	r2, #0
 8003260:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8003262:	4817      	ldr	r0, [pc, #92]	; (80032c0 <MX_ADC3_Init+0xd8>)
 8003264:	f001 fd60 	bl	8004d28 <HAL_ADC_Init>
 8003268:	4603      	mov	r3, r0
 800326a:	2b00      	cmp	r3, #0
 800326c:	d001      	beq.n	8003272 <MX_ADC3_Init+0x8a>
  {
    Error_Handler();
 800326e:	f000 fd0d 	bl	8003c8c <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8003272:	2300      	movs	r3, #0
 8003274:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 8003276:	f107 031c 	add.w	r3, r7, #28
 800327a:	4619      	mov	r1, r3
 800327c:	4810      	ldr	r0, [pc, #64]	; (80032c0 <MX_ADC3_Init+0xd8>)
 800327e:	f002 fbdf 	bl	8005a40 <HAL_ADCEx_MultiModeConfigChannel>
 8003282:	4603      	mov	r3, r0
 8003284:	2b00      	cmp	r3, #0
 8003286:	d001      	beq.n	800328c <MX_ADC3_Init+0xa4>
  {
    Error_Handler();
 8003288:	f000 fd00 	bl	8003c8c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800328c:	2308      	movs	r3, #8
 800328e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003290:	2301      	movs	r3, #1
 8003292:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8003294:	2300      	movs	r3, #0
 8003296:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_19CYCLES_5;
 8003298:	2304      	movs	r3, #4
 800329a:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800329c:	2300      	movs	r3, #0
 800329e:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80032a0:	2300      	movs	r3, #0
 80032a2:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80032a4:	1d3b      	adds	r3, r7, #4
 80032a6:	4619      	mov	r1, r3
 80032a8:	4805      	ldr	r0, [pc, #20]	; (80032c0 <MX_ADC3_Init+0xd8>)
 80032aa:	f002 f8dd 	bl	8005468 <HAL_ADC_ConfigChannel>
 80032ae:	4603      	mov	r3, r0
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d001      	beq.n	80032b8 <MX_ADC3_Init+0xd0>
  {
    Error_Handler();
 80032b4:	f000 fcea 	bl	8003c8c <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80032b8:	bf00      	nop
 80032ba:	3728      	adds	r7, #40	; 0x28
 80032bc:	46bd      	mov	sp, r7
 80032be:	bd80      	pop	{r7, pc}
 80032c0:	2000054c 	.word	0x2000054c
 80032c4:	50000400 	.word	0x50000400

080032c8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80032cc:	4b1b      	ldr	r3, [pc, #108]	; (800333c <MX_I2C1_Init+0x74>)
 80032ce:	4a1c      	ldr	r2, [pc, #112]	; (8003340 <MX_I2C1_Init+0x78>)
 80032d0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 80032d2:	4b1a      	ldr	r3, [pc, #104]	; (800333c <MX_I2C1_Init+0x74>)
 80032d4:	4a1b      	ldr	r2, [pc, #108]	; (8003344 <MX_I2C1_Init+0x7c>)
 80032d6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80032d8:	4b18      	ldr	r3, [pc, #96]	; (800333c <MX_I2C1_Init+0x74>)
 80032da:	2200      	movs	r2, #0
 80032dc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80032de:	4b17      	ldr	r3, [pc, #92]	; (800333c <MX_I2C1_Init+0x74>)
 80032e0:	2201      	movs	r2, #1
 80032e2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80032e4:	4b15      	ldr	r3, [pc, #84]	; (800333c <MX_I2C1_Init+0x74>)
 80032e6:	2200      	movs	r2, #0
 80032e8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80032ea:	4b14      	ldr	r3, [pc, #80]	; (800333c <MX_I2C1_Init+0x74>)
 80032ec:	2200      	movs	r2, #0
 80032ee:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80032f0:	4b12      	ldr	r3, [pc, #72]	; (800333c <MX_I2C1_Init+0x74>)
 80032f2:	2200      	movs	r2, #0
 80032f4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80032f6:	4b11      	ldr	r3, [pc, #68]	; (800333c <MX_I2C1_Init+0x74>)
 80032f8:	2200      	movs	r2, #0
 80032fa:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80032fc:	4b0f      	ldr	r3, [pc, #60]	; (800333c <MX_I2C1_Init+0x74>)
 80032fe:	2200      	movs	r2, #0
 8003300:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003302:	480e      	ldr	r0, [pc, #56]	; (800333c <MX_I2C1_Init+0x74>)
 8003304:	f002 ffe8 	bl	80062d8 <HAL_I2C_Init>
 8003308:	4603      	mov	r3, r0
 800330a:	2b00      	cmp	r3, #0
 800330c:	d001      	beq.n	8003312 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800330e:	f000 fcbd 	bl	8003c8c <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003312:	2100      	movs	r1, #0
 8003314:	4809      	ldr	r0, [pc, #36]	; (800333c <MX_I2C1_Init+0x74>)
 8003316:	f003 ff1f 	bl	8007158 <HAL_I2CEx_ConfigAnalogFilter>
 800331a:	4603      	mov	r3, r0
 800331c:	2b00      	cmp	r3, #0
 800331e:	d001      	beq.n	8003324 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8003320:	f000 fcb4 	bl	8003c8c <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003324:	2100      	movs	r1, #0
 8003326:	4805      	ldr	r0, [pc, #20]	; (800333c <MX_I2C1_Init+0x74>)
 8003328:	f003 ff61 	bl	80071ee <HAL_I2CEx_ConfigDigitalFilter>
 800332c:	4603      	mov	r3, r0
 800332e:	2b00      	cmp	r3, #0
 8003330:	d001      	beq.n	8003336 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8003332:	f000 fcab 	bl	8003c8c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003336:	bf00      	nop
 8003338:	bd80      	pop	{r7, pc}
 800333a:	bf00      	nop
 800333c:	20000350 	.word	0x20000350
 8003340:	40005400 	.word	0x40005400
 8003344:	2000090e 	.word	0x2000090e

08003348 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800334c:	4b1b      	ldr	r3, [pc, #108]	; (80033bc <MX_I2C2_Init+0x74>)
 800334e:	4a1c      	ldr	r2, [pc, #112]	; (80033c0 <MX_I2C2_Init+0x78>)
 8003350:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x2000090E;
 8003352:	4b1a      	ldr	r3, [pc, #104]	; (80033bc <MX_I2C2_Init+0x74>)
 8003354:	4a1b      	ldr	r2, [pc, #108]	; (80033c4 <MX_I2C2_Init+0x7c>)
 8003356:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8003358:	4b18      	ldr	r3, [pc, #96]	; (80033bc <MX_I2C2_Init+0x74>)
 800335a:	2200      	movs	r2, #0
 800335c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800335e:	4b17      	ldr	r3, [pc, #92]	; (80033bc <MX_I2C2_Init+0x74>)
 8003360:	2201      	movs	r2, #1
 8003362:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003364:	4b15      	ldr	r3, [pc, #84]	; (80033bc <MX_I2C2_Init+0x74>)
 8003366:	2200      	movs	r2, #0
 8003368:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800336a:	4b14      	ldr	r3, [pc, #80]	; (80033bc <MX_I2C2_Init+0x74>)
 800336c:	2200      	movs	r2, #0
 800336e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003370:	4b12      	ldr	r3, [pc, #72]	; (80033bc <MX_I2C2_Init+0x74>)
 8003372:	2200      	movs	r2, #0
 8003374:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003376:	4b11      	ldr	r3, [pc, #68]	; (80033bc <MX_I2C2_Init+0x74>)
 8003378:	2200      	movs	r2, #0
 800337a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800337c:	4b0f      	ldr	r3, [pc, #60]	; (80033bc <MX_I2C2_Init+0x74>)
 800337e:	2200      	movs	r2, #0
 8003380:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8003382:	480e      	ldr	r0, [pc, #56]	; (80033bc <MX_I2C2_Init+0x74>)
 8003384:	f002 ffa8 	bl	80062d8 <HAL_I2C_Init>
 8003388:	4603      	mov	r3, r0
 800338a:	2b00      	cmp	r3, #0
 800338c:	d001      	beq.n	8003392 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800338e:	f000 fc7d 	bl	8003c8c <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003392:	2100      	movs	r1, #0
 8003394:	4809      	ldr	r0, [pc, #36]	; (80033bc <MX_I2C2_Init+0x74>)
 8003396:	f003 fedf 	bl	8007158 <HAL_I2CEx_ConfigAnalogFilter>
 800339a:	4603      	mov	r3, r0
 800339c:	2b00      	cmp	r3, #0
 800339e:	d001      	beq.n	80033a4 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80033a0:	f000 fc74 	bl	8003c8c <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80033a4:	2100      	movs	r1, #0
 80033a6:	4805      	ldr	r0, [pc, #20]	; (80033bc <MX_I2C2_Init+0x74>)
 80033a8:	f003 ff21 	bl	80071ee <HAL_I2CEx_ConfigDigitalFilter>
 80033ac:	4603      	mov	r3, r0
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d001      	beq.n	80033b6 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80033b2:	f000 fc6b 	bl	8003c8c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80033b6:	bf00      	nop
 80033b8:	bd80      	pop	{r7, pc}
 80033ba:	bf00      	nop
 80033bc:	2000039c 	.word	0x2000039c
 80033c0:	40005800 	.word	0x40005800
 80033c4:	2000090e 	.word	0x2000090e

080033c8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80033cc:	4b1b      	ldr	r3, [pc, #108]	; (800343c <MX_SPI1_Init+0x74>)
 80033ce:	4a1c      	ldr	r2, [pc, #112]	; (8003440 <MX_SPI1_Init+0x78>)
 80033d0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80033d2:	4b1a      	ldr	r3, [pc, #104]	; (800343c <MX_SPI1_Init+0x74>)
 80033d4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80033d8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80033da:	4b18      	ldr	r3, [pc, #96]	; (800343c <MX_SPI1_Init+0x74>)
 80033dc:	2200      	movs	r2, #0
 80033de:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80033e0:	4b16      	ldr	r3, [pc, #88]	; (800343c <MX_SPI1_Init+0x74>)
 80033e2:	f44f 7240 	mov.w	r2, #768	; 0x300
 80033e6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80033e8:	4b14      	ldr	r3, [pc, #80]	; (800343c <MX_SPI1_Init+0x74>)
 80033ea:	2200      	movs	r2, #0
 80033ec:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80033ee:	4b13      	ldr	r3, [pc, #76]	; (800343c <MX_SPI1_Init+0x74>)
 80033f0:	2200      	movs	r2, #0
 80033f2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80033f4:	4b11      	ldr	r3, [pc, #68]	; (800343c <MX_SPI1_Init+0x74>)
 80033f6:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80033fa:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80033fc:	4b0f      	ldr	r3, [pc, #60]	; (800343c <MX_SPI1_Init+0x74>)
 80033fe:	2210      	movs	r2, #16
 8003400:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003402:	4b0e      	ldr	r3, [pc, #56]	; (800343c <MX_SPI1_Init+0x74>)
 8003404:	2200      	movs	r2, #0
 8003406:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003408:	4b0c      	ldr	r3, [pc, #48]	; (800343c <MX_SPI1_Init+0x74>)
 800340a:	2200      	movs	r2, #0
 800340c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800340e:	4b0b      	ldr	r3, [pc, #44]	; (800343c <MX_SPI1_Init+0x74>)
 8003410:	2200      	movs	r2, #0
 8003412:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003414:	4b09      	ldr	r3, [pc, #36]	; (800343c <MX_SPI1_Init+0x74>)
 8003416:	2207      	movs	r2, #7
 8003418:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800341a:	4b08      	ldr	r3, [pc, #32]	; (800343c <MX_SPI1_Init+0x74>)
 800341c:	2200      	movs	r2, #0
 800341e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003420:	4b06      	ldr	r3, [pc, #24]	; (800343c <MX_SPI1_Init+0x74>)
 8003422:	2208      	movs	r2, #8
 8003424:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003426:	4805      	ldr	r0, [pc, #20]	; (800343c <MX_SPI1_Init+0x74>)
 8003428:	f005 fafa 	bl	8008a20 <HAL_SPI_Init>
 800342c:	4603      	mov	r3, r0
 800342e:	2b00      	cmp	r3, #0
 8003430:	d001      	beq.n	8003436 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8003432:	f000 fc2b 	bl	8003c8c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003436:	bf00      	nop
 8003438:	bd80      	pop	{r7, pc}
 800343a:	bf00      	nop
 800343c:	20000658 	.word	0x20000658
 8003440:	40013000 	.word	0x40013000

08003444 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8003448:	4b1b      	ldr	r3, [pc, #108]	; (80034b8 <MX_SPI3_Init+0x74>)
 800344a:	4a1c      	ldr	r2, [pc, #112]	; (80034bc <MX_SPI3_Init+0x78>)
 800344c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800344e:	4b1a      	ldr	r3, [pc, #104]	; (80034b8 <MX_SPI3_Init+0x74>)
 8003450:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003454:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8003456:	4b18      	ldr	r3, [pc, #96]	; (80034b8 <MX_SPI3_Init+0x74>)
 8003458:	2200      	movs	r2, #0
 800345a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800345c:	4b16      	ldr	r3, [pc, #88]	; (80034b8 <MX_SPI3_Init+0x74>)
 800345e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003462:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003464:	4b14      	ldr	r3, [pc, #80]	; (80034b8 <MX_SPI3_Init+0x74>)
 8003466:	2200      	movs	r2, #0
 8003468:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800346a:	4b13      	ldr	r3, [pc, #76]	; (80034b8 <MX_SPI3_Init+0x74>)
 800346c:	2200      	movs	r2, #0
 800346e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8003470:	4b11      	ldr	r3, [pc, #68]	; (80034b8 <MX_SPI3_Init+0x74>)
 8003472:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003476:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8003478:	4b0f      	ldr	r3, [pc, #60]	; (80034b8 <MX_SPI3_Init+0x74>)
 800347a:	2210      	movs	r2, #16
 800347c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800347e:	4b0e      	ldr	r3, [pc, #56]	; (80034b8 <MX_SPI3_Init+0x74>)
 8003480:	2200      	movs	r2, #0
 8003482:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8003484:	4b0c      	ldr	r3, [pc, #48]	; (80034b8 <MX_SPI3_Init+0x74>)
 8003486:	2200      	movs	r2, #0
 8003488:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800348a:	4b0b      	ldr	r3, [pc, #44]	; (80034b8 <MX_SPI3_Init+0x74>)
 800348c:	2200      	movs	r2, #0
 800348e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8003490:	4b09      	ldr	r3, [pc, #36]	; (80034b8 <MX_SPI3_Init+0x74>)
 8003492:	2207      	movs	r2, #7
 8003494:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003496:	4b08      	ldr	r3, [pc, #32]	; (80034b8 <MX_SPI3_Init+0x74>)
 8003498:	2200      	movs	r2, #0
 800349a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800349c:	4b06      	ldr	r3, [pc, #24]	; (80034b8 <MX_SPI3_Init+0x74>)
 800349e:	2208      	movs	r2, #8
 80034a0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80034a2:	4805      	ldr	r0, [pc, #20]	; (80034b8 <MX_SPI3_Init+0x74>)
 80034a4:	f005 fabc 	bl	8008a20 <HAL_SPI_Init>
 80034a8:	4603      	mov	r3, r0
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d001      	beq.n	80034b2 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80034ae:	f000 fbed 	bl	8003c8c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80034b2:	bf00      	nop
 80034b4:	bd80      	pop	{r7, pc}
 80034b6:	bf00      	nop
 80034b8:	20000444 	.word	0x20000444
 80034bc:	40003c00 	.word	0x40003c00

080034c0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b08a      	sub	sp, #40	; 0x28
 80034c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80034c6:	f107 031c 	add.w	r3, r7, #28
 80034ca:	2200      	movs	r2, #0
 80034cc:	601a      	str	r2, [r3, #0]
 80034ce:	605a      	str	r2, [r3, #4]
 80034d0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80034d2:	463b      	mov	r3, r7
 80034d4:	2200      	movs	r2, #0
 80034d6:	601a      	str	r2, [r3, #0]
 80034d8:	605a      	str	r2, [r3, #4]
 80034da:	609a      	str	r2, [r3, #8]
 80034dc:	60da      	str	r2, [r3, #12]
 80034de:	611a      	str	r2, [r3, #16]
 80034e0:	615a      	str	r2, [r3, #20]
 80034e2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80034e4:	4b34      	ldr	r3, [pc, #208]	; (80035b8 <MX_TIM2_Init+0xf8>)
 80034e6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80034ea:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 479;
 80034ec:	4b32      	ldr	r3, [pc, #200]	; (80035b8 <MX_TIM2_Init+0xf8>)
 80034ee:	f240 12df 	movw	r2, #479	; 0x1df
 80034f2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80034f4:	4b30      	ldr	r3, [pc, #192]	; (80035b8 <MX_TIM2_Init+0xf8>)
 80034f6:	2200      	movs	r2, #0
 80034f8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1999;
 80034fa:	4b2f      	ldr	r3, [pc, #188]	; (80035b8 <MX_TIM2_Init+0xf8>)
 80034fc:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8003500:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8003502:	4b2d      	ldr	r3, [pc, #180]	; (80035b8 <MX_TIM2_Init+0xf8>)
 8003504:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003508:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800350a:	4b2b      	ldr	r3, [pc, #172]	; (80035b8 <MX_TIM2_Init+0xf8>)
 800350c:	2200      	movs	r2, #0
 800350e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003510:	4829      	ldr	r0, [pc, #164]	; (80035b8 <MX_TIM2_Init+0xf8>)
 8003512:	f006 f815 	bl	8009540 <HAL_TIM_PWM_Init>
 8003516:	4603      	mov	r3, r0
 8003518:	2b00      	cmp	r3, #0
 800351a:	d001      	beq.n	8003520 <MX_TIM2_Init+0x60>
  {
    Error_Handler();
 800351c:	f000 fbb6 	bl	8003c8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003520:	2300      	movs	r3, #0
 8003522:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003524:	2300      	movs	r3, #0
 8003526:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003528:	f107 031c 	add.w	r3, r7, #28
 800352c:	4619      	mov	r1, r3
 800352e:	4822      	ldr	r0, [pc, #136]	; (80035b8 <MX_TIM2_Init+0xf8>)
 8003530:	f006 fe4a 	bl	800a1c8 <HAL_TIMEx_MasterConfigSynchronization>
 8003534:	4603      	mov	r3, r0
 8003536:	2b00      	cmp	r3, #0
 8003538:	d001      	beq.n	800353e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800353a:	f000 fba7 	bl	8003c8c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800353e:	2360      	movs	r3, #96	; 0x60
 8003540:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8003542:	2300      	movs	r3, #0
 8003544:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003546:	2300      	movs	r3, #0
 8003548:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800354a:	2300      	movs	r3, #0
 800354c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800354e:	463b      	mov	r3, r7
 8003550:	2200      	movs	r2, #0
 8003552:	4619      	mov	r1, r3
 8003554:	4818      	ldr	r0, [pc, #96]	; (80035b8 <MX_TIM2_Init+0xf8>)
 8003556:	f006 f997 	bl	8009888 <HAL_TIM_PWM_ConfigChannel>
 800355a:	4603      	mov	r3, r0
 800355c:	2b00      	cmp	r3, #0
 800355e:	d001      	beq.n	8003564 <MX_TIM2_Init+0xa4>
  {
    Error_Handler();
 8003560:	f000 fb94 	bl	8003c8c <Error_Handler>
  }
  sConfigOC.Pulse = 150;
 8003564:	2396      	movs	r3, #150	; 0x96
 8003566:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003568:	463b      	mov	r3, r7
 800356a:	2204      	movs	r2, #4
 800356c:	4619      	mov	r1, r3
 800356e:	4812      	ldr	r0, [pc, #72]	; (80035b8 <MX_TIM2_Init+0xf8>)
 8003570:	f006 f98a 	bl	8009888 <HAL_TIM_PWM_ConfigChannel>
 8003574:	4603      	mov	r3, r0
 8003576:	2b00      	cmp	r3, #0
 8003578:	d001      	beq.n	800357e <MX_TIM2_Init+0xbe>
  {
    Error_Handler();
 800357a:	f000 fb87 	bl	8003c8c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800357e:	463b      	mov	r3, r7
 8003580:	2208      	movs	r2, #8
 8003582:	4619      	mov	r1, r3
 8003584:	480c      	ldr	r0, [pc, #48]	; (80035b8 <MX_TIM2_Init+0xf8>)
 8003586:	f006 f97f 	bl	8009888 <HAL_TIM_PWM_ConfigChannel>
 800358a:	4603      	mov	r3, r0
 800358c:	2b00      	cmp	r3, #0
 800358e:	d001      	beq.n	8003594 <MX_TIM2_Init+0xd4>
  {
    Error_Handler();
 8003590:	f000 fb7c 	bl	8003c8c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003594:	463b      	mov	r3, r7
 8003596:	220c      	movs	r2, #12
 8003598:	4619      	mov	r1, r3
 800359a:	4807      	ldr	r0, [pc, #28]	; (80035b8 <MX_TIM2_Init+0xf8>)
 800359c:	f006 f974 	bl	8009888 <HAL_TIM_PWM_ConfigChannel>
 80035a0:	4603      	mov	r3, r0
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d001      	beq.n	80035aa <MX_TIM2_Init+0xea>
  {
    Error_Handler();
 80035a6:	f000 fb71 	bl	8003c8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80035aa:	4803      	ldr	r0, [pc, #12]	; (80035b8 <MX_TIM2_Init+0xf8>)
 80035ac:	f001 f842 	bl	8004634 <HAL_TIM_MspPostInit>

}
 80035b0:	bf00      	nop
 80035b2:	3728      	adds	r7, #40	; 0x28
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bd80      	pop	{r7, pc}
 80035b8:	200006bc 	.word	0x200006bc

080035bc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b08a      	sub	sp, #40	; 0x28
 80035c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80035c2:	f107 031c 	add.w	r3, r7, #28
 80035c6:	2200      	movs	r2, #0
 80035c8:	601a      	str	r2, [r3, #0]
 80035ca:	605a      	str	r2, [r3, #4]
 80035cc:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80035ce:	463b      	mov	r3, r7
 80035d0:	2200      	movs	r2, #0
 80035d2:	601a      	str	r2, [r3, #0]
 80035d4:	605a      	str	r2, [r3, #4]
 80035d6:	609a      	str	r2, [r3, #8]
 80035d8:	60da      	str	r2, [r3, #12]
 80035da:	611a      	str	r2, [r3, #16]
 80035dc:	615a      	str	r2, [r3, #20]
 80035de:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80035e0:	4b33      	ldr	r3, [pc, #204]	; (80036b0 <MX_TIM3_Init+0xf4>)
 80035e2:	4a34      	ldr	r2, [pc, #208]	; (80036b4 <MX_TIM3_Init+0xf8>)
 80035e4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 479;
 80035e6:	4b32      	ldr	r3, [pc, #200]	; (80036b0 <MX_TIM3_Init+0xf4>)
 80035e8:	f240 12df 	movw	r2, #479	; 0x1df
 80035ec:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80035ee:	4b30      	ldr	r3, [pc, #192]	; (80036b0 <MX_TIM3_Init+0xf4>)
 80035f0:	2200      	movs	r2, #0
 80035f2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1999;
 80035f4:	4b2e      	ldr	r3, [pc, #184]	; (80036b0 <MX_TIM3_Init+0xf4>)
 80035f6:	f240 72cf 	movw	r2, #1999	; 0x7cf
 80035fa:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 80035fc:	4b2c      	ldr	r3, [pc, #176]	; (80036b0 <MX_TIM3_Init+0xf4>)
 80035fe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003602:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003604:	4b2a      	ldr	r3, [pc, #168]	; (80036b0 <MX_TIM3_Init+0xf4>)
 8003606:	2200      	movs	r2, #0
 8003608:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800360a:	4829      	ldr	r0, [pc, #164]	; (80036b0 <MX_TIM3_Init+0xf4>)
 800360c:	f005 ff98 	bl	8009540 <HAL_TIM_PWM_Init>
 8003610:	4603      	mov	r3, r0
 8003612:	2b00      	cmp	r3, #0
 8003614:	d001      	beq.n	800361a <MX_TIM3_Init+0x5e>
  {
    Error_Handler();
 8003616:	f000 fb39 	bl	8003c8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800361a:	2300      	movs	r3, #0
 800361c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800361e:	2300      	movs	r3, #0
 8003620:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003622:	f107 031c 	add.w	r3, r7, #28
 8003626:	4619      	mov	r1, r3
 8003628:	4821      	ldr	r0, [pc, #132]	; (80036b0 <MX_TIM3_Init+0xf4>)
 800362a:	f006 fdcd 	bl	800a1c8 <HAL_TIMEx_MasterConfigSynchronization>
 800362e:	4603      	mov	r3, r0
 8003630:	2b00      	cmp	r3, #0
 8003632:	d001      	beq.n	8003638 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8003634:	f000 fb2a 	bl	8003c8c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003638:	2360      	movs	r3, #96	; 0x60
 800363a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 150;
 800363c:	2396      	movs	r3, #150	; 0x96
 800363e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003640:	2300      	movs	r3, #0
 8003642:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003644:	2300      	movs	r3, #0
 8003646:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003648:	463b      	mov	r3, r7
 800364a:	2200      	movs	r2, #0
 800364c:	4619      	mov	r1, r3
 800364e:	4818      	ldr	r0, [pc, #96]	; (80036b0 <MX_TIM3_Init+0xf4>)
 8003650:	f006 f91a 	bl	8009888 <HAL_TIM_PWM_ConfigChannel>
 8003654:	4603      	mov	r3, r0
 8003656:	2b00      	cmp	r3, #0
 8003658:	d001      	beq.n	800365e <MX_TIM3_Init+0xa2>
  {
    Error_Handler();
 800365a:	f000 fb17 	bl	8003c8c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800365e:	463b      	mov	r3, r7
 8003660:	2204      	movs	r2, #4
 8003662:	4619      	mov	r1, r3
 8003664:	4812      	ldr	r0, [pc, #72]	; (80036b0 <MX_TIM3_Init+0xf4>)
 8003666:	f006 f90f 	bl	8009888 <HAL_TIM_PWM_ConfigChannel>
 800366a:	4603      	mov	r3, r0
 800366c:	2b00      	cmp	r3, #0
 800366e:	d001      	beq.n	8003674 <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 8003670:	f000 fb0c 	bl	8003c8c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003674:	463b      	mov	r3, r7
 8003676:	2208      	movs	r2, #8
 8003678:	4619      	mov	r1, r3
 800367a:	480d      	ldr	r0, [pc, #52]	; (80036b0 <MX_TIM3_Init+0xf4>)
 800367c:	f006 f904 	bl	8009888 <HAL_TIM_PWM_ConfigChannel>
 8003680:	4603      	mov	r3, r0
 8003682:	2b00      	cmp	r3, #0
 8003684:	d001      	beq.n	800368a <MX_TIM3_Init+0xce>
  {
    Error_Handler();
 8003686:	f000 fb01 	bl	8003c8c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800368a:	463b      	mov	r3, r7
 800368c:	220c      	movs	r2, #12
 800368e:	4619      	mov	r1, r3
 8003690:	4807      	ldr	r0, [pc, #28]	; (80036b0 <MX_TIM3_Init+0xf4>)
 8003692:	f006 f8f9 	bl	8009888 <HAL_TIM_PWM_ConfigChannel>
 8003696:	4603      	mov	r3, r0
 8003698:	2b00      	cmp	r3, #0
 800369a:	d001      	beq.n	80036a0 <MX_TIM3_Init+0xe4>
  {
    Error_Handler();
 800369c:	f000 faf6 	bl	8003c8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80036a0:	4803      	ldr	r0, [pc, #12]	; (80036b0 <MX_TIM3_Init+0xf4>)
 80036a2:	f000 ffc7 	bl	8004634 <HAL_TIM_MspPostInit>

}
 80036a6:	bf00      	nop
 80036a8:	3728      	adds	r7, #40	; 0x28
 80036aa:	46bd      	mov	sp, r7
 80036ac:	bd80      	pop	{r7, pc}
 80036ae:	bf00      	nop
 80036b0:	200003f8 	.word	0x200003f8
 80036b4:	40000400 	.word	0x40000400

080036b8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b08a      	sub	sp, #40	; 0x28
 80036bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80036be:	f107 031c 	add.w	r3, r7, #28
 80036c2:	2200      	movs	r2, #0
 80036c4:	601a      	str	r2, [r3, #0]
 80036c6:	605a      	str	r2, [r3, #4]
 80036c8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80036ca:	463b      	mov	r3, r7
 80036cc:	2200      	movs	r2, #0
 80036ce:	601a      	str	r2, [r3, #0]
 80036d0:	605a      	str	r2, [r3, #4]
 80036d2:	609a      	str	r2, [r3, #8]
 80036d4:	60da      	str	r2, [r3, #12]
 80036d6:	611a      	str	r2, [r3, #16]
 80036d8:	615a      	str	r2, [r3, #20]
 80036da:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80036dc:	4b2d      	ldr	r3, [pc, #180]	; (8003794 <MX_TIM4_Init+0xdc>)
 80036de:	4a2e      	ldr	r2, [pc, #184]	; (8003798 <MX_TIM4_Init+0xe0>)
 80036e0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 479;
 80036e2:	4b2c      	ldr	r3, [pc, #176]	; (8003794 <MX_TIM4_Init+0xdc>)
 80036e4:	f240 12df 	movw	r2, #479	; 0x1df
 80036e8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80036ea:	4b2a      	ldr	r3, [pc, #168]	; (8003794 <MX_TIM4_Init+0xdc>)
 80036ec:	2200      	movs	r2, #0
 80036ee:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1999;
 80036f0:	4b28      	ldr	r3, [pc, #160]	; (8003794 <MX_TIM4_Init+0xdc>)
 80036f2:	f240 72cf 	movw	r2, #1999	; 0x7cf
 80036f6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 80036f8:	4b26      	ldr	r3, [pc, #152]	; (8003794 <MX_TIM4_Init+0xdc>)
 80036fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80036fe:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003700:	4b24      	ldr	r3, [pc, #144]	; (8003794 <MX_TIM4_Init+0xdc>)
 8003702:	2200      	movs	r2, #0
 8003704:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8003706:	4823      	ldr	r0, [pc, #140]	; (8003794 <MX_TIM4_Init+0xdc>)
 8003708:	f005 ff1a 	bl	8009540 <HAL_TIM_PWM_Init>
 800370c:	4603      	mov	r3, r0
 800370e:	2b00      	cmp	r3, #0
 8003710:	d001      	beq.n	8003716 <MX_TIM4_Init+0x5e>
  {
    Error_Handler();
 8003712:	f000 fabb 	bl	8003c8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003716:	2300      	movs	r3, #0
 8003718:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800371a:	2300      	movs	r3, #0
 800371c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800371e:	f107 031c 	add.w	r3, r7, #28
 8003722:	4619      	mov	r1, r3
 8003724:	481b      	ldr	r0, [pc, #108]	; (8003794 <MX_TIM4_Init+0xdc>)
 8003726:	f006 fd4f 	bl	800a1c8 <HAL_TIMEx_MasterConfigSynchronization>
 800372a:	4603      	mov	r3, r0
 800372c:	2b00      	cmp	r3, #0
 800372e:	d001      	beq.n	8003734 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8003730:	f000 faac 	bl	8003c8c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003734:	2360      	movs	r3, #96	; 0x60
 8003736:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 150;
 8003738:	2396      	movs	r3, #150	; 0x96
 800373a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800373c:	2300      	movs	r3, #0
 800373e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003740:	2300      	movs	r3, #0
 8003742:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003744:	463b      	mov	r3, r7
 8003746:	2200      	movs	r2, #0
 8003748:	4619      	mov	r1, r3
 800374a:	4812      	ldr	r0, [pc, #72]	; (8003794 <MX_TIM4_Init+0xdc>)
 800374c:	f006 f89c 	bl	8009888 <HAL_TIM_PWM_ConfigChannel>
 8003750:	4603      	mov	r3, r0
 8003752:	2b00      	cmp	r3, #0
 8003754:	d001      	beq.n	800375a <MX_TIM4_Init+0xa2>
  {
    Error_Handler();
 8003756:	f000 fa99 	bl	8003c8c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800375a:	463b      	mov	r3, r7
 800375c:	2204      	movs	r2, #4
 800375e:	4619      	mov	r1, r3
 8003760:	480c      	ldr	r0, [pc, #48]	; (8003794 <MX_TIM4_Init+0xdc>)
 8003762:	f006 f891 	bl	8009888 <HAL_TIM_PWM_ConfigChannel>
 8003766:	4603      	mov	r3, r0
 8003768:	2b00      	cmp	r3, #0
 800376a:	d001      	beq.n	8003770 <MX_TIM4_Init+0xb8>
  {
    Error_Handler();
 800376c:	f000 fa8e 	bl	8003c8c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003770:	463b      	mov	r3, r7
 8003772:	2208      	movs	r2, #8
 8003774:	4619      	mov	r1, r3
 8003776:	4807      	ldr	r0, [pc, #28]	; (8003794 <MX_TIM4_Init+0xdc>)
 8003778:	f006 f886 	bl	8009888 <HAL_TIM_PWM_ConfigChannel>
 800377c:	4603      	mov	r3, r0
 800377e:	2b00      	cmp	r3, #0
 8003780:	d001      	beq.n	8003786 <MX_TIM4_Init+0xce>
  {
    Error_Handler();
 8003782:	f000 fa83 	bl	8003c8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8003786:	4803      	ldr	r0, [pc, #12]	; (8003794 <MX_TIM4_Init+0xdc>)
 8003788:	f000 ff54 	bl	8004634 <HAL_TIM_MspPostInit>

}
 800378c:	bf00      	nop
 800378e:	3728      	adds	r7, #40	; 0x28
 8003790:	46bd      	mov	sp, r7
 8003792:	bd80      	pop	{r7, pc}
 8003794:	20000280 	.word	0x20000280
 8003798:	40000800 	.word	0x40000800

0800379c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b096      	sub	sp, #88	; 0x58
 80037a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80037a2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80037a6:	2200      	movs	r2, #0
 80037a8:	601a      	str	r2, [r3, #0]
 80037aa:	605a      	str	r2, [r3, #4]
 80037ac:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80037ae:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80037b2:	2200      	movs	r2, #0
 80037b4:	601a      	str	r2, [r3, #0]
 80037b6:	605a      	str	r2, [r3, #4]
 80037b8:	609a      	str	r2, [r3, #8]
 80037ba:	60da      	str	r2, [r3, #12]
 80037bc:	611a      	str	r2, [r3, #16]
 80037be:	615a      	str	r2, [r3, #20]
 80037c0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80037c2:	1d3b      	adds	r3, r7, #4
 80037c4:	222c      	movs	r2, #44	; 0x2c
 80037c6:	2100      	movs	r1, #0
 80037c8:	4618      	mov	r0, r3
 80037ca:	f007 fb57 	bl	800ae7c <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80037ce:	4b40      	ldr	r3, [pc, #256]	; (80038d0 <MX_TIM8_Init+0x134>)
 80037d0:	4a40      	ldr	r2, [pc, #256]	; (80038d4 <MX_TIM8_Init+0x138>)
 80037d2:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 479;
 80037d4:	4b3e      	ldr	r3, [pc, #248]	; (80038d0 <MX_TIM8_Init+0x134>)
 80037d6:	f240 12df 	movw	r2, #479	; 0x1df
 80037da:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80037dc:	4b3c      	ldr	r3, [pc, #240]	; (80038d0 <MX_TIM8_Init+0x134>)
 80037de:	2200      	movs	r2, #0
 80037e0:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1999;
 80037e2:	4b3b      	ldr	r3, [pc, #236]	; (80038d0 <MX_TIM8_Init+0x134>)
 80037e4:	f240 72cf 	movw	r2, #1999	; 0x7cf
 80037e8:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 80037ea:	4b39      	ldr	r3, [pc, #228]	; (80038d0 <MX_TIM8_Init+0x134>)
 80037ec:	f44f 7200 	mov.w	r2, #512	; 0x200
 80037f0:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80037f2:	4b37      	ldr	r3, [pc, #220]	; (80038d0 <MX_TIM8_Init+0x134>)
 80037f4:	2200      	movs	r2, #0
 80037f6:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80037f8:	4b35      	ldr	r3, [pc, #212]	; (80038d0 <MX_TIM8_Init+0x134>)
 80037fa:	2200      	movs	r2, #0
 80037fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80037fe:	4834      	ldr	r0, [pc, #208]	; (80038d0 <MX_TIM8_Init+0x134>)
 8003800:	f005 fe9e 	bl	8009540 <HAL_TIM_PWM_Init>
 8003804:	4603      	mov	r3, r0
 8003806:	2b00      	cmp	r3, #0
 8003808:	d001      	beq.n	800380e <MX_TIM8_Init+0x72>
  {
    Error_Handler();
 800380a:	f000 fa3f 	bl	8003c8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800380e:	2300      	movs	r3, #0
 8003810:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003812:	2300      	movs	r3, #0
 8003814:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003816:	2300      	movs	r3, #0
 8003818:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800381a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800381e:	4619      	mov	r1, r3
 8003820:	482b      	ldr	r0, [pc, #172]	; (80038d0 <MX_TIM8_Init+0x134>)
 8003822:	f006 fcd1 	bl	800a1c8 <HAL_TIMEx_MasterConfigSynchronization>
 8003826:	4603      	mov	r3, r0
 8003828:	2b00      	cmp	r3, #0
 800382a:	d001      	beq.n	8003830 <MX_TIM8_Init+0x94>
  {
    Error_Handler();
 800382c:	f000 fa2e 	bl	8003c8c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003830:	2360      	movs	r3, #96	; 0x60
 8003832:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 150;
 8003834:	2396      	movs	r3, #150	; 0x96
 8003836:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003838:	2300      	movs	r3, #0
 800383a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800383c:	2300      	movs	r3, #0
 800383e:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003840:	2300      	movs	r3, #0
 8003842:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003844:	2300      	movs	r3, #0
 8003846:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003848:	2300      	movs	r3, #0
 800384a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800384c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003850:	2200      	movs	r2, #0
 8003852:	4619      	mov	r1, r3
 8003854:	481e      	ldr	r0, [pc, #120]	; (80038d0 <MX_TIM8_Init+0x134>)
 8003856:	f006 f817 	bl	8009888 <HAL_TIM_PWM_ConfigChannel>
 800385a:	4603      	mov	r3, r0
 800385c:	2b00      	cmp	r3, #0
 800385e:	d001      	beq.n	8003864 <MX_TIM8_Init+0xc8>
  {
    Error_Handler();
 8003860:	f000 fa14 	bl	8003c8c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003864:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003868:	2204      	movs	r2, #4
 800386a:	4619      	mov	r1, r3
 800386c:	4818      	ldr	r0, [pc, #96]	; (80038d0 <MX_TIM8_Init+0x134>)
 800386e:	f006 f80b 	bl	8009888 <HAL_TIM_PWM_ConfigChannel>
 8003872:	4603      	mov	r3, r0
 8003874:	2b00      	cmp	r3, #0
 8003876:	d001      	beq.n	800387c <MX_TIM8_Init+0xe0>
  {
    Error_Handler();
 8003878:	f000 fa08 	bl	8003c8c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800387c:	2300      	movs	r3, #0
 800387e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003880:	2300      	movs	r3, #0
 8003882:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003884:	2300      	movs	r3, #0
 8003886:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003888:	2300      	movs	r3, #0
 800388a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800388c:	2300      	movs	r3, #0
 800388e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003890:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003894:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8003896:	2300      	movs	r3, #0
 8003898:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800389a:	2300      	movs	r3, #0
 800389c:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800389e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80038a2:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80038a4:	2300      	movs	r3, #0
 80038a6:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80038a8:	2300      	movs	r3, #0
 80038aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80038ac:	1d3b      	adds	r3, r7, #4
 80038ae:	4619      	mov	r1, r3
 80038b0:	4807      	ldr	r0, [pc, #28]	; (80038d0 <MX_TIM8_Init+0x134>)
 80038b2:	f006 fd09 	bl	800a2c8 <HAL_TIMEx_ConfigBreakDeadTime>
 80038b6:	4603      	mov	r3, r0
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d001      	beq.n	80038c0 <MX_TIM8_Init+0x124>
  {
    Error_Handler();
 80038bc:	f000 f9e6 	bl	8003c8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80038c0:	4803      	ldr	r0, [pc, #12]	; (80038d0 <MX_TIM8_Init+0x134>)
 80038c2:	f000 feb7 	bl	8004634 <HAL_TIM_MspPostInit>

}
 80038c6:	bf00      	nop
 80038c8:	3758      	adds	r7, #88	; 0x58
 80038ca:	46bd      	mov	sp, r7
 80038cc:	bd80      	pop	{r7, pc}
 80038ce:	bf00      	nop
 80038d0:	20000234 	.word	0x20000234
 80038d4:	40013400 	.word	0x40013400

080038d8 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 80038dc:	4b14      	ldr	r3, [pc, #80]	; (8003930 <MX_UART5_Init+0x58>)
 80038de:	4a15      	ldr	r2, [pc, #84]	; (8003934 <MX_UART5_Init+0x5c>)
 80038e0:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 80038e2:	4b13      	ldr	r3, [pc, #76]	; (8003930 <MX_UART5_Init+0x58>)
 80038e4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80038e8:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80038ea:	4b11      	ldr	r3, [pc, #68]	; (8003930 <MX_UART5_Init+0x58>)
 80038ec:	2200      	movs	r2, #0
 80038ee:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80038f0:	4b0f      	ldr	r3, [pc, #60]	; (8003930 <MX_UART5_Init+0x58>)
 80038f2:	2200      	movs	r2, #0
 80038f4:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80038f6:	4b0e      	ldr	r3, [pc, #56]	; (8003930 <MX_UART5_Init+0x58>)
 80038f8:	2200      	movs	r2, #0
 80038fa:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80038fc:	4b0c      	ldr	r3, [pc, #48]	; (8003930 <MX_UART5_Init+0x58>)
 80038fe:	220c      	movs	r2, #12
 8003900:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003902:	4b0b      	ldr	r3, [pc, #44]	; (8003930 <MX_UART5_Init+0x58>)
 8003904:	2200      	movs	r2, #0
 8003906:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8003908:	4b09      	ldr	r3, [pc, #36]	; (8003930 <MX_UART5_Init+0x58>)
 800390a:	2200      	movs	r2, #0
 800390c:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800390e:	4b08      	ldr	r3, [pc, #32]	; (8003930 <MX_UART5_Init+0x58>)
 8003910:	2200      	movs	r2, #0
 8003912:	621a      	str	r2, [r3, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003914:	4b06      	ldr	r3, [pc, #24]	; (8003930 <MX_UART5_Init+0x58>)
 8003916:	2200      	movs	r2, #0
 8003918:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 800391a:	4805      	ldr	r0, [pc, #20]	; (8003930 <MX_UART5_Init+0x58>)
 800391c:	f006 fd52 	bl	800a3c4 <HAL_UART_Init>
 8003920:	4603      	mov	r3, r0
 8003922:	2b00      	cmp	r3, #0
 8003924:	d001      	beq.n	800392a <MX_UART5_Init+0x52>
  {
    Error_Handler();
 8003926:	f000 f9b1 	bl	8003c8c <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 800392a:	bf00      	nop
 800392c:	bd80      	pop	{r7, pc}
 800392e:	bf00      	nop
 8003930:	200004c8 	.word	0x200004c8
 8003934:	40005000 	.word	0x40005000

08003938 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800393c:	4b14      	ldr	r3, [pc, #80]	; (8003990 <MX_USART1_UART_Init+0x58>)
 800393e:	4a15      	ldr	r2, [pc, #84]	; (8003994 <MX_USART1_UART_Init+0x5c>)
 8003940:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 8003942:	4b13      	ldr	r3, [pc, #76]	; (8003990 <MX_USART1_UART_Init+0x58>)
 8003944:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8003948:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800394a:	4b11      	ldr	r3, [pc, #68]	; (8003990 <MX_USART1_UART_Init+0x58>)
 800394c:	2200      	movs	r2, #0
 800394e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003950:	4b0f      	ldr	r3, [pc, #60]	; (8003990 <MX_USART1_UART_Init+0x58>)
 8003952:	2200      	movs	r2, #0
 8003954:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003956:	4b0e      	ldr	r3, [pc, #56]	; (8003990 <MX_USART1_UART_Init+0x58>)
 8003958:	2200      	movs	r2, #0
 800395a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800395c:	4b0c      	ldr	r3, [pc, #48]	; (8003990 <MX_USART1_UART_Init+0x58>)
 800395e:	220c      	movs	r2, #12
 8003960:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003962:	4b0b      	ldr	r3, [pc, #44]	; (8003990 <MX_USART1_UART_Init+0x58>)
 8003964:	2200      	movs	r2, #0
 8003966:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003968:	4b09      	ldr	r3, [pc, #36]	; (8003990 <MX_USART1_UART_Init+0x58>)
 800396a:	2200      	movs	r2, #0
 800396c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800396e:	4b08      	ldr	r3, [pc, #32]	; (8003990 <MX_USART1_UART_Init+0x58>)
 8003970:	2200      	movs	r2, #0
 8003972:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003974:	4b06      	ldr	r3, [pc, #24]	; (8003990 <MX_USART1_UART_Init+0x58>)
 8003976:	2200      	movs	r2, #0
 8003978:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800397a:	4805      	ldr	r0, [pc, #20]	; (8003990 <MX_USART1_UART_Init+0x58>)
 800397c:	f006 fd22 	bl	800a3c4 <HAL_UART_Init>
 8003980:	4603      	mov	r3, r0
 8003982:	2b00      	cmp	r3, #0
 8003984:	d001      	beq.n	800398a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8003986:	f000 f981 	bl	8003c8c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800398a:	bf00      	nop
 800398c:	bd80      	pop	{r7, pc}
 800398e:	bf00      	nop
 8003990:	200005a0 	.word	0x200005a0
 8003994:	40013800 	.word	0x40013800

08003998 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800399c:	4b14      	ldr	r3, [pc, #80]	; (80039f0 <MX_USART2_UART_Init+0x58>)
 800399e:	4a15      	ldr	r2, [pc, #84]	; (80039f4 <MX_USART2_UART_Init+0x5c>)
 80039a0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80039a2:	4b13      	ldr	r3, [pc, #76]	; (80039f0 <MX_USART2_UART_Init+0x58>)
 80039a4:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 80039a8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80039aa:	4b11      	ldr	r3, [pc, #68]	; (80039f0 <MX_USART2_UART_Init+0x58>)
 80039ac:	2200      	movs	r2, #0
 80039ae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80039b0:	4b0f      	ldr	r3, [pc, #60]	; (80039f0 <MX_USART2_UART_Init+0x58>)
 80039b2:	2200      	movs	r2, #0
 80039b4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80039b6:	4b0e      	ldr	r3, [pc, #56]	; (80039f0 <MX_USART2_UART_Init+0x58>)
 80039b8:	2200      	movs	r2, #0
 80039ba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80039bc:	4b0c      	ldr	r3, [pc, #48]	; (80039f0 <MX_USART2_UART_Init+0x58>)
 80039be:	220c      	movs	r2, #12
 80039c0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80039c2:	4b0b      	ldr	r3, [pc, #44]	; (80039f0 <MX_USART2_UART_Init+0x58>)
 80039c4:	2200      	movs	r2, #0
 80039c6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80039c8:	4b09      	ldr	r3, [pc, #36]	; (80039f0 <MX_USART2_UART_Init+0x58>)
 80039ca:	2200      	movs	r2, #0
 80039cc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80039ce:	4b08      	ldr	r3, [pc, #32]	; (80039f0 <MX_USART2_UART_Init+0x58>)
 80039d0:	2200      	movs	r2, #0
 80039d2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80039d4:	4b06      	ldr	r3, [pc, #24]	; (80039f0 <MX_USART2_UART_Init+0x58>)
 80039d6:	2200      	movs	r2, #0
 80039d8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80039da:	4805      	ldr	r0, [pc, #20]	; (80039f0 <MX_USART2_UART_Init+0x58>)
 80039dc:	f006 fcf2 	bl	800a3c4 <HAL_UART_Init>
 80039e0:	4603      	mov	r3, r0
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d001      	beq.n	80039ea <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80039e6:	f000 f951 	bl	8003c8c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80039ea:	bf00      	nop
 80039ec:	bd80      	pop	{r7, pc}
 80039ee:	bf00      	nop
 80039f0:	20000720 	.word	0x20000720
 80039f4:	40004400 	.word	0x40004400

080039f8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80039fc:	4b1e      	ldr	r3, [pc, #120]	; (8003a78 <MX_USART3_UART_Init+0x80>)
 80039fe:	4a1f      	ldr	r2, [pc, #124]	; (8003a7c <MX_USART3_UART_Init+0x84>)
 8003a00:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 100000;
 8003a02:	4b1d      	ldr	r3, [pc, #116]	; (8003a78 <MX_USART3_UART_Init+0x80>)
 8003a04:	4a1e      	ldr	r2, [pc, #120]	; (8003a80 <MX_USART3_UART_Init+0x88>)
 8003a06:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_9B;
 8003a08:	4b1b      	ldr	r3, [pc, #108]	; (8003a78 <MX_USART3_UART_Init+0x80>)
 8003a0a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003a0e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_2;
 8003a10:	4b19      	ldr	r3, [pc, #100]	; (8003a78 <MX_USART3_UART_Init+0x80>)
 8003a12:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003a16:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_EVEN;
 8003a18:	4b17      	ldr	r3, [pc, #92]	; (8003a78 <MX_USART3_UART_Init+0x80>)
 8003a1a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003a1e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_RX;
 8003a20:	4b15      	ldr	r3, [pc, #84]	; (8003a78 <MX_USART3_UART_Init+0x80>)
 8003a22:	2204      	movs	r2, #4
 8003a24:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003a26:	4b14      	ldr	r3, [pc, #80]	; (8003a78 <MX_USART3_UART_Init+0x80>)
 8003a28:	2200      	movs	r2, #0
 8003a2a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003a2c:	4b12      	ldr	r3, [pc, #72]	; (8003a78 <MX_USART3_UART_Init+0x80>)
 8003a2e:	2200      	movs	r2, #0
 8003a30:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003a32:	4b11      	ldr	r3, [pc, #68]	; (8003a78 <MX_USART3_UART_Init+0x80>)
 8003a34:	2200      	movs	r2, #0
 8003a36:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_TXINVERT_INIT|UART_ADVFEATURE_RXINVERT_INIT
 8003a38:	4b0f      	ldr	r3, [pc, #60]	; (8003a78 <MX_USART3_UART_Init+0x80>)
 8003a3a:	2233      	movs	r2, #51	; 0x33
 8003a3c:	625a      	str	r2, [r3, #36]	; 0x24
                              |UART_ADVFEATURE_RXOVERRUNDISABLE_INIT|UART_ADVFEATURE_DMADISABLEONERROR_INIT;
  huart3.AdvancedInit.TxPinLevelInvert = UART_ADVFEATURE_TXINV_ENABLE;
 8003a3e:	4b0e      	ldr	r3, [pc, #56]	; (8003a78 <MX_USART3_UART_Init+0x80>)
 8003a40:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003a44:	629a      	str	r2, [r3, #40]	; 0x28
  huart3.AdvancedInit.RxPinLevelInvert = UART_ADVFEATURE_RXINV_ENABLE;
 8003a46:	4b0c      	ldr	r3, [pc, #48]	; (8003a78 <MX_USART3_UART_Init+0x80>)
 8003a48:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003a4c:	62da      	str	r2, [r3, #44]	; 0x2c
  huart3.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8003a4e:	4b0a      	ldr	r3, [pc, #40]	; (8003a78 <MX_USART3_UART_Init+0x80>)
 8003a50:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003a54:	639a      	str	r2, [r3, #56]	; 0x38
  huart3.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 8003a56:	4b08      	ldr	r3, [pc, #32]	; (8003a78 <MX_USART3_UART_Init+0x80>)
 8003a58:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003a5c:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_RS485Ex_Init(&huart3, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 8003a5e:	2300      	movs	r3, #0
 8003a60:	2200      	movs	r2, #0
 8003a62:	2100      	movs	r1, #0
 8003a64:	4804      	ldr	r0, [pc, #16]	; (8003a78 <MX_USART3_UART_Init+0x80>)
 8003a66:	f007 f93c 	bl	800ace2 <HAL_RS485Ex_Init>
 8003a6a:	4603      	mov	r3, r0
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d001      	beq.n	8003a74 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8003a70:	f000 f90c 	bl	8003c8c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003a74:	bf00      	nop
 8003a76:	bd80      	pop	{r7, pc}
 8003a78:	200002cc 	.word	0x200002cc
 8003a7c:	40004800 	.word	0x40004800
 8003a80:	000186a0 	.word	0x000186a0

08003a84 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8003a88:	4b0d      	ldr	r3, [pc, #52]	; (8003ac0 <MX_USB_PCD_Init+0x3c>)
 8003a8a:	4a0e      	ldr	r2, [pc, #56]	; (8003ac4 <MX_USB_PCD_Init+0x40>)
 8003a8c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8003a8e:	4b0c      	ldr	r3, [pc, #48]	; (8003ac0 <MX_USB_PCD_Init+0x3c>)
 8003a90:	2208      	movs	r2, #8
 8003a92:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8003a94:	4b0a      	ldr	r3, [pc, #40]	; (8003ac0 <MX_USB_PCD_Init+0x3c>)
 8003a96:	2202      	movs	r2, #2
 8003a98:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8003a9a:	4b09      	ldr	r3, [pc, #36]	; (8003ac0 <MX_USB_PCD_Init+0x3c>)
 8003a9c:	2202      	movs	r2, #2
 8003a9e:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8003aa0:	4b07      	ldr	r3, [pc, #28]	; (8003ac0 <MX_USB_PCD_Init+0x3c>)
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8003aa6:	4b06      	ldr	r3, [pc, #24]	; (8003ac0 <MX_USB_PCD_Init+0x3c>)
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8003aac:	4804      	ldr	r0, [pc, #16]	; (8003ac0 <MX_USB_PCD_Init+0x3c>)
 8003aae:	f003 fbea 	bl	8007286 <HAL_PCD_Init>
 8003ab2:	4603      	mov	r3, r0
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d001      	beq.n	8003abc <MX_USB_PCD_Init+0x38>
  {
    Error_Handler();
 8003ab8:	f000 f8e8 	bl	8003c8c <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8003abc:	bf00      	nop
 8003abe:	bd80      	pop	{r7, pc}
 8003ac0:	200007a8 	.word	0x200007a8
 8003ac4:	40005c00 	.word	0x40005c00

08003ac8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b08c      	sub	sp, #48	; 0x30
 8003acc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ace:	f107 031c 	add.w	r3, r7, #28
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	601a      	str	r2, [r3, #0]
 8003ad6:	605a      	str	r2, [r3, #4]
 8003ad8:	609a      	str	r2, [r3, #8]
 8003ada:	60da      	str	r2, [r3, #12]
 8003adc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003ade:	4b65      	ldr	r3, [pc, #404]	; (8003c74 <MX_GPIO_Init+0x1ac>)
 8003ae0:	695b      	ldr	r3, [r3, #20]
 8003ae2:	4a64      	ldr	r2, [pc, #400]	; (8003c74 <MX_GPIO_Init+0x1ac>)
 8003ae4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003ae8:	6153      	str	r3, [r2, #20]
 8003aea:	4b62      	ldr	r3, [pc, #392]	; (8003c74 <MX_GPIO_Init+0x1ac>)
 8003aec:	695b      	ldr	r3, [r3, #20]
 8003aee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003af2:	61bb      	str	r3, [r7, #24]
 8003af4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003af6:	4b5f      	ldr	r3, [pc, #380]	; (8003c74 <MX_GPIO_Init+0x1ac>)
 8003af8:	695b      	ldr	r3, [r3, #20]
 8003afa:	4a5e      	ldr	r2, [pc, #376]	; (8003c74 <MX_GPIO_Init+0x1ac>)
 8003afc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003b00:	6153      	str	r3, [r2, #20]
 8003b02:	4b5c      	ldr	r3, [pc, #368]	; (8003c74 <MX_GPIO_Init+0x1ac>)
 8003b04:	695b      	ldr	r3, [r3, #20]
 8003b06:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003b0a:	617b      	str	r3, [r7, #20]
 8003b0c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003b0e:	4b59      	ldr	r3, [pc, #356]	; (8003c74 <MX_GPIO_Init+0x1ac>)
 8003b10:	695b      	ldr	r3, [r3, #20]
 8003b12:	4a58      	ldr	r2, [pc, #352]	; (8003c74 <MX_GPIO_Init+0x1ac>)
 8003b14:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003b18:	6153      	str	r3, [r2, #20]
 8003b1a:	4b56      	ldr	r3, [pc, #344]	; (8003c74 <MX_GPIO_Init+0x1ac>)
 8003b1c:	695b      	ldr	r3, [r3, #20]
 8003b1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b22:	613b      	str	r3, [r7, #16]
 8003b24:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b26:	4b53      	ldr	r3, [pc, #332]	; (8003c74 <MX_GPIO_Init+0x1ac>)
 8003b28:	695b      	ldr	r3, [r3, #20]
 8003b2a:	4a52      	ldr	r2, [pc, #328]	; (8003c74 <MX_GPIO_Init+0x1ac>)
 8003b2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003b30:	6153      	str	r3, [r2, #20]
 8003b32:	4b50      	ldr	r3, [pc, #320]	; (8003c74 <MX_GPIO_Init+0x1ac>)
 8003b34:	695b      	ldr	r3, [r3, #20]
 8003b36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b3a:	60fb      	str	r3, [r7, #12]
 8003b3c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b3e:	4b4d      	ldr	r3, [pc, #308]	; (8003c74 <MX_GPIO_Init+0x1ac>)
 8003b40:	695b      	ldr	r3, [r3, #20]
 8003b42:	4a4c      	ldr	r2, [pc, #304]	; (8003c74 <MX_GPIO_Init+0x1ac>)
 8003b44:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003b48:	6153      	str	r3, [r2, #20]
 8003b4a:	4b4a      	ldr	r3, [pc, #296]	; (8003c74 <MX_GPIO_Init+0x1ac>)
 8003b4c:	695b      	ldr	r3, [r3, #20]
 8003b4e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b52:	60bb      	str	r3, [r7, #8]
 8003b54:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003b56:	4b47      	ldr	r3, [pc, #284]	; (8003c74 <MX_GPIO_Init+0x1ac>)
 8003b58:	695b      	ldr	r3, [r3, #20]
 8003b5a:	4a46      	ldr	r2, [pc, #280]	; (8003c74 <MX_GPIO_Init+0x1ac>)
 8003b5c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003b60:	6153      	str	r3, [r2, #20]
 8003b62:	4b44      	ldr	r3, [pc, #272]	; (8003c74 <MX_GPIO_Init+0x1ac>)
 8003b64:	695b      	ldr	r3, [r3, #20]
 8003b66:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003b6a:	607b      	str	r3, [r7, #4]
 8003b6c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|GPIO_PIN_10
 8003b6e:	2200      	movs	r2, #0
 8003b70:	f64f 7108 	movw	r1, #65288	; 0xff08
 8003b74:	4840      	ldr	r0, [pc, #256]	; (8003c78 <MX_GPIO_Init+0x1b0>)
 8003b76:	f002 fb97 	bl	80062a8 <HAL_GPIO_WritePin>
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_4, GPIO_PIN_RESET);
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	2110      	movs	r1, #16
 8003b7e:	483f      	ldr	r0, [pc, #252]	; (8003c7c <MX_GPIO_Init+0x1b4>)
 8003b80:	f002 fb92 	bl	80062a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MAN_IO1_Pin|MAN_IO2_Pin|MAN_IO3_Pin|MAN_IO4_Pin, GPIO_PIN_RESET);
 8003b84:	2200      	movs	r2, #0
 8003b86:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8003b8a:	483d      	ldr	r0, [pc, #244]	; (8003c80 <MX_GPIO_Init+0x1b8>)
 8003b8c:	f002 fb8c 	bl	80062a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(POWER_ON_GPIO_Port, POWER_ON_Pin, GPIO_PIN_RESET);
 8003b90:	2200      	movs	r2, #0
 8003b92:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003b96:	483b      	ldr	r0, [pc, #236]	; (8003c84 <MX_GPIO_Init+0x1bc>)
 8003b98:	f002 fb86 	bl	80062a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_SPI3_GPIO_Port, CS_SPI3_Pin, GPIO_PIN_RESET);
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	2101      	movs	r1, #1
 8003ba0:	4839      	ldr	r0, [pc, #228]	; (8003c88 <MX_GPIO_Init+0x1c0>)
 8003ba2:	f002 fb81 	bl	80062a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DRDY_Pin MEMS_INT3_Pin MEMS_INT4_Pin MEMS_INT1_Pin
                           MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = DRDY_Pin|MEMS_INT3_Pin|MEMS_INT4_Pin|MEMS_INT1_Pin
 8003ba6:	2337      	movs	r3, #55	; 0x37
 8003ba8:	61fb      	str	r3, [r7, #28]
                          |MEMS_INT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8003baa:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8003bae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003bb4:	f107 031c 	add.w	r3, r7, #28
 8003bb8:	4619      	mov	r1, r3
 8003bba:	482f      	ldr	r0, [pc, #188]	; (8003c78 <MX_GPIO_Init+0x1b0>)
 8003bbc:	f002 f9e2 	bl	8005f84 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_I2C_SPI_Pin LD4_Pin LD3_Pin PE10
                           LD7_Pin LD9_Pin LD10_Pin LD8_Pin
                           LD6_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|GPIO_PIN_10
 8003bc0:	f64f 7308 	movw	r3, #65288	; 0xff08
 8003bc4:	61fb      	str	r3, [r7, #28]
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bca:	2300      	movs	r3, #0
 8003bcc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bce:	2300      	movs	r3, #0
 8003bd0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003bd2:	f107 031c 	add.w	r3, r7, #28
 8003bd6:	4619      	mov	r1, r3
 8003bd8:	4827      	ldr	r0, [pc, #156]	; (8003c78 <MX_GPIO_Init+0x1b0>)
 8003bda:	f002 f9d3 	bl	8005f84 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8003bde:	2301      	movs	r3, #1
 8003be0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003be2:	2300      	movs	r3, #0
 8003be4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003be6:	2300      	movs	r3, #0
 8003be8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003bea:	f107 031c 	add.w	r3, r7, #28
 8003bee:	4619      	mov	r1, r3
 8003bf0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003bf4:	f002 f9c6 	bl	8005f84 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003bf8:	2310      	movs	r3, #16
 8003bfa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c00:	2300      	movs	r3, #0
 8003c02:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c04:	2300      	movs	r3, #0
 8003c06:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003c08:	f107 031c 	add.w	r3, r7, #28
 8003c0c:	4619      	mov	r1, r3
 8003c0e:	481b      	ldr	r0, [pc, #108]	; (8003c7c <MX_GPIO_Init+0x1b4>)
 8003c10:	f002 f9b8 	bl	8005f84 <HAL_GPIO_Init>

  /*Configure GPIO pins : MAN_IO1_Pin MAN_IO2_Pin MAN_IO3_Pin MAN_IO4_Pin */
  GPIO_InitStruct.Pin = MAN_IO1_Pin|MAN_IO2_Pin|MAN_IO3_Pin|MAN_IO4_Pin;
 8003c14:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8003c18:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c1e:	2300      	movs	r3, #0
 8003c20:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c22:	2300      	movs	r3, #0
 8003c24:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c26:	f107 031c 	add.w	r3, r7, #28
 8003c2a:	4619      	mov	r1, r3
 8003c2c:	4814      	ldr	r0, [pc, #80]	; (8003c80 <MX_GPIO_Init+0x1b8>)
 8003c2e:	f002 f9a9 	bl	8005f84 <HAL_GPIO_Init>

  /*Configure GPIO pin : POWER_ON_Pin */
  GPIO_InitStruct.Pin = POWER_ON_Pin;
 8003c32:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003c36:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c38:	2301      	movs	r3, #1
 8003c3a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c40:	2300      	movs	r3, #0
 8003c42:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(POWER_ON_GPIO_Port, &GPIO_InitStruct);
 8003c44:	f107 031c 	add.w	r3, r7, #28
 8003c48:	4619      	mov	r1, r3
 8003c4a:	480e      	ldr	r0, [pc, #56]	; (8003c84 <MX_GPIO_Init+0x1bc>)
 8003c4c:	f002 f99a 	bl	8005f84 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_SPI3_Pin */
  GPIO_InitStruct.Pin = CS_SPI3_Pin;
 8003c50:	2301      	movs	r3, #1
 8003c52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c54:	2301      	movs	r3, #1
 8003c56:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c58:	2300      	movs	r3, #0
 8003c5a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_SPI3_GPIO_Port, &GPIO_InitStruct);
 8003c60:	f107 031c 	add.w	r3, r7, #28
 8003c64:	4619      	mov	r1, r3
 8003c66:	4808      	ldr	r0, [pc, #32]	; (8003c88 <MX_GPIO_Init+0x1c0>)
 8003c68:	f002 f98c 	bl	8005f84 <HAL_GPIO_Init>

}
 8003c6c:	bf00      	nop
 8003c6e:	3730      	adds	r7, #48	; 0x30
 8003c70:	46bd      	mov	sp, r7
 8003c72:	bd80      	pop	{r7, pc}
 8003c74:	40021000 	.word	0x40021000
 8003c78:	48001000 	.word	0x48001000
 8003c7c:	48001400 	.word	0x48001400
 8003c80:	48000400 	.word	0x48000400
 8003c84:	48000800 	.word	0x48000800
 8003c88:	48000c00 	.word	0x48000c00

08003c8c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003c90:	b672      	cpsid	i
}
 8003c92:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8003c94:	e7fe      	b.n	8003c94 <Error_Handler+0x8>
	...

08003c98 <spiReadMax7456Register>:
////////////////////////////////////////////////////////////////////////////////
// SPI Read MAX7456 Register
///////////////////////////////////////////////////////////////////////////////

uint8_t spiReadMax7456Register(uint8_t r)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b086      	sub	sp, #24
 8003c9c:	af02      	add	r7, sp, #8
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	71fb      	strb	r3, [r7, #7]
	uint8_t datarec = 0;
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	73fb      	strb	r3, [r7, #15]
	uint8_t state;
	uint8_t buffer_trans[2] = {r,0x00};
 8003ca6:	79fb      	ldrb	r3, [r7, #7]
 8003ca8:	733b      	strb	r3, [r7, #12]
 8003caa:	2300      	movs	r3, #0
 8003cac:	737b      	strb	r3, [r7, #13]
	HAL_SPI_TransmitReceive(&hspi3, (uint8_t*)buffer_trans, datarec, 2, 10);
 8003cae:	7bfb      	ldrb	r3, [r7, #15]
 8003cb0:	461a      	mov	r2, r3
 8003cb2:	f107 010c 	add.w	r1, r7, #12
 8003cb6:	230a      	movs	r3, #10
 8003cb8:	9300      	str	r3, [sp, #0]
 8003cba:	2302      	movs	r3, #2
 8003cbc:	4803      	ldr	r0, [pc, #12]	; (8003ccc <spiReadMax7456Register+0x34>)
 8003cbe:	f005 f8c8 	bl	8008e52 <HAL_SPI_TransmitReceive>
    return datarec;
 8003cc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	3710      	adds	r7, #16
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	bd80      	pop	{r7, pc}
 8003ccc:	20000444 	.word	0x20000444

08003cd0 <spiWriteMax7456Register>:
///////////////////////////////////////////////////////////////////////////////
// SPI Write MAX7456 Register
///////////////////////////////////////////////////////////////////////////////

void spiWriteMax7456Register(uint8_t r, uint8_t d)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b084      	sub	sp, #16
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	460a      	mov	r2, r1
 8003cda:	71fb      	strb	r3, [r7, #7]
 8003cdc:	4613      	mov	r3, r2
 8003cde:	71bb      	strb	r3, [r7, #6]
	uint8_t buffer_trans[2] = {r,d};
 8003ce0:	79fb      	ldrb	r3, [r7, #7]
 8003ce2:	733b      	strb	r3, [r7, #12]
 8003ce4:	79bb      	ldrb	r3, [r7, #6]
 8003ce6:	737b      	strb	r3, [r7, #13]
	HAL_SPI_Transmit(&hspi3, buffer_trans, 2, 10);
 8003ce8:	f107 010c 	add.w	r1, r7, #12
 8003cec:	230a      	movs	r3, #10
 8003cee:	2202      	movs	r2, #2
 8003cf0:	4803      	ldr	r0, [pc, #12]	; (8003d00 <spiWriteMax7456Register+0x30>)
 8003cf2:	f004 ff40 	bl	8008b76 <HAL_SPI_Transmit>
}
 8003cf6:	bf00      	nop
 8003cf8:	3710      	adds	r7, #16
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bd80      	pop	{r7, pc}
 8003cfe:	bf00      	nop
 8003d00:	20000444 	.word	0x20000444

08003d04 <unhideOSD>:
///////////////////////////////////////////////////////////////////////////////
// Unhide OSD Display
///////////////////////////////////////////////////////////////////////////////

void unhideOSD()
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	af00      	add	r7, sp, #0
  if (osdDisabled)
 8003d08:	4b0c      	ldr	r3, [pc, #48]	; (8003d3c <unhideOSD+0x38>)
 8003d0a:	781b      	ldrb	r3, [r3, #0]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d012      	beq.n	8003d36 <unhideOSD+0x32>
  {
    ENABLE_MAX7456;
 8003d10:	2200      	movs	r2, #0
 8003d12:	2101      	movs	r1, #1
 8003d14:	480a      	ldr	r0, [pc, #40]	; (8003d40 <unhideOSD+0x3c>)
 8003d16:	f002 fac7 	bl	80062a8 <HAL_GPIO_WritePin>

    spiWriteMax7456Register(VM0_REG, enableDisplay);
 8003d1a:	4b0a      	ldr	r3, [pc, #40]	; (8003d44 <unhideOSD+0x40>)
 8003d1c:	781b      	ldrb	r3, [r3, #0]
 8003d1e:	4619      	mov	r1, r3
 8003d20:	2000      	movs	r0, #0
 8003d22:	f7ff ffd5 	bl	8003cd0 <spiWriteMax7456Register>

    DISABLE_MAX7456;
 8003d26:	2201      	movs	r2, #1
 8003d28:	2101      	movs	r1, #1
 8003d2a:	4805      	ldr	r0, [pc, #20]	; (8003d40 <unhideOSD+0x3c>)
 8003d2c:	f002 fabc 	bl	80062a8 <HAL_GPIO_WritePin>

    osdDisabled = 0;
 8003d30:	4b02      	ldr	r3, [pc, #8]	; (8003d3c <unhideOSD+0x38>)
 8003d32:	2200      	movs	r2, #0
 8003d34:	701a      	strb	r2, [r3, #0]
  }
}
 8003d36:	bf00      	nop
 8003d38:	bd80      	pop	{r7, pc}
 8003d3a:	bf00      	nop
 8003d3c:	200001d4 	.word	0x200001d4
 8003d40:	48000c00 	.word	0x48000c00
 8003d44:	200001da 	.word	0x200001da

08003d48 <writeMax7456Chars>:
// - will wrap around to next row if 'len' is greater than the remaining cols in row y
// - buf=NULL or len>strlen(buf) can be used to write zeroes (clear)
// - flags: 0x01 blink, 0x02 invert (can be combined)

void writeMax7456Chars( const char* buf, uint8_t len, uint8_t flags, uint8_t y, uint8_t x)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b084      	sub	sp, #16
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
 8003d50:	4608      	mov	r0, r1
 8003d52:	4611      	mov	r1, r2
 8003d54:	461a      	mov	r2, r3
 8003d56:	4603      	mov	r3, r0
 8003d58:	70fb      	strb	r3, [r7, #3]
 8003d5a:	460b      	mov	r3, r1
 8003d5c:	70bb      	strb	r3, [r7, #2]
 8003d5e:	4613      	mov	r3, r2
 8003d60:	707b      	strb	r3, [r7, #1]
    uint8_t  i;
    uint16_t offset = y * 30 + x;
 8003d62:	787b      	ldrb	r3, [r7, #1]
 8003d64:	b29b      	uxth	r3, r3
 8003d66:	461a      	mov	r2, r3
 8003d68:	0112      	lsls	r2, r2, #4
 8003d6a:	1ad3      	subs	r3, r2, r3
 8003d6c:	005b      	lsls	r3, r3, #1
 8003d6e:	b29a      	uxth	r2, r3
 8003d70:	7e3b      	ldrb	r3, [r7, #24]
 8003d72:	b29b      	uxth	r3, r3
 8003d74:	4413      	add	r3, r2
 8003d76:	81bb      	strh	r3, [r7, #12]

    if (flags)
 8003d78:	78bb      	ldrb	r3, [r7, #2]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d001      	beq.n	8003d82 <writeMax7456Chars+0x3a>
        unhideOSD(); // make sure OSD is visible in case of alarms etc.
 8003d7e:	f7ff ffc1 	bl	8003d04 <unhideOSD>

    ENABLE_MAX7456;
 8003d82:	2200      	movs	r2, #0
 8003d84:	2101      	movs	r1, #1
 8003d86:	482d      	ldr	r0, [pc, #180]	; (8003e3c <writeMax7456Chars+0xf4>)
 8003d88:	f002 fa8e 	bl	80062a8 <HAL_GPIO_WritePin>

    // 16bit transfer, transparent BG, autoincrement mode (if len!=1)
    spiWriteMax7456Register(DMM_REG, ((flags & 1) ? 0x10 : 0x00) | ((flags & 2) ? 0x08 : 0x00) | ((len != 1) ? 0x01 : 0x00));
 8003d8c:	78bb      	ldrb	r3, [r7, #2]
 8003d8e:	011b      	lsls	r3, r3, #4
 8003d90:	b25b      	sxtb	r3, r3
 8003d92:	f003 0310 	and.w	r3, r3, #16
 8003d96:	b25a      	sxtb	r2, r3
 8003d98:	78bb      	ldrb	r3, [r7, #2]
 8003d9a:	009b      	lsls	r3, r3, #2
 8003d9c:	b25b      	sxtb	r3, r3
 8003d9e:	f003 0308 	and.w	r3, r3, #8
 8003da2:	b25b      	sxtb	r3, r3
 8003da4:	4313      	orrs	r3, r2
 8003da6:	b25a      	sxtb	r2, r3
 8003da8:	78fb      	ldrb	r3, [r7, #3]
 8003daa:	2b01      	cmp	r3, #1
 8003dac:	bf14      	ite	ne
 8003dae:	2301      	movne	r3, #1
 8003db0:	2300      	moveq	r3, #0
 8003db2:	b2db      	uxtb	r3, r3
 8003db4:	b25b      	sxtb	r3, r3
 8003db6:	4313      	orrs	r3, r2
 8003db8:	b25b      	sxtb	r3, r3
 8003dba:	b2db      	uxtb	r3, r3
 8003dbc:	4619      	mov	r1, r3
 8003dbe:	2004      	movs	r0, #4
 8003dc0:	f7ff ff86 	bl	8003cd0 <spiWriteMax7456Register>

    // send starting display memory address (position of text)
    spiWriteMax7456Register(DMAH_REG, offset >> 8 );
 8003dc4:	89bb      	ldrh	r3, [r7, #12]
 8003dc6:	0a1b      	lsrs	r3, r3, #8
 8003dc8:	b29b      	uxth	r3, r3
 8003dca:	b2db      	uxtb	r3, r3
 8003dcc:	4619      	mov	r1, r3
 8003dce:	2005      	movs	r0, #5
 8003dd0:	f7ff ff7e 	bl	8003cd0 <spiWriteMax7456Register>
    spiWriteMax7456Register(DMAL_REG, offset & 0xFF );
 8003dd4:	89bb      	ldrh	r3, [r7, #12]
 8003dd6:	b2db      	uxtb	r3, r3
 8003dd8:	4619      	mov	r1, r3
 8003dda:	2006      	movs	r0, #6
 8003ddc:	f7ff ff78 	bl	8003cd0 <spiWriteMax7456Register>

    // write out data
    for (i = 0; i < len; i++)
 8003de0:	2300      	movs	r3, #0
 8003de2:	73fb      	strb	r3, [r7, #15]
 8003de4:	e016      	b.n	8003e14 <writeMax7456Chars+0xcc>
        spiWriteMax7456Register(DMDI_REG, (!buf || strlen(buf) < i) ? 0 : buf[i]);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d00b      	beq.n	8003e04 <writeMax7456Chars+0xbc>
 8003dec:	6878      	ldr	r0, [r7, #4]
 8003dee:	f7fc f9ef 	bl	80001d0 <strlen>
 8003df2:	4602      	mov	r2, r0
 8003df4:	7bfb      	ldrb	r3, [r7, #15]
 8003df6:	429a      	cmp	r2, r3
 8003df8:	d304      	bcc.n	8003e04 <writeMax7456Chars+0xbc>
 8003dfa:	7bfb      	ldrb	r3, [r7, #15]
 8003dfc:	687a      	ldr	r2, [r7, #4]
 8003dfe:	4413      	add	r3, r2
 8003e00:	781b      	ldrb	r3, [r3, #0]
 8003e02:	e000      	b.n	8003e06 <writeMax7456Chars+0xbe>
 8003e04:	2300      	movs	r3, #0
 8003e06:	4619      	mov	r1, r3
 8003e08:	2007      	movs	r0, #7
 8003e0a:	f7ff ff61 	bl	8003cd0 <spiWriteMax7456Register>
    for (i = 0; i < len; i++)
 8003e0e:	7bfb      	ldrb	r3, [r7, #15]
 8003e10:	3301      	adds	r3, #1
 8003e12:	73fb      	strb	r3, [r7, #15]
 8003e14:	7bfa      	ldrb	r2, [r7, #15]
 8003e16:	78fb      	ldrb	r3, [r7, #3]
 8003e18:	429a      	cmp	r2, r3
 8003e1a:	d3e4      	bcc.n	8003de6 <writeMax7456Chars+0x9e>


    // Send escape 11111111 to exit autoincrement mode
    if (len != 1)
 8003e1c:	78fb      	ldrb	r3, [r7, #3]
 8003e1e:	2b01      	cmp	r3, #1
 8003e20:	d003      	beq.n	8003e2a <writeMax7456Chars+0xe2>
        spiWriteMax7456Register(DMDI_REG, END_STRING);
 8003e22:	21ff      	movs	r1, #255	; 0xff
 8003e24:	2007      	movs	r0, #7
 8003e26:	f7ff ff53 	bl	8003cd0 <spiWriteMax7456Register>

    // finished writing

    DISABLE_MAX7456;
 8003e2a:	2201      	movs	r2, #1
 8003e2c:	2101      	movs	r1, #1
 8003e2e:	4803      	ldr	r0, [pc, #12]	; (8003e3c <writeMax7456Chars+0xf4>)
 8003e30:	f002 fa3a 	bl	80062a8 <HAL_GPIO_WritePin>
}
 8003e34:	bf00      	nop
 8003e36:	3710      	adds	r7, #16
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bd80      	pop	{r7, pc}
 8003e3c:	48000c00 	.word	0x48000c00

08003e40 <detectVideoStandard>:
///////////////////////////////////////////////////////////////////////////////
// Detect Video Standard
///////////////////////////////////////////////////////////////////////////////

void detectVideoStandard()
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b082      	sub	sp, #8
 8003e44:	af00      	add	r7, sp, #0
    // First set the default
    uint8_t pal = 0;
 8003e46:	2300      	movs	r3, #0
 8003e48:	71fb      	strb	r3, [r7, #7]
    uint8_t stat = 0xff;
 8003e4a:	23ff      	movs	r3, #255	; 0xff
 8003e4c:	71bb      	strb	r3, [r7, #6]

    pal = AUTO;
 8003e4e:	2302      	movs	r3, #2
 8003e50:	71fb      	strb	r3, [r7, #7]

    // if autodetect enabled modify the default if signal is present on either standard
    // otherwise default is preserved

	if (pal == AUTO) 
 8003e52:	79fb      	ldrb	r3, [r7, #7]
 8003e54:	2b02      	cmp	r3, #2
 8003e56:	d124      	bne.n	8003ea2 <detectVideoStandard+0x62>
	{
		ENABLE_MAX7456;
 8003e58:	2200      	movs	r2, #0
 8003e5a:	2101      	movs	r1, #1
 8003e5c:	4828      	ldr	r0, [pc, #160]	; (8003f00 <detectVideoStandard+0xc0>)
 8003e5e:	f002 fa23 	bl	80062a8 <HAL_GPIO_WritePin>

		stat = spiReadMax7456Register(STAT_REG);
 8003e62:	20a0      	movs	r0, #160	; 0xa0
 8003e64:	f7ff ff18 	bl	8003c98 <spiReadMax7456Register>
 8003e68:	4603      	mov	r3, r0
 8003e6a:	71bb      	strb	r3, [r7, #6]

		DISABLE_MAX7456;
 8003e6c:	2201      	movs	r2, #1
 8003e6e:	2101      	movs	r1, #1
 8003e70:	4823      	ldr	r0, [pc, #140]	; (8003f00 <detectVideoStandard+0xc0>)
 8003e72:	f002 fa19 	bl	80062a8 <HAL_GPIO_WritePin>

		if (stat & 0x01)
 8003e76:	79bb      	ldrb	r3, [r7, #6]
 8003e78:	f003 0301 	and.w	r3, r3, #1
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d001      	beq.n	8003e84 <detectVideoStandard+0x44>
			pal = PAL;
 8003e80:	2301      	movs	r3, #1
 8003e82:	71fb      	strb	r3, [r7, #7]

		if (stat & 0x02)
 8003e84:	79bb      	ldrb	r3, [r7, #6]
 8003e86:	f003 0302 	and.w	r3, r3, #2
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d001      	beq.n	8003e92 <detectVideoStandard+0x52>
			pal = NTSC;
 8003e8e:	2300      	movs	r3, #0
 8003e90:	71fb      	strb	r3, [r7, #7]
			
		if ((pal != PAL) && (pal != NTSC))
 8003e92:	79fb      	ldrb	r3, [r7, #7]
 8003e94:	2b01      	cmp	r3, #1
 8003e96:	d004      	beq.n	8003ea2 <detectVideoStandard+0x62>
 8003e98:	79fb      	ldrb	r3, [r7, #7]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d001      	beq.n	8003ea2 <detectVideoStandard+0x62>
			pal = PAL;
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	71fb      	strb	r3, [r7, #7]
	}

    if (pal)
 8003ea2:	79fb      	ldrb	r3, [r7, #7]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d013      	beq.n	8003ed0 <detectVideoStandard+0x90>
    {
        maxScreenSize     = 480;
 8003ea8:	4b16      	ldr	r3, [pc, #88]	; (8003f04 <detectVideoStandard+0xc4>)
 8003eaa:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8003eae:	801a      	strh	r2, [r3, #0]
        maxScreenRows     = 16;
 8003eb0:	4b15      	ldr	r3, [pc, #84]	; (8003f08 <detectVideoStandard+0xc8>)
 8003eb2:	2210      	movs	r2, #16
 8003eb4:	801a      	strh	r2, [r3, #0]
        enableDisplay     = 0x48;
 8003eb6:	4b15      	ldr	r3, [pc, #84]	; (8003f0c <detectVideoStandard+0xcc>)
 8003eb8:	2248      	movs	r2, #72	; 0x48
 8003eba:	701a      	strb	r2, [r3, #0]
        enableDisplayVert = 0x4C;
 8003ebc:	4b14      	ldr	r3, [pc, #80]	; (8003f10 <detectVideoStandard+0xd0>)
 8003ebe:	224c      	movs	r2, #76	; 0x4c
 8003ec0:	701a      	strb	r2, [r3, #0]
        max7456Reset      = 0x42;
 8003ec2:	4b14      	ldr	r3, [pc, #80]	; (8003f14 <detectVideoStandard+0xd4>)
 8003ec4:	2242      	movs	r2, #66	; 0x42
 8003ec6:	701a      	strb	r2, [r3, #0]
        disableDisplay    = 0x40;
 8003ec8:	4b13      	ldr	r3, [pc, #76]	; (8003f18 <detectVideoStandard+0xd8>)
 8003eca:	2240      	movs	r2, #64	; 0x40
 8003ecc:	701a      	strb	r2, [r3, #0]
//    // Attitude Display Parameters
//
//    aiTopPixel    = (reticleRow - AI_DISPLAY_RECT_HEIGHT / 2) * 18;
//    aiBottomPixel = (reticleRow + AI_DISPLAY_RECT_HEIGHT / 2) * 18;
//    aiCenter      =  reticleRow * 18 + 10;
}
 8003ece:	e012      	b.n	8003ef6 <detectVideoStandard+0xb6>
        maxScreenSize     = 390;
 8003ed0:	4b0c      	ldr	r3, [pc, #48]	; (8003f04 <detectVideoStandard+0xc4>)
 8003ed2:	f44f 72c3 	mov.w	r2, #390	; 0x186
 8003ed6:	801a      	strh	r2, [r3, #0]
        maxScreenRows     = 13;
 8003ed8:	4b0b      	ldr	r3, [pc, #44]	; (8003f08 <detectVideoStandard+0xc8>)
 8003eda:	220d      	movs	r2, #13
 8003edc:	801a      	strh	r2, [r3, #0]
        enableDisplay     = 0x08;
 8003ede:	4b0b      	ldr	r3, [pc, #44]	; (8003f0c <detectVideoStandard+0xcc>)
 8003ee0:	2208      	movs	r2, #8
 8003ee2:	701a      	strb	r2, [r3, #0]
        enableDisplayVert = 0x0C;
 8003ee4:	4b0a      	ldr	r3, [pc, #40]	; (8003f10 <detectVideoStandard+0xd0>)
 8003ee6:	220c      	movs	r2, #12
 8003ee8:	701a      	strb	r2, [r3, #0]
        max7456Reset      = 0x02;
 8003eea:	4b0a      	ldr	r3, [pc, #40]	; (8003f14 <detectVideoStandard+0xd4>)
 8003eec:	2202      	movs	r2, #2
 8003eee:	701a      	strb	r2, [r3, #0]
        disableDisplay    = 0x00;
 8003ef0:	4b09      	ldr	r3, [pc, #36]	; (8003f18 <detectVideoStandard+0xd8>)
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	701a      	strb	r2, [r3, #0]
}
 8003ef6:	bf00      	nop
 8003ef8:	3708      	adds	r7, #8
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bd80      	pop	{r7, pc}
 8003efe:	bf00      	nop
 8003f00:	48000c00 	.word	0x48000c00
 8003f04:	200001d6 	.word	0x200001d6
 8003f08:	200001d8 	.word	0x200001d8
 8003f0c:	200001da 	.word	0x200001da
 8003f10:	200001db 	.word	0x200001db
 8003f14:	200001dc 	.word	0x200001dc
 8003f18:	200001dd 	.word	0x200001dd

08003f1c <initMax7456>:
///////////////////////////////////////////////////////////////////////////////
// Initialize MAX7456
///////////////////////////////////////////////////////////////////////////////

void initMax7456()
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b082      	sub	sp, #8
 8003f20:	af00      	add	r7, sp, #0
    uint8_t i;

    //if (eepromConfig.osdEnabled == false) return;

    detectVideoStandard();
 8003f22:	f7ff ff8d 	bl	8003e40 <detectVideoStandard>

    //Soft reset the MAX7456 - clear display memory
    ENABLE_MAX7456;
 8003f26:	2200      	movs	r2, #0
 8003f28:	2101      	movs	r1, #1
 8003f2a:	481d      	ldr	r0, [pc, #116]	; (8003fa0 <initMax7456+0x84>)
 8003f2c:	f002 f9bc 	bl	80062a8 <HAL_GPIO_WritePin>

    spiWriteMax7456Register(VM0_REG, max7456Reset);
 8003f30:	4b1c      	ldr	r3, [pc, #112]	; (8003fa4 <initMax7456+0x88>)
 8003f32:	781b      	ldrb	r3, [r3, #0]
 8003f34:	4619      	mov	r1, r3
 8003f36:	2000      	movs	r0, #0
 8003f38:	f7ff feca 	bl	8003cd0 <spiWriteMax7456Register>

    DISABLE_MAX7456;
 8003f3c:	2201      	movs	r2, #1
 8003f3e:	2101      	movs	r1, #1
 8003f40:	4817      	ldr	r0, [pc, #92]	; (8003fa0 <initMax7456+0x84>)
 8003f42:	f002 f9b1 	bl	80062a8 <HAL_GPIO_WritePin>

    HAL_Delay(1);
 8003f46:	2001      	movs	r0, #1
 8003f48:	f000 feca 	bl	8004ce0 <HAL_Delay>

    //Set white level to 90% for all rows
    ENABLE_MAX7456;
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	2101      	movs	r1, #1
 8003f50:	4813      	ldr	r0, [pc, #76]	; (8003fa0 <initMax7456+0x84>)
 8003f52:	f002 f9a9 	bl	80062a8 <HAL_GPIO_WritePin>

    for(i = 0; i < maxScreenRows; i++ )
 8003f56:	2300      	movs	r3, #0
 8003f58:	71fb      	strb	r3, [r7, #7]
 8003f5a:	e009      	b.n	8003f70 <initMax7456+0x54>
        spiWriteMax7456Register(RB0_REG + i, WHITE_LEVEL_90 );
 8003f5c:	79fb      	ldrb	r3, [r7, #7]
 8003f5e:	3310      	adds	r3, #16
 8003f60:	b2db      	uxtb	r3, r3
 8003f62:	2102      	movs	r1, #2
 8003f64:	4618      	mov	r0, r3
 8003f66:	f7ff feb3 	bl	8003cd0 <spiWriteMax7456Register>
    for(i = 0; i < maxScreenRows; i++ )
 8003f6a:	79fb      	ldrb	r3, [r7, #7]
 8003f6c:	3301      	adds	r3, #1
 8003f6e:	71fb      	strb	r3, [r7, #7]
 8003f70:	79fb      	ldrb	r3, [r7, #7]
 8003f72:	b29a      	uxth	r2, r3
 8003f74:	4b0c      	ldr	r3, [pc, #48]	; (8003fa8 <initMax7456+0x8c>)
 8003f76:	881b      	ldrh	r3, [r3, #0]
 8003f78:	429a      	cmp	r2, r3
 8003f7a:	d3ef      	bcc.n	8003f5c <initMax7456+0x40>

    //ensure device is enabled
    spiWriteMax7456Register(VM0_REG, enableDisplay);
 8003f7c:	4b0b      	ldr	r3, [pc, #44]	; (8003fac <initMax7456+0x90>)
 8003f7e:	781b      	ldrb	r3, [r3, #0]
 8003f80:	4619      	mov	r1, r3
 8003f82:	2000      	movs	r0, #0
 8003f84:	f7ff fea4 	bl	8003cd0 <spiWriteMax7456Register>

    //finished writing
    DISABLE_MAX7456;
 8003f88:	2201      	movs	r2, #1
 8003f8a:	2101      	movs	r1, #1
 8003f8c:	4804      	ldr	r0, [pc, #16]	; (8003fa0 <initMax7456+0x84>)
 8003f8e:	f002 f98b 	bl	80062a8 <HAL_GPIO_WritePin>
    unhideOSD();
 8003f92:	f7ff feb7 	bl	8003d04 <unhideOSD>
}
 8003f96:	bf00      	nop
 8003f98:	3708      	adds	r7, #8
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	bd80      	pop	{r7, pc}
 8003f9e:	bf00      	nop
 8003fa0:	48000c00 	.word	0x48000c00
 8003fa4:	200001dc 	.word	0x200001dc
 8003fa8:	200001d8 	.word	0x200001d8
 8003fac:	200001da 	.word	0x200001da

08003fb0 <resetMax7456>:
//////////////////////////////////////////////////////////////////////////////
// Reset MAX7456
///////////////////////////////////////////////////////////////////////////////

void resetMax7456()
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b082      	sub	sp, #8
 8003fb4:	af00      	add	r7, sp, #0
    uint8_t x;

    // force soft reset on Max7456
    ENABLE_MAX7456;
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	2101      	movs	r1, #1
 8003fba:	481e      	ldr	r0, [pc, #120]	; (8004034 <resetMax7456+0x84>)
 8003fbc:	f002 f974 	bl	80062a8 <HAL_GPIO_WritePin>

    spiWriteMax7456Register(VM0_REG, max7456Reset);
 8003fc0:	4b1d      	ldr	r3, [pc, #116]	; (8004038 <resetMax7456+0x88>)
 8003fc2:	781b      	ldrb	r3, [r3, #0]
 8003fc4:	4619      	mov	r1, r3
 8003fc6:	2000      	movs	r0, #0
 8003fc8:	f7ff fe82 	bl	8003cd0 <spiWriteMax7456Register>

    DISABLE_MAX7456;
 8003fcc:	2201      	movs	r2, #1
 8003fce:	2101      	movs	r1, #1
 8003fd0:	4818      	ldr	r0, [pc, #96]	; (8004034 <resetMax7456+0x84>)
 8003fd2:	f002 f969 	bl	80062a8 <HAL_GPIO_WritePin>

    HAL_Delay(500);
 8003fd6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003fda:	f000 fe81 	bl	8004ce0 <HAL_Delay>

    // set all rows to same character white level, 90%
    ENABLE_MAX7456;
 8003fde:	2200      	movs	r2, #0
 8003fe0:	2101      	movs	r1, #1
 8003fe2:	4814      	ldr	r0, [pc, #80]	; (8004034 <resetMax7456+0x84>)
 8003fe4:	f002 f960 	bl	80062a8 <HAL_GPIO_WritePin>

    for (x = 0; x < maxScreenRows; x++)
 8003fe8:	2300      	movs	r3, #0
 8003fea:	71fb      	strb	r3, [r7, #7]
 8003fec:	e009      	b.n	8004002 <resetMax7456+0x52>
        spiWriteMax7456Register(RB0_REG + x, WHITE_LEVEL_90);
 8003fee:	79fb      	ldrb	r3, [r7, #7]
 8003ff0:	3310      	adds	r3, #16
 8003ff2:	b2db      	uxtb	r3, r3
 8003ff4:	2102      	movs	r1, #2
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	f7ff fe6a 	bl	8003cd0 <spiWriteMax7456Register>
    for (x = 0; x < maxScreenRows; x++)
 8003ffc:	79fb      	ldrb	r3, [r7, #7]
 8003ffe:	3301      	adds	r3, #1
 8004000:	71fb      	strb	r3, [r7, #7]
 8004002:	79fb      	ldrb	r3, [r7, #7]
 8004004:	b29a      	uxth	r2, r3
 8004006:	4b0d      	ldr	r3, [pc, #52]	; (800403c <resetMax7456+0x8c>)
 8004008:	881b      	ldrh	r3, [r3, #0]
 800400a:	429a      	cmp	r2, r3
 800400c:	d3ef      	bcc.n	8003fee <resetMax7456+0x3e>

    // make sure the Max7456 is enabled
    spiWriteMax7456Register(VM0_REG, enableDisplay);
 800400e:	4b0c      	ldr	r3, [pc, #48]	; (8004040 <resetMax7456+0x90>)
 8004010:	781b      	ldrb	r3, [r3, #0]
 8004012:	4619      	mov	r1, r3
 8004014:	2000      	movs	r0, #0
 8004016:	f7ff fe5b 	bl	8003cd0 <spiWriteMax7456Register>
    
    HAL_Delay(100);
 800401a:	2064      	movs	r0, #100	; 0x64
 800401c:	f000 fe60 	bl	8004ce0 <HAL_Delay>

    DISABLE_MAX7456;
 8004020:	2201      	movs	r2, #1
 8004022:	2101      	movs	r1, #1
 8004024:	4803      	ldr	r0, [pc, #12]	; (8004034 <resetMax7456+0x84>)
 8004026:	f002 f93f 	bl	80062a8 <HAL_GPIO_WritePin>
}
 800402a:	bf00      	nop
 800402c:	3708      	adds	r7, #8
 800402e:	46bd      	mov	sp, r7
 8004030:	bd80      	pop	{r7, pc}
 8004032:	bf00      	nop
 8004034:	48000c00 	.word	0x48000c00
 8004038:	200001dc 	.word	0x200001dc
 800403c:	200001d8 	.word	0x200001d8
 8004040:	200001da 	.word	0x200001da

08004044 <displayHeading>:
                           0x45,0x2d,0x2d,0x7c,0x2d,0x2d,0x7c,0x2d,0x2d,
                           0x53,0x2d,0x2d,0x7c,0x2d,0x2d,0x7c,0x2d,0x2d,
                           0x57,0x2d,0x2d,0x7c,0x2d,0x2d,0x7c,0x2d,0x2d};

void displayHeading(uint8_t currentHeading, uint8_t update)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b088      	sub	sp, #32
 8004048:	af02      	add	r7, sp, #8
 800404a:	4603      	mov	r3, r0
 800404c:	460a      	mov	r2, r1
 800404e:	71fb      	strb	r3, [r7, #7]
 8004050:	4613      	mov	r3, r2
 8004052:	71bb      	strb	r3, [r7, #6]
    int16_t currentHeadingDeg;

    currentHeadingDeg = (int16_t)(currentHeading) % 360;
 8004054:	79fb      	ldrb	r3, [r7, #7]
 8004056:	4a45      	ldr	r2, [pc, #276]	; (800416c <displayHeading+0x128>)
 8004058:	fb82 1203 	smull	r1, r2, r2, r3
 800405c:	441a      	add	r2, r3
 800405e:	1211      	asrs	r1, r2, #8
 8004060:	17da      	asrs	r2, r3, #31
 8004062:	1a8a      	subs	r2, r1, r2
 8004064:	f44f 71b4 	mov.w	r1, #360	; 0x168
 8004068:	fb01 f202 	mul.w	r2, r1, r2
 800406c:	1a9a      	subs	r2, r3, r2
 800406e:	4613      	mov	r3, r2
 8004070:	82fb      	strh	r3, [r7, #22]
    if (currentHeadingDeg < 0)
 8004072:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8004076:	2b00      	cmp	r3, #0
 8004078:	da04      	bge.n	8004084 <displayHeading+0x40>
		currentHeadingDeg += 360;
 800407a:	8afb      	ldrh	r3, [r7, #22]
 800407c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004080:	b29b      	uxth	r3, r3
 8004082:	82fb      	strh	r3, [r7, #22]

    if ((currentHeadingDeg != lastOSDheading) || update)
 8004084:	4b3a      	ldr	r3, [pc, #232]	; (8004170 <displayHeading+0x12c>)
 8004086:	f9b3 3000 	ldrsh.w	r3, [r3]
 800408a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800408e:	429a      	cmp	r2, r3
 8004090:	d102      	bne.n	8004098 <displayHeading+0x54>
 8004092:	79bb      	ldrb	r3, [r7, #6]
 8004094:	2b00      	cmp	r3, #0
 8004096:	d064      	beq.n	8004162 <displayHeading+0x11e>
    {

    	if (1)
    	{
    		char buf[6];
			snprintf(buf ,6, "\026%3d\027", currentHeadingDeg); // \026 is compass \027 is degree symbol
 8004098:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800409c:	f107 000c 	add.w	r0, r7, #12
 80040a0:	4a34      	ldr	r2, [pc, #208]	; (8004174 <displayHeading+0x130>)
 80040a2:	2106      	movs	r1, #6
 80040a4:	f006 fef2 	bl	800ae8c <sniprintf>
			writeMax7456Chars(buf, 5, 0, 1,24);
 80040a8:	f107 000c 	add.w	r0, r7, #12
 80040ac:	2318      	movs	r3, #24
 80040ae:	9300      	str	r3, [sp, #0]
 80040b0:	2301      	movs	r3, #1
 80040b2:	2200      	movs	r2, #0
 80040b4:	2105      	movs	r1, #5
 80040b6:	f7ff fe47 	bl	8003d48 <writeMax7456Chars>

        if (1) {
			int8_t lastPos;
			int8_t currentPos;

			currentPos = currentHeadingDeg / 10;
 80040ba:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80040be:	4a2e      	ldr	r2, [pc, #184]	; (8004178 <displayHeading+0x134>)
 80040c0:	fb82 1203 	smull	r1, r2, r2, r3
 80040c4:	1092      	asrs	r2, r2, #2
 80040c6:	17db      	asrs	r3, r3, #31
 80040c8:	1ad3      	subs	r3, r2, r3
 80040ca:	b21b      	sxth	r3, r3
 80040cc:	757b      	strb	r3, [r7, #21]
			lastPos = lastOSDheading / 10;
 80040ce:	4b28      	ldr	r3, [pc, #160]	; (8004170 <displayHeading+0x12c>)
 80040d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80040d4:	4a28      	ldr	r2, [pc, #160]	; (8004178 <displayHeading+0x134>)
 80040d6:	fb82 1203 	smull	r1, r2, r2, r3
 80040da:	1092      	asrs	r2, r2, #2
 80040dc:	17db      	asrs	r3, r3, #31
 80040de:	1ad3      	subs	r3, r2, r3
 80040e0:	b21b      	sxth	r3, r3
 80040e2:	74fb      	strb	r3, [r7, #19]

			if ((currentPos != lastPos) || update)
 80040e4:	f997 2015 	ldrsb.w	r2, [r7, #21]
 80040e8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80040ec:	429a      	cmp	r2, r3
 80040ee:	d102      	bne.n	80040f6 <displayHeading+0xb2>
 80040f0:	79bb      	ldrb	r3, [r7, #6]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d032      	beq.n	800415c <displayHeading+0x118>
			{
			    uint8_t x = 0;
 80040f6:	2300      	movs	r3, #0
 80040f8:	753b      	strb	r3, [r7, #20]
				currentPos -= 5;
 80040fa:	7d7b      	ldrb	r3, [r7, #21]
 80040fc:	3b05      	subs	r3, #5
 80040fe:	b2db      	uxtb	r3, r3
 8004100:	757b      	strb	r3, [r7, #21]

				if (currentPos < 0)
 8004102:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8004106:	2b00      	cmp	r3, #0
 8004108:	da03      	bge.n	8004112 <displayHeading+0xce>
					currentPos += 36;
 800410a:	7d7b      	ldrb	r3, [r7, #21]
 800410c:	3324      	adds	r3, #36	; 0x24
 800410e:	b2db      	uxtb	r3, r3
 8004110:	757b      	strb	r3, [r7, #21]

				for (x = 0; x <= 10; ++x)
 8004112:	2300      	movs	r3, #0
 8004114:	753b      	strb	r3, [r7, #20]
 8004116:	e013      	b.n	8004140 <displayHeading+0xfc>
				{
					headingBarShown[x] = headingBar[currentPos];
 8004118:	f997 2015 	ldrsb.w	r2, [r7, #21]
 800411c:	7d3b      	ldrb	r3, [r7, #20]
 800411e:	4917      	ldr	r1, [pc, #92]	; (800417c <displayHeading+0x138>)
 8004120:	5c89      	ldrb	r1, [r1, r2]
 8004122:	4a17      	ldr	r2, [pc, #92]	; (8004180 <displayHeading+0x13c>)
 8004124:	54d1      	strb	r1, [r2, r3]

					if (++currentPos > 35)
 8004126:	7d7b      	ldrb	r3, [r7, #21]
 8004128:	3301      	adds	r3, #1
 800412a:	b2db      	uxtb	r3, r3
 800412c:	757b      	strb	r3, [r7, #21]
 800412e:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8004132:	2b23      	cmp	r3, #35	; 0x23
 8004134:	dd01      	ble.n	800413a <displayHeading+0xf6>
						currentPos = 0;
 8004136:	2300      	movs	r3, #0
 8004138:	757b      	strb	r3, [r7, #21]
				for (x = 0; x <= 10; ++x)
 800413a:	7d3b      	ldrb	r3, [r7, #20]
 800413c:	3301      	adds	r3, #1
 800413e:	753b      	strb	r3, [r7, #20]
 8004140:	7d3b      	ldrb	r3, [r7, #20]
 8004142:	2b0a      	cmp	r3, #10
 8004144:	d9e8      	bls.n	8004118 <displayHeading+0xd4>
				}

				headingBarShown[11] = '\0';
 8004146:	4b0e      	ldr	r3, [pc, #56]	; (8004180 <displayHeading+0x13c>)
 8004148:	2200      	movs	r2, #0
 800414a:	72da      	strb	r2, [r3, #11]
				writeMax7456Chars(headingBarShown, 11, 0, 1, 8);
 800414c:	2308      	movs	r3, #8
 800414e:	9300      	str	r3, [sp, #0]
 8004150:	2301      	movs	r3, #1
 8004152:	2200      	movs	r2, #0
 8004154:	210b      	movs	r1, #11
 8004156:	480a      	ldr	r0, [pc, #40]	; (8004180 <displayHeading+0x13c>)
 8004158:	f7ff fdf6 	bl	8003d48 <writeMax7456Chars>
			}
		}

        lastOSDheading = currentHeadingDeg;
 800415c:	4a04      	ldr	r2, [pc, #16]	; (8004170 <displayHeading+0x12c>)
 800415e:	8afb      	ldrh	r3, [r7, #22]
 8004160:	8013      	strh	r3, [r2, #0]
    }
}
 8004162:	bf00      	nop
 8004164:	3718      	adds	r7, #24
 8004166:	46bd      	mov	sp, r7
 8004168:	bd80      	pop	{r7, pc}
 800416a:	bf00      	nop
 800416c:	b60b60b7 	.word	0xb60b60b7
 8004170:	20000084 	.word	0x20000084
 8004174:	0800be20 	.word	0x0800be20
 8004178:	66666667 	.word	0x66666667
 800417c:	0800be48 	.word	0x0800be48
 8004180:	200001e0 	.word	0x200001e0

08004184 <displayDepth>:

void displayDepth(uint8_t depth)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b088      	sub	sp, #32
 8004188:	af02      	add	r7, sp, #8
 800418a:	4603      	mov	r3, r0
 800418c:	71fb      	strb	r3, [r7, #7]
	char buf[10];
	snprintf(buf ,10, "\12%3dcm", depth); // \026 is compass \027 is degree symbol
 800418e:	79fb      	ldrb	r3, [r7, #7]
 8004190:	f107 000c 	add.w	r0, r7, #12
 8004194:	4a08      	ldr	r2, [pc, #32]	; (80041b8 <displayDepth+0x34>)
 8004196:	210a      	movs	r1, #10
 8004198:	f006 fe78 	bl	800ae8c <sniprintf>
	writeMax7456Chars(buf, 10, 0, 14,1);
 800419c:	f107 000c 	add.w	r0, r7, #12
 80041a0:	2301      	movs	r3, #1
 80041a2:	9300      	str	r3, [sp, #0]
 80041a4:	230e      	movs	r3, #14
 80041a6:	2200      	movs	r2, #0
 80041a8:	210a      	movs	r1, #10
 80041aa:	f7ff fdcd 	bl	8003d48 <writeMax7456Chars>
}
 80041ae:	bf00      	nop
 80041b0:	3718      	adds	r7, #24
 80041b2:	46bd      	mov	sp, r7
 80041b4:	bd80      	pop	{r7, pc}
 80041b6:	bf00      	nop
 80041b8:	0800be28 	.word	0x0800be28

080041bc <displayBattery>:
/////////////////////////////////////////////////////// ////////////////////////
// Battery Display
///////////////////////////////////////////////////////////////////////////////

void displayBattery(uint8_t osdVoltage)
{
 80041bc:	b590      	push	{r4, r7, lr}
 80041be:	b08b      	sub	sp, #44	; 0x2c
 80041c0:	af02      	add	r7, sp, #8
 80041c2:	4603      	mov	r3, r0
 80041c4:	71fb      	strb	r3, [r7, #7]
    char buf[20];

    if (osdVoltage!=osdVoltageLast)
 80041c6:	4b17      	ldr	r3, [pc, #92]	; (8004224 <displayBattery+0x68>)
 80041c8:	781b      	ldrb	r3, [r3, #0]
 80041ca:	79fa      	ldrb	r2, [r7, #7]
 80041cc:	429a      	cmp	r2, r3
 80041ce:	d025      	beq.n	800421c <displayBattery+0x60>
    {
	    snprintf(buf, sizeof(buf), "\20%2d.%1dV", (uint8_t)(osdVoltage / 10), (uint8_t)(osdVoltage % 10));
 80041d0:	79fb      	ldrb	r3, [r7, #7]
 80041d2:	4a15      	ldr	r2, [pc, #84]	; (8004228 <displayBattery+0x6c>)
 80041d4:	fba2 2303 	umull	r2, r3, r2, r3
 80041d8:	08db      	lsrs	r3, r3, #3
 80041da:	b2db      	uxtb	r3, r3
 80041dc:	461c      	mov	r4, r3
 80041de:	79fa      	ldrb	r2, [r7, #7]
 80041e0:	4b11      	ldr	r3, [pc, #68]	; (8004228 <displayBattery+0x6c>)
 80041e2:	fba3 1302 	umull	r1, r3, r3, r2
 80041e6:	08d9      	lsrs	r1, r3, #3
 80041e8:	460b      	mov	r3, r1
 80041ea:	009b      	lsls	r3, r3, #2
 80041ec:	440b      	add	r3, r1
 80041ee:	005b      	lsls	r3, r3, #1
 80041f0:	1ad3      	subs	r3, r2, r3
 80041f2:	b2db      	uxtb	r3, r3
 80041f4:	f107 000c 	add.w	r0, r7, #12
 80041f8:	9300      	str	r3, [sp, #0]
 80041fa:	4623      	mov	r3, r4
 80041fc:	4a0b      	ldr	r2, [pc, #44]	; (800422c <displayBattery+0x70>)
 80041fe:	2114      	movs	r1, #20
 8004200:	f006 fe44 	bl	800ae8c <sniprintf>
	    writeMax7456Chars(buf, 7, 0, 14, 23);
 8004204:	f107 000c 	add.w	r0, r7, #12
 8004208:	2317      	movs	r3, #23
 800420a:	9300      	str	r3, [sp, #0]
 800420c:	230e      	movs	r3, #14
 800420e:	2200      	movs	r2, #0
 8004210:	2107      	movs	r1, #7
 8004212:	f7ff fd99 	bl	8003d48 <writeMax7456Chars>
	    osdVoltageLast = osdVoltage;
 8004216:	4a03      	ldr	r2, [pc, #12]	; (8004224 <displayBattery+0x68>)
 8004218:	79fb      	ldrb	r3, [r7, #7]
 800421a:	7013      	strb	r3, [r2, #0]
    }
}
 800421c:	bf00      	nop
 800421e:	3724      	adds	r7, #36	; 0x24
 8004220:	46bd      	mov	sp, r7
 8004222:	bd90      	pop	{r4, r7, pc}
 8004224:	200001de 	.word	0x200001de
 8004228:	cccccccd 	.word	0xcccccccd
 800422c:	0800be30 	.word	0x0800be30

08004230 <displayMotorArmedTime>:
uint32_t previousTime = 0;
uint16_t previousArmedTimeSeconds = 500;
uint32_t armedTime = 0;

void displayMotorArmedTime(uint32_t currentOSDTime)
{
 8004230:	b590      	push	{r4, r7, lr}
 8004232:	b087      	sub	sp, #28
 8004234:	af02      	add	r7, sp, #8
 8004236:	6078      	str	r0, [r7, #4]

	if (previousTime != currentOSDTime)
 8004238:	4b16      	ldr	r3, [pc, #88]	; (8004294 <displayMotorArmedTime+0x64>)
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	687a      	ldr	r2, [r7, #4]
 800423e:	429a      	cmp	r2, r3
 8004240:	d023      	beq.n	800428a <displayMotorArmedTime+0x5a>
	{
		previousArmedTimeSeconds = currentOSDTime;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	b29a      	uxth	r2, r3
 8004246:	4b14      	ldr	r3, [pc, #80]	; (8004298 <displayMotorArmedTime+0x68>)
 8004248:	801a      	strh	r2, [r3, #0]
		char buf[7];
		snprintf(buf, 7, "\025%02u:%02u", currentOSDTime / 60, currentOSDTime % 60);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	4a13      	ldr	r2, [pc, #76]	; (800429c <displayMotorArmedTime+0x6c>)
 800424e:	fba2 2303 	umull	r2, r3, r2, r3
 8004252:	095c      	lsrs	r4, r3, #5
 8004254:	6879      	ldr	r1, [r7, #4]
 8004256:	4b11      	ldr	r3, [pc, #68]	; (800429c <displayMotorArmedTime+0x6c>)
 8004258:	fba3 2301 	umull	r2, r3, r3, r1
 800425c:	095a      	lsrs	r2, r3, #5
 800425e:	4613      	mov	r3, r2
 8004260:	011b      	lsls	r3, r3, #4
 8004262:	1a9b      	subs	r3, r3, r2
 8004264:	009b      	lsls	r3, r3, #2
 8004266:	1aca      	subs	r2, r1, r3
 8004268:	f107 0008 	add.w	r0, r7, #8
 800426c:	9200      	str	r2, [sp, #0]
 800426e:	4623      	mov	r3, r4
 8004270:	4a0b      	ldr	r2, [pc, #44]	; (80042a0 <displayMotorArmedTime+0x70>)
 8004272:	2107      	movs	r1, #7
 8004274:	f006 fe0a 	bl	800ae8c <sniprintf>
		writeMax7456Chars(buf, 6, 0, 13, 23);
 8004278:	f107 0008 	add.w	r0, r7, #8
 800427c:	2317      	movs	r3, #23
 800427e:	9300      	str	r3, [sp, #0]
 8004280:	230d      	movs	r3, #13
 8004282:	2200      	movs	r2, #0
 8004284:	2106      	movs	r1, #6
 8004286:	f7ff fd5f 	bl	8003d48 <writeMax7456Chars>
	}

}
 800428a:	bf00      	nop
 800428c:	3714      	adds	r7, #20
 800428e:	46bd      	mov	sp, r7
 8004290:	bd90      	pop	{r4, r7, pc}
 8004292:	bf00      	nop
 8004294:	200001ec 	.word	0x200001ec
 8004298:	20000086 	.word	0x20000086
 800429c:	88888889 	.word	0x88888889
 80042a0:	0800be3c 	.word	0x0800be3c

080042a4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b082      	sub	sp, #8
 80042a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042aa:	4b0f      	ldr	r3, [pc, #60]	; (80042e8 <HAL_MspInit+0x44>)
 80042ac:	699b      	ldr	r3, [r3, #24]
 80042ae:	4a0e      	ldr	r2, [pc, #56]	; (80042e8 <HAL_MspInit+0x44>)
 80042b0:	f043 0301 	orr.w	r3, r3, #1
 80042b4:	6193      	str	r3, [r2, #24]
 80042b6:	4b0c      	ldr	r3, [pc, #48]	; (80042e8 <HAL_MspInit+0x44>)
 80042b8:	699b      	ldr	r3, [r3, #24]
 80042ba:	f003 0301 	and.w	r3, r3, #1
 80042be:	607b      	str	r3, [r7, #4]
 80042c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80042c2:	4b09      	ldr	r3, [pc, #36]	; (80042e8 <HAL_MspInit+0x44>)
 80042c4:	69db      	ldr	r3, [r3, #28]
 80042c6:	4a08      	ldr	r2, [pc, #32]	; (80042e8 <HAL_MspInit+0x44>)
 80042c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042cc:	61d3      	str	r3, [r2, #28]
 80042ce:	4b06      	ldr	r3, [pc, #24]	; (80042e8 <HAL_MspInit+0x44>)
 80042d0:	69db      	ldr	r3, [r3, #28]
 80042d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042d6:	603b      	str	r3, [r7, #0]
 80042d8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80042da:	2007      	movs	r0, #7
 80042dc:	f001 fe1e 	bl	8005f1c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80042e0:	bf00      	nop
 80042e2:	3708      	adds	r7, #8
 80042e4:	46bd      	mov	sp, r7
 80042e6:	bd80      	pop	{r7, pc}
 80042e8:	40021000 	.word	0x40021000

080042ec <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b08a      	sub	sp, #40	; 0x28
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042f4:	f107 0314 	add.w	r3, r7, #20
 80042f8:	2200      	movs	r2, #0
 80042fa:	601a      	str	r2, [r3, #0]
 80042fc:	605a      	str	r2, [r3, #4]
 80042fe:	609a      	str	r2, [r3, #8]
 8004300:	60da      	str	r2, [r3, #12]
 8004302:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC3)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4a15      	ldr	r2, [pc, #84]	; (8004360 <HAL_ADC_MspInit+0x74>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d124      	bne.n	8004358 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC3_MspInit 0 */

  /* USER CODE END ADC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC34_CLK_ENABLE();
 800430e:	4b15      	ldr	r3, [pc, #84]	; (8004364 <HAL_ADC_MspInit+0x78>)
 8004310:	695b      	ldr	r3, [r3, #20]
 8004312:	4a14      	ldr	r2, [pc, #80]	; (8004364 <HAL_ADC_MspInit+0x78>)
 8004314:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004318:	6153      	str	r3, [r2, #20]
 800431a:	4b12      	ldr	r3, [pc, #72]	; (8004364 <HAL_ADC_MspInit+0x78>)
 800431c:	695b      	ldr	r3, [r3, #20]
 800431e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004322:	613b      	str	r3, [r7, #16]
 8004324:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004326:	4b0f      	ldr	r3, [pc, #60]	; (8004364 <HAL_ADC_MspInit+0x78>)
 8004328:	695b      	ldr	r3, [r3, #20]
 800432a:	4a0e      	ldr	r2, [pc, #56]	; (8004364 <HAL_ADC_MspInit+0x78>)
 800432c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004330:	6153      	str	r3, [r2, #20]
 8004332:	4b0c      	ldr	r3, [pc, #48]	; (8004364 <HAL_ADC_MspInit+0x78>)
 8004334:	695b      	ldr	r3, [r3, #20]
 8004336:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800433a:	60fb      	str	r3, [r7, #12]
 800433c:	68fb      	ldr	r3, [r7, #12]
    /**ADC3 GPIO Configuration
    PD11     ------> ADC3_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800433e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004342:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004344:	2303      	movs	r3, #3
 8004346:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004348:	2300      	movs	r3, #0
 800434a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800434c:	f107 0314 	add.w	r3, r7, #20
 8004350:	4619      	mov	r1, r3
 8004352:	4805      	ldr	r0, [pc, #20]	; (8004368 <HAL_ADC_MspInit+0x7c>)
 8004354:	f001 fe16 	bl	8005f84 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8004358:	bf00      	nop
 800435a:	3728      	adds	r7, #40	; 0x28
 800435c:	46bd      	mov	sp, r7
 800435e:	bd80      	pop	{r7, pc}
 8004360:	50000400 	.word	0x50000400
 8004364:	40021000 	.word	0x40021000
 8004368:	48000c00 	.word	0x48000c00

0800436c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b08c      	sub	sp, #48	; 0x30
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004374:	f107 031c 	add.w	r3, r7, #28
 8004378:	2200      	movs	r2, #0
 800437a:	601a      	str	r2, [r3, #0]
 800437c:	605a      	str	r2, [r3, #4]
 800437e:	609a      	str	r2, [r3, #8]
 8004380:	60da      	str	r2, [r3, #12]
 8004382:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a2f      	ldr	r2, [pc, #188]	; (8004448 <HAL_I2C_MspInit+0xdc>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d128      	bne.n	80043e0 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800438e:	4b2f      	ldr	r3, [pc, #188]	; (800444c <HAL_I2C_MspInit+0xe0>)
 8004390:	695b      	ldr	r3, [r3, #20]
 8004392:	4a2e      	ldr	r2, [pc, #184]	; (800444c <HAL_I2C_MspInit+0xe0>)
 8004394:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004398:	6153      	str	r3, [r2, #20]
 800439a:	4b2c      	ldr	r3, [pc, #176]	; (800444c <HAL_I2C_MspInit+0xe0>)
 800439c:	695b      	ldr	r3, [r3, #20]
 800439e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80043a2:	61bb      	str	r3, [r7, #24]
 80043a4:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 80043a6:	23c0      	movs	r3, #192	; 0xc0
 80043a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80043aa:	2312      	movs	r3, #18
 80043ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80043ae:	2301      	movs	r3, #1
 80043b0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80043b2:	2303      	movs	r3, #3
 80043b4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80043b6:	2304      	movs	r3, #4
 80043b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80043ba:	f107 031c 	add.w	r3, r7, #28
 80043be:	4619      	mov	r1, r3
 80043c0:	4823      	ldr	r0, [pc, #140]	; (8004450 <HAL_I2C_MspInit+0xe4>)
 80043c2:	f001 fddf 	bl	8005f84 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80043c6:	4b21      	ldr	r3, [pc, #132]	; (800444c <HAL_I2C_MspInit+0xe0>)
 80043c8:	69db      	ldr	r3, [r3, #28]
 80043ca:	4a20      	ldr	r2, [pc, #128]	; (800444c <HAL_I2C_MspInit+0xe0>)
 80043cc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80043d0:	61d3      	str	r3, [r2, #28]
 80043d2:	4b1e      	ldr	r3, [pc, #120]	; (800444c <HAL_I2C_MspInit+0xe0>)
 80043d4:	69db      	ldr	r3, [r3, #28]
 80043d6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80043da:	617b      	str	r3, [r7, #20]
 80043dc:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80043de:	e02e      	b.n	800443e <HAL_I2C_MspInit+0xd2>
  else if(hi2c->Instance==I2C2)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	4a1b      	ldr	r2, [pc, #108]	; (8004454 <HAL_I2C_MspInit+0xe8>)
 80043e6:	4293      	cmp	r3, r2
 80043e8:	d129      	bne.n	800443e <HAL_I2C_MspInit+0xd2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80043ea:	4b18      	ldr	r3, [pc, #96]	; (800444c <HAL_I2C_MspInit+0xe0>)
 80043ec:	695b      	ldr	r3, [r3, #20]
 80043ee:	4a17      	ldr	r2, [pc, #92]	; (800444c <HAL_I2C_MspInit+0xe0>)
 80043f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80043f4:	6153      	str	r3, [r2, #20]
 80043f6:	4b15      	ldr	r3, [pc, #84]	; (800444c <HAL_I2C_MspInit+0xe0>)
 80043f8:	695b      	ldr	r3, [r3, #20]
 80043fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043fe:	613b      	str	r3, [r7, #16]
 8004400:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004402:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8004406:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004408:	2312      	movs	r3, #18
 800440a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800440c:	2301      	movs	r3, #1
 800440e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004410:	2303      	movs	r3, #3
 8004412:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8004414:	2304      	movs	r3, #4
 8004416:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004418:	f107 031c 	add.w	r3, r7, #28
 800441c:	4619      	mov	r1, r3
 800441e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004422:	f001 fdaf 	bl	8005f84 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8004426:	4b09      	ldr	r3, [pc, #36]	; (800444c <HAL_I2C_MspInit+0xe0>)
 8004428:	69db      	ldr	r3, [r3, #28]
 800442a:	4a08      	ldr	r2, [pc, #32]	; (800444c <HAL_I2C_MspInit+0xe0>)
 800442c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004430:	61d3      	str	r3, [r2, #28]
 8004432:	4b06      	ldr	r3, [pc, #24]	; (800444c <HAL_I2C_MspInit+0xe0>)
 8004434:	69db      	ldr	r3, [r3, #28]
 8004436:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800443a:	60fb      	str	r3, [r7, #12]
 800443c:	68fb      	ldr	r3, [r7, #12]
}
 800443e:	bf00      	nop
 8004440:	3730      	adds	r7, #48	; 0x30
 8004442:	46bd      	mov	sp, r7
 8004444:	bd80      	pop	{r7, pc}
 8004446:	bf00      	nop
 8004448:	40005400 	.word	0x40005400
 800444c:	40021000 	.word	0x40021000
 8004450:	48000400 	.word	0x48000400
 8004454:	40005800 	.word	0x40005800

08004458 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b08c      	sub	sp, #48	; 0x30
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004460:	f107 031c 	add.w	r3, r7, #28
 8004464:	2200      	movs	r2, #0
 8004466:	601a      	str	r2, [r3, #0]
 8004468:	605a      	str	r2, [r3, #4]
 800446a:	609a      	str	r2, [r3, #8]
 800446c:	60da      	str	r2, [r3, #12]
 800446e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4a3d      	ldr	r2, [pc, #244]	; (800456c <HAL_SPI_MspInit+0x114>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d12a      	bne.n	80044d0 <HAL_SPI_MspInit+0x78>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800447a:	4b3d      	ldr	r3, [pc, #244]	; (8004570 <HAL_SPI_MspInit+0x118>)
 800447c:	699b      	ldr	r3, [r3, #24]
 800447e:	4a3c      	ldr	r2, [pc, #240]	; (8004570 <HAL_SPI_MspInit+0x118>)
 8004480:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004484:	6193      	str	r3, [r2, #24]
 8004486:	4b3a      	ldr	r3, [pc, #232]	; (8004570 <HAL_SPI_MspInit+0x118>)
 8004488:	699b      	ldr	r3, [r3, #24]
 800448a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800448e:	61bb      	str	r3, [r7, #24]
 8004490:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004492:	4b37      	ldr	r3, [pc, #220]	; (8004570 <HAL_SPI_MspInit+0x118>)
 8004494:	695b      	ldr	r3, [r3, #20]
 8004496:	4a36      	ldr	r2, [pc, #216]	; (8004570 <HAL_SPI_MspInit+0x118>)
 8004498:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800449c:	6153      	str	r3, [r2, #20]
 800449e:	4b34      	ldr	r3, [pc, #208]	; (8004570 <HAL_SPI_MspInit+0x118>)
 80044a0:	695b      	ldr	r3, [r3, #20]
 80044a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044a6:	617b      	str	r3, [r7, #20]
 80044a8:	697b      	ldr	r3, [r7, #20]
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PA15     ------> SPI1_NSS
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin|GPIO_PIN_15;
 80044aa:	f248 03e0 	movw	r3, #32992	; 0x80e0
 80044ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044b0:	2302      	movs	r3, #2
 80044b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044b4:	2300      	movs	r3, #0
 80044b6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80044b8:	2303      	movs	r3, #3
 80044ba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80044bc:	2305      	movs	r3, #5
 80044be:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80044c0:	f107 031c 	add.w	r3, r7, #28
 80044c4:	4619      	mov	r1, r3
 80044c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80044ca:	f001 fd5b 	bl	8005f84 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80044ce:	e049      	b.n	8004564 <HAL_SPI_MspInit+0x10c>
  else if(hspi->Instance==SPI3)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	4a27      	ldr	r2, [pc, #156]	; (8004574 <HAL_SPI_MspInit+0x11c>)
 80044d6:	4293      	cmp	r3, r2
 80044d8:	d144      	bne.n	8004564 <HAL_SPI_MspInit+0x10c>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80044da:	4b25      	ldr	r3, [pc, #148]	; (8004570 <HAL_SPI_MspInit+0x118>)
 80044dc:	69db      	ldr	r3, [r3, #28]
 80044de:	4a24      	ldr	r2, [pc, #144]	; (8004570 <HAL_SPI_MspInit+0x118>)
 80044e0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80044e4:	61d3      	str	r3, [r2, #28]
 80044e6:	4b22      	ldr	r3, [pc, #136]	; (8004570 <HAL_SPI_MspInit+0x118>)
 80044e8:	69db      	ldr	r3, [r3, #28]
 80044ea:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80044ee:	613b      	str	r3, [r7, #16]
 80044f0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80044f2:	4b1f      	ldr	r3, [pc, #124]	; (8004570 <HAL_SPI_MspInit+0x118>)
 80044f4:	695b      	ldr	r3, [r3, #20]
 80044f6:	4a1e      	ldr	r2, [pc, #120]	; (8004570 <HAL_SPI_MspInit+0x118>)
 80044f8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80044fc:	6153      	str	r3, [r2, #20]
 80044fe:	4b1c      	ldr	r3, [pc, #112]	; (8004570 <HAL_SPI_MspInit+0x118>)
 8004500:	695b      	ldr	r3, [r3, #20]
 8004502:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004506:	60fb      	str	r3, [r7, #12]
 8004508:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800450a:	4b19      	ldr	r3, [pc, #100]	; (8004570 <HAL_SPI_MspInit+0x118>)
 800450c:	695b      	ldr	r3, [r3, #20]
 800450e:	4a18      	ldr	r2, [pc, #96]	; (8004570 <HAL_SPI_MspInit+0x118>)
 8004510:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004514:	6153      	str	r3, [r2, #20]
 8004516:	4b16      	ldr	r3, [pc, #88]	; (8004570 <HAL_SPI_MspInit+0x118>)
 8004518:	695b      	ldr	r3, [r3, #20]
 800451a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800451e:	60bb      	str	r3, [r7, #8]
 8004520:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8004522:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004526:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004528:	2302      	movs	r3, #2
 800452a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800452c:	2300      	movs	r3, #0
 800452e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004530:	2303      	movs	r3, #3
 8004532:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8004534:	2306      	movs	r3, #6
 8004536:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004538:	f107 031c 	add.w	r3, r7, #28
 800453c:	4619      	mov	r1, r3
 800453e:	480e      	ldr	r0, [pc, #56]	; (8004578 <HAL_SPI_MspInit+0x120>)
 8004540:	f001 fd20 	bl	8005f84 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004544:	2320      	movs	r3, #32
 8004546:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004548:	2302      	movs	r3, #2
 800454a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800454c:	2300      	movs	r3, #0
 800454e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004550:	2303      	movs	r3, #3
 8004552:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8004554:	2306      	movs	r3, #6
 8004556:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004558:	f107 031c 	add.w	r3, r7, #28
 800455c:	4619      	mov	r1, r3
 800455e:	4807      	ldr	r0, [pc, #28]	; (800457c <HAL_SPI_MspInit+0x124>)
 8004560:	f001 fd10 	bl	8005f84 <HAL_GPIO_Init>
}
 8004564:	bf00      	nop
 8004566:	3730      	adds	r7, #48	; 0x30
 8004568:	46bd      	mov	sp, r7
 800456a:	bd80      	pop	{r7, pc}
 800456c:	40013000 	.word	0x40013000
 8004570:	40021000 	.word	0x40021000
 8004574:	40003c00 	.word	0x40003c00
 8004578:	48000800 	.word	0x48000800
 800457c:	48000400 	.word	0x48000400

08004580 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8004580:	b480      	push	{r7}
 8004582:	b087      	sub	sp, #28
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004590:	d10c      	bne.n	80045ac <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004592:	4b24      	ldr	r3, [pc, #144]	; (8004624 <HAL_TIM_PWM_MspInit+0xa4>)
 8004594:	69db      	ldr	r3, [r3, #28]
 8004596:	4a23      	ldr	r2, [pc, #140]	; (8004624 <HAL_TIM_PWM_MspInit+0xa4>)
 8004598:	f043 0301 	orr.w	r3, r3, #1
 800459c:	61d3      	str	r3, [r2, #28]
 800459e:	4b21      	ldr	r3, [pc, #132]	; (8004624 <HAL_TIM_PWM_MspInit+0xa4>)
 80045a0:	69db      	ldr	r3, [r3, #28]
 80045a2:	f003 0301 	and.w	r3, r3, #1
 80045a6:	617b      	str	r3, [r7, #20]
 80045a8:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 80045aa:	e034      	b.n	8004616 <HAL_TIM_PWM_MspInit+0x96>
  else if(htim_pwm->Instance==TIM3)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4a1d      	ldr	r2, [pc, #116]	; (8004628 <HAL_TIM_PWM_MspInit+0xa8>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d10c      	bne.n	80045d0 <HAL_TIM_PWM_MspInit+0x50>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80045b6:	4b1b      	ldr	r3, [pc, #108]	; (8004624 <HAL_TIM_PWM_MspInit+0xa4>)
 80045b8:	69db      	ldr	r3, [r3, #28]
 80045ba:	4a1a      	ldr	r2, [pc, #104]	; (8004624 <HAL_TIM_PWM_MspInit+0xa4>)
 80045bc:	f043 0302 	orr.w	r3, r3, #2
 80045c0:	61d3      	str	r3, [r2, #28]
 80045c2:	4b18      	ldr	r3, [pc, #96]	; (8004624 <HAL_TIM_PWM_MspInit+0xa4>)
 80045c4:	69db      	ldr	r3, [r3, #28]
 80045c6:	f003 0302 	and.w	r3, r3, #2
 80045ca:	613b      	str	r3, [r7, #16]
 80045cc:	693b      	ldr	r3, [r7, #16]
}
 80045ce:	e022      	b.n	8004616 <HAL_TIM_PWM_MspInit+0x96>
  else if(htim_pwm->Instance==TIM4)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4a15      	ldr	r2, [pc, #84]	; (800462c <HAL_TIM_PWM_MspInit+0xac>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d10c      	bne.n	80045f4 <HAL_TIM_PWM_MspInit+0x74>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80045da:	4b12      	ldr	r3, [pc, #72]	; (8004624 <HAL_TIM_PWM_MspInit+0xa4>)
 80045dc:	69db      	ldr	r3, [r3, #28]
 80045de:	4a11      	ldr	r2, [pc, #68]	; (8004624 <HAL_TIM_PWM_MspInit+0xa4>)
 80045e0:	f043 0304 	orr.w	r3, r3, #4
 80045e4:	61d3      	str	r3, [r2, #28]
 80045e6:	4b0f      	ldr	r3, [pc, #60]	; (8004624 <HAL_TIM_PWM_MspInit+0xa4>)
 80045e8:	69db      	ldr	r3, [r3, #28]
 80045ea:	f003 0304 	and.w	r3, r3, #4
 80045ee:	60fb      	str	r3, [r7, #12]
 80045f0:	68fb      	ldr	r3, [r7, #12]
}
 80045f2:	e010      	b.n	8004616 <HAL_TIM_PWM_MspInit+0x96>
  else if(htim_pwm->Instance==TIM8)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	4a0d      	ldr	r2, [pc, #52]	; (8004630 <HAL_TIM_PWM_MspInit+0xb0>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d10b      	bne.n	8004616 <HAL_TIM_PWM_MspInit+0x96>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80045fe:	4b09      	ldr	r3, [pc, #36]	; (8004624 <HAL_TIM_PWM_MspInit+0xa4>)
 8004600:	699b      	ldr	r3, [r3, #24]
 8004602:	4a08      	ldr	r2, [pc, #32]	; (8004624 <HAL_TIM_PWM_MspInit+0xa4>)
 8004604:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004608:	6193      	str	r3, [r2, #24]
 800460a:	4b06      	ldr	r3, [pc, #24]	; (8004624 <HAL_TIM_PWM_MspInit+0xa4>)
 800460c:	699b      	ldr	r3, [r3, #24]
 800460e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004612:	60bb      	str	r3, [r7, #8]
 8004614:	68bb      	ldr	r3, [r7, #8]
}
 8004616:	bf00      	nop
 8004618:	371c      	adds	r7, #28
 800461a:	46bd      	mov	sp, r7
 800461c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004620:	4770      	bx	lr
 8004622:	bf00      	nop
 8004624:	40021000 	.word	0x40021000
 8004628:	40000400 	.word	0x40000400
 800462c:	40000800 	.word	0x40000800
 8004630:	40013400 	.word	0x40013400

08004634 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b08e      	sub	sp, #56	; 0x38
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800463c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004640:	2200      	movs	r2, #0
 8004642:	601a      	str	r2, [r3, #0]
 8004644:	605a      	str	r2, [r3, #4]
 8004646:	609a      	str	r2, [r3, #8]
 8004648:	60da      	str	r2, [r3, #12]
 800464a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004654:	d139      	bne.n	80046ca <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004656:	4b6e      	ldr	r3, [pc, #440]	; (8004810 <HAL_TIM_MspPostInit+0x1dc>)
 8004658:	695b      	ldr	r3, [r3, #20]
 800465a:	4a6d      	ldr	r2, [pc, #436]	; (8004810 <HAL_TIM_MspPostInit+0x1dc>)
 800465c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004660:	6153      	str	r3, [r2, #20]
 8004662:	4b6b      	ldr	r3, [pc, #428]	; (8004810 <HAL_TIM_MspPostInit+0x1dc>)
 8004664:	695b      	ldr	r3, [r3, #20]
 8004666:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800466a:	623b      	str	r3, [r7, #32]
 800466c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800466e:	4b68      	ldr	r3, [pc, #416]	; (8004810 <HAL_TIM_MspPostInit+0x1dc>)
 8004670:	695b      	ldr	r3, [r3, #20]
 8004672:	4a67      	ldr	r2, [pc, #412]	; (8004810 <HAL_TIM_MspPostInit+0x1dc>)
 8004674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004678:	6153      	str	r3, [r2, #20]
 800467a:	4b65      	ldr	r3, [pc, #404]	; (8004810 <HAL_TIM_MspPostInit+0x1dc>)
 800467c:	695b      	ldr	r3, [r3, #20]
 800467e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004682:	61fb      	str	r3, [r7, #28]
 8004684:	69fb      	ldr	r3, [r7, #28]
    PA1     ------> TIM2_CH2
    PD3     ------> TIM2_CH1
    PD6     ------> TIM2_CH4
    PD7     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = VMA_2_Pin;
 8004686:	2302      	movs	r3, #2
 8004688:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800468a:	2302      	movs	r3, #2
 800468c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800468e:	2300      	movs	r3, #0
 8004690:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004692:	2300      	movs	r3, #0
 8004694:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004696:	2301      	movs	r3, #1
 8004698:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(VMA_2_GPIO_Port, &GPIO_InitStruct);
 800469a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800469e:	4619      	mov	r1, r3
 80046a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80046a4:	f001 fc6e 	bl	8005f84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VMA_1_Pin|VMA_4_Pin|VMA_3_Pin;
 80046a8:	23c8      	movs	r3, #200	; 0xc8
 80046aa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046ac:	2302      	movs	r3, #2
 80046ae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046b0:	2300      	movs	r3, #0
 80046b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046b4:	2300      	movs	r3, #0
 80046b6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 80046b8:	2302      	movs	r3, #2
 80046ba:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80046bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80046c0:	4619      	mov	r1, r3
 80046c2:	4854      	ldr	r0, [pc, #336]	; (8004814 <HAL_TIM_MspPostInit+0x1e0>)
 80046c4:	f001 fc5e 	bl	8005f84 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 80046c8:	e09e      	b.n	8004808 <HAL_TIM_MspPostInit+0x1d4>
  else if(htim->Instance==TIM3)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	4a52      	ldr	r2, [pc, #328]	; (8004818 <HAL_TIM_MspPostInit+0x1e4>)
 80046d0:	4293      	cmp	r3, r2
 80046d2:	d138      	bne.n	8004746 <HAL_TIM_MspPostInit+0x112>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80046d4:	4b4e      	ldr	r3, [pc, #312]	; (8004810 <HAL_TIM_MspPostInit+0x1dc>)
 80046d6:	695b      	ldr	r3, [r3, #20]
 80046d8:	4a4d      	ldr	r2, [pc, #308]	; (8004810 <HAL_TIM_MspPostInit+0x1dc>)
 80046da:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80046de:	6153      	str	r3, [r2, #20]
 80046e0:	4b4b      	ldr	r3, [pc, #300]	; (8004810 <HAL_TIM_MspPostInit+0x1dc>)
 80046e2:	695b      	ldr	r3, [r3, #20]
 80046e4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80046e8:	61bb      	str	r3, [r7, #24]
 80046ea:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80046ec:	4b48      	ldr	r3, [pc, #288]	; (8004810 <HAL_TIM_MspPostInit+0x1dc>)
 80046ee:	695b      	ldr	r3, [r3, #20]
 80046f0:	4a47      	ldr	r2, [pc, #284]	; (8004810 <HAL_TIM_MspPostInit+0x1dc>)
 80046f2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80046f6:	6153      	str	r3, [r2, #20]
 80046f8:	4b45      	ldr	r3, [pc, #276]	; (8004810 <HAL_TIM_MspPostInit+0x1dc>)
 80046fa:	695b      	ldr	r3, [r3, #20]
 80046fc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004700:	617b      	str	r3, [r7, #20]
 8004702:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = VMA_7_Pin|VMA_8_Pin|VMA_5_Pin;
 8004704:	2313      	movs	r3, #19
 8004706:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004708:	2302      	movs	r3, #2
 800470a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800470c:	2300      	movs	r3, #0
 800470e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004710:	2300      	movs	r3, #0
 8004712:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004714:	2302      	movs	r3, #2
 8004716:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004718:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800471c:	4619      	mov	r1, r3
 800471e:	483f      	ldr	r0, [pc, #252]	; (800481c <HAL_TIM_MspPostInit+0x1e8>)
 8004720:	f001 fc30 	bl	8005f84 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VMA_6_Pin;
 8004724:	2380      	movs	r3, #128	; 0x80
 8004726:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004728:	2302      	movs	r3, #2
 800472a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800472c:	2300      	movs	r3, #0
 800472e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004730:	2300      	movs	r3, #0
 8004732:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004734:	2302      	movs	r3, #2
 8004736:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(VMA_6_GPIO_Port, &GPIO_InitStruct);
 8004738:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800473c:	4619      	mov	r1, r3
 800473e:	4838      	ldr	r0, [pc, #224]	; (8004820 <HAL_TIM_MspPostInit+0x1ec>)
 8004740:	f001 fc20 	bl	8005f84 <HAL_GPIO_Init>
}
 8004744:	e060      	b.n	8004808 <HAL_TIM_MspPostInit+0x1d4>
  else if(htim->Instance==TIM4)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4a36      	ldr	r2, [pc, #216]	; (8004824 <HAL_TIM_MspPostInit+0x1f0>)
 800474c:	4293      	cmp	r3, r2
 800474e:	d11d      	bne.n	800478c <HAL_TIM_MspPostInit+0x158>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004750:	4b2f      	ldr	r3, [pc, #188]	; (8004810 <HAL_TIM_MspPostInit+0x1dc>)
 8004752:	695b      	ldr	r3, [r3, #20]
 8004754:	4a2e      	ldr	r2, [pc, #184]	; (8004810 <HAL_TIM_MspPostInit+0x1dc>)
 8004756:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800475a:	6153      	str	r3, [r2, #20]
 800475c:	4b2c      	ldr	r3, [pc, #176]	; (8004810 <HAL_TIM_MspPostInit+0x1dc>)
 800475e:	695b      	ldr	r3, [r3, #20]
 8004760:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004764:	613b      	str	r3, [r7, #16]
 8004766:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = LED_PWM_Pin|MAN_PWM_1_Pin|MAN_PWM_2_Pin;
 8004768:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 800476c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800476e:	2302      	movs	r3, #2
 8004770:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004772:	2300      	movs	r3, #0
 8004774:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004776:	2300      	movs	r3, #0
 8004778:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800477a:	2302      	movs	r3, #2
 800477c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800477e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004782:	4619      	mov	r1, r3
 8004784:	4823      	ldr	r0, [pc, #140]	; (8004814 <HAL_TIM_MspPostInit+0x1e0>)
 8004786:	f001 fbfd 	bl	8005f84 <HAL_GPIO_Init>
}
 800478a:	e03d      	b.n	8004808 <HAL_TIM_MspPostInit+0x1d4>
  else if(htim->Instance==TIM8)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	4a25      	ldr	r2, [pc, #148]	; (8004828 <HAL_TIM_MspPostInit+0x1f4>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d138      	bne.n	8004808 <HAL_TIM_MspPostInit+0x1d4>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004796:	4b1e      	ldr	r3, [pc, #120]	; (8004810 <HAL_TIM_MspPostInit+0x1dc>)
 8004798:	695b      	ldr	r3, [r3, #20]
 800479a:	4a1d      	ldr	r2, [pc, #116]	; (8004810 <HAL_TIM_MspPostInit+0x1dc>)
 800479c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80047a0:	6153      	str	r3, [r2, #20]
 80047a2:	4b1b      	ldr	r3, [pc, #108]	; (8004810 <HAL_TIM_MspPostInit+0x1dc>)
 80047a4:	695b      	ldr	r3, [r3, #20]
 80047a6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80047aa:	60fb      	str	r3, [r7, #12]
 80047ac:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80047ae:	4b18      	ldr	r3, [pc, #96]	; (8004810 <HAL_TIM_MspPostInit+0x1dc>)
 80047b0:	695b      	ldr	r3, [r3, #20]
 80047b2:	4a17      	ldr	r2, [pc, #92]	; (8004810 <HAL_TIM_MspPostInit+0x1dc>)
 80047b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80047b8:	6153      	str	r3, [r2, #20]
 80047ba:	4b15      	ldr	r3, [pc, #84]	; (8004810 <HAL_TIM_MspPostInit+0x1dc>)
 80047bc:	695b      	ldr	r3, [r3, #20]
 80047be:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80047c2:	60bb      	str	r3, [r7, #8]
 80047c4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = SERVO_PWM_TILT_Pin;
 80047c6:	2340      	movs	r3, #64	; 0x40
 80047c8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047ca:	2302      	movs	r3, #2
 80047cc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047ce:	2300      	movs	r3, #0
 80047d0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047d2:	2300      	movs	r3, #0
 80047d4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 80047d6:	2304      	movs	r3, #4
 80047d8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(SERVO_PWM_TILT_GPIO_Port, &GPIO_InitStruct);
 80047da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80047de:	4619      	mov	r1, r3
 80047e0:	480f      	ldr	r0, [pc, #60]	; (8004820 <HAL_TIM_MspPostInit+0x1ec>)
 80047e2:	f001 fbcf 	bl	8005f84 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SERVO_PWM_MAN_Pin;
 80047e6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80047ea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047ec:	2302      	movs	r3, #2
 80047ee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047f0:	2300      	movs	r3, #0
 80047f2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047f4:	2300      	movs	r3, #0
 80047f6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM8;
 80047f8:	230a      	movs	r3, #10
 80047fa:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(SERVO_PWM_MAN_GPIO_Port, &GPIO_InitStruct);
 80047fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004800:	4619      	mov	r1, r3
 8004802:	4806      	ldr	r0, [pc, #24]	; (800481c <HAL_TIM_MspPostInit+0x1e8>)
 8004804:	f001 fbbe 	bl	8005f84 <HAL_GPIO_Init>
}
 8004808:	bf00      	nop
 800480a:	3738      	adds	r7, #56	; 0x38
 800480c:	46bd      	mov	sp, r7
 800480e:	bd80      	pop	{r7, pc}
 8004810:	40021000 	.word	0x40021000
 8004814:	48000c00 	.word	0x48000c00
 8004818:	40000400 	.word	0x40000400
 800481c:	48000400 	.word	0x48000400
 8004820:	48000800 	.word	0x48000800
 8004824:	40000800 	.word	0x40000800
 8004828:	40013400 	.word	0x40013400

0800482c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800482c:	b580      	push	{r7, lr}
 800482e:	b092      	sub	sp, #72	; 0x48
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004834:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8004838:	2200      	movs	r2, #0
 800483a:	601a      	str	r2, [r3, #0]
 800483c:	605a      	str	r2, [r3, #4]
 800483e:	609a      	str	r2, [r3, #8]
 8004840:	60da      	str	r2, [r3, #12]
 8004842:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	4a79      	ldr	r2, [pc, #484]	; (8004a30 <HAL_UART_MspInit+0x204>)
 800484a:	4293      	cmp	r3, r2
 800484c:	d145      	bne.n	80048da <HAL_UART_MspInit+0xae>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 800484e:	4b79      	ldr	r3, [pc, #484]	; (8004a34 <HAL_UART_MspInit+0x208>)
 8004850:	69db      	ldr	r3, [r3, #28]
 8004852:	4a78      	ldr	r2, [pc, #480]	; (8004a34 <HAL_UART_MspInit+0x208>)
 8004854:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004858:	61d3      	str	r3, [r2, #28]
 800485a:	4b76      	ldr	r3, [pc, #472]	; (8004a34 <HAL_UART_MspInit+0x208>)
 800485c:	69db      	ldr	r3, [r3, #28]
 800485e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004862:	633b      	str	r3, [r7, #48]	; 0x30
 8004864:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004866:	4b73      	ldr	r3, [pc, #460]	; (8004a34 <HAL_UART_MspInit+0x208>)
 8004868:	695b      	ldr	r3, [r3, #20]
 800486a:	4a72      	ldr	r2, [pc, #456]	; (8004a34 <HAL_UART_MspInit+0x208>)
 800486c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004870:	6153      	str	r3, [r2, #20]
 8004872:	4b70      	ldr	r3, [pc, #448]	; (8004a34 <HAL_UART_MspInit+0x208>)
 8004874:	695b      	ldr	r3, [r3, #20]
 8004876:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800487a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800487c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800487e:	4b6d      	ldr	r3, [pc, #436]	; (8004a34 <HAL_UART_MspInit+0x208>)
 8004880:	695b      	ldr	r3, [r3, #20]
 8004882:	4a6c      	ldr	r2, [pc, #432]	; (8004a34 <HAL_UART_MspInit+0x208>)
 8004884:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004888:	6153      	str	r3, [r2, #20]
 800488a:	4b6a      	ldr	r3, [pc, #424]	; (8004a34 <HAL_UART_MspInit+0x208>)
 800488c:	695b      	ldr	r3, [r3, #20]
 800488e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004892:	62bb      	str	r3, [r7, #40]	; 0x28
 8004894:	6abb      	ldr	r3, [r7, #40]	; 0x28
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = IMU_TX_Pin;
 8004896:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800489a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800489c:	2302      	movs	r3, #2
 800489e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048a0:	2300      	movs	r3, #0
 80048a2:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80048a4:	2303      	movs	r3, #3
 80048a6:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF5_UART5;
 80048a8:	2305      	movs	r3, #5
 80048aa:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(IMU_TX_GPIO_Port, &GPIO_InitStruct);
 80048ac:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80048b0:	4619      	mov	r1, r3
 80048b2:	4861      	ldr	r0, [pc, #388]	; (8004a38 <HAL_UART_MspInit+0x20c>)
 80048b4:	f001 fb66 	bl	8005f84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = IMU_RX_Pin;
 80048b8:	2304      	movs	r3, #4
 80048ba:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048bc:	2302      	movs	r3, #2
 80048be:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048c0:	2300      	movs	r3, #0
 80048c2:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80048c4:	2303      	movs	r3, #3
 80048c6:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF5_UART5;
 80048c8:	2305      	movs	r3, #5
 80048ca:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(IMU_RX_GPIO_Port, &GPIO_InitStruct);
 80048cc:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80048d0:	4619      	mov	r1, r3
 80048d2:	485a      	ldr	r0, [pc, #360]	; (8004a3c <HAL_UART_MspInit+0x210>)
 80048d4:	f001 fb56 	bl	8005f84 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80048d8:	e0a6      	b.n	8004a28 <HAL_UART_MspInit+0x1fc>
  else if(huart->Instance==USART1)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	4a58      	ldr	r2, [pc, #352]	; (8004a40 <HAL_UART_MspInit+0x214>)
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d128      	bne.n	8004936 <HAL_UART_MspInit+0x10a>
    __HAL_RCC_USART1_CLK_ENABLE();
 80048e4:	4b53      	ldr	r3, [pc, #332]	; (8004a34 <HAL_UART_MspInit+0x208>)
 80048e6:	699b      	ldr	r3, [r3, #24]
 80048e8:	4a52      	ldr	r2, [pc, #328]	; (8004a34 <HAL_UART_MspInit+0x208>)
 80048ea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80048ee:	6193      	str	r3, [r2, #24]
 80048f0:	4b50      	ldr	r3, [pc, #320]	; (8004a34 <HAL_UART_MspInit+0x208>)
 80048f2:	699b      	ldr	r3, [r3, #24]
 80048f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80048f8:	627b      	str	r3, [r7, #36]	; 0x24
 80048fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80048fc:	4b4d      	ldr	r3, [pc, #308]	; (8004a34 <HAL_UART_MspInit+0x208>)
 80048fe:	695b      	ldr	r3, [r3, #20]
 8004900:	4a4c      	ldr	r2, [pc, #304]	; (8004a34 <HAL_UART_MspInit+0x208>)
 8004902:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004906:	6153      	str	r3, [r2, #20]
 8004908:	4b4a      	ldr	r3, [pc, #296]	; (8004a34 <HAL_UART_MspInit+0x208>)
 800490a:	695b      	ldr	r3, [r3, #20]
 800490c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004910:	623b      	str	r3, [r7, #32]
 8004912:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8004914:	2330      	movs	r3, #48	; 0x30
 8004916:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004918:	2302      	movs	r3, #2
 800491a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800491c:	2300      	movs	r3, #0
 800491e:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004920:	2303      	movs	r3, #3
 8004922:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004924:	2307      	movs	r3, #7
 8004926:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004928:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800492c:	4619      	mov	r1, r3
 800492e:	4842      	ldr	r0, [pc, #264]	; (8004a38 <HAL_UART_MspInit+0x20c>)
 8004930:	f001 fb28 	bl	8005f84 <HAL_GPIO_Init>
}
 8004934:	e078      	b.n	8004a28 <HAL_UART_MspInit+0x1fc>
  else if(huart->Instance==USART2)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	4a42      	ldr	r2, [pc, #264]	; (8004a44 <HAL_UART_MspInit+0x218>)
 800493c:	4293      	cmp	r3, r2
 800493e:	d129      	bne.n	8004994 <HAL_UART_MspInit+0x168>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004940:	4b3c      	ldr	r3, [pc, #240]	; (8004a34 <HAL_UART_MspInit+0x208>)
 8004942:	69db      	ldr	r3, [r3, #28]
 8004944:	4a3b      	ldr	r2, [pc, #236]	; (8004a34 <HAL_UART_MspInit+0x208>)
 8004946:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800494a:	61d3      	str	r3, [r2, #28]
 800494c:	4b39      	ldr	r3, [pc, #228]	; (8004a34 <HAL_UART_MspInit+0x208>)
 800494e:	69db      	ldr	r3, [r3, #28]
 8004950:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004954:	61fb      	str	r3, [r7, #28]
 8004956:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004958:	4b36      	ldr	r3, [pc, #216]	; (8004a34 <HAL_UART_MspInit+0x208>)
 800495a:	695b      	ldr	r3, [r3, #20]
 800495c:	4a35      	ldr	r2, [pc, #212]	; (8004a34 <HAL_UART_MspInit+0x208>)
 800495e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004962:	6153      	str	r3, [r2, #20]
 8004964:	4b33      	ldr	r3, [pc, #204]	; (8004a34 <HAL_UART_MspInit+0x208>)
 8004966:	695b      	ldr	r3, [r3, #20]
 8004968:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800496c:	61bb      	str	r3, [r7, #24]
 800496e:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = OSD_TX_Pin|OSD_RX_Pin;
 8004970:	230c      	movs	r3, #12
 8004972:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004974:	2302      	movs	r3, #2
 8004976:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004978:	2300      	movs	r3, #0
 800497a:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800497c:	2303      	movs	r3, #3
 800497e:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004980:	2307      	movs	r3, #7
 8004982:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004984:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8004988:	4619      	mov	r1, r3
 800498a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800498e:	f001 faf9 	bl	8005f84 <HAL_GPIO_Init>
}
 8004992:	e049      	b.n	8004a28 <HAL_UART_MspInit+0x1fc>
  else if(huart->Instance==USART3)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	4a2b      	ldr	r2, [pc, #172]	; (8004a48 <HAL_UART_MspInit+0x21c>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d144      	bne.n	8004a28 <HAL_UART_MspInit+0x1fc>
    __HAL_RCC_USART3_CLK_ENABLE();
 800499e:	4b25      	ldr	r3, [pc, #148]	; (8004a34 <HAL_UART_MspInit+0x208>)
 80049a0:	69db      	ldr	r3, [r3, #28]
 80049a2:	4a24      	ldr	r2, [pc, #144]	; (8004a34 <HAL_UART_MspInit+0x208>)
 80049a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80049a8:	61d3      	str	r3, [r2, #28]
 80049aa:	4b22      	ldr	r3, [pc, #136]	; (8004a34 <HAL_UART_MspInit+0x208>)
 80049ac:	69db      	ldr	r3, [r3, #28]
 80049ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80049b2:	617b      	str	r3, [r7, #20]
 80049b4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80049b6:	4b1f      	ldr	r3, [pc, #124]	; (8004a34 <HAL_UART_MspInit+0x208>)
 80049b8:	695b      	ldr	r3, [r3, #20]
 80049ba:	4a1e      	ldr	r2, [pc, #120]	; (8004a34 <HAL_UART_MspInit+0x208>)
 80049bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80049c0:	6153      	str	r3, [r2, #20]
 80049c2:	4b1c      	ldr	r3, [pc, #112]	; (8004a34 <HAL_UART_MspInit+0x208>)
 80049c4:	695b      	ldr	r3, [r3, #20]
 80049c6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80049ca:	613b      	str	r3, [r7, #16]
 80049cc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80049ce:	4b19      	ldr	r3, [pc, #100]	; (8004a34 <HAL_UART_MspInit+0x208>)
 80049d0:	695b      	ldr	r3, [r3, #20]
 80049d2:	4a18      	ldr	r2, [pc, #96]	; (8004a34 <HAL_UART_MspInit+0x208>)
 80049d4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80049d8:	6153      	str	r3, [r2, #20]
 80049da:	4b16      	ldr	r3, [pc, #88]	; (8004a34 <HAL_UART_MspInit+0x208>)
 80049dc:	695b      	ldr	r3, [r3, #20]
 80049de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80049e2:	60fb      	str	r3, [r7, #12]
 80049e4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TX_485_Pin|RX_485_Pin;
 80049e6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80049ea:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049ec:	2302      	movs	r3, #2
 80049ee:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049f0:	2300      	movs	r3, #0
 80049f2:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80049f4:	2303      	movs	r3, #3
 80049f6:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80049f8:	2307      	movs	r3, #7
 80049fa:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80049fc:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8004a00:	4619      	mov	r1, r3
 8004a02:	4812      	ldr	r0, [pc, #72]	; (8004a4c <HAL_UART_MspInit+0x220>)
 8004a04:	f001 fabe 	bl	8005f84 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = DE_485_Pin;
 8004a08:	2340      	movs	r3, #64	; 0x40
 8004a0a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a0c:	2302      	movs	r3, #2
 8004a0e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a10:	2300      	movs	r3, #0
 8004a12:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004a14:	2303      	movs	r3, #3
 8004a16:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004a18:	2307      	movs	r3, #7
 8004a1a:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(DE_485_GPIO_Port, &GPIO_InitStruct);
 8004a1c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8004a20:	4619      	mov	r1, r3
 8004a22:	480b      	ldr	r0, [pc, #44]	; (8004a50 <HAL_UART_MspInit+0x224>)
 8004a24:	f001 faae 	bl	8005f84 <HAL_GPIO_Init>
}
 8004a28:	bf00      	nop
 8004a2a:	3748      	adds	r7, #72	; 0x48
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	bd80      	pop	{r7, pc}
 8004a30:	40005000 	.word	0x40005000
 8004a34:	40021000 	.word	0x40021000
 8004a38:	48000800 	.word	0x48000800
 8004a3c:	48000c00 	.word	0x48000c00
 8004a40:	40013800 	.word	0x40013800
 8004a44:	40004400 	.word	0x40004400
 8004a48:	40004800 	.word	0x40004800
 8004a4c:	48000400 	.word	0x48000400
 8004a50:	48001400 	.word	0x48001400

08004a54 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	b08a      	sub	sp, #40	; 0x28
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a5c:	f107 0314 	add.w	r3, r7, #20
 8004a60:	2200      	movs	r2, #0
 8004a62:	601a      	str	r2, [r3, #0]
 8004a64:	605a      	str	r2, [r3, #4]
 8004a66:	609a      	str	r2, [r3, #8]
 8004a68:	60da      	str	r2, [r3, #12]
 8004a6a:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	4a18      	ldr	r2, [pc, #96]	; (8004ad4 <HAL_PCD_MspInit+0x80>)
 8004a72:	4293      	cmp	r3, r2
 8004a74:	d129      	bne.n	8004aca <HAL_PCD_MspInit+0x76>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a76:	4b18      	ldr	r3, [pc, #96]	; (8004ad8 <HAL_PCD_MspInit+0x84>)
 8004a78:	695b      	ldr	r3, [r3, #20]
 8004a7a:	4a17      	ldr	r2, [pc, #92]	; (8004ad8 <HAL_PCD_MspInit+0x84>)
 8004a7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004a80:	6153      	str	r3, [r2, #20]
 8004a82:	4b15      	ldr	r3, [pc, #84]	; (8004ad8 <HAL_PCD_MspInit+0x84>)
 8004a84:	695b      	ldr	r3, [r3, #20]
 8004a86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a8a:	613b      	str	r3, [r7, #16]
 8004a8c:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8004a8e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8004a92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a94:	2302      	movs	r3, #2
 8004a96:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a98:	2300      	movs	r3, #0
 8004a9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004a9c:	2303      	movs	r3, #3
 8004a9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 8004aa0:	230e      	movs	r3, #14
 8004aa2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004aa4:	f107 0314 	add.w	r3, r7, #20
 8004aa8:	4619      	mov	r1, r3
 8004aaa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004aae:	f001 fa69 	bl	8005f84 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8004ab2:	4b09      	ldr	r3, [pc, #36]	; (8004ad8 <HAL_PCD_MspInit+0x84>)
 8004ab4:	69db      	ldr	r3, [r3, #28]
 8004ab6:	4a08      	ldr	r2, [pc, #32]	; (8004ad8 <HAL_PCD_MspInit+0x84>)
 8004ab8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004abc:	61d3      	str	r3, [r2, #28]
 8004abe:	4b06      	ldr	r3, [pc, #24]	; (8004ad8 <HAL_PCD_MspInit+0x84>)
 8004ac0:	69db      	ldr	r3, [r3, #28]
 8004ac2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004ac6:	60fb      	str	r3, [r7, #12]
 8004ac8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8004aca:	bf00      	nop
 8004acc:	3728      	adds	r7, #40	; 0x28
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	bd80      	pop	{r7, pc}
 8004ad2:	bf00      	nop
 8004ad4:	40005c00 	.word	0x40005c00
 8004ad8:	40021000 	.word	0x40021000

08004adc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004adc:	b480      	push	{r7}
 8004ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004ae0:	e7fe      	b.n	8004ae0 <NMI_Handler+0x4>

08004ae2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004ae2:	b480      	push	{r7}
 8004ae4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004ae6:	e7fe      	b.n	8004ae6 <HardFault_Handler+0x4>

08004ae8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004ae8:	b480      	push	{r7}
 8004aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004aec:	e7fe      	b.n	8004aec <MemManage_Handler+0x4>

08004aee <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004aee:	b480      	push	{r7}
 8004af0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004af2:	e7fe      	b.n	8004af2 <BusFault_Handler+0x4>

08004af4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004af4:	b480      	push	{r7}
 8004af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004af8:	e7fe      	b.n	8004af8 <UsageFault_Handler+0x4>

08004afa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004afa:	b480      	push	{r7}
 8004afc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004afe:	bf00      	nop
 8004b00:	46bd      	mov	sp, r7
 8004b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b06:	4770      	bx	lr

08004b08 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004b08:	b480      	push	{r7}
 8004b0a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004b0c:	bf00      	nop
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b14:	4770      	bx	lr

08004b16 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004b16:	b480      	push	{r7}
 8004b18:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004b1a:	bf00      	nop
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b22:	4770      	bx	lr

08004b24 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004b28:	f000 f8ba 	bl	8004ca0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004b2c:	bf00      	nop
 8004b2e:	bd80      	pop	{r7, pc}

08004b30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b086      	sub	sp, #24
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004b38:	4a14      	ldr	r2, [pc, #80]	; (8004b8c <_sbrk+0x5c>)
 8004b3a:	4b15      	ldr	r3, [pc, #84]	; (8004b90 <_sbrk+0x60>)
 8004b3c:	1ad3      	subs	r3, r2, r3
 8004b3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004b40:	697b      	ldr	r3, [r7, #20]
 8004b42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004b44:	4b13      	ldr	r3, [pc, #76]	; (8004b94 <_sbrk+0x64>)
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d102      	bne.n	8004b52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004b4c:	4b11      	ldr	r3, [pc, #68]	; (8004b94 <_sbrk+0x64>)
 8004b4e:	4a12      	ldr	r2, [pc, #72]	; (8004b98 <_sbrk+0x68>)
 8004b50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004b52:	4b10      	ldr	r3, [pc, #64]	; (8004b94 <_sbrk+0x64>)
 8004b54:	681a      	ldr	r2, [r3, #0]
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	4413      	add	r3, r2
 8004b5a:	693a      	ldr	r2, [r7, #16]
 8004b5c:	429a      	cmp	r2, r3
 8004b5e:	d207      	bcs.n	8004b70 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004b60:	f006 f962 	bl	800ae28 <__errno>
 8004b64:	4603      	mov	r3, r0
 8004b66:	220c      	movs	r2, #12
 8004b68:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004b6a:	f04f 33ff 	mov.w	r3, #4294967295
 8004b6e:	e009      	b.n	8004b84 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004b70:	4b08      	ldr	r3, [pc, #32]	; (8004b94 <_sbrk+0x64>)
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004b76:	4b07      	ldr	r3, [pc, #28]	; (8004b94 <_sbrk+0x64>)
 8004b78:	681a      	ldr	r2, [r3, #0]
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	4413      	add	r3, r2
 8004b7e:	4a05      	ldr	r2, [pc, #20]	; (8004b94 <_sbrk+0x64>)
 8004b80:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004b82:	68fb      	ldr	r3, [r7, #12]
}
 8004b84:	4618      	mov	r0, r3
 8004b86:	3718      	adds	r7, #24
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	bd80      	pop	{r7, pc}
 8004b8c:	2000a000 	.word	0x2000a000
 8004b90:	00000400 	.word	0x00000400
 8004b94:	200001f0 	.word	0x200001f0
 8004b98:	20000ab0 	.word	0x20000ab0

08004b9c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004b9c:	b480      	push	{r7}
 8004b9e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004ba0:	4b06      	ldr	r3, [pc, #24]	; (8004bbc <SystemInit+0x20>)
 8004ba2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ba6:	4a05      	ldr	r2, [pc, #20]	; (8004bbc <SystemInit+0x20>)
 8004ba8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004bac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004bb0:	bf00      	nop
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb8:	4770      	bx	lr
 8004bba:	bf00      	nop
 8004bbc:	e000ed00 	.word	0xe000ed00

08004bc0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004bc0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004bf8 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004bc4:	480d      	ldr	r0, [pc, #52]	; (8004bfc <LoopForever+0x6>)
  ldr r1, =_edata
 8004bc6:	490e      	ldr	r1, [pc, #56]	; (8004c00 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004bc8:	4a0e      	ldr	r2, [pc, #56]	; (8004c04 <LoopForever+0xe>)
  movs r3, #0
 8004bca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004bcc:	e002      	b.n	8004bd4 <LoopCopyDataInit>

08004bce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004bce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004bd0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004bd2:	3304      	adds	r3, #4

08004bd4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004bd4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004bd6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004bd8:	d3f9      	bcc.n	8004bce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004bda:	4a0b      	ldr	r2, [pc, #44]	; (8004c08 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004bdc:	4c0b      	ldr	r4, [pc, #44]	; (8004c0c <LoopForever+0x16>)
  movs r3, #0
 8004bde:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004be0:	e001      	b.n	8004be6 <LoopFillZerobss>

08004be2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004be2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004be4:	3204      	adds	r2, #4

08004be6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004be6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004be8:	d3fb      	bcc.n	8004be2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004bea:	f7ff ffd7 	bl	8004b9c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004bee:	f006 f921 	bl	800ae34 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004bf2:	f7fd fe41 	bl	8002878 <main>

08004bf6 <LoopForever>:

LoopForever:
    b LoopForever
 8004bf6:	e7fe      	b.n	8004bf6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004bf8:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8004bfc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004c00:	200000fc 	.word	0x200000fc
  ldr r2, =_sidata
 8004c04:	0800bf58 	.word	0x0800bf58
  ldr r2, =_sbss
 8004c08:	200000fc 	.word	0x200000fc
  ldr r4, =_ebss
 8004c0c:	20000aac 	.word	0x20000aac

08004c10 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004c10:	e7fe      	b.n	8004c10 <ADC1_2_IRQHandler>
	...

08004c14 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004c18:	4b08      	ldr	r3, [pc, #32]	; (8004c3c <HAL_Init+0x28>)
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	4a07      	ldr	r2, [pc, #28]	; (8004c3c <HAL_Init+0x28>)
 8004c1e:	f043 0310 	orr.w	r3, r3, #16
 8004c22:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004c24:	2003      	movs	r0, #3
 8004c26:	f001 f979 	bl	8005f1c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004c2a:	2000      	movs	r0, #0
 8004c2c:	f000 f808 	bl	8004c40 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004c30:	f7ff fb38 	bl	80042a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004c34:	2300      	movs	r3, #0
}
 8004c36:	4618      	mov	r0, r3
 8004c38:	bd80      	pop	{r7, pc}
 8004c3a:	bf00      	nop
 8004c3c:	40022000 	.word	0x40022000

08004c40 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b082      	sub	sp, #8
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004c48:	4b12      	ldr	r3, [pc, #72]	; (8004c94 <HAL_InitTick+0x54>)
 8004c4a:	681a      	ldr	r2, [r3, #0]
 8004c4c:	4b12      	ldr	r3, [pc, #72]	; (8004c98 <HAL_InitTick+0x58>)
 8004c4e:	781b      	ldrb	r3, [r3, #0]
 8004c50:	4619      	mov	r1, r3
 8004c52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004c56:	fbb3 f3f1 	udiv	r3, r3, r1
 8004c5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c5e:	4618      	mov	r0, r3
 8004c60:	f001 f983 	bl	8005f6a <HAL_SYSTICK_Config>
 8004c64:	4603      	mov	r3, r0
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d001      	beq.n	8004c6e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004c6a:	2301      	movs	r3, #1
 8004c6c:	e00e      	b.n	8004c8c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2b0f      	cmp	r3, #15
 8004c72:	d80a      	bhi.n	8004c8a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004c74:	2200      	movs	r2, #0
 8004c76:	6879      	ldr	r1, [r7, #4]
 8004c78:	f04f 30ff 	mov.w	r0, #4294967295
 8004c7c:	f001 f959 	bl	8005f32 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004c80:	4a06      	ldr	r2, [pc, #24]	; (8004c9c <HAL_InitTick+0x5c>)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8004c86:	2300      	movs	r3, #0
 8004c88:	e000      	b.n	8004c8c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004c8a:	2301      	movs	r3, #1
}
 8004c8c:	4618      	mov	r0, r3
 8004c8e:	3708      	adds	r7, #8
 8004c90:	46bd      	mov	sp, r7
 8004c92:	bd80      	pop	{r7, pc}
 8004c94:	20000088 	.word	0x20000088
 8004c98:	20000090 	.word	0x20000090
 8004c9c:	2000008c 	.word	0x2000008c

08004ca0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004ca0:	b480      	push	{r7}
 8004ca2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004ca4:	4b06      	ldr	r3, [pc, #24]	; (8004cc0 <HAL_IncTick+0x20>)
 8004ca6:	781b      	ldrb	r3, [r3, #0]
 8004ca8:	461a      	mov	r2, r3
 8004caa:	4b06      	ldr	r3, [pc, #24]	; (8004cc4 <HAL_IncTick+0x24>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	4413      	add	r3, r2
 8004cb0:	4a04      	ldr	r2, [pc, #16]	; (8004cc4 <HAL_IncTick+0x24>)
 8004cb2:	6013      	str	r3, [r2, #0]
}
 8004cb4:	bf00      	nop
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cbc:	4770      	bx	lr
 8004cbe:	bf00      	nop
 8004cc0:	20000090 	.word	0x20000090
 8004cc4:	20000a98 	.word	0x20000a98

08004cc8 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004cc8:	b480      	push	{r7}
 8004cca:	af00      	add	r7, sp, #0
  return uwTick;  
 8004ccc:	4b03      	ldr	r3, [pc, #12]	; (8004cdc <HAL_GetTick+0x14>)
 8004cce:	681b      	ldr	r3, [r3, #0]
}
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd8:	4770      	bx	lr
 8004cda:	bf00      	nop
 8004cdc:	20000a98 	.word	0x20000a98

08004ce0 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b084      	sub	sp, #16
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004ce8:	f7ff ffee 	bl	8004cc8 <HAL_GetTick>
 8004cec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cf8:	d005      	beq.n	8004d06 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004cfa:	4b0a      	ldr	r3, [pc, #40]	; (8004d24 <HAL_Delay+0x44>)
 8004cfc:	781b      	ldrb	r3, [r3, #0]
 8004cfe:	461a      	mov	r2, r3
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	4413      	add	r3, r2
 8004d04:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8004d06:	bf00      	nop
 8004d08:	f7ff ffde 	bl	8004cc8 <HAL_GetTick>
 8004d0c:	4602      	mov	r2, r0
 8004d0e:	68bb      	ldr	r3, [r7, #8]
 8004d10:	1ad3      	subs	r3, r2, r3
 8004d12:	68fa      	ldr	r2, [r7, #12]
 8004d14:	429a      	cmp	r2, r3
 8004d16:	d8f7      	bhi.n	8004d08 <HAL_Delay+0x28>
  {
  }
}
 8004d18:	bf00      	nop
 8004d1a:	bf00      	nop
 8004d1c:	3710      	adds	r7, #16
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	bd80      	pop	{r7, pc}
 8004d22:	bf00      	nop
 8004d24:	20000090 	.word	0x20000090

08004d28 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b09a      	sub	sp, #104	; 0x68
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004d30:	2300      	movs	r3, #0
 8004d32:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8004d36:	2300      	movs	r3, #0
 8004d38:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d101      	bne.n	8004d48 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8004d44:	2301      	movs	r3, #1
 8004d46:	e1c9      	b.n	80050dc <HAL_ADC_Init+0x3b4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	691b      	ldr	r3, [r3, #16]
 8004d4c:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d52:	f003 0310 	and.w	r3, r3, #16
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d176      	bne.n	8004e48 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d152      	bne.n	8004e08 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2200      	movs	r2, #0
 8004d66:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2200      	movs	r2, #0
 8004d72:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2200      	movs	r2, #0
 8004d78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004d7c:	6878      	ldr	r0, [r7, #4]
 8004d7e:	f7ff fab5 	bl	80042ec <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	689b      	ldr	r3, [r3, #8]
 8004d88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d13b      	bne.n	8004e08 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8004d90:	6878      	ldr	r0, [r7, #4]
 8004d92:	f000 ffab 	bl	8005cec <ADC_Disable>
 8004d96:	4603      	mov	r3, r0
 8004d98:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004da0:	f003 0310 	and.w	r3, r3, #16
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d12f      	bne.n	8004e08 <HAL_ADC_Init+0xe0>
 8004da8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d12b      	bne.n	8004e08 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004db4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004db8:	f023 0302 	bic.w	r3, r3, #2
 8004dbc:	f043 0202 	orr.w	r2, r3, #2
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	689a      	ldr	r2, [r3, #8]
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004dd2:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	689a      	ldr	r2, [r3, #8]
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004de2:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004de4:	4b86      	ldr	r3, [pc, #536]	; (8005000 <HAL_ADC_Init+0x2d8>)
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4a86      	ldr	r2, [pc, #536]	; (8005004 <HAL_ADC_Init+0x2dc>)
 8004dea:	fba2 2303 	umull	r2, r3, r2, r3
 8004dee:	0c9a      	lsrs	r2, r3, #18
 8004df0:	4613      	mov	r3, r2
 8004df2:	009b      	lsls	r3, r3, #2
 8004df4:	4413      	add	r3, r2
 8004df6:	005b      	lsls	r3, r3, #1
 8004df8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004dfa:	e002      	b.n	8004e02 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8004dfc:	68bb      	ldr	r3, [r7, #8]
 8004dfe:	3b01      	subs	r3, #1
 8004e00:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004e02:	68bb      	ldr	r3, [r7, #8]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d1f9      	bne.n	8004dfc <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	689b      	ldr	r3, [r3, #8]
 8004e0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d007      	beq.n	8004e26 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	689b      	ldr	r3, [r3, #8]
 8004e1c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8004e20:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004e24:	d110      	bne.n	8004e48 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e2a:	f023 0312 	bic.w	r3, r3, #18
 8004e2e:	f043 0210 	orr.w	r2, r3, #16
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e3a:	f043 0201 	orr.w	r2, r3, #1
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8004e42:	2301      	movs	r3, #1
 8004e44:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e4c:	f003 0310 	and.w	r3, r3, #16
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	f040 8136 	bne.w	80050c2 <HAL_ADC_Init+0x39a>
 8004e56:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	f040 8131 	bne.w	80050c2 <HAL_ADC_Init+0x39a>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	689b      	ldr	r3, [r3, #8]
 8004e66:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	f040 8129 	bne.w	80050c2 <HAL_ADC_Init+0x39a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e74:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8004e78:	f043 0202 	orr.w	r2, r3, #2
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004e88:	d004      	beq.n	8004e94 <HAL_ADC_Init+0x16c>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	4a5e      	ldr	r2, [pc, #376]	; (8005008 <HAL_ADC_Init+0x2e0>)
 8004e90:	4293      	cmp	r3, r2
 8004e92:	d101      	bne.n	8004e98 <HAL_ADC_Init+0x170>
 8004e94:	4b5d      	ldr	r3, [pc, #372]	; (800500c <HAL_ADC_Init+0x2e4>)
 8004e96:	e000      	b.n	8004e9a <HAL_ADC_Init+0x172>
 8004e98:	4b5d      	ldr	r3, [pc, #372]	; (8005010 <HAL_ADC_Init+0x2e8>)
 8004e9a:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004ea4:	d102      	bne.n	8004eac <HAL_ADC_Init+0x184>
 8004ea6:	4b58      	ldr	r3, [pc, #352]	; (8005008 <HAL_ADC_Init+0x2e0>)
 8004ea8:	60fb      	str	r3, [r7, #12]
 8004eaa:	e01a      	b.n	8004ee2 <HAL_ADC_Init+0x1ba>
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	4a55      	ldr	r2, [pc, #340]	; (8005008 <HAL_ADC_Init+0x2e0>)
 8004eb2:	4293      	cmp	r3, r2
 8004eb4:	d103      	bne.n	8004ebe <HAL_ADC_Init+0x196>
 8004eb6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004eba:	60fb      	str	r3, [r7, #12]
 8004ebc:	e011      	b.n	8004ee2 <HAL_ADC_Init+0x1ba>
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	4a54      	ldr	r2, [pc, #336]	; (8005014 <HAL_ADC_Init+0x2ec>)
 8004ec4:	4293      	cmp	r3, r2
 8004ec6:	d102      	bne.n	8004ece <HAL_ADC_Init+0x1a6>
 8004ec8:	4b53      	ldr	r3, [pc, #332]	; (8005018 <HAL_ADC_Init+0x2f0>)
 8004eca:	60fb      	str	r3, [r7, #12]
 8004ecc:	e009      	b.n	8004ee2 <HAL_ADC_Init+0x1ba>
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	4a51      	ldr	r2, [pc, #324]	; (8005018 <HAL_ADC_Init+0x2f0>)
 8004ed4:	4293      	cmp	r3, r2
 8004ed6:	d102      	bne.n	8004ede <HAL_ADC_Init+0x1b6>
 8004ed8:	4b4e      	ldr	r3, [pc, #312]	; (8005014 <HAL_ADC_Init+0x2ec>)
 8004eda:	60fb      	str	r3, [r7, #12]
 8004edc:	e001      	b.n	8004ee2 <HAL_ADC_Init+0x1ba>
 8004ede:	2300      	movs	r3, #0
 8004ee0:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	689b      	ldr	r3, [r3, #8]
 8004ee8:	f003 0303 	and.w	r3, r3, #3
 8004eec:	2b01      	cmp	r3, #1
 8004eee:	d108      	bne.n	8004f02 <HAL_ADC_Init+0x1da>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f003 0301 	and.w	r3, r3, #1
 8004efa:	2b01      	cmp	r3, #1
 8004efc:	d101      	bne.n	8004f02 <HAL_ADC_Init+0x1da>
 8004efe:	2301      	movs	r3, #1
 8004f00:	e000      	b.n	8004f04 <HAL_ADC_Init+0x1dc>
 8004f02:	2300      	movs	r3, #0
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d11c      	bne.n	8004f42 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8004f08:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d010      	beq.n	8004f30 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	689b      	ldr	r3, [r3, #8]
 8004f12:	f003 0303 	and.w	r3, r3, #3
 8004f16:	2b01      	cmp	r3, #1
 8004f18:	d107      	bne.n	8004f2a <HAL_ADC_Init+0x202>
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f003 0301 	and.w	r3, r3, #1
 8004f22:	2b01      	cmp	r3, #1
 8004f24:	d101      	bne.n	8004f2a <HAL_ADC_Init+0x202>
 8004f26:	2301      	movs	r3, #1
 8004f28:	e000      	b.n	8004f2c <HAL_ADC_Init+0x204>
 8004f2a:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d108      	bne.n	8004f42 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8004f30:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004f32:	689b      	ldr	r3, [r3, #8]
 8004f34:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	685b      	ldr	r3, [r3, #4]
 8004f3c:	431a      	orrs	r2, r3
 8004f3e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004f40:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	7e5b      	ldrb	r3, [r3, #25]
 8004f46:	035b      	lsls	r3, r3, #13
 8004f48:	687a      	ldr	r2, [r7, #4]
 8004f4a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004f4c:	2a01      	cmp	r2, #1
 8004f4e:	d002      	beq.n	8004f56 <HAL_ADC_Init+0x22e>
 8004f50:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004f54:	e000      	b.n	8004f58 <HAL_ADC_Init+0x230>
 8004f56:	2200      	movs	r2, #0
 8004f58:	431a      	orrs	r2, r3
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	68db      	ldr	r3, [r3, #12]
 8004f5e:	431a      	orrs	r2, r3
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	689b      	ldr	r3, [r3, #8]
 8004f64:	4313      	orrs	r3, r2
 8004f66:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004f68:	4313      	orrs	r3, r2
 8004f6a:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004f72:	2b01      	cmp	r3, #1
 8004f74:	d11b      	bne.n	8004fae <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	7e5b      	ldrb	r3, [r3, #25]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d109      	bne.n	8004f92 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f82:	3b01      	subs	r3, #1
 8004f84:	045a      	lsls	r2, r3, #17
 8004f86:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004f88:	4313      	orrs	r3, r2
 8004f8a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f8e:	663b      	str	r3, [r7, #96]	; 0x60
 8004f90:	e00d      	b.n	8004fae <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f96:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8004f9a:	f043 0220 	orr.w	r2, r3, #32
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fa6:	f043 0201 	orr.w	r2, r3, #1
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fb2:	2b01      	cmp	r3, #1
 8004fb4:	d03a      	beq.n	800502c <HAL_ADC_Init+0x304>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	4a16      	ldr	r2, [pc, #88]	; (8005014 <HAL_ADC_Init+0x2ec>)
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d004      	beq.n	8004fca <HAL_ADC_Init+0x2a2>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	4a14      	ldr	r2, [pc, #80]	; (8005018 <HAL_ADC_Init+0x2f0>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d128      	bne.n	800501c <HAL_ADC_Init+0x2f4>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fce:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 8004fd2:	d012      	beq.n	8004ffa <HAL_ADC_Init+0x2d2>
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fd8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004fdc:	d00a      	beq.n	8004ff4 <HAL_ADC_Init+0x2cc>
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fe2:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8004fe6:	d002      	beq.n	8004fee <HAL_ADC_Init+0x2c6>
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fec:	e018      	b.n	8005020 <HAL_ADC_Init+0x2f8>
 8004fee:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004ff2:	e015      	b.n	8005020 <HAL_ADC_Init+0x2f8>
 8004ff4:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8004ff8:	e012      	b.n	8005020 <HAL_ADC_Init+0x2f8>
 8004ffa:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8004ffe:	e00f      	b.n	8005020 <HAL_ADC_Init+0x2f8>
 8005000:	20000088 	.word	0x20000088
 8005004:	431bde83 	.word	0x431bde83
 8005008:	50000100 	.word	0x50000100
 800500c:	50000300 	.word	0x50000300
 8005010:	50000700 	.word	0x50000700
 8005014:	50000400 	.word	0x50000400
 8005018:	50000500 	.word	0x50000500
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005020:	687a      	ldr	r2, [r7, #4]
 8005022:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005024:	4313      	orrs	r3, r2
 8005026:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005028:	4313      	orrs	r3, r2
 800502a:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	689b      	ldr	r3, [r3, #8]
 8005032:	f003 030c 	and.w	r3, r3, #12
 8005036:	2b00      	cmp	r3, #0
 8005038:	d114      	bne.n	8005064 <HAL_ADC_Init+0x33c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	68db      	ldr	r3, [r3, #12]
 8005040:	687a      	ldr	r2, [r7, #4]
 8005042:	6812      	ldr	r2, [r2, #0]
 8005044:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005048:	f023 0302 	bic.w	r3, r3, #2
 800504c:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	7e1b      	ldrb	r3, [r3, #24]
 8005052:	039a      	lsls	r2, r3, #14
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800505a:	005b      	lsls	r3, r3, #1
 800505c:	4313      	orrs	r3, r2
 800505e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005060:	4313      	orrs	r3, r2
 8005062:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	68da      	ldr	r2, [r3, #12]
 800506a:	4b1e      	ldr	r3, [pc, #120]	; (80050e4 <HAL_ADC_Init+0x3bc>)
 800506c:	4013      	ands	r3, r2
 800506e:	687a      	ldr	r2, [r7, #4]
 8005070:	6812      	ldr	r2, [r2, #0]
 8005072:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8005074:	430b      	orrs	r3, r1
 8005076:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	691b      	ldr	r3, [r3, #16]
 800507c:	2b01      	cmp	r3, #1
 800507e:	d10c      	bne.n	800509a <HAL_ADC_Init+0x372>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005086:	f023 010f 	bic.w	r1, r3, #15
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	69db      	ldr	r3, [r3, #28]
 800508e:	1e5a      	subs	r2, r3, #1
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	430a      	orrs	r2, r1
 8005096:	631a      	str	r2, [r3, #48]	; 0x30
 8005098:	e007      	b.n	80050aa <HAL_ADC_Init+0x382>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f022 020f 	bic.w	r2, r2, #15
 80050a8:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	2200      	movs	r2, #0
 80050ae:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050b4:	f023 0303 	bic.w	r3, r3, #3
 80050b8:	f043 0201 	orr.w	r2, r3, #1
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	641a      	str	r2, [r3, #64]	; 0x40
 80050c0:	e00a      	b.n	80050d8 <HAL_ADC_Init+0x3b0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050c6:	f023 0312 	bic.w	r3, r3, #18
 80050ca:	f043 0210 	orr.w	r2, r3, #16
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 80050d2:	2301      	movs	r3, #1
 80050d4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 80050d8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80050dc:	4618      	mov	r0, r3
 80050de:	3768      	adds	r7, #104	; 0x68
 80050e0:	46bd      	mov	sp, r7
 80050e2:	bd80      	pop	{r7, pc}
 80050e4:	fff0c007 	.word	0xfff0c007

080050e8 <HAL_ADC_Start_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b084      	sub	sp, #16
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80050f0:	2300      	movs	r3, #0
 80050f2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	689b      	ldr	r3, [r3, #8]
 80050fa:	f003 0304 	and.w	r3, r3, #4
 80050fe:	2b00      	cmp	r3, #0
 8005100:	f040 8123 	bne.w	800534a <HAL_ADC_Start_IT+0x262>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800510a:	2b01      	cmp	r3, #1
 800510c:	d101      	bne.n	8005112 <HAL_ADC_Start_IT+0x2a>
 800510e:	2302      	movs	r3, #2
 8005110:	e11e      	b.n	8005350 <HAL_ADC_Start_IT+0x268>
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	2201      	movs	r2, #1
 8005116:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800511a:	6878      	ldr	r0, [r7, #4]
 800511c:	f000 fd82 	bl	8005c24 <ADC_Enable>
 8005120:	4603      	mov	r3, r0
 8005122:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8005124:	7bfb      	ldrb	r3, [r7, #15]
 8005126:	2b00      	cmp	r3, #0
 8005128:	f040 810a 	bne.w	8005340 <HAL_ADC_Start_IT+0x258>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005130:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005134:	f023 0301 	bic.w	r3, r3, #1
 8005138:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005148:	d004      	beq.n	8005154 <HAL_ADC_Start_IT+0x6c>
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	4a82      	ldr	r2, [pc, #520]	; (8005358 <HAL_ADC_Start_IT+0x270>)
 8005150:	4293      	cmp	r3, r2
 8005152:	d106      	bne.n	8005162 <HAL_ADC_Start_IT+0x7a>
 8005154:	4b81      	ldr	r3, [pc, #516]	; (800535c <HAL_ADC_Start_IT+0x274>)
 8005156:	689b      	ldr	r3, [r3, #8]
 8005158:	f003 031f 	and.w	r3, r3, #31
 800515c:	2b00      	cmp	r3, #0
 800515e:	d010      	beq.n	8005182 <HAL_ADC_Start_IT+0x9a>
 8005160:	e005      	b.n	800516e <HAL_ADC_Start_IT+0x86>
 8005162:	4b7f      	ldr	r3, [pc, #508]	; (8005360 <HAL_ADC_Start_IT+0x278>)
 8005164:	689b      	ldr	r3, [r3, #8]
 8005166:	f003 031f 	and.w	r3, r3, #31
 800516a:	2b00      	cmp	r3, #0
 800516c:	d009      	beq.n	8005182 <HAL_ADC_Start_IT+0x9a>
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005176:	d004      	beq.n	8005182 <HAL_ADC_Start_IT+0x9a>
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	4a79      	ldr	r2, [pc, #484]	; (8005364 <HAL_ADC_Start_IT+0x27c>)
 800517e:	4293      	cmp	r3, r2
 8005180:	d115      	bne.n	80051ae <HAL_ADC_Start_IT+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005186:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	68db      	ldr	r3, [r3, #12]
 8005194:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005198:	2b00      	cmp	r3, #0
 800519a:	d036      	beq.n	800520a <HAL_ADC_Start_IT+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051a0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80051a4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80051ac:	e02d      	b.n	800520a <HAL_ADC_Start_IT+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051b2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80051c2:	d004      	beq.n	80051ce <HAL_ADC_Start_IT+0xe6>
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	4a63      	ldr	r2, [pc, #396]	; (8005358 <HAL_ADC_Start_IT+0x270>)
 80051ca:	4293      	cmp	r3, r2
 80051cc:	d10a      	bne.n	80051e4 <HAL_ADC_Start_IT+0xfc>
 80051ce:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80051d2:	68db      	ldr	r3, [r3, #12]
 80051d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80051d8:	2b00      	cmp	r3, #0
 80051da:	bf14      	ite	ne
 80051dc:	2301      	movne	r3, #1
 80051de:	2300      	moveq	r3, #0
 80051e0:	b2db      	uxtb	r3, r3
 80051e2:	e008      	b.n	80051f6 <HAL_ADC_Start_IT+0x10e>
 80051e4:	4b5f      	ldr	r3, [pc, #380]	; (8005364 <HAL_ADC_Start_IT+0x27c>)
 80051e6:	68db      	ldr	r3, [r3, #12]
 80051e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	bf14      	ite	ne
 80051f0:	2301      	movne	r3, #1
 80051f2:	2300      	moveq	r3, #0
 80051f4:	b2db      	uxtb	r3, r3
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d007      	beq.n	800520a <HAL_ADC_Start_IT+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051fe:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005202:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800520e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005212:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005216:	d106      	bne.n	8005226 <HAL_ADC_Start_IT+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800521c:	f023 0206 	bic.w	r2, r3, #6
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	645a      	str	r2, [r3, #68]	; 0x44
 8005224:	e002      	b.n	800522c <HAL_ADC_Start_IT+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2200      	movs	r2, #0
 800522a:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2200      	movs	r2, #0
 8005230:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	221c      	movs	r2, #28
 800523a:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC end of conversion interrupt */
      /* Enable ADC overrun interrupt */  
      switch(hadc->Init.EOCSelection)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	695b      	ldr	r3, [r3, #20]
 8005240:	2b08      	cmp	r3, #8
 8005242:	d110      	bne.n	8005266 <HAL_ADC_Start_IT+0x17e>
      {
        case ADC_EOC_SEQ_CONV: 
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	685a      	ldr	r2, [r3, #4]
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f022 0204 	bic.w	r2, r2, #4
 8005252:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOS));
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	685a      	ldr	r2, [r3, #4]
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f042 0208 	orr.w	r2, r2, #8
 8005262:	605a      	str	r2, [r3, #4]
          break;
 8005264:	e008      	b.n	8005278 <HAL_ADC_Start_IT+0x190>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS));
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	685a      	ldr	r2, [r3, #4]
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f042 020c 	orr.w	r2, r2, #12
 8005274:	605a      	str	r2, [r3, #4]
          break;
 8005276:	bf00      	nop
      /* If overrun is set to overwrite previous data (default setting),      */
      /* overrun interrupt is not activated (overrun event is not considered  */
      /* as an error).                                                        */
      /* (cf ref manual "Managing conversions without using the DMA and       */
      /* without overrun ")                                                   */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800527c:	2b01      	cmp	r3, #1
 800527e:	d107      	bne.n	8005290 <HAL_ADC_Start_IT+0x1a8>
      {
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	685a      	ldr	r2, [r3, #4]
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f022 0210 	bic.w	r2, r2, #16
 800528e:	605a      	str	r2, [r3, #4]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005298:	d004      	beq.n	80052a4 <HAL_ADC_Start_IT+0x1bc>
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4a2e      	ldr	r2, [pc, #184]	; (8005358 <HAL_ADC_Start_IT+0x270>)
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d106      	bne.n	80052b2 <HAL_ADC_Start_IT+0x1ca>
 80052a4:	4b2d      	ldr	r3, [pc, #180]	; (800535c <HAL_ADC_Start_IT+0x274>)
 80052a6:	689b      	ldr	r3, [r3, #8]
 80052a8:	f003 031f 	and.w	r3, r3, #31
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d03e      	beq.n	800532e <HAL_ADC_Start_IT+0x246>
 80052b0:	e005      	b.n	80052be <HAL_ADC_Start_IT+0x1d6>
 80052b2:	4b2b      	ldr	r3, [pc, #172]	; (8005360 <HAL_ADC_Start_IT+0x278>)
 80052b4:	689b      	ldr	r3, [r3, #8]
 80052b6:	f003 031f 	and.w	r3, r3, #31
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d037      	beq.n	800532e <HAL_ADC_Start_IT+0x246>
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80052c6:	d004      	beq.n	80052d2 <HAL_ADC_Start_IT+0x1ea>
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	4a22      	ldr	r2, [pc, #136]	; (8005358 <HAL_ADC_Start_IT+0x270>)
 80052ce:	4293      	cmp	r3, r2
 80052d0:	d106      	bne.n	80052e0 <HAL_ADC_Start_IT+0x1f8>
 80052d2:	4b22      	ldr	r3, [pc, #136]	; (800535c <HAL_ADC_Start_IT+0x274>)
 80052d4:	689b      	ldr	r3, [r3, #8]
 80052d6:	f003 031f 	and.w	r3, r3, #31
 80052da:	2b05      	cmp	r3, #5
 80052dc:	d027      	beq.n	800532e <HAL_ADC_Start_IT+0x246>
 80052de:	e005      	b.n	80052ec <HAL_ADC_Start_IT+0x204>
 80052e0:	4b1f      	ldr	r3, [pc, #124]	; (8005360 <HAL_ADC_Start_IT+0x278>)
 80052e2:	689b      	ldr	r3, [r3, #8]
 80052e4:	f003 031f 	and.w	r3, r3, #31
 80052e8:	2b05      	cmp	r3, #5
 80052ea:	d020      	beq.n	800532e <HAL_ADC_Start_IT+0x246>
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80052f4:	d004      	beq.n	8005300 <HAL_ADC_Start_IT+0x218>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4a17      	ldr	r2, [pc, #92]	; (8005358 <HAL_ADC_Start_IT+0x270>)
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d106      	bne.n	800530e <HAL_ADC_Start_IT+0x226>
 8005300:	4b16      	ldr	r3, [pc, #88]	; (800535c <HAL_ADC_Start_IT+0x274>)
 8005302:	689b      	ldr	r3, [r3, #8]
 8005304:	f003 031f 	and.w	r3, r3, #31
 8005308:	2b09      	cmp	r3, #9
 800530a:	d010      	beq.n	800532e <HAL_ADC_Start_IT+0x246>
 800530c:	e005      	b.n	800531a <HAL_ADC_Start_IT+0x232>
 800530e:	4b14      	ldr	r3, [pc, #80]	; (8005360 <HAL_ADC_Start_IT+0x278>)
 8005310:	689b      	ldr	r3, [r3, #8]
 8005312:	f003 031f 	and.w	r3, r3, #31
 8005316:	2b09      	cmp	r3, #9
 8005318:	d009      	beq.n	800532e <HAL_ADC_Start_IT+0x246>
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005322:	d004      	beq.n	800532e <HAL_ADC_Start_IT+0x246>
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	4a0e      	ldr	r2, [pc, #56]	; (8005364 <HAL_ADC_Start_IT+0x27c>)
 800532a:	4293      	cmp	r3, r2
 800532c:	d10f      	bne.n	800534e <HAL_ADC_Start_IT+0x266>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	689a      	ldr	r2, [r3, #8]
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f042 0204 	orr.w	r2, r2, #4
 800533c:	609a      	str	r2, [r3, #8]
 800533e:	e006      	b.n	800534e <HAL_ADC_Start_IT+0x266>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2200      	movs	r2, #0
 8005344:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8005348:	e001      	b.n	800534e <HAL_ADC_Start_IT+0x266>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800534a:	2302      	movs	r3, #2
 800534c:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800534e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005350:	4618      	mov	r0, r3
 8005352:	3710      	adds	r7, #16
 8005354:	46bd      	mov	sp, r7
 8005356:	bd80      	pop	{r7, pc}
 8005358:	50000100 	.word	0x50000100
 800535c:	50000300 	.word	0x50000300
 8005360:	50000700 	.word	0x50000700
 8005364:	50000400 	.word	0x50000400

08005368 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8005368:	b480      	push	{r7}
 800536a:	b083      	sub	sp, #12
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8005376:	4618      	mov	r0, r3
 8005378:	370c      	adds	r7, #12
 800537a:	46bd      	mov	sp, r7
 800537c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005380:	4770      	bx	lr

08005382 <HAL_ADCEx_Calibration_Start>:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  *            @arg ADC_DIFFERENTIAL_ENDED: Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 8005382:	b580      	push	{r7, lr}
 8005384:	b084      	sub	sp, #16
 8005386:	af00      	add	r7, sp, #0
 8005388:	6078      	str	r0, [r7, #4]
 800538a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800538c:	2300      	movs	r3, #0
 800538e:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005396:	2b01      	cmp	r3, #1
 8005398:	d101      	bne.n	800539e <HAL_ADCEx_Calibration_Start+0x1c>
 800539a:	2302      	movs	r3, #2
 800539c:	e05f      	b.n	800545e <HAL_ADCEx_Calibration_Start+0xdc>
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2201      	movs	r2, #1
 80053a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
   
  /* Calibration prerequisite: ADC must be disabled. */
   
  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80053a6:	6878      	ldr	r0, [r7, #4]
 80053a8:	f000 fca0 	bl	8005cec <ADC_Disable>
 80053ac:	4603      	mov	r3, r0
 80053ae:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80053b0:	7bfb      	ldrb	r3, [r7, #15]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d14e      	bne.n	8005454 <HAL_ADCEx_Calibration_Start+0xd2>
  {
    /* Change ADC state */
    hadc->State = HAL_ADC_STATE_READY;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2201      	movs	r2, #1
 80053ba:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Select calibration mode single ended or differential ended */
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	689a      	ldr	r2, [r3, #8]
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 80053ca:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	2b01      	cmp	r3, #1
 80053d0:	d107      	bne.n	80053e2 <HAL_ADCEx_Calibration_Start+0x60>
    {
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	689a      	ldr	r2, [r3, #8]
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80053e0:	609a      	str	r2, [r3, #8]
    }

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	689a      	ldr	r2, [r3, #8]
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80053f0:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 80053f2:	f7ff fc69 	bl	8004cc8 <HAL_GetTick>
 80053f6:	60b8      	str	r0, [r7, #8]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80053f8:	e01c      	b.n	8005434 <HAL_ADCEx_Calibration_Start+0xb2>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80053fa:	f7ff fc65 	bl	8004cc8 <HAL_GetTick>
 80053fe:	4602      	mov	r2, r0
 8005400:	68bb      	ldr	r3, [r7, #8]
 8005402:	1ad3      	subs	r3, r2, r3
 8005404:	2b0a      	cmp	r3, #10
 8005406:	d915      	bls.n	8005434 <HAL_ADCEx_Calibration_Start+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	689b      	ldr	r3, [r3, #8]
 800540e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005412:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005416:	d10d      	bne.n	8005434 <HAL_ADCEx_Calibration_Start+0xb2>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800541c:	f023 0312 	bic.w	r3, r3, #18
 8005420:	f043 0210 	orr.w	r2, r3, #16
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2200      	movs	r2, #0
 800542c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8005430:	2301      	movs	r3, #1
 8005432:	e014      	b.n	800545e <HAL_ADCEx_Calibration_Start+0xdc>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	689b      	ldr	r3, [r3, #8]
 800543a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800543e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005442:	d0da      	beq.n	80053fa <HAL_ADCEx_Calibration_Start+0x78>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005448:	f023 0303 	bic.w	r3, r3, #3
 800544c:	f043 0201 	orr.w	r2, r3, #1
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2200      	movs	r2, #0
 8005458:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800545c:	7bfb      	ldrb	r3, [r7, #15]
}
 800545e:	4618      	mov	r0, r3
 8005460:	3710      	adds	r7, #16
 8005462:	46bd      	mov	sp, r7
 8005464:	bd80      	pop	{r7, pc}
	...

08005468 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005468:	b480      	push	{r7}
 800546a:	b09b      	sub	sp, #108	; 0x6c
 800546c:	af00      	add	r7, sp, #0
 800546e:	6078      	str	r0, [r7, #4]
 8005470:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005472:	2300      	movs	r3, #0
 8005474:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8005478:	2300      	movs	r3, #0
 800547a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005482:	2b01      	cmp	r3, #1
 8005484:	d101      	bne.n	800548a <HAL_ADC_ConfigChannel+0x22>
 8005486:	2302      	movs	r3, #2
 8005488:	e2cb      	b.n	8005a22 <HAL_ADC_ConfigChannel+0x5ba>
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	2201      	movs	r2, #1
 800548e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	689b      	ldr	r3, [r3, #8]
 8005498:	f003 0304 	and.w	r3, r3, #4
 800549c:	2b00      	cmp	r3, #0
 800549e:	f040 82af 	bne.w	8005a00 <HAL_ADC_ConfigChannel+0x598>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	685b      	ldr	r3, [r3, #4]
 80054a6:	2b04      	cmp	r3, #4
 80054a8:	d81c      	bhi.n	80054e4 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80054b0:	683b      	ldr	r3, [r7, #0]
 80054b2:	685a      	ldr	r2, [r3, #4]
 80054b4:	4613      	mov	r3, r2
 80054b6:	005b      	lsls	r3, r3, #1
 80054b8:	4413      	add	r3, r2
 80054ba:	005b      	lsls	r3, r3, #1
 80054bc:	461a      	mov	r2, r3
 80054be:	231f      	movs	r3, #31
 80054c0:	4093      	lsls	r3, r2
 80054c2:	43db      	mvns	r3, r3
 80054c4:	4019      	ands	r1, r3
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	6818      	ldr	r0, [r3, #0]
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	685a      	ldr	r2, [r3, #4]
 80054ce:	4613      	mov	r3, r2
 80054d0:	005b      	lsls	r3, r3, #1
 80054d2:	4413      	add	r3, r2
 80054d4:	005b      	lsls	r3, r3, #1
 80054d6:	fa00 f203 	lsl.w	r2, r0, r3
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	430a      	orrs	r2, r1
 80054e0:	631a      	str	r2, [r3, #48]	; 0x30
 80054e2:	e063      	b.n	80055ac <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	685b      	ldr	r3, [r3, #4]
 80054e8:	2b09      	cmp	r3, #9
 80054ea:	d81e      	bhi.n	800552a <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	685a      	ldr	r2, [r3, #4]
 80054f6:	4613      	mov	r3, r2
 80054f8:	005b      	lsls	r3, r3, #1
 80054fa:	4413      	add	r3, r2
 80054fc:	005b      	lsls	r3, r3, #1
 80054fe:	3b1e      	subs	r3, #30
 8005500:	221f      	movs	r2, #31
 8005502:	fa02 f303 	lsl.w	r3, r2, r3
 8005506:	43db      	mvns	r3, r3
 8005508:	4019      	ands	r1, r3
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	6818      	ldr	r0, [r3, #0]
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	685a      	ldr	r2, [r3, #4]
 8005512:	4613      	mov	r3, r2
 8005514:	005b      	lsls	r3, r3, #1
 8005516:	4413      	add	r3, r2
 8005518:	005b      	lsls	r3, r3, #1
 800551a:	3b1e      	subs	r3, #30
 800551c:	fa00 f203 	lsl.w	r2, r0, r3
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	430a      	orrs	r2, r1
 8005526:	635a      	str	r2, [r3, #52]	; 0x34
 8005528:	e040      	b.n	80055ac <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	2b0e      	cmp	r3, #14
 8005530:	d81e      	bhi.n	8005570 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	685a      	ldr	r2, [r3, #4]
 800553c:	4613      	mov	r3, r2
 800553e:	005b      	lsls	r3, r3, #1
 8005540:	4413      	add	r3, r2
 8005542:	005b      	lsls	r3, r3, #1
 8005544:	3b3c      	subs	r3, #60	; 0x3c
 8005546:	221f      	movs	r2, #31
 8005548:	fa02 f303 	lsl.w	r3, r2, r3
 800554c:	43db      	mvns	r3, r3
 800554e:	4019      	ands	r1, r3
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	6818      	ldr	r0, [r3, #0]
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	685a      	ldr	r2, [r3, #4]
 8005558:	4613      	mov	r3, r2
 800555a:	005b      	lsls	r3, r3, #1
 800555c:	4413      	add	r3, r2
 800555e:	005b      	lsls	r3, r3, #1
 8005560:	3b3c      	subs	r3, #60	; 0x3c
 8005562:	fa00 f203 	lsl.w	r2, r0, r3
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	430a      	orrs	r2, r1
 800556c:	639a      	str	r2, [r3, #56]	; 0x38
 800556e:	e01d      	b.n	80055ac <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	685a      	ldr	r2, [r3, #4]
 800557a:	4613      	mov	r3, r2
 800557c:	005b      	lsls	r3, r3, #1
 800557e:	4413      	add	r3, r2
 8005580:	005b      	lsls	r3, r3, #1
 8005582:	3b5a      	subs	r3, #90	; 0x5a
 8005584:	221f      	movs	r2, #31
 8005586:	fa02 f303 	lsl.w	r3, r2, r3
 800558a:	43db      	mvns	r3, r3
 800558c:	4019      	ands	r1, r3
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	6818      	ldr	r0, [r3, #0]
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	685a      	ldr	r2, [r3, #4]
 8005596:	4613      	mov	r3, r2
 8005598:	005b      	lsls	r3, r3, #1
 800559a:	4413      	add	r3, r2
 800559c:	005b      	lsls	r3, r3, #1
 800559e:	3b5a      	subs	r3, #90	; 0x5a
 80055a0:	fa00 f203 	lsl.w	r2, r0, r3
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	430a      	orrs	r2, r1
 80055aa:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	689b      	ldr	r3, [r3, #8]
 80055b2:	f003 030c 	and.w	r3, r3, #12
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	f040 80e5 	bne.w	8005786 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	2b09      	cmp	r3, #9
 80055c2:	d91c      	bls.n	80055fe <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	6999      	ldr	r1, [r3, #24]
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	681a      	ldr	r2, [r3, #0]
 80055ce:	4613      	mov	r3, r2
 80055d0:	005b      	lsls	r3, r3, #1
 80055d2:	4413      	add	r3, r2
 80055d4:	3b1e      	subs	r3, #30
 80055d6:	2207      	movs	r2, #7
 80055d8:	fa02 f303 	lsl.w	r3, r2, r3
 80055dc:	43db      	mvns	r3, r3
 80055de:	4019      	ands	r1, r3
 80055e0:	683b      	ldr	r3, [r7, #0]
 80055e2:	6898      	ldr	r0, [r3, #8]
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	681a      	ldr	r2, [r3, #0]
 80055e8:	4613      	mov	r3, r2
 80055ea:	005b      	lsls	r3, r3, #1
 80055ec:	4413      	add	r3, r2
 80055ee:	3b1e      	subs	r3, #30
 80055f0:	fa00 f203 	lsl.w	r2, r0, r3
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	430a      	orrs	r2, r1
 80055fa:	619a      	str	r2, [r3, #24]
 80055fc:	e019      	b.n	8005632 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	6959      	ldr	r1, [r3, #20]
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	681a      	ldr	r2, [r3, #0]
 8005608:	4613      	mov	r3, r2
 800560a:	005b      	lsls	r3, r3, #1
 800560c:	4413      	add	r3, r2
 800560e:	2207      	movs	r2, #7
 8005610:	fa02 f303 	lsl.w	r3, r2, r3
 8005614:	43db      	mvns	r3, r3
 8005616:	4019      	ands	r1, r3
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	6898      	ldr	r0, [r3, #8]
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	681a      	ldr	r2, [r3, #0]
 8005620:	4613      	mov	r3, r2
 8005622:	005b      	lsls	r3, r3, #1
 8005624:	4413      	add	r3, r2
 8005626:	fa00 f203 	lsl.w	r2, r0, r3
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	430a      	orrs	r2, r1
 8005630:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8005632:	683b      	ldr	r3, [r7, #0]
 8005634:	695a      	ldr	r2, [r3, #20]
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	68db      	ldr	r3, [r3, #12]
 800563c:	08db      	lsrs	r3, r3, #3
 800563e:	f003 0303 	and.w	r3, r3, #3
 8005642:	005b      	lsls	r3, r3, #1
 8005644:	fa02 f303 	lsl.w	r3, r2, r3
 8005648:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 800564a:	683b      	ldr	r3, [r7, #0]
 800564c:	691b      	ldr	r3, [r3, #16]
 800564e:	3b01      	subs	r3, #1
 8005650:	2b03      	cmp	r3, #3
 8005652:	d84f      	bhi.n	80056f4 <HAL_ADC_ConfigChannel+0x28c>
 8005654:	a201      	add	r2, pc, #4	; (adr r2, 800565c <HAL_ADC_ConfigChannel+0x1f4>)
 8005656:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800565a:	bf00      	nop
 800565c:	0800566d 	.word	0x0800566d
 8005660:	0800568f 	.word	0x0800568f
 8005664:	080056b1 	.word	0x080056b1
 8005668:	080056d3 	.word	0x080056d3
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005672:	4b9f      	ldr	r3, [pc, #636]	; (80058f0 <HAL_ADC_ConfigChannel+0x488>)
 8005674:	4013      	ands	r3, r2
 8005676:	683a      	ldr	r2, [r7, #0]
 8005678:	6812      	ldr	r2, [r2, #0]
 800567a:	0691      	lsls	r1, r2, #26
 800567c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800567e:	430a      	orrs	r2, r1
 8005680:	431a      	orrs	r2, r3
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800568a:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800568c:	e07e      	b.n	800578c <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8005694:	4b96      	ldr	r3, [pc, #600]	; (80058f0 <HAL_ADC_ConfigChannel+0x488>)
 8005696:	4013      	ands	r3, r2
 8005698:	683a      	ldr	r2, [r7, #0]
 800569a:	6812      	ldr	r2, [r2, #0]
 800569c:	0691      	lsls	r1, r2, #26
 800569e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80056a0:	430a      	orrs	r2, r1
 80056a2:	431a      	orrs	r2, r3
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80056ac:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80056ae:	e06d      	b.n	800578c <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80056b6:	4b8e      	ldr	r3, [pc, #568]	; (80058f0 <HAL_ADC_ConfigChannel+0x488>)
 80056b8:	4013      	ands	r3, r2
 80056ba:	683a      	ldr	r2, [r7, #0]
 80056bc:	6812      	ldr	r2, [r2, #0]
 80056be:	0691      	lsls	r1, r2, #26
 80056c0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80056c2:	430a      	orrs	r2, r1
 80056c4:	431a      	orrs	r2, r3
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80056ce:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80056d0:	e05c      	b.n	800578c <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80056d8:	4b85      	ldr	r3, [pc, #532]	; (80058f0 <HAL_ADC_ConfigChannel+0x488>)
 80056da:	4013      	ands	r3, r2
 80056dc:	683a      	ldr	r2, [r7, #0]
 80056de:	6812      	ldr	r2, [r2, #0]
 80056e0:	0691      	lsls	r1, r2, #26
 80056e2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80056e4:	430a      	orrs	r2, r1
 80056e6:	431a      	orrs	r2, r3
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80056f0:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80056f2:	e04b      	b.n	800578c <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056fa:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	069b      	lsls	r3, r3, #26
 8005704:	429a      	cmp	r2, r3
 8005706:	d107      	bne.n	8005718 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8005716:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800571e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005722:	683b      	ldr	r3, [r7, #0]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	069b      	lsls	r3, r3, #26
 8005728:	429a      	cmp	r2, r3
 800572a:	d107      	bne.n	800573c <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800573a:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005742:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	069b      	lsls	r3, r3, #26
 800574c:	429a      	cmp	r2, r3
 800574e:	d107      	bne.n	8005760 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800575e:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005766:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800576a:	683b      	ldr	r3, [r7, #0]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	069b      	lsls	r3, r3, #26
 8005770:	429a      	cmp	r2, r3
 8005772:	d10a      	bne.n	800578a <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8005782:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8005784:	e001      	b.n	800578a <HAL_ADC_ConfigChannel+0x322>
    }

  }
 8005786:	bf00      	nop
 8005788:	e000      	b.n	800578c <HAL_ADC_ConfigChannel+0x324>
      break;
 800578a:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	689b      	ldr	r3, [r3, #8]
 8005792:	f003 0303 	and.w	r3, r3, #3
 8005796:	2b01      	cmp	r3, #1
 8005798:	d108      	bne.n	80057ac <HAL_ADC_ConfigChannel+0x344>
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f003 0301 	and.w	r3, r3, #1
 80057a4:	2b01      	cmp	r3, #1
 80057a6:	d101      	bne.n	80057ac <HAL_ADC_ConfigChannel+0x344>
 80057a8:	2301      	movs	r3, #1
 80057aa:	e000      	b.n	80057ae <HAL_ADC_ConfigChannel+0x346>
 80057ac:	2300      	movs	r3, #0
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	f040 8131 	bne.w	8005a16 <HAL_ADC_ConfigChannel+0x5ae>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	68db      	ldr	r3, [r3, #12]
 80057b8:	2b01      	cmp	r3, #1
 80057ba:	d00f      	beq.n	80057dc <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	2201      	movs	r2, #1
 80057ca:	fa02 f303 	lsl.w	r3, r2, r3
 80057ce:	43da      	mvns	r2, r3
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	400a      	ands	r2, r1
 80057d6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 80057da:	e049      	b.n	8005870 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	2201      	movs	r2, #1
 80057ea:	409a      	lsls	r2, r3
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	430a      	orrs	r2, r1
 80057f2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	2b09      	cmp	r3, #9
 80057fc:	d91c      	bls.n	8005838 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	6999      	ldr	r1, [r3, #24]
 8005804:	683b      	ldr	r3, [r7, #0]
 8005806:	681a      	ldr	r2, [r3, #0]
 8005808:	4613      	mov	r3, r2
 800580a:	005b      	lsls	r3, r3, #1
 800580c:	4413      	add	r3, r2
 800580e:	3b1b      	subs	r3, #27
 8005810:	2207      	movs	r2, #7
 8005812:	fa02 f303 	lsl.w	r3, r2, r3
 8005816:	43db      	mvns	r3, r3
 8005818:	4019      	ands	r1, r3
 800581a:	683b      	ldr	r3, [r7, #0]
 800581c:	6898      	ldr	r0, [r3, #8]
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	681a      	ldr	r2, [r3, #0]
 8005822:	4613      	mov	r3, r2
 8005824:	005b      	lsls	r3, r3, #1
 8005826:	4413      	add	r3, r2
 8005828:	3b1b      	subs	r3, #27
 800582a:	fa00 f203 	lsl.w	r2, r0, r3
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	430a      	orrs	r2, r1
 8005834:	619a      	str	r2, [r3, #24]
 8005836:	e01b      	b.n	8005870 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	6959      	ldr	r1, [r3, #20]
 800583e:	683b      	ldr	r3, [r7, #0]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	1c5a      	adds	r2, r3, #1
 8005844:	4613      	mov	r3, r2
 8005846:	005b      	lsls	r3, r3, #1
 8005848:	4413      	add	r3, r2
 800584a:	2207      	movs	r2, #7
 800584c:	fa02 f303 	lsl.w	r3, r2, r3
 8005850:	43db      	mvns	r3, r3
 8005852:	4019      	ands	r1, r3
 8005854:	683b      	ldr	r3, [r7, #0]
 8005856:	6898      	ldr	r0, [r3, #8]
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	1c5a      	adds	r2, r3, #1
 800585e:	4613      	mov	r3, r2
 8005860:	005b      	lsls	r3, r3, #1
 8005862:	4413      	add	r3, r2
 8005864:	fa00 f203 	lsl.w	r2, r0, r3
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	430a      	orrs	r2, r1
 800586e:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005878:	d004      	beq.n	8005884 <HAL_ADC_ConfigChannel+0x41c>
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	4a1d      	ldr	r2, [pc, #116]	; (80058f4 <HAL_ADC_ConfigChannel+0x48c>)
 8005880:	4293      	cmp	r3, r2
 8005882:	d101      	bne.n	8005888 <HAL_ADC_ConfigChannel+0x420>
 8005884:	4b1c      	ldr	r3, [pc, #112]	; (80058f8 <HAL_ADC_ConfigChannel+0x490>)
 8005886:	e000      	b.n	800588a <HAL_ADC_ConfigChannel+0x422>
 8005888:	4b1c      	ldr	r3, [pc, #112]	; (80058fc <HAL_ADC_ConfigChannel+0x494>)
 800588a:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	2b10      	cmp	r3, #16
 8005892:	d105      	bne.n	80058a0 <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8005894:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005896:	689b      	ldr	r3, [r3, #8]
 8005898:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800589c:	2b00      	cmp	r3, #0
 800589e:	d015      	beq.n	80058cc <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80058a4:	2b11      	cmp	r3, #17
 80058a6:	d105      	bne.n	80058b4 <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80058a8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80058aa:	689b      	ldr	r3, [r3, #8]
 80058ac:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d00b      	beq.n	80058cc <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80058b4:	683b      	ldr	r3, [r7, #0]
 80058b6:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80058b8:	2b12      	cmp	r3, #18
 80058ba:	f040 80ac 	bne.w	8005a16 <HAL_ADC_ConfigChannel+0x5ae>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80058be:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80058c0:	689b      	ldr	r3, [r3, #8]
 80058c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	f040 80a5 	bne.w	8005a16 <HAL_ADC_ConfigChannel+0x5ae>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80058d4:	d102      	bne.n	80058dc <HAL_ADC_ConfigChannel+0x474>
 80058d6:	4b07      	ldr	r3, [pc, #28]	; (80058f4 <HAL_ADC_ConfigChannel+0x48c>)
 80058d8:	60fb      	str	r3, [r7, #12]
 80058da:	e023      	b.n	8005924 <HAL_ADC_ConfigChannel+0x4bc>
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	4a04      	ldr	r2, [pc, #16]	; (80058f4 <HAL_ADC_ConfigChannel+0x48c>)
 80058e2:	4293      	cmp	r3, r2
 80058e4:	d10c      	bne.n	8005900 <HAL_ADC_ConfigChannel+0x498>
 80058e6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80058ea:	60fb      	str	r3, [r7, #12]
 80058ec:	e01a      	b.n	8005924 <HAL_ADC_ConfigChannel+0x4bc>
 80058ee:	bf00      	nop
 80058f0:	83fff000 	.word	0x83fff000
 80058f4:	50000100 	.word	0x50000100
 80058f8:	50000300 	.word	0x50000300
 80058fc:	50000700 	.word	0x50000700
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	4a4a      	ldr	r2, [pc, #296]	; (8005a30 <HAL_ADC_ConfigChannel+0x5c8>)
 8005906:	4293      	cmp	r3, r2
 8005908:	d102      	bne.n	8005910 <HAL_ADC_ConfigChannel+0x4a8>
 800590a:	4b4a      	ldr	r3, [pc, #296]	; (8005a34 <HAL_ADC_ConfigChannel+0x5cc>)
 800590c:	60fb      	str	r3, [r7, #12]
 800590e:	e009      	b.n	8005924 <HAL_ADC_ConfigChannel+0x4bc>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	4a47      	ldr	r2, [pc, #284]	; (8005a34 <HAL_ADC_ConfigChannel+0x5cc>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d102      	bne.n	8005920 <HAL_ADC_ConfigChannel+0x4b8>
 800591a:	4b45      	ldr	r3, [pc, #276]	; (8005a30 <HAL_ADC_ConfigChannel+0x5c8>)
 800591c:	60fb      	str	r3, [r7, #12]
 800591e:	e001      	b.n	8005924 <HAL_ADC_ConfigChannel+0x4bc>
 8005920:	2300      	movs	r3, #0
 8005922:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	689b      	ldr	r3, [r3, #8]
 800592a:	f003 0303 	and.w	r3, r3, #3
 800592e:	2b01      	cmp	r3, #1
 8005930:	d108      	bne.n	8005944 <HAL_ADC_ConfigChannel+0x4dc>
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f003 0301 	and.w	r3, r3, #1
 800593c:	2b01      	cmp	r3, #1
 800593e:	d101      	bne.n	8005944 <HAL_ADC_ConfigChannel+0x4dc>
 8005940:	2301      	movs	r3, #1
 8005942:	e000      	b.n	8005946 <HAL_ADC_ConfigChannel+0x4de>
 8005944:	2300      	movs	r3, #0
 8005946:	2b00      	cmp	r3, #0
 8005948:	d150      	bne.n	80059ec <HAL_ADC_ConfigChannel+0x584>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800594a:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800594c:	2b00      	cmp	r3, #0
 800594e:	d010      	beq.n	8005972 <HAL_ADC_ConfigChannel+0x50a>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	689b      	ldr	r3, [r3, #8]
 8005954:	f003 0303 	and.w	r3, r3, #3
 8005958:	2b01      	cmp	r3, #1
 800595a:	d107      	bne.n	800596c <HAL_ADC_ConfigChannel+0x504>
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f003 0301 	and.w	r3, r3, #1
 8005964:	2b01      	cmp	r3, #1
 8005966:	d101      	bne.n	800596c <HAL_ADC_ConfigChannel+0x504>
 8005968:	2301      	movs	r3, #1
 800596a:	e000      	b.n	800596e <HAL_ADC_ConfigChannel+0x506>
 800596c:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800596e:	2b00      	cmp	r3, #0
 8005970:	d13c      	bne.n	80059ec <HAL_ADC_ConfigChannel+0x584>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	2b10      	cmp	r3, #16
 8005978:	d11d      	bne.n	80059b6 <HAL_ADC_ConfigChannel+0x54e>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005982:	d118      	bne.n	80059b6 <HAL_ADC_ConfigChannel+0x54e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8005984:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005986:	689b      	ldr	r3, [r3, #8]
 8005988:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800598c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800598e:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005990:	4b29      	ldr	r3, [pc, #164]	; (8005a38 <HAL_ADC_ConfigChannel+0x5d0>)
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	4a29      	ldr	r2, [pc, #164]	; (8005a3c <HAL_ADC_ConfigChannel+0x5d4>)
 8005996:	fba2 2303 	umull	r2, r3, r2, r3
 800599a:	0c9a      	lsrs	r2, r3, #18
 800599c:	4613      	mov	r3, r2
 800599e:	009b      	lsls	r3, r3, #2
 80059a0:	4413      	add	r3, r2
 80059a2:	005b      	lsls	r3, r3, #1
 80059a4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80059a6:	e002      	b.n	80059ae <HAL_ADC_ConfigChannel+0x546>
          {
            wait_loop_index--;
 80059a8:	68bb      	ldr	r3, [r7, #8]
 80059aa:	3b01      	subs	r3, #1
 80059ac:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80059ae:	68bb      	ldr	r3, [r7, #8]
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d1f9      	bne.n	80059a8 <HAL_ADC_ConfigChannel+0x540>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80059b4:	e02e      	b.n	8005a14 <HAL_ADC_ConfigChannel+0x5ac>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	2b11      	cmp	r3, #17
 80059bc:	d10b      	bne.n	80059d6 <HAL_ADC_ConfigChannel+0x56e>
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80059c6:	d106      	bne.n	80059d6 <HAL_ADC_ConfigChannel+0x56e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80059c8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80059ca:	689b      	ldr	r3, [r3, #8]
 80059cc:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80059d0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80059d2:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80059d4:	e01e      	b.n	8005a14 <HAL_ADC_ConfigChannel+0x5ac>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80059d6:	683b      	ldr	r3, [r7, #0]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	2b12      	cmp	r3, #18
 80059dc:	d11a      	bne.n	8005a14 <HAL_ADC_ConfigChannel+0x5ac>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80059de:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80059e0:	689b      	ldr	r3, [r3, #8]
 80059e2:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80059e6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80059e8:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80059ea:	e013      	b.n	8005a14 <HAL_ADC_ConfigChannel+0x5ac>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059f0:	f043 0220 	orr.w	r2, r3, #32
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 80059f8:	2301      	movs	r3, #1
 80059fa:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80059fe:	e00a      	b.n	8005a16 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a04:	f043 0220 	orr.w	r2, r3, #32
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8005a12:	e000      	b.n	8005a16 <HAL_ADC_ConfigChannel+0x5ae>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8005a14:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2200      	movs	r2, #0
 8005a1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8005a1e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8005a22:	4618      	mov	r0, r3
 8005a24:	376c      	adds	r7, #108	; 0x6c
 8005a26:	46bd      	mov	sp, r7
 8005a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2c:	4770      	bx	lr
 8005a2e:	bf00      	nop
 8005a30:	50000400 	.word	0x50000400
 8005a34:	50000500 	.word	0x50000500
 8005a38:	20000088 	.word	0x20000088
 8005a3c:	431bde83 	.word	0x431bde83

08005a40 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8005a40:	b480      	push	{r7}
 8005a42:	b099      	sub	sp, #100	; 0x64
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	6078      	str	r0, [r7, #4]
 8005a48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005a58:	d102      	bne.n	8005a60 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8005a5a:	4b6d      	ldr	r3, [pc, #436]	; (8005c10 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8005a5c:	60bb      	str	r3, [r7, #8]
 8005a5e:	e01a      	b.n	8005a96 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	4a6a      	ldr	r2, [pc, #424]	; (8005c10 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d103      	bne.n	8005a72 <HAL_ADCEx_MultiModeConfigChannel+0x32>
 8005a6a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8005a6e:	60bb      	str	r3, [r7, #8]
 8005a70:	e011      	b.n	8005a96 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	4a67      	ldr	r2, [pc, #412]	; (8005c14 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8005a78:	4293      	cmp	r3, r2
 8005a7a:	d102      	bne.n	8005a82 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8005a7c:	4b66      	ldr	r3, [pc, #408]	; (8005c18 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8005a7e:	60bb      	str	r3, [r7, #8]
 8005a80:	e009      	b.n	8005a96 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	4a64      	ldr	r2, [pc, #400]	; (8005c18 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8005a88:	4293      	cmp	r3, r2
 8005a8a:	d102      	bne.n	8005a92 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8005a8c:	4b61      	ldr	r3, [pc, #388]	; (8005c14 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8005a8e:	60bb      	str	r3, [r7, #8]
 8005a90:	e001      	b.n	8005a96 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8005a92:	2300      	movs	r3, #0
 8005a94:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8005a96:	68bb      	ldr	r3, [r7, #8]
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d101      	bne.n	8005aa0 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 8005a9c:	2301      	movs	r3, #1
 8005a9e:	e0b0      	b.n	8005c02 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005aa6:	2b01      	cmp	r3, #1
 8005aa8:	d101      	bne.n	8005aae <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8005aaa:	2302      	movs	r3, #2
 8005aac:	e0a9      	b.n	8005c02 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2201      	movs	r2, #1
 8005ab2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	689b      	ldr	r3, [r3, #8]
 8005abc:	f003 0304 	and.w	r3, r3, #4
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	f040 808d 	bne.w	8005be0 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8005ac6:	68bb      	ldr	r3, [r7, #8]
 8005ac8:	689b      	ldr	r3, [r3, #8]
 8005aca:	f003 0304 	and.w	r3, r3, #4
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	f040 8086 	bne.w	8005be0 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005adc:	d004      	beq.n	8005ae8 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	4a4b      	ldr	r2, [pc, #300]	; (8005c10 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8005ae4:	4293      	cmp	r3, r2
 8005ae6:	d101      	bne.n	8005aec <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8005ae8:	4b4c      	ldr	r3, [pc, #304]	; (8005c1c <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 8005aea:	e000      	b.n	8005aee <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8005aec:	4b4c      	ldr	r3, [pc, #304]	; (8005c20 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 8005aee:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d040      	beq.n	8005b7a <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8005af8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005afa:	689b      	ldr	r3, [r3, #8]
 8005afc:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005b00:	683b      	ldr	r3, [r7, #0]
 8005b02:	6859      	ldr	r1, [r3, #4]
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005b0a:	035b      	lsls	r3, r3, #13
 8005b0c:	430b      	orrs	r3, r1
 8005b0e:	431a      	orrs	r2, r3
 8005b10:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005b12:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	689b      	ldr	r3, [r3, #8]
 8005b1a:	f003 0303 	and.w	r3, r3, #3
 8005b1e:	2b01      	cmp	r3, #1
 8005b20:	d108      	bne.n	8005b34 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f003 0301 	and.w	r3, r3, #1
 8005b2c:	2b01      	cmp	r3, #1
 8005b2e:	d101      	bne.n	8005b34 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8005b30:	2301      	movs	r3, #1
 8005b32:	e000      	b.n	8005b36 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 8005b34:	2300      	movs	r3, #0
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d15c      	bne.n	8005bf4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8005b3a:	68bb      	ldr	r3, [r7, #8]
 8005b3c:	689b      	ldr	r3, [r3, #8]
 8005b3e:	f003 0303 	and.w	r3, r3, #3
 8005b42:	2b01      	cmp	r3, #1
 8005b44:	d107      	bne.n	8005b56 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8005b46:	68bb      	ldr	r3, [r7, #8]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f003 0301 	and.w	r3, r3, #1
 8005b4e:	2b01      	cmp	r3, #1
 8005b50:	d101      	bne.n	8005b56 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8005b52:	2301      	movs	r3, #1
 8005b54:	e000      	b.n	8005b58 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8005b56:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d14b      	bne.n	8005bf4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8005b5c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005b5e:	689b      	ldr	r3, [r3, #8]
 8005b60:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8005b64:	f023 030f 	bic.w	r3, r3, #15
 8005b68:	683a      	ldr	r2, [r7, #0]
 8005b6a:	6811      	ldr	r1, [r2, #0]
 8005b6c:	683a      	ldr	r2, [r7, #0]
 8005b6e:	6892      	ldr	r2, [r2, #8]
 8005b70:	430a      	orrs	r2, r1
 8005b72:	431a      	orrs	r2, r3
 8005b74:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005b76:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8005b78:	e03c      	b.n	8005bf4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8005b7a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005b7c:	689b      	ldr	r3, [r3, #8]
 8005b7e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005b82:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005b84:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	689b      	ldr	r3, [r3, #8]
 8005b8c:	f003 0303 	and.w	r3, r3, #3
 8005b90:	2b01      	cmp	r3, #1
 8005b92:	d108      	bne.n	8005ba6 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f003 0301 	and.w	r3, r3, #1
 8005b9e:	2b01      	cmp	r3, #1
 8005ba0:	d101      	bne.n	8005ba6 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8005ba2:	2301      	movs	r3, #1
 8005ba4:	e000      	b.n	8005ba8 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8005ba6:	2300      	movs	r3, #0
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d123      	bne.n	8005bf4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8005bac:	68bb      	ldr	r3, [r7, #8]
 8005bae:	689b      	ldr	r3, [r3, #8]
 8005bb0:	f003 0303 	and.w	r3, r3, #3
 8005bb4:	2b01      	cmp	r3, #1
 8005bb6:	d107      	bne.n	8005bc8 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8005bb8:	68bb      	ldr	r3, [r7, #8]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f003 0301 	and.w	r3, r3, #1
 8005bc0:	2b01      	cmp	r3, #1
 8005bc2:	d101      	bne.n	8005bc8 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8005bc4:	2301      	movs	r3, #1
 8005bc6:	e000      	b.n	8005bca <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8005bc8:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d112      	bne.n	8005bf4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8005bce:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005bd0:	689b      	ldr	r3, [r3, #8]
 8005bd2:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8005bd6:	f023 030f 	bic.w	r3, r3, #15
 8005bda:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005bdc:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8005bde:	e009      	b.n	8005bf4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005be4:	f043 0220 	orr.w	r2, r3, #32
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8005bec:	2301      	movs	r3, #1
 8005bee:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8005bf2:	e000      	b.n	8005bf6 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8005bf4:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8005bfe:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 8005c02:	4618      	mov	r0, r3
 8005c04:	3764      	adds	r7, #100	; 0x64
 8005c06:	46bd      	mov	sp, r7
 8005c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0c:	4770      	bx	lr
 8005c0e:	bf00      	nop
 8005c10:	50000100 	.word	0x50000100
 8005c14:	50000400 	.word	0x50000400
 8005c18:	50000500 	.word	0x50000500
 8005c1c:	50000300 	.word	0x50000300
 8005c20:	50000700 	.word	0x50000700

08005c24 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b084      	sub	sp, #16
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	689b      	ldr	r3, [r3, #8]
 8005c36:	f003 0303 	and.w	r3, r3, #3
 8005c3a:	2b01      	cmp	r3, #1
 8005c3c:	d108      	bne.n	8005c50 <ADC_Enable+0x2c>
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f003 0301 	and.w	r3, r3, #1
 8005c48:	2b01      	cmp	r3, #1
 8005c4a:	d101      	bne.n	8005c50 <ADC_Enable+0x2c>
 8005c4c:	2301      	movs	r3, #1
 8005c4e:	e000      	b.n	8005c52 <ADC_Enable+0x2e>
 8005c50:	2300      	movs	r3, #0
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d143      	bne.n	8005cde <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	689a      	ldr	r2, [r3, #8]
 8005c5c:	4b22      	ldr	r3, [pc, #136]	; (8005ce8 <ADC_Enable+0xc4>)
 8005c5e:	4013      	ands	r3, r2
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d00d      	beq.n	8005c80 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c68:	f043 0210 	orr.w	r2, r3, #16
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c74:	f043 0201 	orr.w	r2, r3, #1
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8005c7c:	2301      	movs	r3, #1
 8005c7e:	e02f      	b.n	8005ce0 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	689a      	ldr	r2, [r3, #8]
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f042 0201 	orr.w	r2, r2, #1
 8005c8e:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8005c90:	f7ff f81a 	bl	8004cc8 <HAL_GetTick>
 8005c94:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8005c96:	e01b      	b.n	8005cd0 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005c98:	f7ff f816 	bl	8004cc8 <HAL_GetTick>
 8005c9c:	4602      	mov	r2, r0
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	1ad3      	subs	r3, r2, r3
 8005ca2:	2b02      	cmp	r3, #2
 8005ca4:	d914      	bls.n	8005cd0 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f003 0301 	and.w	r3, r3, #1
 8005cb0:	2b01      	cmp	r3, #1
 8005cb2:	d00d      	beq.n	8005cd0 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cb8:	f043 0210 	orr.w	r2, r3, #16
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cc4:	f043 0201 	orr.w	r2, r3, #1
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8005ccc:	2301      	movs	r3, #1
 8005cce:	e007      	b.n	8005ce0 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f003 0301 	and.w	r3, r3, #1
 8005cda:	2b01      	cmp	r3, #1
 8005cdc:	d1dc      	bne.n	8005c98 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8005cde:	2300      	movs	r3, #0
}
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	3710      	adds	r7, #16
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	bd80      	pop	{r7, pc}
 8005ce8:	8000003f 	.word	0x8000003f

08005cec <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b084      	sub	sp, #16
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	689b      	ldr	r3, [r3, #8]
 8005cfe:	f003 0303 	and.w	r3, r3, #3
 8005d02:	2b01      	cmp	r3, #1
 8005d04:	d108      	bne.n	8005d18 <ADC_Disable+0x2c>
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f003 0301 	and.w	r3, r3, #1
 8005d10:	2b01      	cmp	r3, #1
 8005d12:	d101      	bne.n	8005d18 <ADC_Disable+0x2c>
 8005d14:	2301      	movs	r3, #1
 8005d16:	e000      	b.n	8005d1a <ADC_Disable+0x2e>
 8005d18:	2300      	movs	r3, #0
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d047      	beq.n	8005dae <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	689b      	ldr	r3, [r3, #8]
 8005d24:	f003 030d 	and.w	r3, r3, #13
 8005d28:	2b01      	cmp	r3, #1
 8005d2a:	d10f      	bne.n	8005d4c <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	689a      	ldr	r2, [r3, #8]
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f042 0202 	orr.w	r2, r2, #2
 8005d3a:	609a      	str	r2, [r3, #8]
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	2203      	movs	r2, #3
 8005d42:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8005d44:	f7fe ffc0 	bl	8004cc8 <HAL_GetTick>
 8005d48:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8005d4a:	e029      	b.n	8005da0 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d50:	f043 0210 	orr.w	r2, r3, #16
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d5c:	f043 0201 	orr.w	r2, r3, #1
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8005d64:	2301      	movs	r3, #1
 8005d66:	e023      	b.n	8005db0 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005d68:	f7fe ffae 	bl	8004cc8 <HAL_GetTick>
 8005d6c:	4602      	mov	r2, r0
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	1ad3      	subs	r3, r2, r3
 8005d72:	2b02      	cmp	r3, #2
 8005d74:	d914      	bls.n	8005da0 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	689b      	ldr	r3, [r3, #8]
 8005d7c:	f003 0301 	and.w	r3, r3, #1
 8005d80:	2b01      	cmp	r3, #1
 8005d82:	d10d      	bne.n	8005da0 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d88:	f043 0210 	orr.w	r2, r3, #16
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d94:	f043 0201 	orr.w	r2, r3, #1
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8005d9c:	2301      	movs	r3, #1
 8005d9e:	e007      	b.n	8005db0 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	689b      	ldr	r3, [r3, #8]
 8005da6:	f003 0301 	and.w	r3, r3, #1
 8005daa:	2b01      	cmp	r3, #1
 8005dac:	d0dc      	beq.n	8005d68 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8005dae:	2300      	movs	r3, #0
}
 8005db0:	4618      	mov	r0, r3
 8005db2:	3710      	adds	r7, #16
 8005db4:	46bd      	mov	sp, r7
 8005db6:	bd80      	pop	{r7, pc}

08005db8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005db8:	b480      	push	{r7}
 8005dba:	b085      	sub	sp, #20
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	f003 0307 	and.w	r3, r3, #7
 8005dc6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005dc8:	4b0c      	ldr	r3, [pc, #48]	; (8005dfc <__NVIC_SetPriorityGrouping+0x44>)
 8005dca:	68db      	ldr	r3, [r3, #12]
 8005dcc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005dce:	68ba      	ldr	r2, [r7, #8]
 8005dd0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005dd4:	4013      	ands	r3, r2
 8005dd6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005ddc:	68bb      	ldr	r3, [r7, #8]
 8005dde:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005de0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005de4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005de8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005dea:	4a04      	ldr	r2, [pc, #16]	; (8005dfc <__NVIC_SetPriorityGrouping+0x44>)
 8005dec:	68bb      	ldr	r3, [r7, #8]
 8005dee:	60d3      	str	r3, [r2, #12]
}
 8005df0:	bf00      	nop
 8005df2:	3714      	adds	r7, #20
 8005df4:	46bd      	mov	sp, r7
 8005df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfa:	4770      	bx	lr
 8005dfc:	e000ed00 	.word	0xe000ed00

08005e00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005e00:	b480      	push	{r7}
 8005e02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005e04:	4b04      	ldr	r3, [pc, #16]	; (8005e18 <__NVIC_GetPriorityGrouping+0x18>)
 8005e06:	68db      	ldr	r3, [r3, #12]
 8005e08:	0a1b      	lsrs	r3, r3, #8
 8005e0a:	f003 0307 	and.w	r3, r3, #7
}
 8005e0e:	4618      	mov	r0, r3
 8005e10:	46bd      	mov	sp, r7
 8005e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e16:	4770      	bx	lr
 8005e18:	e000ed00 	.word	0xe000ed00

08005e1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005e1c:	b480      	push	{r7}
 8005e1e:	b083      	sub	sp, #12
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	4603      	mov	r3, r0
 8005e24:	6039      	str	r1, [r7, #0]
 8005e26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005e28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	db0a      	blt.n	8005e46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	b2da      	uxtb	r2, r3
 8005e34:	490c      	ldr	r1, [pc, #48]	; (8005e68 <__NVIC_SetPriority+0x4c>)
 8005e36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e3a:	0112      	lsls	r2, r2, #4
 8005e3c:	b2d2      	uxtb	r2, r2
 8005e3e:	440b      	add	r3, r1
 8005e40:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005e44:	e00a      	b.n	8005e5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	b2da      	uxtb	r2, r3
 8005e4a:	4908      	ldr	r1, [pc, #32]	; (8005e6c <__NVIC_SetPriority+0x50>)
 8005e4c:	79fb      	ldrb	r3, [r7, #7]
 8005e4e:	f003 030f 	and.w	r3, r3, #15
 8005e52:	3b04      	subs	r3, #4
 8005e54:	0112      	lsls	r2, r2, #4
 8005e56:	b2d2      	uxtb	r2, r2
 8005e58:	440b      	add	r3, r1
 8005e5a:	761a      	strb	r2, [r3, #24]
}
 8005e5c:	bf00      	nop
 8005e5e:	370c      	adds	r7, #12
 8005e60:	46bd      	mov	sp, r7
 8005e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e66:	4770      	bx	lr
 8005e68:	e000e100 	.word	0xe000e100
 8005e6c:	e000ed00 	.word	0xe000ed00

08005e70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005e70:	b480      	push	{r7}
 8005e72:	b089      	sub	sp, #36	; 0x24
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	60f8      	str	r0, [r7, #12]
 8005e78:	60b9      	str	r1, [r7, #8]
 8005e7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	f003 0307 	and.w	r3, r3, #7
 8005e82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005e84:	69fb      	ldr	r3, [r7, #28]
 8005e86:	f1c3 0307 	rsb	r3, r3, #7
 8005e8a:	2b04      	cmp	r3, #4
 8005e8c:	bf28      	it	cs
 8005e8e:	2304      	movcs	r3, #4
 8005e90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005e92:	69fb      	ldr	r3, [r7, #28]
 8005e94:	3304      	adds	r3, #4
 8005e96:	2b06      	cmp	r3, #6
 8005e98:	d902      	bls.n	8005ea0 <NVIC_EncodePriority+0x30>
 8005e9a:	69fb      	ldr	r3, [r7, #28]
 8005e9c:	3b03      	subs	r3, #3
 8005e9e:	e000      	b.n	8005ea2 <NVIC_EncodePriority+0x32>
 8005ea0:	2300      	movs	r3, #0
 8005ea2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005ea4:	f04f 32ff 	mov.w	r2, #4294967295
 8005ea8:	69bb      	ldr	r3, [r7, #24]
 8005eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8005eae:	43da      	mvns	r2, r3
 8005eb0:	68bb      	ldr	r3, [r7, #8]
 8005eb2:	401a      	ands	r2, r3
 8005eb4:	697b      	ldr	r3, [r7, #20]
 8005eb6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005eb8:	f04f 31ff 	mov.w	r1, #4294967295
 8005ebc:	697b      	ldr	r3, [r7, #20]
 8005ebe:	fa01 f303 	lsl.w	r3, r1, r3
 8005ec2:	43d9      	mvns	r1, r3
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005ec8:	4313      	orrs	r3, r2
         );
}
 8005eca:	4618      	mov	r0, r3
 8005ecc:	3724      	adds	r7, #36	; 0x24
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed4:	4770      	bx	lr
	...

08005ed8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005ed8:	b580      	push	{r7, lr}
 8005eda:	b082      	sub	sp, #8
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	3b01      	subs	r3, #1
 8005ee4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005ee8:	d301      	bcc.n	8005eee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005eea:	2301      	movs	r3, #1
 8005eec:	e00f      	b.n	8005f0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005eee:	4a0a      	ldr	r2, [pc, #40]	; (8005f18 <SysTick_Config+0x40>)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	3b01      	subs	r3, #1
 8005ef4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005ef6:	210f      	movs	r1, #15
 8005ef8:	f04f 30ff 	mov.w	r0, #4294967295
 8005efc:	f7ff ff8e 	bl	8005e1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005f00:	4b05      	ldr	r3, [pc, #20]	; (8005f18 <SysTick_Config+0x40>)
 8005f02:	2200      	movs	r2, #0
 8005f04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005f06:	4b04      	ldr	r3, [pc, #16]	; (8005f18 <SysTick_Config+0x40>)
 8005f08:	2207      	movs	r2, #7
 8005f0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005f0c:	2300      	movs	r3, #0
}
 8005f0e:	4618      	mov	r0, r3
 8005f10:	3708      	adds	r7, #8
 8005f12:	46bd      	mov	sp, r7
 8005f14:	bd80      	pop	{r7, pc}
 8005f16:	bf00      	nop
 8005f18:	e000e010 	.word	0xe000e010

08005f1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	b082      	sub	sp, #8
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005f24:	6878      	ldr	r0, [r7, #4]
 8005f26:	f7ff ff47 	bl	8005db8 <__NVIC_SetPriorityGrouping>
}
 8005f2a:	bf00      	nop
 8005f2c:	3708      	adds	r7, #8
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	bd80      	pop	{r7, pc}

08005f32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005f32:	b580      	push	{r7, lr}
 8005f34:	b086      	sub	sp, #24
 8005f36:	af00      	add	r7, sp, #0
 8005f38:	4603      	mov	r3, r0
 8005f3a:	60b9      	str	r1, [r7, #8]
 8005f3c:	607a      	str	r2, [r7, #4]
 8005f3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005f40:	2300      	movs	r3, #0
 8005f42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005f44:	f7ff ff5c 	bl	8005e00 <__NVIC_GetPriorityGrouping>
 8005f48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005f4a:	687a      	ldr	r2, [r7, #4]
 8005f4c:	68b9      	ldr	r1, [r7, #8]
 8005f4e:	6978      	ldr	r0, [r7, #20]
 8005f50:	f7ff ff8e 	bl	8005e70 <NVIC_EncodePriority>
 8005f54:	4602      	mov	r2, r0
 8005f56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005f5a:	4611      	mov	r1, r2
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	f7ff ff5d 	bl	8005e1c <__NVIC_SetPriority>
}
 8005f62:	bf00      	nop
 8005f64:	3718      	adds	r7, #24
 8005f66:	46bd      	mov	sp, r7
 8005f68:	bd80      	pop	{r7, pc}

08005f6a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005f6a:	b580      	push	{r7, lr}
 8005f6c:	b082      	sub	sp, #8
 8005f6e:	af00      	add	r7, sp, #0
 8005f70:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005f72:	6878      	ldr	r0, [r7, #4]
 8005f74:	f7ff ffb0 	bl	8005ed8 <SysTick_Config>
 8005f78:	4603      	mov	r3, r0
}
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	3708      	adds	r7, #8
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	bd80      	pop	{r7, pc}
	...

08005f84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005f84:	b480      	push	{r7}
 8005f86:	b087      	sub	sp, #28
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]
 8005f8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005f8e:	2300      	movs	r3, #0
 8005f90:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005f92:	e154      	b.n	800623e <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	681a      	ldr	r2, [r3, #0]
 8005f98:	2101      	movs	r1, #1
 8005f9a:	697b      	ldr	r3, [r7, #20]
 8005f9c:	fa01 f303 	lsl.w	r3, r1, r3
 8005fa0:	4013      	ands	r3, r2
 8005fa2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	f000 8146 	beq.w	8006238 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	685b      	ldr	r3, [r3, #4]
 8005fb0:	f003 0303 	and.w	r3, r3, #3
 8005fb4:	2b01      	cmp	r3, #1
 8005fb6:	d005      	beq.n	8005fc4 <HAL_GPIO_Init+0x40>
 8005fb8:	683b      	ldr	r3, [r7, #0]
 8005fba:	685b      	ldr	r3, [r3, #4]
 8005fbc:	f003 0303 	and.w	r3, r3, #3
 8005fc0:	2b02      	cmp	r3, #2
 8005fc2:	d130      	bne.n	8006026 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	689b      	ldr	r3, [r3, #8]
 8005fc8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8005fca:	697b      	ldr	r3, [r7, #20]
 8005fcc:	005b      	lsls	r3, r3, #1
 8005fce:	2203      	movs	r2, #3
 8005fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8005fd4:	43db      	mvns	r3, r3
 8005fd6:	693a      	ldr	r2, [r7, #16]
 8005fd8:	4013      	ands	r3, r2
 8005fda:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005fdc:	683b      	ldr	r3, [r7, #0]
 8005fde:	68da      	ldr	r2, [r3, #12]
 8005fe0:	697b      	ldr	r3, [r7, #20]
 8005fe2:	005b      	lsls	r3, r3, #1
 8005fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8005fe8:	693a      	ldr	r2, [r7, #16]
 8005fea:	4313      	orrs	r3, r2
 8005fec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	693a      	ldr	r2, [r7, #16]
 8005ff2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	685b      	ldr	r3, [r3, #4]
 8005ff8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005ffa:	2201      	movs	r2, #1
 8005ffc:	697b      	ldr	r3, [r7, #20]
 8005ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8006002:	43db      	mvns	r3, r3
 8006004:	693a      	ldr	r2, [r7, #16]
 8006006:	4013      	ands	r3, r2
 8006008:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	685b      	ldr	r3, [r3, #4]
 800600e:	091b      	lsrs	r3, r3, #4
 8006010:	f003 0201 	and.w	r2, r3, #1
 8006014:	697b      	ldr	r3, [r7, #20]
 8006016:	fa02 f303 	lsl.w	r3, r2, r3
 800601a:	693a      	ldr	r2, [r7, #16]
 800601c:	4313      	orrs	r3, r2
 800601e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	693a      	ldr	r2, [r7, #16]
 8006024:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006026:	683b      	ldr	r3, [r7, #0]
 8006028:	685b      	ldr	r3, [r3, #4]
 800602a:	f003 0303 	and.w	r3, r3, #3
 800602e:	2b03      	cmp	r3, #3
 8006030:	d017      	beq.n	8006062 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	68db      	ldr	r3, [r3, #12]
 8006036:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8006038:	697b      	ldr	r3, [r7, #20]
 800603a:	005b      	lsls	r3, r3, #1
 800603c:	2203      	movs	r2, #3
 800603e:	fa02 f303 	lsl.w	r3, r2, r3
 8006042:	43db      	mvns	r3, r3
 8006044:	693a      	ldr	r2, [r7, #16]
 8006046:	4013      	ands	r3, r2
 8006048:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800604a:	683b      	ldr	r3, [r7, #0]
 800604c:	689a      	ldr	r2, [r3, #8]
 800604e:	697b      	ldr	r3, [r7, #20]
 8006050:	005b      	lsls	r3, r3, #1
 8006052:	fa02 f303 	lsl.w	r3, r2, r3
 8006056:	693a      	ldr	r2, [r7, #16]
 8006058:	4313      	orrs	r3, r2
 800605a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	693a      	ldr	r2, [r7, #16]
 8006060:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006062:	683b      	ldr	r3, [r7, #0]
 8006064:	685b      	ldr	r3, [r3, #4]
 8006066:	f003 0303 	and.w	r3, r3, #3
 800606a:	2b02      	cmp	r3, #2
 800606c:	d123      	bne.n	80060b6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800606e:	697b      	ldr	r3, [r7, #20]
 8006070:	08da      	lsrs	r2, r3, #3
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	3208      	adds	r2, #8
 8006076:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800607a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800607c:	697b      	ldr	r3, [r7, #20]
 800607e:	f003 0307 	and.w	r3, r3, #7
 8006082:	009b      	lsls	r3, r3, #2
 8006084:	220f      	movs	r2, #15
 8006086:	fa02 f303 	lsl.w	r3, r2, r3
 800608a:	43db      	mvns	r3, r3
 800608c:	693a      	ldr	r2, [r7, #16]
 800608e:	4013      	ands	r3, r2
 8006090:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8006092:	683b      	ldr	r3, [r7, #0]
 8006094:	691a      	ldr	r2, [r3, #16]
 8006096:	697b      	ldr	r3, [r7, #20]
 8006098:	f003 0307 	and.w	r3, r3, #7
 800609c:	009b      	lsls	r3, r3, #2
 800609e:	fa02 f303 	lsl.w	r3, r2, r3
 80060a2:	693a      	ldr	r2, [r7, #16]
 80060a4:	4313      	orrs	r3, r2
 80060a6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80060a8:	697b      	ldr	r3, [r7, #20]
 80060aa:	08da      	lsrs	r2, r3, #3
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	3208      	adds	r2, #8
 80060b0:	6939      	ldr	r1, [r7, #16]
 80060b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80060bc:	697b      	ldr	r3, [r7, #20]
 80060be:	005b      	lsls	r3, r3, #1
 80060c0:	2203      	movs	r2, #3
 80060c2:	fa02 f303 	lsl.w	r3, r2, r3
 80060c6:	43db      	mvns	r3, r3
 80060c8:	693a      	ldr	r2, [r7, #16]
 80060ca:	4013      	ands	r3, r2
 80060cc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	685b      	ldr	r3, [r3, #4]
 80060d2:	f003 0203 	and.w	r2, r3, #3
 80060d6:	697b      	ldr	r3, [r7, #20]
 80060d8:	005b      	lsls	r3, r3, #1
 80060da:	fa02 f303 	lsl.w	r3, r2, r3
 80060de:	693a      	ldr	r2, [r7, #16]
 80060e0:	4313      	orrs	r3, r2
 80060e2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	693a      	ldr	r2, [r7, #16]
 80060e8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	685b      	ldr	r3, [r3, #4]
 80060ee:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	f000 80a0 	beq.w	8006238 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80060f8:	4b58      	ldr	r3, [pc, #352]	; (800625c <HAL_GPIO_Init+0x2d8>)
 80060fa:	699b      	ldr	r3, [r3, #24]
 80060fc:	4a57      	ldr	r2, [pc, #348]	; (800625c <HAL_GPIO_Init+0x2d8>)
 80060fe:	f043 0301 	orr.w	r3, r3, #1
 8006102:	6193      	str	r3, [r2, #24]
 8006104:	4b55      	ldr	r3, [pc, #340]	; (800625c <HAL_GPIO_Init+0x2d8>)
 8006106:	699b      	ldr	r3, [r3, #24]
 8006108:	f003 0301 	and.w	r3, r3, #1
 800610c:	60bb      	str	r3, [r7, #8]
 800610e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8006110:	4a53      	ldr	r2, [pc, #332]	; (8006260 <HAL_GPIO_Init+0x2dc>)
 8006112:	697b      	ldr	r3, [r7, #20]
 8006114:	089b      	lsrs	r3, r3, #2
 8006116:	3302      	adds	r3, #2
 8006118:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800611c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800611e:	697b      	ldr	r3, [r7, #20]
 8006120:	f003 0303 	and.w	r3, r3, #3
 8006124:	009b      	lsls	r3, r3, #2
 8006126:	220f      	movs	r2, #15
 8006128:	fa02 f303 	lsl.w	r3, r2, r3
 800612c:	43db      	mvns	r3, r3
 800612e:	693a      	ldr	r2, [r7, #16]
 8006130:	4013      	ands	r3, r2
 8006132:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800613a:	d019      	beq.n	8006170 <HAL_GPIO_Init+0x1ec>
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	4a49      	ldr	r2, [pc, #292]	; (8006264 <HAL_GPIO_Init+0x2e0>)
 8006140:	4293      	cmp	r3, r2
 8006142:	d013      	beq.n	800616c <HAL_GPIO_Init+0x1e8>
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	4a48      	ldr	r2, [pc, #288]	; (8006268 <HAL_GPIO_Init+0x2e4>)
 8006148:	4293      	cmp	r3, r2
 800614a:	d00d      	beq.n	8006168 <HAL_GPIO_Init+0x1e4>
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	4a47      	ldr	r2, [pc, #284]	; (800626c <HAL_GPIO_Init+0x2e8>)
 8006150:	4293      	cmp	r3, r2
 8006152:	d007      	beq.n	8006164 <HAL_GPIO_Init+0x1e0>
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	4a46      	ldr	r2, [pc, #280]	; (8006270 <HAL_GPIO_Init+0x2ec>)
 8006158:	4293      	cmp	r3, r2
 800615a:	d101      	bne.n	8006160 <HAL_GPIO_Init+0x1dc>
 800615c:	2304      	movs	r3, #4
 800615e:	e008      	b.n	8006172 <HAL_GPIO_Init+0x1ee>
 8006160:	2305      	movs	r3, #5
 8006162:	e006      	b.n	8006172 <HAL_GPIO_Init+0x1ee>
 8006164:	2303      	movs	r3, #3
 8006166:	e004      	b.n	8006172 <HAL_GPIO_Init+0x1ee>
 8006168:	2302      	movs	r3, #2
 800616a:	e002      	b.n	8006172 <HAL_GPIO_Init+0x1ee>
 800616c:	2301      	movs	r3, #1
 800616e:	e000      	b.n	8006172 <HAL_GPIO_Init+0x1ee>
 8006170:	2300      	movs	r3, #0
 8006172:	697a      	ldr	r2, [r7, #20]
 8006174:	f002 0203 	and.w	r2, r2, #3
 8006178:	0092      	lsls	r2, r2, #2
 800617a:	4093      	lsls	r3, r2
 800617c:	693a      	ldr	r2, [r7, #16]
 800617e:	4313      	orrs	r3, r2
 8006180:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8006182:	4937      	ldr	r1, [pc, #220]	; (8006260 <HAL_GPIO_Init+0x2dc>)
 8006184:	697b      	ldr	r3, [r7, #20]
 8006186:	089b      	lsrs	r3, r3, #2
 8006188:	3302      	adds	r3, #2
 800618a:	693a      	ldr	r2, [r7, #16]
 800618c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006190:	4b38      	ldr	r3, [pc, #224]	; (8006274 <HAL_GPIO_Init+0x2f0>)
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	43db      	mvns	r3, r3
 800619a:	693a      	ldr	r2, [r7, #16]
 800619c:	4013      	ands	r3, r2
 800619e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80061a0:	683b      	ldr	r3, [r7, #0]
 80061a2:	685b      	ldr	r3, [r3, #4]
 80061a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d003      	beq.n	80061b4 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80061ac:	693a      	ldr	r2, [r7, #16]
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	4313      	orrs	r3, r2
 80061b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80061b4:	4a2f      	ldr	r2, [pc, #188]	; (8006274 <HAL_GPIO_Init+0x2f0>)
 80061b6:	693b      	ldr	r3, [r7, #16]
 80061b8:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80061ba:	4b2e      	ldr	r3, [pc, #184]	; (8006274 <HAL_GPIO_Init+0x2f0>)
 80061bc:	685b      	ldr	r3, [r3, #4]
 80061be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	43db      	mvns	r3, r3
 80061c4:	693a      	ldr	r2, [r7, #16]
 80061c6:	4013      	ands	r3, r2
 80061c8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	685b      	ldr	r3, [r3, #4]
 80061ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d003      	beq.n	80061de <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80061d6:	693a      	ldr	r2, [r7, #16]
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	4313      	orrs	r3, r2
 80061dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80061de:	4a25      	ldr	r2, [pc, #148]	; (8006274 <HAL_GPIO_Init+0x2f0>)
 80061e0:	693b      	ldr	r3, [r7, #16]
 80061e2:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80061e4:	4b23      	ldr	r3, [pc, #140]	; (8006274 <HAL_GPIO_Init+0x2f0>)
 80061e6:	689b      	ldr	r3, [r3, #8]
 80061e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	43db      	mvns	r3, r3
 80061ee:	693a      	ldr	r2, [r7, #16]
 80061f0:	4013      	ands	r3, r2
 80061f2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	685b      	ldr	r3, [r3, #4]
 80061f8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d003      	beq.n	8006208 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8006200:	693a      	ldr	r2, [r7, #16]
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	4313      	orrs	r3, r2
 8006206:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8006208:	4a1a      	ldr	r2, [pc, #104]	; (8006274 <HAL_GPIO_Init+0x2f0>)
 800620a:	693b      	ldr	r3, [r7, #16]
 800620c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800620e:	4b19      	ldr	r3, [pc, #100]	; (8006274 <HAL_GPIO_Init+0x2f0>)
 8006210:	68db      	ldr	r3, [r3, #12]
 8006212:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	43db      	mvns	r3, r3
 8006218:	693a      	ldr	r2, [r7, #16]
 800621a:	4013      	ands	r3, r2
 800621c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800621e:	683b      	ldr	r3, [r7, #0]
 8006220:	685b      	ldr	r3, [r3, #4]
 8006222:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006226:	2b00      	cmp	r3, #0
 8006228:	d003      	beq.n	8006232 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800622a:	693a      	ldr	r2, [r7, #16]
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	4313      	orrs	r3, r2
 8006230:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8006232:	4a10      	ldr	r2, [pc, #64]	; (8006274 <HAL_GPIO_Init+0x2f0>)
 8006234:	693b      	ldr	r3, [r7, #16]
 8006236:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8006238:	697b      	ldr	r3, [r7, #20]
 800623a:	3301      	adds	r3, #1
 800623c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800623e:	683b      	ldr	r3, [r7, #0]
 8006240:	681a      	ldr	r2, [r3, #0]
 8006242:	697b      	ldr	r3, [r7, #20]
 8006244:	fa22 f303 	lsr.w	r3, r2, r3
 8006248:	2b00      	cmp	r3, #0
 800624a:	f47f aea3 	bne.w	8005f94 <HAL_GPIO_Init+0x10>
  }
}
 800624e:	bf00      	nop
 8006250:	bf00      	nop
 8006252:	371c      	adds	r7, #28
 8006254:	46bd      	mov	sp, r7
 8006256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625a:	4770      	bx	lr
 800625c:	40021000 	.word	0x40021000
 8006260:	40010000 	.word	0x40010000
 8006264:	48000400 	.word	0x48000400
 8006268:	48000800 	.word	0x48000800
 800626c:	48000c00 	.word	0x48000c00
 8006270:	48001000 	.word	0x48001000
 8006274:	40010400 	.word	0x40010400

08006278 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006278:	b480      	push	{r7}
 800627a:	b085      	sub	sp, #20
 800627c:	af00      	add	r7, sp, #0
 800627e:	6078      	str	r0, [r7, #4]
 8006280:	460b      	mov	r3, r1
 8006282:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	691a      	ldr	r2, [r3, #16]
 8006288:	887b      	ldrh	r3, [r7, #2]
 800628a:	4013      	ands	r3, r2
 800628c:	2b00      	cmp	r3, #0
 800628e:	d002      	beq.n	8006296 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006290:	2301      	movs	r3, #1
 8006292:	73fb      	strb	r3, [r7, #15]
 8006294:	e001      	b.n	800629a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006296:	2300      	movs	r3, #0
 8006298:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800629a:	7bfb      	ldrb	r3, [r7, #15]
}
 800629c:	4618      	mov	r0, r3
 800629e:	3714      	adds	r7, #20
 80062a0:	46bd      	mov	sp, r7
 80062a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a6:	4770      	bx	lr

080062a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80062a8:	b480      	push	{r7}
 80062aa:	b083      	sub	sp, #12
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
 80062b0:	460b      	mov	r3, r1
 80062b2:	807b      	strh	r3, [r7, #2]
 80062b4:	4613      	mov	r3, r2
 80062b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80062b8:	787b      	ldrb	r3, [r7, #1]
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d003      	beq.n	80062c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80062be:	887a      	ldrh	r2, [r7, #2]
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80062c4:	e002      	b.n	80062cc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80062c6:	887a      	ldrh	r2, [r7, #2]
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	629a      	str	r2, [r3, #40]	; 0x28
}
 80062cc:	bf00      	nop
 80062ce:	370c      	adds	r7, #12
 80062d0:	46bd      	mov	sp, r7
 80062d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d6:	4770      	bx	lr

080062d8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80062d8:	b580      	push	{r7, lr}
 80062da:	b082      	sub	sp, #8
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d101      	bne.n	80062ea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80062e6:	2301      	movs	r3, #1
 80062e8:	e081      	b.n	80063ee <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80062f0:	b2db      	uxtb	r3, r3
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d106      	bne.n	8006304 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2200      	movs	r2, #0
 80062fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80062fe:	6878      	ldr	r0, [r7, #4]
 8006300:	f7fe f834 	bl	800436c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2224      	movs	r2, #36	; 0x24
 8006308:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	681a      	ldr	r2, [r3, #0]
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	f022 0201 	bic.w	r2, r2, #1
 800631a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	685a      	ldr	r2, [r3, #4]
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006328:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	689a      	ldr	r2, [r3, #8]
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006338:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	68db      	ldr	r3, [r3, #12]
 800633e:	2b01      	cmp	r3, #1
 8006340:	d107      	bne.n	8006352 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	689a      	ldr	r2, [r3, #8]
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800634e:	609a      	str	r2, [r3, #8]
 8006350:	e006      	b.n	8006360 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	689a      	ldr	r2, [r3, #8]
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800635e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	68db      	ldr	r3, [r3, #12]
 8006364:	2b02      	cmp	r3, #2
 8006366:	d104      	bne.n	8006372 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006370:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	685b      	ldr	r3, [r3, #4]
 8006378:	687a      	ldr	r2, [r7, #4]
 800637a:	6812      	ldr	r2, [r2, #0]
 800637c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006380:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006384:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	68da      	ldr	r2, [r3, #12]
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006394:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	691a      	ldr	r2, [r3, #16]
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	695b      	ldr	r3, [r3, #20]
 800639e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	699b      	ldr	r3, [r3, #24]
 80063a6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	430a      	orrs	r2, r1
 80063ae:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	69d9      	ldr	r1, [r3, #28]
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	6a1a      	ldr	r2, [r3, #32]
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	430a      	orrs	r2, r1
 80063be:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	681a      	ldr	r2, [r3, #0]
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f042 0201 	orr.w	r2, r2, #1
 80063ce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2200      	movs	r2, #0
 80063d4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2220      	movs	r2, #32
 80063da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	2200      	movs	r2, #0
 80063e2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2200      	movs	r2, #0
 80063e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80063ec:	2300      	movs	r3, #0
}
 80063ee:	4618      	mov	r0, r3
 80063f0:	3708      	adds	r7, #8
 80063f2:	46bd      	mov	sp, r7
 80063f4:	bd80      	pop	{r7, pc}
	...

080063f8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b088      	sub	sp, #32
 80063fc:	af02      	add	r7, sp, #8
 80063fe:	60f8      	str	r0, [r7, #12]
 8006400:	607a      	str	r2, [r7, #4]
 8006402:	461a      	mov	r2, r3
 8006404:	460b      	mov	r3, r1
 8006406:	817b      	strh	r3, [r7, #10]
 8006408:	4613      	mov	r3, r2
 800640a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006412:	b2db      	uxtb	r3, r3
 8006414:	2b20      	cmp	r3, #32
 8006416:	f040 80da 	bne.w	80065ce <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006420:	2b01      	cmp	r3, #1
 8006422:	d101      	bne.n	8006428 <HAL_I2C_Master_Transmit+0x30>
 8006424:	2302      	movs	r3, #2
 8006426:	e0d3      	b.n	80065d0 <HAL_I2C_Master_Transmit+0x1d8>
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	2201      	movs	r2, #1
 800642c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006430:	f7fe fc4a 	bl	8004cc8 <HAL_GetTick>
 8006434:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006436:	697b      	ldr	r3, [r7, #20]
 8006438:	9300      	str	r3, [sp, #0]
 800643a:	2319      	movs	r3, #25
 800643c:	2201      	movs	r2, #1
 800643e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006442:	68f8      	ldr	r0, [r7, #12]
 8006444:	f000 fcbc 	bl	8006dc0 <I2C_WaitOnFlagUntilTimeout>
 8006448:	4603      	mov	r3, r0
 800644a:	2b00      	cmp	r3, #0
 800644c:	d001      	beq.n	8006452 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800644e:	2301      	movs	r3, #1
 8006450:	e0be      	b.n	80065d0 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	2221      	movs	r2, #33	; 0x21
 8006456:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	2210      	movs	r2, #16
 800645e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	2200      	movs	r2, #0
 8006466:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	687a      	ldr	r2, [r7, #4]
 800646c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	893a      	ldrh	r2, [r7, #8]
 8006472:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	2200      	movs	r2, #0
 8006478:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800647e:	b29b      	uxth	r3, r3
 8006480:	2bff      	cmp	r3, #255	; 0xff
 8006482:	d90e      	bls.n	80064a2 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	22ff      	movs	r2, #255	; 0xff
 8006488:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800648e:	b2da      	uxtb	r2, r3
 8006490:	8979      	ldrh	r1, [r7, #10]
 8006492:	4b51      	ldr	r3, [pc, #324]	; (80065d8 <HAL_I2C_Master_Transmit+0x1e0>)
 8006494:	9300      	str	r3, [sp, #0]
 8006496:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800649a:	68f8      	ldr	r0, [r7, #12]
 800649c:	f000 fe2e 	bl	80070fc <I2C_TransferConfig>
 80064a0:	e06c      	b.n	800657c <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064a6:	b29a      	uxth	r2, r3
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064b0:	b2da      	uxtb	r2, r3
 80064b2:	8979      	ldrh	r1, [r7, #10]
 80064b4:	4b48      	ldr	r3, [pc, #288]	; (80065d8 <HAL_I2C_Master_Transmit+0x1e0>)
 80064b6:	9300      	str	r3, [sp, #0]
 80064b8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80064bc:	68f8      	ldr	r0, [r7, #12]
 80064be:	f000 fe1d 	bl	80070fc <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80064c2:	e05b      	b.n	800657c <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80064c4:	697a      	ldr	r2, [r7, #20]
 80064c6:	6a39      	ldr	r1, [r7, #32]
 80064c8:	68f8      	ldr	r0, [r7, #12]
 80064ca:	f000 fcb9 	bl	8006e40 <I2C_WaitOnTXISFlagUntilTimeout>
 80064ce:	4603      	mov	r3, r0
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d001      	beq.n	80064d8 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 80064d4:	2301      	movs	r3, #1
 80064d6:	e07b      	b.n	80065d0 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064dc:	781a      	ldrb	r2, [r3, #0]
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064e8:	1c5a      	adds	r2, r3, #1
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064f2:	b29b      	uxth	r3, r3
 80064f4:	3b01      	subs	r3, #1
 80064f6:	b29a      	uxth	r2, r3
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006500:	3b01      	subs	r3, #1
 8006502:	b29a      	uxth	r2, r3
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800650c:	b29b      	uxth	r3, r3
 800650e:	2b00      	cmp	r3, #0
 8006510:	d034      	beq.n	800657c <HAL_I2C_Master_Transmit+0x184>
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006516:	2b00      	cmp	r3, #0
 8006518:	d130      	bne.n	800657c <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800651a:	697b      	ldr	r3, [r7, #20]
 800651c:	9300      	str	r3, [sp, #0]
 800651e:	6a3b      	ldr	r3, [r7, #32]
 8006520:	2200      	movs	r2, #0
 8006522:	2180      	movs	r1, #128	; 0x80
 8006524:	68f8      	ldr	r0, [r7, #12]
 8006526:	f000 fc4b 	bl	8006dc0 <I2C_WaitOnFlagUntilTimeout>
 800652a:	4603      	mov	r3, r0
 800652c:	2b00      	cmp	r3, #0
 800652e:	d001      	beq.n	8006534 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8006530:	2301      	movs	r3, #1
 8006532:	e04d      	b.n	80065d0 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006538:	b29b      	uxth	r3, r3
 800653a:	2bff      	cmp	r3, #255	; 0xff
 800653c:	d90e      	bls.n	800655c <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	22ff      	movs	r2, #255	; 0xff
 8006542:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006548:	b2da      	uxtb	r2, r3
 800654a:	8979      	ldrh	r1, [r7, #10]
 800654c:	2300      	movs	r3, #0
 800654e:	9300      	str	r3, [sp, #0]
 8006550:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006554:	68f8      	ldr	r0, [r7, #12]
 8006556:	f000 fdd1 	bl	80070fc <I2C_TransferConfig>
 800655a:	e00f      	b.n	800657c <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006560:	b29a      	uxth	r2, r3
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800656a:	b2da      	uxtb	r2, r3
 800656c:	8979      	ldrh	r1, [r7, #10]
 800656e:	2300      	movs	r3, #0
 8006570:	9300      	str	r3, [sp, #0]
 8006572:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006576:	68f8      	ldr	r0, [r7, #12]
 8006578:	f000 fdc0 	bl	80070fc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006580:	b29b      	uxth	r3, r3
 8006582:	2b00      	cmp	r3, #0
 8006584:	d19e      	bne.n	80064c4 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006586:	697a      	ldr	r2, [r7, #20]
 8006588:	6a39      	ldr	r1, [r7, #32]
 800658a:	68f8      	ldr	r0, [r7, #12]
 800658c:	f000 fc98 	bl	8006ec0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006590:	4603      	mov	r3, r0
 8006592:	2b00      	cmp	r3, #0
 8006594:	d001      	beq.n	800659a <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8006596:	2301      	movs	r3, #1
 8006598:	e01a      	b.n	80065d0 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	2220      	movs	r2, #32
 80065a0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	6859      	ldr	r1, [r3, #4]
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	681a      	ldr	r2, [r3, #0]
 80065ac:	4b0b      	ldr	r3, [pc, #44]	; (80065dc <HAL_I2C_Master_Transmit+0x1e4>)
 80065ae:	400b      	ands	r3, r1
 80065b0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	2220      	movs	r2, #32
 80065b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	2200      	movs	r2, #0
 80065be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	2200      	movs	r2, #0
 80065c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80065ca:	2300      	movs	r3, #0
 80065cc:	e000      	b.n	80065d0 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80065ce:	2302      	movs	r3, #2
  }
}
 80065d0:	4618      	mov	r0, r3
 80065d2:	3718      	adds	r7, #24
 80065d4:	46bd      	mov	sp, r7
 80065d6:	bd80      	pop	{r7, pc}
 80065d8:	80002000 	.word	0x80002000
 80065dc:	fe00e800 	.word	0xfe00e800

080065e0 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80065e0:	b580      	push	{r7, lr}
 80065e2:	b088      	sub	sp, #32
 80065e4:	af02      	add	r7, sp, #8
 80065e6:	60f8      	str	r0, [r7, #12]
 80065e8:	607a      	str	r2, [r7, #4]
 80065ea:	461a      	mov	r2, r3
 80065ec:	460b      	mov	r3, r1
 80065ee:	817b      	strh	r3, [r7, #10]
 80065f0:	4613      	mov	r3, r2
 80065f2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80065fa:	b2db      	uxtb	r3, r3
 80065fc:	2b20      	cmp	r3, #32
 80065fe:	f040 80db 	bne.w	80067b8 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006608:	2b01      	cmp	r3, #1
 800660a:	d101      	bne.n	8006610 <HAL_I2C_Master_Receive+0x30>
 800660c:	2302      	movs	r3, #2
 800660e:	e0d4      	b.n	80067ba <HAL_I2C_Master_Receive+0x1da>
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	2201      	movs	r2, #1
 8006614:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006618:	f7fe fb56 	bl	8004cc8 <HAL_GetTick>
 800661c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800661e:	697b      	ldr	r3, [r7, #20]
 8006620:	9300      	str	r3, [sp, #0]
 8006622:	2319      	movs	r3, #25
 8006624:	2201      	movs	r2, #1
 8006626:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800662a:	68f8      	ldr	r0, [r7, #12]
 800662c:	f000 fbc8 	bl	8006dc0 <I2C_WaitOnFlagUntilTimeout>
 8006630:	4603      	mov	r3, r0
 8006632:	2b00      	cmp	r3, #0
 8006634:	d001      	beq.n	800663a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8006636:	2301      	movs	r3, #1
 8006638:	e0bf      	b.n	80067ba <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	2222      	movs	r2, #34	; 0x22
 800663e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	2210      	movs	r2, #16
 8006646:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	2200      	movs	r2, #0
 800664e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	687a      	ldr	r2, [r7, #4]
 8006654:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	893a      	ldrh	r2, [r7, #8]
 800665a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	2200      	movs	r2, #0
 8006660:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006666:	b29b      	uxth	r3, r3
 8006668:	2bff      	cmp	r3, #255	; 0xff
 800666a:	d90e      	bls.n	800668a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	22ff      	movs	r2, #255	; 0xff
 8006670:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006676:	b2da      	uxtb	r2, r3
 8006678:	8979      	ldrh	r1, [r7, #10]
 800667a:	4b52      	ldr	r3, [pc, #328]	; (80067c4 <HAL_I2C_Master_Receive+0x1e4>)
 800667c:	9300      	str	r3, [sp, #0]
 800667e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006682:	68f8      	ldr	r0, [r7, #12]
 8006684:	f000 fd3a 	bl	80070fc <I2C_TransferConfig>
 8006688:	e06d      	b.n	8006766 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800668e:	b29a      	uxth	r2, r3
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006698:	b2da      	uxtb	r2, r3
 800669a:	8979      	ldrh	r1, [r7, #10]
 800669c:	4b49      	ldr	r3, [pc, #292]	; (80067c4 <HAL_I2C_Master_Receive+0x1e4>)
 800669e:	9300      	str	r3, [sp, #0]
 80066a0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80066a4:	68f8      	ldr	r0, [r7, #12]
 80066a6:	f000 fd29 	bl	80070fc <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80066aa:	e05c      	b.n	8006766 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80066ac:	697a      	ldr	r2, [r7, #20]
 80066ae:	6a39      	ldr	r1, [r7, #32]
 80066b0:	68f8      	ldr	r0, [r7, #12]
 80066b2:	f000 fc41 	bl	8006f38 <I2C_WaitOnRXNEFlagUntilTimeout>
 80066b6:	4603      	mov	r3, r0
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d001      	beq.n	80066c0 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80066bc:	2301      	movs	r3, #1
 80066be:	e07c      	b.n	80067ba <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066ca:	b2d2      	uxtb	r2, r2
 80066cc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066d2:	1c5a      	adds	r2, r3, #1
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066dc:	3b01      	subs	r3, #1
 80066de:	b29a      	uxth	r2, r3
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066e8:	b29b      	uxth	r3, r3
 80066ea:	3b01      	subs	r3, #1
 80066ec:	b29a      	uxth	r2, r3
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066f6:	b29b      	uxth	r3, r3
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d034      	beq.n	8006766 <HAL_I2C_Master_Receive+0x186>
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006700:	2b00      	cmp	r3, #0
 8006702:	d130      	bne.n	8006766 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006704:	697b      	ldr	r3, [r7, #20]
 8006706:	9300      	str	r3, [sp, #0]
 8006708:	6a3b      	ldr	r3, [r7, #32]
 800670a:	2200      	movs	r2, #0
 800670c:	2180      	movs	r1, #128	; 0x80
 800670e:	68f8      	ldr	r0, [r7, #12]
 8006710:	f000 fb56 	bl	8006dc0 <I2C_WaitOnFlagUntilTimeout>
 8006714:	4603      	mov	r3, r0
 8006716:	2b00      	cmp	r3, #0
 8006718:	d001      	beq.n	800671e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800671a:	2301      	movs	r3, #1
 800671c:	e04d      	b.n	80067ba <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006722:	b29b      	uxth	r3, r3
 8006724:	2bff      	cmp	r3, #255	; 0xff
 8006726:	d90e      	bls.n	8006746 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	22ff      	movs	r2, #255	; 0xff
 800672c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006732:	b2da      	uxtb	r2, r3
 8006734:	8979      	ldrh	r1, [r7, #10]
 8006736:	2300      	movs	r3, #0
 8006738:	9300      	str	r3, [sp, #0]
 800673a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800673e:	68f8      	ldr	r0, [r7, #12]
 8006740:	f000 fcdc 	bl	80070fc <I2C_TransferConfig>
 8006744:	e00f      	b.n	8006766 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800674a:	b29a      	uxth	r2, r3
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006754:	b2da      	uxtb	r2, r3
 8006756:	8979      	ldrh	r1, [r7, #10]
 8006758:	2300      	movs	r3, #0
 800675a:	9300      	str	r3, [sp, #0]
 800675c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006760:	68f8      	ldr	r0, [r7, #12]
 8006762:	f000 fccb 	bl	80070fc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800676a:	b29b      	uxth	r3, r3
 800676c:	2b00      	cmp	r3, #0
 800676e:	d19d      	bne.n	80066ac <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006770:	697a      	ldr	r2, [r7, #20]
 8006772:	6a39      	ldr	r1, [r7, #32]
 8006774:	68f8      	ldr	r0, [r7, #12]
 8006776:	f000 fba3 	bl	8006ec0 <I2C_WaitOnSTOPFlagUntilTimeout>
 800677a:	4603      	mov	r3, r0
 800677c:	2b00      	cmp	r3, #0
 800677e:	d001      	beq.n	8006784 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8006780:	2301      	movs	r3, #1
 8006782:	e01a      	b.n	80067ba <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	2220      	movs	r2, #32
 800678a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	6859      	ldr	r1, [r3, #4]
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	681a      	ldr	r2, [r3, #0]
 8006796:	4b0c      	ldr	r3, [pc, #48]	; (80067c8 <HAL_I2C_Master_Receive+0x1e8>)
 8006798:	400b      	ands	r3, r1
 800679a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	2220      	movs	r2, #32
 80067a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	2200      	movs	r2, #0
 80067a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	2200      	movs	r2, #0
 80067b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80067b4:	2300      	movs	r3, #0
 80067b6:	e000      	b.n	80067ba <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80067b8:	2302      	movs	r3, #2
  }
}
 80067ba:	4618      	mov	r0, r3
 80067bc:	3718      	adds	r7, #24
 80067be:	46bd      	mov	sp, r7
 80067c0:	bd80      	pop	{r7, pc}
 80067c2:	bf00      	nop
 80067c4:	80002400 	.word	0x80002400
 80067c8:	fe00e800 	.word	0xfe00e800

080067cc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80067cc:	b580      	push	{r7, lr}
 80067ce:	b088      	sub	sp, #32
 80067d0:	af02      	add	r7, sp, #8
 80067d2:	60f8      	str	r0, [r7, #12]
 80067d4:	4608      	mov	r0, r1
 80067d6:	4611      	mov	r1, r2
 80067d8:	461a      	mov	r2, r3
 80067da:	4603      	mov	r3, r0
 80067dc:	817b      	strh	r3, [r7, #10]
 80067de:	460b      	mov	r3, r1
 80067e0:	813b      	strh	r3, [r7, #8]
 80067e2:	4613      	mov	r3, r2
 80067e4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80067ec:	b2db      	uxtb	r3, r3
 80067ee:	2b20      	cmp	r3, #32
 80067f0:	f040 80f9 	bne.w	80069e6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80067f4:	6a3b      	ldr	r3, [r7, #32]
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d002      	beq.n	8006800 <HAL_I2C_Mem_Write+0x34>
 80067fa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d105      	bne.n	800680c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006806:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8006808:	2301      	movs	r3, #1
 800680a:	e0ed      	b.n	80069e8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006812:	2b01      	cmp	r3, #1
 8006814:	d101      	bne.n	800681a <HAL_I2C_Mem_Write+0x4e>
 8006816:	2302      	movs	r3, #2
 8006818:	e0e6      	b.n	80069e8 <HAL_I2C_Mem_Write+0x21c>
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	2201      	movs	r2, #1
 800681e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006822:	f7fe fa51 	bl	8004cc8 <HAL_GetTick>
 8006826:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006828:	697b      	ldr	r3, [r7, #20]
 800682a:	9300      	str	r3, [sp, #0]
 800682c:	2319      	movs	r3, #25
 800682e:	2201      	movs	r2, #1
 8006830:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006834:	68f8      	ldr	r0, [r7, #12]
 8006836:	f000 fac3 	bl	8006dc0 <I2C_WaitOnFlagUntilTimeout>
 800683a:	4603      	mov	r3, r0
 800683c:	2b00      	cmp	r3, #0
 800683e:	d001      	beq.n	8006844 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8006840:	2301      	movs	r3, #1
 8006842:	e0d1      	b.n	80069e8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	2221      	movs	r2, #33	; 0x21
 8006848:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	2240      	movs	r2, #64	; 0x40
 8006850:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	2200      	movs	r2, #0
 8006858:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	6a3a      	ldr	r2, [r7, #32]
 800685e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006864:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	2200      	movs	r2, #0
 800686a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800686c:	88f8      	ldrh	r0, [r7, #6]
 800686e:	893a      	ldrh	r2, [r7, #8]
 8006870:	8979      	ldrh	r1, [r7, #10]
 8006872:	697b      	ldr	r3, [r7, #20]
 8006874:	9301      	str	r3, [sp, #4]
 8006876:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006878:	9300      	str	r3, [sp, #0]
 800687a:	4603      	mov	r3, r0
 800687c:	68f8      	ldr	r0, [r7, #12]
 800687e:	f000 f9d3 	bl	8006c28 <I2C_RequestMemoryWrite>
 8006882:	4603      	mov	r3, r0
 8006884:	2b00      	cmp	r3, #0
 8006886:	d005      	beq.n	8006894 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	2200      	movs	r2, #0
 800688c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8006890:	2301      	movs	r3, #1
 8006892:	e0a9      	b.n	80069e8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006898:	b29b      	uxth	r3, r3
 800689a:	2bff      	cmp	r3, #255	; 0xff
 800689c:	d90e      	bls.n	80068bc <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	22ff      	movs	r2, #255	; 0xff
 80068a2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068a8:	b2da      	uxtb	r2, r3
 80068aa:	8979      	ldrh	r1, [r7, #10]
 80068ac:	2300      	movs	r3, #0
 80068ae:	9300      	str	r3, [sp, #0]
 80068b0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80068b4:	68f8      	ldr	r0, [r7, #12]
 80068b6:	f000 fc21 	bl	80070fc <I2C_TransferConfig>
 80068ba:	e00f      	b.n	80068dc <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068c0:	b29a      	uxth	r2, r3
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068ca:	b2da      	uxtb	r2, r3
 80068cc:	8979      	ldrh	r1, [r7, #10]
 80068ce:	2300      	movs	r3, #0
 80068d0:	9300      	str	r3, [sp, #0]
 80068d2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80068d6:	68f8      	ldr	r0, [r7, #12]
 80068d8:	f000 fc10 	bl	80070fc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80068dc:	697a      	ldr	r2, [r7, #20]
 80068de:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80068e0:	68f8      	ldr	r0, [r7, #12]
 80068e2:	f000 faad 	bl	8006e40 <I2C_WaitOnTXISFlagUntilTimeout>
 80068e6:	4603      	mov	r3, r0
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d001      	beq.n	80068f0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80068ec:	2301      	movs	r3, #1
 80068ee:	e07b      	b.n	80069e8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068f4:	781a      	ldrb	r2, [r3, #0]
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006900:	1c5a      	adds	r2, r3, #1
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800690a:	b29b      	uxth	r3, r3
 800690c:	3b01      	subs	r3, #1
 800690e:	b29a      	uxth	r2, r3
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006918:	3b01      	subs	r3, #1
 800691a:	b29a      	uxth	r2, r3
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006924:	b29b      	uxth	r3, r3
 8006926:	2b00      	cmp	r3, #0
 8006928:	d034      	beq.n	8006994 <HAL_I2C_Mem_Write+0x1c8>
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800692e:	2b00      	cmp	r3, #0
 8006930:	d130      	bne.n	8006994 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006932:	697b      	ldr	r3, [r7, #20]
 8006934:	9300      	str	r3, [sp, #0]
 8006936:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006938:	2200      	movs	r2, #0
 800693a:	2180      	movs	r1, #128	; 0x80
 800693c:	68f8      	ldr	r0, [r7, #12]
 800693e:	f000 fa3f 	bl	8006dc0 <I2C_WaitOnFlagUntilTimeout>
 8006942:	4603      	mov	r3, r0
 8006944:	2b00      	cmp	r3, #0
 8006946:	d001      	beq.n	800694c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8006948:	2301      	movs	r3, #1
 800694a:	e04d      	b.n	80069e8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006950:	b29b      	uxth	r3, r3
 8006952:	2bff      	cmp	r3, #255	; 0xff
 8006954:	d90e      	bls.n	8006974 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	22ff      	movs	r2, #255	; 0xff
 800695a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006960:	b2da      	uxtb	r2, r3
 8006962:	8979      	ldrh	r1, [r7, #10]
 8006964:	2300      	movs	r3, #0
 8006966:	9300      	str	r3, [sp, #0]
 8006968:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800696c:	68f8      	ldr	r0, [r7, #12]
 800696e:	f000 fbc5 	bl	80070fc <I2C_TransferConfig>
 8006972:	e00f      	b.n	8006994 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006978:	b29a      	uxth	r2, r3
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006982:	b2da      	uxtb	r2, r3
 8006984:	8979      	ldrh	r1, [r7, #10]
 8006986:	2300      	movs	r3, #0
 8006988:	9300      	str	r3, [sp, #0]
 800698a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800698e:	68f8      	ldr	r0, [r7, #12]
 8006990:	f000 fbb4 	bl	80070fc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006998:	b29b      	uxth	r3, r3
 800699a:	2b00      	cmp	r3, #0
 800699c:	d19e      	bne.n	80068dc <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800699e:	697a      	ldr	r2, [r7, #20]
 80069a0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80069a2:	68f8      	ldr	r0, [r7, #12]
 80069a4:	f000 fa8c 	bl	8006ec0 <I2C_WaitOnSTOPFlagUntilTimeout>
 80069a8:	4603      	mov	r3, r0
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d001      	beq.n	80069b2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80069ae:	2301      	movs	r3, #1
 80069b0:	e01a      	b.n	80069e8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	2220      	movs	r2, #32
 80069b8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	6859      	ldr	r1, [r3, #4]
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	681a      	ldr	r2, [r3, #0]
 80069c4:	4b0a      	ldr	r3, [pc, #40]	; (80069f0 <HAL_I2C_Mem_Write+0x224>)
 80069c6:	400b      	ands	r3, r1
 80069c8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	2220      	movs	r2, #32
 80069ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	2200      	movs	r2, #0
 80069d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	2200      	movs	r2, #0
 80069de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80069e2:	2300      	movs	r3, #0
 80069e4:	e000      	b.n	80069e8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80069e6:	2302      	movs	r3, #2
  }
}
 80069e8:	4618      	mov	r0, r3
 80069ea:	3718      	adds	r7, #24
 80069ec:	46bd      	mov	sp, r7
 80069ee:	bd80      	pop	{r7, pc}
 80069f0:	fe00e800 	.word	0xfe00e800

080069f4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80069f4:	b580      	push	{r7, lr}
 80069f6:	b088      	sub	sp, #32
 80069f8:	af02      	add	r7, sp, #8
 80069fa:	60f8      	str	r0, [r7, #12]
 80069fc:	4608      	mov	r0, r1
 80069fe:	4611      	mov	r1, r2
 8006a00:	461a      	mov	r2, r3
 8006a02:	4603      	mov	r3, r0
 8006a04:	817b      	strh	r3, [r7, #10]
 8006a06:	460b      	mov	r3, r1
 8006a08:	813b      	strh	r3, [r7, #8]
 8006a0a:	4613      	mov	r3, r2
 8006a0c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006a14:	b2db      	uxtb	r3, r3
 8006a16:	2b20      	cmp	r3, #32
 8006a18:	f040 80fd 	bne.w	8006c16 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8006a1c:	6a3b      	ldr	r3, [r7, #32]
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d002      	beq.n	8006a28 <HAL_I2C_Mem_Read+0x34>
 8006a22:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d105      	bne.n	8006a34 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006a2e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8006a30:	2301      	movs	r3, #1
 8006a32:	e0f1      	b.n	8006c18 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006a3a:	2b01      	cmp	r3, #1
 8006a3c:	d101      	bne.n	8006a42 <HAL_I2C_Mem_Read+0x4e>
 8006a3e:	2302      	movs	r3, #2
 8006a40:	e0ea      	b.n	8006c18 <HAL_I2C_Mem_Read+0x224>
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	2201      	movs	r2, #1
 8006a46:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006a4a:	f7fe f93d 	bl	8004cc8 <HAL_GetTick>
 8006a4e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006a50:	697b      	ldr	r3, [r7, #20]
 8006a52:	9300      	str	r3, [sp, #0]
 8006a54:	2319      	movs	r3, #25
 8006a56:	2201      	movs	r2, #1
 8006a58:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006a5c:	68f8      	ldr	r0, [r7, #12]
 8006a5e:	f000 f9af 	bl	8006dc0 <I2C_WaitOnFlagUntilTimeout>
 8006a62:	4603      	mov	r3, r0
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d001      	beq.n	8006a6c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8006a68:	2301      	movs	r3, #1
 8006a6a:	e0d5      	b.n	8006c18 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	2222      	movs	r2, #34	; 0x22
 8006a70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	2240      	movs	r2, #64	; 0x40
 8006a78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	2200      	movs	r2, #0
 8006a80:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	6a3a      	ldr	r2, [r7, #32]
 8006a86:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006a8c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	2200      	movs	r2, #0
 8006a92:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006a94:	88f8      	ldrh	r0, [r7, #6]
 8006a96:	893a      	ldrh	r2, [r7, #8]
 8006a98:	8979      	ldrh	r1, [r7, #10]
 8006a9a:	697b      	ldr	r3, [r7, #20]
 8006a9c:	9301      	str	r3, [sp, #4]
 8006a9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006aa0:	9300      	str	r3, [sp, #0]
 8006aa2:	4603      	mov	r3, r0
 8006aa4:	68f8      	ldr	r0, [r7, #12]
 8006aa6:	f000 f913 	bl	8006cd0 <I2C_RequestMemoryRead>
 8006aaa:	4603      	mov	r3, r0
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d005      	beq.n	8006abc <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	2200      	movs	r2, #0
 8006ab4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8006ab8:	2301      	movs	r3, #1
 8006aba:	e0ad      	b.n	8006c18 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ac0:	b29b      	uxth	r3, r3
 8006ac2:	2bff      	cmp	r3, #255	; 0xff
 8006ac4:	d90e      	bls.n	8006ae4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	22ff      	movs	r2, #255	; 0xff
 8006aca:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ad0:	b2da      	uxtb	r2, r3
 8006ad2:	8979      	ldrh	r1, [r7, #10]
 8006ad4:	4b52      	ldr	r3, [pc, #328]	; (8006c20 <HAL_I2C_Mem_Read+0x22c>)
 8006ad6:	9300      	str	r3, [sp, #0]
 8006ad8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006adc:	68f8      	ldr	r0, [r7, #12]
 8006ade:	f000 fb0d 	bl	80070fc <I2C_TransferConfig>
 8006ae2:	e00f      	b.n	8006b04 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ae8:	b29a      	uxth	r2, r3
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006af2:	b2da      	uxtb	r2, r3
 8006af4:	8979      	ldrh	r1, [r7, #10]
 8006af6:	4b4a      	ldr	r3, [pc, #296]	; (8006c20 <HAL_I2C_Mem_Read+0x22c>)
 8006af8:	9300      	str	r3, [sp, #0]
 8006afa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006afe:	68f8      	ldr	r0, [r7, #12]
 8006b00:	f000 fafc 	bl	80070fc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8006b04:	697b      	ldr	r3, [r7, #20]
 8006b06:	9300      	str	r3, [sp, #0]
 8006b08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	2104      	movs	r1, #4
 8006b0e:	68f8      	ldr	r0, [r7, #12]
 8006b10:	f000 f956 	bl	8006dc0 <I2C_WaitOnFlagUntilTimeout>
 8006b14:	4603      	mov	r3, r0
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d001      	beq.n	8006b1e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8006b1a:	2301      	movs	r3, #1
 8006b1c:	e07c      	b.n	8006c18 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b28:	b2d2      	uxtb	r2, r2
 8006b2a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b30:	1c5a      	adds	r2, r3, #1
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b3a:	3b01      	subs	r3, #1
 8006b3c:	b29a      	uxth	r2, r3
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b46:	b29b      	uxth	r3, r3
 8006b48:	3b01      	subs	r3, #1
 8006b4a:	b29a      	uxth	r2, r3
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b54:	b29b      	uxth	r3, r3
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d034      	beq.n	8006bc4 <HAL_I2C_Mem_Read+0x1d0>
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d130      	bne.n	8006bc4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006b62:	697b      	ldr	r3, [r7, #20]
 8006b64:	9300      	str	r3, [sp, #0]
 8006b66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b68:	2200      	movs	r2, #0
 8006b6a:	2180      	movs	r1, #128	; 0x80
 8006b6c:	68f8      	ldr	r0, [r7, #12]
 8006b6e:	f000 f927 	bl	8006dc0 <I2C_WaitOnFlagUntilTimeout>
 8006b72:	4603      	mov	r3, r0
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d001      	beq.n	8006b7c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8006b78:	2301      	movs	r3, #1
 8006b7a:	e04d      	b.n	8006c18 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b80:	b29b      	uxth	r3, r3
 8006b82:	2bff      	cmp	r3, #255	; 0xff
 8006b84:	d90e      	bls.n	8006ba4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	22ff      	movs	r2, #255	; 0xff
 8006b8a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b90:	b2da      	uxtb	r2, r3
 8006b92:	8979      	ldrh	r1, [r7, #10]
 8006b94:	2300      	movs	r3, #0
 8006b96:	9300      	str	r3, [sp, #0]
 8006b98:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006b9c:	68f8      	ldr	r0, [r7, #12]
 8006b9e:	f000 faad 	bl	80070fc <I2C_TransferConfig>
 8006ba2:	e00f      	b.n	8006bc4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ba8:	b29a      	uxth	r2, r3
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006bb2:	b2da      	uxtb	r2, r3
 8006bb4:	8979      	ldrh	r1, [r7, #10]
 8006bb6:	2300      	movs	r3, #0
 8006bb8:	9300      	str	r3, [sp, #0]
 8006bba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006bbe:	68f8      	ldr	r0, [r7, #12]
 8006bc0:	f000 fa9c 	bl	80070fc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bc8:	b29b      	uxth	r3, r3
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d19a      	bne.n	8006b04 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006bce:	697a      	ldr	r2, [r7, #20]
 8006bd0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006bd2:	68f8      	ldr	r0, [r7, #12]
 8006bd4:	f000 f974 	bl	8006ec0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006bd8:	4603      	mov	r3, r0
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d001      	beq.n	8006be2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8006bde:	2301      	movs	r3, #1
 8006be0:	e01a      	b.n	8006c18 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	2220      	movs	r2, #32
 8006be8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	6859      	ldr	r1, [r3, #4]
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	681a      	ldr	r2, [r3, #0]
 8006bf4:	4b0b      	ldr	r3, [pc, #44]	; (8006c24 <HAL_I2C_Mem_Read+0x230>)
 8006bf6:	400b      	ands	r3, r1
 8006bf8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	2220      	movs	r2, #32
 8006bfe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	2200      	movs	r2, #0
 8006c06:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	2200      	movs	r2, #0
 8006c0e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006c12:	2300      	movs	r3, #0
 8006c14:	e000      	b.n	8006c18 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8006c16:	2302      	movs	r3, #2
  }
}
 8006c18:	4618      	mov	r0, r3
 8006c1a:	3718      	adds	r7, #24
 8006c1c:	46bd      	mov	sp, r7
 8006c1e:	bd80      	pop	{r7, pc}
 8006c20:	80002400 	.word	0x80002400
 8006c24:	fe00e800 	.word	0xfe00e800

08006c28 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8006c28:	b580      	push	{r7, lr}
 8006c2a:	b086      	sub	sp, #24
 8006c2c:	af02      	add	r7, sp, #8
 8006c2e:	60f8      	str	r0, [r7, #12]
 8006c30:	4608      	mov	r0, r1
 8006c32:	4611      	mov	r1, r2
 8006c34:	461a      	mov	r2, r3
 8006c36:	4603      	mov	r3, r0
 8006c38:	817b      	strh	r3, [r7, #10]
 8006c3a:	460b      	mov	r3, r1
 8006c3c:	813b      	strh	r3, [r7, #8]
 8006c3e:	4613      	mov	r3, r2
 8006c40:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8006c42:	88fb      	ldrh	r3, [r7, #6]
 8006c44:	b2da      	uxtb	r2, r3
 8006c46:	8979      	ldrh	r1, [r7, #10]
 8006c48:	4b20      	ldr	r3, [pc, #128]	; (8006ccc <I2C_RequestMemoryWrite+0xa4>)
 8006c4a:	9300      	str	r3, [sp, #0]
 8006c4c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006c50:	68f8      	ldr	r0, [r7, #12]
 8006c52:	f000 fa53 	bl	80070fc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c56:	69fa      	ldr	r2, [r7, #28]
 8006c58:	69b9      	ldr	r1, [r7, #24]
 8006c5a:	68f8      	ldr	r0, [r7, #12]
 8006c5c:	f000 f8f0 	bl	8006e40 <I2C_WaitOnTXISFlagUntilTimeout>
 8006c60:	4603      	mov	r3, r0
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d001      	beq.n	8006c6a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8006c66:	2301      	movs	r3, #1
 8006c68:	e02c      	b.n	8006cc4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006c6a:	88fb      	ldrh	r3, [r7, #6]
 8006c6c:	2b01      	cmp	r3, #1
 8006c6e:	d105      	bne.n	8006c7c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006c70:	893b      	ldrh	r3, [r7, #8]
 8006c72:	b2da      	uxtb	r2, r3
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	629a      	str	r2, [r3, #40]	; 0x28
 8006c7a:	e015      	b.n	8006ca8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006c7c:	893b      	ldrh	r3, [r7, #8]
 8006c7e:	0a1b      	lsrs	r3, r3, #8
 8006c80:	b29b      	uxth	r3, r3
 8006c82:	b2da      	uxtb	r2, r3
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c8a:	69fa      	ldr	r2, [r7, #28]
 8006c8c:	69b9      	ldr	r1, [r7, #24]
 8006c8e:	68f8      	ldr	r0, [r7, #12]
 8006c90:	f000 f8d6 	bl	8006e40 <I2C_WaitOnTXISFlagUntilTimeout>
 8006c94:	4603      	mov	r3, r0
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d001      	beq.n	8006c9e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8006c9a:	2301      	movs	r3, #1
 8006c9c:	e012      	b.n	8006cc4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006c9e:	893b      	ldrh	r3, [r7, #8]
 8006ca0:	b2da      	uxtb	r2, r3
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8006ca8:	69fb      	ldr	r3, [r7, #28]
 8006caa:	9300      	str	r3, [sp, #0]
 8006cac:	69bb      	ldr	r3, [r7, #24]
 8006cae:	2200      	movs	r2, #0
 8006cb0:	2180      	movs	r1, #128	; 0x80
 8006cb2:	68f8      	ldr	r0, [r7, #12]
 8006cb4:	f000 f884 	bl	8006dc0 <I2C_WaitOnFlagUntilTimeout>
 8006cb8:	4603      	mov	r3, r0
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d001      	beq.n	8006cc2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8006cbe:	2301      	movs	r3, #1
 8006cc0:	e000      	b.n	8006cc4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8006cc2:	2300      	movs	r3, #0
}
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	3710      	adds	r7, #16
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	bd80      	pop	{r7, pc}
 8006ccc:	80002000 	.word	0x80002000

08006cd0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	b086      	sub	sp, #24
 8006cd4:	af02      	add	r7, sp, #8
 8006cd6:	60f8      	str	r0, [r7, #12]
 8006cd8:	4608      	mov	r0, r1
 8006cda:	4611      	mov	r1, r2
 8006cdc:	461a      	mov	r2, r3
 8006cde:	4603      	mov	r3, r0
 8006ce0:	817b      	strh	r3, [r7, #10]
 8006ce2:	460b      	mov	r3, r1
 8006ce4:	813b      	strh	r3, [r7, #8]
 8006ce6:	4613      	mov	r3, r2
 8006ce8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8006cea:	88fb      	ldrh	r3, [r7, #6]
 8006cec:	b2da      	uxtb	r2, r3
 8006cee:	8979      	ldrh	r1, [r7, #10]
 8006cf0:	4b20      	ldr	r3, [pc, #128]	; (8006d74 <I2C_RequestMemoryRead+0xa4>)
 8006cf2:	9300      	str	r3, [sp, #0]
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	68f8      	ldr	r0, [r7, #12]
 8006cf8:	f000 fa00 	bl	80070fc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006cfc:	69fa      	ldr	r2, [r7, #28]
 8006cfe:	69b9      	ldr	r1, [r7, #24]
 8006d00:	68f8      	ldr	r0, [r7, #12]
 8006d02:	f000 f89d 	bl	8006e40 <I2C_WaitOnTXISFlagUntilTimeout>
 8006d06:	4603      	mov	r3, r0
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d001      	beq.n	8006d10 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8006d0c:	2301      	movs	r3, #1
 8006d0e:	e02c      	b.n	8006d6a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006d10:	88fb      	ldrh	r3, [r7, #6]
 8006d12:	2b01      	cmp	r3, #1
 8006d14:	d105      	bne.n	8006d22 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006d16:	893b      	ldrh	r3, [r7, #8]
 8006d18:	b2da      	uxtb	r2, r3
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	629a      	str	r2, [r3, #40]	; 0x28
 8006d20:	e015      	b.n	8006d4e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006d22:	893b      	ldrh	r3, [r7, #8]
 8006d24:	0a1b      	lsrs	r3, r3, #8
 8006d26:	b29b      	uxth	r3, r3
 8006d28:	b2da      	uxtb	r2, r3
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006d30:	69fa      	ldr	r2, [r7, #28]
 8006d32:	69b9      	ldr	r1, [r7, #24]
 8006d34:	68f8      	ldr	r0, [r7, #12]
 8006d36:	f000 f883 	bl	8006e40 <I2C_WaitOnTXISFlagUntilTimeout>
 8006d3a:	4603      	mov	r3, r0
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d001      	beq.n	8006d44 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8006d40:	2301      	movs	r3, #1
 8006d42:	e012      	b.n	8006d6a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006d44:	893b      	ldrh	r3, [r7, #8]
 8006d46:	b2da      	uxtb	r2, r3
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8006d4e:	69fb      	ldr	r3, [r7, #28]
 8006d50:	9300      	str	r3, [sp, #0]
 8006d52:	69bb      	ldr	r3, [r7, #24]
 8006d54:	2200      	movs	r2, #0
 8006d56:	2140      	movs	r1, #64	; 0x40
 8006d58:	68f8      	ldr	r0, [r7, #12]
 8006d5a:	f000 f831 	bl	8006dc0 <I2C_WaitOnFlagUntilTimeout>
 8006d5e:	4603      	mov	r3, r0
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d001      	beq.n	8006d68 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8006d64:	2301      	movs	r3, #1
 8006d66:	e000      	b.n	8006d6a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8006d68:	2300      	movs	r3, #0
}
 8006d6a:	4618      	mov	r0, r3
 8006d6c:	3710      	adds	r7, #16
 8006d6e:	46bd      	mov	sp, r7
 8006d70:	bd80      	pop	{r7, pc}
 8006d72:	bf00      	nop
 8006d74:	80002000 	.word	0x80002000

08006d78 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006d78:	b480      	push	{r7}
 8006d7a:	b083      	sub	sp, #12
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	699b      	ldr	r3, [r3, #24]
 8006d86:	f003 0302 	and.w	r3, r3, #2
 8006d8a:	2b02      	cmp	r3, #2
 8006d8c:	d103      	bne.n	8006d96 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	2200      	movs	r2, #0
 8006d94:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	699b      	ldr	r3, [r3, #24]
 8006d9c:	f003 0301 	and.w	r3, r3, #1
 8006da0:	2b01      	cmp	r3, #1
 8006da2:	d007      	beq.n	8006db4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	699a      	ldr	r2, [r3, #24]
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	f042 0201 	orr.w	r2, r2, #1
 8006db2:	619a      	str	r2, [r3, #24]
  }
}
 8006db4:	bf00      	nop
 8006db6:	370c      	adds	r7, #12
 8006db8:	46bd      	mov	sp, r7
 8006dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dbe:	4770      	bx	lr

08006dc0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	b084      	sub	sp, #16
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	60f8      	str	r0, [r7, #12]
 8006dc8:	60b9      	str	r1, [r7, #8]
 8006dca:	603b      	str	r3, [r7, #0]
 8006dcc:	4613      	mov	r3, r2
 8006dce:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006dd0:	e022      	b.n	8006e18 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dd8:	d01e      	beq.n	8006e18 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006dda:	f7fd ff75 	bl	8004cc8 <HAL_GetTick>
 8006dde:	4602      	mov	r2, r0
 8006de0:	69bb      	ldr	r3, [r7, #24]
 8006de2:	1ad3      	subs	r3, r2, r3
 8006de4:	683a      	ldr	r2, [r7, #0]
 8006de6:	429a      	cmp	r2, r3
 8006de8:	d302      	bcc.n	8006df0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006dea:	683b      	ldr	r3, [r7, #0]
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d113      	bne.n	8006e18 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006df4:	f043 0220 	orr.w	r2, r3, #32
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	2220      	movs	r2, #32
 8006e00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	2200      	movs	r2, #0
 8006e08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	2200      	movs	r2, #0
 8006e10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8006e14:	2301      	movs	r3, #1
 8006e16:	e00f      	b.n	8006e38 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	699a      	ldr	r2, [r3, #24]
 8006e1e:	68bb      	ldr	r3, [r7, #8]
 8006e20:	4013      	ands	r3, r2
 8006e22:	68ba      	ldr	r2, [r7, #8]
 8006e24:	429a      	cmp	r2, r3
 8006e26:	bf0c      	ite	eq
 8006e28:	2301      	moveq	r3, #1
 8006e2a:	2300      	movne	r3, #0
 8006e2c:	b2db      	uxtb	r3, r3
 8006e2e:	461a      	mov	r2, r3
 8006e30:	79fb      	ldrb	r3, [r7, #7]
 8006e32:	429a      	cmp	r2, r3
 8006e34:	d0cd      	beq.n	8006dd2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006e36:	2300      	movs	r3, #0
}
 8006e38:	4618      	mov	r0, r3
 8006e3a:	3710      	adds	r7, #16
 8006e3c:	46bd      	mov	sp, r7
 8006e3e:	bd80      	pop	{r7, pc}

08006e40 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006e40:	b580      	push	{r7, lr}
 8006e42:	b084      	sub	sp, #16
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	60f8      	str	r0, [r7, #12]
 8006e48:	60b9      	str	r1, [r7, #8]
 8006e4a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006e4c:	e02c      	b.n	8006ea8 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8006e4e:	687a      	ldr	r2, [r7, #4]
 8006e50:	68b9      	ldr	r1, [r7, #8]
 8006e52:	68f8      	ldr	r0, [r7, #12]
 8006e54:	f000 f8dc 	bl	8007010 <I2C_IsAcknowledgeFailed>
 8006e58:	4603      	mov	r3, r0
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d001      	beq.n	8006e62 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006e5e:	2301      	movs	r3, #1
 8006e60:	e02a      	b.n	8006eb8 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006e62:	68bb      	ldr	r3, [r7, #8]
 8006e64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e68:	d01e      	beq.n	8006ea8 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e6a:	f7fd ff2d 	bl	8004cc8 <HAL_GetTick>
 8006e6e:	4602      	mov	r2, r0
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	1ad3      	subs	r3, r2, r3
 8006e74:	68ba      	ldr	r2, [r7, #8]
 8006e76:	429a      	cmp	r2, r3
 8006e78:	d302      	bcc.n	8006e80 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006e7a:	68bb      	ldr	r3, [r7, #8]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d113      	bne.n	8006ea8 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e84:	f043 0220 	orr.w	r2, r3, #32
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	2220      	movs	r2, #32
 8006e90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	2200      	movs	r2, #0
 8006e98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8006ea4:	2301      	movs	r3, #1
 8006ea6:	e007      	b.n	8006eb8 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	699b      	ldr	r3, [r3, #24]
 8006eae:	f003 0302 	and.w	r3, r3, #2
 8006eb2:	2b02      	cmp	r3, #2
 8006eb4:	d1cb      	bne.n	8006e4e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006eb6:	2300      	movs	r3, #0
}
 8006eb8:	4618      	mov	r0, r3
 8006eba:	3710      	adds	r7, #16
 8006ebc:	46bd      	mov	sp, r7
 8006ebe:	bd80      	pop	{r7, pc}

08006ec0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	b084      	sub	sp, #16
 8006ec4:	af00      	add	r7, sp, #0
 8006ec6:	60f8      	str	r0, [r7, #12]
 8006ec8:	60b9      	str	r1, [r7, #8]
 8006eca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006ecc:	e028      	b.n	8006f20 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8006ece:	687a      	ldr	r2, [r7, #4]
 8006ed0:	68b9      	ldr	r1, [r7, #8]
 8006ed2:	68f8      	ldr	r0, [r7, #12]
 8006ed4:	f000 f89c 	bl	8007010 <I2C_IsAcknowledgeFailed>
 8006ed8:	4603      	mov	r3, r0
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d001      	beq.n	8006ee2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006ede:	2301      	movs	r3, #1
 8006ee0:	e026      	b.n	8006f30 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ee2:	f7fd fef1 	bl	8004cc8 <HAL_GetTick>
 8006ee6:	4602      	mov	r2, r0
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	1ad3      	subs	r3, r2, r3
 8006eec:	68ba      	ldr	r2, [r7, #8]
 8006eee:	429a      	cmp	r2, r3
 8006ef0:	d302      	bcc.n	8006ef8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8006ef2:	68bb      	ldr	r3, [r7, #8]
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d113      	bne.n	8006f20 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006efc:	f043 0220 	orr.w	r2, r3, #32
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	2220      	movs	r2, #32
 8006f08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	2200      	movs	r2, #0
 8006f10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	2200      	movs	r2, #0
 8006f18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8006f1c:	2301      	movs	r3, #1
 8006f1e:	e007      	b.n	8006f30 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	699b      	ldr	r3, [r3, #24]
 8006f26:	f003 0320 	and.w	r3, r3, #32
 8006f2a:	2b20      	cmp	r3, #32
 8006f2c:	d1cf      	bne.n	8006ece <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006f2e:	2300      	movs	r3, #0
}
 8006f30:	4618      	mov	r0, r3
 8006f32:	3710      	adds	r7, #16
 8006f34:	46bd      	mov	sp, r7
 8006f36:	bd80      	pop	{r7, pc}

08006f38 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006f38:	b580      	push	{r7, lr}
 8006f3a:	b084      	sub	sp, #16
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	60f8      	str	r0, [r7, #12]
 8006f40:	60b9      	str	r1, [r7, #8]
 8006f42:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006f44:	e055      	b.n	8006ff2 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8006f46:	687a      	ldr	r2, [r7, #4]
 8006f48:	68b9      	ldr	r1, [r7, #8]
 8006f4a:	68f8      	ldr	r0, [r7, #12]
 8006f4c:	f000 f860 	bl	8007010 <I2C_IsAcknowledgeFailed>
 8006f50:	4603      	mov	r3, r0
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d001      	beq.n	8006f5a <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006f56:	2301      	movs	r3, #1
 8006f58:	e053      	b.n	8007002 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	699b      	ldr	r3, [r3, #24]
 8006f60:	f003 0320 	and.w	r3, r3, #32
 8006f64:	2b20      	cmp	r3, #32
 8006f66:	d129      	bne.n	8006fbc <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	699b      	ldr	r3, [r3, #24]
 8006f6e:	f003 0304 	and.w	r3, r3, #4
 8006f72:	2b04      	cmp	r3, #4
 8006f74:	d105      	bne.n	8006f82 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d001      	beq.n	8006f82 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8006f7e:	2300      	movs	r3, #0
 8006f80:	e03f      	b.n	8007002 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	2220      	movs	r2, #32
 8006f88:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	6859      	ldr	r1, [r3, #4]
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	681a      	ldr	r2, [r3, #0]
 8006f94:	4b1d      	ldr	r3, [pc, #116]	; (800700c <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 8006f96:	400b      	ands	r3, r1
 8006f98:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	2200      	movs	r2, #0
 8006f9e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	2220      	movs	r2, #32
 8006fa4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	2200      	movs	r2, #0
 8006fac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8006fb8:	2301      	movs	r3, #1
 8006fba:	e022      	b.n	8007002 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006fbc:	f7fd fe84 	bl	8004cc8 <HAL_GetTick>
 8006fc0:	4602      	mov	r2, r0
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	1ad3      	subs	r3, r2, r3
 8006fc6:	68ba      	ldr	r2, [r7, #8]
 8006fc8:	429a      	cmp	r2, r3
 8006fca:	d302      	bcc.n	8006fd2 <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8006fcc:	68bb      	ldr	r3, [r7, #8]
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d10f      	bne.n	8006ff2 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006fd6:	f043 0220 	orr.w	r2, r3, #32
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	2220      	movs	r2, #32
 8006fe2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	2200      	movs	r2, #0
 8006fea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8006fee:	2301      	movs	r3, #1
 8006ff0:	e007      	b.n	8007002 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	699b      	ldr	r3, [r3, #24]
 8006ff8:	f003 0304 	and.w	r3, r3, #4
 8006ffc:	2b04      	cmp	r3, #4
 8006ffe:	d1a2      	bne.n	8006f46 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007000:	2300      	movs	r3, #0
}
 8007002:	4618      	mov	r0, r3
 8007004:	3710      	adds	r7, #16
 8007006:	46bd      	mov	sp, r7
 8007008:	bd80      	pop	{r7, pc}
 800700a:	bf00      	nop
 800700c:	fe00e800 	.word	0xfe00e800

08007010 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007010:	b580      	push	{r7, lr}
 8007012:	b084      	sub	sp, #16
 8007014:	af00      	add	r7, sp, #0
 8007016:	60f8      	str	r0, [r7, #12]
 8007018:	60b9      	str	r1, [r7, #8]
 800701a:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	699b      	ldr	r3, [r3, #24]
 8007022:	f003 0310 	and.w	r3, r3, #16
 8007026:	2b10      	cmp	r3, #16
 8007028:	d161      	bne.n	80070ee <I2C_IsAcknowledgeFailed+0xde>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	685b      	ldr	r3, [r3, #4]
 8007030:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007034:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007038:	d02b      	beq.n	8007092 <I2C_IsAcknowledgeFailed+0x82>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	685a      	ldr	r2, [r3, #4]
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007048:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800704a:	e022      	b.n	8007092 <I2C_IsAcknowledgeFailed+0x82>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800704c:	68bb      	ldr	r3, [r7, #8]
 800704e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007052:	d01e      	beq.n	8007092 <I2C_IsAcknowledgeFailed+0x82>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007054:	f7fd fe38 	bl	8004cc8 <HAL_GetTick>
 8007058:	4602      	mov	r2, r0
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	1ad3      	subs	r3, r2, r3
 800705e:	68ba      	ldr	r2, [r7, #8]
 8007060:	429a      	cmp	r2, r3
 8007062:	d302      	bcc.n	800706a <I2C_IsAcknowledgeFailed+0x5a>
 8007064:	68bb      	ldr	r3, [r7, #8]
 8007066:	2b00      	cmp	r3, #0
 8007068:	d113      	bne.n	8007092 <I2C_IsAcknowledgeFailed+0x82>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800706e:	f043 0220 	orr.w	r2, r3, #32
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	2220      	movs	r2, #32
 800707a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	2200      	movs	r2, #0
 8007082:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	2200      	movs	r2, #0
 800708a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800708e:	2301      	movs	r3, #1
 8007090:	e02e      	b.n	80070f0 <I2C_IsAcknowledgeFailed+0xe0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	699b      	ldr	r3, [r3, #24]
 8007098:	f003 0320 	and.w	r3, r3, #32
 800709c:	2b20      	cmp	r3, #32
 800709e:	d1d5      	bne.n	800704c <I2C_IsAcknowledgeFailed+0x3c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	2210      	movs	r2, #16
 80070a6:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	2220      	movs	r2, #32
 80070ae:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80070b0:	68f8      	ldr	r0, [r7, #12]
 80070b2:	f7ff fe61 	bl	8006d78 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	6859      	ldr	r1, [r3, #4]
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	681a      	ldr	r2, [r3, #0]
 80070c0:	4b0d      	ldr	r3, [pc, #52]	; (80070f8 <I2C_IsAcknowledgeFailed+0xe8>)
 80070c2:	400b      	ands	r3, r1
 80070c4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80070ca:	f043 0204 	orr.w	r2, r3, #4
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	2220      	movs	r2, #32
 80070d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	2200      	movs	r2, #0
 80070de:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	2200      	movs	r2, #0
 80070e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80070ea:	2301      	movs	r3, #1
 80070ec:	e000      	b.n	80070f0 <I2C_IsAcknowledgeFailed+0xe0>
  }
  return HAL_OK;
 80070ee:	2300      	movs	r3, #0
}
 80070f0:	4618      	mov	r0, r3
 80070f2:	3710      	adds	r7, #16
 80070f4:	46bd      	mov	sp, r7
 80070f6:	bd80      	pop	{r7, pc}
 80070f8:	fe00e800 	.word	0xfe00e800

080070fc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80070fc:	b480      	push	{r7}
 80070fe:	b085      	sub	sp, #20
 8007100:	af00      	add	r7, sp, #0
 8007102:	60f8      	str	r0, [r7, #12]
 8007104:	607b      	str	r3, [r7, #4]
 8007106:	460b      	mov	r3, r1
 8007108:	817b      	strh	r3, [r7, #10]
 800710a:	4613      	mov	r3, r2
 800710c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	685a      	ldr	r2, [r3, #4]
 8007114:	69bb      	ldr	r3, [r7, #24]
 8007116:	0d5b      	lsrs	r3, r3, #21
 8007118:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800711c:	4b0d      	ldr	r3, [pc, #52]	; (8007154 <I2C_TransferConfig+0x58>)
 800711e:	430b      	orrs	r3, r1
 8007120:	43db      	mvns	r3, r3
 8007122:	ea02 0103 	and.w	r1, r2, r3
 8007126:	897b      	ldrh	r3, [r7, #10]
 8007128:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800712c:	7a7b      	ldrb	r3, [r7, #9]
 800712e:	041b      	lsls	r3, r3, #16
 8007130:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8007134:	431a      	orrs	r2, r3
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	431a      	orrs	r2, r3
 800713a:	69bb      	ldr	r3, [r7, #24]
 800713c:	431a      	orrs	r2, r3
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	430a      	orrs	r2, r1
 8007144:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 8007146:	bf00      	nop
 8007148:	3714      	adds	r7, #20
 800714a:	46bd      	mov	sp, r7
 800714c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007150:	4770      	bx	lr
 8007152:	bf00      	nop
 8007154:	03ff63ff 	.word	0x03ff63ff

08007158 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007158:	b480      	push	{r7}
 800715a:	b083      	sub	sp, #12
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
 8007160:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007168:	b2db      	uxtb	r3, r3
 800716a:	2b20      	cmp	r3, #32
 800716c:	d138      	bne.n	80071e0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007174:	2b01      	cmp	r3, #1
 8007176:	d101      	bne.n	800717c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007178:	2302      	movs	r3, #2
 800717a:	e032      	b.n	80071e2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	2201      	movs	r2, #1
 8007180:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	2224      	movs	r2, #36	; 0x24
 8007188:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	681a      	ldr	r2, [r3, #0]
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	f022 0201 	bic.w	r2, r2, #1
 800719a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	681a      	ldr	r2, [r3, #0]
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80071aa:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	6819      	ldr	r1, [r3, #0]
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	683a      	ldr	r2, [r7, #0]
 80071b8:	430a      	orrs	r2, r1
 80071ba:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	681a      	ldr	r2, [r3, #0]
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	f042 0201 	orr.w	r2, r2, #1
 80071ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	2220      	movs	r2, #32
 80071d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	2200      	movs	r2, #0
 80071d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80071dc:	2300      	movs	r3, #0
 80071de:	e000      	b.n	80071e2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80071e0:	2302      	movs	r3, #2
  }
}
 80071e2:	4618      	mov	r0, r3
 80071e4:	370c      	adds	r7, #12
 80071e6:	46bd      	mov	sp, r7
 80071e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ec:	4770      	bx	lr

080071ee <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80071ee:	b480      	push	{r7}
 80071f0:	b085      	sub	sp, #20
 80071f2:	af00      	add	r7, sp, #0
 80071f4:	6078      	str	r0, [r7, #4]
 80071f6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80071fe:	b2db      	uxtb	r3, r3
 8007200:	2b20      	cmp	r3, #32
 8007202:	d139      	bne.n	8007278 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800720a:	2b01      	cmp	r3, #1
 800720c:	d101      	bne.n	8007212 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800720e:	2302      	movs	r3, #2
 8007210:	e033      	b.n	800727a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	2201      	movs	r2, #1
 8007216:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2224      	movs	r2, #36	; 0x24
 800721e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	681a      	ldr	r2, [r3, #0]
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f022 0201 	bic.w	r2, r2, #1
 8007230:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8007240:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007242:	683b      	ldr	r3, [r7, #0]
 8007244:	021b      	lsls	r3, r3, #8
 8007246:	68fa      	ldr	r2, [r7, #12]
 8007248:	4313      	orrs	r3, r2
 800724a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	68fa      	ldr	r2, [r7, #12]
 8007252:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	681a      	ldr	r2, [r3, #0]
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	f042 0201 	orr.w	r2, r2, #1
 8007262:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	2220      	movs	r2, #32
 8007268:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	2200      	movs	r2, #0
 8007270:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007274:	2300      	movs	r3, #0
 8007276:	e000      	b.n	800727a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007278:	2302      	movs	r3, #2
  }
}
 800727a:	4618      	mov	r0, r3
 800727c:	3714      	adds	r7, #20
 800727e:	46bd      	mov	sp, r7
 8007280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007284:	4770      	bx	lr

08007286 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8007286:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007288:	b08b      	sub	sp, #44	; 0x2c
 800728a:	af06      	add	r7, sp, #24
 800728c:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	2b00      	cmp	r3, #0
 8007292:	d101      	bne.n	8007298 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8007294:	2301      	movs	r3, #1
 8007296:	e0d0      	b.n	800743a <HAL_PCD_Init+0x1b4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 800729e:	b2db      	uxtb	r3, r3
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d106      	bne.n	80072b2 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	2200      	movs	r2, #0
 80072a8:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80072ac:	6878      	ldr	r0, [r7, #4]
 80072ae:	f7fd fbd1 	bl	8004a54 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	2203      	movs	r2, #3
 80072b6:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	4618      	mov	r0, r3
 80072c0:	f003 fd76 	bl	800adb0 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80072c4:	2300      	movs	r3, #0
 80072c6:	73fb      	strb	r3, [r7, #15]
 80072c8:	e04c      	b.n	8007364 <HAL_PCD_Init+0xde>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80072ca:	7bfb      	ldrb	r3, [r7, #15]
 80072cc:	6879      	ldr	r1, [r7, #4]
 80072ce:	1c5a      	adds	r2, r3, #1
 80072d0:	4613      	mov	r3, r2
 80072d2:	009b      	lsls	r3, r3, #2
 80072d4:	4413      	add	r3, r2
 80072d6:	00db      	lsls	r3, r3, #3
 80072d8:	440b      	add	r3, r1
 80072da:	3301      	adds	r3, #1
 80072dc:	2201      	movs	r2, #1
 80072de:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80072e0:	7bfb      	ldrb	r3, [r7, #15]
 80072e2:	6879      	ldr	r1, [r7, #4]
 80072e4:	1c5a      	adds	r2, r3, #1
 80072e6:	4613      	mov	r3, r2
 80072e8:	009b      	lsls	r3, r3, #2
 80072ea:	4413      	add	r3, r2
 80072ec:	00db      	lsls	r3, r3, #3
 80072ee:	440b      	add	r3, r1
 80072f0:	7bfa      	ldrb	r2, [r7, #15]
 80072f2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80072f4:	7bfa      	ldrb	r2, [r7, #15]
 80072f6:	7bfb      	ldrb	r3, [r7, #15]
 80072f8:	b298      	uxth	r0, r3
 80072fa:	6879      	ldr	r1, [r7, #4]
 80072fc:	4613      	mov	r3, r2
 80072fe:	009b      	lsls	r3, r3, #2
 8007300:	4413      	add	r3, r2
 8007302:	00db      	lsls	r3, r3, #3
 8007304:	440b      	add	r3, r1
 8007306:	3336      	adds	r3, #54	; 0x36
 8007308:	4602      	mov	r2, r0
 800730a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800730c:	7bfb      	ldrb	r3, [r7, #15]
 800730e:	6879      	ldr	r1, [r7, #4]
 8007310:	1c5a      	adds	r2, r3, #1
 8007312:	4613      	mov	r3, r2
 8007314:	009b      	lsls	r3, r3, #2
 8007316:	4413      	add	r3, r2
 8007318:	00db      	lsls	r3, r3, #3
 800731a:	440b      	add	r3, r1
 800731c:	3303      	adds	r3, #3
 800731e:	2200      	movs	r2, #0
 8007320:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8007322:	7bfa      	ldrb	r2, [r7, #15]
 8007324:	6879      	ldr	r1, [r7, #4]
 8007326:	4613      	mov	r3, r2
 8007328:	009b      	lsls	r3, r3, #2
 800732a:	4413      	add	r3, r2
 800732c:	00db      	lsls	r3, r3, #3
 800732e:	440b      	add	r3, r1
 8007330:	3338      	adds	r3, #56	; 0x38
 8007332:	2200      	movs	r2, #0
 8007334:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8007336:	7bfa      	ldrb	r2, [r7, #15]
 8007338:	6879      	ldr	r1, [r7, #4]
 800733a:	4613      	mov	r3, r2
 800733c:	009b      	lsls	r3, r3, #2
 800733e:	4413      	add	r3, r2
 8007340:	00db      	lsls	r3, r3, #3
 8007342:	440b      	add	r3, r1
 8007344:	333c      	adds	r3, #60	; 0x3c
 8007346:	2200      	movs	r2, #0
 8007348:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800734a:	7bfa      	ldrb	r2, [r7, #15]
 800734c:	6879      	ldr	r1, [r7, #4]
 800734e:	4613      	mov	r3, r2
 8007350:	009b      	lsls	r3, r3, #2
 8007352:	4413      	add	r3, r2
 8007354:	00db      	lsls	r3, r3, #3
 8007356:	440b      	add	r3, r1
 8007358:	3340      	adds	r3, #64	; 0x40
 800735a:	2200      	movs	r2, #0
 800735c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800735e:	7bfb      	ldrb	r3, [r7, #15]
 8007360:	3301      	adds	r3, #1
 8007362:	73fb      	strb	r3, [r7, #15]
 8007364:	7bfa      	ldrb	r2, [r7, #15]
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	685b      	ldr	r3, [r3, #4]
 800736a:	429a      	cmp	r2, r3
 800736c:	d3ad      	bcc.n	80072ca <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800736e:	2300      	movs	r3, #0
 8007370:	73fb      	strb	r3, [r7, #15]
 8007372:	e044      	b.n	80073fe <HAL_PCD_Init+0x178>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8007374:	7bfa      	ldrb	r2, [r7, #15]
 8007376:	6879      	ldr	r1, [r7, #4]
 8007378:	4613      	mov	r3, r2
 800737a:	009b      	lsls	r3, r3, #2
 800737c:	4413      	add	r3, r2
 800737e:	00db      	lsls	r3, r3, #3
 8007380:	440b      	add	r3, r1
 8007382:	f203 1369 	addw	r3, r3, #361	; 0x169
 8007386:	2200      	movs	r2, #0
 8007388:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800738a:	7bfa      	ldrb	r2, [r7, #15]
 800738c:	6879      	ldr	r1, [r7, #4]
 800738e:	4613      	mov	r3, r2
 8007390:	009b      	lsls	r3, r3, #2
 8007392:	4413      	add	r3, r2
 8007394:	00db      	lsls	r3, r3, #3
 8007396:	440b      	add	r3, r1
 8007398:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800739c:	7bfa      	ldrb	r2, [r7, #15]
 800739e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80073a0:	7bfa      	ldrb	r2, [r7, #15]
 80073a2:	6879      	ldr	r1, [r7, #4]
 80073a4:	4613      	mov	r3, r2
 80073a6:	009b      	lsls	r3, r3, #2
 80073a8:	4413      	add	r3, r2
 80073aa:	00db      	lsls	r3, r3, #3
 80073ac:	440b      	add	r3, r1
 80073ae:	f203 136b 	addw	r3, r3, #363	; 0x16b
 80073b2:	2200      	movs	r2, #0
 80073b4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80073b6:	7bfa      	ldrb	r2, [r7, #15]
 80073b8:	6879      	ldr	r1, [r7, #4]
 80073ba:	4613      	mov	r3, r2
 80073bc:	009b      	lsls	r3, r3, #2
 80073be:	4413      	add	r3, r2
 80073c0:	00db      	lsls	r3, r3, #3
 80073c2:	440b      	add	r3, r1
 80073c4:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 80073c8:	2200      	movs	r2, #0
 80073ca:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80073cc:	7bfa      	ldrb	r2, [r7, #15]
 80073ce:	6879      	ldr	r1, [r7, #4]
 80073d0:	4613      	mov	r3, r2
 80073d2:	009b      	lsls	r3, r3, #2
 80073d4:	4413      	add	r3, r2
 80073d6:	00db      	lsls	r3, r3, #3
 80073d8:	440b      	add	r3, r1
 80073da:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 80073de:	2200      	movs	r2, #0
 80073e0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80073e2:	7bfa      	ldrb	r2, [r7, #15]
 80073e4:	6879      	ldr	r1, [r7, #4]
 80073e6:	4613      	mov	r3, r2
 80073e8:	009b      	lsls	r3, r3, #2
 80073ea:	4413      	add	r3, r2
 80073ec:	00db      	lsls	r3, r3, #3
 80073ee:	440b      	add	r3, r1
 80073f0:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80073f4:	2200      	movs	r2, #0
 80073f6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80073f8:	7bfb      	ldrb	r3, [r7, #15]
 80073fa:	3301      	adds	r3, #1
 80073fc:	73fb      	strb	r3, [r7, #15]
 80073fe:	7bfa      	ldrb	r2, [r7, #15]
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	685b      	ldr	r3, [r3, #4]
 8007404:	429a      	cmp	r2, r3
 8007406:	d3b5      	bcc.n	8007374 <HAL_PCD_Init+0xee>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	603b      	str	r3, [r7, #0]
 800740e:	687e      	ldr	r6, [r7, #4]
 8007410:	466d      	mov	r5, sp
 8007412:	f106 0410 	add.w	r4, r6, #16
 8007416:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007418:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800741a:	6823      	ldr	r3, [r4, #0]
 800741c:	602b      	str	r3, [r5, #0]
 800741e:	1d33      	adds	r3, r6, #4
 8007420:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007422:	6838      	ldr	r0, [r7, #0]
 8007424:	f003 fcdf 	bl	800ade6 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	2200      	movs	r2, #0
 800742c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	2201      	movs	r2, #1
 8007434:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 8007438:	2300      	movs	r3, #0
}
 800743a:	4618      	mov	r0, r3
 800743c:	3714      	adds	r7, #20
 800743e:	46bd      	mov	sp, r7
 8007440:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08007444 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007444:	b580      	push	{r7, lr}
 8007446:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 800744a:	af00      	add	r7, sp, #0
 800744c:	1d3b      	adds	r3, r7, #4
 800744e:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007450:	1d3b      	adds	r3, r7, #4
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	2b00      	cmp	r3, #0
 8007456:	d102      	bne.n	800745e <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8007458:	2301      	movs	r3, #1
 800745a:	f000 bef4 	b.w	8008246 <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800745e:	1d3b      	adds	r3, r7, #4
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	f003 0301 	and.w	r3, r3, #1
 8007468:	2b00      	cmp	r3, #0
 800746a:	f000 816a 	beq.w	8007742 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800746e:	4bb3      	ldr	r3, [pc, #716]	; (800773c <HAL_RCC_OscConfig+0x2f8>)
 8007470:	685b      	ldr	r3, [r3, #4]
 8007472:	f003 030c 	and.w	r3, r3, #12
 8007476:	2b04      	cmp	r3, #4
 8007478:	d00c      	beq.n	8007494 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800747a:	4bb0      	ldr	r3, [pc, #704]	; (800773c <HAL_RCC_OscConfig+0x2f8>)
 800747c:	685b      	ldr	r3, [r3, #4]
 800747e:	f003 030c 	and.w	r3, r3, #12
 8007482:	2b08      	cmp	r3, #8
 8007484:	d159      	bne.n	800753a <HAL_RCC_OscConfig+0xf6>
 8007486:	4bad      	ldr	r3, [pc, #692]	; (800773c <HAL_RCC_OscConfig+0x2f8>)
 8007488:	685b      	ldr	r3, [r3, #4]
 800748a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800748e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007492:	d152      	bne.n	800753a <HAL_RCC_OscConfig+0xf6>
 8007494:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007498:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800749c:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80074a0:	fa93 f3a3 	rbit	r3, r3
 80074a4:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80074a8:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80074ac:	fab3 f383 	clz	r3, r3
 80074b0:	b2db      	uxtb	r3, r3
 80074b2:	095b      	lsrs	r3, r3, #5
 80074b4:	b2db      	uxtb	r3, r3
 80074b6:	f043 0301 	orr.w	r3, r3, #1
 80074ba:	b2db      	uxtb	r3, r3
 80074bc:	2b01      	cmp	r3, #1
 80074be:	d102      	bne.n	80074c6 <HAL_RCC_OscConfig+0x82>
 80074c0:	4b9e      	ldr	r3, [pc, #632]	; (800773c <HAL_RCC_OscConfig+0x2f8>)
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	e015      	b.n	80074f2 <HAL_RCC_OscConfig+0xae>
 80074c6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80074ca:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80074ce:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 80074d2:	fa93 f3a3 	rbit	r3, r3
 80074d6:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80074da:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80074de:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80074e2:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 80074e6:	fa93 f3a3 	rbit	r3, r3
 80074ea:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 80074ee:	4b93      	ldr	r3, [pc, #588]	; (800773c <HAL_RCC_OscConfig+0x2f8>)
 80074f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074f2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80074f6:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 80074fa:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80074fe:	fa92 f2a2 	rbit	r2, r2
 8007502:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8007506:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 800750a:	fab2 f282 	clz	r2, r2
 800750e:	b2d2      	uxtb	r2, r2
 8007510:	f042 0220 	orr.w	r2, r2, #32
 8007514:	b2d2      	uxtb	r2, r2
 8007516:	f002 021f 	and.w	r2, r2, #31
 800751a:	2101      	movs	r1, #1
 800751c:	fa01 f202 	lsl.w	r2, r1, r2
 8007520:	4013      	ands	r3, r2
 8007522:	2b00      	cmp	r3, #0
 8007524:	f000 810c 	beq.w	8007740 <HAL_RCC_OscConfig+0x2fc>
 8007528:	1d3b      	adds	r3, r7, #4
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	685b      	ldr	r3, [r3, #4]
 800752e:	2b00      	cmp	r3, #0
 8007530:	f040 8106 	bne.w	8007740 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8007534:	2301      	movs	r3, #1
 8007536:	f000 be86 	b.w	8008246 <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800753a:	1d3b      	adds	r3, r7, #4
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	685b      	ldr	r3, [r3, #4]
 8007540:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007544:	d106      	bne.n	8007554 <HAL_RCC_OscConfig+0x110>
 8007546:	4b7d      	ldr	r3, [pc, #500]	; (800773c <HAL_RCC_OscConfig+0x2f8>)
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	4a7c      	ldr	r2, [pc, #496]	; (800773c <HAL_RCC_OscConfig+0x2f8>)
 800754c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007550:	6013      	str	r3, [r2, #0]
 8007552:	e030      	b.n	80075b6 <HAL_RCC_OscConfig+0x172>
 8007554:	1d3b      	adds	r3, r7, #4
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	685b      	ldr	r3, [r3, #4]
 800755a:	2b00      	cmp	r3, #0
 800755c:	d10c      	bne.n	8007578 <HAL_RCC_OscConfig+0x134>
 800755e:	4b77      	ldr	r3, [pc, #476]	; (800773c <HAL_RCC_OscConfig+0x2f8>)
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	4a76      	ldr	r2, [pc, #472]	; (800773c <HAL_RCC_OscConfig+0x2f8>)
 8007564:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007568:	6013      	str	r3, [r2, #0]
 800756a:	4b74      	ldr	r3, [pc, #464]	; (800773c <HAL_RCC_OscConfig+0x2f8>)
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	4a73      	ldr	r2, [pc, #460]	; (800773c <HAL_RCC_OscConfig+0x2f8>)
 8007570:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007574:	6013      	str	r3, [r2, #0]
 8007576:	e01e      	b.n	80075b6 <HAL_RCC_OscConfig+0x172>
 8007578:	1d3b      	adds	r3, r7, #4
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	685b      	ldr	r3, [r3, #4]
 800757e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007582:	d10c      	bne.n	800759e <HAL_RCC_OscConfig+0x15a>
 8007584:	4b6d      	ldr	r3, [pc, #436]	; (800773c <HAL_RCC_OscConfig+0x2f8>)
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	4a6c      	ldr	r2, [pc, #432]	; (800773c <HAL_RCC_OscConfig+0x2f8>)
 800758a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800758e:	6013      	str	r3, [r2, #0]
 8007590:	4b6a      	ldr	r3, [pc, #424]	; (800773c <HAL_RCC_OscConfig+0x2f8>)
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	4a69      	ldr	r2, [pc, #420]	; (800773c <HAL_RCC_OscConfig+0x2f8>)
 8007596:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800759a:	6013      	str	r3, [r2, #0]
 800759c:	e00b      	b.n	80075b6 <HAL_RCC_OscConfig+0x172>
 800759e:	4b67      	ldr	r3, [pc, #412]	; (800773c <HAL_RCC_OscConfig+0x2f8>)
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	4a66      	ldr	r2, [pc, #408]	; (800773c <HAL_RCC_OscConfig+0x2f8>)
 80075a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80075a8:	6013      	str	r3, [r2, #0]
 80075aa:	4b64      	ldr	r3, [pc, #400]	; (800773c <HAL_RCC_OscConfig+0x2f8>)
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	4a63      	ldr	r2, [pc, #396]	; (800773c <HAL_RCC_OscConfig+0x2f8>)
 80075b0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80075b4:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80075b6:	4b61      	ldr	r3, [pc, #388]	; (800773c <HAL_RCC_OscConfig+0x2f8>)
 80075b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075ba:	f023 020f 	bic.w	r2, r3, #15
 80075be:	1d3b      	adds	r3, r7, #4
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	689b      	ldr	r3, [r3, #8]
 80075c4:	495d      	ldr	r1, [pc, #372]	; (800773c <HAL_RCC_OscConfig+0x2f8>)
 80075c6:	4313      	orrs	r3, r2
 80075c8:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80075ca:	1d3b      	adds	r3, r7, #4
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	685b      	ldr	r3, [r3, #4]
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d059      	beq.n	8007688 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80075d4:	f7fd fb78 	bl	8004cc8 <HAL_GetTick>
 80075d8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80075dc:	e00a      	b.n	80075f4 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80075de:	f7fd fb73 	bl	8004cc8 <HAL_GetTick>
 80075e2:	4602      	mov	r2, r0
 80075e4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80075e8:	1ad3      	subs	r3, r2, r3
 80075ea:	2b64      	cmp	r3, #100	; 0x64
 80075ec:	d902      	bls.n	80075f4 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 80075ee:	2303      	movs	r3, #3
 80075f0:	f000 be29 	b.w	8008246 <HAL_RCC_OscConfig+0xe02>
 80075f4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80075f8:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80075fc:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8007600:	fa93 f3a3 	rbit	r3, r3
 8007604:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8007608:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800760c:	fab3 f383 	clz	r3, r3
 8007610:	b2db      	uxtb	r3, r3
 8007612:	095b      	lsrs	r3, r3, #5
 8007614:	b2db      	uxtb	r3, r3
 8007616:	f043 0301 	orr.w	r3, r3, #1
 800761a:	b2db      	uxtb	r3, r3
 800761c:	2b01      	cmp	r3, #1
 800761e:	d102      	bne.n	8007626 <HAL_RCC_OscConfig+0x1e2>
 8007620:	4b46      	ldr	r3, [pc, #280]	; (800773c <HAL_RCC_OscConfig+0x2f8>)
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	e015      	b.n	8007652 <HAL_RCC_OscConfig+0x20e>
 8007626:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800762a:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800762e:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8007632:	fa93 f3a3 	rbit	r3, r3
 8007636:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 800763a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800763e:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8007642:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8007646:	fa93 f3a3 	rbit	r3, r3
 800764a:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 800764e:	4b3b      	ldr	r3, [pc, #236]	; (800773c <HAL_RCC_OscConfig+0x2f8>)
 8007650:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007652:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8007656:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 800765a:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 800765e:	fa92 f2a2 	rbit	r2, r2
 8007662:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8007666:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 800766a:	fab2 f282 	clz	r2, r2
 800766e:	b2d2      	uxtb	r2, r2
 8007670:	f042 0220 	orr.w	r2, r2, #32
 8007674:	b2d2      	uxtb	r2, r2
 8007676:	f002 021f 	and.w	r2, r2, #31
 800767a:	2101      	movs	r1, #1
 800767c:	fa01 f202 	lsl.w	r2, r1, r2
 8007680:	4013      	ands	r3, r2
 8007682:	2b00      	cmp	r3, #0
 8007684:	d0ab      	beq.n	80075de <HAL_RCC_OscConfig+0x19a>
 8007686:	e05c      	b.n	8007742 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007688:	f7fd fb1e 	bl	8004cc8 <HAL_GetTick>
 800768c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007690:	e00a      	b.n	80076a8 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007692:	f7fd fb19 	bl	8004cc8 <HAL_GetTick>
 8007696:	4602      	mov	r2, r0
 8007698:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800769c:	1ad3      	subs	r3, r2, r3
 800769e:	2b64      	cmp	r3, #100	; 0x64
 80076a0:	d902      	bls.n	80076a8 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 80076a2:	2303      	movs	r3, #3
 80076a4:	f000 bdcf 	b.w	8008246 <HAL_RCC_OscConfig+0xe02>
 80076a8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80076ac:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80076b0:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 80076b4:	fa93 f3a3 	rbit	r3, r3
 80076b8:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 80076bc:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80076c0:	fab3 f383 	clz	r3, r3
 80076c4:	b2db      	uxtb	r3, r3
 80076c6:	095b      	lsrs	r3, r3, #5
 80076c8:	b2db      	uxtb	r3, r3
 80076ca:	f043 0301 	orr.w	r3, r3, #1
 80076ce:	b2db      	uxtb	r3, r3
 80076d0:	2b01      	cmp	r3, #1
 80076d2:	d102      	bne.n	80076da <HAL_RCC_OscConfig+0x296>
 80076d4:	4b19      	ldr	r3, [pc, #100]	; (800773c <HAL_RCC_OscConfig+0x2f8>)
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	e015      	b.n	8007706 <HAL_RCC_OscConfig+0x2c2>
 80076da:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80076de:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80076e2:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 80076e6:	fa93 f3a3 	rbit	r3, r3
 80076ea:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80076ee:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80076f2:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80076f6:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 80076fa:	fa93 f3a3 	rbit	r3, r3
 80076fe:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8007702:	4b0e      	ldr	r3, [pc, #56]	; (800773c <HAL_RCC_OscConfig+0x2f8>)
 8007704:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007706:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800770a:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 800770e:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8007712:	fa92 f2a2 	rbit	r2, r2
 8007716:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 800771a:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 800771e:	fab2 f282 	clz	r2, r2
 8007722:	b2d2      	uxtb	r2, r2
 8007724:	f042 0220 	orr.w	r2, r2, #32
 8007728:	b2d2      	uxtb	r2, r2
 800772a:	f002 021f 	and.w	r2, r2, #31
 800772e:	2101      	movs	r1, #1
 8007730:	fa01 f202 	lsl.w	r2, r1, r2
 8007734:	4013      	ands	r3, r2
 8007736:	2b00      	cmp	r3, #0
 8007738:	d1ab      	bne.n	8007692 <HAL_RCC_OscConfig+0x24e>
 800773a:	e002      	b.n	8007742 <HAL_RCC_OscConfig+0x2fe>
 800773c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007740:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007742:	1d3b      	adds	r3, r7, #4
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	f003 0302 	and.w	r3, r3, #2
 800774c:	2b00      	cmp	r3, #0
 800774e:	f000 816f 	beq.w	8007a30 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8007752:	4bd0      	ldr	r3, [pc, #832]	; (8007a94 <HAL_RCC_OscConfig+0x650>)
 8007754:	685b      	ldr	r3, [r3, #4]
 8007756:	f003 030c 	and.w	r3, r3, #12
 800775a:	2b00      	cmp	r3, #0
 800775c:	d00b      	beq.n	8007776 <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800775e:	4bcd      	ldr	r3, [pc, #820]	; (8007a94 <HAL_RCC_OscConfig+0x650>)
 8007760:	685b      	ldr	r3, [r3, #4]
 8007762:	f003 030c 	and.w	r3, r3, #12
 8007766:	2b08      	cmp	r3, #8
 8007768:	d16c      	bne.n	8007844 <HAL_RCC_OscConfig+0x400>
 800776a:	4bca      	ldr	r3, [pc, #808]	; (8007a94 <HAL_RCC_OscConfig+0x650>)
 800776c:	685b      	ldr	r3, [r3, #4]
 800776e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007772:	2b00      	cmp	r3, #0
 8007774:	d166      	bne.n	8007844 <HAL_RCC_OscConfig+0x400>
 8007776:	2302      	movs	r3, #2
 8007778:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800777c:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8007780:	fa93 f3a3 	rbit	r3, r3
 8007784:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8007788:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800778c:	fab3 f383 	clz	r3, r3
 8007790:	b2db      	uxtb	r3, r3
 8007792:	095b      	lsrs	r3, r3, #5
 8007794:	b2db      	uxtb	r3, r3
 8007796:	f043 0301 	orr.w	r3, r3, #1
 800779a:	b2db      	uxtb	r3, r3
 800779c:	2b01      	cmp	r3, #1
 800779e:	d102      	bne.n	80077a6 <HAL_RCC_OscConfig+0x362>
 80077a0:	4bbc      	ldr	r3, [pc, #752]	; (8007a94 <HAL_RCC_OscConfig+0x650>)
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	e013      	b.n	80077ce <HAL_RCC_OscConfig+0x38a>
 80077a6:	2302      	movs	r3, #2
 80077a8:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80077ac:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 80077b0:	fa93 f3a3 	rbit	r3, r3
 80077b4:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80077b8:	2302      	movs	r3, #2
 80077ba:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80077be:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80077c2:	fa93 f3a3 	rbit	r3, r3
 80077c6:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 80077ca:	4bb2      	ldr	r3, [pc, #712]	; (8007a94 <HAL_RCC_OscConfig+0x650>)
 80077cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077ce:	2202      	movs	r2, #2
 80077d0:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 80077d4:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80077d8:	fa92 f2a2 	rbit	r2, r2
 80077dc:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 80077e0:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 80077e4:	fab2 f282 	clz	r2, r2
 80077e8:	b2d2      	uxtb	r2, r2
 80077ea:	f042 0220 	orr.w	r2, r2, #32
 80077ee:	b2d2      	uxtb	r2, r2
 80077f0:	f002 021f 	and.w	r2, r2, #31
 80077f4:	2101      	movs	r1, #1
 80077f6:	fa01 f202 	lsl.w	r2, r1, r2
 80077fa:	4013      	ands	r3, r2
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d007      	beq.n	8007810 <HAL_RCC_OscConfig+0x3cc>
 8007800:	1d3b      	adds	r3, r7, #4
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	691b      	ldr	r3, [r3, #16]
 8007806:	2b01      	cmp	r3, #1
 8007808:	d002      	beq.n	8007810 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 800780a:	2301      	movs	r3, #1
 800780c:	f000 bd1b 	b.w	8008246 <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007810:	4ba0      	ldr	r3, [pc, #640]	; (8007a94 <HAL_RCC_OscConfig+0x650>)
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007818:	1d3b      	adds	r3, r7, #4
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	695b      	ldr	r3, [r3, #20]
 800781e:	21f8      	movs	r1, #248	; 0xf8
 8007820:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007824:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8007828:	fa91 f1a1 	rbit	r1, r1
 800782c:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8007830:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8007834:	fab1 f181 	clz	r1, r1
 8007838:	b2c9      	uxtb	r1, r1
 800783a:	408b      	lsls	r3, r1
 800783c:	4995      	ldr	r1, [pc, #596]	; (8007a94 <HAL_RCC_OscConfig+0x650>)
 800783e:	4313      	orrs	r3, r2
 8007840:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007842:	e0f5      	b.n	8007a30 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007844:	1d3b      	adds	r3, r7, #4
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	691b      	ldr	r3, [r3, #16]
 800784a:	2b00      	cmp	r3, #0
 800784c:	f000 8085 	beq.w	800795a <HAL_RCC_OscConfig+0x516>
 8007850:	2301      	movs	r3, #1
 8007852:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007856:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 800785a:	fa93 f3a3 	rbit	r3, r3
 800785e:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8007862:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007866:	fab3 f383 	clz	r3, r3
 800786a:	b2db      	uxtb	r3, r3
 800786c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8007870:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8007874:	009b      	lsls	r3, r3, #2
 8007876:	461a      	mov	r2, r3
 8007878:	2301      	movs	r3, #1
 800787a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800787c:	f7fd fa24 	bl	8004cc8 <HAL_GetTick>
 8007880:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007884:	e00a      	b.n	800789c <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007886:	f7fd fa1f 	bl	8004cc8 <HAL_GetTick>
 800788a:	4602      	mov	r2, r0
 800788c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8007890:	1ad3      	subs	r3, r2, r3
 8007892:	2b02      	cmp	r3, #2
 8007894:	d902      	bls.n	800789c <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 8007896:	2303      	movs	r3, #3
 8007898:	f000 bcd5 	b.w	8008246 <HAL_RCC_OscConfig+0xe02>
 800789c:	2302      	movs	r3, #2
 800789e:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80078a2:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80078a6:	fa93 f3a3 	rbit	r3, r3
 80078aa:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 80078ae:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80078b2:	fab3 f383 	clz	r3, r3
 80078b6:	b2db      	uxtb	r3, r3
 80078b8:	095b      	lsrs	r3, r3, #5
 80078ba:	b2db      	uxtb	r3, r3
 80078bc:	f043 0301 	orr.w	r3, r3, #1
 80078c0:	b2db      	uxtb	r3, r3
 80078c2:	2b01      	cmp	r3, #1
 80078c4:	d102      	bne.n	80078cc <HAL_RCC_OscConfig+0x488>
 80078c6:	4b73      	ldr	r3, [pc, #460]	; (8007a94 <HAL_RCC_OscConfig+0x650>)
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	e013      	b.n	80078f4 <HAL_RCC_OscConfig+0x4b0>
 80078cc:	2302      	movs	r3, #2
 80078ce:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80078d2:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80078d6:	fa93 f3a3 	rbit	r3, r3
 80078da:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80078de:	2302      	movs	r3, #2
 80078e0:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80078e4:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80078e8:	fa93 f3a3 	rbit	r3, r3
 80078ec:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 80078f0:	4b68      	ldr	r3, [pc, #416]	; (8007a94 <HAL_RCC_OscConfig+0x650>)
 80078f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078f4:	2202      	movs	r2, #2
 80078f6:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 80078fa:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80078fe:	fa92 f2a2 	rbit	r2, r2
 8007902:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8007906:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800790a:	fab2 f282 	clz	r2, r2
 800790e:	b2d2      	uxtb	r2, r2
 8007910:	f042 0220 	orr.w	r2, r2, #32
 8007914:	b2d2      	uxtb	r2, r2
 8007916:	f002 021f 	and.w	r2, r2, #31
 800791a:	2101      	movs	r1, #1
 800791c:	fa01 f202 	lsl.w	r2, r1, r2
 8007920:	4013      	ands	r3, r2
 8007922:	2b00      	cmp	r3, #0
 8007924:	d0af      	beq.n	8007886 <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007926:	4b5b      	ldr	r3, [pc, #364]	; (8007a94 <HAL_RCC_OscConfig+0x650>)
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800792e:	1d3b      	adds	r3, r7, #4
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	695b      	ldr	r3, [r3, #20]
 8007934:	21f8      	movs	r1, #248	; 0xf8
 8007936:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800793a:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800793e:	fa91 f1a1 	rbit	r1, r1
 8007942:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8007946:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 800794a:	fab1 f181 	clz	r1, r1
 800794e:	b2c9      	uxtb	r1, r1
 8007950:	408b      	lsls	r3, r1
 8007952:	4950      	ldr	r1, [pc, #320]	; (8007a94 <HAL_RCC_OscConfig+0x650>)
 8007954:	4313      	orrs	r3, r2
 8007956:	600b      	str	r3, [r1, #0]
 8007958:	e06a      	b.n	8007a30 <HAL_RCC_OscConfig+0x5ec>
 800795a:	2301      	movs	r3, #1
 800795c:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007960:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8007964:	fa93 f3a3 	rbit	r3, r3
 8007968:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 800796c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007970:	fab3 f383 	clz	r3, r3
 8007974:	b2db      	uxtb	r3, r3
 8007976:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800797a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800797e:	009b      	lsls	r3, r3, #2
 8007980:	461a      	mov	r2, r3
 8007982:	2300      	movs	r3, #0
 8007984:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007986:	f7fd f99f 	bl	8004cc8 <HAL_GetTick>
 800798a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800798e:	e00a      	b.n	80079a6 <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007990:	f7fd f99a 	bl	8004cc8 <HAL_GetTick>
 8007994:	4602      	mov	r2, r0
 8007996:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800799a:	1ad3      	subs	r3, r2, r3
 800799c:	2b02      	cmp	r3, #2
 800799e:	d902      	bls.n	80079a6 <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 80079a0:	2303      	movs	r3, #3
 80079a2:	f000 bc50 	b.w	8008246 <HAL_RCC_OscConfig+0xe02>
 80079a6:	2302      	movs	r3, #2
 80079a8:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80079ac:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80079b0:	fa93 f3a3 	rbit	r3, r3
 80079b4:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 80079b8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80079bc:	fab3 f383 	clz	r3, r3
 80079c0:	b2db      	uxtb	r3, r3
 80079c2:	095b      	lsrs	r3, r3, #5
 80079c4:	b2db      	uxtb	r3, r3
 80079c6:	f043 0301 	orr.w	r3, r3, #1
 80079ca:	b2db      	uxtb	r3, r3
 80079cc:	2b01      	cmp	r3, #1
 80079ce:	d102      	bne.n	80079d6 <HAL_RCC_OscConfig+0x592>
 80079d0:	4b30      	ldr	r3, [pc, #192]	; (8007a94 <HAL_RCC_OscConfig+0x650>)
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	e013      	b.n	80079fe <HAL_RCC_OscConfig+0x5ba>
 80079d6:	2302      	movs	r3, #2
 80079d8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80079dc:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80079e0:	fa93 f3a3 	rbit	r3, r3
 80079e4:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80079e8:	2302      	movs	r3, #2
 80079ea:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80079ee:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80079f2:	fa93 f3a3 	rbit	r3, r3
 80079f6:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80079fa:	4b26      	ldr	r3, [pc, #152]	; (8007a94 <HAL_RCC_OscConfig+0x650>)
 80079fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079fe:	2202      	movs	r2, #2
 8007a00:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8007a04:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8007a08:	fa92 f2a2 	rbit	r2, r2
 8007a0c:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8007a10:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8007a14:	fab2 f282 	clz	r2, r2
 8007a18:	b2d2      	uxtb	r2, r2
 8007a1a:	f042 0220 	orr.w	r2, r2, #32
 8007a1e:	b2d2      	uxtb	r2, r2
 8007a20:	f002 021f 	and.w	r2, r2, #31
 8007a24:	2101      	movs	r1, #1
 8007a26:	fa01 f202 	lsl.w	r2, r1, r2
 8007a2a:	4013      	ands	r3, r2
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d1af      	bne.n	8007990 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007a30:	1d3b      	adds	r3, r7, #4
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	f003 0308 	and.w	r3, r3, #8
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	f000 80da 	beq.w	8007bf4 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007a40:	1d3b      	adds	r3, r7, #4
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	699b      	ldr	r3, [r3, #24]
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d069      	beq.n	8007b1e <HAL_RCC_OscConfig+0x6da>
 8007a4a:	2301      	movs	r3, #1
 8007a4c:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007a50:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8007a54:	fa93 f3a3 	rbit	r3, r3
 8007a58:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8007a5c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007a60:	fab3 f383 	clz	r3, r3
 8007a64:	b2db      	uxtb	r3, r3
 8007a66:	461a      	mov	r2, r3
 8007a68:	4b0b      	ldr	r3, [pc, #44]	; (8007a98 <HAL_RCC_OscConfig+0x654>)
 8007a6a:	4413      	add	r3, r2
 8007a6c:	009b      	lsls	r3, r3, #2
 8007a6e:	461a      	mov	r2, r3
 8007a70:	2301      	movs	r3, #1
 8007a72:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007a74:	f7fd f928 	bl	8004cc8 <HAL_GetTick>
 8007a78:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007a7c:	e00e      	b.n	8007a9c <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007a7e:	f7fd f923 	bl	8004cc8 <HAL_GetTick>
 8007a82:	4602      	mov	r2, r0
 8007a84:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8007a88:	1ad3      	subs	r3, r2, r3
 8007a8a:	2b02      	cmp	r3, #2
 8007a8c:	d906      	bls.n	8007a9c <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 8007a8e:	2303      	movs	r3, #3
 8007a90:	e3d9      	b.n	8008246 <HAL_RCC_OscConfig+0xe02>
 8007a92:	bf00      	nop
 8007a94:	40021000 	.word	0x40021000
 8007a98:	10908120 	.word	0x10908120
 8007a9c:	2302      	movs	r3, #2
 8007a9e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007aa2:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8007aa6:	fa93 f3a3 	rbit	r3, r3
 8007aaa:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8007aae:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8007ab2:	2202      	movs	r2, #2
 8007ab4:	601a      	str	r2, [r3, #0]
 8007ab6:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	fa93 f2a3 	rbit	r2, r3
 8007ac0:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8007ac4:	601a      	str	r2, [r3, #0]
 8007ac6:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8007aca:	2202      	movs	r2, #2
 8007acc:	601a      	str	r2, [r3, #0]
 8007ace:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	fa93 f2a3 	rbit	r2, r3
 8007ad8:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8007adc:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007ade:	4ba5      	ldr	r3, [pc, #660]	; (8007d74 <HAL_RCC_OscConfig+0x930>)
 8007ae0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007ae2:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8007ae6:	2102      	movs	r1, #2
 8007ae8:	6019      	str	r1, [r3, #0]
 8007aea:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	fa93 f1a3 	rbit	r1, r3
 8007af4:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8007af8:	6019      	str	r1, [r3, #0]
  return result;
 8007afa:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	fab3 f383 	clz	r3, r3
 8007b04:	b2db      	uxtb	r3, r3
 8007b06:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8007b0a:	b2db      	uxtb	r3, r3
 8007b0c:	f003 031f 	and.w	r3, r3, #31
 8007b10:	2101      	movs	r1, #1
 8007b12:	fa01 f303 	lsl.w	r3, r1, r3
 8007b16:	4013      	ands	r3, r2
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d0b0      	beq.n	8007a7e <HAL_RCC_OscConfig+0x63a>
 8007b1c:	e06a      	b.n	8007bf4 <HAL_RCC_OscConfig+0x7b0>
 8007b1e:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8007b22:	2201      	movs	r2, #1
 8007b24:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007b26:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	fa93 f2a3 	rbit	r2, r3
 8007b30:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8007b34:	601a      	str	r2, [r3, #0]
  return result;
 8007b36:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8007b3a:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007b3c:	fab3 f383 	clz	r3, r3
 8007b40:	b2db      	uxtb	r3, r3
 8007b42:	461a      	mov	r2, r3
 8007b44:	4b8c      	ldr	r3, [pc, #560]	; (8007d78 <HAL_RCC_OscConfig+0x934>)
 8007b46:	4413      	add	r3, r2
 8007b48:	009b      	lsls	r3, r3, #2
 8007b4a:	461a      	mov	r2, r3
 8007b4c:	2300      	movs	r3, #0
 8007b4e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007b50:	f7fd f8ba 	bl	8004cc8 <HAL_GetTick>
 8007b54:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007b58:	e009      	b.n	8007b6e <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007b5a:	f7fd f8b5 	bl	8004cc8 <HAL_GetTick>
 8007b5e:	4602      	mov	r2, r0
 8007b60:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8007b64:	1ad3      	subs	r3, r2, r3
 8007b66:	2b02      	cmp	r3, #2
 8007b68:	d901      	bls.n	8007b6e <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 8007b6a:	2303      	movs	r3, #3
 8007b6c:	e36b      	b.n	8008246 <HAL_RCC_OscConfig+0xe02>
 8007b6e:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8007b72:	2202      	movs	r2, #2
 8007b74:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007b76:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	fa93 f2a3 	rbit	r2, r3
 8007b80:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8007b84:	601a      	str	r2, [r3, #0]
 8007b86:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8007b8a:	2202      	movs	r2, #2
 8007b8c:	601a      	str	r2, [r3, #0]
 8007b8e:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	fa93 f2a3 	rbit	r2, r3
 8007b98:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8007b9c:	601a      	str	r2, [r3, #0]
 8007b9e:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8007ba2:	2202      	movs	r2, #2
 8007ba4:	601a      	str	r2, [r3, #0]
 8007ba6:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	fa93 f2a3 	rbit	r2, r3
 8007bb0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8007bb4:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007bb6:	4b6f      	ldr	r3, [pc, #444]	; (8007d74 <HAL_RCC_OscConfig+0x930>)
 8007bb8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007bba:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8007bbe:	2102      	movs	r1, #2
 8007bc0:	6019      	str	r1, [r3, #0]
 8007bc2:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	fa93 f1a3 	rbit	r1, r3
 8007bcc:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8007bd0:	6019      	str	r1, [r3, #0]
  return result;
 8007bd2:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	fab3 f383 	clz	r3, r3
 8007bdc:	b2db      	uxtb	r3, r3
 8007bde:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8007be2:	b2db      	uxtb	r3, r3
 8007be4:	f003 031f 	and.w	r3, r3, #31
 8007be8:	2101      	movs	r1, #1
 8007bea:	fa01 f303 	lsl.w	r3, r1, r3
 8007bee:	4013      	ands	r3, r2
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d1b2      	bne.n	8007b5a <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007bf4:	1d3b      	adds	r3, r7, #4
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	f003 0304 	and.w	r3, r3, #4
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	f000 8158 	beq.w	8007eb4 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007c04:	2300      	movs	r3, #0
 8007c06:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007c0a:	4b5a      	ldr	r3, [pc, #360]	; (8007d74 <HAL_RCC_OscConfig+0x930>)
 8007c0c:	69db      	ldr	r3, [r3, #28]
 8007c0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d112      	bne.n	8007c3c <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007c16:	4b57      	ldr	r3, [pc, #348]	; (8007d74 <HAL_RCC_OscConfig+0x930>)
 8007c18:	69db      	ldr	r3, [r3, #28]
 8007c1a:	4a56      	ldr	r2, [pc, #344]	; (8007d74 <HAL_RCC_OscConfig+0x930>)
 8007c1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007c20:	61d3      	str	r3, [r2, #28]
 8007c22:	4b54      	ldr	r3, [pc, #336]	; (8007d74 <HAL_RCC_OscConfig+0x930>)
 8007c24:	69db      	ldr	r3, [r3, #28]
 8007c26:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8007c2a:	f107 0308 	add.w	r3, r7, #8
 8007c2e:	601a      	str	r2, [r3, #0]
 8007c30:	f107 0308 	add.w	r3, r7, #8
 8007c34:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8007c36:	2301      	movs	r3, #1
 8007c38:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007c3c:	4b4f      	ldr	r3, [pc, #316]	; (8007d7c <HAL_RCC_OscConfig+0x938>)
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d11a      	bne.n	8007c7e <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007c48:	4b4c      	ldr	r3, [pc, #304]	; (8007d7c <HAL_RCC_OscConfig+0x938>)
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	4a4b      	ldr	r2, [pc, #300]	; (8007d7c <HAL_RCC_OscConfig+0x938>)
 8007c4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007c52:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007c54:	f7fd f838 	bl	8004cc8 <HAL_GetTick>
 8007c58:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007c5c:	e009      	b.n	8007c72 <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007c5e:	f7fd f833 	bl	8004cc8 <HAL_GetTick>
 8007c62:	4602      	mov	r2, r0
 8007c64:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8007c68:	1ad3      	subs	r3, r2, r3
 8007c6a:	2b64      	cmp	r3, #100	; 0x64
 8007c6c:	d901      	bls.n	8007c72 <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 8007c6e:	2303      	movs	r3, #3
 8007c70:	e2e9      	b.n	8008246 <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007c72:	4b42      	ldr	r3, [pc, #264]	; (8007d7c <HAL_RCC_OscConfig+0x938>)
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d0ef      	beq.n	8007c5e <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007c7e:	1d3b      	adds	r3, r7, #4
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	68db      	ldr	r3, [r3, #12]
 8007c84:	2b01      	cmp	r3, #1
 8007c86:	d106      	bne.n	8007c96 <HAL_RCC_OscConfig+0x852>
 8007c88:	4b3a      	ldr	r3, [pc, #232]	; (8007d74 <HAL_RCC_OscConfig+0x930>)
 8007c8a:	6a1b      	ldr	r3, [r3, #32]
 8007c8c:	4a39      	ldr	r2, [pc, #228]	; (8007d74 <HAL_RCC_OscConfig+0x930>)
 8007c8e:	f043 0301 	orr.w	r3, r3, #1
 8007c92:	6213      	str	r3, [r2, #32]
 8007c94:	e02f      	b.n	8007cf6 <HAL_RCC_OscConfig+0x8b2>
 8007c96:	1d3b      	adds	r3, r7, #4
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	68db      	ldr	r3, [r3, #12]
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d10c      	bne.n	8007cba <HAL_RCC_OscConfig+0x876>
 8007ca0:	4b34      	ldr	r3, [pc, #208]	; (8007d74 <HAL_RCC_OscConfig+0x930>)
 8007ca2:	6a1b      	ldr	r3, [r3, #32]
 8007ca4:	4a33      	ldr	r2, [pc, #204]	; (8007d74 <HAL_RCC_OscConfig+0x930>)
 8007ca6:	f023 0301 	bic.w	r3, r3, #1
 8007caa:	6213      	str	r3, [r2, #32]
 8007cac:	4b31      	ldr	r3, [pc, #196]	; (8007d74 <HAL_RCC_OscConfig+0x930>)
 8007cae:	6a1b      	ldr	r3, [r3, #32]
 8007cb0:	4a30      	ldr	r2, [pc, #192]	; (8007d74 <HAL_RCC_OscConfig+0x930>)
 8007cb2:	f023 0304 	bic.w	r3, r3, #4
 8007cb6:	6213      	str	r3, [r2, #32]
 8007cb8:	e01d      	b.n	8007cf6 <HAL_RCC_OscConfig+0x8b2>
 8007cba:	1d3b      	adds	r3, r7, #4
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	68db      	ldr	r3, [r3, #12]
 8007cc0:	2b05      	cmp	r3, #5
 8007cc2:	d10c      	bne.n	8007cde <HAL_RCC_OscConfig+0x89a>
 8007cc4:	4b2b      	ldr	r3, [pc, #172]	; (8007d74 <HAL_RCC_OscConfig+0x930>)
 8007cc6:	6a1b      	ldr	r3, [r3, #32]
 8007cc8:	4a2a      	ldr	r2, [pc, #168]	; (8007d74 <HAL_RCC_OscConfig+0x930>)
 8007cca:	f043 0304 	orr.w	r3, r3, #4
 8007cce:	6213      	str	r3, [r2, #32]
 8007cd0:	4b28      	ldr	r3, [pc, #160]	; (8007d74 <HAL_RCC_OscConfig+0x930>)
 8007cd2:	6a1b      	ldr	r3, [r3, #32]
 8007cd4:	4a27      	ldr	r2, [pc, #156]	; (8007d74 <HAL_RCC_OscConfig+0x930>)
 8007cd6:	f043 0301 	orr.w	r3, r3, #1
 8007cda:	6213      	str	r3, [r2, #32]
 8007cdc:	e00b      	b.n	8007cf6 <HAL_RCC_OscConfig+0x8b2>
 8007cde:	4b25      	ldr	r3, [pc, #148]	; (8007d74 <HAL_RCC_OscConfig+0x930>)
 8007ce0:	6a1b      	ldr	r3, [r3, #32]
 8007ce2:	4a24      	ldr	r2, [pc, #144]	; (8007d74 <HAL_RCC_OscConfig+0x930>)
 8007ce4:	f023 0301 	bic.w	r3, r3, #1
 8007ce8:	6213      	str	r3, [r2, #32]
 8007cea:	4b22      	ldr	r3, [pc, #136]	; (8007d74 <HAL_RCC_OscConfig+0x930>)
 8007cec:	6a1b      	ldr	r3, [r3, #32]
 8007cee:	4a21      	ldr	r2, [pc, #132]	; (8007d74 <HAL_RCC_OscConfig+0x930>)
 8007cf0:	f023 0304 	bic.w	r3, r3, #4
 8007cf4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007cf6:	1d3b      	adds	r3, r7, #4
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	68db      	ldr	r3, [r3, #12]
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d06b      	beq.n	8007dd8 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007d00:	f7fc ffe2 	bl	8004cc8 <HAL_GetTick>
 8007d04:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007d08:	e00b      	b.n	8007d22 <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007d0a:	f7fc ffdd 	bl	8004cc8 <HAL_GetTick>
 8007d0e:	4602      	mov	r2, r0
 8007d10:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8007d14:	1ad3      	subs	r3, r2, r3
 8007d16:	f241 3288 	movw	r2, #5000	; 0x1388
 8007d1a:	4293      	cmp	r3, r2
 8007d1c:	d901      	bls.n	8007d22 <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 8007d1e:	2303      	movs	r3, #3
 8007d20:	e291      	b.n	8008246 <HAL_RCC_OscConfig+0xe02>
 8007d22:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8007d26:	2202      	movs	r2, #2
 8007d28:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007d2a:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	fa93 f2a3 	rbit	r2, r3
 8007d34:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8007d38:	601a      	str	r2, [r3, #0]
 8007d3a:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8007d3e:	2202      	movs	r2, #2
 8007d40:	601a      	str	r2, [r3, #0]
 8007d42:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	fa93 f2a3 	rbit	r2, r3
 8007d4c:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8007d50:	601a      	str	r2, [r3, #0]
  return result;
 8007d52:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8007d56:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007d58:	fab3 f383 	clz	r3, r3
 8007d5c:	b2db      	uxtb	r3, r3
 8007d5e:	095b      	lsrs	r3, r3, #5
 8007d60:	b2db      	uxtb	r3, r3
 8007d62:	f043 0302 	orr.w	r3, r3, #2
 8007d66:	b2db      	uxtb	r3, r3
 8007d68:	2b02      	cmp	r3, #2
 8007d6a:	d109      	bne.n	8007d80 <HAL_RCC_OscConfig+0x93c>
 8007d6c:	4b01      	ldr	r3, [pc, #4]	; (8007d74 <HAL_RCC_OscConfig+0x930>)
 8007d6e:	6a1b      	ldr	r3, [r3, #32]
 8007d70:	e014      	b.n	8007d9c <HAL_RCC_OscConfig+0x958>
 8007d72:	bf00      	nop
 8007d74:	40021000 	.word	0x40021000
 8007d78:	10908120 	.word	0x10908120
 8007d7c:	40007000 	.word	0x40007000
 8007d80:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8007d84:	2202      	movs	r2, #2
 8007d86:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007d88:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	fa93 f2a3 	rbit	r2, r3
 8007d92:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8007d96:	601a      	str	r2, [r3, #0]
 8007d98:	4bbb      	ldr	r3, [pc, #748]	; (8008088 <HAL_RCC_OscConfig+0xc44>)
 8007d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d9c:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8007da0:	2102      	movs	r1, #2
 8007da2:	6011      	str	r1, [r2, #0]
 8007da4:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8007da8:	6812      	ldr	r2, [r2, #0]
 8007daa:	fa92 f1a2 	rbit	r1, r2
 8007dae:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8007db2:	6011      	str	r1, [r2, #0]
  return result;
 8007db4:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8007db8:	6812      	ldr	r2, [r2, #0]
 8007dba:	fab2 f282 	clz	r2, r2
 8007dbe:	b2d2      	uxtb	r2, r2
 8007dc0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007dc4:	b2d2      	uxtb	r2, r2
 8007dc6:	f002 021f 	and.w	r2, r2, #31
 8007dca:	2101      	movs	r1, #1
 8007dcc:	fa01 f202 	lsl.w	r2, r1, r2
 8007dd0:	4013      	ands	r3, r2
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d099      	beq.n	8007d0a <HAL_RCC_OscConfig+0x8c6>
 8007dd6:	e063      	b.n	8007ea0 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007dd8:	f7fc ff76 	bl	8004cc8 <HAL_GetTick>
 8007ddc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007de0:	e00b      	b.n	8007dfa <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007de2:	f7fc ff71 	bl	8004cc8 <HAL_GetTick>
 8007de6:	4602      	mov	r2, r0
 8007de8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8007dec:	1ad3      	subs	r3, r2, r3
 8007dee:	f241 3288 	movw	r2, #5000	; 0x1388
 8007df2:	4293      	cmp	r3, r2
 8007df4:	d901      	bls.n	8007dfa <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8007df6:	2303      	movs	r3, #3
 8007df8:	e225      	b.n	8008246 <HAL_RCC_OscConfig+0xe02>
 8007dfa:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8007dfe:	2202      	movs	r2, #2
 8007e00:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007e02:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	fa93 f2a3 	rbit	r2, r3
 8007e0c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8007e10:	601a      	str	r2, [r3, #0]
 8007e12:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8007e16:	2202      	movs	r2, #2
 8007e18:	601a      	str	r2, [r3, #0]
 8007e1a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	fa93 f2a3 	rbit	r2, r3
 8007e24:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8007e28:	601a      	str	r2, [r3, #0]
  return result;
 8007e2a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8007e2e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007e30:	fab3 f383 	clz	r3, r3
 8007e34:	b2db      	uxtb	r3, r3
 8007e36:	095b      	lsrs	r3, r3, #5
 8007e38:	b2db      	uxtb	r3, r3
 8007e3a:	f043 0302 	orr.w	r3, r3, #2
 8007e3e:	b2db      	uxtb	r3, r3
 8007e40:	2b02      	cmp	r3, #2
 8007e42:	d102      	bne.n	8007e4a <HAL_RCC_OscConfig+0xa06>
 8007e44:	4b90      	ldr	r3, [pc, #576]	; (8008088 <HAL_RCC_OscConfig+0xc44>)
 8007e46:	6a1b      	ldr	r3, [r3, #32]
 8007e48:	e00d      	b.n	8007e66 <HAL_RCC_OscConfig+0xa22>
 8007e4a:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8007e4e:	2202      	movs	r2, #2
 8007e50:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007e52:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	fa93 f2a3 	rbit	r2, r3
 8007e5c:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8007e60:	601a      	str	r2, [r3, #0]
 8007e62:	4b89      	ldr	r3, [pc, #548]	; (8008088 <HAL_RCC_OscConfig+0xc44>)
 8007e64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e66:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8007e6a:	2102      	movs	r1, #2
 8007e6c:	6011      	str	r1, [r2, #0]
 8007e6e:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8007e72:	6812      	ldr	r2, [r2, #0]
 8007e74:	fa92 f1a2 	rbit	r1, r2
 8007e78:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8007e7c:	6011      	str	r1, [r2, #0]
  return result;
 8007e7e:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8007e82:	6812      	ldr	r2, [r2, #0]
 8007e84:	fab2 f282 	clz	r2, r2
 8007e88:	b2d2      	uxtb	r2, r2
 8007e8a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007e8e:	b2d2      	uxtb	r2, r2
 8007e90:	f002 021f 	and.w	r2, r2, #31
 8007e94:	2101      	movs	r1, #1
 8007e96:	fa01 f202 	lsl.w	r2, r1, r2
 8007e9a:	4013      	ands	r3, r2
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d1a0      	bne.n	8007de2 <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8007ea0:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8007ea4:	2b01      	cmp	r3, #1
 8007ea6:	d105      	bne.n	8007eb4 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007ea8:	4b77      	ldr	r3, [pc, #476]	; (8008088 <HAL_RCC_OscConfig+0xc44>)
 8007eaa:	69db      	ldr	r3, [r3, #28]
 8007eac:	4a76      	ldr	r2, [pc, #472]	; (8008088 <HAL_RCC_OscConfig+0xc44>)
 8007eae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007eb2:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007eb4:	1d3b      	adds	r3, r7, #4
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	69db      	ldr	r3, [r3, #28]
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	f000 81c2 	beq.w	8008244 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007ec0:	4b71      	ldr	r3, [pc, #452]	; (8008088 <HAL_RCC_OscConfig+0xc44>)
 8007ec2:	685b      	ldr	r3, [r3, #4]
 8007ec4:	f003 030c 	and.w	r3, r3, #12
 8007ec8:	2b08      	cmp	r3, #8
 8007eca:	f000 819c 	beq.w	8008206 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007ece:	1d3b      	adds	r3, r7, #4
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	69db      	ldr	r3, [r3, #28]
 8007ed4:	2b02      	cmp	r3, #2
 8007ed6:	f040 8114 	bne.w	8008102 <HAL_RCC_OscConfig+0xcbe>
 8007eda:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8007ede:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007ee2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007ee4:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	fa93 f2a3 	rbit	r2, r3
 8007eee:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8007ef2:	601a      	str	r2, [r3, #0]
  return result;
 8007ef4:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8007ef8:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007efa:	fab3 f383 	clz	r3, r3
 8007efe:	b2db      	uxtb	r3, r3
 8007f00:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8007f04:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8007f08:	009b      	lsls	r3, r3, #2
 8007f0a:	461a      	mov	r2, r3
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007f10:	f7fc feda 	bl	8004cc8 <HAL_GetTick>
 8007f14:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007f18:	e009      	b.n	8007f2e <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007f1a:	f7fc fed5 	bl	8004cc8 <HAL_GetTick>
 8007f1e:	4602      	mov	r2, r0
 8007f20:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8007f24:	1ad3      	subs	r3, r2, r3
 8007f26:	2b02      	cmp	r3, #2
 8007f28:	d901      	bls.n	8007f2e <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 8007f2a:	2303      	movs	r3, #3
 8007f2c:	e18b      	b.n	8008246 <HAL_RCC_OscConfig+0xe02>
 8007f2e:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8007f32:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007f36:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007f38:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	fa93 f2a3 	rbit	r2, r3
 8007f42:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8007f46:	601a      	str	r2, [r3, #0]
  return result;
 8007f48:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8007f4c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007f4e:	fab3 f383 	clz	r3, r3
 8007f52:	b2db      	uxtb	r3, r3
 8007f54:	095b      	lsrs	r3, r3, #5
 8007f56:	b2db      	uxtb	r3, r3
 8007f58:	f043 0301 	orr.w	r3, r3, #1
 8007f5c:	b2db      	uxtb	r3, r3
 8007f5e:	2b01      	cmp	r3, #1
 8007f60:	d102      	bne.n	8007f68 <HAL_RCC_OscConfig+0xb24>
 8007f62:	4b49      	ldr	r3, [pc, #292]	; (8008088 <HAL_RCC_OscConfig+0xc44>)
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	e01b      	b.n	8007fa0 <HAL_RCC_OscConfig+0xb5c>
 8007f68:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8007f6c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007f70:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007f72:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	fa93 f2a3 	rbit	r2, r3
 8007f7c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8007f80:	601a      	str	r2, [r3, #0]
 8007f82:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8007f86:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007f8a:	601a      	str	r2, [r3, #0]
 8007f8c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	fa93 f2a3 	rbit	r2, r3
 8007f96:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8007f9a:	601a      	str	r2, [r3, #0]
 8007f9c:	4b3a      	ldr	r3, [pc, #232]	; (8008088 <HAL_RCC_OscConfig+0xc44>)
 8007f9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fa0:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8007fa4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8007fa8:	6011      	str	r1, [r2, #0]
 8007faa:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8007fae:	6812      	ldr	r2, [r2, #0]
 8007fb0:	fa92 f1a2 	rbit	r1, r2
 8007fb4:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8007fb8:	6011      	str	r1, [r2, #0]
  return result;
 8007fba:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8007fbe:	6812      	ldr	r2, [r2, #0]
 8007fc0:	fab2 f282 	clz	r2, r2
 8007fc4:	b2d2      	uxtb	r2, r2
 8007fc6:	f042 0220 	orr.w	r2, r2, #32
 8007fca:	b2d2      	uxtb	r2, r2
 8007fcc:	f002 021f 	and.w	r2, r2, #31
 8007fd0:	2101      	movs	r1, #1
 8007fd2:	fa01 f202 	lsl.w	r2, r1, r2
 8007fd6:	4013      	ands	r3, r2
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d19e      	bne.n	8007f1a <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007fdc:	4b2a      	ldr	r3, [pc, #168]	; (8008088 <HAL_RCC_OscConfig+0xc44>)
 8007fde:	685b      	ldr	r3, [r3, #4]
 8007fe0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8007fe4:	1d3b      	adds	r3, r7, #4
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8007fea:	1d3b      	adds	r3, r7, #4
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	6a1b      	ldr	r3, [r3, #32]
 8007ff0:	430b      	orrs	r3, r1
 8007ff2:	4925      	ldr	r1, [pc, #148]	; (8008088 <HAL_RCC_OscConfig+0xc44>)
 8007ff4:	4313      	orrs	r3, r2
 8007ff6:	604b      	str	r3, [r1, #4]
 8007ff8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8007ffc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008000:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008002:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	fa93 f2a3 	rbit	r2, r3
 800800c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8008010:	601a      	str	r2, [r3, #0]
  return result;
 8008012:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8008016:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008018:	fab3 f383 	clz	r3, r3
 800801c:	b2db      	uxtb	r3, r3
 800801e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8008022:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8008026:	009b      	lsls	r3, r3, #2
 8008028:	461a      	mov	r2, r3
 800802a:	2301      	movs	r3, #1
 800802c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800802e:	f7fc fe4b 	bl	8004cc8 <HAL_GetTick>
 8008032:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8008036:	e009      	b.n	800804c <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008038:	f7fc fe46 	bl	8004cc8 <HAL_GetTick>
 800803c:	4602      	mov	r2, r0
 800803e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8008042:	1ad3      	subs	r3, r2, r3
 8008044:	2b02      	cmp	r3, #2
 8008046:	d901      	bls.n	800804c <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8008048:	2303      	movs	r3, #3
 800804a:	e0fc      	b.n	8008246 <HAL_RCC_OscConfig+0xe02>
 800804c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8008050:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8008054:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008056:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	fa93 f2a3 	rbit	r2, r3
 8008060:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8008064:	601a      	str	r2, [r3, #0]
  return result;
 8008066:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800806a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800806c:	fab3 f383 	clz	r3, r3
 8008070:	b2db      	uxtb	r3, r3
 8008072:	095b      	lsrs	r3, r3, #5
 8008074:	b2db      	uxtb	r3, r3
 8008076:	f043 0301 	orr.w	r3, r3, #1
 800807a:	b2db      	uxtb	r3, r3
 800807c:	2b01      	cmp	r3, #1
 800807e:	d105      	bne.n	800808c <HAL_RCC_OscConfig+0xc48>
 8008080:	4b01      	ldr	r3, [pc, #4]	; (8008088 <HAL_RCC_OscConfig+0xc44>)
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	e01e      	b.n	80080c4 <HAL_RCC_OscConfig+0xc80>
 8008086:	bf00      	nop
 8008088:	40021000 	.word	0x40021000
 800808c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8008090:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8008094:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008096:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	fa93 f2a3 	rbit	r2, r3
 80080a0:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80080a4:	601a      	str	r2, [r3, #0]
 80080a6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80080aa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80080ae:	601a      	str	r2, [r3, #0]
 80080b0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	fa93 f2a3 	rbit	r2, r3
 80080ba:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80080be:	601a      	str	r2, [r3, #0]
 80080c0:	4b63      	ldr	r3, [pc, #396]	; (8008250 <HAL_RCC_OscConfig+0xe0c>)
 80080c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080c4:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80080c8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80080cc:	6011      	str	r1, [r2, #0]
 80080ce:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80080d2:	6812      	ldr	r2, [r2, #0]
 80080d4:	fa92 f1a2 	rbit	r1, r2
 80080d8:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80080dc:	6011      	str	r1, [r2, #0]
  return result;
 80080de:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80080e2:	6812      	ldr	r2, [r2, #0]
 80080e4:	fab2 f282 	clz	r2, r2
 80080e8:	b2d2      	uxtb	r2, r2
 80080ea:	f042 0220 	orr.w	r2, r2, #32
 80080ee:	b2d2      	uxtb	r2, r2
 80080f0:	f002 021f 	and.w	r2, r2, #31
 80080f4:	2101      	movs	r1, #1
 80080f6:	fa01 f202 	lsl.w	r2, r1, r2
 80080fa:	4013      	ands	r3, r2
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d09b      	beq.n	8008038 <HAL_RCC_OscConfig+0xbf4>
 8008100:	e0a0      	b.n	8008244 <HAL_RCC_OscConfig+0xe00>
 8008102:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008106:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800810a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800810c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	fa93 f2a3 	rbit	r2, r3
 8008116:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800811a:	601a      	str	r2, [r3, #0]
  return result;
 800811c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8008120:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008122:	fab3 f383 	clz	r3, r3
 8008126:	b2db      	uxtb	r3, r3
 8008128:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800812c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8008130:	009b      	lsls	r3, r3, #2
 8008132:	461a      	mov	r2, r3
 8008134:	2300      	movs	r3, #0
 8008136:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008138:	f7fc fdc6 	bl	8004cc8 <HAL_GetTick>
 800813c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008140:	e009      	b.n	8008156 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008142:	f7fc fdc1 	bl	8004cc8 <HAL_GetTick>
 8008146:	4602      	mov	r2, r0
 8008148:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800814c:	1ad3      	subs	r3, r2, r3
 800814e:	2b02      	cmp	r3, #2
 8008150:	d901      	bls.n	8008156 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8008152:	2303      	movs	r3, #3
 8008154:	e077      	b.n	8008246 <HAL_RCC_OscConfig+0xe02>
 8008156:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800815a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800815e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008160:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	fa93 f2a3 	rbit	r2, r3
 800816a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800816e:	601a      	str	r2, [r3, #0]
  return result;
 8008170:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008174:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008176:	fab3 f383 	clz	r3, r3
 800817a:	b2db      	uxtb	r3, r3
 800817c:	095b      	lsrs	r3, r3, #5
 800817e:	b2db      	uxtb	r3, r3
 8008180:	f043 0301 	orr.w	r3, r3, #1
 8008184:	b2db      	uxtb	r3, r3
 8008186:	2b01      	cmp	r3, #1
 8008188:	d102      	bne.n	8008190 <HAL_RCC_OscConfig+0xd4c>
 800818a:	4b31      	ldr	r3, [pc, #196]	; (8008250 <HAL_RCC_OscConfig+0xe0c>)
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	e01b      	b.n	80081c8 <HAL_RCC_OscConfig+0xd84>
 8008190:	f107 0320 	add.w	r3, r7, #32
 8008194:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8008198:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800819a:	f107 0320 	add.w	r3, r7, #32
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	fa93 f2a3 	rbit	r2, r3
 80081a4:	f107 031c 	add.w	r3, r7, #28
 80081a8:	601a      	str	r2, [r3, #0]
 80081aa:	f107 0318 	add.w	r3, r7, #24
 80081ae:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80081b2:	601a      	str	r2, [r3, #0]
 80081b4:	f107 0318 	add.w	r3, r7, #24
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	fa93 f2a3 	rbit	r2, r3
 80081be:	f107 0314 	add.w	r3, r7, #20
 80081c2:	601a      	str	r2, [r3, #0]
 80081c4:	4b22      	ldr	r3, [pc, #136]	; (8008250 <HAL_RCC_OscConfig+0xe0c>)
 80081c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081c8:	f107 0210 	add.w	r2, r7, #16
 80081cc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80081d0:	6011      	str	r1, [r2, #0]
 80081d2:	f107 0210 	add.w	r2, r7, #16
 80081d6:	6812      	ldr	r2, [r2, #0]
 80081d8:	fa92 f1a2 	rbit	r1, r2
 80081dc:	f107 020c 	add.w	r2, r7, #12
 80081e0:	6011      	str	r1, [r2, #0]
  return result;
 80081e2:	f107 020c 	add.w	r2, r7, #12
 80081e6:	6812      	ldr	r2, [r2, #0]
 80081e8:	fab2 f282 	clz	r2, r2
 80081ec:	b2d2      	uxtb	r2, r2
 80081ee:	f042 0220 	orr.w	r2, r2, #32
 80081f2:	b2d2      	uxtb	r2, r2
 80081f4:	f002 021f 	and.w	r2, r2, #31
 80081f8:	2101      	movs	r1, #1
 80081fa:	fa01 f202 	lsl.w	r2, r1, r2
 80081fe:	4013      	ands	r3, r2
 8008200:	2b00      	cmp	r3, #0
 8008202:	d19e      	bne.n	8008142 <HAL_RCC_OscConfig+0xcfe>
 8008204:	e01e      	b.n	8008244 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008206:	1d3b      	adds	r3, r7, #4
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	69db      	ldr	r3, [r3, #28]
 800820c:	2b01      	cmp	r3, #1
 800820e:	d101      	bne.n	8008214 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8008210:	2301      	movs	r3, #1
 8008212:	e018      	b.n	8008246 <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8008214:	4b0e      	ldr	r3, [pc, #56]	; (8008250 <HAL_RCC_OscConfig+0xe0c>)
 8008216:	685b      	ldr	r3, [r3, #4]
 8008218:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800821c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8008220:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8008224:	1d3b      	adds	r3, r7, #4
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	6a1b      	ldr	r3, [r3, #32]
 800822a:	429a      	cmp	r2, r3
 800822c:	d108      	bne.n	8008240 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 800822e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8008232:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8008236:	1d3b      	adds	r3, r7, #4
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800823c:	429a      	cmp	r2, r3
 800823e:	d001      	beq.n	8008244 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 8008240:	2301      	movs	r3, #1
 8008242:	e000      	b.n	8008246 <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 8008244:	2300      	movs	r3, #0
}
 8008246:	4618      	mov	r0, r3
 8008248:	f507 7700 	add.w	r7, r7, #512	; 0x200
 800824c:	46bd      	mov	sp, r7
 800824e:	bd80      	pop	{r7, pc}
 8008250:	40021000 	.word	0x40021000

08008254 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008254:	b580      	push	{r7, lr}
 8008256:	b09e      	sub	sp, #120	; 0x78
 8008258:	af00      	add	r7, sp, #0
 800825a:	6078      	str	r0, [r7, #4]
 800825c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800825e:	2300      	movs	r3, #0
 8008260:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	2b00      	cmp	r3, #0
 8008266:	d101      	bne.n	800826c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8008268:	2301      	movs	r3, #1
 800826a:	e162      	b.n	8008532 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800826c:	4b90      	ldr	r3, [pc, #576]	; (80084b0 <HAL_RCC_ClockConfig+0x25c>)
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	f003 0307 	and.w	r3, r3, #7
 8008274:	683a      	ldr	r2, [r7, #0]
 8008276:	429a      	cmp	r2, r3
 8008278:	d910      	bls.n	800829c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800827a:	4b8d      	ldr	r3, [pc, #564]	; (80084b0 <HAL_RCC_ClockConfig+0x25c>)
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	f023 0207 	bic.w	r2, r3, #7
 8008282:	498b      	ldr	r1, [pc, #556]	; (80084b0 <HAL_RCC_ClockConfig+0x25c>)
 8008284:	683b      	ldr	r3, [r7, #0]
 8008286:	4313      	orrs	r3, r2
 8008288:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800828a:	4b89      	ldr	r3, [pc, #548]	; (80084b0 <HAL_RCC_ClockConfig+0x25c>)
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	f003 0307 	and.w	r3, r3, #7
 8008292:	683a      	ldr	r2, [r7, #0]
 8008294:	429a      	cmp	r2, r3
 8008296:	d001      	beq.n	800829c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8008298:	2301      	movs	r3, #1
 800829a:	e14a      	b.n	8008532 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	f003 0302 	and.w	r3, r3, #2
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d008      	beq.n	80082ba <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80082a8:	4b82      	ldr	r3, [pc, #520]	; (80084b4 <HAL_RCC_ClockConfig+0x260>)
 80082aa:	685b      	ldr	r3, [r3, #4]
 80082ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	689b      	ldr	r3, [r3, #8]
 80082b4:	497f      	ldr	r1, [pc, #508]	; (80084b4 <HAL_RCC_ClockConfig+0x260>)
 80082b6:	4313      	orrs	r3, r2
 80082b8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	f003 0301 	and.w	r3, r3, #1
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	f000 80dc 	beq.w	8008480 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	685b      	ldr	r3, [r3, #4]
 80082cc:	2b01      	cmp	r3, #1
 80082ce:	d13c      	bne.n	800834a <HAL_RCC_ClockConfig+0xf6>
 80082d0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80082d4:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80082d6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80082d8:	fa93 f3a3 	rbit	r3, r3
 80082dc:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80082de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80082e0:	fab3 f383 	clz	r3, r3
 80082e4:	b2db      	uxtb	r3, r3
 80082e6:	095b      	lsrs	r3, r3, #5
 80082e8:	b2db      	uxtb	r3, r3
 80082ea:	f043 0301 	orr.w	r3, r3, #1
 80082ee:	b2db      	uxtb	r3, r3
 80082f0:	2b01      	cmp	r3, #1
 80082f2:	d102      	bne.n	80082fa <HAL_RCC_ClockConfig+0xa6>
 80082f4:	4b6f      	ldr	r3, [pc, #444]	; (80084b4 <HAL_RCC_ClockConfig+0x260>)
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	e00f      	b.n	800831a <HAL_RCC_ClockConfig+0xc6>
 80082fa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80082fe:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008300:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008302:	fa93 f3a3 	rbit	r3, r3
 8008306:	667b      	str	r3, [r7, #100]	; 0x64
 8008308:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800830c:	663b      	str	r3, [r7, #96]	; 0x60
 800830e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008310:	fa93 f3a3 	rbit	r3, r3
 8008314:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008316:	4b67      	ldr	r3, [pc, #412]	; (80084b4 <HAL_RCC_ClockConfig+0x260>)
 8008318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800831a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800831e:	65ba      	str	r2, [r7, #88]	; 0x58
 8008320:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008322:	fa92 f2a2 	rbit	r2, r2
 8008326:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8008328:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800832a:	fab2 f282 	clz	r2, r2
 800832e:	b2d2      	uxtb	r2, r2
 8008330:	f042 0220 	orr.w	r2, r2, #32
 8008334:	b2d2      	uxtb	r2, r2
 8008336:	f002 021f 	and.w	r2, r2, #31
 800833a:	2101      	movs	r1, #1
 800833c:	fa01 f202 	lsl.w	r2, r1, r2
 8008340:	4013      	ands	r3, r2
 8008342:	2b00      	cmp	r3, #0
 8008344:	d17b      	bne.n	800843e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8008346:	2301      	movs	r3, #1
 8008348:	e0f3      	b.n	8008532 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	685b      	ldr	r3, [r3, #4]
 800834e:	2b02      	cmp	r3, #2
 8008350:	d13c      	bne.n	80083cc <HAL_RCC_ClockConfig+0x178>
 8008352:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008356:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008358:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800835a:	fa93 f3a3 	rbit	r3, r3
 800835e:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8008360:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008362:	fab3 f383 	clz	r3, r3
 8008366:	b2db      	uxtb	r3, r3
 8008368:	095b      	lsrs	r3, r3, #5
 800836a:	b2db      	uxtb	r3, r3
 800836c:	f043 0301 	orr.w	r3, r3, #1
 8008370:	b2db      	uxtb	r3, r3
 8008372:	2b01      	cmp	r3, #1
 8008374:	d102      	bne.n	800837c <HAL_RCC_ClockConfig+0x128>
 8008376:	4b4f      	ldr	r3, [pc, #316]	; (80084b4 <HAL_RCC_ClockConfig+0x260>)
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	e00f      	b.n	800839c <HAL_RCC_ClockConfig+0x148>
 800837c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008380:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008382:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008384:	fa93 f3a3 	rbit	r3, r3
 8008388:	647b      	str	r3, [r7, #68]	; 0x44
 800838a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800838e:	643b      	str	r3, [r7, #64]	; 0x40
 8008390:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008392:	fa93 f3a3 	rbit	r3, r3
 8008396:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008398:	4b46      	ldr	r3, [pc, #280]	; (80084b4 <HAL_RCC_ClockConfig+0x260>)
 800839a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800839c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80083a0:	63ba      	str	r2, [r7, #56]	; 0x38
 80083a2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80083a4:	fa92 f2a2 	rbit	r2, r2
 80083a8:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80083aa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80083ac:	fab2 f282 	clz	r2, r2
 80083b0:	b2d2      	uxtb	r2, r2
 80083b2:	f042 0220 	orr.w	r2, r2, #32
 80083b6:	b2d2      	uxtb	r2, r2
 80083b8:	f002 021f 	and.w	r2, r2, #31
 80083bc:	2101      	movs	r1, #1
 80083be:	fa01 f202 	lsl.w	r2, r1, r2
 80083c2:	4013      	ands	r3, r2
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d13a      	bne.n	800843e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80083c8:	2301      	movs	r3, #1
 80083ca:	e0b2      	b.n	8008532 <HAL_RCC_ClockConfig+0x2de>
 80083cc:	2302      	movs	r3, #2
 80083ce:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80083d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083d2:	fa93 f3a3 	rbit	r3, r3
 80083d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80083d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80083da:	fab3 f383 	clz	r3, r3
 80083de:	b2db      	uxtb	r3, r3
 80083e0:	095b      	lsrs	r3, r3, #5
 80083e2:	b2db      	uxtb	r3, r3
 80083e4:	f043 0301 	orr.w	r3, r3, #1
 80083e8:	b2db      	uxtb	r3, r3
 80083ea:	2b01      	cmp	r3, #1
 80083ec:	d102      	bne.n	80083f4 <HAL_RCC_ClockConfig+0x1a0>
 80083ee:	4b31      	ldr	r3, [pc, #196]	; (80084b4 <HAL_RCC_ClockConfig+0x260>)
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	e00d      	b.n	8008410 <HAL_RCC_ClockConfig+0x1bc>
 80083f4:	2302      	movs	r3, #2
 80083f6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80083f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083fa:	fa93 f3a3 	rbit	r3, r3
 80083fe:	627b      	str	r3, [r7, #36]	; 0x24
 8008400:	2302      	movs	r3, #2
 8008402:	623b      	str	r3, [r7, #32]
 8008404:	6a3b      	ldr	r3, [r7, #32]
 8008406:	fa93 f3a3 	rbit	r3, r3
 800840a:	61fb      	str	r3, [r7, #28]
 800840c:	4b29      	ldr	r3, [pc, #164]	; (80084b4 <HAL_RCC_ClockConfig+0x260>)
 800840e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008410:	2202      	movs	r2, #2
 8008412:	61ba      	str	r2, [r7, #24]
 8008414:	69ba      	ldr	r2, [r7, #24]
 8008416:	fa92 f2a2 	rbit	r2, r2
 800841a:	617a      	str	r2, [r7, #20]
  return result;
 800841c:	697a      	ldr	r2, [r7, #20]
 800841e:	fab2 f282 	clz	r2, r2
 8008422:	b2d2      	uxtb	r2, r2
 8008424:	f042 0220 	orr.w	r2, r2, #32
 8008428:	b2d2      	uxtb	r2, r2
 800842a:	f002 021f 	and.w	r2, r2, #31
 800842e:	2101      	movs	r1, #1
 8008430:	fa01 f202 	lsl.w	r2, r1, r2
 8008434:	4013      	ands	r3, r2
 8008436:	2b00      	cmp	r3, #0
 8008438:	d101      	bne.n	800843e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800843a:	2301      	movs	r3, #1
 800843c:	e079      	b.n	8008532 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800843e:	4b1d      	ldr	r3, [pc, #116]	; (80084b4 <HAL_RCC_ClockConfig+0x260>)
 8008440:	685b      	ldr	r3, [r3, #4]
 8008442:	f023 0203 	bic.w	r2, r3, #3
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	685b      	ldr	r3, [r3, #4]
 800844a:	491a      	ldr	r1, [pc, #104]	; (80084b4 <HAL_RCC_ClockConfig+0x260>)
 800844c:	4313      	orrs	r3, r2
 800844e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008450:	f7fc fc3a 	bl	8004cc8 <HAL_GetTick>
 8008454:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008456:	e00a      	b.n	800846e <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008458:	f7fc fc36 	bl	8004cc8 <HAL_GetTick>
 800845c:	4602      	mov	r2, r0
 800845e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008460:	1ad3      	subs	r3, r2, r3
 8008462:	f241 3288 	movw	r2, #5000	; 0x1388
 8008466:	4293      	cmp	r3, r2
 8008468:	d901      	bls.n	800846e <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800846a:	2303      	movs	r3, #3
 800846c:	e061      	b.n	8008532 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800846e:	4b11      	ldr	r3, [pc, #68]	; (80084b4 <HAL_RCC_ClockConfig+0x260>)
 8008470:	685b      	ldr	r3, [r3, #4]
 8008472:	f003 020c 	and.w	r2, r3, #12
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	685b      	ldr	r3, [r3, #4]
 800847a:	009b      	lsls	r3, r3, #2
 800847c:	429a      	cmp	r2, r3
 800847e:	d1eb      	bne.n	8008458 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008480:	4b0b      	ldr	r3, [pc, #44]	; (80084b0 <HAL_RCC_ClockConfig+0x25c>)
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	f003 0307 	and.w	r3, r3, #7
 8008488:	683a      	ldr	r2, [r7, #0]
 800848a:	429a      	cmp	r2, r3
 800848c:	d214      	bcs.n	80084b8 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800848e:	4b08      	ldr	r3, [pc, #32]	; (80084b0 <HAL_RCC_ClockConfig+0x25c>)
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	f023 0207 	bic.w	r2, r3, #7
 8008496:	4906      	ldr	r1, [pc, #24]	; (80084b0 <HAL_RCC_ClockConfig+0x25c>)
 8008498:	683b      	ldr	r3, [r7, #0]
 800849a:	4313      	orrs	r3, r2
 800849c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800849e:	4b04      	ldr	r3, [pc, #16]	; (80084b0 <HAL_RCC_ClockConfig+0x25c>)
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	f003 0307 	and.w	r3, r3, #7
 80084a6:	683a      	ldr	r2, [r7, #0]
 80084a8:	429a      	cmp	r2, r3
 80084aa:	d005      	beq.n	80084b8 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80084ac:	2301      	movs	r3, #1
 80084ae:	e040      	b.n	8008532 <HAL_RCC_ClockConfig+0x2de>
 80084b0:	40022000 	.word	0x40022000
 80084b4:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	f003 0304 	and.w	r3, r3, #4
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d008      	beq.n	80084d6 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80084c4:	4b1d      	ldr	r3, [pc, #116]	; (800853c <HAL_RCC_ClockConfig+0x2e8>)
 80084c6:	685b      	ldr	r3, [r3, #4]
 80084c8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	68db      	ldr	r3, [r3, #12]
 80084d0:	491a      	ldr	r1, [pc, #104]	; (800853c <HAL_RCC_ClockConfig+0x2e8>)
 80084d2:	4313      	orrs	r3, r2
 80084d4:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	f003 0308 	and.w	r3, r3, #8
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d009      	beq.n	80084f6 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80084e2:	4b16      	ldr	r3, [pc, #88]	; (800853c <HAL_RCC_ClockConfig+0x2e8>)
 80084e4:	685b      	ldr	r3, [r3, #4]
 80084e6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	691b      	ldr	r3, [r3, #16]
 80084ee:	00db      	lsls	r3, r3, #3
 80084f0:	4912      	ldr	r1, [pc, #72]	; (800853c <HAL_RCC_ClockConfig+0x2e8>)
 80084f2:	4313      	orrs	r3, r2
 80084f4:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80084f6:	f000 f829 	bl	800854c <HAL_RCC_GetSysClockFreq>
 80084fa:	4601      	mov	r1, r0
 80084fc:	4b0f      	ldr	r3, [pc, #60]	; (800853c <HAL_RCC_ClockConfig+0x2e8>)
 80084fe:	685b      	ldr	r3, [r3, #4]
 8008500:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008504:	22f0      	movs	r2, #240	; 0xf0
 8008506:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008508:	693a      	ldr	r2, [r7, #16]
 800850a:	fa92 f2a2 	rbit	r2, r2
 800850e:	60fa      	str	r2, [r7, #12]
  return result;
 8008510:	68fa      	ldr	r2, [r7, #12]
 8008512:	fab2 f282 	clz	r2, r2
 8008516:	b2d2      	uxtb	r2, r2
 8008518:	40d3      	lsrs	r3, r2
 800851a:	4a09      	ldr	r2, [pc, #36]	; (8008540 <HAL_RCC_ClockConfig+0x2ec>)
 800851c:	5cd3      	ldrb	r3, [r2, r3]
 800851e:	fa21 f303 	lsr.w	r3, r1, r3
 8008522:	4a08      	ldr	r2, [pc, #32]	; (8008544 <HAL_RCC_ClockConfig+0x2f0>)
 8008524:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8008526:	4b08      	ldr	r3, [pc, #32]	; (8008548 <HAL_RCC_ClockConfig+0x2f4>)
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	4618      	mov	r0, r3
 800852c:	f7fc fb88 	bl	8004c40 <HAL_InitTick>
  
  return HAL_OK;
 8008530:	2300      	movs	r3, #0
}
 8008532:	4618      	mov	r0, r3
 8008534:	3778      	adds	r7, #120	; 0x78
 8008536:	46bd      	mov	sp, r7
 8008538:	bd80      	pop	{r7, pc}
 800853a:	bf00      	nop
 800853c:	40021000 	.word	0x40021000
 8008540:	0800be6c 	.word	0x0800be6c
 8008544:	20000088 	.word	0x20000088
 8008548:	2000008c 	.word	0x2000008c

0800854c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800854c:	b480      	push	{r7}
 800854e:	b08b      	sub	sp, #44	; 0x2c
 8008550:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8008552:	2300      	movs	r3, #0
 8008554:	61fb      	str	r3, [r7, #28]
 8008556:	2300      	movs	r3, #0
 8008558:	61bb      	str	r3, [r7, #24]
 800855a:	2300      	movs	r3, #0
 800855c:	627b      	str	r3, [r7, #36]	; 0x24
 800855e:	2300      	movs	r3, #0
 8008560:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8008562:	2300      	movs	r3, #0
 8008564:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8008566:	4b29      	ldr	r3, [pc, #164]	; (800860c <HAL_RCC_GetSysClockFreq+0xc0>)
 8008568:	685b      	ldr	r3, [r3, #4]
 800856a:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800856c:	69fb      	ldr	r3, [r7, #28]
 800856e:	f003 030c 	and.w	r3, r3, #12
 8008572:	2b04      	cmp	r3, #4
 8008574:	d002      	beq.n	800857c <HAL_RCC_GetSysClockFreq+0x30>
 8008576:	2b08      	cmp	r3, #8
 8008578:	d003      	beq.n	8008582 <HAL_RCC_GetSysClockFreq+0x36>
 800857a:	e03c      	b.n	80085f6 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800857c:	4b24      	ldr	r3, [pc, #144]	; (8008610 <HAL_RCC_GetSysClockFreq+0xc4>)
 800857e:	623b      	str	r3, [r7, #32]
      break;
 8008580:	e03c      	b.n	80085fc <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8008582:	69fb      	ldr	r3, [r7, #28]
 8008584:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8008588:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800858c:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800858e:	68ba      	ldr	r2, [r7, #8]
 8008590:	fa92 f2a2 	rbit	r2, r2
 8008594:	607a      	str	r2, [r7, #4]
  return result;
 8008596:	687a      	ldr	r2, [r7, #4]
 8008598:	fab2 f282 	clz	r2, r2
 800859c:	b2d2      	uxtb	r2, r2
 800859e:	40d3      	lsrs	r3, r2
 80085a0:	4a1c      	ldr	r2, [pc, #112]	; (8008614 <HAL_RCC_GetSysClockFreq+0xc8>)
 80085a2:	5cd3      	ldrb	r3, [r2, r3]
 80085a4:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80085a6:	4b19      	ldr	r3, [pc, #100]	; (800860c <HAL_RCC_GetSysClockFreq+0xc0>)
 80085a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085aa:	f003 030f 	and.w	r3, r3, #15
 80085ae:	220f      	movs	r2, #15
 80085b0:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80085b2:	693a      	ldr	r2, [r7, #16]
 80085b4:	fa92 f2a2 	rbit	r2, r2
 80085b8:	60fa      	str	r2, [r7, #12]
  return result;
 80085ba:	68fa      	ldr	r2, [r7, #12]
 80085bc:	fab2 f282 	clz	r2, r2
 80085c0:	b2d2      	uxtb	r2, r2
 80085c2:	40d3      	lsrs	r3, r2
 80085c4:	4a14      	ldr	r2, [pc, #80]	; (8008618 <HAL_RCC_GetSysClockFreq+0xcc>)
 80085c6:	5cd3      	ldrb	r3, [r2, r3]
 80085c8:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80085ca:	69fb      	ldr	r3, [r7, #28]
 80085cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d008      	beq.n	80085e6 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80085d4:	4a0e      	ldr	r2, [pc, #56]	; (8008610 <HAL_RCC_GetSysClockFreq+0xc4>)
 80085d6:	69bb      	ldr	r3, [r7, #24]
 80085d8:	fbb2 f2f3 	udiv	r2, r2, r3
 80085dc:	697b      	ldr	r3, [r7, #20]
 80085de:	fb02 f303 	mul.w	r3, r2, r3
 80085e2:	627b      	str	r3, [r7, #36]	; 0x24
 80085e4:	e004      	b.n	80085f0 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80085e6:	697b      	ldr	r3, [r7, #20]
 80085e8:	4a0c      	ldr	r2, [pc, #48]	; (800861c <HAL_RCC_GetSysClockFreq+0xd0>)
 80085ea:	fb02 f303 	mul.w	r3, r2, r3
 80085ee:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80085f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085f2:	623b      	str	r3, [r7, #32]
      break;
 80085f4:	e002      	b.n	80085fc <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80085f6:	4b06      	ldr	r3, [pc, #24]	; (8008610 <HAL_RCC_GetSysClockFreq+0xc4>)
 80085f8:	623b      	str	r3, [r7, #32]
      break;
 80085fa:	bf00      	nop
    }
  }
  return sysclockfreq;
 80085fc:	6a3b      	ldr	r3, [r7, #32]
}
 80085fe:	4618      	mov	r0, r3
 8008600:	372c      	adds	r7, #44	; 0x2c
 8008602:	46bd      	mov	sp, r7
 8008604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008608:	4770      	bx	lr
 800860a:	bf00      	nop
 800860c:	40021000 	.word	0x40021000
 8008610:	007a1200 	.word	0x007a1200
 8008614:	0800be84 	.word	0x0800be84
 8008618:	0800be94 	.word	0x0800be94
 800861c:	003d0900 	.word	0x003d0900

08008620 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008620:	b480      	push	{r7}
 8008622:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008624:	4b03      	ldr	r3, [pc, #12]	; (8008634 <HAL_RCC_GetHCLKFreq+0x14>)
 8008626:	681b      	ldr	r3, [r3, #0]
}
 8008628:	4618      	mov	r0, r3
 800862a:	46bd      	mov	sp, r7
 800862c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008630:	4770      	bx	lr
 8008632:	bf00      	nop
 8008634:	20000088 	.word	0x20000088

08008638 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008638:	b580      	push	{r7, lr}
 800863a:	b082      	sub	sp, #8
 800863c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800863e:	f7ff ffef 	bl	8008620 <HAL_RCC_GetHCLKFreq>
 8008642:	4601      	mov	r1, r0
 8008644:	4b0b      	ldr	r3, [pc, #44]	; (8008674 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8008646:	685b      	ldr	r3, [r3, #4]
 8008648:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800864c:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8008650:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008652:	687a      	ldr	r2, [r7, #4]
 8008654:	fa92 f2a2 	rbit	r2, r2
 8008658:	603a      	str	r2, [r7, #0]
  return result;
 800865a:	683a      	ldr	r2, [r7, #0]
 800865c:	fab2 f282 	clz	r2, r2
 8008660:	b2d2      	uxtb	r2, r2
 8008662:	40d3      	lsrs	r3, r2
 8008664:	4a04      	ldr	r2, [pc, #16]	; (8008678 <HAL_RCC_GetPCLK1Freq+0x40>)
 8008666:	5cd3      	ldrb	r3, [r2, r3]
 8008668:	fa21 f303 	lsr.w	r3, r1, r3
}    
 800866c:	4618      	mov	r0, r3
 800866e:	3708      	adds	r7, #8
 8008670:	46bd      	mov	sp, r7
 8008672:	bd80      	pop	{r7, pc}
 8008674:	40021000 	.word	0x40021000
 8008678:	0800be7c 	.word	0x0800be7c

0800867c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800867c:	b580      	push	{r7, lr}
 800867e:	b082      	sub	sp, #8
 8008680:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8008682:	f7ff ffcd 	bl	8008620 <HAL_RCC_GetHCLKFreq>
 8008686:	4601      	mov	r1, r0
 8008688:	4b0b      	ldr	r3, [pc, #44]	; (80086b8 <HAL_RCC_GetPCLK2Freq+0x3c>)
 800868a:	685b      	ldr	r3, [r3, #4]
 800868c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8008690:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8008694:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008696:	687a      	ldr	r2, [r7, #4]
 8008698:	fa92 f2a2 	rbit	r2, r2
 800869c:	603a      	str	r2, [r7, #0]
  return result;
 800869e:	683a      	ldr	r2, [r7, #0]
 80086a0:	fab2 f282 	clz	r2, r2
 80086a4:	b2d2      	uxtb	r2, r2
 80086a6:	40d3      	lsrs	r3, r2
 80086a8:	4a04      	ldr	r2, [pc, #16]	; (80086bc <HAL_RCC_GetPCLK2Freq+0x40>)
 80086aa:	5cd3      	ldrb	r3, [r2, r3]
 80086ac:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80086b0:	4618      	mov	r0, r3
 80086b2:	3708      	adds	r7, #8
 80086b4:	46bd      	mov	sp, r7
 80086b6:	bd80      	pop	{r7, pc}
 80086b8:	40021000 	.word	0x40021000
 80086bc:	0800be7c 	.word	0x0800be7c

080086c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80086c0:	b580      	push	{r7, lr}
 80086c2:	b092      	sub	sp, #72	; 0x48
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80086c8:	2300      	movs	r3, #0
 80086ca:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80086cc:	2300      	movs	r3, #0
 80086ce:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80086d0:	2300      	movs	r3, #0
 80086d2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80086de:	2b00      	cmp	r3, #0
 80086e0:	f000 80d4 	beq.w	800888c <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80086e4:	4b4e      	ldr	r3, [pc, #312]	; (8008820 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80086e6:	69db      	ldr	r3, [r3, #28]
 80086e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d10e      	bne.n	800870e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80086f0:	4b4b      	ldr	r3, [pc, #300]	; (8008820 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80086f2:	69db      	ldr	r3, [r3, #28]
 80086f4:	4a4a      	ldr	r2, [pc, #296]	; (8008820 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80086f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80086fa:	61d3      	str	r3, [r2, #28]
 80086fc:	4b48      	ldr	r3, [pc, #288]	; (8008820 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80086fe:	69db      	ldr	r3, [r3, #28]
 8008700:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008704:	60bb      	str	r3, [r7, #8]
 8008706:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008708:	2301      	movs	r3, #1
 800870a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800870e:	4b45      	ldr	r3, [pc, #276]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008716:	2b00      	cmp	r3, #0
 8008718:	d118      	bne.n	800874c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800871a:	4b42      	ldr	r3, [pc, #264]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	4a41      	ldr	r2, [pc, #260]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008720:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008724:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008726:	f7fc facf 	bl	8004cc8 <HAL_GetTick>
 800872a:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800872c:	e008      	b.n	8008740 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800872e:	f7fc facb 	bl	8004cc8 <HAL_GetTick>
 8008732:	4602      	mov	r2, r0
 8008734:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008736:	1ad3      	subs	r3, r2, r3
 8008738:	2b64      	cmp	r3, #100	; 0x64
 800873a:	d901      	bls.n	8008740 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800873c:	2303      	movs	r3, #3
 800873e:	e169      	b.n	8008a14 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008740:	4b38      	ldr	r3, [pc, #224]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008748:	2b00      	cmp	r3, #0
 800874a:	d0f0      	beq.n	800872e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800874c:	4b34      	ldr	r3, [pc, #208]	; (8008820 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800874e:	6a1b      	ldr	r3, [r3, #32]
 8008750:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008754:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008756:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008758:	2b00      	cmp	r3, #0
 800875a:	f000 8084 	beq.w	8008866 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	685b      	ldr	r3, [r3, #4]
 8008762:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008766:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008768:	429a      	cmp	r2, r3
 800876a:	d07c      	beq.n	8008866 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800876c:	4b2c      	ldr	r3, [pc, #176]	; (8008820 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800876e:	6a1b      	ldr	r3, [r3, #32]
 8008770:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008774:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008776:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800877a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800877c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800877e:	fa93 f3a3 	rbit	r3, r3
 8008782:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8008784:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008786:	fab3 f383 	clz	r3, r3
 800878a:	b2db      	uxtb	r3, r3
 800878c:	461a      	mov	r2, r3
 800878e:	4b26      	ldr	r3, [pc, #152]	; (8008828 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8008790:	4413      	add	r3, r2
 8008792:	009b      	lsls	r3, r3, #2
 8008794:	461a      	mov	r2, r3
 8008796:	2301      	movs	r3, #1
 8008798:	6013      	str	r3, [r2, #0]
 800879a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800879e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80087a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087a2:	fa93 f3a3 	rbit	r3, r3
 80087a6:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80087a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80087aa:	fab3 f383 	clz	r3, r3
 80087ae:	b2db      	uxtb	r3, r3
 80087b0:	461a      	mov	r2, r3
 80087b2:	4b1d      	ldr	r3, [pc, #116]	; (8008828 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80087b4:	4413      	add	r3, r2
 80087b6:	009b      	lsls	r3, r3, #2
 80087b8:	461a      	mov	r2, r3
 80087ba:	2300      	movs	r3, #0
 80087bc:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80087be:	4a18      	ldr	r2, [pc, #96]	; (8008820 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80087c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80087c2:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80087c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80087c6:	f003 0301 	and.w	r3, r3, #1
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d04b      	beq.n	8008866 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80087ce:	f7fc fa7b 	bl	8004cc8 <HAL_GetTick>
 80087d2:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80087d4:	e00a      	b.n	80087ec <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80087d6:	f7fc fa77 	bl	8004cc8 <HAL_GetTick>
 80087da:	4602      	mov	r2, r0
 80087dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80087de:	1ad3      	subs	r3, r2, r3
 80087e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80087e4:	4293      	cmp	r3, r2
 80087e6:	d901      	bls.n	80087ec <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80087e8:	2303      	movs	r3, #3
 80087ea:	e113      	b.n	8008a14 <HAL_RCCEx_PeriphCLKConfig+0x354>
 80087ec:	2302      	movs	r3, #2
 80087ee:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80087f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087f2:	fa93 f3a3 	rbit	r3, r3
 80087f6:	627b      	str	r3, [r7, #36]	; 0x24
 80087f8:	2302      	movs	r3, #2
 80087fa:	623b      	str	r3, [r7, #32]
 80087fc:	6a3b      	ldr	r3, [r7, #32]
 80087fe:	fa93 f3a3 	rbit	r3, r3
 8008802:	61fb      	str	r3, [r7, #28]
  return result;
 8008804:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008806:	fab3 f383 	clz	r3, r3
 800880a:	b2db      	uxtb	r3, r3
 800880c:	095b      	lsrs	r3, r3, #5
 800880e:	b2db      	uxtb	r3, r3
 8008810:	f043 0302 	orr.w	r3, r3, #2
 8008814:	b2db      	uxtb	r3, r3
 8008816:	2b02      	cmp	r3, #2
 8008818:	d108      	bne.n	800882c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800881a:	4b01      	ldr	r3, [pc, #4]	; (8008820 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800881c:	6a1b      	ldr	r3, [r3, #32]
 800881e:	e00d      	b.n	800883c <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8008820:	40021000 	.word	0x40021000
 8008824:	40007000 	.word	0x40007000
 8008828:	10908100 	.word	0x10908100
 800882c:	2302      	movs	r3, #2
 800882e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008830:	69bb      	ldr	r3, [r7, #24]
 8008832:	fa93 f3a3 	rbit	r3, r3
 8008836:	617b      	str	r3, [r7, #20]
 8008838:	4b78      	ldr	r3, [pc, #480]	; (8008a1c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800883a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800883c:	2202      	movs	r2, #2
 800883e:	613a      	str	r2, [r7, #16]
 8008840:	693a      	ldr	r2, [r7, #16]
 8008842:	fa92 f2a2 	rbit	r2, r2
 8008846:	60fa      	str	r2, [r7, #12]
  return result;
 8008848:	68fa      	ldr	r2, [r7, #12]
 800884a:	fab2 f282 	clz	r2, r2
 800884e:	b2d2      	uxtb	r2, r2
 8008850:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008854:	b2d2      	uxtb	r2, r2
 8008856:	f002 021f 	and.w	r2, r2, #31
 800885a:	2101      	movs	r1, #1
 800885c:	fa01 f202 	lsl.w	r2, r1, r2
 8008860:	4013      	ands	r3, r2
 8008862:	2b00      	cmp	r3, #0
 8008864:	d0b7      	beq.n	80087d6 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8008866:	4b6d      	ldr	r3, [pc, #436]	; (8008a1c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008868:	6a1b      	ldr	r3, [r3, #32]
 800886a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	685b      	ldr	r3, [r3, #4]
 8008872:	496a      	ldr	r1, [pc, #424]	; (8008a1c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008874:	4313      	orrs	r3, r2
 8008876:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8008878:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800887c:	2b01      	cmp	r3, #1
 800887e:	d105      	bne.n	800888c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008880:	4b66      	ldr	r3, [pc, #408]	; (8008a1c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008882:	69db      	ldr	r3, [r3, #28]
 8008884:	4a65      	ldr	r2, [pc, #404]	; (8008a1c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008886:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800888a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	f003 0301 	and.w	r3, r3, #1
 8008894:	2b00      	cmp	r3, #0
 8008896:	d008      	beq.n	80088aa <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008898:	4b60      	ldr	r3, [pc, #384]	; (8008a1c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800889a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800889c:	f023 0203 	bic.w	r2, r3, #3
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	689b      	ldr	r3, [r3, #8]
 80088a4:	495d      	ldr	r1, [pc, #372]	; (8008a1c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80088a6:	4313      	orrs	r3, r2
 80088a8:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	f003 0302 	and.w	r3, r3, #2
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d008      	beq.n	80088c8 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80088b6:	4b59      	ldr	r3, [pc, #356]	; (8008a1c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80088b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088ba:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	68db      	ldr	r3, [r3, #12]
 80088c2:	4956      	ldr	r1, [pc, #344]	; (8008a1c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80088c4:	4313      	orrs	r3, r2
 80088c6:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	f003 0304 	and.w	r3, r3, #4
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d008      	beq.n	80088e6 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80088d4:	4b51      	ldr	r3, [pc, #324]	; (8008a1c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80088d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088d8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	691b      	ldr	r3, [r3, #16]
 80088e0:	494e      	ldr	r1, [pc, #312]	; (8008a1c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80088e2:	4313      	orrs	r3, r2
 80088e4:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	f003 0320 	and.w	r3, r3, #32
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d008      	beq.n	8008904 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80088f2:	4b4a      	ldr	r3, [pc, #296]	; (8008a1c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80088f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088f6:	f023 0210 	bic.w	r2, r3, #16
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	69db      	ldr	r3, [r3, #28]
 80088fe:	4947      	ldr	r1, [pc, #284]	; (8008a1c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008900:	4313      	orrs	r3, r2
 8008902:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800890c:	2b00      	cmp	r3, #0
 800890e:	d008      	beq.n	8008922 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8008910:	4b42      	ldr	r3, [pc, #264]	; (8008a1c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008912:	685b      	ldr	r3, [r3, #4]
 8008914:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800891c:	493f      	ldr	r1, [pc, #252]	; (8008a1c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800891e:	4313      	orrs	r3, r2
 8008920:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800892a:	2b00      	cmp	r3, #0
 800892c:	d008      	beq.n	8008940 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800892e:	4b3b      	ldr	r3, [pc, #236]	; (8008a1c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008932:	f023 0220 	bic.w	r2, r3, #32
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	6a1b      	ldr	r3, [r3, #32]
 800893a:	4938      	ldr	r1, [pc, #224]	; (8008a1c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800893c:	4313      	orrs	r3, r2
 800893e:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	f003 0308 	and.w	r3, r3, #8
 8008948:	2b00      	cmp	r3, #0
 800894a:	d008      	beq.n	800895e <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800894c:	4b33      	ldr	r3, [pc, #204]	; (8008a1c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800894e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008950:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	695b      	ldr	r3, [r3, #20]
 8008958:	4930      	ldr	r1, [pc, #192]	; (8008a1c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800895a:	4313      	orrs	r3, r2
 800895c:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	f003 0310 	and.w	r3, r3, #16
 8008966:	2b00      	cmp	r3, #0
 8008968:	d008      	beq.n	800897c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800896a:	4b2c      	ldr	r3, [pc, #176]	; (8008a1c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800896c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800896e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	699b      	ldr	r3, [r3, #24]
 8008976:	4929      	ldr	r1, [pc, #164]	; (8008a1c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008978:	4313      	orrs	r3, r2
 800897a:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008984:	2b00      	cmp	r3, #0
 8008986:	d008      	beq.n	800899a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008988:	4b24      	ldr	r3, [pc, #144]	; (8008a1c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800898a:	685b      	ldr	r3, [r3, #4]
 800898c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008994:	4921      	ldr	r1, [pc, #132]	; (8008a1c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008996:	4313      	orrs	r3, r2
 8008998:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d008      	beq.n	80089b8 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80089a6:	4b1d      	ldr	r3, [pc, #116]	; (8008a1c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80089a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089aa:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089b2:	491a      	ldr	r1, [pc, #104]	; (8008a1c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80089b4:	4313      	orrs	r3, r2
 80089b6:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d008      	beq.n	80089d6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80089c4:	4b15      	ldr	r3, [pc, #84]	; (8008a1c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80089c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089c8:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089d0:	4912      	ldr	r1, [pc, #72]	; (8008a1c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80089d2:	4313      	orrs	r3, r2
 80089d4:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d008      	beq.n	80089f4 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80089e2:	4b0e      	ldr	r3, [pc, #56]	; (8008a1c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80089e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089e6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089ee:	490b      	ldr	r1, [pc, #44]	; (8008a1c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80089f0:	4313      	orrs	r3, r2
 80089f2:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d008      	beq.n	8008a12 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8008a00:	4b06      	ldr	r3, [pc, #24]	; (8008a1c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008a02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a04:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a0c:	4903      	ldr	r1, [pc, #12]	; (8008a1c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008a0e:	4313      	orrs	r3, r2
 8008a10:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8008a12:	2300      	movs	r3, #0
}
 8008a14:	4618      	mov	r0, r3
 8008a16:	3748      	adds	r7, #72	; 0x48
 8008a18:	46bd      	mov	sp, r7
 8008a1a:	bd80      	pop	{r7, pc}
 8008a1c:	40021000 	.word	0x40021000

08008a20 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008a20:	b580      	push	{r7, lr}
 8008a22:	b084      	sub	sp, #16
 8008a24:	af00      	add	r7, sp, #0
 8008a26:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d101      	bne.n	8008a32 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008a2e:	2301      	movs	r3, #1
 8008a30:	e09d      	b.n	8008b6e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d108      	bne.n	8008a4c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	685b      	ldr	r3, [r3, #4]
 8008a3e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008a42:	d009      	beq.n	8008a58 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	2200      	movs	r2, #0
 8008a48:	61da      	str	r2, [r3, #28]
 8008a4a:	e005      	b.n	8008a58 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	2200      	movs	r2, #0
 8008a50:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	2200      	movs	r2, #0
 8008a56:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	2200      	movs	r2, #0
 8008a5c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008a64:	b2db      	uxtb	r3, r3
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d106      	bne.n	8008a78 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	2200      	movs	r2, #0
 8008a6e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008a72:	6878      	ldr	r0, [r7, #4]
 8008a74:	f7fb fcf0 	bl	8004458 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	2202      	movs	r2, #2
 8008a7c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	681a      	ldr	r2, [r3, #0]
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008a8e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	68db      	ldr	r3, [r3, #12]
 8008a94:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008a98:	d902      	bls.n	8008aa0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008a9a:	2300      	movs	r3, #0
 8008a9c:	60fb      	str	r3, [r7, #12]
 8008a9e:	e002      	b.n	8008aa6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008aa0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008aa4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	68db      	ldr	r3, [r3, #12]
 8008aaa:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8008aae:	d007      	beq.n	8008ac0 <HAL_SPI_Init+0xa0>
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	68db      	ldr	r3, [r3, #12]
 8008ab4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008ab8:	d002      	beq.n	8008ac0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	2200      	movs	r2, #0
 8008abe:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	685b      	ldr	r3, [r3, #4]
 8008ac4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	689b      	ldr	r3, [r3, #8]
 8008acc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8008ad0:	431a      	orrs	r2, r3
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	691b      	ldr	r3, [r3, #16]
 8008ad6:	f003 0302 	and.w	r3, r3, #2
 8008ada:	431a      	orrs	r2, r3
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	695b      	ldr	r3, [r3, #20]
 8008ae0:	f003 0301 	and.w	r3, r3, #1
 8008ae4:	431a      	orrs	r2, r3
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	699b      	ldr	r3, [r3, #24]
 8008aea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008aee:	431a      	orrs	r2, r3
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	69db      	ldr	r3, [r3, #28]
 8008af4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008af8:	431a      	orrs	r2, r3
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	6a1b      	ldr	r3, [r3, #32]
 8008afe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b02:	ea42 0103 	orr.w	r1, r2, r3
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b0a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	430a      	orrs	r2, r1
 8008b14:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	699b      	ldr	r3, [r3, #24]
 8008b1a:	0c1b      	lsrs	r3, r3, #16
 8008b1c:	f003 0204 	and.w	r2, r3, #4
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b24:	f003 0310 	and.w	r3, r3, #16
 8008b28:	431a      	orrs	r2, r3
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b2e:	f003 0308 	and.w	r3, r3, #8
 8008b32:	431a      	orrs	r2, r3
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	68db      	ldr	r3, [r3, #12]
 8008b38:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8008b3c:	ea42 0103 	orr.w	r1, r2, r3
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	430a      	orrs	r2, r1
 8008b4c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	69da      	ldr	r2, [r3, #28]
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008b5c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	2200      	movs	r2, #0
 8008b62:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	2201      	movs	r2, #1
 8008b68:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8008b6c:	2300      	movs	r3, #0
}
 8008b6e:	4618      	mov	r0, r3
 8008b70:	3710      	adds	r7, #16
 8008b72:	46bd      	mov	sp, r7
 8008b74:	bd80      	pop	{r7, pc}

08008b76 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008b76:	b580      	push	{r7, lr}
 8008b78:	b088      	sub	sp, #32
 8008b7a:	af00      	add	r7, sp, #0
 8008b7c:	60f8      	str	r0, [r7, #12]
 8008b7e:	60b9      	str	r1, [r7, #8]
 8008b80:	603b      	str	r3, [r7, #0]
 8008b82:	4613      	mov	r3, r2
 8008b84:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008b86:	2300      	movs	r3, #0
 8008b88:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8008b90:	2b01      	cmp	r3, #1
 8008b92:	d101      	bne.n	8008b98 <HAL_SPI_Transmit+0x22>
 8008b94:	2302      	movs	r3, #2
 8008b96:	e158      	b.n	8008e4a <HAL_SPI_Transmit+0x2d4>
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	2201      	movs	r2, #1
 8008b9c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008ba0:	f7fc f892 	bl	8004cc8 <HAL_GetTick>
 8008ba4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8008ba6:	88fb      	ldrh	r3, [r7, #6]
 8008ba8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008bb0:	b2db      	uxtb	r3, r3
 8008bb2:	2b01      	cmp	r3, #1
 8008bb4:	d002      	beq.n	8008bbc <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8008bb6:	2302      	movs	r3, #2
 8008bb8:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008bba:	e13d      	b.n	8008e38 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8008bbc:	68bb      	ldr	r3, [r7, #8]
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d002      	beq.n	8008bc8 <HAL_SPI_Transmit+0x52>
 8008bc2:	88fb      	ldrh	r3, [r7, #6]
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d102      	bne.n	8008bce <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8008bc8:	2301      	movs	r3, #1
 8008bca:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008bcc:	e134      	b.n	8008e38 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	2203      	movs	r2, #3
 8008bd2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	2200      	movs	r2, #0
 8008bda:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	68ba      	ldr	r2, [r7, #8]
 8008be0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	88fa      	ldrh	r2, [r7, #6]
 8008be6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	88fa      	ldrh	r2, [r7, #6]
 8008bec:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	2200      	movs	r2, #0
 8008bf2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	2200      	movs	r2, #0
 8008bf8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	2200      	movs	r2, #0
 8008c00:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	2200      	movs	r2, #0
 8008c08:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	2200      	movs	r2, #0
 8008c0e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	689b      	ldr	r3, [r3, #8]
 8008c14:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008c18:	d10f      	bne.n	8008c3a <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	681a      	ldr	r2, [r3, #0]
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008c28:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	681a      	ldr	r2, [r3, #0]
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008c38:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c44:	2b40      	cmp	r3, #64	; 0x40
 8008c46:	d007      	beq.n	8008c58 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	681a      	ldr	r2, [r3, #0]
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008c56:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	68db      	ldr	r3, [r3, #12]
 8008c5c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008c60:	d94b      	bls.n	8008cfa <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	685b      	ldr	r3, [r3, #4]
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d002      	beq.n	8008c70 <HAL_SPI_Transmit+0xfa>
 8008c6a:	8afb      	ldrh	r3, [r7, #22]
 8008c6c:	2b01      	cmp	r3, #1
 8008c6e:	d13e      	bne.n	8008cee <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c74:	881a      	ldrh	r2, [r3, #0]
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c80:	1c9a      	adds	r2, r3, #2
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c8a:	b29b      	uxth	r3, r3
 8008c8c:	3b01      	subs	r3, #1
 8008c8e:	b29a      	uxth	r2, r3
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008c94:	e02b      	b.n	8008cee <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	689b      	ldr	r3, [r3, #8]
 8008c9c:	f003 0302 	and.w	r3, r3, #2
 8008ca0:	2b02      	cmp	r3, #2
 8008ca2:	d112      	bne.n	8008cca <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ca8:	881a      	ldrh	r2, [r3, #0]
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cb4:	1c9a      	adds	r2, r3, #2
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008cbe:	b29b      	uxth	r3, r3
 8008cc0:	3b01      	subs	r3, #1
 8008cc2:	b29a      	uxth	r2, r3
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008cc8:	e011      	b.n	8008cee <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008cca:	f7fb fffd 	bl	8004cc8 <HAL_GetTick>
 8008cce:	4602      	mov	r2, r0
 8008cd0:	69bb      	ldr	r3, [r7, #24]
 8008cd2:	1ad3      	subs	r3, r2, r3
 8008cd4:	683a      	ldr	r2, [r7, #0]
 8008cd6:	429a      	cmp	r2, r3
 8008cd8:	d803      	bhi.n	8008ce2 <HAL_SPI_Transmit+0x16c>
 8008cda:	683b      	ldr	r3, [r7, #0]
 8008cdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ce0:	d102      	bne.n	8008ce8 <HAL_SPI_Transmit+0x172>
 8008ce2:	683b      	ldr	r3, [r7, #0]
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d102      	bne.n	8008cee <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8008ce8:	2303      	movs	r3, #3
 8008cea:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008cec:	e0a4      	b.n	8008e38 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008cf2:	b29b      	uxth	r3, r3
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d1ce      	bne.n	8008c96 <HAL_SPI_Transmit+0x120>
 8008cf8:	e07c      	b.n	8008df4 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	685b      	ldr	r3, [r3, #4]
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d002      	beq.n	8008d08 <HAL_SPI_Transmit+0x192>
 8008d02:	8afb      	ldrh	r3, [r7, #22]
 8008d04:	2b01      	cmp	r3, #1
 8008d06:	d170      	bne.n	8008dea <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008d0c:	b29b      	uxth	r3, r3
 8008d0e:	2b01      	cmp	r3, #1
 8008d10:	d912      	bls.n	8008d38 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d16:	881a      	ldrh	r2, [r3, #0]
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d22:	1c9a      	adds	r2, r3, #2
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008d2c:	b29b      	uxth	r3, r3
 8008d2e:	3b02      	subs	r3, #2
 8008d30:	b29a      	uxth	r2, r3
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008d36:	e058      	b.n	8008dea <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	330c      	adds	r3, #12
 8008d42:	7812      	ldrb	r2, [r2, #0]
 8008d44:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d4a:	1c5a      	adds	r2, r3, #1
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008d54:	b29b      	uxth	r3, r3
 8008d56:	3b01      	subs	r3, #1
 8008d58:	b29a      	uxth	r2, r3
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8008d5e:	e044      	b.n	8008dea <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	689b      	ldr	r3, [r3, #8]
 8008d66:	f003 0302 	and.w	r3, r3, #2
 8008d6a:	2b02      	cmp	r3, #2
 8008d6c:	d12b      	bne.n	8008dc6 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008d72:	b29b      	uxth	r3, r3
 8008d74:	2b01      	cmp	r3, #1
 8008d76:	d912      	bls.n	8008d9e <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d7c:	881a      	ldrh	r2, [r3, #0]
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d88:	1c9a      	adds	r2, r3, #2
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008d92:	b29b      	uxth	r3, r3
 8008d94:	3b02      	subs	r3, #2
 8008d96:	b29a      	uxth	r2, r3
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008d9c:	e025      	b.n	8008dea <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	330c      	adds	r3, #12
 8008da8:	7812      	ldrb	r2, [r2, #0]
 8008daa:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008db0:	1c5a      	adds	r2, r3, #1
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008dba:	b29b      	uxth	r3, r3
 8008dbc:	3b01      	subs	r3, #1
 8008dbe:	b29a      	uxth	r2, r3
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008dc4:	e011      	b.n	8008dea <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008dc6:	f7fb ff7f 	bl	8004cc8 <HAL_GetTick>
 8008dca:	4602      	mov	r2, r0
 8008dcc:	69bb      	ldr	r3, [r7, #24]
 8008dce:	1ad3      	subs	r3, r2, r3
 8008dd0:	683a      	ldr	r2, [r7, #0]
 8008dd2:	429a      	cmp	r2, r3
 8008dd4:	d803      	bhi.n	8008dde <HAL_SPI_Transmit+0x268>
 8008dd6:	683b      	ldr	r3, [r7, #0]
 8008dd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ddc:	d102      	bne.n	8008de4 <HAL_SPI_Transmit+0x26e>
 8008dde:	683b      	ldr	r3, [r7, #0]
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d102      	bne.n	8008dea <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8008de4:	2303      	movs	r3, #3
 8008de6:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008de8:	e026      	b.n	8008e38 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008dee:	b29b      	uxth	r3, r3
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d1b5      	bne.n	8008d60 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008df4:	69ba      	ldr	r2, [r7, #24]
 8008df6:	6839      	ldr	r1, [r7, #0]
 8008df8:	68f8      	ldr	r0, [r7, #12]
 8008dfa:	f000 fb5b 	bl	80094b4 <SPI_EndRxTxTransaction>
 8008dfe:	4603      	mov	r3, r0
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d002      	beq.n	8008e0a <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	2220      	movs	r2, #32
 8008e08:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	689b      	ldr	r3, [r3, #8]
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d10a      	bne.n	8008e28 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008e12:	2300      	movs	r3, #0
 8008e14:	613b      	str	r3, [r7, #16]
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	68db      	ldr	r3, [r3, #12]
 8008e1c:	613b      	str	r3, [r7, #16]
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	689b      	ldr	r3, [r3, #8]
 8008e24:	613b      	str	r3, [r7, #16]
 8008e26:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d002      	beq.n	8008e36 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8008e30:	2301      	movs	r3, #1
 8008e32:	77fb      	strb	r3, [r7, #31]
 8008e34:	e000      	b.n	8008e38 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8008e36:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	2201      	movs	r2, #1
 8008e3c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	2200      	movs	r2, #0
 8008e44:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8008e48:	7ffb      	ldrb	r3, [r7, #31]
}
 8008e4a:	4618      	mov	r0, r3
 8008e4c:	3720      	adds	r7, #32
 8008e4e:	46bd      	mov	sp, r7
 8008e50:	bd80      	pop	{r7, pc}

08008e52 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008e52:	b580      	push	{r7, lr}
 8008e54:	b08a      	sub	sp, #40	; 0x28
 8008e56:	af00      	add	r7, sp, #0
 8008e58:	60f8      	str	r0, [r7, #12]
 8008e5a:	60b9      	str	r1, [r7, #8]
 8008e5c:	607a      	str	r2, [r7, #4]
 8008e5e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008e60:	2301      	movs	r3, #1
 8008e62:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008e64:	2300      	movs	r3, #0
 8008e66:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8008e70:	2b01      	cmp	r3, #1
 8008e72:	d101      	bne.n	8008e78 <HAL_SPI_TransmitReceive+0x26>
 8008e74:	2302      	movs	r3, #2
 8008e76:	e1fb      	b.n	8009270 <HAL_SPI_TransmitReceive+0x41e>
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	2201      	movs	r2, #1
 8008e7c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008e80:	f7fb ff22 	bl	8004cc8 <HAL_GetTick>
 8008e84:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008e8c:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	685b      	ldr	r3, [r3, #4]
 8008e92:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8008e94:	887b      	ldrh	r3, [r7, #2]
 8008e96:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8008e98:	887b      	ldrh	r3, [r7, #2]
 8008e9a:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008e9c:	7efb      	ldrb	r3, [r7, #27]
 8008e9e:	2b01      	cmp	r3, #1
 8008ea0:	d00e      	beq.n	8008ec0 <HAL_SPI_TransmitReceive+0x6e>
 8008ea2:	697b      	ldr	r3, [r7, #20]
 8008ea4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008ea8:	d106      	bne.n	8008eb8 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	689b      	ldr	r3, [r3, #8]
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d102      	bne.n	8008eb8 <HAL_SPI_TransmitReceive+0x66>
 8008eb2:	7efb      	ldrb	r3, [r7, #27]
 8008eb4:	2b04      	cmp	r3, #4
 8008eb6:	d003      	beq.n	8008ec0 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8008eb8:	2302      	movs	r3, #2
 8008eba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8008ebe:	e1cd      	b.n	800925c <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008ec0:	68bb      	ldr	r3, [r7, #8]
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d005      	beq.n	8008ed2 <HAL_SPI_TransmitReceive+0x80>
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d002      	beq.n	8008ed2 <HAL_SPI_TransmitReceive+0x80>
 8008ecc:	887b      	ldrh	r3, [r7, #2]
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d103      	bne.n	8008eda <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8008ed2:	2301      	movs	r3, #1
 8008ed4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8008ed8:	e1c0      	b.n	800925c <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008ee0:	b2db      	uxtb	r3, r3
 8008ee2:	2b04      	cmp	r3, #4
 8008ee4:	d003      	beq.n	8008eee <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	2205      	movs	r2, #5
 8008eea:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	2200      	movs	r2, #0
 8008ef2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	687a      	ldr	r2, [r7, #4]
 8008ef8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	887a      	ldrh	r2, [r7, #2]
 8008efe:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	887a      	ldrh	r2, [r7, #2]
 8008f06:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	68ba      	ldr	r2, [r7, #8]
 8008f0e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	887a      	ldrh	r2, [r7, #2]
 8008f14:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	887a      	ldrh	r2, [r7, #2]
 8008f1a:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	2200      	movs	r2, #0
 8008f20:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	2200      	movs	r2, #0
 8008f26:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	68db      	ldr	r3, [r3, #12]
 8008f2c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008f30:	d802      	bhi.n	8008f38 <HAL_SPI_TransmitReceive+0xe6>
 8008f32:	8a3b      	ldrh	r3, [r7, #16]
 8008f34:	2b01      	cmp	r3, #1
 8008f36:	d908      	bls.n	8008f4a <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	685a      	ldr	r2, [r3, #4]
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008f46:	605a      	str	r2, [r3, #4]
 8008f48:	e007      	b.n	8008f5a <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	685a      	ldr	r2, [r3, #4]
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008f58:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f64:	2b40      	cmp	r3, #64	; 0x40
 8008f66:	d007      	beq.n	8008f78 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	681a      	ldr	r2, [r3, #0]
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008f76:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	68db      	ldr	r3, [r3, #12]
 8008f7c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008f80:	d97c      	bls.n	800907c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	685b      	ldr	r3, [r3, #4]
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d002      	beq.n	8008f90 <HAL_SPI_TransmitReceive+0x13e>
 8008f8a:	8a7b      	ldrh	r3, [r7, #18]
 8008f8c:	2b01      	cmp	r3, #1
 8008f8e:	d169      	bne.n	8009064 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f94:	881a      	ldrh	r2, [r3, #0]
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fa0:	1c9a      	adds	r2, r3, #2
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008faa:	b29b      	uxth	r3, r3
 8008fac:	3b01      	subs	r3, #1
 8008fae:	b29a      	uxth	r2, r3
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008fb4:	e056      	b.n	8009064 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	689b      	ldr	r3, [r3, #8]
 8008fbc:	f003 0302 	and.w	r3, r3, #2
 8008fc0:	2b02      	cmp	r3, #2
 8008fc2:	d11b      	bne.n	8008ffc <HAL_SPI_TransmitReceive+0x1aa>
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008fc8:	b29b      	uxth	r3, r3
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d016      	beq.n	8008ffc <HAL_SPI_TransmitReceive+0x1aa>
 8008fce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fd0:	2b01      	cmp	r3, #1
 8008fd2:	d113      	bne.n	8008ffc <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fd8:	881a      	ldrh	r2, [r3, #0]
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fe4:	1c9a      	adds	r2, r3, #2
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008fee:	b29b      	uxth	r3, r3
 8008ff0:	3b01      	subs	r3, #1
 8008ff2:	b29a      	uxth	r2, r3
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008ff8:	2300      	movs	r3, #0
 8008ffa:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	689b      	ldr	r3, [r3, #8]
 8009002:	f003 0301 	and.w	r3, r3, #1
 8009006:	2b01      	cmp	r3, #1
 8009008:	d11c      	bne.n	8009044 <HAL_SPI_TransmitReceive+0x1f2>
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009010:	b29b      	uxth	r3, r3
 8009012:	2b00      	cmp	r3, #0
 8009014:	d016      	beq.n	8009044 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	68da      	ldr	r2, [r3, #12]
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009020:	b292      	uxth	r2, r2
 8009022:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009028:	1c9a      	adds	r2, r3, #2
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009034:	b29b      	uxth	r3, r3
 8009036:	3b01      	subs	r3, #1
 8009038:	b29a      	uxth	r2, r3
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009040:	2301      	movs	r3, #1
 8009042:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009044:	f7fb fe40 	bl	8004cc8 <HAL_GetTick>
 8009048:	4602      	mov	r2, r0
 800904a:	69fb      	ldr	r3, [r7, #28]
 800904c:	1ad3      	subs	r3, r2, r3
 800904e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009050:	429a      	cmp	r2, r3
 8009052:	d807      	bhi.n	8009064 <HAL_SPI_TransmitReceive+0x212>
 8009054:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009056:	f1b3 3fff 	cmp.w	r3, #4294967295
 800905a:	d003      	beq.n	8009064 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800905c:	2303      	movs	r3, #3
 800905e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8009062:	e0fb      	b.n	800925c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009068:	b29b      	uxth	r3, r3
 800906a:	2b00      	cmp	r3, #0
 800906c:	d1a3      	bne.n	8008fb6 <HAL_SPI_TransmitReceive+0x164>
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009074:	b29b      	uxth	r3, r3
 8009076:	2b00      	cmp	r3, #0
 8009078:	d19d      	bne.n	8008fb6 <HAL_SPI_TransmitReceive+0x164>
 800907a:	e0df      	b.n	800923c <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	685b      	ldr	r3, [r3, #4]
 8009080:	2b00      	cmp	r3, #0
 8009082:	d003      	beq.n	800908c <HAL_SPI_TransmitReceive+0x23a>
 8009084:	8a7b      	ldrh	r3, [r7, #18]
 8009086:	2b01      	cmp	r3, #1
 8009088:	f040 80cb 	bne.w	8009222 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009090:	b29b      	uxth	r3, r3
 8009092:	2b01      	cmp	r3, #1
 8009094:	d912      	bls.n	80090bc <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800909a:	881a      	ldrh	r2, [r3, #0]
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090a6:	1c9a      	adds	r2, r3, #2
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80090b0:	b29b      	uxth	r3, r3
 80090b2:	3b02      	subs	r3, #2
 80090b4:	b29a      	uxth	r2, r3
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80090ba:	e0b2      	b.n	8009222 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	330c      	adds	r3, #12
 80090c6:	7812      	ldrb	r2, [r2, #0]
 80090c8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090ce:	1c5a      	adds	r2, r3, #1
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80090d8:	b29b      	uxth	r3, r3
 80090da:	3b01      	subs	r3, #1
 80090dc:	b29a      	uxth	r2, r3
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80090e2:	e09e      	b.n	8009222 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	689b      	ldr	r3, [r3, #8]
 80090ea:	f003 0302 	and.w	r3, r3, #2
 80090ee:	2b02      	cmp	r3, #2
 80090f0:	d134      	bne.n	800915c <HAL_SPI_TransmitReceive+0x30a>
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80090f6:	b29b      	uxth	r3, r3
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d02f      	beq.n	800915c <HAL_SPI_TransmitReceive+0x30a>
 80090fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090fe:	2b01      	cmp	r3, #1
 8009100:	d12c      	bne.n	800915c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009106:	b29b      	uxth	r3, r3
 8009108:	2b01      	cmp	r3, #1
 800910a:	d912      	bls.n	8009132 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009110:	881a      	ldrh	r2, [r3, #0]
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800911c:	1c9a      	adds	r2, r3, #2
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009126:	b29b      	uxth	r3, r3
 8009128:	3b02      	subs	r3, #2
 800912a:	b29a      	uxth	r2, r3
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009130:	e012      	b.n	8009158 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	330c      	adds	r3, #12
 800913c:	7812      	ldrb	r2, [r2, #0]
 800913e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009144:	1c5a      	adds	r2, r3, #1
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800914e:	b29b      	uxth	r3, r3
 8009150:	3b01      	subs	r3, #1
 8009152:	b29a      	uxth	r2, r3
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009158:	2300      	movs	r3, #0
 800915a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	689b      	ldr	r3, [r3, #8]
 8009162:	f003 0301 	and.w	r3, r3, #1
 8009166:	2b01      	cmp	r3, #1
 8009168:	d148      	bne.n	80091fc <HAL_SPI_TransmitReceive+0x3aa>
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009170:	b29b      	uxth	r3, r3
 8009172:	2b00      	cmp	r3, #0
 8009174:	d042      	beq.n	80091fc <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800917c:	b29b      	uxth	r3, r3
 800917e:	2b01      	cmp	r3, #1
 8009180:	d923      	bls.n	80091ca <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	68da      	ldr	r2, [r3, #12]
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800918c:	b292      	uxth	r2, r2
 800918e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009194:	1c9a      	adds	r2, r3, #2
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80091a0:	b29b      	uxth	r3, r3
 80091a2:	3b02      	subs	r3, #2
 80091a4:	b29a      	uxth	r2, r3
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80091b2:	b29b      	uxth	r3, r3
 80091b4:	2b01      	cmp	r3, #1
 80091b6:	d81f      	bhi.n	80091f8 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	685a      	ldr	r2, [r3, #4]
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80091c6:	605a      	str	r2, [r3, #4]
 80091c8:	e016      	b.n	80091f8 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	f103 020c 	add.w	r2, r3, #12
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091d6:	7812      	ldrb	r2, [r2, #0]
 80091d8:	b2d2      	uxtb	r2, r2
 80091da:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091e0:	1c5a      	adds	r2, r3, #1
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80091ec:	b29b      	uxth	r3, r3
 80091ee:	3b01      	subs	r3, #1
 80091f0:	b29a      	uxth	r2, r3
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80091f8:	2301      	movs	r3, #1
 80091fa:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80091fc:	f7fb fd64 	bl	8004cc8 <HAL_GetTick>
 8009200:	4602      	mov	r2, r0
 8009202:	69fb      	ldr	r3, [r7, #28]
 8009204:	1ad3      	subs	r3, r2, r3
 8009206:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009208:	429a      	cmp	r2, r3
 800920a:	d803      	bhi.n	8009214 <HAL_SPI_TransmitReceive+0x3c2>
 800920c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800920e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009212:	d102      	bne.n	800921a <HAL_SPI_TransmitReceive+0x3c8>
 8009214:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009216:	2b00      	cmp	r3, #0
 8009218:	d103      	bne.n	8009222 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800921a:	2303      	movs	r3, #3
 800921c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8009220:	e01c      	b.n	800925c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009226:	b29b      	uxth	r3, r3
 8009228:	2b00      	cmp	r3, #0
 800922a:	f47f af5b 	bne.w	80090e4 <HAL_SPI_TransmitReceive+0x292>
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009234:	b29b      	uxth	r3, r3
 8009236:	2b00      	cmp	r3, #0
 8009238:	f47f af54 	bne.w	80090e4 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800923c:	69fa      	ldr	r2, [r7, #28]
 800923e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009240:	68f8      	ldr	r0, [r7, #12]
 8009242:	f000 f937 	bl	80094b4 <SPI_EndRxTxTransaction>
 8009246:	4603      	mov	r3, r0
 8009248:	2b00      	cmp	r3, #0
 800924a:	d006      	beq.n	800925a <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800924c:	2301      	movs	r3, #1
 800924e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	2220      	movs	r2, #32
 8009256:	661a      	str	r2, [r3, #96]	; 0x60
 8009258:	e000      	b.n	800925c <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800925a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	2201      	movs	r2, #1
 8009260:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	2200      	movs	r2, #0
 8009268:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800926c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8009270:	4618      	mov	r0, r3
 8009272:	3728      	adds	r7, #40	; 0x28
 8009274:	46bd      	mov	sp, r7
 8009276:	bd80      	pop	{r7, pc}

08009278 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009278:	b580      	push	{r7, lr}
 800927a:	b088      	sub	sp, #32
 800927c:	af00      	add	r7, sp, #0
 800927e:	60f8      	str	r0, [r7, #12]
 8009280:	60b9      	str	r1, [r7, #8]
 8009282:	603b      	str	r3, [r7, #0]
 8009284:	4613      	mov	r3, r2
 8009286:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009288:	f7fb fd1e 	bl	8004cc8 <HAL_GetTick>
 800928c:	4602      	mov	r2, r0
 800928e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009290:	1a9b      	subs	r3, r3, r2
 8009292:	683a      	ldr	r2, [r7, #0]
 8009294:	4413      	add	r3, r2
 8009296:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009298:	f7fb fd16 	bl	8004cc8 <HAL_GetTick>
 800929c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800929e:	4b39      	ldr	r3, [pc, #228]	; (8009384 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	015b      	lsls	r3, r3, #5
 80092a4:	0d1b      	lsrs	r3, r3, #20
 80092a6:	69fa      	ldr	r2, [r7, #28]
 80092a8:	fb02 f303 	mul.w	r3, r2, r3
 80092ac:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80092ae:	e054      	b.n	800935a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80092b0:	683b      	ldr	r3, [r7, #0]
 80092b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092b6:	d050      	beq.n	800935a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80092b8:	f7fb fd06 	bl	8004cc8 <HAL_GetTick>
 80092bc:	4602      	mov	r2, r0
 80092be:	69bb      	ldr	r3, [r7, #24]
 80092c0:	1ad3      	subs	r3, r2, r3
 80092c2:	69fa      	ldr	r2, [r7, #28]
 80092c4:	429a      	cmp	r2, r3
 80092c6:	d902      	bls.n	80092ce <SPI_WaitFlagStateUntilTimeout+0x56>
 80092c8:	69fb      	ldr	r3, [r7, #28]
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d13d      	bne.n	800934a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	685a      	ldr	r2, [r3, #4]
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80092dc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	685b      	ldr	r3, [r3, #4]
 80092e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80092e6:	d111      	bne.n	800930c <SPI_WaitFlagStateUntilTimeout+0x94>
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	689b      	ldr	r3, [r3, #8]
 80092ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80092f0:	d004      	beq.n	80092fc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	689b      	ldr	r3, [r3, #8]
 80092f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80092fa:	d107      	bne.n	800930c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	681a      	ldr	r2, [r3, #0]
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800930a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009310:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009314:	d10f      	bne.n	8009336 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	681a      	ldr	r2, [r3, #0]
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009324:	601a      	str	r2, [r3, #0]
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	681a      	ldr	r2, [r3, #0]
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009334:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	2201      	movs	r2, #1
 800933a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	2200      	movs	r2, #0
 8009342:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8009346:	2303      	movs	r3, #3
 8009348:	e017      	b.n	800937a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800934a:	697b      	ldr	r3, [r7, #20]
 800934c:	2b00      	cmp	r3, #0
 800934e:	d101      	bne.n	8009354 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8009350:	2300      	movs	r3, #0
 8009352:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8009354:	697b      	ldr	r3, [r7, #20]
 8009356:	3b01      	subs	r3, #1
 8009358:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	689a      	ldr	r2, [r3, #8]
 8009360:	68bb      	ldr	r3, [r7, #8]
 8009362:	4013      	ands	r3, r2
 8009364:	68ba      	ldr	r2, [r7, #8]
 8009366:	429a      	cmp	r2, r3
 8009368:	bf0c      	ite	eq
 800936a:	2301      	moveq	r3, #1
 800936c:	2300      	movne	r3, #0
 800936e:	b2db      	uxtb	r3, r3
 8009370:	461a      	mov	r2, r3
 8009372:	79fb      	ldrb	r3, [r7, #7]
 8009374:	429a      	cmp	r2, r3
 8009376:	d19b      	bne.n	80092b0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8009378:	2300      	movs	r3, #0
}
 800937a:	4618      	mov	r0, r3
 800937c:	3720      	adds	r7, #32
 800937e:	46bd      	mov	sp, r7
 8009380:	bd80      	pop	{r7, pc}
 8009382:	bf00      	nop
 8009384:	20000088 	.word	0x20000088

08009388 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009388:	b580      	push	{r7, lr}
 800938a:	b08a      	sub	sp, #40	; 0x28
 800938c:	af00      	add	r7, sp, #0
 800938e:	60f8      	str	r0, [r7, #12]
 8009390:	60b9      	str	r1, [r7, #8]
 8009392:	607a      	str	r2, [r7, #4]
 8009394:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8009396:	2300      	movs	r3, #0
 8009398:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800939a:	f7fb fc95 	bl	8004cc8 <HAL_GetTick>
 800939e:	4602      	mov	r2, r0
 80093a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093a2:	1a9b      	subs	r3, r3, r2
 80093a4:	683a      	ldr	r2, [r7, #0]
 80093a6:	4413      	add	r3, r2
 80093a8:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80093aa:	f7fb fc8d 	bl	8004cc8 <HAL_GetTick>
 80093ae:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	330c      	adds	r3, #12
 80093b6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80093b8:	4b3d      	ldr	r3, [pc, #244]	; (80094b0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80093ba:	681a      	ldr	r2, [r3, #0]
 80093bc:	4613      	mov	r3, r2
 80093be:	009b      	lsls	r3, r3, #2
 80093c0:	4413      	add	r3, r2
 80093c2:	00da      	lsls	r2, r3, #3
 80093c4:	1ad3      	subs	r3, r2, r3
 80093c6:	0d1b      	lsrs	r3, r3, #20
 80093c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80093ca:	fb02 f303 	mul.w	r3, r2, r3
 80093ce:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80093d0:	e060      	b.n	8009494 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80093d2:	68bb      	ldr	r3, [r7, #8]
 80093d4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80093d8:	d107      	bne.n	80093ea <SPI_WaitFifoStateUntilTimeout+0x62>
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d104      	bne.n	80093ea <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80093e0:	69fb      	ldr	r3, [r7, #28]
 80093e2:	781b      	ldrb	r3, [r3, #0]
 80093e4:	b2db      	uxtb	r3, r3
 80093e6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80093e8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80093ea:	683b      	ldr	r3, [r7, #0]
 80093ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093f0:	d050      	beq.n	8009494 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80093f2:	f7fb fc69 	bl	8004cc8 <HAL_GetTick>
 80093f6:	4602      	mov	r2, r0
 80093f8:	6a3b      	ldr	r3, [r7, #32]
 80093fa:	1ad3      	subs	r3, r2, r3
 80093fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80093fe:	429a      	cmp	r2, r3
 8009400:	d902      	bls.n	8009408 <SPI_WaitFifoStateUntilTimeout+0x80>
 8009402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009404:	2b00      	cmp	r3, #0
 8009406:	d13d      	bne.n	8009484 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	685a      	ldr	r2, [r3, #4]
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009416:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	685b      	ldr	r3, [r3, #4]
 800941c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009420:	d111      	bne.n	8009446 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	689b      	ldr	r3, [r3, #8]
 8009426:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800942a:	d004      	beq.n	8009436 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	689b      	ldr	r3, [r3, #8]
 8009430:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009434:	d107      	bne.n	8009446 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	681a      	ldr	r2, [r3, #0]
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009444:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800944a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800944e:	d10f      	bne.n	8009470 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	681a      	ldr	r2, [r3, #0]
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800945e:	601a      	str	r2, [r3, #0]
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	681a      	ldr	r2, [r3, #0]
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800946e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	2201      	movs	r2, #1
 8009474:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	2200      	movs	r2, #0
 800947c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8009480:	2303      	movs	r3, #3
 8009482:	e010      	b.n	80094a6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8009484:	69bb      	ldr	r3, [r7, #24]
 8009486:	2b00      	cmp	r3, #0
 8009488:	d101      	bne.n	800948e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800948a:	2300      	movs	r3, #0
 800948c:	627b      	str	r3, [r7, #36]	; 0x24
      }      
      count--;
 800948e:	69bb      	ldr	r3, [r7, #24]
 8009490:	3b01      	subs	r3, #1
 8009492:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	689a      	ldr	r2, [r3, #8]
 800949a:	68bb      	ldr	r3, [r7, #8]
 800949c:	4013      	ands	r3, r2
 800949e:	687a      	ldr	r2, [r7, #4]
 80094a0:	429a      	cmp	r2, r3
 80094a2:	d196      	bne.n	80093d2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80094a4:	2300      	movs	r3, #0
}
 80094a6:	4618      	mov	r0, r3
 80094a8:	3728      	adds	r7, #40	; 0x28
 80094aa:	46bd      	mov	sp, r7
 80094ac:	bd80      	pop	{r7, pc}
 80094ae:	bf00      	nop
 80094b0:	20000088 	.word	0x20000088

080094b4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80094b4:	b580      	push	{r7, lr}
 80094b6:	b086      	sub	sp, #24
 80094b8:	af02      	add	r7, sp, #8
 80094ba:	60f8      	str	r0, [r7, #12]
 80094bc:	60b9      	str	r1, [r7, #8]
 80094be:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	9300      	str	r3, [sp, #0]
 80094c4:	68bb      	ldr	r3, [r7, #8]
 80094c6:	2200      	movs	r2, #0
 80094c8:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80094cc:	68f8      	ldr	r0, [r7, #12]
 80094ce:	f7ff ff5b 	bl	8009388 <SPI_WaitFifoStateUntilTimeout>
 80094d2:	4603      	mov	r3, r0
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d007      	beq.n	80094e8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80094dc:	f043 0220 	orr.w	r2, r3, #32
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80094e4:	2303      	movs	r3, #3
 80094e6:	e027      	b.n	8009538 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	9300      	str	r3, [sp, #0]
 80094ec:	68bb      	ldr	r3, [r7, #8]
 80094ee:	2200      	movs	r2, #0
 80094f0:	2180      	movs	r1, #128	; 0x80
 80094f2:	68f8      	ldr	r0, [r7, #12]
 80094f4:	f7ff fec0 	bl	8009278 <SPI_WaitFlagStateUntilTimeout>
 80094f8:	4603      	mov	r3, r0
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d007      	beq.n	800950e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009502:	f043 0220 	orr.w	r2, r3, #32
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800950a:	2303      	movs	r3, #3
 800950c:	e014      	b.n	8009538 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	9300      	str	r3, [sp, #0]
 8009512:	68bb      	ldr	r3, [r7, #8]
 8009514:	2200      	movs	r2, #0
 8009516:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800951a:	68f8      	ldr	r0, [r7, #12]
 800951c:	f7ff ff34 	bl	8009388 <SPI_WaitFifoStateUntilTimeout>
 8009520:	4603      	mov	r3, r0
 8009522:	2b00      	cmp	r3, #0
 8009524:	d007      	beq.n	8009536 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800952a:	f043 0220 	orr.w	r2, r3, #32
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8009532:	2303      	movs	r3, #3
 8009534:	e000      	b.n	8009538 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8009536:	2300      	movs	r3, #0
}
 8009538:	4618      	mov	r0, r3
 800953a:	3710      	adds	r7, #16
 800953c:	46bd      	mov	sp, r7
 800953e:	bd80      	pop	{r7, pc}

08009540 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009540:	b580      	push	{r7, lr}
 8009542:	b082      	sub	sp, #8
 8009544:	af00      	add	r7, sp, #0
 8009546:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	2b00      	cmp	r3, #0
 800954c:	d101      	bne.n	8009552 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800954e:	2301      	movs	r3, #1
 8009550:	e049      	b.n	80095e6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009558:	b2db      	uxtb	r3, r3
 800955a:	2b00      	cmp	r3, #0
 800955c:	d106      	bne.n	800956c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	2200      	movs	r2, #0
 8009562:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009566:	6878      	ldr	r0, [r7, #4]
 8009568:	f7fb f80a 	bl	8004580 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	2202      	movs	r2, #2
 8009570:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681a      	ldr	r2, [r3, #0]
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	3304      	adds	r3, #4
 800957c:	4619      	mov	r1, r3
 800957e:	4610      	mov	r0, r2
 8009580:	f000 fa96 	bl	8009ab0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	2201      	movs	r2, #1
 8009588:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	2201      	movs	r2, #1
 8009590:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	2201      	movs	r2, #1
 8009598:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	2201      	movs	r2, #1
 80095a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	2201      	movs	r2, #1
 80095a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	2201      	movs	r2, #1
 80095b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	2201      	movs	r2, #1
 80095b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	2201      	movs	r2, #1
 80095c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	2201      	movs	r2, #1
 80095c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	2201      	movs	r2, #1
 80095d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	2201      	movs	r2, #1
 80095d8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	2201      	movs	r2, #1
 80095e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80095e4:	2300      	movs	r3, #0
}
 80095e6:	4618      	mov	r0, r3
 80095e8:	3708      	adds	r7, #8
 80095ea:	46bd      	mov	sp, r7
 80095ec:	bd80      	pop	{r7, pc}
	...

080095f0 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80095f0:	b580      	push	{r7, lr}
 80095f2:	b084      	sub	sp, #16
 80095f4:	af00      	add	r7, sp, #0
 80095f6:	6078      	str	r0, [r7, #4]
 80095f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80095fa:	2300      	movs	r3, #0
 80095fc:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80095fe:	683b      	ldr	r3, [r7, #0]
 8009600:	2b00      	cmp	r3, #0
 8009602:	d109      	bne.n	8009618 <HAL_TIM_PWM_Start_IT+0x28>
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800960a:	b2db      	uxtb	r3, r3
 800960c:	2b01      	cmp	r3, #1
 800960e:	bf14      	ite	ne
 8009610:	2301      	movne	r3, #1
 8009612:	2300      	moveq	r3, #0
 8009614:	b2db      	uxtb	r3, r3
 8009616:	e03c      	b.n	8009692 <HAL_TIM_PWM_Start_IT+0xa2>
 8009618:	683b      	ldr	r3, [r7, #0]
 800961a:	2b04      	cmp	r3, #4
 800961c:	d109      	bne.n	8009632 <HAL_TIM_PWM_Start_IT+0x42>
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009624:	b2db      	uxtb	r3, r3
 8009626:	2b01      	cmp	r3, #1
 8009628:	bf14      	ite	ne
 800962a:	2301      	movne	r3, #1
 800962c:	2300      	moveq	r3, #0
 800962e:	b2db      	uxtb	r3, r3
 8009630:	e02f      	b.n	8009692 <HAL_TIM_PWM_Start_IT+0xa2>
 8009632:	683b      	ldr	r3, [r7, #0]
 8009634:	2b08      	cmp	r3, #8
 8009636:	d109      	bne.n	800964c <HAL_TIM_PWM_Start_IT+0x5c>
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800963e:	b2db      	uxtb	r3, r3
 8009640:	2b01      	cmp	r3, #1
 8009642:	bf14      	ite	ne
 8009644:	2301      	movne	r3, #1
 8009646:	2300      	moveq	r3, #0
 8009648:	b2db      	uxtb	r3, r3
 800964a:	e022      	b.n	8009692 <HAL_TIM_PWM_Start_IT+0xa2>
 800964c:	683b      	ldr	r3, [r7, #0]
 800964e:	2b0c      	cmp	r3, #12
 8009650:	d109      	bne.n	8009666 <HAL_TIM_PWM_Start_IT+0x76>
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009658:	b2db      	uxtb	r3, r3
 800965a:	2b01      	cmp	r3, #1
 800965c:	bf14      	ite	ne
 800965e:	2301      	movne	r3, #1
 8009660:	2300      	moveq	r3, #0
 8009662:	b2db      	uxtb	r3, r3
 8009664:	e015      	b.n	8009692 <HAL_TIM_PWM_Start_IT+0xa2>
 8009666:	683b      	ldr	r3, [r7, #0]
 8009668:	2b10      	cmp	r3, #16
 800966a:	d109      	bne.n	8009680 <HAL_TIM_PWM_Start_IT+0x90>
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009672:	b2db      	uxtb	r3, r3
 8009674:	2b01      	cmp	r3, #1
 8009676:	bf14      	ite	ne
 8009678:	2301      	movne	r3, #1
 800967a:	2300      	moveq	r3, #0
 800967c:	b2db      	uxtb	r3, r3
 800967e:	e008      	b.n	8009692 <HAL_TIM_PWM_Start_IT+0xa2>
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8009686:	b2db      	uxtb	r3, r3
 8009688:	2b01      	cmp	r3, #1
 800968a:	bf14      	ite	ne
 800968c:	2301      	movne	r3, #1
 800968e:	2300      	moveq	r3, #0
 8009690:	b2db      	uxtb	r3, r3
 8009692:	2b00      	cmp	r3, #0
 8009694:	d001      	beq.n	800969a <HAL_TIM_PWM_Start_IT+0xaa>
  {
    return HAL_ERROR;
 8009696:	2301      	movs	r3, #1
 8009698:	e0e2      	b.n	8009860 <HAL_TIM_PWM_Start_IT+0x270>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800969a:	683b      	ldr	r3, [r7, #0]
 800969c:	2b00      	cmp	r3, #0
 800969e:	d104      	bne.n	80096aa <HAL_TIM_PWM_Start_IT+0xba>
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	2202      	movs	r2, #2
 80096a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80096a8:	e023      	b.n	80096f2 <HAL_TIM_PWM_Start_IT+0x102>
 80096aa:	683b      	ldr	r3, [r7, #0]
 80096ac:	2b04      	cmp	r3, #4
 80096ae:	d104      	bne.n	80096ba <HAL_TIM_PWM_Start_IT+0xca>
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	2202      	movs	r2, #2
 80096b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80096b8:	e01b      	b.n	80096f2 <HAL_TIM_PWM_Start_IT+0x102>
 80096ba:	683b      	ldr	r3, [r7, #0]
 80096bc:	2b08      	cmp	r3, #8
 80096be:	d104      	bne.n	80096ca <HAL_TIM_PWM_Start_IT+0xda>
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	2202      	movs	r2, #2
 80096c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80096c8:	e013      	b.n	80096f2 <HAL_TIM_PWM_Start_IT+0x102>
 80096ca:	683b      	ldr	r3, [r7, #0]
 80096cc:	2b0c      	cmp	r3, #12
 80096ce:	d104      	bne.n	80096da <HAL_TIM_PWM_Start_IT+0xea>
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	2202      	movs	r2, #2
 80096d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80096d8:	e00b      	b.n	80096f2 <HAL_TIM_PWM_Start_IT+0x102>
 80096da:	683b      	ldr	r3, [r7, #0]
 80096dc:	2b10      	cmp	r3, #16
 80096de:	d104      	bne.n	80096ea <HAL_TIM_PWM_Start_IT+0xfa>
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	2202      	movs	r2, #2
 80096e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80096e8:	e003      	b.n	80096f2 <HAL_TIM_PWM_Start_IT+0x102>
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	2202      	movs	r2, #2
 80096ee:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80096f2:	683b      	ldr	r3, [r7, #0]
 80096f4:	2b0c      	cmp	r3, #12
 80096f6:	d841      	bhi.n	800977c <HAL_TIM_PWM_Start_IT+0x18c>
 80096f8:	a201      	add	r2, pc, #4	; (adr r2, 8009700 <HAL_TIM_PWM_Start_IT+0x110>)
 80096fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096fe:	bf00      	nop
 8009700:	08009735 	.word	0x08009735
 8009704:	0800977d 	.word	0x0800977d
 8009708:	0800977d 	.word	0x0800977d
 800970c:	0800977d 	.word	0x0800977d
 8009710:	08009747 	.word	0x08009747
 8009714:	0800977d 	.word	0x0800977d
 8009718:	0800977d 	.word	0x0800977d
 800971c:	0800977d 	.word	0x0800977d
 8009720:	08009759 	.word	0x08009759
 8009724:	0800977d 	.word	0x0800977d
 8009728:	0800977d 	.word	0x0800977d
 800972c:	0800977d 	.word	0x0800977d
 8009730:	0800976b 	.word	0x0800976b
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	68da      	ldr	r2, [r3, #12]
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	f042 0202 	orr.w	r2, r2, #2
 8009742:	60da      	str	r2, [r3, #12]
      break;
 8009744:	e01d      	b.n	8009782 <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	68da      	ldr	r2, [r3, #12]
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	f042 0204 	orr.w	r2, r2, #4
 8009754:	60da      	str	r2, [r3, #12]
      break;
 8009756:	e014      	b.n	8009782 <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	68da      	ldr	r2, [r3, #12]
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	f042 0208 	orr.w	r2, r2, #8
 8009766:	60da      	str	r2, [r3, #12]
      break;
 8009768:	e00b      	b.n	8009782 <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	68da      	ldr	r2, [r3, #12]
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	f042 0210 	orr.w	r2, r2, #16
 8009778:	60da      	str	r2, [r3, #12]
      break;
 800977a:	e002      	b.n	8009782 <HAL_TIM_PWM_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800977c:	2301      	movs	r3, #1
 800977e:	73fb      	strb	r3, [r7, #15]
      break;
 8009780:	bf00      	nop
  }

  if (status == HAL_OK)
 8009782:	7bfb      	ldrb	r3, [r7, #15]
 8009784:	2b00      	cmp	r3, #0
 8009786:	d16a      	bne.n	800985e <HAL_TIM_PWM_Start_IT+0x26e>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	2201      	movs	r2, #1
 800978e:	6839      	ldr	r1, [r7, #0]
 8009790:	4618      	mov	r0, r3
 8009792:	f000 fcf3 	bl	800a17c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	4a33      	ldr	r2, [pc, #204]	; (8009868 <HAL_TIM_PWM_Start_IT+0x278>)
 800979c:	4293      	cmp	r3, r2
 800979e:	d013      	beq.n	80097c8 <HAL_TIM_PWM_Start_IT+0x1d8>
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	4a31      	ldr	r2, [pc, #196]	; (800986c <HAL_TIM_PWM_Start_IT+0x27c>)
 80097a6:	4293      	cmp	r3, r2
 80097a8:	d00e      	beq.n	80097c8 <HAL_TIM_PWM_Start_IT+0x1d8>
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	4a30      	ldr	r2, [pc, #192]	; (8009870 <HAL_TIM_PWM_Start_IT+0x280>)
 80097b0:	4293      	cmp	r3, r2
 80097b2:	d009      	beq.n	80097c8 <HAL_TIM_PWM_Start_IT+0x1d8>
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	4a2e      	ldr	r2, [pc, #184]	; (8009874 <HAL_TIM_PWM_Start_IT+0x284>)
 80097ba:	4293      	cmp	r3, r2
 80097bc:	d004      	beq.n	80097c8 <HAL_TIM_PWM_Start_IT+0x1d8>
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	4a2d      	ldr	r2, [pc, #180]	; (8009878 <HAL_TIM_PWM_Start_IT+0x288>)
 80097c4:	4293      	cmp	r3, r2
 80097c6:	d101      	bne.n	80097cc <HAL_TIM_PWM_Start_IT+0x1dc>
 80097c8:	2301      	movs	r3, #1
 80097ca:	e000      	b.n	80097ce <HAL_TIM_PWM_Start_IT+0x1de>
 80097cc:	2300      	movs	r3, #0
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d007      	beq.n	80097e2 <HAL_TIM_PWM_Start_IT+0x1f2>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80097e0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	4a20      	ldr	r2, [pc, #128]	; (8009868 <HAL_TIM_PWM_Start_IT+0x278>)
 80097e8:	4293      	cmp	r3, r2
 80097ea:	d018      	beq.n	800981e <HAL_TIM_PWM_Start_IT+0x22e>
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80097f4:	d013      	beq.n	800981e <HAL_TIM_PWM_Start_IT+0x22e>
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	4a20      	ldr	r2, [pc, #128]	; (800987c <HAL_TIM_PWM_Start_IT+0x28c>)
 80097fc:	4293      	cmp	r3, r2
 80097fe:	d00e      	beq.n	800981e <HAL_TIM_PWM_Start_IT+0x22e>
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	4a1e      	ldr	r2, [pc, #120]	; (8009880 <HAL_TIM_PWM_Start_IT+0x290>)
 8009806:	4293      	cmp	r3, r2
 8009808:	d009      	beq.n	800981e <HAL_TIM_PWM_Start_IT+0x22e>
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	4a17      	ldr	r2, [pc, #92]	; (800986c <HAL_TIM_PWM_Start_IT+0x27c>)
 8009810:	4293      	cmp	r3, r2
 8009812:	d004      	beq.n	800981e <HAL_TIM_PWM_Start_IT+0x22e>
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	4a15      	ldr	r2, [pc, #84]	; (8009870 <HAL_TIM_PWM_Start_IT+0x280>)
 800981a:	4293      	cmp	r3, r2
 800981c:	d115      	bne.n	800984a <HAL_TIM_PWM_Start_IT+0x25a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	689a      	ldr	r2, [r3, #8]
 8009824:	4b17      	ldr	r3, [pc, #92]	; (8009884 <HAL_TIM_PWM_Start_IT+0x294>)
 8009826:	4013      	ands	r3, r2
 8009828:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800982a:	68bb      	ldr	r3, [r7, #8]
 800982c:	2b06      	cmp	r3, #6
 800982e:	d015      	beq.n	800985c <HAL_TIM_PWM_Start_IT+0x26c>
 8009830:	68bb      	ldr	r3, [r7, #8]
 8009832:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009836:	d011      	beq.n	800985c <HAL_TIM_PWM_Start_IT+0x26c>
      {
        __HAL_TIM_ENABLE(htim);
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	681a      	ldr	r2, [r3, #0]
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	f042 0201 	orr.w	r2, r2, #1
 8009846:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009848:	e008      	b.n	800985c <HAL_TIM_PWM_Start_IT+0x26c>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	681a      	ldr	r2, [r3, #0]
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	f042 0201 	orr.w	r2, r2, #1
 8009858:	601a      	str	r2, [r3, #0]
 800985a:	e000      	b.n	800985e <HAL_TIM_PWM_Start_IT+0x26e>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800985c:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800985e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009860:	4618      	mov	r0, r3
 8009862:	3710      	adds	r7, #16
 8009864:	46bd      	mov	sp, r7
 8009866:	bd80      	pop	{r7, pc}
 8009868:	40012c00 	.word	0x40012c00
 800986c:	40013400 	.word	0x40013400
 8009870:	40014000 	.word	0x40014000
 8009874:	40014400 	.word	0x40014400
 8009878:	40014800 	.word	0x40014800
 800987c:	40000400 	.word	0x40000400
 8009880:	40000800 	.word	0x40000800
 8009884:	00010007 	.word	0x00010007

08009888 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009888:	b580      	push	{r7, lr}
 800988a:	b086      	sub	sp, #24
 800988c:	af00      	add	r7, sp, #0
 800988e:	60f8      	str	r0, [r7, #12]
 8009890:	60b9      	str	r1, [r7, #8]
 8009892:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009894:	2300      	movs	r3, #0
 8009896:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800989e:	2b01      	cmp	r3, #1
 80098a0:	d101      	bne.n	80098a6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80098a2:	2302      	movs	r3, #2
 80098a4:	e0ff      	b.n	8009aa6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	2201      	movs	r2, #1
 80098aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	2b14      	cmp	r3, #20
 80098b2:	f200 80f0 	bhi.w	8009a96 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80098b6:	a201      	add	r2, pc, #4	; (adr r2, 80098bc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80098b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098bc:	08009911 	.word	0x08009911
 80098c0:	08009a97 	.word	0x08009a97
 80098c4:	08009a97 	.word	0x08009a97
 80098c8:	08009a97 	.word	0x08009a97
 80098cc:	08009951 	.word	0x08009951
 80098d0:	08009a97 	.word	0x08009a97
 80098d4:	08009a97 	.word	0x08009a97
 80098d8:	08009a97 	.word	0x08009a97
 80098dc:	08009993 	.word	0x08009993
 80098e0:	08009a97 	.word	0x08009a97
 80098e4:	08009a97 	.word	0x08009a97
 80098e8:	08009a97 	.word	0x08009a97
 80098ec:	080099d3 	.word	0x080099d3
 80098f0:	08009a97 	.word	0x08009a97
 80098f4:	08009a97 	.word	0x08009a97
 80098f8:	08009a97 	.word	0x08009a97
 80098fc:	08009a15 	.word	0x08009a15
 8009900:	08009a97 	.word	0x08009a97
 8009904:	08009a97 	.word	0x08009a97
 8009908:	08009a97 	.word	0x08009a97
 800990c:	08009a55 	.word	0x08009a55
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	68b9      	ldr	r1, [r7, #8]
 8009916:	4618      	mov	r0, r3
 8009918:	f000 f95a 	bl	8009bd0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	699a      	ldr	r2, [r3, #24]
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	f042 0208 	orr.w	r2, r2, #8
 800992a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	699a      	ldr	r2, [r3, #24]
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	f022 0204 	bic.w	r2, r2, #4
 800993a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	6999      	ldr	r1, [r3, #24]
 8009942:	68bb      	ldr	r3, [r7, #8]
 8009944:	691a      	ldr	r2, [r3, #16]
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	430a      	orrs	r2, r1
 800994c:	619a      	str	r2, [r3, #24]
      break;
 800994e:	e0a5      	b.n	8009a9c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	68b9      	ldr	r1, [r7, #8]
 8009956:	4618      	mov	r0, r3
 8009958:	f000 f9ca 	bl	8009cf0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	699a      	ldr	r2, [r3, #24]
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800996a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	699a      	ldr	r2, [r3, #24]
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800997a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	6999      	ldr	r1, [r3, #24]
 8009982:	68bb      	ldr	r3, [r7, #8]
 8009984:	691b      	ldr	r3, [r3, #16]
 8009986:	021a      	lsls	r2, r3, #8
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	430a      	orrs	r2, r1
 800998e:	619a      	str	r2, [r3, #24]
      break;
 8009990:	e084      	b.n	8009a9c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	68b9      	ldr	r1, [r7, #8]
 8009998:	4618      	mov	r0, r3
 800999a:	f000 fa33 	bl	8009e04 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	69da      	ldr	r2, [r3, #28]
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	f042 0208 	orr.w	r2, r2, #8
 80099ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	69da      	ldr	r2, [r3, #28]
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	f022 0204 	bic.w	r2, r2, #4
 80099bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	69d9      	ldr	r1, [r3, #28]
 80099c4:	68bb      	ldr	r3, [r7, #8]
 80099c6:	691a      	ldr	r2, [r3, #16]
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	430a      	orrs	r2, r1
 80099ce:	61da      	str	r2, [r3, #28]
      break;
 80099d0:	e064      	b.n	8009a9c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	68b9      	ldr	r1, [r7, #8]
 80099d8:	4618      	mov	r0, r3
 80099da:	f000 fa9b 	bl	8009f14 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	69da      	ldr	r2, [r3, #28]
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80099ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	69da      	ldr	r2, [r3, #28]
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80099fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	69d9      	ldr	r1, [r3, #28]
 8009a04:	68bb      	ldr	r3, [r7, #8]
 8009a06:	691b      	ldr	r3, [r3, #16]
 8009a08:	021a      	lsls	r2, r3, #8
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	430a      	orrs	r2, r1
 8009a10:	61da      	str	r2, [r3, #28]
      break;
 8009a12:	e043      	b.n	8009a9c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	68b9      	ldr	r1, [r7, #8]
 8009a1a:	4618      	mov	r0, r3
 8009a1c:	f000 fae4 	bl	8009fe8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	f042 0208 	orr.w	r2, r2, #8
 8009a2e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	f022 0204 	bic.w	r2, r2, #4
 8009a3e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8009a46:	68bb      	ldr	r3, [r7, #8]
 8009a48:	691a      	ldr	r2, [r3, #16]
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	430a      	orrs	r2, r1
 8009a50:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8009a52:	e023      	b.n	8009a9c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	68b9      	ldr	r1, [r7, #8]
 8009a5a:	4618      	mov	r0, r3
 8009a5c:	f000 fb28 	bl	800a0b0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009a6e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009a7e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8009a86:	68bb      	ldr	r3, [r7, #8]
 8009a88:	691b      	ldr	r3, [r3, #16]
 8009a8a:	021a      	lsls	r2, r3, #8
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	430a      	orrs	r2, r1
 8009a92:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8009a94:	e002      	b.n	8009a9c <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8009a96:	2301      	movs	r3, #1
 8009a98:	75fb      	strb	r3, [r7, #23]
      break;
 8009a9a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	2200      	movs	r2, #0
 8009aa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009aa4:	7dfb      	ldrb	r3, [r7, #23]
}
 8009aa6:	4618      	mov	r0, r3
 8009aa8:	3718      	adds	r7, #24
 8009aaa:	46bd      	mov	sp, r7
 8009aac:	bd80      	pop	{r7, pc}
 8009aae:	bf00      	nop

08009ab0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009ab0:	b480      	push	{r7}
 8009ab2:	b085      	sub	sp, #20
 8009ab4:	af00      	add	r7, sp, #0
 8009ab6:	6078      	str	r0, [r7, #4]
 8009ab8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	4a3c      	ldr	r2, [pc, #240]	; (8009bb4 <TIM_Base_SetConfig+0x104>)
 8009ac4:	4293      	cmp	r3, r2
 8009ac6:	d00f      	beq.n	8009ae8 <TIM_Base_SetConfig+0x38>
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009ace:	d00b      	beq.n	8009ae8 <TIM_Base_SetConfig+0x38>
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	4a39      	ldr	r2, [pc, #228]	; (8009bb8 <TIM_Base_SetConfig+0x108>)
 8009ad4:	4293      	cmp	r3, r2
 8009ad6:	d007      	beq.n	8009ae8 <TIM_Base_SetConfig+0x38>
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	4a38      	ldr	r2, [pc, #224]	; (8009bbc <TIM_Base_SetConfig+0x10c>)
 8009adc:	4293      	cmp	r3, r2
 8009ade:	d003      	beq.n	8009ae8 <TIM_Base_SetConfig+0x38>
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	4a37      	ldr	r2, [pc, #220]	; (8009bc0 <TIM_Base_SetConfig+0x110>)
 8009ae4:	4293      	cmp	r3, r2
 8009ae6:	d108      	bne.n	8009afa <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009aee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009af0:	683b      	ldr	r3, [r7, #0]
 8009af2:	685b      	ldr	r3, [r3, #4]
 8009af4:	68fa      	ldr	r2, [r7, #12]
 8009af6:	4313      	orrs	r3, r2
 8009af8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	4a2d      	ldr	r2, [pc, #180]	; (8009bb4 <TIM_Base_SetConfig+0x104>)
 8009afe:	4293      	cmp	r3, r2
 8009b00:	d01b      	beq.n	8009b3a <TIM_Base_SetConfig+0x8a>
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009b08:	d017      	beq.n	8009b3a <TIM_Base_SetConfig+0x8a>
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	4a2a      	ldr	r2, [pc, #168]	; (8009bb8 <TIM_Base_SetConfig+0x108>)
 8009b0e:	4293      	cmp	r3, r2
 8009b10:	d013      	beq.n	8009b3a <TIM_Base_SetConfig+0x8a>
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	4a29      	ldr	r2, [pc, #164]	; (8009bbc <TIM_Base_SetConfig+0x10c>)
 8009b16:	4293      	cmp	r3, r2
 8009b18:	d00f      	beq.n	8009b3a <TIM_Base_SetConfig+0x8a>
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	4a28      	ldr	r2, [pc, #160]	; (8009bc0 <TIM_Base_SetConfig+0x110>)
 8009b1e:	4293      	cmp	r3, r2
 8009b20:	d00b      	beq.n	8009b3a <TIM_Base_SetConfig+0x8a>
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	4a27      	ldr	r2, [pc, #156]	; (8009bc4 <TIM_Base_SetConfig+0x114>)
 8009b26:	4293      	cmp	r3, r2
 8009b28:	d007      	beq.n	8009b3a <TIM_Base_SetConfig+0x8a>
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	4a26      	ldr	r2, [pc, #152]	; (8009bc8 <TIM_Base_SetConfig+0x118>)
 8009b2e:	4293      	cmp	r3, r2
 8009b30:	d003      	beq.n	8009b3a <TIM_Base_SetConfig+0x8a>
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	4a25      	ldr	r2, [pc, #148]	; (8009bcc <TIM_Base_SetConfig+0x11c>)
 8009b36:	4293      	cmp	r3, r2
 8009b38:	d108      	bne.n	8009b4c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009b40:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009b42:	683b      	ldr	r3, [r7, #0]
 8009b44:	68db      	ldr	r3, [r3, #12]
 8009b46:	68fa      	ldr	r2, [r7, #12]
 8009b48:	4313      	orrs	r3, r2
 8009b4a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009b52:	683b      	ldr	r3, [r7, #0]
 8009b54:	695b      	ldr	r3, [r3, #20]
 8009b56:	4313      	orrs	r3, r2
 8009b58:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	68fa      	ldr	r2, [r7, #12]
 8009b5e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009b60:	683b      	ldr	r3, [r7, #0]
 8009b62:	689a      	ldr	r2, [r3, #8]
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009b68:	683b      	ldr	r3, [r7, #0]
 8009b6a:	681a      	ldr	r2, [r3, #0]
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	4a10      	ldr	r2, [pc, #64]	; (8009bb4 <TIM_Base_SetConfig+0x104>)
 8009b74:	4293      	cmp	r3, r2
 8009b76:	d00f      	beq.n	8009b98 <TIM_Base_SetConfig+0xe8>
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	4a11      	ldr	r2, [pc, #68]	; (8009bc0 <TIM_Base_SetConfig+0x110>)
 8009b7c:	4293      	cmp	r3, r2
 8009b7e:	d00b      	beq.n	8009b98 <TIM_Base_SetConfig+0xe8>
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	4a10      	ldr	r2, [pc, #64]	; (8009bc4 <TIM_Base_SetConfig+0x114>)
 8009b84:	4293      	cmp	r3, r2
 8009b86:	d007      	beq.n	8009b98 <TIM_Base_SetConfig+0xe8>
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	4a0f      	ldr	r2, [pc, #60]	; (8009bc8 <TIM_Base_SetConfig+0x118>)
 8009b8c:	4293      	cmp	r3, r2
 8009b8e:	d003      	beq.n	8009b98 <TIM_Base_SetConfig+0xe8>
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	4a0e      	ldr	r2, [pc, #56]	; (8009bcc <TIM_Base_SetConfig+0x11c>)
 8009b94:	4293      	cmp	r3, r2
 8009b96:	d103      	bne.n	8009ba0 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009b98:	683b      	ldr	r3, [r7, #0]
 8009b9a:	691a      	ldr	r2, [r3, #16]
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	2201      	movs	r2, #1
 8009ba4:	615a      	str	r2, [r3, #20]
}
 8009ba6:	bf00      	nop
 8009ba8:	3714      	adds	r7, #20
 8009baa:	46bd      	mov	sp, r7
 8009bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb0:	4770      	bx	lr
 8009bb2:	bf00      	nop
 8009bb4:	40012c00 	.word	0x40012c00
 8009bb8:	40000400 	.word	0x40000400
 8009bbc:	40000800 	.word	0x40000800
 8009bc0:	40013400 	.word	0x40013400
 8009bc4:	40014000 	.word	0x40014000
 8009bc8:	40014400 	.word	0x40014400
 8009bcc:	40014800 	.word	0x40014800

08009bd0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009bd0:	b480      	push	{r7}
 8009bd2:	b087      	sub	sp, #28
 8009bd4:	af00      	add	r7, sp, #0
 8009bd6:	6078      	str	r0, [r7, #4]
 8009bd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	6a1b      	ldr	r3, [r3, #32]
 8009bde:	f023 0201 	bic.w	r2, r3, #1
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	6a1b      	ldr	r3, [r3, #32]
 8009bea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	685b      	ldr	r3, [r3, #4]
 8009bf0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	699b      	ldr	r3, [r3, #24]
 8009bf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009bfe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009c02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	f023 0303 	bic.w	r3, r3, #3
 8009c0a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009c0c:	683b      	ldr	r3, [r7, #0]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	68fa      	ldr	r2, [r7, #12]
 8009c12:	4313      	orrs	r3, r2
 8009c14:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009c16:	697b      	ldr	r3, [r7, #20]
 8009c18:	f023 0302 	bic.w	r3, r3, #2
 8009c1c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009c1e:	683b      	ldr	r3, [r7, #0]
 8009c20:	689b      	ldr	r3, [r3, #8]
 8009c22:	697a      	ldr	r2, [r7, #20]
 8009c24:	4313      	orrs	r3, r2
 8009c26:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	4a2c      	ldr	r2, [pc, #176]	; (8009cdc <TIM_OC1_SetConfig+0x10c>)
 8009c2c:	4293      	cmp	r3, r2
 8009c2e:	d00f      	beq.n	8009c50 <TIM_OC1_SetConfig+0x80>
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	4a2b      	ldr	r2, [pc, #172]	; (8009ce0 <TIM_OC1_SetConfig+0x110>)
 8009c34:	4293      	cmp	r3, r2
 8009c36:	d00b      	beq.n	8009c50 <TIM_OC1_SetConfig+0x80>
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	4a2a      	ldr	r2, [pc, #168]	; (8009ce4 <TIM_OC1_SetConfig+0x114>)
 8009c3c:	4293      	cmp	r3, r2
 8009c3e:	d007      	beq.n	8009c50 <TIM_OC1_SetConfig+0x80>
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	4a29      	ldr	r2, [pc, #164]	; (8009ce8 <TIM_OC1_SetConfig+0x118>)
 8009c44:	4293      	cmp	r3, r2
 8009c46:	d003      	beq.n	8009c50 <TIM_OC1_SetConfig+0x80>
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	4a28      	ldr	r2, [pc, #160]	; (8009cec <TIM_OC1_SetConfig+0x11c>)
 8009c4c:	4293      	cmp	r3, r2
 8009c4e:	d10c      	bne.n	8009c6a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009c50:	697b      	ldr	r3, [r7, #20]
 8009c52:	f023 0308 	bic.w	r3, r3, #8
 8009c56:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009c58:	683b      	ldr	r3, [r7, #0]
 8009c5a:	68db      	ldr	r3, [r3, #12]
 8009c5c:	697a      	ldr	r2, [r7, #20]
 8009c5e:	4313      	orrs	r3, r2
 8009c60:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009c62:	697b      	ldr	r3, [r7, #20]
 8009c64:	f023 0304 	bic.w	r3, r3, #4
 8009c68:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	4a1b      	ldr	r2, [pc, #108]	; (8009cdc <TIM_OC1_SetConfig+0x10c>)
 8009c6e:	4293      	cmp	r3, r2
 8009c70:	d00f      	beq.n	8009c92 <TIM_OC1_SetConfig+0xc2>
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	4a1a      	ldr	r2, [pc, #104]	; (8009ce0 <TIM_OC1_SetConfig+0x110>)
 8009c76:	4293      	cmp	r3, r2
 8009c78:	d00b      	beq.n	8009c92 <TIM_OC1_SetConfig+0xc2>
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	4a19      	ldr	r2, [pc, #100]	; (8009ce4 <TIM_OC1_SetConfig+0x114>)
 8009c7e:	4293      	cmp	r3, r2
 8009c80:	d007      	beq.n	8009c92 <TIM_OC1_SetConfig+0xc2>
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	4a18      	ldr	r2, [pc, #96]	; (8009ce8 <TIM_OC1_SetConfig+0x118>)
 8009c86:	4293      	cmp	r3, r2
 8009c88:	d003      	beq.n	8009c92 <TIM_OC1_SetConfig+0xc2>
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	4a17      	ldr	r2, [pc, #92]	; (8009cec <TIM_OC1_SetConfig+0x11c>)
 8009c8e:	4293      	cmp	r3, r2
 8009c90:	d111      	bne.n	8009cb6 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009c92:	693b      	ldr	r3, [r7, #16]
 8009c94:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009c98:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009c9a:	693b      	ldr	r3, [r7, #16]
 8009c9c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009ca0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009ca2:	683b      	ldr	r3, [r7, #0]
 8009ca4:	695b      	ldr	r3, [r3, #20]
 8009ca6:	693a      	ldr	r2, [r7, #16]
 8009ca8:	4313      	orrs	r3, r2
 8009caa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009cac:	683b      	ldr	r3, [r7, #0]
 8009cae:	699b      	ldr	r3, [r3, #24]
 8009cb0:	693a      	ldr	r2, [r7, #16]
 8009cb2:	4313      	orrs	r3, r2
 8009cb4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	693a      	ldr	r2, [r7, #16]
 8009cba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	68fa      	ldr	r2, [r7, #12]
 8009cc0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009cc2:	683b      	ldr	r3, [r7, #0]
 8009cc4:	685a      	ldr	r2, [r3, #4]
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	697a      	ldr	r2, [r7, #20]
 8009cce:	621a      	str	r2, [r3, #32]
}
 8009cd0:	bf00      	nop
 8009cd2:	371c      	adds	r7, #28
 8009cd4:	46bd      	mov	sp, r7
 8009cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cda:	4770      	bx	lr
 8009cdc:	40012c00 	.word	0x40012c00
 8009ce0:	40013400 	.word	0x40013400
 8009ce4:	40014000 	.word	0x40014000
 8009ce8:	40014400 	.word	0x40014400
 8009cec:	40014800 	.word	0x40014800

08009cf0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009cf0:	b480      	push	{r7}
 8009cf2:	b087      	sub	sp, #28
 8009cf4:	af00      	add	r7, sp, #0
 8009cf6:	6078      	str	r0, [r7, #4]
 8009cf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	6a1b      	ldr	r3, [r3, #32]
 8009cfe:	f023 0210 	bic.w	r2, r3, #16
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	6a1b      	ldr	r3, [r3, #32]
 8009d0a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	685b      	ldr	r3, [r3, #4]
 8009d10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	699b      	ldr	r3, [r3, #24]
 8009d16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009d1e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009d22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009d2a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009d2c:	683b      	ldr	r3, [r7, #0]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	021b      	lsls	r3, r3, #8
 8009d32:	68fa      	ldr	r2, [r7, #12]
 8009d34:	4313      	orrs	r3, r2
 8009d36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009d38:	697b      	ldr	r3, [r7, #20]
 8009d3a:	f023 0320 	bic.w	r3, r3, #32
 8009d3e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009d40:	683b      	ldr	r3, [r7, #0]
 8009d42:	689b      	ldr	r3, [r3, #8]
 8009d44:	011b      	lsls	r3, r3, #4
 8009d46:	697a      	ldr	r2, [r7, #20]
 8009d48:	4313      	orrs	r3, r2
 8009d4a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	4a28      	ldr	r2, [pc, #160]	; (8009df0 <TIM_OC2_SetConfig+0x100>)
 8009d50:	4293      	cmp	r3, r2
 8009d52:	d003      	beq.n	8009d5c <TIM_OC2_SetConfig+0x6c>
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	4a27      	ldr	r2, [pc, #156]	; (8009df4 <TIM_OC2_SetConfig+0x104>)
 8009d58:	4293      	cmp	r3, r2
 8009d5a:	d10d      	bne.n	8009d78 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009d5c:	697b      	ldr	r3, [r7, #20]
 8009d5e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009d62:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009d64:	683b      	ldr	r3, [r7, #0]
 8009d66:	68db      	ldr	r3, [r3, #12]
 8009d68:	011b      	lsls	r3, r3, #4
 8009d6a:	697a      	ldr	r2, [r7, #20]
 8009d6c:	4313      	orrs	r3, r2
 8009d6e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009d70:	697b      	ldr	r3, [r7, #20]
 8009d72:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009d76:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	4a1d      	ldr	r2, [pc, #116]	; (8009df0 <TIM_OC2_SetConfig+0x100>)
 8009d7c:	4293      	cmp	r3, r2
 8009d7e:	d00f      	beq.n	8009da0 <TIM_OC2_SetConfig+0xb0>
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	4a1c      	ldr	r2, [pc, #112]	; (8009df4 <TIM_OC2_SetConfig+0x104>)
 8009d84:	4293      	cmp	r3, r2
 8009d86:	d00b      	beq.n	8009da0 <TIM_OC2_SetConfig+0xb0>
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	4a1b      	ldr	r2, [pc, #108]	; (8009df8 <TIM_OC2_SetConfig+0x108>)
 8009d8c:	4293      	cmp	r3, r2
 8009d8e:	d007      	beq.n	8009da0 <TIM_OC2_SetConfig+0xb0>
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	4a1a      	ldr	r2, [pc, #104]	; (8009dfc <TIM_OC2_SetConfig+0x10c>)
 8009d94:	4293      	cmp	r3, r2
 8009d96:	d003      	beq.n	8009da0 <TIM_OC2_SetConfig+0xb0>
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	4a19      	ldr	r2, [pc, #100]	; (8009e00 <TIM_OC2_SetConfig+0x110>)
 8009d9c:	4293      	cmp	r3, r2
 8009d9e:	d113      	bne.n	8009dc8 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009da0:	693b      	ldr	r3, [r7, #16]
 8009da2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009da6:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009da8:	693b      	ldr	r3, [r7, #16]
 8009daa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009dae:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009db0:	683b      	ldr	r3, [r7, #0]
 8009db2:	695b      	ldr	r3, [r3, #20]
 8009db4:	009b      	lsls	r3, r3, #2
 8009db6:	693a      	ldr	r2, [r7, #16]
 8009db8:	4313      	orrs	r3, r2
 8009dba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009dbc:	683b      	ldr	r3, [r7, #0]
 8009dbe:	699b      	ldr	r3, [r3, #24]
 8009dc0:	009b      	lsls	r3, r3, #2
 8009dc2:	693a      	ldr	r2, [r7, #16]
 8009dc4:	4313      	orrs	r3, r2
 8009dc6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	693a      	ldr	r2, [r7, #16]
 8009dcc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	68fa      	ldr	r2, [r7, #12]
 8009dd2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009dd4:	683b      	ldr	r3, [r7, #0]
 8009dd6:	685a      	ldr	r2, [r3, #4]
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	697a      	ldr	r2, [r7, #20]
 8009de0:	621a      	str	r2, [r3, #32]
}
 8009de2:	bf00      	nop
 8009de4:	371c      	adds	r7, #28
 8009de6:	46bd      	mov	sp, r7
 8009de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dec:	4770      	bx	lr
 8009dee:	bf00      	nop
 8009df0:	40012c00 	.word	0x40012c00
 8009df4:	40013400 	.word	0x40013400
 8009df8:	40014000 	.word	0x40014000
 8009dfc:	40014400 	.word	0x40014400
 8009e00:	40014800 	.word	0x40014800

08009e04 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009e04:	b480      	push	{r7}
 8009e06:	b087      	sub	sp, #28
 8009e08:	af00      	add	r7, sp, #0
 8009e0a:	6078      	str	r0, [r7, #4]
 8009e0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	6a1b      	ldr	r3, [r3, #32]
 8009e12:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	6a1b      	ldr	r3, [r3, #32]
 8009e1e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	685b      	ldr	r3, [r3, #4]
 8009e24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	69db      	ldr	r3, [r3, #28]
 8009e2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009e32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009e36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	f023 0303 	bic.w	r3, r3, #3
 8009e3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009e40:	683b      	ldr	r3, [r7, #0]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	68fa      	ldr	r2, [r7, #12]
 8009e46:	4313      	orrs	r3, r2
 8009e48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009e4a:	697b      	ldr	r3, [r7, #20]
 8009e4c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009e50:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009e52:	683b      	ldr	r3, [r7, #0]
 8009e54:	689b      	ldr	r3, [r3, #8]
 8009e56:	021b      	lsls	r3, r3, #8
 8009e58:	697a      	ldr	r2, [r7, #20]
 8009e5a:	4313      	orrs	r3, r2
 8009e5c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	4a27      	ldr	r2, [pc, #156]	; (8009f00 <TIM_OC3_SetConfig+0xfc>)
 8009e62:	4293      	cmp	r3, r2
 8009e64:	d003      	beq.n	8009e6e <TIM_OC3_SetConfig+0x6a>
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	4a26      	ldr	r2, [pc, #152]	; (8009f04 <TIM_OC3_SetConfig+0x100>)
 8009e6a:	4293      	cmp	r3, r2
 8009e6c:	d10d      	bne.n	8009e8a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009e6e:	697b      	ldr	r3, [r7, #20]
 8009e70:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009e74:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009e76:	683b      	ldr	r3, [r7, #0]
 8009e78:	68db      	ldr	r3, [r3, #12]
 8009e7a:	021b      	lsls	r3, r3, #8
 8009e7c:	697a      	ldr	r2, [r7, #20]
 8009e7e:	4313      	orrs	r3, r2
 8009e80:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009e82:	697b      	ldr	r3, [r7, #20]
 8009e84:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009e88:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	4a1c      	ldr	r2, [pc, #112]	; (8009f00 <TIM_OC3_SetConfig+0xfc>)
 8009e8e:	4293      	cmp	r3, r2
 8009e90:	d00f      	beq.n	8009eb2 <TIM_OC3_SetConfig+0xae>
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	4a1b      	ldr	r2, [pc, #108]	; (8009f04 <TIM_OC3_SetConfig+0x100>)
 8009e96:	4293      	cmp	r3, r2
 8009e98:	d00b      	beq.n	8009eb2 <TIM_OC3_SetConfig+0xae>
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	4a1a      	ldr	r2, [pc, #104]	; (8009f08 <TIM_OC3_SetConfig+0x104>)
 8009e9e:	4293      	cmp	r3, r2
 8009ea0:	d007      	beq.n	8009eb2 <TIM_OC3_SetConfig+0xae>
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	4a19      	ldr	r2, [pc, #100]	; (8009f0c <TIM_OC3_SetConfig+0x108>)
 8009ea6:	4293      	cmp	r3, r2
 8009ea8:	d003      	beq.n	8009eb2 <TIM_OC3_SetConfig+0xae>
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	4a18      	ldr	r2, [pc, #96]	; (8009f10 <TIM_OC3_SetConfig+0x10c>)
 8009eae:	4293      	cmp	r3, r2
 8009eb0:	d113      	bne.n	8009eda <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009eb2:	693b      	ldr	r3, [r7, #16]
 8009eb4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009eb8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009eba:	693b      	ldr	r3, [r7, #16]
 8009ebc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009ec0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009ec2:	683b      	ldr	r3, [r7, #0]
 8009ec4:	695b      	ldr	r3, [r3, #20]
 8009ec6:	011b      	lsls	r3, r3, #4
 8009ec8:	693a      	ldr	r2, [r7, #16]
 8009eca:	4313      	orrs	r3, r2
 8009ecc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009ece:	683b      	ldr	r3, [r7, #0]
 8009ed0:	699b      	ldr	r3, [r3, #24]
 8009ed2:	011b      	lsls	r3, r3, #4
 8009ed4:	693a      	ldr	r2, [r7, #16]
 8009ed6:	4313      	orrs	r3, r2
 8009ed8:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	693a      	ldr	r2, [r7, #16]
 8009ede:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	68fa      	ldr	r2, [r7, #12]
 8009ee4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009ee6:	683b      	ldr	r3, [r7, #0]
 8009ee8:	685a      	ldr	r2, [r3, #4]
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	697a      	ldr	r2, [r7, #20]
 8009ef2:	621a      	str	r2, [r3, #32]
}
 8009ef4:	bf00      	nop
 8009ef6:	371c      	adds	r7, #28
 8009ef8:	46bd      	mov	sp, r7
 8009efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009efe:	4770      	bx	lr
 8009f00:	40012c00 	.word	0x40012c00
 8009f04:	40013400 	.word	0x40013400
 8009f08:	40014000 	.word	0x40014000
 8009f0c:	40014400 	.word	0x40014400
 8009f10:	40014800 	.word	0x40014800

08009f14 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009f14:	b480      	push	{r7}
 8009f16:	b087      	sub	sp, #28
 8009f18:	af00      	add	r7, sp, #0
 8009f1a:	6078      	str	r0, [r7, #4]
 8009f1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	6a1b      	ldr	r3, [r3, #32]
 8009f22:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	6a1b      	ldr	r3, [r3, #32]
 8009f2e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	685b      	ldr	r3, [r3, #4]
 8009f34:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	69db      	ldr	r3, [r3, #28]
 8009f3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009f42:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009f46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009f4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009f50:	683b      	ldr	r3, [r7, #0]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	021b      	lsls	r3, r3, #8
 8009f56:	68fa      	ldr	r2, [r7, #12]
 8009f58:	4313      	orrs	r3, r2
 8009f5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009f5c:	693b      	ldr	r3, [r7, #16]
 8009f5e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009f62:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009f64:	683b      	ldr	r3, [r7, #0]
 8009f66:	689b      	ldr	r3, [r3, #8]
 8009f68:	031b      	lsls	r3, r3, #12
 8009f6a:	693a      	ldr	r2, [r7, #16]
 8009f6c:	4313      	orrs	r3, r2
 8009f6e:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	4a18      	ldr	r2, [pc, #96]	; (8009fd4 <TIM_OC4_SetConfig+0xc0>)
 8009f74:	4293      	cmp	r3, r2
 8009f76:	d00f      	beq.n	8009f98 <TIM_OC4_SetConfig+0x84>
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	4a17      	ldr	r2, [pc, #92]	; (8009fd8 <TIM_OC4_SetConfig+0xc4>)
 8009f7c:	4293      	cmp	r3, r2
 8009f7e:	d00b      	beq.n	8009f98 <TIM_OC4_SetConfig+0x84>
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	4a16      	ldr	r2, [pc, #88]	; (8009fdc <TIM_OC4_SetConfig+0xc8>)
 8009f84:	4293      	cmp	r3, r2
 8009f86:	d007      	beq.n	8009f98 <TIM_OC4_SetConfig+0x84>
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	4a15      	ldr	r2, [pc, #84]	; (8009fe0 <TIM_OC4_SetConfig+0xcc>)
 8009f8c:	4293      	cmp	r3, r2
 8009f8e:	d003      	beq.n	8009f98 <TIM_OC4_SetConfig+0x84>
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	4a14      	ldr	r2, [pc, #80]	; (8009fe4 <TIM_OC4_SetConfig+0xd0>)
 8009f94:	4293      	cmp	r3, r2
 8009f96:	d109      	bne.n	8009fac <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009f98:	697b      	ldr	r3, [r7, #20]
 8009f9a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009f9e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009fa0:	683b      	ldr	r3, [r7, #0]
 8009fa2:	695b      	ldr	r3, [r3, #20]
 8009fa4:	019b      	lsls	r3, r3, #6
 8009fa6:	697a      	ldr	r2, [r7, #20]
 8009fa8:	4313      	orrs	r3, r2
 8009faa:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	697a      	ldr	r2, [r7, #20]
 8009fb0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	68fa      	ldr	r2, [r7, #12]
 8009fb6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009fb8:	683b      	ldr	r3, [r7, #0]
 8009fba:	685a      	ldr	r2, [r3, #4]
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	693a      	ldr	r2, [r7, #16]
 8009fc4:	621a      	str	r2, [r3, #32]
}
 8009fc6:	bf00      	nop
 8009fc8:	371c      	adds	r7, #28
 8009fca:	46bd      	mov	sp, r7
 8009fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fd0:	4770      	bx	lr
 8009fd2:	bf00      	nop
 8009fd4:	40012c00 	.word	0x40012c00
 8009fd8:	40013400 	.word	0x40013400
 8009fdc:	40014000 	.word	0x40014000
 8009fe0:	40014400 	.word	0x40014400
 8009fe4:	40014800 	.word	0x40014800

08009fe8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8009fe8:	b480      	push	{r7}
 8009fea:	b087      	sub	sp, #28
 8009fec:	af00      	add	r7, sp, #0
 8009fee:	6078      	str	r0, [r7, #4]
 8009ff0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	6a1b      	ldr	r3, [r3, #32]
 8009ff6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	6a1b      	ldr	r3, [r3, #32]
 800a002:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	685b      	ldr	r3, [r3, #4]
 800a008:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a00e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a016:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a01a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a01c:	683b      	ldr	r3, [r7, #0]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	68fa      	ldr	r2, [r7, #12]
 800a022:	4313      	orrs	r3, r2
 800a024:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a026:	693b      	ldr	r3, [r7, #16]
 800a028:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800a02c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a02e:	683b      	ldr	r3, [r7, #0]
 800a030:	689b      	ldr	r3, [r3, #8]
 800a032:	041b      	lsls	r3, r3, #16
 800a034:	693a      	ldr	r2, [r7, #16]
 800a036:	4313      	orrs	r3, r2
 800a038:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	4a17      	ldr	r2, [pc, #92]	; (800a09c <TIM_OC5_SetConfig+0xb4>)
 800a03e:	4293      	cmp	r3, r2
 800a040:	d00f      	beq.n	800a062 <TIM_OC5_SetConfig+0x7a>
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	4a16      	ldr	r2, [pc, #88]	; (800a0a0 <TIM_OC5_SetConfig+0xb8>)
 800a046:	4293      	cmp	r3, r2
 800a048:	d00b      	beq.n	800a062 <TIM_OC5_SetConfig+0x7a>
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	4a15      	ldr	r2, [pc, #84]	; (800a0a4 <TIM_OC5_SetConfig+0xbc>)
 800a04e:	4293      	cmp	r3, r2
 800a050:	d007      	beq.n	800a062 <TIM_OC5_SetConfig+0x7a>
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	4a14      	ldr	r2, [pc, #80]	; (800a0a8 <TIM_OC5_SetConfig+0xc0>)
 800a056:	4293      	cmp	r3, r2
 800a058:	d003      	beq.n	800a062 <TIM_OC5_SetConfig+0x7a>
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	4a13      	ldr	r2, [pc, #76]	; (800a0ac <TIM_OC5_SetConfig+0xc4>)
 800a05e:	4293      	cmp	r3, r2
 800a060:	d109      	bne.n	800a076 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a062:	697b      	ldr	r3, [r7, #20]
 800a064:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a068:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a06a:	683b      	ldr	r3, [r7, #0]
 800a06c:	695b      	ldr	r3, [r3, #20]
 800a06e:	021b      	lsls	r3, r3, #8
 800a070:	697a      	ldr	r2, [r7, #20]
 800a072:	4313      	orrs	r3, r2
 800a074:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	697a      	ldr	r2, [r7, #20]
 800a07a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	68fa      	ldr	r2, [r7, #12]
 800a080:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a082:	683b      	ldr	r3, [r7, #0]
 800a084:	685a      	ldr	r2, [r3, #4]
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	693a      	ldr	r2, [r7, #16]
 800a08e:	621a      	str	r2, [r3, #32]
}
 800a090:	bf00      	nop
 800a092:	371c      	adds	r7, #28
 800a094:	46bd      	mov	sp, r7
 800a096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a09a:	4770      	bx	lr
 800a09c:	40012c00 	.word	0x40012c00
 800a0a0:	40013400 	.word	0x40013400
 800a0a4:	40014000 	.word	0x40014000
 800a0a8:	40014400 	.word	0x40014400
 800a0ac:	40014800 	.word	0x40014800

0800a0b0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800a0b0:	b480      	push	{r7}
 800a0b2:	b087      	sub	sp, #28
 800a0b4:	af00      	add	r7, sp, #0
 800a0b6:	6078      	str	r0, [r7, #4]
 800a0b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	6a1b      	ldr	r3, [r3, #32]
 800a0be:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	6a1b      	ldr	r3, [r3, #32]
 800a0ca:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	685b      	ldr	r3, [r3, #4]
 800a0d0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a0d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a0de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a0e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a0e4:	683b      	ldr	r3, [r7, #0]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	021b      	lsls	r3, r3, #8
 800a0ea:	68fa      	ldr	r2, [r7, #12]
 800a0ec:	4313      	orrs	r3, r2
 800a0ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800a0f0:	693b      	ldr	r3, [r7, #16]
 800a0f2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a0f6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a0f8:	683b      	ldr	r3, [r7, #0]
 800a0fa:	689b      	ldr	r3, [r3, #8]
 800a0fc:	051b      	lsls	r3, r3, #20
 800a0fe:	693a      	ldr	r2, [r7, #16]
 800a100:	4313      	orrs	r3, r2
 800a102:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	4a18      	ldr	r2, [pc, #96]	; (800a168 <TIM_OC6_SetConfig+0xb8>)
 800a108:	4293      	cmp	r3, r2
 800a10a:	d00f      	beq.n	800a12c <TIM_OC6_SetConfig+0x7c>
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	4a17      	ldr	r2, [pc, #92]	; (800a16c <TIM_OC6_SetConfig+0xbc>)
 800a110:	4293      	cmp	r3, r2
 800a112:	d00b      	beq.n	800a12c <TIM_OC6_SetConfig+0x7c>
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	4a16      	ldr	r2, [pc, #88]	; (800a170 <TIM_OC6_SetConfig+0xc0>)
 800a118:	4293      	cmp	r3, r2
 800a11a:	d007      	beq.n	800a12c <TIM_OC6_SetConfig+0x7c>
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	4a15      	ldr	r2, [pc, #84]	; (800a174 <TIM_OC6_SetConfig+0xc4>)
 800a120:	4293      	cmp	r3, r2
 800a122:	d003      	beq.n	800a12c <TIM_OC6_SetConfig+0x7c>
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	4a14      	ldr	r2, [pc, #80]	; (800a178 <TIM_OC6_SetConfig+0xc8>)
 800a128:	4293      	cmp	r3, r2
 800a12a:	d109      	bne.n	800a140 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a12c:	697b      	ldr	r3, [r7, #20]
 800a12e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a132:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a134:	683b      	ldr	r3, [r7, #0]
 800a136:	695b      	ldr	r3, [r3, #20]
 800a138:	029b      	lsls	r3, r3, #10
 800a13a:	697a      	ldr	r2, [r7, #20]
 800a13c:	4313      	orrs	r3, r2
 800a13e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	697a      	ldr	r2, [r7, #20]
 800a144:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	68fa      	ldr	r2, [r7, #12]
 800a14a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800a14c:	683b      	ldr	r3, [r7, #0]
 800a14e:	685a      	ldr	r2, [r3, #4]
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	693a      	ldr	r2, [r7, #16]
 800a158:	621a      	str	r2, [r3, #32]
}
 800a15a:	bf00      	nop
 800a15c:	371c      	adds	r7, #28
 800a15e:	46bd      	mov	sp, r7
 800a160:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a164:	4770      	bx	lr
 800a166:	bf00      	nop
 800a168:	40012c00 	.word	0x40012c00
 800a16c:	40013400 	.word	0x40013400
 800a170:	40014000 	.word	0x40014000
 800a174:	40014400 	.word	0x40014400
 800a178:	40014800 	.word	0x40014800

0800a17c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a17c:	b480      	push	{r7}
 800a17e:	b087      	sub	sp, #28
 800a180:	af00      	add	r7, sp, #0
 800a182:	60f8      	str	r0, [r7, #12]
 800a184:	60b9      	str	r1, [r7, #8]
 800a186:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a188:	68bb      	ldr	r3, [r7, #8]
 800a18a:	f003 031f 	and.w	r3, r3, #31
 800a18e:	2201      	movs	r2, #1
 800a190:	fa02 f303 	lsl.w	r3, r2, r3
 800a194:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	6a1a      	ldr	r2, [r3, #32]
 800a19a:	697b      	ldr	r3, [r7, #20]
 800a19c:	43db      	mvns	r3, r3
 800a19e:	401a      	ands	r2, r3
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	6a1a      	ldr	r2, [r3, #32]
 800a1a8:	68bb      	ldr	r3, [r7, #8]
 800a1aa:	f003 031f 	and.w	r3, r3, #31
 800a1ae:	6879      	ldr	r1, [r7, #4]
 800a1b0:	fa01 f303 	lsl.w	r3, r1, r3
 800a1b4:	431a      	orrs	r2, r3
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	621a      	str	r2, [r3, #32]
}
 800a1ba:	bf00      	nop
 800a1bc:	371c      	adds	r7, #28
 800a1be:	46bd      	mov	sp, r7
 800a1c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c4:	4770      	bx	lr
	...

0800a1c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a1c8:	b480      	push	{r7}
 800a1ca:	b085      	sub	sp, #20
 800a1cc:	af00      	add	r7, sp, #0
 800a1ce:	6078      	str	r0, [r7, #4]
 800a1d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a1d8:	2b01      	cmp	r3, #1
 800a1da:	d101      	bne.n	800a1e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a1dc:	2302      	movs	r3, #2
 800a1de:	e063      	b.n	800a2a8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	2201      	movs	r2, #1
 800a1e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	2202      	movs	r2, #2
 800a1ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	685b      	ldr	r3, [r3, #4]
 800a1f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	689b      	ldr	r3, [r3, #8]
 800a1fe:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	4a2b      	ldr	r2, [pc, #172]	; (800a2b4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800a206:	4293      	cmp	r3, r2
 800a208:	d004      	beq.n	800a214 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	4a2a      	ldr	r2, [pc, #168]	; (800a2b8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a210:	4293      	cmp	r3, r2
 800a212:	d108      	bne.n	800a226 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800a21a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a21c:	683b      	ldr	r3, [r7, #0]
 800a21e:	685b      	ldr	r3, [r3, #4]
 800a220:	68fa      	ldr	r2, [r7, #12]
 800a222:	4313      	orrs	r3, r2
 800a224:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a22c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a22e:	683b      	ldr	r3, [r7, #0]
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	68fa      	ldr	r2, [r7, #12]
 800a234:	4313      	orrs	r3, r2
 800a236:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	68fa      	ldr	r2, [r7, #12]
 800a23e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	4a1b      	ldr	r2, [pc, #108]	; (800a2b4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800a246:	4293      	cmp	r3, r2
 800a248:	d018      	beq.n	800a27c <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a252:	d013      	beq.n	800a27c <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	4a18      	ldr	r2, [pc, #96]	; (800a2bc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a25a:	4293      	cmp	r3, r2
 800a25c:	d00e      	beq.n	800a27c <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	4a17      	ldr	r2, [pc, #92]	; (800a2c0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800a264:	4293      	cmp	r3, r2
 800a266:	d009      	beq.n	800a27c <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	4a12      	ldr	r2, [pc, #72]	; (800a2b8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a26e:	4293      	cmp	r3, r2
 800a270:	d004      	beq.n	800a27c <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	4a13      	ldr	r2, [pc, #76]	; (800a2c4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800a278:	4293      	cmp	r3, r2
 800a27a:	d10c      	bne.n	800a296 <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a27c:	68bb      	ldr	r3, [r7, #8]
 800a27e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a282:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a284:	683b      	ldr	r3, [r7, #0]
 800a286:	689b      	ldr	r3, [r3, #8]
 800a288:	68ba      	ldr	r2, [r7, #8]
 800a28a:	4313      	orrs	r3, r2
 800a28c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	68ba      	ldr	r2, [r7, #8]
 800a294:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	2201      	movs	r2, #1
 800a29a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	2200      	movs	r2, #0
 800a2a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a2a6:	2300      	movs	r3, #0
}
 800a2a8:	4618      	mov	r0, r3
 800a2aa:	3714      	adds	r7, #20
 800a2ac:	46bd      	mov	sp, r7
 800a2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2b2:	4770      	bx	lr
 800a2b4:	40012c00 	.word	0x40012c00
 800a2b8:	40013400 	.word	0x40013400
 800a2bc:	40000400 	.word	0x40000400
 800a2c0:	40000800 	.word	0x40000800
 800a2c4:	40014000 	.word	0x40014000

0800a2c8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a2c8:	b480      	push	{r7}
 800a2ca:	b085      	sub	sp, #20
 800a2cc:	af00      	add	r7, sp, #0
 800a2ce:	6078      	str	r0, [r7, #4]
 800a2d0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a2d2:	2300      	movs	r3, #0
 800a2d4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a2dc:	2b01      	cmp	r3, #1
 800a2de:	d101      	bne.n	800a2e4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a2e0:	2302      	movs	r3, #2
 800a2e2:	e065      	b.n	800a3b0 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	2201      	movs	r2, #1
 800a2e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800a2f2:	683b      	ldr	r3, [r7, #0]
 800a2f4:	68db      	ldr	r3, [r3, #12]
 800a2f6:	4313      	orrs	r3, r2
 800a2f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a300:	683b      	ldr	r3, [r7, #0]
 800a302:	689b      	ldr	r3, [r3, #8]
 800a304:	4313      	orrs	r3, r2
 800a306:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a308:	68fb      	ldr	r3, [r7, #12]
 800a30a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800a30e:	683b      	ldr	r3, [r7, #0]
 800a310:	685b      	ldr	r3, [r3, #4]
 800a312:	4313      	orrs	r3, r2
 800a314:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800a31c:	683b      	ldr	r3, [r7, #0]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	4313      	orrs	r3, r2
 800a322:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a32a:	683b      	ldr	r3, [r7, #0]
 800a32c:	691b      	ldr	r3, [r3, #16]
 800a32e:	4313      	orrs	r3, r2
 800a330:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800a338:	683b      	ldr	r3, [r7, #0]
 800a33a:	695b      	ldr	r3, [r3, #20]
 800a33c:	4313      	orrs	r3, r2
 800a33e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800a346:	683b      	ldr	r3, [r7, #0]
 800a348:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a34a:	4313      	orrs	r3, r2
 800a34c:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800a354:	683b      	ldr	r3, [r7, #0]
 800a356:	699b      	ldr	r3, [r3, #24]
 800a358:	041b      	lsls	r3, r3, #16
 800a35a:	4313      	orrs	r3, r2
 800a35c:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	4a16      	ldr	r2, [pc, #88]	; (800a3bc <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800a364:	4293      	cmp	r3, r2
 800a366:	d004      	beq.n	800a372 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	4a14      	ldr	r2, [pc, #80]	; (800a3c0 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800a36e:	4293      	cmp	r3, r2
 800a370:	d115      	bne.n	800a39e <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800a378:	683b      	ldr	r3, [r7, #0]
 800a37a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a37c:	051b      	lsls	r3, r3, #20
 800a37e:	4313      	orrs	r3, r2
 800a380:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800a388:	683b      	ldr	r3, [r7, #0]
 800a38a:	69db      	ldr	r3, [r3, #28]
 800a38c:	4313      	orrs	r3, r2
 800a38e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800a396:	683b      	ldr	r3, [r7, #0]
 800a398:	6a1b      	ldr	r3, [r3, #32]
 800a39a:	4313      	orrs	r3, r2
 800a39c:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	68fa      	ldr	r2, [r7, #12]
 800a3a4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	2200      	movs	r2, #0
 800a3aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a3ae:	2300      	movs	r3, #0
}
 800a3b0:	4618      	mov	r0, r3
 800a3b2:	3714      	adds	r7, #20
 800a3b4:	46bd      	mov	sp, r7
 800a3b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ba:	4770      	bx	lr
 800a3bc:	40012c00 	.word	0x40012c00
 800a3c0:	40013400 	.word	0x40013400

0800a3c4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a3c4:	b580      	push	{r7, lr}
 800a3c6:	b082      	sub	sp, #8
 800a3c8:	af00      	add	r7, sp, #0
 800a3ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d101      	bne.n	800a3d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a3d2:	2301      	movs	r3, #1
 800a3d4:	e040      	b.n	800a458 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d106      	bne.n	800a3ec <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	2200      	movs	r2, #0
 800a3e2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a3e6:	6878      	ldr	r0, [r7, #4]
 800a3e8:	f7fa fa20 	bl	800482c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	2224      	movs	r2, #36	; 0x24
 800a3f0:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	681a      	ldr	r2, [r3, #0]
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	f022 0201 	bic.w	r2, r2, #1
 800a400:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a402:	6878      	ldr	r0, [r7, #4]
 800a404:	f000 f8ea 	bl	800a5dc <UART_SetConfig>
 800a408:	4603      	mov	r3, r0
 800a40a:	2b01      	cmp	r3, #1
 800a40c:	d101      	bne.n	800a412 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800a40e:	2301      	movs	r3, #1
 800a410:	e022      	b.n	800a458 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a416:	2b00      	cmp	r3, #0
 800a418:	d002      	beq.n	800a420 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800a41a:	6878      	ldr	r0, [r7, #4]
 800a41c:	f000 fab2 	bl	800a984 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	685a      	ldr	r2, [r3, #4]
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a42e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	689a      	ldr	r2, [r3, #8]
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a43e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	681a      	ldr	r2, [r3, #0]
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	f042 0201 	orr.w	r2, r2, #1
 800a44e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a450:	6878      	ldr	r0, [r7, #4]
 800a452:	f000 fb39 	bl	800aac8 <UART_CheckIdleState>
 800a456:	4603      	mov	r3, r0
}
 800a458:	4618      	mov	r0, r3
 800a45a:	3708      	adds	r7, #8
 800a45c:	46bd      	mov	sp, r7
 800a45e:	bd80      	pop	{r7, pc}

0800a460 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a460:	b580      	push	{r7, lr}
 800a462:	b08a      	sub	sp, #40	; 0x28
 800a464:	af02      	add	r7, sp, #8
 800a466:	60f8      	str	r0, [r7, #12]
 800a468:	60b9      	str	r1, [r7, #8]
 800a46a:	603b      	str	r3, [r7, #0]
 800a46c:	4613      	mov	r3, r2
 800a46e:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a474:	2b20      	cmp	r3, #32
 800a476:	f040 80ac 	bne.w	800a5d2 <HAL_UART_Receive+0x172>
  {
    if ((pData == NULL) || (Size == 0U))
 800a47a:	68bb      	ldr	r3, [r7, #8]
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	d002      	beq.n	800a486 <HAL_UART_Receive+0x26>
 800a480:	88fb      	ldrh	r3, [r7, #6]
 800a482:	2b00      	cmp	r3, #0
 800a484:	d101      	bne.n	800a48a <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 800a486:	2301      	movs	r3, #1
 800a488:	e0a4      	b.n	800a5d4 <HAL_UART_Receive+0x174>
    }

    __HAL_LOCK(huart);
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800a490:	2b01      	cmp	r3, #1
 800a492:	d101      	bne.n	800a498 <HAL_UART_Receive+0x38>
 800a494:	2302      	movs	r3, #2
 800a496:	e09d      	b.n	800a5d4 <HAL_UART_Receive+0x174>
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	2201      	movs	r2, #1
 800a49c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	2200      	movs	r2, #0
 800a4a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	2222      	movs	r2, #34	; 0x22
 800a4ac:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	2200      	movs	r2, #0
 800a4b2:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a4b4:	f7fa fc08 	bl	8004cc8 <HAL_GetTick>
 800a4b8:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	88fa      	ldrh	r2, [r7, #6]
 800a4be:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	88fa      	ldrh	r2, [r7, #6]
 800a4c6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	689b      	ldr	r3, [r3, #8]
 800a4ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a4d2:	d10e      	bne.n	800a4f2 <HAL_UART_Receive+0x92>
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	691b      	ldr	r3, [r3, #16]
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d105      	bne.n	800a4e8 <HAL_UART_Receive+0x88>
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	f240 12ff 	movw	r2, #511	; 0x1ff
 800a4e2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a4e6:	e01a      	b.n	800a51e <HAL_UART_Receive+0xbe>
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	22ff      	movs	r2, #255	; 0xff
 800a4ec:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a4f0:	e015      	b.n	800a51e <HAL_UART_Receive+0xbe>
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	689b      	ldr	r3, [r3, #8]
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d10d      	bne.n	800a516 <HAL_UART_Receive+0xb6>
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	691b      	ldr	r3, [r3, #16]
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d104      	bne.n	800a50c <HAL_UART_Receive+0xac>
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	22ff      	movs	r2, #255	; 0xff
 800a506:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a50a:	e008      	b.n	800a51e <HAL_UART_Receive+0xbe>
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	227f      	movs	r2, #127	; 0x7f
 800a510:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a514:	e003      	b.n	800a51e <HAL_UART_Receive+0xbe>
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	2200      	movs	r2, #0
 800a51a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800a524:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	689b      	ldr	r3, [r3, #8]
 800a52a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a52e:	d108      	bne.n	800a542 <HAL_UART_Receive+0xe2>
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	691b      	ldr	r3, [r3, #16]
 800a534:	2b00      	cmp	r3, #0
 800a536:	d104      	bne.n	800a542 <HAL_UART_Receive+0xe2>
    {
      pdata8bits  = NULL;
 800a538:	2300      	movs	r3, #0
 800a53a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800a53c:	68bb      	ldr	r3, [r7, #8]
 800a53e:	61bb      	str	r3, [r7, #24]
 800a540:	e003      	b.n	800a54a <HAL_UART_Receive+0xea>
    }
    else
    {
      pdata8bits  = pData;
 800a542:	68bb      	ldr	r3, [r7, #8]
 800a544:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a546:	2300      	movs	r3, #0
 800a548:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	2200      	movs	r2, #0
 800a54e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800a552:	e033      	b.n	800a5bc <HAL_UART_Receive+0x15c>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800a554:	683b      	ldr	r3, [r7, #0]
 800a556:	9300      	str	r3, [sp, #0]
 800a558:	697b      	ldr	r3, [r7, #20]
 800a55a:	2200      	movs	r2, #0
 800a55c:	2120      	movs	r1, #32
 800a55e:	68f8      	ldr	r0, [r7, #12]
 800a560:	f000 fafb 	bl	800ab5a <UART_WaitOnFlagUntilTimeout>
 800a564:	4603      	mov	r3, r0
 800a566:	2b00      	cmp	r3, #0
 800a568:	d001      	beq.n	800a56e <HAL_UART_Receive+0x10e>
      {
        return HAL_TIMEOUT;
 800a56a:	2303      	movs	r3, #3
 800a56c:	e032      	b.n	800a5d4 <HAL_UART_Receive+0x174>
      }
      if (pdata8bits == NULL)
 800a56e:	69fb      	ldr	r3, [r7, #28]
 800a570:	2b00      	cmp	r3, #0
 800a572:	d10c      	bne.n	800a58e <HAL_UART_Receive+0x12e>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800a574:	68fb      	ldr	r3, [r7, #12]
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800a57a:	b29a      	uxth	r2, r3
 800a57c:	8a7b      	ldrh	r3, [r7, #18]
 800a57e:	4013      	ands	r3, r2
 800a580:	b29a      	uxth	r2, r3
 800a582:	69bb      	ldr	r3, [r7, #24]
 800a584:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800a586:	69bb      	ldr	r3, [r7, #24]
 800a588:	3302      	adds	r3, #2
 800a58a:	61bb      	str	r3, [r7, #24]
 800a58c:	e00d      	b.n	800a5aa <HAL_UART_Receive+0x14a>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800a594:	b29b      	uxth	r3, r3
 800a596:	b2da      	uxtb	r2, r3
 800a598:	8a7b      	ldrh	r3, [r7, #18]
 800a59a:	b2db      	uxtb	r3, r3
 800a59c:	4013      	ands	r3, r2
 800a59e:	b2da      	uxtb	r2, r3
 800a5a0:	69fb      	ldr	r3, [r7, #28]
 800a5a2:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800a5a4:	69fb      	ldr	r3, [r7, #28]
 800a5a6:	3301      	adds	r3, #1
 800a5a8:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a5b0:	b29b      	uxth	r3, r3
 800a5b2:	3b01      	subs	r3, #1
 800a5b4:	b29a      	uxth	r2, r3
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a5c2:	b29b      	uxth	r3, r3
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	d1c5      	bne.n	800a554 <HAL_UART_Receive+0xf4>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	2220      	movs	r2, #32
 800a5cc:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800a5ce:	2300      	movs	r3, #0
 800a5d0:	e000      	b.n	800a5d4 <HAL_UART_Receive+0x174>
  }
  else
  {
    return HAL_BUSY;
 800a5d2:	2302      	movs	r3, #2
  }
}
 800a5d4:	4618      	mov	r0, r3
 800a5d6:	3720      	adds	r7, #32
 800a5d8:	46bd      	mov	sp, r7
 800a5da:	bd80      	pop	{r7, pc}

0800a5dc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a5dc:	b580      	push	{r7, lr}
 800a5de:	b088      	sub	sp, #32
 800a5e0:	af00      	add	r7, sp, #0
 800a5e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a5e4:	2300      	movs	r3, #0
 800a5e6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	689a      	ldr	r2, [r3, #8]
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	691b      	ldr	r3, [r3, #16]
 800a5f0:	431a      	orrs	r2, r3
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	695b      	ldr	r3, [r3, #20]
 800a5f6:	431a      	orrs	r2, r3
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	69db      	ldr	r3, [r3, #28]
 800a5fc:	4313      	orrs	r3, r2
 800a5fe:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800a60a:	f023 030c 	bic.w	r3, r3, #12
 800a60e:	687a      	ldr	r2, [r7, #4]
 800a610:	6812      	ldr	r2, [r2, #0]
 800a612:	6979      	ldr	r1, [r7, #20]
 800a614:	430b      	orrs	r3, r1
 800a616:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	685b      	ldr	r3, [r3, #4]
 800a61e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	68da      	ldr	r2, [r3, #12]
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	430a      	orrs	r2, r1
 800a62c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	699b      	ldr	r3, [r3, #24]
 800a632:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	6a1b      	ldr	r3, [r3, #32]
 800a638:	697a      	ldr	r2, [r7, #20]
 800a63a:	4313      	orrs	r3, r2
 800a63c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	689b      	ldr	r3, [r3, #8]
 800a644:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	697a      	ldr	r2, [r7, #20]
 800a64e:	430a      	orrs	r2, r1
 800a650:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	4aae      	ldr	r2, [pc, #696]	; (800a910 <UART_SetConfig+0x334>)
 800a658:	4293      	cmp	r3, r2
 800a65a:	d120      	bne.n	800a69e <UART_SetConfig+0xc2>
 800a65c:	4bad      	ldr	r3, [pc, #692]	; (800a914 <UART_SetConfig+0x338>)
 800a65e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a660:	f003 0303 	and.w	r3, r3, #3
 800a664:	2b03      	cmp	r3, #3
 800a666:	d817      	bhi.n	800a698 <UART_SetConfig+0xbc>
 800a668:	a201      	add	r2, pc, #4	; (adr r2, 800a670 <UART_SetConfig+0x94>)
 800a66a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a66e:	bf00      	nop
 800a670:	0800a681 	.word	0x0800a681
 800a674:	0800a68d 	.word	0x0800a68d
 800a678:	0800a693 	.word	0x0800a693
 800a67c:	0800a687 	.word	0x0800a687
 800a680:	2301      	movs	r3, #1
 800a682:	77fb      	strb	r3, [r7, #31]
 800a684:	e0b5      	b.n	800a7f2 <UART_SetConfig+0x216>
 800a686:	2302      	movs	r3, #2
 800a688:	77fb      	strb	r3, [r7, #31]
 800a68a:	e0b2      	b.n	800a7f2 <UART_SetConfig+0x216>
 800a68c:	2304      	movs	r3, #4
 800a68e:	77fb      	strb	r3, [r7, #31]
 800a690:	e0af      	b.n	800a7f2 <UART_SetConfig+0x216>
 800a692:	2308      	movs	r3, #8
 800a694:	77fb      	strb	r3, [r7, #31]
 800a696:	e0ac      	b.n	800a7f2 <UART_SetConfig+0x216>
 800a698:	2310      	movs	r3, #16
 800a69a:	77fb      	strb	r3, [r7, #31]
 800a69c:	e0a9      	b.n	800a7f2 <UART_SetConfig+0x216>
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	4a9d      	ldr	r2, [pc, #628]	; (800a918 <UART_SetConfig+0x33c>)
 800a6a4:	4293      	cmp	r3, r2
 800a6a6:	d124      	bne.n	800a6f2 <UART_SetConfig+0x116>
 800a6a8:	4b9a      	ldr	r3, [pc, #616]	; (800a914 <UART_SetConfig+0x338>)
 800a6aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6ac:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800a6b0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800a6b4:	d011      	beq.n	800a6da <UART_SetConfig+0xfe>
 800a6b6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800a6ba:	d817      	bhi.n	800a6ec <UART_SetConfig+0x110>
 800a6bc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a6c0:	d011      	beq.n	800a6e6 <UART_SetConfig+0x10a>
 800a6c2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a6c6:	d811      	bhi.n	800a6ec <UART_SetConfig+0x110>
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d003      	beq.n	800a6d4 <UART_SetConfig+0xf8>
 800a6cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a6d0:	d006      	beq.n	800a6e0 <UART_SetConfig+0x104>
 800a6d2:	e00b      	b.n	800a6ec <UART_SetConfig+0x110>
 800a6d4:	2300      	movs	r3, #0
 800a6d6:	77fb      	strb	r3, [r7, #31]
 800a6d8:	e08b      	b.n	800a7f2 <UART_SetConfig+0x216>
 800a6da:	2302      	movs	r3, #2
 800a6dc:	77fb      	strb	r3, [r7, #31]
 800a6de:	e088      	b.n	800a7f2 <UART_SetConfig+0x216>
 800a6e0:	2304      	movs	r3, #4
 800a6e2:	77fb      	strb	r3, [r7, #31]
 800a6e4:	e085      	b.n	800a7f2 <UART_SetConfig+0x216>
 800a6e6:	2308      	movs	r3, #8
 800a6e8:	77fb      	strb	r3, [r7, #31]
 800a6ea:	e082      	b.n	800a7f2 <UART_SetConfig+0x216>
 800a6ec:	2310      	movs	r3, #16
 800a6ee:	77fb      	strb	r3, [r7, #31]
 800a6f0:	e07f      	b.n	800a7f2 <UART_SetConfig+0x216>
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	4a89      	ldr	r2, [pc, #548]	; (800a91c <UART_SetConfig+0x340>)
 800a6f8:	4293      	cmp	r3, r2
 800a6fa:	d124      	bne.n	800a746 <UART_SetConfig+0x16a>
 800a6fc:	4b85      	ldr	r3, [pc, #532]	; (800a914 <UART_SetConfig+0x338>)
 800a6fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a700:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800a704:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800a708:	d011      	beq.n	800a72e <UART_SetConfig+0x152>
 800a70a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800a70e:	d817      	bhi.n	800a740 <UART_SetConfig+0x164>
 800a710:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800a714:	d011      	beq.n	800a73a <UART_SetConfig+0x15e>
 800a716:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800a71a:	d811      	bhi.n	800a740 <UART_SetConfig+0x164>
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d003      	beq.n	800a728 <UART_SetConfig+0x14c>
 800a720:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800a724:	d006      	beq.n	800a734 <UART_SetConfig+0x158>
 800a726:	e00b      	b.n	800a740 <UART_SetConfig+0x164>
 800a728:	2300      	movs	r3, #0
 800a72a:	77fb      	strb	r3, [r7, #31]
 800a72c:	e061      	b.n	800a7f2 <UART_SetConfig+0x216>
 800a72e:	2302      	movs	r3, #2
 800a730:	77fb      	strb	r3, [r7, #31]
 800a732:	e05e      	b.n	800a7f2 <UART_SetConfig+0x216>
 800a734:	2304      	movs	r3, #4
 800a736:	77fb      	strb	r3, [r7, #31]
 800a738:	e05b      	b.n	800a7f2 <UART_SetConfig+0x216>
 800a73a:	2308      	movs	r3, #8
 800a73c:	77fb      	strb	r3, [r7, #31]
 800a73e:	e058      	b.n	800a7f2 <UART_SetConfig+0x216>
 800a740:	2310      	movs	r3, #16
 800a742:	77fb      	strb	r3, [r7, #31]
 800a744:	e055      	b.n	800a7f2 <UART_SetConfig+0x216>
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	4a75      	ldr	r2, [pc, #468]	; (800a920 <UART_SetConfig+0x344>)
 800a74c:	4293      	cmp	r3, r2
 800a74e:	d124      	bne.n	800a79a <UART_SetConfig+0x1be>
 800a750:	4b70      	ldr	r3, [pc, #448]	; (800a914 <UART_SetConfig+0x338>)
 800a752:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a754:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800a758:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800a75c:	d011      	beq.n	800a782 <UART_SetConfig+0x1a6>
 800a75e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800a762:	d817      	bhi.n	800a794 <UART_SetConfig+0x1b8>
 800a764:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a768:	d011      	beq.n	800a78e <UART_SetConfig+0x1b2>
 800a76a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a76e:	d811      	bhi.n	800a794 <UART_SetConfig+0x1b8>
 800a770:	2b00      	cmp	r3, #0
 800a772:	d003      	beq.n	800a77c <UART_SetConfig+0x1a0>
 800a774:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a778:	d006      	beq.n	800a788 <UART_SetConfig+0x1ac>
 800a77a:	e00b      	b.n	800a794 <UART_SetConfig+0x1b8>
 800a77c:	2300      	movs	r3, #0
 800a77e:	77fb      	strb	r3, [r7, #31]
 800a780:	e037      	b.n	800a7f2 <UART_SetConfig+0x216>
 800a782:	2302      	movs	r3, #2
 800a784:	77fb      	strb	r3, [r7, #31]
 800a786:	e034      	b.n	800a7f2 <UART_SetConfig+0x216>
 800a788:	2304      	movs	r3, #4
 800a78a:	77fb      	strb	r3, [r7, #31]
 800a78c:	e031      	b.n	800a7f2 <UART_SetConfig+0x216>
 800a78e:	2308      	movs	r3, #8
 800a790:	77fb      	strb	r3, [r7, #31]
 800a792:	e02e      	b.n	800a7f2 <UART_SetConfig+0x216>
 800a794:	2310      	movs	r3, #16
 800a796:	77fb      	strb	r3, [r7, #31]
 800a798:	e02b      	b.n	800a7f2 <UART_SetConfig+0x216>
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	4a61      	ldr	r2, [pc, #388]	; (800a924 <UART_SetConfig+0x348>)
 800a7a0:	4293      	cmp	r3, r2
 800a7a2:	d124      	bne.n	800a7ee <UART_SetConfig+0x212>
 800a7a4:	4b5b      	ldr	r3, [pc, #364]	; (800a914 <UART_SetConfig+0x338>)
 800a7a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a7a8:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800a7ac:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800a7b0:	d011      	beq.n	800a7d6 <UART_SetConfig+0x1fa>
 800a7b2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800a7b6:	d817      	bhi.n	800a7e8 <UART_SetConfig+0x20c>
 800a7b8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a7bc:	d011      	beq.n	800a7e2 <UART_SetConfig+0x206>
 800a7be:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a7c2:	d811      	bhi.n	800a7e8 <UART_SetConfig+0x20c>
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d003      	beq.n	800a7d0 <UART_SetConfig+0x1f4>
 800a7c8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a7cc:	d006      	beq.n	800a7dc <UART_SetConfig+0x200>
 800a7ce:	e00b      	b.n	800a7e8 <UART_SetConfig+0x20c>
 800a7d0:	2300      	movs	r3, #0
 800a7d2:	77fb      	strb	r3, [r7, #31]
 800a7d4:	e00d      	b.n	800a7f2 <UART_SetConfig+0x216>
 800a7d6:	2302      	movs	r3, #2
 800a7d8:	77fb      	strb	r3, [r7, #31]
 800a7da:	e00a      	b.n	800a7f2 <UART_SetConfig+0x216>
 800a7dc:	2304      	movs	r3, #4
 800a7de:	77fb      	strb	r3, [r7, #31]
 800a7e0:	e007      	b.n	800a7f2 <UART_SetConfig+0x216>
 800a7e2:	2308      	movs	r3, #8
 800a7e4:	77fb      	strb	r3, [r7, #31]
 800a7e6:	e004      	b.n	800a7f2 <UART_SetConfig+0x216>
 800a7e8:	2310      	movs	r3, #16
 800a7ea:	77fb      	strb	r3, [r7, #31]
 800a7ec:	e001      	b.n	800a7f2 <UART_SetConfig+0x216>
 800a7ee:	2310      	movs	r3, #16
 800a7f0:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	69db      	ldr	r3, [r3, #28]
 800a7f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a7fa:	d15c      	bne.n	800a8b6 <UART_SetConfig+0x2da>
  {
    switch (clocksource)
 800a7fc:	7ffb      	ldrb	r3, [r7, #31]
 800a7fe:	2b08      	cmp	r3, #8
 800a800:	d827      	bhi.n	800a852 <UART_SetConfig+0x276>
 800a802:	a201      	add	r2, pc, #4	; (adr r2, 800a808 <UART_SetConfig+0x22c>)
 800a804:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a808:	0800a82d 	.word	0x0800a82d
 800a80c:	0800a835 	.word	0x0800a835
 800a810:	0800a83d 	.word	0x0800a83d
 800a814:	0800a853 	.word	0x0800a853
 800a818:	0800a843 	.word	0x0800a843
 800a81c:	0800a853 	.word	0x0800a853
 800a820:	0800a853 	.word	0x0800a853
 800a824:	0800a853 	.word	0x0800a853
 800a828:	0800a84b 	.word	0x0800a84b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a82c:	f7fd ff04 	bl	8008638 <HAL_RCC_GetPCLK1Freq>
 800a830:	61b8      	str	r0, [r7, #24]
        break;
 800a832:	e013      	b.n	800a85c <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a834:	f7fd ff22 	bl	800867c <HAL_RCC_GetPCLK2Freq>
 800a838:	61b8      	str	r0, [r7, #24]
        break;
 800a83a:	e00f      	b.n	800a85c <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a83c:	4b3a      	ldr	r3, [pc, #232]	; (800a928 <UART_SetConfig+0x34c>)
 800a83e:	61bb      	str	r3, [r7, #24]
        break;
 800a840:	e00c      	b.n	800a85c <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a842:	f7fd fe83 	bl	800854c <HAL_RCC_GetSysClockFreq>
 800a846:	61b8      	str	r0, [r7, #24]
        break;
 800a848:	e008      	b.n	800a85c <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a84a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a84e:	61bb      	str	r3, [r7, #24]
        break;
 800a850:	e004      	b.n	800a85c <UART_SetConfig+0x280>
      default:
        pclk = 0U;
 800a852:	2300      	movs	r3, #0
 800a854:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800a856:	2301      	movs	r3, #1
 800a858:	77bb      	strb	r3, [r7, #30]
        break;
 800a85a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a85c:	69bb      	ldr	r3, [r7, #24]
 800a85e:	2b00      	cmp	r3, #0
 800a860:	f000 8085 	beq.w	800a96e <UART_SetConfig+0x392>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a864:	69bb      	ldr	r3, [r7, #24]
 800a866:	005a      	lsls	r2, r3, #1
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	685b      	ldr	r3, [r3, #4]
 800a86c:	085b      	lsrs	r3, r3, #1
 800a86e:	441a      	add	r2, r3
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	685b      	ldr	r3, [r3, #4]
 800a874:	fbb2 f3f3 	udiv	r3, r2, r3
 800a878:	b29b      	uxth	r3, r3
 800a87a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a87c:	693b      	ldr	r3, [r7, #16]
 800a87e:	2b0f      	cmp	r3, #15
 800a880:	d916      	bls.n	800a8b0 <UART_SetConfig+0x2d4>
 800a882:	693b      	ldr	r3, [r7, #16]
 800a884:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a888:	d212      	bcs.n	800a8b0 <UART_SetConfig+0x2d4>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a88a:	693b      	ldr	r3, [r7, #16]
 800a88c:	b29b      	uxth	r3, r3
 800a88e:	f023 030f 	bic.w	r3, r3, #15
 800a892:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a894:	693b      	ldr	r3, [r7, #16]
 800a896:	085b      	lsrs	r3, r3, #1
 800a898:	b29b      	uxth	r3, r3
 800a89a:	f003 0307 	and.w	r3, r3, #7
 800a89e:	b29a      	uxth	r2, r3
 800a8a0:	89fb      	ldrh	r3, [r7, #14]
 800a8a2:	4313      	orrs	r3, r2
 800a8a4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	89fa      	ldrh	r2, [r7, #14]
 800a8ac:	60da      	str	r2, [r3, #12]
 800a8ae:	e05e      	b.n	800a96e <UART_SetConfig+0x392>
      }
      else
      {
        ret = HAL_ERROR;
 800a8b0:	2301      	movs	r3, #1
 800a8b2:	77bb      	strb	r3, [r7, #30]
 800a8b4:	e05b      	b.n	800a96e <UART_SetConfig+0x392>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a8b6:	7ffb      	ldrb	r3, [r7, #31]
 800a8b8:	2b08      	cmp	r3, #8
 800a8ba:	d837      	bhi.n	800a92c <UART_SetConfig+0x350>
 800a8bc:	a201      	add	r2, pc, #4	; (adr r2, 800a8c4 <UART_SetConfig+0x2e8>)
 800a8be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8c2:	bf00      	nop
 800a8c4:	0800a8e9 	.word	0x0800a8e9
 800a8c8:	0800a8f1 	.word	0x0800a8f1
 800a8cc:	0800a8f9 	.word	0x0800a8f9
 800a8d0:	0800a92d 	.word	0x0800a92d
 800a8d4:	0800a8ff 	.word	0x0800a8ff
 800a8d8:	0800a92d 	.word	0x0800a92d
 800a8dc:	0800a92d 	.word	0x0800a92d
 800a8e0:	0800a92d 	.word	0x0800a92d
 800a8e4:	0800a907 	.word	0x0800a907
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a8e8:	f7fd fea6 	bl	8008638 <HAL_RCC_GetPCLK1Freq>
 800a8ec:	61b8      	str	r0, [r7, #24]
        break;
 800a8ee:	e022      	b.n	800a936 <UART_SetConfig+0x35a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a8f0:	f7fd fec4 	bl	800867c <HAL_RCC_GetPCLK2Freq>
 800a8f4:	61b8      	str	r0, [r7, #24]
        break;
 800a8f6:	e01e      	b.n	800a936 <UART_SetConfig+0x35a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a8f8:	4b0b      	ldr	r3, [pc, #44]	; (800a928 <UART_SetConfig+0x34c>)
 800a8fa:	61bb      	str	r3, [r7, #24]
        break;
 800a8fc:	e01b      	b.n	800a936 <UART_SetConfig+0x35a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a8fe:	f7fd fe25 	bl	800854c <HAL_RCC_GetSysClockFreq>
 800a902:	61b8      	str	r0, [r7, #24]
        break;
 800a904:	e017      	b.n	800a936 <UART_SetConfig+0x35a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a906:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a90a:	61bb      	str	r3, [r7, #24]
        break;
 800a90c:	e013      	b.n	800a936 <UART_SetConfig+0x35a>
 800a90e:	bf00      	nop
 800a910:	40013800 	.word	0x40013800
 800a914:	40021000 	.word	0x40021000
 800a918:	40004400 	.word	0x40004400
 800a91c:	40004800 	.word	0x40004800
 800a920:	40004c00 	.word	0x40004c00
 800a924:	40005000 	.word	0x40005000
 800a928:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 800a92c:	2300      	movs	r3, #0
 800a92e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800a930:	2301      	movs	r3, #1
 800a932:	77bb      	strb	r3, [r7, #30]
        break;
 800a934:	bf00      	nop
    }

    if (pclk != 0U)
 800a936:	69bb      	ldr	r3, [r7, #24]
 800a938:	2b00      	cmp	r3, #0
 800a93a:	d018      	beq.n	800a96e <UART_SetConfig+0x392>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	685b      	ldr	r3, [r3, #4]
 800a940:	085a      	lsrs	r2, r3, #1
 800a942:	69bb      	ldr	r3, [r7, #24]
 800a944:	441a      	add	r2, r3
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	685b      	ldr	r3, [r3, #4]
 800a94a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a94e:	b29b      	uxth	r3, r3
 800a950:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a952:	693b      	ldr	r3, [r7, #16]
 800a954:	2b0f      	cmp	r3, #15
 800a956:	d908      	bls.n	800a96a <UART_SetConfig+0x38e>
 800a958:	693b      	ldr	r3, [r7, #16]
 800a95a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a95e:	d204      	bcs.n	800a96a <UART_SetConfig+0x38e>
      {
        huart->Instance->BRR = usartdiv;
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	693a      	ldr	r2, [r7, #16]
 800a966:	60da      	str	r2, [r3, #12]
 800a968:	e001      	b.n	800a96e <UART_SetConfig+0x392>
      }
      else
      {
        ret = HAL_ERROR;
 800a96a:	2301      	movs	r3, #1
 800a96c:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	2200      	movs	r2, #0
 800a972:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	2200      	movs	r2, #0
 800a978:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800a97a:	7fbb      	ldrb	r3, [r7, #30]
}
 800a97c:	4618      	mov	r0, r3
 800a97e:	3720      	adds	r7, #32
 800a980:	46bd      	mov	sp, r7
 800a982:	bd80      	pop	{r7, pc}

0800a984 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a984:	b480      	push	{r7}
 800a986:	b083      	sub	sp, #12
 800a988:	af00      	add	r7, sp, #0
 800a98a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a990:	f003 0301 	and.w	r3, r3, #1
 800a994:	2b00      	cmp	r3, #0
 800a996:	d00a      	beq.n	800a9ae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	685b      	ldr	r3, [r3, #4]
 800a99e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	430a      	orrs	r2, r1
 800a9ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9b2:	f003 0302 	and.w	r3, r3, #2
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d00a      	beq.n	800a9d0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	685b      	ldr	r3, [r3, #4]
 800a9c0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	430a      	orrs	r2, r1
 800a9ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9d4:	f003 0304 	and.w	r3, r3, #4
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d00a      	beq.n	800a9f2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	685b      	ldr	r3, [r3, #4]
 800a9e2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	430a      	orrs	r2, r1
 800a9f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9f6:	f003 0308 	and.w	r3, r3, #8
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d00a      	beq.n	800aa14 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	685b      	ldr	r3, [r3, #4]
 800aa04:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	430a      	orrs	r2, r1
 800aa12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa18:	f003 0310 	and.w	r3, r3, #16
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d00a      	beq.n	800aa36 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	689b      	ldr	r3, [r3, #8]
 800aa26:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	430a      	orrs	r2, r1
 800aa34:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa3a:	f003 0320 	and.w	r3, r3, #32
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d00a      	beq.n	800aa58 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	689b      	ldr	r3, [r3, #8]
 800aa48:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	430a      	orrs	r2, r1
 800aa56:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d01a      	beq.n	800aa9a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	685b      	ldr	r3, [r3, #4]
 800aa6a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	430a      	orrs	r2, r1
 800aa78:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa7e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800aa82:	d10a      	bne.n	800aa9a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	685b      	ldr	r3, [r3, #4]
 800aa8a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	430a      	orrs	r2, r1
 800aa98:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	d00a      	beq.n	800aabc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	685b      	ldr	r3, [r3, #4]
 800aaac:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	430a      	orrs	r2, r1
 800aaba:	605a      	str	r2, [r3, #4]
  }
}
 800aabc:	bf00      	nop
 800aabe:	370c      	adds	r7, #12
 800aac0:	46bd      	mov	sp, r7
 800aac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aac6:	4770      	bx	lr

0800aac8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800aac8:	b580      	push	{r7, lr}
 800aaca:	b086      	sub	sp, #24
 800aacc:	af02      	add	r7, sp, #8
 800aace:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	2200      	movs	r2, #0
 800aad4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800aad8:	f7fa f8f6 	bl	8004cc8 <HAL_GetTick>
 800aadc:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	f003 0308 	and.w	r3, r3, #8
 800aae8:	2b08      	cmp	r3, #8
 800aaea:	d10e      	bne.n	800ab0a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800aaec:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800aaf0:	9300      	str	r3, [sp, #0]
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	2200      	movs	r2, #0
 800aaf6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800aafa:	6878      	ldr	r0, [r7, #4]
 800aafc:	f000 f82d 	bl	800ab5a <UART_WaitOnFlagUntilTimeout>
 800ab00:	4603      	mov	r3, r0
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d001      	beq.n	800ab0a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ab06:	2303      	movs	r3, #3
 800ab08:	e023      	b.n	800ab52 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	f003 0304 	and.w	r3, r3, #4
 800ab14:	2b04      	cmp	r3, #4
 800ab16:	d10e      	bne.n	800ab36 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ab18:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ab1c:	9300      	str	r3, [sp, #0]
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	2200      	movs	r2, #0
 800ab22:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800ab26:	6878      	ldr	r0, [r7, #4]
 800ab28:	f000 f817 	bl	800ab5a <UART_WaitOnFlagUntilTimeout>
 800ab2c:	4603      	mov	r3, r0
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	d001      	beq.n	800ab36 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ab32:	2303      	movs	r3, #3
 800ab34:	e00d      	b.n	800ab52 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	2220      	movs	r2, #32
 800ab3a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	2220      	movs	r2, #32
 800ab40:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	2200      	movs	r2, #0
 800ab46:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	2200      	movs	r2, #0
 800ab4c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800ab50:	2300      	movs	r3, #0
}
 800ab52:	4618      	mov	r0, r3
 800ab54:	3710      	adds	r7, #16
 800ab56:	46bd      	mov	sp, r7
 800ab58:	bd80      	pop	{r7, pc}

0800ab5a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ab5a:	b580      	push	{r7, lr}
 800ab5c:	b09c      	sub	sp, #112	; 0x70
 800ab5e:	af00      	add	r7, sp, #0
 800ab60:	60f8      	str	r0, [r7, #12]
 800ab62:	60b9      	str	r1, [r7, #8]
 800ab64:	603b      	str	r3, [r7, #0]
 800ab66:	4613      	mov	r3, r2
 800ab68:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ab6a:	e0a5      	b.n	800acb8 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ab6c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ab6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab72:	f000 80a1 	beq.w	800acb8 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ab76:	f7fa f8a7 	bl	8004cc8 <HAL_GetTick>
 800ab7a:	4602      	mov	r2, r0
 800ab7c:	683b      	ldr	r3, [r7, #0]
 800ab7e:	1ad3      	subs	r3, r2, r3
 800ab80:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800ab82:	429a      	cmp	r2, r3
 800ab84:	d302      	bcc.n	800ab8c <UART_WaitOnFlagUntilTimeout+0x32>
 800ab86:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d13e      	bne.n	800ac0a <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab92:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ab94:	e853 3f00 	ldrex	r3, [r3]
 800ab98:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800ab9a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ab9c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800aba0:	667b      	str	r3, [r7, #100]	; 0x64
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	461a      	mov	r2, r3
 800aba8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800abaa:	65fb      	str	r3, [r7, #92]	; 0x5c
 800abac:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abae:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800abb0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800abb2:	e841 2300 	strex	r3, r2, [r1]
 800abb6:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800abb8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800abba:	2b00      	cmp	r3, #0
 800abbc:	d1e6      	bne.n	800ab8c <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	3308      	adds	r3, #8
 800abc4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abc6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800abc8:	e853 3f00 	ldrex	r3, [r3]
 800abcc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800abce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800abd0:	f023 0301 	bic.w	r3, r3, #1
 800abd4:	663b      	str	r3, [r7, #96]	; 0x60
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	3308      	adds	r3, #8
 800abdc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800abde:	64ba      	str	r2, [r7, #72]	; 0x48
 800abe0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abe2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800abe4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800abe6:	e841 2300 	strex	r3, r2, [r1]
 800abea:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800abec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d1e5      	bne.n	800abbe <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	2220      	movs	r2, #32
 800abf6:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	2220      	movs	r2, #32
 800abfc:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	2200      	movs	r2, #0
 800ac02:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800ac06:	2303      	movs	r3, #3
 800ac08:	e067      	b.n	800acda <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800ac0a:	68fb      	ldr	r3, [r7, #12]
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	f003 0304 	and.w	r3, r3, #4
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	d04f      	beq.n	800acb8 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	69db      	ldr	r3, [r3, #28]
 800ac1e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ac22:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ac26:	d147      	bne.n	800acb8 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ac30:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac3a:	e853 3f00 	ldrex	r3, [r3]
 800ac3e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800ac40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac42:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800ac46:	66fb      	str	r3, [r7, #108]	; 0x6c
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	461a      	mov	r2, r3
 800ac4e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ac50:	637b      	str	r3, [r7, #52]	; 0x34
 800ac52:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac54:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ac56:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ac58:	e841 2300 	strex	r3, r2, [r1]
 800ac5c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800ac5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d1e6      	bne.n	800ac32 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	3308      	adds	r3, #8
 800ac6a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac6c:	697b      	ldr	r3, [r7, #20]
 800ac6e:	e853 3f00 	ldrex	r3, [r3]
 800ac72:	613b      	str	r3, [r7, #16]
   return(result);
 800ac74:	693b      	ldr	r3, [r7, #16]
 800ac76:	f023 0301 	bic.w	r3, r3, #1
 800ac7a:	66bb      	str	r3, [r7, #104]	; 0x68
 800ac7c:	68fb      	ldr	r3, [r7, #12]
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	3308      	adds	r3, #8
 800ac82:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800ac84:	623a      	str	r2, [r7, #32]
 800ac86:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac88:	69f9      	ldr	r1, [r7, #28]
 800ac8a:	6a3a      	ldr	r2, [r7, #32]
 800ac8c:	e841 2300 	strex	r3, r2, [r1]
 800ac90:	61bb      	str	r3, [r7, #24]
   return(result);
 800ac92:	69bb      	ldr	r3, [r7, #24]
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d1e5      	bne.n	800ac64 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	2220      	movs	r2, #32
 800ac9c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	2220      	movs	r2, #32
 800aca2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	2220      	movs	r2, #32
 800aca8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	2200      	movs	r2, #0
 800acb0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800acb4:	2303      	movs	r3, #3
 800acb6:	e010      	b.n	800acda <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	69da      	ldr	r2, [r3, #28]
 800acbe:	68bb      	ldr	r3, [r7, #8]
 800acc0:	4013      	ands	r3, r2
 800acc2:	68ba      	ldr	r2, [r7, #8]
 800acc4:	429a      	cmp	r2, r3
 800acc6:	bf0c      	ite	eq
 800acc8:	2301      	moveq	r3, #1
 800acca:	2300      	movne	r3, #0
 800accc:	b2db      	uxtb	r3, r3
 800acce:	461a      	mov	r2, r3
 800acd0:	79fb      	ldrb	r3, [r7, #7]
 800acd2:	429a      	cmp	r2, r3
 800acd4:	f43f af4a 	beq.w	800ab6c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800acd8:	2300      	movs	r3, #0
}
 800acda:	4618      	mov	r0, r3
 800acdc:	3770      	adds	r7, #112	; 0x70
 800acde:	46bd      	mov	sp, r7
 800ace0:	bd80      	pop	{r7, pc}

0800ace2 <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
 800ace2:	b580      	push	{r7, lr}
 800ace4:	b086      	sub	sp, #24
 800ace6:	af00      	add	r7, sp, #0
 800ace8:	60f8      	str	r0, [r7, #12]
 800acea:	60b9      	str	r1, [r7, #8]
 800acec:	607a      	str	r2, [r7, #4]
 800acee:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	2b00      	cmp	r3, #0
 800acf4:	d101      	bne.n	800acfa <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
 800acf6:	2301      	movs	r3, #1
 800acf8:	e056      	b.n	800ada8 <HAL_RS485Ex_Init+0xc6>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	d106      	bne.n	800ad10 <HAL_RS485Ex_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	2200      	movs	r2, #0
 800ad06:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
 800ad0a:	68f8      	ldr	r0, [r7, #12]
 800ad0c:	f7f9 fd8e 	bl	800482c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	2224      	movs	r2, #36	; 0x24
 800ad14:	679a      	str	r2, [r3, #120]	; 0x78

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	681a      	ldr	r2, [r3, #0]
 800ad1c:	68fb      	ldr	r3, [r7, #12]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	f022 0201 	bic.w	r2, r2, #1
 800ad24:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ad26:	68f8      	ldr	r0, [r7, #12]
 800ad28:	f7ff fc58 	bl	800a5dc <UART_SetConfig>
 800ad2c:	4603      	mov	r3, r0
 800ad2e:	2b01      	cmp	r3, #1
 800ad30:	d101      	bne.n	800ad36 <HAL_RS485Ex_Init+0x54>
  {
    return HAL_ERROR;
 800ad32:	2301      	movs	r3, #1
 800ad34:	e038      	b.n	800ada8 <HAL_RS485Ex_Init+0xc6>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d002      	beq.n	800ad44 <HAL_RS485Ex_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800ad3e:	68f8      	ldr	r0, [r7, #12]
 800ad40:	f7ff fe20 	bl	800a984 <UART_AdvFeatureConfig>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	689a      	ldr	r2, [r3, #8]
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800ad52:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	689b      	ldr	r3, [r3, #8]
 800ad5a:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	68ba      	ldr	r2, [r7, #8]
 800ad64:	430a      	orrs	r2, r1
 800ad66:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	055b      	lsls	r3, r3, #21
 800ad6c:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 800ad6e:	683b      	ldr	r3, [r7, #0]
 800ad70:	041b      	lsls	r3, r3, #16
 800ad72:	697a      	ldr	r2, [r7, #20]
 800ad74:	4313      	orrs	r3, r2
 800ad76:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	f023 737f 	bic.w	r3, r3, #66846720	; 0x3fc0000
 800ad82:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800ad86:	68fa      	ldr	r2, [r7, #12]
 800ad88:	6812      	ldr	r2, [r2, #0]
 800ad8a:	6979      	ldr	r1, [r7, #20]
 800ad8c:	430b      	orrs	r3, r1
 800ad8e:	6013      	str	r3, [r2, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	681a      	ldr	r2, [r3, #0]
 800ad96:	68fb      	ldr	r3, [r7, #12]
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	f042 0201 	orr.w	r2, r2, #1
 800ad9e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ada0:	68f8      	ldr	r0, [r7, #12]
 800ada2:	f7ff fe91 	bl	800aac8 <UART_CheckIdleState>
 800ada6:	4603      	mov	r3, r0
}
 800ada8:	4618      	mov	r0, r3
 800adaa:	3718      	adds	r7, #24
 800adac:	46bd      	mov	sp, r7
 800adae:	bd80      	pop	{r7, pc}

0800adb0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800adb0:	b480      	push	{r7}
 800adb2:	b085      	sub	sp, #20
 800adb4:	af00      	add	r7, sp, #0
 800adb6:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800adb8:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 800adbc:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800adc4:	b29a      	uxth	r2, r3
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	b29b      	uxth	r3, r3
 800adca:	43db      	mvns	r3, r3
 800adcc:	b29b      	uxth	r3, r3
 800adce:	4013      	ands	r3, r2
 800add0:	b29a      	uxth	r2, r3
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800add8:	2300      	movs	r3, #0
}
 800adda:	4618      	mov	r0, r3
 800addc:	3714      	adds	r7, #20
 800adde:	46bd      	mov	sp, r7
 800ade0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ade4:	4770      	bx	lr

0800ade6 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800ade6:	b084      	sub	sp, #16
 800ade8:	b480      	push	{r7}
 800adea:	b083      	sub	sp, #12
 800adec:	af00      	add	r7, sp, #0
 800adee:	6078      	str	r0, [r7, #4]
 800adf0:	f107 0014 	add.w	r0, r7, #20
 800adf4:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	2201      	movs	r2, #1
 800adfc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	2200      	movs	r2, #0
 800ae04:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	2200      	movs	r2, #0
 800ae0c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	2200      	movs	r2, #0
 800ae14:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800ae18:	2300      	movs	r3, #0
}
 800ae1a:	4618      	mov	r0, r3
 800ae1c:	370c      	adds	r7, #12
 800ae1e:	46bd      	mov	sp, r7
 800ae20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae24:	b004      	add	sp, #16
 800ae26:	4770      	bx	lr

0800ae28 <__errno>:
 800ae28:	4b01      	ldr	r3, [pc, #4]	; (800ae30 <__errno+0x8>)
 800ae2a:	6818      	ldr	r0, [r3, #0]
 800ae2c:	4770      	bx	lr
 800ae2e:	bf00      	nop
 800ae30:	20000094 	.word	0x20000094

0800ae34 <__libc_init_array>:
 800ae34:	b570      	push	{r4, r5, r6, lr}
 800ae36:	4d0d      	ldr	r5, [pc, #52]	; (800ae6c <__libc_init_array+0x38>)
 800ae38:	4c0d      	ldr	r4, [pc, #52]	; (800ae70 <__libc_init_array+0x3c>)
 800ae3a:	1b64      	subs	r4, r4, r5
 800ae3c:	10a4      	asrs	r4, r4, #2
 800ae3e:	2600      	movs	r6, #0
 800ae40:	42a6      	cmp	r6, r4
 800ae42:	d109      	bne.n	800ae58 <__libc_init_array+0x24>
 800ae44:	4d0b      	ldr	r5, [pc, #44]	; (800ae74 <__libc_init_array+0x40>)
 800ae46:	4c0c      	ldr	r4, [pc, #48]	; (800ae78 <__libc_init_array+0x44>)
 800ae48:	f000 ffc4 	bl	800bdd4 <_init>
 800ae4c:	1b64      	subs	r4, r4, r5
 800ae4e:	10a4      	asrs	r4, r4, #2
 800ae50:	2600      	movs	r6, #0
 800ae52:	42a6      	cmp	r6, r4
 800ae54:	d105      	bne.n	800ae62 <__libc_init_array+0x2e>
 800ae56:	bd70      	pop	{r4, r5, r6, pc}
 800ae58:	f855 3b04 	ldr.w	r3, [r5], #4
 800ae5c:	4798      	blx	r3
 800ae5e:	3601      	adds	r6, #1
 800ae60:	e7ee      	b.n	800ae40 <__libc_init_array+0xc>
 800ae62:	f855 3b04 	ldr.w	r3, [r5], #4
 800ae66:	4798      	blx	r3
 800ae68:	3601      	adds	r6, #1
 800ae6a:	e7f2      	b.n	800ae52 <__libc_init_array+0x1e>
 800ae6c:	0800bf50 	.word	0x0800bf50
 800ae70:	0800bf50 	.word	0x0800bf50
 800ae74:	0800bf50 	.word	0x0800bf50
 800ae78:	0800bf54 	.word	0x0800bf54

0800ae7c <memset>:
 800ae7c:	4402      	add	r2, r0
 800ae7e:	4603      	mov	r3, r0
 800ae80:	4293      	cmp	r3, r2
 800ae82:	d100      	bne.n	800ae86 <memset+0xa>
 800ae84:	4770      	bx	lr
 800ae86:	f803 1b01 	strb.w	r1, [r3], #1
 800ae8a:	e7f9      	b.n	800ae80 <memset+0x4>

0800ae8c <sniprintf>:
 800ae8c:	b40c      	push	{r2, r3}
 800ae8e:	b530      	push	{r4, r5, lr}
 800ae90:	4b17      	ldr	r3, [pc, #92]	; (800aef0 <sniprintf+0x64>)
 800ae92:	1e0c      	subs	r4, r1, #0
 800ae94:	681d      	ldr	r5, [r3, #0]
 800ae96:	b09d      	sub	sp, #116	; 0x74
 800ae98:	da08      	bge.n	800aeac <sniprintf+0x20>
 800ae9a:	238b      	movs	r3, #139	; 0x8b
 800ae9c:	602b      	str	r3, [r5, #0]
 800ae9e:	f04f 30ff 	mov.w	r0, #4294967295
 800aea2:	b01d      	add	sp, #116	; 0x74
 800aea4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800aea8:	b002      	add	sp, #8
 800aeaa:	4770      	bx	lr
 800aeac:	f44f 7302 	mov.w	r3, #520	; 0x208
 800aeb0:	f8ad 3014 	strh.w	r3, [sp, #20]
 800aeb4:	bf14      	ite	ne
 800aeb6:	f104 33ff 	addne.w	r3, r4, #4294967295
 800aeba:	4623      	moveq	r3, r4
 800aebc:	9304      	str	r3, [sp, #16]
 800aebe:	9307      	str	r3, [sp, #28]
 800aec0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800aec4:	9002      	str	r0, [sp, #8]
 800aec6:	9006      	str	r0, [sp, #24]
 800aec8:	f8ad 3016 	strh.w	r3, [sp, #22]
 800aecc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800aece:	ab21      	add	r3, sp, #132	; 0x84
 800aed0:	a902      	add	r1, sp, #8
 800aed2:	4628      	mov	r0, r5
 800aed4:	9301      	str	r3, [sp, #4]
 800aed6:	f000 f869 	bl	800afac <_svfiprintf_r>
 800aeda:	1c43      	adds	r3, r0, #1
 800aedc:	bfbc      	itt	lt
 800aede:	238b      	movlt	r3, #139	; 0x8b
 800aee0:	602b      	strlt	r3, [r5, #0]
 800aee2:	2c00      	cmp	r4, #0
 800aee4:	d0dd      	beq.n	800aea2 <sniprintf+0x16>
 800aee6:	9b02      	ldr	r3, [sp, #8]
 800aee8:	2200      	movs	r2, #0
 800aeea:	701a      	strb	r2, [r3, #0]
 800aeec:	e7d9      	b.n	800aea2 <sniprintf+0x16>
 800aeee:	bf00      	nop
 800aef0:	20000094 	.word	0x20000094

0800aef4 <__ssputs_r>:
 800aef4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aef8:	688e      	ldr	r6, [r1, #8]
 800aefa:	429e      	cmp	r6, r3
 800aefc:	4682      	mov	sl, r0
 800aefe:	460c      	mov	r4, r1
 800af00:	4690      	mov	r8, r2
 800af02:	461f      	mov	r7, r3
 800af04:	d838      	bhi.n	800af78 <__ssputs_r+0x84>
 800af06:	898a      	ldrh	r2, [r1, #12]
 800af08:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800af0c:	d032      	beq.n	800af74 <__ssputs_r+0x80>
 800af0e:	6825      	ldr	r5, [r4, #0]
 800af10:	6909      	ldr	r1, [r1, #16]
 800af12:	eba5 0901 	sub.w	r9, r5, r1
 800af16:	6965      	ldr	r5, [r4, #20]
 800af18:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800af1c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800af20:	3301      	adds	r3, #1
 800af22:	444b      	add	r3, r9
 800af24:	106d      	asrs	r5, r5, #1
 800af26:	429d      	cmp	r5, r3
 800af28:	bf38      	it	cc
 800af2a:	461d      	movcc	r5, r3
 800af2c:	0553      	lsls	r3, r2, #21
 800af2e:	d531      	bpl.n	800af94 <__ssputs_r+0xa0>
 800af30:	4629      	mov	r1, r5
 800af32:	f000 fb47 	bl	800b5c4 <_malloc_r>
 800af36:	4606      	mov	r6, r0
 800af38:	b950      	cbnz	r0, 800af50 <__ssputs_r+0x5c>
 800af3a:	230c      	movs	r3, #12
 800af3c:	f8ca 3000 	str.w	r3, [sl]
 800af40:	89a3      	ldrh	r3, [r4, #12]
 800af42:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800af46:	81a3      	strh	r3, [r4, #12]
 800af48:	f04f 30ff 	mov.w	r0, #4294967295
 800af4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af50:	6921      	ldr	r1, [r4, #16]
 800af52:	464a      	mov	r2, r9
 800af54:	f000 fabe 	bl	800b4d4 <memcpy>
 800af58:	89a3      	ldrh	r3, [r4, #12]
 800af5a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800af5e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800af62:	81a3      	strh	r3, [r4, #12]
 800af64:	6126      	str	r6, [r4, #16]
 800af66:	6165      	str	r5, [r4, #20]
 800af68:	444e      	add	r6, r9
 800af6a:	eba5 0509 	sub.w	r5, r5, r9
 800af6e:	6026      	str	r6, [r4, #0]
 800af70:	60a5      	str	r5, [r4, #8]
 800af72:	463e      	mov	r6, r7
 800af74:	42be      	cmp	r6, r7
 800af76:	d900      	bls.n	800af7a <__ssputs_r+0x86>
 800af78:	463e      	mov	r6, r7
 800af7a:	4632      	mov	r2, r6
 800af7c:	6820      	ldr	r0, [r4, #0]
 800af7e:	4641      	mov	r1, r8
 800af80:	f000 fab6 	bl	800b4f0 <memmove>
 800af84:	68a3      	ldr	r3, [r4, #8]
 800af86:	6822      	ldr	r2, [r4, #0]
 800af88:	1b9b      	subs	r3, r3, r6
 800af8a:	4432      	add	r2, r6
 800af8c:	60a3      	str	r3, [r4, #8]
 800af8e:	6022      	str	r2, [r4, #0]
 800af90:	2000      	movs	r0, #0
 800af92:	e7db      	b.n	800af4c <__ssputs_r+0x58>
 800af94:	462a      	mov	r2, r5
 800af96:	f000 fb6f 	bl	800b678 <_realloc_r>
 800af9a:	4606      	mov	r6, r0
 800af9c:	2800      	cmp	r0, #0
 800af9e:	d1e1      	bne.n	800af64 <__ssputs_r+0x70>
 800afa0:	6921      	ldr	r1, [r4, #16]
 800afa2:	4650      	mov	r0, sl
 800afa4:	f000 fabe 	bl	800b524 <_free_r>
 800afa8:	e7c7      	b.n	800af3a <__ssputs_r+0x46>
	...

0800afac <_svfiprintf_r>:
 800afac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afb0:	4698      	mov	r8, r3
 800afb2:	898b      	ldrh	r3, [r1, #12]
 800afb4:	061b      	lsls	r3, r3, #24
 800afb6:	b09d      	sub	sp, #116	; 0x74
 800afb8:	4607      	mov	r7, r0
 800afba:	460d      	mov	r5, r1
 800afbc:	4614      	mov	r4, r2
 800afbe:	d50e      	bpl.n	800afde <_svfiprintf_r+0x32>
 800afc0:	690b      	ldr	r3, [r1, #16]
 800afc2:	b963      	cbnz	r3, 800afde <_svfiprintf_r+0x32>
 800afc4:	2140      	movs	r1, #64	; 0x40
 800afc6:	f000 fafd 	bl	800b5c4 <_malloc_r>
 800afca:	6028      	str	r0, [r5, #0]
 800afcc:	6128      	str	r0, [r5, #16]
 800afce:	b920      	cbnz	r0, 800afda <_svfiprintf_r+0x2e>
 800afd0:	230c      	movs	r3, #12
 800afd2:	603b      	str	r3, [r7, #0]
 800afd4:	f04f 30ff 	mov.w	r0, #4294967295
 800afd8:	e0d1      	b.n	800b17e <_svfiprintf_r+0x1d2>
 800afda:	2340      	movs	r3, #64	; 0x40
 800afdc:	616b      	str	r3, [r5, #20]
 800afde:	2300      	movs	r3, #0
 800afe0:	9309      	str	r3, [sp, #36]	; 0x24
 800afe2:	2320      	movs	r3, #32
 800afe4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800afe8:	f8cd 800c 	str.w	r8, [sp, #12]
 800afec:	2330      	movs	r3, #48	; 0x30
 800afee:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b198 <_svfiprintf_r+0x1ec>
 800aff2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800aff6:	f04f 0901 	mov.w	r9, #1
 800affa:	4623      	mov	r3, r4
 800affc:	469a      	mov	sl, r3
 800affe:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b002:	b10a      	cbz	r2, 800b008 <_svfiprintf_r+0x5c>
 800b004:	2a25      	cmp	r2, #37	; 0x25
 800b006:	d1f9      	bne.n	800affc <_svfiprintf_r+0x50>
 800b008:	ebba 0b04 	subs.w	fp, sl, r4
 800b00c:	d00b      	beq.n	800b026 <_svfiprintf_r+0x7a>
 800b00e:	465b      	mov	r3, fp
 800b010:	4622      	mov	r2, r4
 800b012:	4629      	mov	r1, r5
 800b014:	4638      	mov	r0, r7
 800b016:	f7ff ff6d 	bl	800aef4 <__ssputs_r>
 800b01a:	3001      	adds	r0, #1
 800b01c:	f000 80aa 	beq.w	800b174 <_svfiprintf_r+0x1c8>
 800b020:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b022:	445a      	add	r2, fp
 800b024:	9209      	str	r2, [sp, #36]	; 0x24
 800b026:	f89a 3000 	ldrb.w	r3, [sl]
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	f000 80a2 	beq.w	800b174 <_svfiprintf_r+0x1c8>
 800b030:	2300      	movs	r3, #0
 800b032:	f04f 32ff 	mov.w	r2, #4294967295
 800b036:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b03a:	f10a 0a01 	add.w	sl, sl, #1
 800b03e:	9304      	str	r3, [sp, #16]
 800b040:	9307      	str	r3, [sp, #28]
 800b042:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b046:	931a      	str	r3, [sp, #104]	; 0x68
 800b048:	4654      	mov	r4, sl
 800b04a:	2205      	movs	r2, #5
 800b04c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b050:	4851      	ldr	r0, [pc, #324]	; (800b198 <_svfiprintf_r+0x1ec>)
 800b052:	f7f5 f8c5 	bl	80001e0 <memchr>
 800b056:	9a04      	ldr	r2, [sp, #16]
 800b058:	b9d8      	cbnz	r0, 800b092 <_svfiprintf_r+0xe6>
 800b05a:	06d0      	lsls	r0, r2, #27
 800b05c:	bf44      	itt	mi
 800b05e:	2320      	movmi	r3, #32
 800b060:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b064:	0711      	lsls	r1, r2, #28
 800b066:	bf44      	itt	mi
 800b068:	232b      	movmi	r3, #43	; 0x2b
 800b06a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b06e:	f89a 3000 	ldrb.w	r3, [sl]
 800b072:	2b2a      	cmp	r3, #42	; 0x2a
 800b074:	d015      	beq.n	800b0a2 <_svfiprintf_r+0xf6>
 800b076:	9a07      	ldr	r2, [sp, #28]
 800b078:	4654      	mov	r4, sl
 800b07a:	2000      	movs	r0, #0
 800b07c:	f04f 0c0a 	mov.w	ip, #10
 800b080:	4621      	mov	r1, r4
 800b082:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b086:	3b30      	subs	r3, #48	; 0x30
 800b088:	2b09      	cmp	r3, #9
 800b08a:	d94e      	bls.n	800b12a <_svfiprintf_r+0x17e>
 800b08c:	b1b0      	cbz	r0, 800b0bc <_svfiprintf_r+0x110>
 800b08e:	9207      	str	r2, [sp, #28]
 800b090:	e014      	b.n	800b0bc <_svfiprintf_r+0x110>
 800b092:	eba0 0308 	sub.w	r3, r0, r8
 800b096:	fa09 f303 	lsl.w	r3, r9, r3
 800b09a:	4313      	orrs	r3, r2
 800b09c:	9304      	str	r3, [sp, #16]
 800b09e:	46a2      	mov	sl, r4
 800b0a0:	e7d2      	b.n	800b048 <_svfiprintf_r+0x9c>
 800b0a2:	9b03      	ldr	r3, [sp, #12]
 800b0a4:	1d19      	adds	r1, r3, #4
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	9103      	str	r1, [sp, #12]
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	bfbb      	ittet	lt
 800b0ae:	425b      	neglt	r3, r3
 800b0b0:	f042 0202 	orrlt.w	r2, r2, #2
 800b0b4:	9307      	strge	r3, [sp, #28]
 800b0b6:	9307      	strlt	r3, [sp, #28]
 800b0b8:	bfb8      	it	lt
 800b0ba:	9204      	strlt	r2, [sp, #16]
 800b0bc:	7823      	ldrb	r3, [r4, #0]
 800b0be:	2b2e      	cmp	r3, #46	; 0x2e
 800b0c0:	d10c      	bne.n	800b0dc <_svfiprintf_r+0x130>
 800b0c2:	7863      	ldrb	r3, [r4, #1]
 800b0c4:	2b2a      	cmp	r3, #42	; 0x2a
 800b0c6:	d135      	bne.n	800b134 <_svfiprintf_r+0x188>
 800b0c8:	9b03      	ldr	r3, [sp, #12]
 800b0ca:	1d1a      	adds	r2, r3, #4
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	9203      	str	r2, [sp, #12]
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	bfb8      	it	lt
 800b0d4:	f04f 33ff 	movlt.w	r3, #4294967295
 800b0d8:	3402      	adds	r4, #2
 800b0da:	9305      	str	r3, [sp, #20]
 800b0dc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b1a8 <_svfiprintf_r+0x1fc>
 800b0e0:	7821      	ldrb	r1, [r4, #0]
 800b0e2:	2203      	movs	r2, #3
 800b0e4:	4650      	mov	r0, sl
 800b0e6:	f7f5 f87b 	bl	80001e0 <memchr>
 800b0ea:	b140      	cbz	r0, 800b0fe <_svfiprintf_r+0x152>
 800b0ec:	2340      	movs	r3, #64	; 0x40
 800b0ee:	eba0 000a 	sub.w	r0, r0, sl
 800b0f2:	fa03 f000 	lsl.w	r0, r3, r0
 800b0f6:	9b04      	ldr	r3, [sp, #16]
 800b0f8:	4303      	orrs	r3, r0
 800b0fa:	3401      	adds	r4, #1
 800b0fc:	9304      	str	r3, [sp, #16]
 800b0fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b102:	4826      	ldr	r0, [pc, #152]	; (800b19c <_svfiprintf_r+0x1f0>)
 800b104:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b108:	2206      	movs	r2, #6
 800b10a:	f7f5 f869 	bl	80001e0 <memchr>
 800b10e:	2800      	cmp	r0, #0
 800b110:	d038      	beq.n	800b184 <_svfiprintf_r+0x1d8>
 800b112:	4b23      	ldr	r3, [pc, #140]	; (800b1a0 <_svfiprintf_r+0x1f4>)
 800b114:	bb1b      	cbnz	r3, 800b15e <_svfiprintf_r+0x1b2>
 800b116:	9b03      	ldr	r3, [sp, #12]
 800b118:	3307      	adds	r3, #7
 800b11a:	f023 0307 	bic.w	r3, r3, #7
 800b11e:	3308      	adds	r3, #8
 800b120:	9303      	str	r3, [sp, #12]
 800b122:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b124:	4433      	add	r3, r6
 800b126:	9309      	str	r3, [sp, #36]	; 0x24
 800b128:	e767      	b.n	800affa <_svfiprintf_r+0x4e>
 800b12a:	fb0c 3202 	mla	r2, ip, r2, r3
 800b12e:	460c      	mov	r4, r1
 800b130:	2001      	movs	r0, #1
 800b132:	e7a5      	b.n	800b080 <_svfiprintf_r+0xd4>
 800b134:	2300      	movs	r3, #0
 800b136:	3401      	adds	r4, #1
 800b138:	9305      	str	r3, [sp, #20]
 800b13a:	4619      	mov	r1, r3
 800b13c:	f04f 0c0a 	mov.w	ip, #10
 800b140:	4620      	mov	r0, r4
 800b142:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b146:	3a30      	subs	r2, #48	; 0x30
 800b148:	2a09      	cmp	r2, #9
 800b14a:	d903      	bls.n	800b154 <_svfiprintf_r+0x1a8>
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	d0c5      	beq.n	800b0dc <_svfiprintf_r+0x130>
 800b150:	9105      	str	r1, [sp, #20]
 800b152:	e7c3      	b.n	800b0dc <_svfiprintf_r+0x130>
 800b154:	fb0c 2101 	mla	r1, ip, r1, r2
 800b158:	4604      	mov	r4, r0
 800b15a:	2301      	movs	r3, #1
 800b15c:	e7f0      	b.n	800b140 <_svfiprintf_r+0x194>
 800b15e:	ab03      	add	r3, sp, #12
 800b160:	9300      	str	r3, [sp, #0]
 800b162:	462a      	mov	r2, r5
 800b164:	4b0f      	ldr	r3, [pc, #60]	; (800b1a4 <_svfiprintf_r+0x1f8>)
 800b166:	a904      	add	r1, sp, #16
 800b168:	4638      	mov	r0, r7
 800b16a:	f3af 8000 	nop.w
 800b16e:	1c42      	adds	r2, r0, #1
 800b170:	4606      	mov	r6, r0
 800b172:	d1d6      	bne.n	800b122 <_svfiprintf_r+0x176>
 800b174:	89ab      	ldrh	r3, [r5, #12]
 800b176:	065b      	lsls	r3, r3, #25
 800b178:	f53f af2c 	bmi.w	800afd4 <_svfiprintf_r+0x28>
 800b17c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b17e:	b01d      	add	sp, #116	; 0x74
 800b180:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b184:	ab03      	add	r3, sp, #12
 800b186:	9300      	str	r3, [sp, #0]
 800b188:	462a      	mov	r2, r5
 800b18a:	4b06      	ldr	r3, [pc, #24]	; (800b1a4 <_svfiprintf_r+0x1f8>)
 800b18c:	a904      	add	r1, sp, #16
 800b18e:	4638      	mov	r0, r7
 800b190:	f000 f87a 	bl	800b288 <_printf_i>
 800b194:	e7eb      	b.n	800b16e <_svfiprintf_r+0x1c2>
 800b196:	bf00      	nop
 800b198:	0800bea4 	.word	0x0800bea4
 800b19c:	0800beae 	.word	0x0800beae
 800b1a0:	00000000 	.word	0x00000000
 800b1a4:	0800aef5 	.word	0x0800aef5
 800b1a8:	0800beaa 	.word	0x0800beaa

0800b1ac <_printf_common>:
 800b1ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b1b0:	4616      	mov	r6, r2
 800b1b2:	4699      	mov	r9, r3
 800b1b4:	688a      	ldr	r2, [r1, #8]
 800b1b6:	690b      	ldr	r3, [r1, #16]
 800b1b8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b1bc:	4293      	cmp	r3, r2
 800b1be:	bfb8      	it	lt
 800b1c0:	4613      	movlt	r3, r2
 800b1c2:	6033      	str	r3, [r6, #0]
 800b1c4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b1c8:	4607      	mov	r7, r0
 800b1ca:	460c      	mov	r4, r1
 800b1cc:	b10a      	cbz	r2, 800b1d2 <_printf_common+0x26>
 800b1ce:	3301      	adds	r3, #1
 800b1d0:	6033      	str	r3, [r6, #0]
 800b1d2:	6823      	ldr	r3, [r4, #0]
 800b1d4:	0699      	lsls	r1, r3, #26
 800b1d6:	bf42      	ittt	mi
 800b1d8:	6833      	ldrmi	r3, [r6, #0]
 800b1da:	3302      	addmi	r3, #2
 800b1dc:	6033      	strmi	r3, [r6, #0]
 800b1de:	6825      	ldr	r5, [r4, #0]
 800b1e0:	f015 0506 	ands.w	r5, r5, #6
 800b1e4:	d106      	bne.n	800b1f4 <_printf_common+0x48>
 800b1e6:	f104 0a19 	add.w	sl, r4, #25
 800b1ea:	68e3      	ldr	r3, [r4, #12]
 800b1ec:	6832      	ldr	r2, [r6, #0]
 800b1ee:	1a9b      	subs	r3, r3, r2
 800b1f0:	42ab      	cmp	r3, r5
 800b1f2:	dc26      	bgt.n	800b242 <_printf_common+0x96>
 800b1f4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b1f8:	1e13      	subs	r3, r2, #0
 800b1fa:	6822      	ldr	r2, [r4, #0]
 800b1fc:	bf18      	it	ne
 800b1fe:	2301      	movne	r3, #1
 800b200:	0692      	lsls	r2, r2, #26
 800b202:	d42b      	bmi.n	800b25c <_printf_common+0xb0>
 800b204:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b208:	4649      	mov	r1, r9
 800b20a:	4638      	mov	r0, r7
 800b20c:	47c0      	blx	r8
 800b20e:	3001      	adds	r0, #1
 800b210:	d01e      	beq.n	800b250 <_printf_common+0xa4>
 800b212:	6823      	ldr	r3, [r4, #0]
 800b214:	68e5      	ldr	r5, [r4, #12]
 800b216:	6832      	ldr	r2, [r6, #0]
 800b218:	f003 0306 	and.w	r3, r3, #6
 800b21c:	2b04      	cmp	r3, #4
 800b21e:	bf08      	it	eq
 800b220:	1aad      	subeq	r5, r5, r2
 800b222:	68a3      	ldr	r3, [r4, #8]
 800b224:	6922      	ldr	r2, [r4, #16]
 800b226:	bf0c      	ite	eq
 800b228:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b22c:	2500      	movne	r5, #0
 800b22e:	4293      	cmp	r3, r2
 800b230:	bfc4      	itt	gt
 800b232:	1a9b      	subgt	r3, r3, r2
 800b234:	18ed      	addgt	r5, r5, r3
 800b236:	2600      	movs	r6, #0
 800b238:	341a      	adds	r4, #26
 800b23a:	42b5      	cmp	r5, r6
 800b23c:	d11a      	bne.n	800b274 <_printf_common+0xc8>
 800b23e:	2000      	movs	r0, #0
 800b240:	e008      	b.n	800b254 <_printf_common+0xa8>
 800b242:	2301      	movs	r3, #1
 800b244:	4652      	mov	r2, sl
 800b246:	4649      	mov	r1, r9
 800b248:	4638      	mov	r0, r7
 800b24a:	47c0      	blx	r8
 800b24c:	3001      	adds	r0, #1
 800b24e:	d103      	bne.n	800b258 <_printf_common+0xac>
 800b250:	f04f 30ff 	mov.w	r0, #4294967295
 800b254:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b258:	3501      	adds	r5, #1
 800b25a:	e7c6      	b.n	800b1ea <_printf_common+0x3e>
 800b25c:	18e1      	adds	r1, r4, r3
 800b25e:	1c5a      	adds	r2, r3, #1
 800b260:	2030      	movs	r0, #48	; 0x30
 800b262:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b266:	4422      	add	r2, r4
 800b268:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b26c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b270:	3302      	adds	r3, #2
 800b272:	e7c7      	b.n	800b204 <_printf_common+0x58>
 800b274:	2301      	movs	r3, #1
 800b276:	4622      	mov	r2, r4
 800b278:	4649      	mov	r1, r9
 800b27a:	4638      	mov	r0, r7
 800b27c:	47c0      	blx	r8
 800b27e:	3001      	adds	r0, #1
 800b280:	d0e6      	beq.n	800b250 <_printf_common+0xa4>
 800b282:	3601      	adds	r6, #1
 800b284:	e7d9      	b.n	800b23a <_printf_common+0x8e>
	...

0800b288 <_printf_i>:
 800b288:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b28c:	460c      	mov	r4, r1
 800b28e:	4691      	mov	r9, r2
 800b290:	7e27      	ldrb	r7, [r4, #24]
 800b292:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b294:	2f78      	cmp	r7, #120	; 0x78
 800b296:	4680      	mov	r8, r0
 800b298:	469a      	mov	sl, r3
 800b29a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b29e:	d807      	bhi.n	800b2b0 <_printf_i+0x28>
 800b2a0:	2f62      	cmp	r7, #98	; 0x62
 800b2a2:	d80a      	bhi.n	800b2ba <_printf_i+0x32>
 800b2a4:	2f00      	cmp	r7, #0
 800b2a6:	f000 80d8 	beq.w	800b45a <_printf_i+0x1d2>
 800b2aa:	2f58      	cmp	r7, #88	; 0x58
 800b2ac:	f000 80a3 	beq.w	800b3f6 <_printf_i+0x16e>
 800b2b0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800b2b4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b2b8:	e03a      	b.n	800b330 <_printf_i+0xa8>
 800b2ba:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b2be:	2b15      	cmp	r3, #21
 800b2c0:	d8f6      	bhi.n	800b2b0 <_printf_i+0x28>
 800b2c2:	a001      	add	r0, pc, #4	; (adr r0, 800b2c8 <_printf_i+0x40>)
 800b2c4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800b2c8:	0800b321 	.word	0x0800b321
 800b2cc:	0800b335 	.word	0x0800b335
 800b2d0:	0800b2b1 	.word	0x0800b2b1
 800b2d4:	0800b2b1 	.word	0x0800b2b1
 800b2d8:	0800b2b1 	.word	0x0800b2b1
 800b2dc:	0800b2b1 	.word	0x0800b2b1
 800b2e0:	0800b335 	.word	0x0800b335
 800b2e4:	0800b2b1 	.word	0x0800b2b1
 800b2e8:	0800b2b1 	.word	0x0800b2b1
 800b2ec:	0800b2b1 	.word	0x0800b2b1
 800b2f0:	0800b2b1 	.word	0x0800b2b1
 800b2f4:	0800b441 	.word	0x0800b441
 800b2f8:	0800b365 	.word	0x0800b365
 800b2fc:	0800b423 	.word	0x0800b423
 800b300:	0800b2b1 	.word	0x0800b2b1
 800b304:	0800b2b1 	.word	0x0800b2b1
 800b308:	0800b463 	.word	0x0800b463
 800b30c:	0800b2b1 	.word	0x0800b2b1
 800b310:	0800b365 	.word	0x0800b365
 800b314:	0800b2b1 	.word	0x0800b2b1
 800b318:	0800b2b1 	.word	0x0800b2b1
 800b31c:	0800b42b 	.word	0x0800b42b
 800b320:	680b      	ldr	r3, [r1, #0]
 800b322:	1d1a      	adds	r2, r3, #4
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	600a      	str	r2, [r1, #0]
 800b328:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800b32c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b330:	2301      	movs	r3, #1
 800b332:	e0a3      	b.n	800b47c <_printf_i+0x1f4>
 800b334:	6825      	ldr	r5, [r4, #0]
 800b336:	6808      	ldr	r0, [r1, #0]
 800b338:	062e      	lsls	r6, r5, #24
 800b33a:	f100 0304 	add.w	r3, r0, #4
 800b33e:	d50a      	bpl.n	800b356 <_printf_i+0xce>
 800b340:	6805      	ldr	r5, [r0, #0]
 800b342:	600b      	str	r3, [r1, #0]
 800b344:	2d00      	cmp	r5, #0
 800b346:	da03      	bge.n	800b350 <_printf_i+0xc8>
 800b348:	232d      	movs	r3, #45	; 0x2d
 800b34a:	426d      	negs	r5, r5
 800b34c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b350:	485e      	ldr	r0, [pc, #376]	; (800b4cc <_printf_i+0x244>)
 800b352:	230a      	movs	r3, #10
 800b354:	e019      	b.n	800b38a <_printf_i+0x102>
 800b356:	f015 0f40 	tst.w	r5, #64	; 0x40
 800b35a:	6805      	ldr	r5, [r0, #0]
 800b35c:	600b      	str	r3, [r1, #0]
 800b35e:	bf18      	it	ne
 800b360:	b22d      	sxthne	r5, r5
 800b362:	e7ef      	b.n	800b344 <_printf_i+0xbc>
 800b364:	680b      	ldr	r3, [r1, #0]
 800b366:	6825      	ldr	r5, [r4, #0]
 800b368:	1d18      	adds	r0, r3, #4
 800b36a:	6008      	str	r0, [r1, #0]
 800b36c:	0628      	lsls	r0, r5, #24
 800b36e:	d501      	bpl.n	800b374 <_printf_i+0xec>
 800b370:	681d      	ldr	r5, [r3, #0]
 800b372:	e002      	b.n	800b37a <_printf_i+0xf2>
 800b374:	0669      	lsls	r1, r5, #25
 800b376:	d5fb      	bpl.n	800b370 <_printf_i+0xe8>
 800b378:	881d      	ldrh	r5, [r3, #0]
 800b37a:	4854      	ldr	r0, [pc, #336]	; (800b4cc <_printf_i+0x244>)
 800b37c:	2f6f      	cmp	r7, #111	; 0x6f
 800b37e:	bf0c      	ite	eq
 800b380:	2308      	moveq	r3, #8
 800b382:	230a      	movne	r3, #10
 800b384:	2100      	movs	r1, #0
 800b386:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b38a:	6866      	ldr	r6, [r4, #4]
 800b38c:	60a6      	str	r6, [r4, #8]
 800b38e:	2e00      	cmp	r6, #0
 800b390:	bfa2      	ittt	ge
 800b392:	6821      	ldrge	r1, [r4, #0]
 800b394:	f021 0104 	bicge.w	r1, r1, #4
 800b398:	6021      	strge	r1, [r4, #0]
 800b39a:	b90d      	cbnz	r5, 800b3a0 <_printf_i+0x118>
 800b39c:	2e00      	cmp	r6, #0
 800b39e:	d04d      	beq.n	800b43c <_printf_i+0x1b4>
 800b3a0:	4616      	mov	r6, r2
 800b3a2:	fbb5 f1f3 	udiv	r1, r5, r3
 800b3a6:	fb03 5711 	mls	r7, r3, r1, r5
 800b3aa:	5dc7      	ldrb	r7, [r0, r7]
 800b3ac:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b3b0:	462f      	mov	r7, r5
 800b3b2:	42bb      	cmp	r3, r7
 800b3b4:	460d      	mov	r5, r1
 800b3b6:	d9f4      	bls.n	800b3a2 <_printf_i+0x11a>
 800b3b8:	2b08      	cmp	r3, #8
 800b3ba:	d10b      	bne.n	800b3d4 <_printf_i+0x14c>
 800b3bc:	6823      	ldr	r3, [r4, #0]
 800b3be:	07df      	lsls	r7, r3, #31
 800b3c0:	d508      	bpl.n	800b3d4 <_printf_i+0x14c>
 800b3c2:	6923      	ldr	r3, [r4, #16]
 800b3c4:	6861      	ldr	r1, [r4, #4]
 800b3c6:	4299      	cmp	r1, r3
 800b3c8:	bfde      	ittt	le
 800b3ca:	2330      	movle	r3, #48	; 0x30
 800b3cc:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b3d0:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b3d4:	1b92      	subs	r2, r2, r6
 800b3d6:	6122      	str	r2, [r4, #16]
 800b3d8:	f8cd a000 	str.w	sl, [sp]
 800b3dc:	464b      	mov	r3, r9
 800b3de:	aa03      	add	r2, sp, #12
 800b3e0:	4621      	mov	r1, r4
 800b3e2:	4640      	mov	r0, r8
 800b3e4:	f7ff fee2 	bl	800b1ac <_printf_common>
 800b3e8:	3001      	adds	r0, #1
 800b3ea:	d14c      	bne.n	800b486 <_printf_i+0x1fe>
 800b3ec:	f04f 30ff 	mov.w	r0, #4294967295
 800b3f0:	b004      	add	sp, #16
 800b3f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b3f6:	4835      	ldr	r0, [pc, #212]	; (800b4cc <_printf_i+0x244>)
 800b3f8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b3fc:	6823      	ldr	r3, [r4, #0]
 800b3fe:	680e      	ldr	r6, [r1, #0]
 800b400:	061f      	lsls	r7, r3, #24
 800b402:	f856 5b04 	ldr.w	r5, [r6], #4
 800b406:	600e      	str	r6, [r1, #0]
 800b408:	d514      	bpl.n	800b434 <_printf_i+0x1ac>
 800b40a:	07d9      	lsls	r1, r3, #31
 800b40c:	bf44      	itt	mi
 800b40e:	f043 0320 	orrmi.w	r3, r3, #32
 800b412:	6023      	strmi	r3, [r4, #0]
 800b414:	b91d      	cbnz	r5, 800b41e <_printf_i+0x196>
 800b416:	6823      	ldr	r3, [r4, #0]
 800b418:	f023 0320 	bic.w	r3, r3, #32
 800b41c:	6023      	str	r3, [r4, #0]
 800b41e:	2310      	movs	r3, #16
 800b420:	e7b0      	b.n	800b384 <_printf_i+0xfc>
 800b422:	6823      	ldr	r3, [r4, #0]
 800b424:	f043 0320 	orr.w	r3, r3, #32
 800b428:	6023      	str	r3, [r4, #0]
 800b42a:	2378      	movs	r3, #120	; 0x78
 800b42c:	4828      	ldr	r0, [pc, #160]	; (800b4d0 <_printf_i+0x248>)
 800b42e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b432:	e7e3      	b.n	800b3fc <_printf_i+0x174>
 800b434:	065e      	lsls	r6, r3, #25
 800b436:	bf48      	it	mi
 800b438:	b2ad      	uxthmi	r5, r5
 800b43a:	e7e6      	b.n	800b40a <_printf_i+0x182>
 800b43c:	4616      	mov	r6, r2
 800b43e:	e7bb      	b.n	800b3b8 <_printf_i+0x130>
 800b440:	680b      	ldr	r3, [r1, #0]
 800b442:	6826      	ldr	r6, [r4, #0]
 800b444:	6960      	ldr	r0, [r4, #20]
 800b446:	1d1d      	adds	r5, r3, #4
 800b448:	600d      	str	r5, [r1, #0]
 800b44a:	0635      	lsls	r5, r6, #24
 800b44c:	681b      	ldr	r3, [r3, #0]
 800b44e:	d501      	bpl.n	800b454 <_printf_i+0x1cc>
 800b450:	6018      	str	r0, [r3, #0]
 800b452:	e002      	b.n	800b45a <_printf_i+0x1d2>
 800b454:	0671      	lsls	r1, r6, #25
 800b456:	d5fb      	bpl.n	800b450 <_printf_i+0x1c8>
 800b458:	8018      	strh	r0, [r3, #0]
 800b45a:	2300      	movs	r3, #0
 800b45c:	6123      	str	r3, [r4, #16]
 800b45e:	4616      	mov	r6, r2
 800b460:	e7ba      	b.n	800b3d8 <_printf_i+0x150>
 800b462:	680b      	ldr	r3, [r1, #0]
 800b464:	1d1a      	adds	r2, r3, #4
 800b466:	600a      	str	r2, [r1, #0]
 800b468:	681e      	ldr	r6, [r3, #0]
 800b46a:	6862      	ldr	r2, [r4, #4]
 800b46c:	2100      	movs	r1, #0
 800b46e:	4630      	mov	r0, r6
 800b470:	f7f4 feb6 	bl	80001e0 <memchr>
 800b474:	b108      	cbz	r0, 800b47a <_printf_i+0x1f2>
 800b476:	1b80      	subs	r0, r0, r6
 800b478:	6060      	str	r0, [r4, #4]
 800b47a:	6863      	ldr	r3, [r4, #4]
 800b47c:	6123      	str	r3, [r4, #16]
 800b47e:	2300      	movs	r3, #0
 800b480:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b484:	e7a8      	b.n	800b3d8 <_printf_i+0x150>
 800b486:	6923      	ldr	r3, [r4, #16]
 800b488:	4632      	mov	r2, r6
 800b48a:	4649      	mov	r1, r9
 800b48c:	4640      	mov	r0, r8
 800b48e:	47d0      	blx	sl
 800b490:	3001      	adds	r0, #1
 800b492:	d0ab      	beq.n	800b3ec <_printf_i+0x164>
 800b494:	6823      	ldr	r3, [r4, #0]
 800b496:	079b      	lsls	r3, r3, #30
 800b498:	d413      	bmi.n	800b4c2 <_printf_i+0x23a>
 800b49a:	68e0      	ldr	r0, [r4, #12]
 800b49c:	9b03      	ldr	r3, [sp, #12]
 800b49e:	4298      	cmp	r0, r3
 800b4a0:	bfb8      	it	lt
 800b4a2:	4618      	movlt	r0, r3
 800b4a4:	e7a4      	b.n	800b3f0 <_printf_i+0x168>
 800b4a6:	2301      	movs	r3, #1
 800b4a8:	4632      	mov	r2, r6
 800b4aa:	4649      	mov	r1, r9
 800b4ac:	4640      	mov	r0, r8
 800b4ae:	47d0      	blx	sl
 800b4b0:	3001      	adds	r0, #1
 800b4b2:	d09b      	beq.n	800b3ec <_printf_i+0x164>
 800b4b4:	3501      	adds	r5, #1
 800b4b6:	68e3      	ldr	r3, [r4, #12]
 800b4b8:	9903      	ldr	r1, [sp, #12]
 800b4ba:	1a5b      	subs	r3, r3, r1
 800b4bc:	42ab      	cmp	r3, r5
 800b4be:	dcf2      	bgt.n	800b4a6 <_printf_i+0x21e>
 800b4c0:	e7eb      	b.n	800b49a <_printf_i+0x212>
 800b4c2:	2500      	movs	r5, #0
 800b4c4:	f104 0619 	add.w	r6, r4, #25
 800b4c8:	e7f5      	b.n	800b4b6 <_printf_i+0x22e>
 800b4ca:	bf00      	nop
 800b4cc:	0800beb5 	.word	0x0800beb5
 800b4d0:	0800bec6 	.word	0x0800bec6

0800b4d4 <memcpy>:
 800b4d4:	440a      	add	r2, r1
 800b4d6:	4291      	cmp	r1, r2
 800b4d8:	f100 33ff 	add.w	r3, r0, #4294967295
 800b4dc:	d100      	bne.n	800b4e0 <memcpy+0xc>
 800b4de:	4770      	bx	lr
 800b4e0:	b510      	push	{r4, lr}
 800b4e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b4e6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b4ea:	4291      	cmp	r1, r2
 800b4ec:	d1f9      	bne.n	800b4e2 <memcpy+0xe>
 800b4ee:	bd10      	pop	{r4, pc}

0800b4f0 <memmove>:
 800b4f0:	4288      	cmp	r0, r1
 800b4f2:	b510      	push	{r4, lr}
 800b4f4:	eb01 0402 	add.w	r4, r1, r2
 800b4f8:	d902      	bls.n	800b500 <memmove+0x10>
 800b4fa:	4284      	cmp	r4, r0
 800b4fc:	4623      	mov	r3, r4
 800b4fe:	d807      	bhi.n	800b510 <memmove+0x20>
 800b500:	1e43      	subs	r3, r0, #1
 800b502:	42a1      	cmp	r1, r4
 800b504:	d008      	beq.n	800b518 <memmove+0x28>
 800b506:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b50a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b50e:	e7f8      	b.n	800b502 <memmove+0x12>
 800b510:	4402      	add	r2, r0
 800b512:	4601      	mov	r1, r0
 800b514:	428a      	cmp	r2, r1
 800b516:	d100      	bne.n	800b51a <memmove+0x2a>
 800b518:	bd10      	pop	{r4, pc}
 800b51a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b51e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b522:	e7f7      	b.n	800b514 <memmove+0x24>

0800b524 <_free_r>:
 800b524:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b526:	2900      	cmp	r1, #0
 800b528:	d048      	beq.n	800b5bc <_free_r+0x98>
 800b52a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b52e:	9001      	str	r0, [sp, #4]
 800b530:	2b00      	cmp	r3, #0
 800b532:	f1a1 0404 	sub.w	r4, r1, #4
 800b536:	bfb8      	it	lt
 800b538:	18e4      	addlt	r4, r4, r3
 800b53a:	f000 f8d3 	bl	800b6e4 <__malloc_lock>
 800b53e:	4a20      	ldr	r2, [pc, #128]	; (800b5c0 <_free_r+0x9c>)
 800b540:	9801      	ldr	r0, [sp, #4]
 800b542:	6813      	ldr	r3, [r2, #0]
 800b544:	4615      	mov	r5, r2
 800b546:	b933      	cbnz	r3, 800b556 <_free_r+0x32>
 800b548:	6063      	str	r3, [r4, #4]
 800b54a:	6014      	str	r4, [r2, #0]
 800b54c:	b003      	add	sp, #12
 800b54e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b552:	f000 b8cd 	b.w	800b6f0 <__malloc_unlock>
 800b556:	42a3      	cmp	r3, r4
 800b558:	d90b      	bls.n	800b572 <_free_r+0x4e>
 800b55a:	6821      	ldr	r1, [r4, #0]
 800b55c:	1862      	adds	r2, r4, r1
 800b55e:	4293      	cmp	r3, r2
 800b560:	bf04      	itt	eq
 800b562:	681a      	ldreq	r2, [r3, #0]
 800b564:	685b      	ldreq	r3, [r3, #4]
 800b566:	6063      	str	r3, [r4, #4]
 800b568:	bf04      	itt	eq
 800b56a:	1852      	addeq	r2, r2, r1
 800b56c:	6022      	streq	r2, [r4, #0]
 800b56e:	602c      	str	r4, [r5, #0]
 800b570:	e7ec      	b.n	800b54c <_free_r+0x28>
 800b572:	461a      	mov	r2, r3
 800b574:	685b      	ldr	r3, [r3, #4]
 800b576:	b10b      	cbz	r3, 800b57c <_free_r+0x58>
 800b578:	42a3      	cmp	r3, r4
 800b57a:	d9fa      	bls.n	800b572 <_free_r+0x4e>
 800b57c:	6811      	ldr	r1, [r2, #0]
 800b57e:	1855      	adds	r5, r2, r1
 800b580:	42a5      	cmp	r5, r4
 800b582:	d10b      	bne.n	800b59c <_free_r+0x78>
 800b584:	6824      	ldr	r4, [r4, #0]
 800b586:	4421      	add	r1, r4
 800b588:	1854      	adds	r4, r2, r1
 800b58a:	42a3      	cmp	r3, r4
 800b58c:	6011      	str	r1, [r2, #0]
 800b58e:	d1dd      	bne.n	800b54c <_free_r+0x28>
 800b590:	681c      	ldr	r4, [r3, #0]
 800b592:	685b      	ldr	r3, [r3, #4]
 800b594:	6053      	str	r3, [r2, #4]
 800b596:	4421      	add	r1, r4
 800b598:	6011      	str	r1, [r2, #0]
 800b59a:	e7d7      	b.n	800b54c <_free_r+0x28>
 800b59c:	d902      	bls.n	800b5a4 <_free_r+0x80>
 800b59e:	230c      	movs	r3, #12
 800b5a0:	6003      	str	r3, [r0, #0]
 800b5a2:	e7d3      	b.n	800b54c <_free_r+0x28>
 800b5a4:	6825      	ldr	r5, [r4, #0]
 800b5a6:	1961      	adds	r1, r4, r5
 800b5a8:	428b      	cmp	r3, r1
 800b5aa:	bf04      	itt	eq
 800b5ac:	6819      	ldreq	r1, [r3, #0]
 800b5ae:	685b      	ldreq	r3, [r3, #4]
 800b5b0:	6063      	str	r3, [r4, #4]
 800b5b2:	bf04      	itt	eq
 800b5b4:	1949      	addeq	r1, r1, r5
 800b5b6:	6021      	streq	r1, [r4, #0]
 800b5b8:	6054      	str	r4, [r2, #4]
 800b5ba:	e7c7      	b.n	800b54c <_free_r+0x28>
 800b5bc:	b003      	add	sp, #12
 800b5be:	bd30      	pop	{r4, r5, pc}
 800b5c0:	200001f4 	.word	0x200001f4

0800b5c4 <_malloc_r>:
 800b5c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5c6:	1ccd      	adds	r5, r1, #3
 800b5c8:	f025 0503 	bic.w	r5, r5, #3
 800b5cc:	3508      	adds	r5, #8
 800b5ce:	2d0c      	cmp	r5, #12
 800b5d0:	bf38      	it	cc
 800b5d2:	250c      	movcc	r5, #12
 800b5d4:	2d00      	cmp	r5, #0
 800b5d6:	4606      	mov	r6, r0
 800b5d8:	db01      	blt.n	800b5de <_malloc_r+0x1a>
 800b5da:	42a9      	cmp	r1, r5
 800b5dc:	d903      	bls.n	800b5e6 <_malloc_r+0x22>
 800b5de:	230c      	movs	r3, #12
 800b5e0:	6033      	str	r3, [r6, #0]
 800b5e2:	2000      	movs	r0, #0
 800b5e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b5e6:	f000 f87d 	bl	800b6e4 <__malloc_lock>
 800b5ea:	4921      	ldr	r1, [pc, #132]	; (800b670 <_malloc_r+0xac>)
 800b5ec:	680a      	ldr	r2, [r1, #0]
 800b5ee:	4614      	mov	r4, r2
 800b5f0:	b99c      	cbnz	r4, 800b61a <_malloc_r+0x56>
 800b5f2:	4f20      	ldr	r7, [pc, #128]	; (800b674 <_malloc_r+0xb0>)
 800b5f4:	683b      	ldr	r3, [r7, #0]
 800b5f6:	b923      	cbnz	r3, 800b602 <_malloc_r+0x3e>
 800b5f8:	4621      	mov	r1, r4
 800b5fa:	4630      	mov	r0, r6
 800b5fc:	f000 f862 	bl	800b6c4 <_sbrk_r>
 800b600:	6038      	str	r0, [r7, #0]
 800b602:	4629      	mov	r1, r5
 800b604:	4630      	mov	r0, r6
 800b606:	f000 f85d 	bl	800b6c4 <_sbrk_r>
 800b60a:	1c43      	adds	r3, r0, #1
 800b60c:	d123      	bne.n	800b656 <_malloc_r+0x92>
 800b60e:	230c      	movs	r3, #12
 800b610:	6033      	str	r3, [r6, #0]
 800b612:	4630      	mov	r0, r6
 800b614:	f000 f86c 	bl	800b6f0 <__malloc_unlock>
 800b618:	e7e3      	b.n	800b5e2 <_malloc_r+0x1e>
 800b61a:	6823      	ldr	r3, [r4, #0]
 800b61c:	1b5b      	subs	r3, r3, r5
 800b61e:	d417      	bmi.n	800b650 <_malloc_r+0x8c>
 800b620:	2b0b      	cmp	r3, #11
 800b622:	d903      	bls.n	800b62c <_malloc_r+0x68>
 800b624:	6023      	str	r3, [r4, #0]
 800b626:	441c      	add	r4, r3
 800b628:	6025      	str	r5, [r4, #0]
 800b62a:	e004      	b.n	800b636 <_malloc_r+0x72>
 800b62c:	6863      	ldr	r3, [r4, #4]
 800b62e:	42a2      	cmp	r2, r4
 800b630:	bf0c      	ite	eq
 800b632:	600b      	streq	r3, [r1, #0]
 800b634:	6053      	strne	r3, [r2, #4]
 800b636:	4630      	mov	r0, r6
 800b638:	f000 f85a 	bl	800b6f0 <__malloc_unlock>
 800b63c:	f104 000b 	add.w	r0, r4, #11
 800b640:	1d23      	adds	r3, r4, #4
 800b642:	f020 0007 	bic.w	r0, r0, #7
 800b646:	1ac2      	subs	r2, r0, r3
 800b648:	d0cc      	beq.n	800b5e4 <_malloc_r+0x20>
 800b64a:	1a1b      	subs	r3, r3, r0
 800b64c:	50a3      	str	r3, [r4, r2]
 800b64e:	e7c9      	b.n	800b5e4 <_malloc_r+0x20>
 800b650:	4622      	mov	r2, r4
 800b652:	6864      	ldr	r4, [r4, #4]
 800b654:	e7cc      	b.n	800b5f0 <_malloc_r+0x2c>
 800b656:	1cc4      	adds	r4, r0, #3
 800b658:	f024 0403 	bic.w	r4, r4, #3
 800b65c:	42a0      	cmp	r0, r4
 800b65e:	d0e3      	beq.n	800b628 <_malloc_r+0x64>
 800b660:	1a21      	subs	r1, r4, r0
 800b662:	4630      	mov	r0, r6
 800b664:	f000 f82e 	bl	800b6c4 <_sbrk_r>
 800b668:	3001      	adds	r0, #1
 800b66a:	d1dd      	bne.n	800b628 <_malloc_r+0x64>
 800b66c:	e7cf      	b.n	800b60e <_malloc_r+0x4a>
 800b66e:	bf00      	nop
 800b670:	200001f4 	.word	0x200001f4
 800b674:	200001f8 	.word	0x200001f8

0800b678 <_realloc_r>:
 800b678:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b67a:	4607      	mov	r7, r0
 800b67c:	4614      	mov	r4, r2
 800b67e:	460e      	mov	r6, r1
 800b680:	b921      	cbnz	r1, 800b68c <_realloc_r+0x14>
 800b682:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800b686:	4611      	mov	r1, r2
 800b688:	f7ff bf9c 	b.w	800b5c4 <_malloc_r>
 800b68c:	b922      	cbnz	r2, 800b698 <_realloc_r+0x20>
 800b68e:	f7ff ff49 	bl	800b524 <_free_r>
 800b692:	4625      	mov	r5, r4
 800b694:	4628      	mov	r0, r5
 800b696:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b698:	f000 f830 	bl	800b6fc <_malloc_usable_size_r>
 800b69c:	42a0      	cmp	r0, r4
 800b69e:	d20f      	bcs.n	800b6c0 <_realloc_r+0x48>
 800b6a0:	4621      	mov	r1, r4
 800b6a2:	4638      	mov	r0, r7
 800b6a4:	f7ff ff8e 	bl	800b5c4 <_malloc_r>
 800b6a8:	4605      	mov	r5, r0
 800b6aa:	2800      	cmp	r0, #0
 800b6ac:	d0f2      	beq.n	800b694 <_realloc_r+0x1c>
 800b6ae:	4631      	mov	r1, r6
 800b6b0:	4622      	mov	r2, r4
 800b6b2:	f7ff ff0f 	bl	800b4d4 <memcpy>
 800b6b6:	4631      	mov	r1, r6
 800b6b8:	4638      	mov	r0, r7
 800b6ba:	f7ff ff33 	bl	800b524 <_free_r>
 800b6be:	e7e9      	b.n	800b694 <_realloc_r+0x1c>
 800b6c0:	4635      	mov	r5, r6
 800b6c2:	e7e7      	b.n	800b694 <_realloc_r+0x1c>

0800b6c4 <_sbrk_r>:
 800b6c4:	b538      	push	{r3, r4, r5, lr}
 800b6c6:	4d06      	ldr	r5, [pc, #24]	; (800b6e0 <_sbrk_r+0x1c>)
 800b6c8:	2300      	movs	r3, #0
 800b6ca:	4604      	mov	r4, r0
 800b6cc:	4608      	mov	r0, r1
 800b6ce:	602b      	str	r3, [r5, #0]
 800b6d0:	f7f9 fa2e 	bl	8004b30 <_sbrk>
 800b6d4:	1c43      	adds	r3, r0, #1
 800b6d6:	d102      	bne.n	800b6de <_sbrk_r+0x1a>
 800b6d8:	682b      	ldr	r3, [r5, #0]
 800b6da:	b103      	cbz	r3, 800b6de <_sbrk_r+0x1a>
 800b6dc:	6023      	str	r3, [r4, #0]
 800b6de:	bd38      	pop	{r3, r4, r5, pc}
 800b6e0:	20000a9c 	.word	0x20000a9c

0800b6e4 <__malloc_lock>:
 800b6e4:	4801      	ldr	r0, [pc, #4]	; (800b6ec <__malloc_lock+0x8>)
 800b6e6:	f000 b811 	b.w	800b70c <__retarget_lock_acquire_recursive>
 800b6ea:	bf00      	nop
 800b6ec:	20000aa4 	.word	0x20000aa4

0800b6f0 <__malloc_unlock>:
 800b6f0:	4801      	ldr	r0, [pc, #4]	; (800b6f8 <__malloc_unlock+0x8>)
 800b6f2:	f000 b80c 	b.w	800b70e <__retarget_lock_release_recursive>
 800b6f6:	bf00      	nop
 800b6f8:	20000aa4 	.word	0x20000aa4

0800b6fc <_malloc_usable_size_r>:
 800b6fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b700:	1f18      	subs	r0, r3, #4
 800b702:	2b00      	cmp	r3, #0
 800b704:	bfbc      	itt	lt
 800b706:	580b      	ldrlt	r3, [r1, r0]
 800b708:	18c0      	addlt	r0, r0, r3
 800b70a:	4770      	bx	lr

0800b70c <__retarget_lock_acquire_recursive>:
 800b70c:	4770      	bx	lr

0800b70e <__retarget_lock_release_recursive>:
 800b70e:	4770      	bx	lr

0800b710 <atan2>:
 800b710:	f000 b836 	b.w	800b780 <__ieee754_atan2>

0800b714 <sqrt>:
 800b714:	b538      	push	{r3, r4, r5, lr}
 800b716:	ed2d 8b02 	vpush	{d8}
 800b71a:	ec55 4b10 	vmov	r4, r5, d0
 800b71e:	f000 f8f9 	bl	800b914 <__ieee754_sqrt>
 800b722:	4b15      	ldr	r3, [pc, #84]	; (800b778 <sqrt+0x64>)
 800b724:	eeb0 8a40 	vmov.f32	s16, s0
 800b728:	eef0 8a60 	vmov.f32	s17, s1
 800b72c:	f993 3000 	ldrsb.w	r3, [r3]
 800b730:	3301      	adds	r3, #1
 800b732:	d019      	beq.n	800b768 <sqrt+0x54>
 800b734:	4622      	mov	r2, r4
 800b736:	462b      	mov	r3, r5
 800b738:	4620      	mov	r0, r4
 800b73a:	4629      	mov	r1, r5
 800b73c:	f7f5 f9f6 	bl	8000b2c <__aeabi_dcmpun>
 800b740:	b990      	cbnz	r0, 800b768 <sqrt+0x54>
 800b742:	2200      	movs	r2, #0
 800b744:	2300      	movs	r3, #0
 800b746:	4620      	mov	r0, r4
 800b748:	4629      	mov	r1, r5
 800b74a:	f7f5 f9c7 	bl	8000adc <__aeabi_dcmplt>
 800b74e:	b158      	cbz	r0, 800b768 <sqrt+0x54>
 800b750:	f7ff fb6a 	bl	800ae28 <__errno>
 800b754:	2321      	movs	r3, #33	; 0x21
 800b756:	6003      	str	r3, [r0, #0]
 800b758:	2200      	movs	r2, #0
 800b75a:	2300      	movs	r3, #0
 800b75c:	4610      	mov	r0, r2
 800b75e:	4619      	mov	r1, r3
 800b760:	f7f5 f874 	bl	800084c <__aeabi_ddiv>
 800b764:	ec41 0b18 	vmov	d8, r0, r1
 800b768:	eeb0 0a48 	vmov.f32	s0, s16
 800b76c:	eef0 0a68 	vmov.f32	s1, s17
 800b770:	ecbd 8b02 	vpop	{d8}
 800b774:	bd38      	pop	{r3, r4, r5, pc}
 800b776:	bf00      	nop
 800b778:	200000f8 	.word	0x200000f8
 800b77c:	00000000 	.word	0x00000000

0800b780 <__ieee754_atan2>:
 800b780:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b784:	ec57 6b11 	vmov	r6, r7, d1
 800b788:	4273      	negs	r3, r6
 800b78a:	f8df e184 	ldr.w	lr, [pc, #388]	; 800b910 <__ieee754_atan2+0x190>
 800b78e:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800b792:	4333      	orrs	r3, r6
 800b794:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800b798:	4573      	cmp	r3, lr
 800b79a:	ec51 0b10 	vmov	r0, r1, d0
 800b79e:	ee11 8a10 	vmov	r8, s2
 800b7a2:	d80a      	bhi.n	800b7ba <__ieee754_atan2+0x3a>
 800b7a4:	4244      	negs	r4, r0
 800b7a6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b7aa:	4304      	orrs	r4, r0
 800b7ac:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800b7b0:	4574      	cmp	r4, lr
 800b7b2:	ee10 9a10 	vmov	r9, s0
 800b7b6:	468c      	mov	ip, r1
 800b7b8:	d907      	bls.n	800b7ca <__ieee754_atan2+0x4a>
 800b7ba:	4632      	mov	r2, r6
 800b7bc:	463b      	mov	r3, r7
 800b7be:	f7f4 fd65 	bl	800028c <__adddf3>
 800b7c2:	ec41 0b10 	vmov	d0, r0, r1
 800b7c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b7ca:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800b7ce:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800b7d2:	4334      	orrs	r4, r6
 800b7d4:	d103      	bne.n	800b7de <__ieee754_atan2+0x5e>
 800b7d6:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b7da:	f000 b951 	b.w	800ba80 <atan>
 800b7de:	17bc      	asrs	r4, r7, #30
 800b7e0:	f004 0402 	and.w	r4, r4, #2
 800b7e4:	ea53 0909 	orrs.w	r9, r3, r9
 800b7e8:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800b7ec:	d107      	bne.n	800b7fe <__ieee754_atan2+0x7e>
 800b7ee:	2c02      	cmp	r4, #2
 800b7f0:	d060      	beq.n	800b8b4 <__ieee754_atan2+0x134>
 800b7f2:	2c03      	cmp	r4, #3
 800b7f4:	d1e5      	bne.n	800b7c2 <__ieee754_atan2+0x42>
 800b7f6:	a142      	add	r1, pc, #264	; (adr r1, 800b900 <__ieee754_atan2+0x180>)
 800b7f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b7fc:	e7e1      	b.n	800b7c2 <__ieee754_atan2+0x42>
 800b7fe:	ea52 0808 	orrs.w	r8, r2, r8
 800b802:	d106      	bne.n	800b812 <__ieee754_atan2+0x92>
 800b804:	f1bc 0f00 	cmp.w	ip, #0
 800b808:	da5f      	bge.n	800b8ca <__ieee754_atan2+0x14a>
 800b80a:	a13f      	add	r1, pc, #252	; (adr r1, 800b908 <__ieee754_atan2+0x188>)
 800b80c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b810:	e7d7      	b.n	800b7c2 <__ieee754_atan2+0x42>
 800b812:	4572      	cmp	r2, lr
 800b814:	d10f      	bne.n	800b836 <__ieee754_atan2+0xb6>
 800b816:	4293      	cmp	r3, r2
 800b818:	f104 34ff 	add.w	r4, r4, #4294967295
 800b81c:	d107      	bne.n	800b82e <__ieee754_atan2+0xae>
 800b81e:	2c02      	cmp	r4, #2
 800b820:	d84c      	bhi.n	800b8bc <__ieee754_atan2+0x13c>
 800b822:	4b35      	ldr	r3, [pc, #212]	; (800b8f8 <__ieee754_atan2+0x178>)
 800b824:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800b828:	e9d4 0100 	ldrd	r0, r1, [r4]
 800b82c:	e7c9      	b.n	800b7c2 <__ieee754_atan2+0x42>
 800b82e:	2c02      	cmp	r4, #2
 800b830:	d848      	bhi.n	800b8c4 <__ieee754_atan2+0x144>
 800b832:	4b32      	ldr	r3, [pc, #200]	; (800b8fc <__ieee754_atan2+0x17c>)
 800b834:	e7f6      	b.n	800b824 <__ieee754_atan2+0xa4>
 800b836:	4573      	cmp	r3, lr
 800b838:	d0e4      	beq.n	800b804 <__ieee754_atan2+0x84>
 800b83a:	1a9b      	subs	r3, r3, r2
 800b83c:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800b840:	ea4f 5223 	mov.w	r2, r3, asr #20
 800b844:	da1e      	bge.n	800b884 <__ieee754_atan2+0x104>
 800b846:	2f00      	cmp	r7, #0
 800b848:	da01      	bge.n	800b84e <__ieee754_atan2+0xce>
 800b84a:	323c      	adds	r2, #60	; 0x3c
 800b84c:	db1e      	blt.n	800b88c <__ieee754_atan2+0x10c>
 800b84e:	4632      	mov	r2, r6
 800b850:	463b      	mov	r3, r7
 800b852:	f7f4 fffb 	bl	800084c <__aeabi_ddiv>
 800b856:	ec41 0b10 	vmov	d0, r0, r1
 800b85a:	f000 fab1 	bl	800bdc0 <fabs>
 800b85e:	f000 f90f 	bl	800ba80 <atan>
 800b862:	ec51 0b10 	vmov	r0, r1, d0
 800b866:	2c01      	cmp	r4, #1
 800b868:	d013      	beq.n	800b892 <__ieee754_atan2+0x112>
 800b86a:	2c02      	cmp	r4, #2
 800b86c:	d015      	beq.n	800b89a <__ieee754_atan2+0x11a>
 800b86e:	2c00      	cmp	r4, #0
 800b870:	d0a7      	beq.n	800b7c2 <__ieee754_atan2+0x42>
 800b872:	a319      	add	r3, pc, #100	; (adr r3, 800b8d8 <__ieee754_atan2+0x158>)
 800b874:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b878:	f7f4 fd06 	bl	8000288 <__aeabi_dsub>
 800b87c:	a318      	add	r3, pc, #96	; (adr r3, 800b8e0 <__ieee754_atan2+0x160>)
 800b87e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b882:	e014      	b.n	800b8ae <__ieee754_atan2+0x12e>
 800b884:	a118      	add	r1, pc, #96	; (adr r1, 800b8e8 <__ieee754_atan2+0x168>)
 800b886:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b88a:	e7ec      	b.n	800b866 <__ieee754_atan2+0xe6>
 800b88c:	2000      	movs	r0, #0
 800b88e:	2100      	movs	r1, #0
 800b890:	e7e9      	b.n	800b866 <__ieee754_atan2+0xe6>
 800b892:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b896:	4619      	mov	r1, r3
 800b898:	e793      	b.n	800b7c2 <__ieee754_atan2+0x42>
 800b89a:	a30f      	add	r3, pc, #60	; (adr r3, 800b8d8 <__ieee754_atan2+0x158>)
 800b89c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8a0:	f7f4 fcf2 	bl	8000288 <__aeabi_dsub>
 800b8a4:	4602      	mov	r2, r0
 800b8a6:	460b      	mov	r3, r1
 800b8a8:	a10d      	add	r1, pc, #52	; (adr r1, 800b8e0 <__ieee754_atan2+0x160>)
 800b8aa:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b8ae:	f7f4 fceb 	bl	8000288 <__aeabi_dsub>
 800b8b2:	e786      	b.n	800b7c2 <__ieee754_atan2+0x42>
 800b8b4:	a10a      	add	r1, pc, #40	; (adr r1, 800b8e0 <__ieee754_atan2+0x160>)
 800b8b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b8ba:	e782      	b.n	800b7c2 <__ieee754_atan2+0x42>
 800b8bc:	a10c      	add	r1, pc, #48	; (adr r1, 800b8f0 <__ieee754_atan2+0x170>)
 800b8be:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b8c2:	e77e      	b.n	800b7c2 <__ieee754_atan2+0x42>
 800b8c4:	2000      	movs	r0, #0
 800b8c6:	2100      	movs	r1, #0
 800b8c8:	e77b      	b.n	800b7c2 <__ieee754_atan2+0x42>
 800b8ca:	a107      	add	r1, pc, #28	; (adr r1, 800b8e8 <__ieee754_atan2+0x168>)
 800b8cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b8d0:	e777      	b.n	800b7c2 <__ieee754_atan2+0x42>
 800b8d2:	bf00      	nop
 800b8d4:	f3af 8000 	nop.w
 800b8d8:	33145c07 	.word	0x33145c07
 800b8dc:	3ca1a626 	.word	0x3ca1a626
 800b8e0:	54442d18 	.word	0x54442d18
 800b8e4:	400921fb 	.word	0x400921fb
 800b8e8:	54442d18 	.word	0x54442d18
 800b8ec:	3ff921fb 	.word	0x3ff921fb
 800b8f0:	54442d18 	.word	0x54442d18
 800b8f4:	3fe921fb 	.word	0x3fe921fb
 800b8f8:	0800bed8 	.word	0x0800bed8
 800b8fc:	0800bef0 	.word	0x0800bef0
 800b900:	54442d18 	.word	0x54442d18
 800b904:	c00921fb 	.word	0xc00921fb
 800b908:	54442d18 	.word	0x54442d18
 800b90c:	bff921fb 	.word	0xbff921fb
 800b910:	7ff00000 	.word	0x7ff00000

0800b914 <__ieee754_sqrt>:
 800b914:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b918:	ec55 4b10 	vmov	r4, r5, d0
 800b91c:	4e56      	ldr	r6, [pc, #344]	; (800ba78 <__ieee754_sqrt+0x164>)
 800b91e:	43ae      	bics	r6, r5
 800b920:	ee10 0a10 	vmov	r0, s0
 800b924:	ee10 3a10 	vmov	r3, s0
 800b928:	4629      	mov	r1, r5
 800b92a:	462a      	mov	r2, r5
 800b92c:	d110      	bne.n	800b950 <__ieee754_sqrt+0x3c>
 800b92e:	ee10 2a10 	vmov	r2, s0
 800b932:	462b      	mov	r3, r5
 800b934:	f7f4 fe60 	bl	80005f8 <__aeabi_dmul>
 800b938:	4602      	mov	r2, r0
 800b93a:	460b      	mov	r3, r1
 800b93c:	4620      	mov	r0, r4
 800b93e:	4629      	mov	r1, r5
 800b940:	f7f4 fca4 	bl	800028c <__adddf3>
 800b944:	4604      	mov	r4, r0
 800b946:	460d      	mov	r5, r1
 800b948:	ec45 4b10 	vmov	d0, r4, r5
 800b94c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b950:	2d00      	cmp	r5, #0
 800b952:	dc10      	bgt.n	800b976 <__ieee754_sqrt+0x62>
 800b954:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800b958:	4330      	orrs	r0, r6
 800b95a:	d0f5      	beq.n	800b948 <__ieee754_sqrt+0x34>
 800b95c:	b15d      	cbz	r5, 800b976 <__ieee754_sqrt+0x62>
 800b95e:	ee10 2a10 	vmov	r2, s0
 800b962:	462b      	mov	r3, r5
 800b964:	ee10 0a10 	vmov	r0, s0
 800b968:	f7f4 fc8e 	bl	8000288 <__aeabi_dsub>
 800b96c:	4602      	mov	r2, r0
 800b96e:	460b      	mov	r3, r1
 800b970:	f7f4 ff6c 	bl	800084c <__aeabi_ddiv>
 800b974:	e7e6      	b.n	800b944 <__ieee754_sqrt+0x30>
 800b976:	1509      	asrs	r1, r1, #20
 800b978:	d076      	beq.n	800ba68 <__ieee754_sqrt+0x154>
 800b97a:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800b97e:	07ce      	lsls	r6, r1, #31
 800b980:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 800b984:	bf5e      	ittt	pl
 800b986:	0fda      	lsrpl	r2, r3, #31
 800b988:	005b      	lslpl	r3, r3, #1
 800b98a:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 800b98e:	0fda      	lsrs	r2, r3, #31
 800b990:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 800b994:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 800b998:	2000      	movs	r0, #0
 800b99a:	106d      	asrs	r5, r5, #1
 800b99c:	005b      	lsls	r3, r3, #1
 800b99e:	f04f 0e16 	mov.w	lr, #22
 800b9a2:	4684      	mov	ip, r0
 800b9a4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800b9a8:	eb0c 0401 	add.w	r4, ip, r1
 800b9ac:	4294      	cmp	r4, r2
 800b9ae:	bfde      	ittt	le
 800b9b0:	1b12      	suble	r2, r2, r4
 800b9b2:	eb04 0c01 	addle.w	ip, r4, r1
 800b9b6:	1840      	addle	r0, r0, r1
 800b9b8:	0052      	lsls	r2, r2, #1
 800b9ba:	f1be 0e01 	subs.w	lr, lr, #1
 800b9be:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800b9c2:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800b9c6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b9ca:	d1ed      	bne.n	800b9a8 <__ieee754_sqrt+0x94>
 800b9cc:	4671      	mov	r1, lr
 800b9ce:	2720      	movs	r7, #32
 800b9d0:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800b9d4:	4562      	cmp	r2, ip
 800b9d6:	eb04 060e 	add.w	r6, r4, lr
 800b9da:	dc02      	bgt.n	800b9e2 <__ieee754_sqrt+0xce>
 800b9dc:	d113      	bne.n	800ba06 <__ieee754_sqrt+0xf2>
 800b9de:	429e      	cmp	r6, r3
 800b9e0:	d811      	bhi.n	800ba06 <__ieee754_sqrt+0xf2>
 800b9e2:	2e00      	cmp	r6, #0
 800b9e4:	eb06 0e04 	add.w	lr, r6, r4
 800b9e8:	da43      	bge.n	800ba72 <__ieee754_sqrt+0x15e>
 800b9ea:	f1be 0f00 	cmp.w	lr, #0
 800b9ee:	db40      	blt.n	800ba72 <__ieee754_sqrt+0x15e>
 800b9f0:	f10c 0801 	add.w	r8, ip, #1
 800b9f4:	eba2 020c 	sub.w	r2, r2, ip
 800b9f8:	429e      	cmp	r6, r3
 800b9fa:	bf88      	it	hi
 800b9fc:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800ba00:	1b9b      	subs	r3, r3, r6
 800ba02:	4421      	add	r1, r4
 800ba04:	46c4      	mov	ip, r8
 800ba06:	0052      	lsls	r2, r2, #1
 800ba08:	3f01      	subs	r7, #1
 800ba0a:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800ba0e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800ba12:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800ba16:	d1dd      	bne.n	800b9d4 <__ieee754_sqrt+0xc0>
 800ba18:	4313      	orrs	r3, r2
 800ba1a:	d006      	beq.n	800ba2a <__ieee754_sqrt+0x116>
 800ba1c:	1c4c      	adds	r4, r1, #1
 800ba1e:	bf13      	iteet	ne
 800ba20:	3101      	addne	r1, #1
 800ba22:	3001      	addeq	r0, #1
 800ba24:	4639      	moveq	r1, r7
 800ba26:	f021 0101 	bicne.w	r1, r1, #1
 800ba2a:	1043      	asrs	r3, r0, #1
 800ba2c:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800ba30:	0849      	lsrs	r1, r1, #1
 800ba32:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800ba36:	07c2      	lsls	r2, r0, #31
 800ba38:	bf48      	it	mi
 800ba3a:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 800ba3e:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 800ba42:	460c      	mov	r4, r1
 800ba44:	463d      	mov	r5, r7
 800ba46:	e77f      	b.n	800b948 <__ieee754_sqrt+0x34>
 800ba48:	0ada      	lsrs	r2, r3, #11
 800ba4a:	3815      	subs	r0, #21
 800ba4c:	055b      	lsls	r3, r3, #21
 800ba4e:	2a00      	cmp	r2, #0
 800ba50:	d0fa      	beq.n	800ba48 <__ieee754_sqrt+0x134>
 800ba52:	02d7      	lsls	r7, r2, #11
 800ba54:	d50a      	bpl.n	800ba6c <__ieee754_sqrt+0x158>
 800ba56:	f1c1 0420 	rsb	r4, r1, #32
 800ba5a:	fa23 f404 	lsr.w	r4, r3, r4
 800ba5e:	1e4d      	subs	r5, r1, #1
 800ba60:	408b      	lsls	r3, r1
 800ba62:	4322      	orrs	r2, r4
 800ba64:	1b41      	subs	r1, r0, r5
 800ba66:	e788      	b.n	800b97a <__ieee754_sqrt+0x66>
 800ba68:	4608      	mov	r0, r1
 800ba6a:	e7f0      	b.n	800ba4e <__ieee754_sqrt+0x13a>
 800ba6c:	0052      	lsls	r2, r2, #1
 800ba6e:	3101      	adds	r1, #1
 800ba70:	e7ef      	b.n	800ba52 <__ieee754_sqrt+0x13e>
 800ba72:	46e0      	mov	r8, ip
 800ba74:	e7be      	b.n	800b9f4 <__ieee754_sqrt+0xe0>
 800ba76:	bf00      	nop
 800ba78:	7ff00000 	.word	0x7ff00000
 800ba7c:	00000000 	.word	0x00000000

0800ba80 <atan>:
 800ba80:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba84:	ec55 4b10 	vmov	r4, r5, d0
 800ba88:	4bc3      	ldr	r3, [pc, #780]	; (800bd98 <atan+0x318>)
 800ba8a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800ba8e:	429e      	cmp	r6, r3
 800ba90:	46ab      	mov	fp, r5
 800ba92:	dd18      	ble.n	800bac6 <atan+0x46>
 800ba94:	4bc1      	ldr	r3, [pc, #772]	; (800bd9c <atan+0x31c>)
 800ba96:	429e      	cmp	r6, r3
 800ba98:	dc01      	bgt.n	800ba9e <atan+0x1e>
 800ba9a:	d109      	bne.n	800bab0 <atan+0x30>
 800ba9c:	b144      	cbz	r4, 800bab0 <atan+0x30>
 800ba9e:	4622      	mov	r2, r4
 800baa0:	462b      	mov	r3, r5
 800baa2:	4620      	mov	r0, r4
 800baa4:	4629      	mov	r1, r5
 800baa6:	f7f4 fbf1 	bl	800028c <__adddf3>
 800baaa:	4604      	mov	r4, r0
 800baac:	460d      	mov	r5, r1
 800baae:	e006      	b.n	800babe <atan+0x3e>
 800bab0:	f1bb 0f00 	cmp.w	fp, #0
 800bab4:	f300 8131 	bgt.w	800bd1a <atan+0x29a>
 800bab8:	a59b      	add	r5, pc, #620	; (adr r5, 800bd28 <atan+0x2a8>)
 800baba:	e9d5 4500 	ldrd	r4, r5, [r5]
 800babe:	ec45 4b10 	vmov	d0, r4, r5
 800bac2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bac6:	4bb6      	ldr	r3, [pc, #728]	; (800bda0 <atan+0x320>)
 800bac8:	429e      	cmp	r6, r3
 800baca:	dc14      	bgt.n	800baf6 <atan+0x76>
 800bacc:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800bad0:	429e      	cmp	r6, r3
 800bad2:	dc0d      	bgt.n	800baf0 <atan+0x70>
 800bad4:	a396      	add	r3, pc, #600	; (adr r3, 800bd30 <atan+0x2b0>)
 800bad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bada:	ee10 0a10 	vmov	r0, s0
 800bade:	4629      	mov	r1, r5
 800bae0:	f7f4 fbd4 	bl	800028c <__adddf3>
 800bae4:	4baf      	ldr	r3, [pc, #700]	; (800bda4 <atan+0x324>)
 800bae6:	2200      	movs	r2, #0
 800bae8:	f7f5 f816 	bl	8000b18 <__aeabi_dcmpgt>
 800baec:	2800      	cmp	r0, #0
 800baee:	d1e6      	bne.n	800babe <atan+0x3e>
 800baf0:	f04f 3aff 	mov.w	sl, #4294967295
 800baf4:	e02b      	b.n	800bb4e <atan+0xce>
 800baf6:	f000 f963 	bl	800bdc0 <fabs>
 800bafa:	4bab      	ldr	r3, [pc, #684]	; (800bda8 <atan+0x328>)
 800bafc:	429e      	cmp	r6, r3
 800bafe:	ec55 4b10 	vmov	r4, r5, d0
 800bb02:	f300 80bf 	bgt.w	800bc84 <atan+0x204>
 800bb06:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800bb0a:	429e      	cmp	r6, r3
 800bb0c:	f300 80a0 	bgt.w	800bc50 <atan+0x1d0>
 800bb10:	ee10 2a10 	vmov	r2, s0
 800bb14:	ee10 0a10 	vmov	r0, s0
 800bb18:	462b      	mov	r3, r5
 800bb1a:	4629      	mov	r1, r5
 800bb1c:	f7f4 fbb6 	bl	800028c <__adddf3>
 800bb20:	4ba0      	ldr	r3, [pc, #640]	; (800bda4 <atan+0x324>)
 800bb22:	2200      	movs	r2, #0
 800bb24:	f7f4 fbb0 	bl	8000288 <__aeabi_dsub>
 800bb28:	2200      	movs	r2, #0
 800bb2a:	4606      	mov	r6, r0
 800bb2c:	460f      	mov	r7, r1
 800bb2e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800bb32:	4620      	mov	r0, r4
 800bb34:	4629      	mov	r1, r5
 800bb36:	f7f4 fba9 	bl	800028c <__adddf3>
 800bb3a:	4602      	mov	r2, r0
 800bb3c:	460b      	mov	r3, r1
 800bb3e:	4630      	mov	r0, r6
 800bb40:	4639      	mov	r1, r7
 800bb42:	f7f4 fe83 	bl	800084c <__aeabi_ddiv>
 800bb46:	f04f 0a00 	mov.w	sl, #0
 800bb4a:	4604      	mov	r4, r0
 800bb4c:	460d      	mov	r5, r1
 800bb4e:	4622      	mov	r2, r4
 800bb50:	462b      	mov	r3, r5
 800bb52:	4620      	mov	r0, r4
 800bb54:	4629      	mov	r1, r5
 800bb56:	f7f4 fd4f 	bl	80005f8 <__aeabi_dmul>
 800bb5a:	4602      	mov	r2, r0
 800bb5c:	460b      	mov	r3, r1
 800bb5e:	4680      	mov	r8, r0
 800bb60:	4689      	mov	r9, r1
 800bb62:	f7f4 fd49 	bl	80005f8 <__aeabi_dmul>
 800bb66:	a374      	add	r3, pc, #464	; (adr r3, 800bd38 <atan+0x2b8>)
 800bb68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb6c:	4606      	mov	r6, r0
 800bb6e:	460f      	mov	r7, r1
 800bb70:	f7f4 fd42 	bl	80005f8 <__aeabi_dmul>
 800bb74:	a372      	add	r3, pc, #456	; (adr r3, 800bd40 <atan+0x2c0>)
 800bb76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb7a:	f7f4 fb87 	bl	800028c <__adddf3>
 800bb7e:	4632      	mov	r2, r6
 800bb80:	463b      	mov	r3, r7
 800bb82:	f7f4 fd39 	bl	80005f8 <__aeabi_dmul>
 800bb86:	a370      	add	r3, pc, #448	; (adr r3, 800bd48 <atan+0x2c8>)
 800bb88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb8c:	f7f4 fb7e 	bl	800028c <__adddf3>
 800bb90:	4632      	mov	r2, r6
 800bb92:	463b      	mov	r3, r7
 800bb94:	f7f4 fd30 	bl	80005f8 <__aeabi_dmul>
 800bb98:	a36d      	add	r3, pc, #436	; (adr r3, 800bd50 <atan+0x2d0>)
 800bb9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb9e:	f7f4 fb75 	bl	800028c <__adddf3>
 800bba2:	4632      	mov	r2, r6
 800bba4:	463b      	mov	r3, r7
 800bba6:	f7f4 fd27 	bl	80005f8 <__aeabi_dmul>
 800bbaa:	a36b      	add	r3, pc, #428	; (adr r3, 800bd58 <atan+0x2d8>)
 800bbac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbb0:	f7f4 fb6c 	bl	800028c <__adddf3>
 800bbb4:	4632      	mov	r2, r6
 800bbb6:	463b      	mov	r3, r7
 800bbb8:	f7f4 fd1e 	bl	80005f8 <__aeabi_dmul>
 800bbbc:	a368      	add	r3, pc, #416	; (adr r3, 800bd60 <atan+0x2e0>)
 800bbbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbc2:	f7f4 fb63 	bl	800028c <__adddf3>
 800bbc6:	4642      	mov	r2, r8
 800bbc8:	464b      	mov	r3, r9
 800bbca:	f7f4 fd15 	bl	80005f8 <__aeabi_dmul>
 800bbce:	a366      	add	r3, pc, #408	; (adr r3, 800bd68 <atan+0x2e8>)
 800bbd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbd4:	4680      	mov	r8, r0
 800bbd6:	4689      	mov	r9, r1
 800bbd8:	4630      	mov	r0, r6
 800bbda:	4639      	mov	r1, r7
 800bbdc:	f7f4 fd0c 	bl	80005f8 <__aeabi_dmul>
 800bbe0:	a363      	add	r3, pc, #396	; (adr r3, 800bd70 <atan+0x2f0>)
 800bbe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbe6:	f7f4 fb4f 	bl	8000288 <__aeabi_dsub>
 800bbea:	4632      	mov	r2, r6
 800bbec:	463b      	mov	r3, r7
 800bbee:	f7f4 fd03 	bl	80005f8 <__aeabi_dmul>
 800bbf2:	a361      	add	r3, pc, #388	; (adr r3, 800bd78 <atan+0x2f8>)
 800bbf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbf8:	f7f4 fb46 	bl	8000288 <__aeabi_dsub>
 800bbfc:	4632      	mov	r2, r6
 800bbfe:	463b      	mov	r3, r7
 800bc00:	f7f4 fcfa 	bl	80005f8 <__aeabi_dmul>
 800bc04:	a35e      	add	r3, pc, #376	; (adr r3, 800bd80 <atan+0x300>)
 800bc06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc0a:	f7f4 fb3d 	bl	8000288 <__aeabi_dsub>
 800bc0e:	4632      	mov	r2, r6
 800bc10:	463b      	mov	r3, r7
 800bc12:	f7f4 fcf1 	bl	80005f8 <__aeabi_dmul>
 800bc16:	a35c      	add	r3, pc, #368	; (adr r3, 800bd88 <atan+0x308>)
 800bc18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc1c:	f7f4 fb34 	bl	8000288 <__aeabi_dsub>
 800bc20:	4632      	mov	r2, r6
 800bc22:	463b      	mov	r3, r7
 800bc24:	f7f4 fce8 	bl	80005f8 <__aeabi_dmul>
 800bc28:	4602      	mov	r2, r0
 800bc2a:	460b      	mov	r3, r1
 800bc2c:	4640      	mov	r0, r8
 800bc2e:	4649      	mov	r1, r9
 800bc30:	f7f4 fb2c 	bl	800028c <__adddf3>
 800bc34:	4622      	mov	r2, r4
 800bc36:	462b      	mov	r3, r5
 800bc38:	f7f4 fcde 	bl	80005f8 <__aeabi_dmul>
 800bc3c:	f1ba 3fff 	cmp.w	sl, #4294967295
 800bc40:	4602      	mov	r2, r0
 800bc42:	460b      	mov	r3, r1
 800bc44:	d14b      	bne.n	800bcde <atan+0x25e>
 800bc46:	4620      	mov	r0, r4
 800bc48:	4629      	mov	r1, r5
 800bc4a:	f7f4 fb1d 	bl	8000288 <__aeabi_dsub>
 800bc4e:	e72c      	b.n	800baaa <atan+0x2a>
 800bc50:	ee10 0a10 	vmov	r0, s0
 800bc54:	4b53      	ldr	r3, [pc, #332]	; (800bda4 <atan+0x324>)
 800bc56:	2200      	movs	r2, #0
 800bc58:	4629      	mov	r1, r5
 800bc5a:	f7f4 fb15 	bl	8000288 <__aeabi_dsub>
 800bc5e:	4b51      	ldr	r3, [pc, #324]	; (800bda4 <atan+0x324>)
 800bc60:	4606      	mov	r6, r0
 800bc62:	460f      	mov	r7, r1
 800bc64:	2200      	movs	r2, #0
 800bc66:	4620      	mov	r0, r4
 800bc68:	4629      	mov	r1, r5
 800bc6a:	f7f4 fb0f 	bl	800028c <__adddf3>
 800bc6e:	4602      	mov	r2, r0
 800bc70:	460b      	mov	r3, r1
 800bc72:	4630      	mov	r0, r6
 800bc74:	4639      	mov	r1, r7
 800bc76:	f7f4 fde9 	bl	800084c <__aeabi_ddiv>
 800bc7a:	f04f 0a01 	mov.w	sl, #1
 800bc7e:	4604      	mov	r4, r0
 800bc80:	460d      	mov	r5, r1
 800bc82:	e764      	b.n	800bb4e <atan+0xce>
 800bc84:	4b49      	ldr	r3, [pc, #292]	; (800bdac <atan+0x32c>)
 800bc86:	429e      	cmp	r6, r3
 800bc88:	da1d      	bge.n	800bcc6 <atan+0x246>
 800bc8a:	ee10 0a10 	vmov	r0, s0
 800bc8e:	4b48      	ldr	r3, [pc, #288]	; (800bdb0 <atan+0x330>)
 800bc90:	2200      	movs	r2, #0
 800bc92:	4629      	mov	r1, r5
 800bc94:	f7f4 faf8 	bl	8000288 <__aeabi_dsub>
 800bc98:	4b45      	ldr	r3, [pc, #276]	; (800bdb0 <atan+0x330>)
 800bc9a:	4606      	mov	r6, r0
 800bc9c:	460f      	mov	r7, r1
 800bc9e:	2200      	movs	r2, #0
 800bca0:	4620      	mov	r0, r4
 800bca2:	4629      	mov	r1, r5
 800bca4:	f7f4 fca8 	bl	80005f8 <__aeabi_dmul>
 800bca8:	4b3e      	ldr	r3, [pc, #248]	; (800bda4 <atan+0x324>)
 800bcaa:	2200      	movs	r2, #0
 800bcac:	f7f4 faee 	bl	800028c <__adddf3>
 800bcb0:	4602      	mov	r2, r0
 800bcb2:	460b      	mov	r3, r1
 800bcb4:	4630      	mov	r0, r6
 800bcb6:	4639      	mov	r1, r7
 800bcb8:	f7f4 fdc8 	bl	800084c <__aeabi_ddiv>
 800bcbc:	f04f 0a02 	mov.w	sl, #2
 800bcc0:	4604      	mov	r4, r0
 800bcc2:	460d      	mov	r5, r1
 800bcc4:	e743      	b.n	800bb4e <atan+0xce>
 800bcc6:	462b      	mov	r3, r5
 800bcc8:	ee10 2a10 	vmov	r2, s0
 800bccc:	4939      	ldr	r1, [pc, #228]	; (800bdb4 <atan+0x334>)
 800bcce:	2000      	movs	r0, #0
 800bcd0:	f7f4 fdbc 	bl	800084c <__aeabi_ddiv>
 800bcd4:	f04f 0a03 	mov.w	sl, #3
 800bcd8:	4604      	mov	r4, r0
 800bcda:	460d      	mov	r5, r1
 800bcdc:	e737      	b.n	800bb4e <atan+0xce>
 800bcde:	4b36      	ldr	r3, [pc, #216]	; (800bdb8 <atan+0x338>)
 800bce0:	4e36      	ldr	r6, [pc, #216]	; (800bdbc <atan+0x33c>)
 800bce2:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800bce6:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800bcea:	e9da 2300 	ldrd	r2, r3, [sl]
 800bcee:	f7f4 facb 	bl	8000288 <__aeabi_dsub>
 800bcf2:	4622      	mov	r2, r4
 800bcf4:	462b      	mov	r3, r5
 800bcf6:	f7f4 fac7 	bl	8000288 <__aeabi_dsub>
 800bcfa:	4602      	mov	r2, r0
 800bcfc:	460b      	mov	r3, r1
 800bcfe:	e9d6 0100 	ldrd	r0, r1, [r6]
 800bd02:	f7f4 fac1 	bl	8000288 <__aeabi_dsub>
 800bd06:	f1bb 0f00 	cmp.w	fp, #0
 800bd0a:	4604      	mov	r4, r0
 800bd0c:	460d      	mov	r5, r1
 800bd0e:	f6bf aed6 	bge.w	800babe <atan+0x3e>
 800bd12:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bd16:	461d      	mov	r5, r3
 800bd18:	e6d1      	b.n	800babe <atan+0x3e>
 800bd1a:	a51d      	add	r5, pc, #116	; (adr r5, 800bd90 <atan+0x310>)
 800bd1c:	e9d5 4500 	ldrd	r4, r5, [r5]
 800bd20:	e6cd      	b.n	800babe <atan+0x3e>
 800bd22:	bf00      	nop
 800bd24:	f3af 8000 	nop.w
 800bd28:	54442d18 	.word	0x54442d18
 800bd2c:	bff921fb 	.word	0xbff921fb
 800bd30:	8800759c 	.word	0x8800759c
 800bd34:	7e37e43c 	.word	0x7e37e43c
 800bd38:	e322da11 	.word	0xe322da11
 800bd3c:	3f90ad3a 	.word	0x3f90ad3a
 800bd40:	24760deb 	.word	0x24760deb
 800bd44:	3fa97b4b 	.word	0x3fa97b4b
 800bd48:	a0d03d51 	.word	0xa0d03d51
 800bd4c:	3fb10d66 	.word	0x3fb10d66
 800bd50:	c54c206e 	.word	0xc54c206e
 800bd54:	3fb745cd 	.word	0x3fb745cd
 800bd58:	920083ff 	.word	0x920083ff
 800bd5c:	3fc24924 	.word	0x3fc24924
 800bd60:	5555550d 	.word	0x5555550d
 800bd64:	3fd55555 	.word	0x3fd55555
 800bd68:	2c6a6c2f 	.word	0x2c6a6c2f
 800bd6c:	bfa2b444 	.word	0xbfa2b444
 800bd70:	52defd9a 	.word	0x52defd9a
 800bd74:	3fadde2d 	.word	0x3fadde2d
 800bd78:	af749a6d 	.word	0xaf749a6d
 800bd7c:	3fb3b0f2 	.word	0x3fb3b0f2
 800bd80:	fe231671 	.word	0xfe231671
 800bd84:	3fbc71c6 	.word	0x3fbc71c6
 800bd88:	9998ebc4 	.word	0x9998ebc4
 800bd8c:	3fc99999 	.word	0x3fc99999
 800bd90:	54442d18 	.word	0x54442d18
 800bd94:	3ff921fb 	.word	0x3ff921fb
 800bd98:	440fffff 	.word	0x440fffff
 800bd9c:	7ff00000 	.word	0x7ff00000
 800bda0:	3fdbffff 	.word	0x3fdbffff
 800bda4:	3ff00000 	.word	0x3ff00000
 800bda8:	3ff2ffff 	.word	0x3ff2ffff
 800bdac:	40038000 	.word	0x40038000
 800bdb0:	3ff80000 	.word	0x3ff80000
 800bdb4:	bff00000 	.word	0xbff00000
 800bdb8:	0800bf28 	.word	0x0800bf28
 800bdbc:	0800bf08 	.word	0x0800bf08

0800bdc0 <fabs>:
 800bdc0:	ec51 0b10 	vmov	r0, r1, d0
 800bdc4:	ee10 2a10 	vmov	r2, s0
 800bdc8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800bdcc:	ec43 2b10 	vmov	d0, r2, r3
 800bdd0:	4770      	bx	lr
	...

0800bdd4 <_init>:
 800bdd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bdd6:	bf00      	nop
 800bdd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bdda:	bc08      	pop	{r3}
 800bddc:	469e      	mov	lr, r3
 800bdde:	4770      	bx	lr

0800bde0 <_fini>:
 800bde0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bde2:	bf00      	nop
 800bde4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bde6:	bc08      	pop	{r3}
 800bde8:	469e      	mov	lr, r3
 800bdea:	4770      	bx	lr
