Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Oct 07 14:56:48 2015
| Host         : NB-Nacosta running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Basys3_control_sets_placed.rpt
| Design       : Basys3
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     7 |
| Minimum Number of register sites lost to control set restrictions |    16 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              54 |           14 |
| Yes          | No                    | No                     |              32 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------+--------------------------------------------------------+------------------+----------------+
|  Clock Signal  |     Enable Signal     |                    Set/Reset Signal                    | Slice Load Count | Bel Load Count |
+----------------+-----------------------+--------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                       |                                                        |                2 |              3 |
|  clock_BUFG    |                       |                                                        |                6 |             15 |
|  clock_BUFG    | inst_PC/reg_reg[15]_3 |                                                        |                4 |             16 |
|  clock_BUFG    | inst_PC/reg_reg[15]_2 |                                                        |                4 |             16 |
|  clk_IBUF_BUFG |                       | inst_Led_Driver/eqOp                                   |                7 |             27 |
|  clk_IBUF_BUFG |                       | inst_Clock_Divider/clock_divide_counter_reg[0]_i_1_n_2 |                7 |             27 |
|  clock_BUFG    | inst_PC/write         |                                                        |               16 |             64 |
+----------------+-----------------------+--------------------------------------------------------+------------------+----------------+


