Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Oct 17 14:56:20 2024
| Host         : RGWIN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Lab3_FPGA_timing_summary_routed.rpt -pb Lab3_FPGA_timing_summary_routed.pb -rpx Lab3_FPGA_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab3_FPGA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  56          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (56)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (86)
5. checking no_input_delay (11)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (56)
-------------------------
 There are 56 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (86)
-------------------------------------------------
 There are 86 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   97          inf        0.000                      0                   97           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            97 Endpoints
Min Delay            97 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PPPC/direction_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.583ns  (logic 4.529ns (52.769%)  route 4.054ns (47.231%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDRE                         0.000     0.000 r  PPPC/direction_reg/C
    SLICE_X64Y35         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  PPPC/direction_reg/Q
                         net (fo=7, routed)           1.390     1.908    PPPC/direction
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.150     2.058 r  PPPC/seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.999     3.057    PPPC/seg_OBUF[2]_inst_i_2_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I0_O)        0.326     3.383 r  PPPC/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.664     5.048    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.583 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.583    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PPPC/direction_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.074ns  (logic 4.295ns (53.195%)  route 3.779ns (46.805%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDRE                         0.000     0.000 r  PPPC/direction_reg/C
    SLICE_X64Y35         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  PPPC/direction_reg/Q
                         net (fo=7, routed)           1.756     2.274    PPPC/direction
    SLICE_X63Y23         LUT2 (Prop_lut2_I0_O)        0.124     2.398 r  PPPC/seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.363     2.762    PPPC/seg_OBUF[1]_inst_i_2_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.886 r  PPPC/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.660     4.545    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.074 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.074    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PPPC/out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.067ns  (logic 4.215ns (52.248%)  route 3.852ns (47.752%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         FDRE                         0.000     0.000 r  PPPC/out_reg[2]/C
    SLICE_X63Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  PPPC/out_reg[2]/Q
                         net (fo=19, routed)          1.611     2.067    PPPC/out_reg[2]
    SLICE_X63Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.191 r  PPPC/seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.433     2.623    PPPC/seg_OBUF[0]_inst_i_2_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I5_O)        0.124     2.747 r  PPPC/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.809     4.556    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     8.067 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.067    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PPPC/out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.025ns  (logic 4.224ns (52.633%)  route 3.801ns (47.367%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         FDRE                         0.000     0.000 r  PPPC/out_reg[2]/C
    SLICE_X63Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  PPPC/out_reg[2]/Q
                         net (fo=19, routed)          1.498     1.954    PPPC/out_reg[2]
    SLICE_X65Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.078 r  PPPC/seg_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.589     2.667    PPPC/seg_OBUF[4]_inst_i_2_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I0_O)        0.124     2.791 r  PPPC/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.714     4.505    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.025 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.025    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PPPC/out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.023ns  (logic 4.208ns (52.452%)  route 3.815ns (47.548%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE                         0.000     0.000 r  PPPC/out_reg[3]/C
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  PPPC/out_reg[3]/Q
                         net (fo=17, routed)          1.477     1.933    PPPC/out_reg[3]
    SLICE_X65Y23         LUT6 (Prop_lut6_I1_O)        0.124     2.057 r  PPPC/seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.469     2.526    PPPC/seg_OBUF[5]_inst_i_2_n_0
    SLICE_X65Y23         LUT3 (Prop_lut3_I0_O)        0.124     2.650 r  PPPC/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.869     4.519    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     8.023 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.023    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min[0]
                            (input port)
  Destination:            PPPC/out_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.803ns  (logic 1.831ns (23.465%)  route 5.972ns (76.535%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  min[0] (IN)
                         net (fo=0)                   0.000     0.000    min[0]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  min_IBUF[0]_inst/O
                         net (fo=4, routed)           4.217     5.676    PPPC/min_IBUF[0]
    SLICE_X64Y36         LUT4 (Prop_lut4_I3_O)        0.124     5.800 r  PPPC/out[3]_i_14/O
                         net (fo=2, routed)           0.815     6.615    PPPC/out[3]_i_14_n_0
    SLICE_X64Y36         LUT5 (Prop_lut5_I4_O)        0.124     6.739 f  PPPC/out[3]_i_4/O
                         net (fo=1, routed)           0.427     7.167    PPPC/CG0/out_reg[0]
    SLICE_X64Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.291 r  PPPC/CG0/out[3]_i_1/O
                         net (fo=4, routed)           0.512     7.803    PPPC/CG0_n_1
    SLICE_X63Y35         FDRE                                         r  PPPC/out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min[0]
                            (input port)
  Destination:            PPPC/out_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.803ns  (logic 1.831ns (23.465%)  route 5.972ns (76.535%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  min[0] (IN)
                         net (fo=0)                   0.000     0.000    min[0]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  min_IBUF[0]_inst/O
                         net (fo=4, routed)           4.217     5.676    PPPC/min_IBUF[0]
    SLICE_X64Y36         LUT4 (Prop_lut4_I3_O)        0.124     5.800 r  PPPC/out[3]_i_14/O
                         net (fo=2, routed)           0.815     6.615    PPPC/out[3]_i_14_n_0
    SLICE_X64Y36         LUT5 (Prop_lut5_I4_O)        0.124     6.739 f  PPPC/out[3]_i_4/O
                         net (fo=1, routed)           0.427     7.167    PPPC/CG0/out_reg[0]
    SLICE_X64Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.291 r  PPPC/CG0/out[3]_i_1/O
                         net (fo=4, routed)           0.512     7.803    PPPC/CG0_n_1
    SLICE_X63Y35         FDRE                                         r  PPPC/out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min[0]
                            (input port)
  Destination:            PPPC/out_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.803ns  (logic 1.831ns (23.465%)  route 5.972ns (76.535%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  min[0] (IN)
                         net (fo=0)                   0.000     0.000    min[0]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  min_IBUF[0]_inst/O
                         net (fo=4, routed)           4.217     5.676    PPPC/min_IBUF[0]
    SLICE_X64Y36         LUT4 (Prop_lut4_I3_O)        0.124     5.800 r  PPPC/out[3]_i_14/O
                         net (fo=2, routed)           0.815     6.615    PPPC/out[3]_i_14_n_0
    SLICE_X64Y36         LUT5 (Prop_lut5_I4_O)        0.124     6.739 f  PPPC/out[3]_i_4/O
                         net (fo=1, routed)           0.427     7.167    PPPC/CG0/out_reg[0]
    SLICE_X64Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.291 r  PPPC/CG0/out[3]_i_1/O
                         net (fo=4, routed)           0.512     7.803    PPPC/CG0_n_1
    SLICE_X63Y35         FDRE                                         r  PPPC/out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PPPC/out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.714ns  (logic 4.240ns (54.960%)  route 3.474ns (45.040%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         FDRE                         0.000     0.000 r  PPPC/out_reg[2]/C
    SLICE_X63Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  PPPC/out_reg[2]/Q
                         net (fo=19, routed)          1.498     1.954    PPPC/out_reg[2]
    SLICE_X65Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.078 r  PPPC/seg_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.310     2.388    PPPC/seg_OBUF[4]_inst_i_2_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I0_O)        0.124     2.512 r  PPPC/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.667     4.178    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     7.714 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.714    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PPPC/out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.656ns  (logic 4.111ns (53.701%)  route 3.545ns (46.299%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE                         0.000     0.000 r  PPPC/out_reg[3]/C
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  PPPC/out_reg[3]/Q
                         net (fo=17, routed)          1.482     1.938    PPPC/out_reg[3]
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124     2.062 r  PPPC/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.063     4.125    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.656 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.656    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DB0/DFF_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DB0/DFF_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.686%)  route 0.182ns (56.314%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE                         0.000     0.000 r  DB0/DFF_reg[1]/C
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DB0/DFF_reg[1]/Q
                         net (fo=3, routed)           0.182     0.323    DB0/DFF[1]
    SLICE_X42Y26         FDRE                                         r  DB0/DFF_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB0/DFF_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DB0/DFF_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.164ns (47.770%)  route 0.179ns (52.230%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDRE                         0.000     0.000 r  DB0/DFF_reg[2]/C
    SLICE_X42Y26         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  DB0/DFF_reg[2]/Q
                         net (fo=3, routed)           0.179     0.343    DB0/DFF[2]
    SLICE_X42Y26         FDRE                                         r  DB0/DFF_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CG0/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CG0/cnt_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  CG0/cnt_reg[10]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CG0/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114     0.278    CG0/cnt_reg_n_0_[10]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  CG0/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    CG0/cnt_reg[8]_i_1_n_5
    SLICE_X64Y24         FDRE                                         r  CG0/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CG0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CG0/cnt_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  CG0/cnt_reg[14]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CG0/cnt_reg[14]/Q
                         net (fo=1, routed)           0.114     0.278    CG0/cnt_reg_n_0_[14]
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  CG0/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    CG0/cnt_reg[12]_i_1_n_5
    SLICE_X64Y25         FDRE                                         r  CG0/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CG0/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CG0/cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  CG0/cnt_reg[2]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CG0/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114     0.278    CG0/cnt_reg_n_0_[2]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  CG0/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    CG0/cnt_reg[0]_i_1_n_5
    SLICE_X64Y22         FDRE                                         r  CG0/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CG0/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CG0/cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  CG0/cnt_reg[6]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CG0/cnt_reg[6]/Q
                         net (fo=1, routed)           0.114     0.278    CG0/cnt_reg_n_0_[6]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  CG0/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    CG0/cnt_reg[4]_i_1_n_5
    SLICE_X64Y23         FDRE                                         r  CG0/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OP0/pb_delay_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            OP0/pb_1p_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.246ns (62.047%)  route 0.150ns (37.953%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDRE                         0.000     0.000 r  OP0/pb_delay_reg/C
    SLICE_X42Y26         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  OP0/pb_delay_reg/Q
                         net (fo=1, routed)           0.150     0.298    DB0/pb_delay
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.098     0.396 r  DB0/pb_1p_i_1/O
                         net (fo=1, routed)           0.000     0.396    OP0/pb_1p_reg_0
    SLICE_X42Y26         FDRE                                         r  OP0/pb_1p_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PPPC/direction_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            PPPC/direction_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.209ns (52.425%)  route 0.190ns (47.575%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDRE                         0.000     0.000 r  PPPC/direction_reg/C
    SLICE_X64Y35         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PPPC/direction_reg/Q
                         net (fo=7, routed)           0.190     0.354    PPPC/CG0/direction
    SLICE_X64Y35         LUT6 (Prop_lut6_I0_O)        0.045     0.399 r  PPPC/CG0/direction_i_1/O
                         net (fo=1, routed)           0.000     0.399    PPPC/CG0_n_0
    SLICE_X64Y35         FDRE                                         r  PPPC/direction_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PPPC/CG0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PPPC/CG0/cnt_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE                         0.000     0.000 r  PPPC/CG0/cnt_reg[14]/C
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PPPC/CG0/cnt_reg[14]/Q
                         net (fo=2, routed)           0.126     0.290    PPPC/CG0/cnt_reg[14]
    SLICE_X64Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.400 r  PPPC/CG0/cnt_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.400    PPPC/CG0/cnt_reg[12]_i_1__0_n_5
    SLICE_X64Y31         FDRE                                         r  PPPC/CG0/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PPPC/CG0/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PPPC/CG0/cnt_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE                         0.000     0.000 r  PPPC/CG0/cnt_reg[10]/C
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PPPC/CG0/cnt_reg[10]/Q
                         net (fo=2, routed)           0.127     0.291    PPPC/CG0/cnt_reg[10]
    SLICE_X64Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  PPPC/CG0/cnt_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.401    PPPC/CG0/cnt_reg[8]_i_1__0_n_5
    SLICE_X64Y30         FDRE                                         r  PPPC/CG0/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------





