/*
* Autogenerated by i_csrs.pl on Mon Jul  9 11:36:13 2018
* 
* i_csrs.pl Version 1.5 last modified on Thursday 6/28/18 12:45:58.
*/

#ifndef DEF_FXR_PCIM_SW_STRUCT_DEFS
#define DEF_FXR_PCIM_SW_STRUCT_DEFS

/*
* Structure from Table titled: Event Source to Interrupt Status MAP (Struct - pcim_int_sts_map_t) - 320 bits
*                  from File : 344_Memory_Map_PCIM
*/
#define PCIM_INT_STS_MAP_IRQ63_0_MSB                 63
#define PCIM_INT_STS_MAP_IRQ63_0_LSB                 0
#define PCIM_INT_STS_MAP_IRQ63_0_WIDTH               64
#define PCIM_INT_STS_MAP_IRQ63_0_MASK                0xFFFFFFFFFFFFFFFF
#define PCIM_INT_STS_MAP_IRQ127_64_MSB               127
#define PCIM_INT_STS_MAP_IRQ127_64_LSB               64
#define PCIM_INT_STS_MAP_IRQ127_64_WIDTH             64
#define PCIM_INT_STS_MAP_IRQ127_64_MASK              0xFFFFFFFFFFFFFFFF
#define PCIM_INT_STS_MAP_IRQ191_128_MSB              191
#define PCIM_INT_STS_MAP_IRQ191_128_LSB              128
#define PCIM_INT_STS_MAP_IRQ191_128_WIDTH            64
#define PCIM_INT_STS_MAP_IRQ191_128_MASK             0xFFFFFFFFFFFFFFFF
#define PCIM_INT_STS_MAP_IRQ254_192_MSB              254
#define PCIM_INT_STS_MAP_IRQ254_192_LSB              192
#define PCIM_INT_STS_MAP_IRQ254_192_WIDTH            63
#define PCIM_INT_STS_MAP_IRQ254_192_MASK             0x7FFFFFFFFFFFFFFF
#define PCIM_INT_STS_MAP_LM_BECN_EVENT_MSB           255
#define PCIM_INT_STS_MAP_LM_BECN_EVENT_LSB           255
#define PCIM_INT_STS_MAP_LM_BECN_EVENT_WIDTH         1
#define PCIM_INT_STS_MAP_LM_BECN_EVENT_MASK          0x8000000000000000
#define PCIM_INT_STS_MAP_IOMMU_PRQ_EVENT_MSB         256
#define PCIM_INT_STS_MAP_IOMMU_PRQ_EVENT_LSB         256
#define PCIM_INT_STS_MAP_IOMMU_PRQ_EVENT_WIDTH       1
#define PCIM_INT_STS_MAP_IOMMU_PRQ_EVENT_MASK        0x0000000000000001
#define PCIM_INT_STS_MAP_IOMMU_QI_EVENT_MSB          257
#define PCIM_INT_STS_MAP_IOMMU_QI_EVENT_LSB          257
#define PCIM_INT_STS_MAP_IOMMU_QI_EVENT_WIDTH        1
#define PCIM_INT_STS_MAP_IOMMU_QI_EVENT_MASK         0x0000000000000002
#define PCIM_INT_STS_MAP_OTR_PKT_ERR_MSB             258
#define PCIM_INT_STS_MAP_OTR_PKT_ERR_LSB             258
#define PCIM_INT_STS_MAP_OTR_PKT_ERR_WIDTH           1
#define PCIM_INT_STS_MAP_OTR_PKT_ERR_MASK            0x0000000000000004
#define PCIM_INT_STS_MAP_HIFIS_ERROR_MSB             259
#define PCIM_INT_STS_MAP_HIFIS_ERROR_LSB             259
#define PCIM_INT_STS_MAP_HIFIS_ERROR_WIDTH           1
#define PCIM_INT_STS_MAP_HIFIS_ERROR_MASK            0x0000000000000008
#define PCIM_INT_STS_MAP_LOCA_ERROR_MSB              260
#define PCIM_INT_STS_MAP_LOCA_ERROR_LSB              260
#define PCIM_INT_STS_MAP_LOCA_ERROR_WIDTH            1
#define PCIM_INT_STS_MAP_LOCA_ERROR_MASK             0x0000000000000010
#define PCIM_INT_STS_MAP_PCIM_ERROR_MSB              261
#define PCIM_INT_STS_MAP_PCIM_ERROR_LSB              261
#define PCIM_INT_STS_MAP_PCIM_ERROR_WIDTH            1
#define PCIM_INT_STS_MAP_PCIM_ERROR_MASK             0x0000000000000020
#define PCIM_INT_STS_MAP_TXCID_ERROR_MSB             262
#define PCIM_INT_STS_MAP_TXCID_ERROR_LSB             262
#define PCIM_INT_STS_MAP_TXCID_ERROR_WIDTH           1
#define PCIM_INT_STS_MAP_TXCID_ERROR_MASK            0x0000000000000040
#define PCIM_INT_STS_MAP_TXCIC_ERROR_MSB             263
#define PCIM_INT_STS_MAP_TXCIC_ERROR_LSB             263
#define PCIM_INT_STS_MAP_TXCIC_ERROR_WIDTH           1
#define PCIM_INT_STS_MAP_TXCIC_ERROR_MASK            0x0000000000000080
#define PCIM_INT_STS_MAP_OTR_MSG_ERROR_MSB           264
#define PCIM_INT_STS_MAP_OTR_MSG_ERROR_LSB           264
#define PCIM_INT_STS_MAP_OTR_MSG_ERROR_WIDTH         1
#define PCIM_INT_STS_MAP_OTR_MSG_ERROR_MASK          0x0000000000000100
#define PCIM_INT_STS_MAP_TXDMA_ERROR_MSB             265
#define PCIM_INT_STS_MAP_TXDMA_ERROR_LSB             265
#define PCIM_INT_STS_MAP_TXDMA_ERROR_WIDTH           1
#define PCIM_INT_STS_MAP_TXDMA_ERROR_MASK            0x0000000000000200
#define PCIM_INT_STS_MAP_LM_ERROR_MSB                266
#define PCIM_INT_STS_MAP_LM_ERROR_LSB                266
#define PCIM_INT_STS_MAP_LM_ERROR_WIDTH              1
#define PCIM_INT_STS_MAP_LM_ERROR_MASK               0x0000000000000400
#define PCIM_INT_STS_MAP_RXE2E_ERROR_MSB             267
#define PCIM_INT_STS_MAP_RXE2E_ERROR_LSB             267
#define PCIM_INT_STS_MAP_RXE2E_ERROR_WIDTH           1
#define PCIM_INT_STS_MAP_RXE2E_ERROR_MASK            0x0000000000000800
#define PCIM_INT_STS_MAP_RXHP_ERROR_MSB              268
#define PCIM_INT_STS_MAP_RXHP_ERROR_LSB              268
#define PCIM_INT_STS_MAP_RXHP_ERROR_WIDTH            1
#define PCIM_INT_STS_MAP_RXHP_ERROR_MASK             0x0000000000001000
#define PCIM_INT_STS_MAP_RXDMA_ERROR_MSB             269
#define PCIM_INT_STS_MAP_RXDMA_ERROR_LSB             269
#define PCIM_INT_STS_MAP_RXDMA_ERROR_WIDTH           1
#define PCIM_INT_STS_MAP_RXDMA_ERROR_MASK            0x0000000000002000
#define PCIM_INT_STS_MAP_RXET_ERROR_MSB              270
#define PCIM_INT_STS_MAP_RXET_ERROR_LSB              270
#define PCIM_INT_STS_MAP_RXET_ERROR_WIDTH            1
#define PCIM_INT_STS_MAP_RXET_ERROR_MASK             0x0000000000004000
#define PCIM_INT_STS_MAP_RXHIARB_ERROR_MSB           271
#define PCIM_INT_STS_MAP_RXHIARB_ERROR_LSB           271
#define PCIM_INT_STS_MAP_RXHIARB_ERROR_WIDTH         1
#define PCIM_INT_STS_MAP_RXHIARB_ERROR_MASK          0x0000000000008000
#define PCIM_INT_STS_MAP_AT_ERROR_MSB                272
#define PCIM_INT_STS_MAP_AT_ERROR_LSB                272
#define PCIM_INT_STS_MAP_AT_ERROR_WIDTH              1
#define PCIM_INT_STS_MAP_AT_ERROR_MASK               0x0000000000010000
#define PCIM_INT_STS_MAP_IOMMU_FAULT_MSB             273
#define PCIM_INT_STS_MAP_IOMMU_FAULT_LSB             273
#define PCIM_INT_STS_MAP_IOMMU_FAULT_WIDTH           1
#define PCIM_INT_STS_MAP_IOMMU_FAULT_MASK            0x0000000000020000
#define PCIM_INT_STS_MAP_RXCID_ERROR_MSB             274
#define PCIM_INT_STS_MAP_RXCID_ERROR_LSB             274
#define PCIM_INT_STS_MAP_RXCID_ERROR_WIDTH           1
#define PCIM_INT_STS_MAP_RXCID_ERROR_MASK            0x0000000000040000
#define PCIM_INT_STS_MAP_RXCIC_ERROR_MSB             275
#define PCIM_INT_STS_MAP_RXCIC_ERROR_LSB             275
#define PCIM_INT_STS_MAP_RXCIC_ERROR_WIDTH           1
#define PCIM_INT_STS_MAP_RXCIC_ERROR_MASK            0x0000000000080000
#define PCIM_INT_STS_MAP_LM_FPC_ERROR_MSB            276
#define PCIM_INT_STS_MAP_LM_FPC_ERROR_LSB            276
#define PCIM_INT_STS_MAP_LM_FPC_ERROR_WIDTH          1
#define PCIM_INT_STS_MAP_LM_FPC_ERROR_MASK           0x0000000000100000
#define PCIM_INT_STS_MAP_LM_TP_ERROR_MSB             277
#define PCIM_INT_STS_MAP_LM_TP_ERROR_LSB             277
#define PCIM_INT_STS_MAP_LM_TP_ERROR_WIDTH           1
#define PCIM_INT_STS_MAP_LM_TP_ERROR_MASK            0x0000000000200000
#define PCIM_INT_STS_MAP_PMON_CORE_ERROR_MSB         278
#define PCIM_INT_STS_MAP_PMON_CORE_ERROR_LSB         278
#define PCIM_INT_STS_MAP_PMON_CORE_ERROR_WIDTH       1
#define PCIM_INT_STS_MAP_PMON_CORE_ERROR_MASK        0x0000000000400000
#define PCIM_INT_STS_MAP_CRK_LCB_MSB                 279
#define PCIM_INT_STS_MAP_CRK_LCB_LSB                 279
#define PCIM_INT_STS_MAP_CRK_LCB_WIDTH               1
#define PCIM_INT_STS_MAP_CRK_LCB_MASK                0x0000000000800000
#define PCIM_INT_STS_MAP_CRK_SHIM_MSB                280
#define PCIM_INT_STS_MAP_CRK_SHIM_LSB                280
#define PCIM_INT_STS_MAP_CRK_SHIM_WIDTH              1
#define PCIM_INT_STS_MAP_CRK_SHIM_MASK               0x0000000001000000
#define PCIM_INT_STS_MAP_CRK_8051_MSB                281
#define PCIM_INT_STS_MAP_CRK_8051_LSB                281
#define PCIM_INT_STS_MAP_CRK_8051_WIDTH              1
#define PCIM_INT_STS_MAP_CRK_8051_MASK               0x0000000002000000
#define PCIM_INT_STS_MAP_AT_IOMMU_ERROR_MSB          282
#define PCIM_INT_STS_MAP_AT_IOMMU_ERROR_LSB          282
#define PCIM_INT_STS_MAP_AT_IOMMU_ERROR_WIDTH        1
#define PCIM_INT_STS_MAP_AT_IOMMU_ERROR_MASK         0x0000000004000000
#define PCIM_INT_STS_MAP_LOW_TEMP_EVENT_MSB          283
#define PCIM_INT_STS_MAP_LOW_TEMP_EVENT_LSB          283
#define PCIM_INT_STS_MAP_LOW_TEMP_EVENT_WIDTH        1
#define PCIM_INT_STS_MAP_LOW_TEMP_EVENT_MASK         0x0000000008000000
#define PCIM_INT_STS_MAP_HIGH_TEMP_EVENT_MSB         284
#define PCIM_INT_STS_MAP_HIGH_TEMP_EVENT_LSB         284
#define PCIM_INT_STS_MAP_HIGH_TEMP_EVENT_WIDTH       1
#define PCIM_INT_STS_MAP_HIGH_TEMP_EVENT_MASK        0x0000000010000000
#define PCIM_INT_STS_MAP_CRIT_TEMP_EVENT_MSB         285
#define PCIM_INT_STS_MAP_CRIT_TEMP_EVENT_LSB         285
#define PCIM_INT_STS_MAP_CRIT_TEMP_EVENT_WIDTH       1
#define PCIM_INT_STS_MAP_CRIT_TEMP_EVENT_MASK        0x0000000020000000
#define PCIM_INT_STS_MAP_GPIO_EVENT_MSB              286
#define PCIM_INT_STS_MAP_GPIO_EVENT_LSB              286
#define PCIM_INT_STS_MAP_GPIO_EVENT_WIDTH            1
#define PCIM_INT_STS_MAP_GPIO_EVENT_MASK             0x0000000040000000
#define PCIM_INT_STS_MAP_QSFP_EVENT_MSB              287
#define PCIM_INT_STS_MAP_QSFP_EVENT_LSB              287
#define PCIM_INT_STS_MAP_QSFP_EVENT_WIDTH            1
#define PCIM_INT_STS_MAP_QSFP_EVENT_MASK             0x0000000080000000
#define PCIM_INT_STS_MAP_FW_ERROR_MSB                288
#define PCIM_INT_STS_MAP_FW_ERROR_LSB                288
#define PCIM_INT_STS_MAP_FW_ERROR_WIDTH              1
#define PCIM_INT_STS_MAP_FW_ERROR_MASK               0x0000000100000000
#define PCIM_INT_STS_MAP_RESERVED_319_289_MSB        319
#define PCIM_INT_STS_MAP_RESERVED_319_289_LSB        289
#define PCIM_INT_STS_MAP_RESERVED_319_289_WIDTH      31
#define PCIM_INT_STS_MAP_RESERVED_319_289_MASK       0xFFFFFFFE00000000


#endif                 /* DEF_FXR_PCIM_SW_STRUCT_DEFS */
