<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Nov 16 21:46:27 2021" VIVADOVERSION="2021.1">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a35t" NAME="total_frequency_divider" PACKAGE="cpg236" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="CLK" SIGIS="undef" SIGNAME="External_Ports_CLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="frequency_divider_0" PORT="CLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="GND" SIGIS="undef" SIGNAME="External_Ports_GND">
      <CONNECTIONS>
        <CONNECTION INSTANCE="frequency_divider_0" PORT="GND"/>
        <CONNECTION INSTANCE="frequency_divider_1" PORT="GND"/>
        <CONNECTION INSTANCE="frequency_divider_2" PORT="GND"/>
        <CONNECTION INSTANCE="frequency_divider_3" PORT="GND"/>
        <CONNECTION INSTANCE="frequency_divider_4" PORT="GND"/>
        <CONNECTION INSTANCE="frequency_4_divider_0" PORT="GND"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="AN0" SIGIS="undef" SIGNAME="frequency_4_divider_0_AN0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="frequency_4_divider_0" PORT="AN0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="AN1" SIGIS="undef" SIGNAME="frequency_4_divider_0_AN1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="frequency_4_divider_0" PORT="AN1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="AN2" SIGIS="undef" SIGNAME="frequency_4_divider_0_AN2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="frequency_4_divider_0" PORT="AN2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="AN3" SIGIS="undef" SIGNAME="frequency_4_divider_0_AN3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="frequency_4_divider_0" PORT="AN3"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="2" FULLNAME="/frequency_4_divider_0" HWVERSION="1.0" INSTANCE="frequency_4_divider_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="frequency_4_divider" VLNV="xilinx.com:user:frequency_4_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="total_frequency_divider_frequency_4_divider_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="AN0" SIGIS="undef" SIGNAME="frequency_4_divider_0_AN0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="AN0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="AN1" SIGIS="undef" SIGNAME="frequency_4_divider_0_AN1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="AN1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="AN2" SIGIS="undef" SIGNAME="frequency_4_divider_0_AN2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="AN2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="AN3" SIGIS="undef" SIGNAME="frequency_4_divider_0_AN3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="AN3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CLK" SIGIS="undef" SIGNAME="frequency_divider_4_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_divider_4" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="GND" SIGIS="undef" SIGNAME="External_Ports_GND">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="GND"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/frequency_divider_0" HWVERSION="1.0" INSTANCE="frequency_divider_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="frequency_divider" VLNV="xilinx.com:user:frequency_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="total_frequency_divider_frequency_divider_0_4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="CLK" SIGIS="undef" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="GND" SIGIS="undef" SIGNAME="External_Ports_GND">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="GND"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="frequency_divider_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_divider_1" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/frequency_divider_1" HWVERSION="1.0" INSTANCE="frequency_divider_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="frequency_divider" VLNV="xilinx.com:user:frequency_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="total_frequency_divider_frequency_divider_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="CLK" SIGIS="undef" SIGNAME="frequency_divider_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_divider_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="GND" SIGIS="undef" SIGNAME="External_Ports_GND">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="GND"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="frequency_divider_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_divider_2" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/frequency_divider_2" HWVERSION="1.0" INSTANCE="frequency_divider_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="frequency_divider" VLNV="xilinx.com:user:frequency_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="total_frequency_divider_frequency_divider_2_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="CLK" SIGIS="undef" SIGNAME="frequency_divider_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_divider_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="GND" SIGIS="undef" SIGNAME="External_Ports_GND">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="GND"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="frequency_divider_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_divider_3" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/frequency_divider_3" HWVERSION="1.0" INSTANCE="frequency_divider_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="frequency_divider" VLNV="xilinx.com:user:frequency_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="total_frequency_divider_frequency_divider_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="CLK" SIGIS="undef" SIGNAME="frequency_divider_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_divider_2" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="GND" SIGIS="undef" SIGNAME="External_Ports_GND">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="GND"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="frequency_divider_3_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_divider_4" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/frequency_divider_4" HWVERSION="1.0" INSTANCE="frequency_divider_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="frequency_divider" VLNV="xilinx.com:user:frequency_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="total_frequency_divider_frequency_divider_4_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="CLK" SIGIS="undef" SIGNAME="frequency_divider_3_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_divider_3" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="GND" SIGIS="undef" SIGNAME="External_Ports_GND">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="GND"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="frequency_divider_4_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_4_divider_0" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
