Information: Updating design information... (UID-85)
Warning: Design 'pipeline' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Timing loop detected. (OPT-150)
	rob_0/C26664/DIN2 rob_0/C26664/Q U21549/DIN U21549/Q U30349/DIN2 U30349/Q U30541/DIN2 U30541/Q U24885/DIN U24885/Q U30607/DIN3 U30607/Q U30606/DIN2 U30606/Q U21474/DIN U21474/Q U30565/DIN1 U30565/Q U24903/DIN U24903/Q 
Information: Timing loop detected. (OPT-150)
	U9878/DIN3 U9878/Q U22087/DIN U22087/Q U30879/DIN2 U30879/Q U34751/DIN3 U34751/Q dipatch_0/C131/DIN2 dipatch_0/C131/Q U21495/DIN2 U21495/Q U24895/DIN2 U24895/Q rob_0/C26664/DIN1 rob_0/C26664/Q 
Warning: Disabling timing arc between pins 'DIN2' and 'Q' on cell 'rob_0/C26664'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN2' and 'Q' on cell 'dipatch_0/C131'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN2' and 'Q' on cell 'dipatch_0/C128'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN2' and 'Q' on cell 'rob_0/C26666'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN2' and 'Q' on cell 'U9878'
         to break a timing loop. (OPT-314)
 
****************************************
Report : design
Design : pipeline
Version: O-2018.06
Date   : Fri Mar 26 11:31:58 2021
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    lec25dscc25_TT (File: /afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db)

Local Link Library:

    {lec25dscc25_TT.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : nom_pvt
    Library : lec25dscc25_TT
    Process :   1.00
    Temperature :  25.00
    Voltage :   2.50
    Interconnect Model : balanced_tree

Wire Loading Model:

    Selected manually by the user.

Name           :   tsmcwire
Location       :   lec25dscc25_TT
Resistance     :   0.2642
Capacitance    :   0.000132782
Area           :   0.27
Slope          :   0.74
Fanout   Length   Points Average Cap Std Deviation
--------------------------------------------------------------
     1     0.89
     2     1.48
     3     2.44
     4     3.18
     5     3.92



Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
 
****************************************
Report : area
Design : pipeline
Version: O-2018.06
Date   : Fri Mar 26 11:31:59 2021
****************************************

Library(s) Used:

    lec25dscc25_TT (File: /afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db)

Number of ports:                        65543
Number of nets:                        240343
Number of cells:                       199522
Number of combinational cells:         168969
Number of sequential cells:             30526
Number of macros/black boxes:               0
Number of buf/inv:                      50338
Number of references:                     135

Combinational area:           11719751.409180
Buf/Inv area:                  1777514.884972
Noncombinational area:         5276488.931473
Macro/Black Box area:                0.000000
Net Interconnect area:          147269.885266

Total cell area:              16996240.340652
Total area:                   17143510.225919
1
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 2
        -transition_time
Design : pipeline
Version: O-2018.06
Date   : Fri Mar 26 11:31:59 2021
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: lec25dscc25_TT
Wire Load Model Mode: top

  Startpoint: is_packet_in_reg[2][fu_sel][2]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: fu_finish_reg[alu_1]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           tsmcwire              lec25dscc25_TT

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  is_packet_in_reg[2][fu_sel][2]/CLK (dffcs2)             0.00      0.00 #     0.00 r
  is_packet_in_reg[2][fu_sel][2]/QN (dffcs2)              0.16      0.16       0.16 f
  n6007 (net)                                   1                   0.00       0.16 f
  U20613/DIN2 (and4s3)                                    0.16      0.00       0.16 f
  U20613/Q (and4s3)                                       0.10      0.18       0.34 f
  issue_0/alu_fifo_in[2][valid] (net)           2                   0.00       0.34 f
  issue_0/alu_fifo/fu_pckt_in[2][valid] (fu_FIFO_3)                 0.00       0.34 f
  issue_0/alu_fifo/fu_pckt_in[2][valid] (net)                       0.00       0.34 f
  issue_0/alu_fifo/U25747/DIN (ib1s1)                     0.10      0.00       0.35 f
  issue_0/alu_fifo/U25747/Q (ib1s1)                       0.30      0.12       0.47 r
  issue_0/alu_fifo/n23539 (net)                 4                   0.00       0.47 r
  issue_0/alu_fifo/U30677/DIN (i1s3)                      0.30      0.00       0.47 r
  issue_0/alu_fifo/U30677/Q (i1s3)                        0.62      0.31       0.78 f
  issue_0/alu_fifo/n23533 (net)                31                   0.00       0.78 f
  issue_0/alu_fifo/U30119/DIN2 (nor2s1)                   0.62      0.00       0.78 f
  issue_0/alu_fifo/U30119/Q (nor2s1)                      0.74      0.33       1.12 r
  issue_0/alu_fifo/n18108 (net)                 7                   0.00       1.12 r
  issue_0/alu_fifo/U25705/DIN (i1s1)                      0.74      0.00       1.12 r
  issue_0/alu_fifo/U25705/Q (i1s1)                        0.29      0.13       1.25 f
  issue_0/alu_fifo/n19853 (net)                 2                   0.00       1.25 f
  issue_0/alu_fifo/U29435/DIN (ib1s1)                     0.29      0.00       1.25 f
  issue_0/alu_fifo/U29435/Q (ib1s1)                       1.04      0.43       1.68 r
  issue_0/alu_fifo/n19846 (net)                21                   0.00       1.68 r
  issue_0/alu_fifo/U48169/DIN2 (aoi22s2)                  1.04      0.00       1.68 r
  issue_0/alu_fifo/U48169/Q (aoi22s2)                     0.39      0.09       1.77 f
  issue_0/alu_fifo/n18392 (net)                 1                   0.00       1.77 f
  issue_0/alu_fifo/U48168/DIN3 (oai21s2)                  0.39      0.00       1.77 f
  issue_0/alu_fifo/U48168/Q (oai21s2)                     1.85      0.74       2.51 r
  issue_0/alu_fifo/n8163 (net)                 14                   0.00       2.51 r
  issue_0/alu_fifo/U32792/DIN3 (aoi221s1)                 1.85      0.00       2.51 r
  issue_0/alu_fifo/U32792/Q (aoi221s1)                    1.04      0.54       3.05 f
  issue_0/alu_fifo/n6500 (net)                  4                   0.00       3.05 f
  issue_0/alu_fifo/U25855/DIN1 (oai222s3)                 1.04      0.00       3.05 f
  issue_0/alu_fifo/U25855/Q (oai222s3)                    0.40      0.62       3.67 r
  issue_0/alu_fifo/fu_pckt_out[2][opb_select][2] (net)     5        0.00       3.67 r
  issue_0/alu_fifo/fu_pckt_out[2][opb_select][2] (fu_FIFO_3)        0.00       3.67 r
  is_fu_packet[0][opb_select][2] (net)                              0.00       3.67 r
  U30235/DIN2 (nnd2s3)                                    0.40      0.00       3.68 r
  U30235/Q (nnd2s3)                                       0.20      0.09       3.76 f
  n22009 (net)                                  3                   0.00       3.76 f
  U20692/DIN2 (and2s2)                                    0.20      0.00       3.76 f
  U20692/Q (and2s2)                                       0.12      0.18       3.94 f
  n17893 (net)                                  2                   0.00       3.94 f
  U20446/DIN1 (nnd2s3)                                    0.12      0.00       3.95 f
  U20446/Q (nnd2s3)                                       0.18      0.06       4.01 r
  n22045 (net)                                  4                   0.00       4.01 r
  U20447/DIN4 (oai211s2)                                  0.18      0.00       4.01 r
  U20447/Q (oai211s2)                                     0.25      0.08       4.08 f
  alus/N231 (net)                               1                   0.00       4.08 f
  U20832/DIN2 (nnd2s1)                                    0.25      0.00       4.09 f
  U20832/Q (nnd2s1)                                       0.18      0.10       4.18 r
  n25956 (net)                                  1                   0.00       4.18 r
  U20837/DIN (i1s8)                                       0.18      0.00       4.18 r
  U20837/Q (i1s8)                                         0.13      0.18       4.37 f
  alus/opb_mux_out[0][26] (net)                29                   0.00       4.37 f
  alus/fu_alu_0/mult_38/B[26] (pipeline_DW02_mult_4)                0.00       4.37 f
  alus/fu_alu_0/mult_38/B[26] (net)                                 0.00       4.37 f
  alus/fu_alu_0/mult_38/U837/DIN (ib1s6)                  0.13      0.01       4.38 f
  alus/fu_alu_0/mult_38/U837/Q (ib1s6)                    0.06      0.04       4.42 r
  alus/fu_alu_0/mult_38/n750 (net)              2                   0.00       4.42 r
  alus/fu_alu_0/mult_38/U935/DIN (ib1s6)                  0.06      0.01       4.43 r
  alus/fu_alu_0/mult_38/U935/Q (ib1s6)                    0.04      0.03       4.46 f
  alus/fu_alu_0/mult_38/n749 (net)             14                   0.00       4.46 f
  alus/fu_alu_0/mult_38/U850/DIN2 (and2s3)                0.04      0.00       4.46 f
  alus/fu_alu_0/mult_38/U850/Q (and2s3)                   0.10      0.14       4.60 f
  alus/fu_alu_0/mult_38/ab[1][26] (net)         2                   0.00       4.60 f
  alus/fu_alu_0/mult_38/U78/DIN1 (xor2s3)                 0.10      0.01       4.60 f
  alus/fu_alu_0/mult_38/U78/Q (xor2s3)                    0.11      0.17       4.77 f
  alus/fu_alu_0/mult_38/SUMB[1][26] (net)       1                   0.00       4.77 f
  alus/fu_alu_0/mult_38/S2_2_25/CIN (fadd1s3)             0.11      0.01       4.78 f
  alus/fu_alu_0/mult_38/S2_2_25/OUTS (fadd1s3)            0.21      0.47       5.24 r
  alus/fu_alu_0/mult_38/SUMB[2][25] (net)       3                   0.00       5.24 r
  alus/fu_alu_0/mult_38/U806/DIN2 (nnd2s2)                0.21      0.00       5.25 r
  alus/fu_alu_0/mult_38/U806/Q (nnd2s2)                   0.14      0.06       5.31 f
  alus/fu_alu_0/mult_38/n387 (net)              1                   0.00       5.31 f
  alus/fu_alu_0/mult_38/U809/DIN3 (nnd3s2)                0.14      0.00       5.31 f
  alus/fu_alu_0/mult_38/U809/Q (nnd3s2)                   0.29      0.13       5.44 r
  alus/fu_alu_0/mult_38/CARRYB[3][24] (net)     3                   0.00       5.44 r
  alus/fu_alu_0/mult_38/U740/DIN1 (xor2s2)                0.29      0.00       5.45 r
  alus/fu_alu_0/mult_38/U740/Q (xor2s2)                   0.15      0.21       5.66 r
  alus/fu_alu_0/mult_38/n347 (net)              1                   0.00       5.66 r
  alus/fu_alu_0/mult_38/U741/DIN2 (xor2s2)                0.15      0.00       5.67 r
  alus/fu_alu_0/mult_38/U741/Q (xor2s2)                   0.16      0.17       5.83 r
  alus/fu_alu_0/mult_38/SUMB[4][24] (net)       1                   0.00       5.83 r
  alus/fu_alu_0/mult_38/S2_5_23/CIN (fadd1s3)             0.16      0.01       5.84 r
  alus/fu_alu_0/mult_38/S2_5_23/OUTS (fadd1s3)            0.16      0.34       6.18 f
  alus/fu_alu_0/mult_38/SUMB[5][23] (net)       1                   0.00       6.18 f
  alus/fu_alu_0/mult_38/S2_6_22/CIN (fadd1s3)             0.16      0.01       6.18 f
  alus/fu_alu_0/mult_38/S2_6_22/OUTC (fadd1s3)            0.17      0.25       6.43 f
  alus/fu_alu_0/mult_38/CARRYB[6][22] (net)     1                   0.00       6.43 f
  alus/fu_alu_0/mult_38/S2_7_22/BIN (fadd1s3)             0.17      0.01       6.44 f
  alus/fu_alu_0/mult_38/S2_7_22/OUTS (fadd1s3)            0.32      0.53       6.98 r
  alus/fu_alu_0/mult_38/SUMB[7][22] (net)       3                   0.00       6.98 r
  alus/fu_alu_0/mult_38/U79/DIN3 (xor3s2)                 0.32      0.01       6.99 r
  alus/fu_alu_0/mult_38/U79/Q (xor3s2)                    0.19      0.35       7.33 r
  alus/fu_alu_0/mult_38/SUMB[8][21] (net)       3                   0.00       7.33 r
  alus/fu_alu_0/mult_38/U84/DIN2 (nnd2s1)                 0.19      0.00       7.33 r
  alus/fu_alu_0/mult_38/U84/Q (nnd2s1)                    0.21      0.09       7.42 f
  alus/fu_alu_0/mult_38/n540 (net)              1                   0.00       7.42 f
  alus/fu_alu_0/mult_38/U319/DIN1 (nnd3s2)                0.21      0.00       7.42 f
  alus/fu_alu_0/mult_38/U319/Q (nnd3s2)                   0.36      0.14       7.56 r
  alus/fu_alu_0/mult_38/CARRYB[9][20] (net)     3                   0.00       7.56 r
  alus/fu_alu_0/mult_38/U332/DIN1 (xor3s2)                0.36      0.00       7.57 r
  alus/fu_alu_0/mult_38/U332/Q (xor3s2)                   0.18      0.32       7.88 r
  alus/fu_alu_0/mult_38/SUMB[10][20] (net)      1                   0.00       7.88 r
  alus/fu_alu_0/mult_38/S2_11_19/CIN (fadd1s3)            0.18      0.01       7.89 r
  alus/fu_alu_0/mult_38/S2_11_19/OUTS (fadd1s3)           0.16      0.34       8.23 f
  alus/fu_alu_0/mult_38/SUMB[11][19] (net)      1                   0.00       8.23 f
  alus/fu_alu_0/mult_38/S2_12_18/CIN (fadd1s3)            0.16      0.01       8.24 f
  alus/fu_alu_0/mult_38/S2_12_18/OUTS (fadd1s3)           0.17      0.46       8.70 r
  alus/fu_alu_0/mult_38/SUMB[12][18] (net)      1                   0.00       8.70 r
  alus/fu_alu_0/mult_38/S2_13_17/CIN (fadd1s3)            0.17      0.01       8.70 r
  alus/fu_alu_0/mult_38/S2_13_17/OUTS (fadd1s3)           0.16      0.34       9.04 f
  alus/fu_alu_0/mult_38/SUMB[13][17] (net)      1                   0.00       9.04 f
  alus/fu_alu_0/mult_38/S2_14_16/CIN (fadd1s3)            0.16      0.01       9.05 f
  alus/fu_alu_0/mult_38/S2_14_16/OUTS (fadd1s3)           0.17      0.46       9.51 r
  alus/fu_alu_0/mult_38/SUMB[14][16] (net)      1                   0.00       9.51 r
  alus/fu_alu_0/mult_38/S2_15_15/CIN (fadd1s3)            0.17      0.01       9.52 r
  alus/fu_alu_0/mult_38/S2_15_15/OUTS (fadd1s3)           0.16      0.34       9.86 f
  alus/fu_alu_0/mult_38/SUMB[15][15] (net)      1                   0.00       9.86 f
  alus/fu_alu_0/mult_38/S2_16_14/CIN (fadd1s3)            0.16      0.01       9.86 f
  alus/fu_alu_0/mult_38/S2_16_14/OUTS (fadd1s3)           0.21      0.48      10.34 r
  alus/fu_alu_0/mult_38/SUMB[16][14] (net)      3                   0.00      10.34 r
  alus/fu_alu_0/mult_38/U978/DIN2 (nnd2s2)                0.21      0.00      10.34 r
  alus/fu_alu_0/mult_38/U978/Q (nnd2s2)                   0.13      0.06      10.40 f
  alus/fu_alu_0/mult_38/n501 (net)              1                   0.00      10.40 f
  alus/fu_alu_0/mult_38/U981/DIN3 (nnd3s2)                0.13      0.00      10.40 f
  alus/fu_alu_0/mult_38/U981/Q (nnd3s2)                   0.29      0.13      10.54 r
  alus/fu_alu_0/mult_38/CARRYB[17][13] (net)     3                  0.00      10.54 r
  alus/fu_alu_0/mult_38/U912/DIN1 (xor2s2)                0.29      0.00      10.54 r
  alus/fu_alu_0/mult_38/U912/Q (xor2s2)                   0.15      0.21      10.76 r
  alus/fu_alu_0/mult_38/n459 (net)              1                   0.00      10.76 r
  alus/fu_alu_0/mult_38/U913/DIN2 (xor2s2)                0.15      0.00      10.76 r
  alus/fu_alu_0/mult_38/U913/Q (xor2s2)                   0.13      0.15      10.91 f
  alus/fu_alu_0/mult_38/SUMB[18][13] (net)      1                   0.00      10.91 f
  alus/fu_alu_0/mult_38/S2_19_12/CIN (fadd1s3)            0.13      0.01      10.91 f
  alus/fu_alu_0/mult_38/S2_19_12/OUTS (fadd1s3)           0.17      0.46      11.37 r
  alus/fu_alu_0/mult_38/SUMB[19][12] (net)      1                   0.00      11.37 r
  alus/fu_alu_0/mult_38/S2_20_11/CIN (fadd1s3)            0.17      0.01      11.37 r
  alus/fu_alu_0/mult_38/S2_20_11/OUTS (fadd1s3)           0.16      0.34      11.72 f
  alus/fu_alu_0/mult_38/SUMB[20][11] (net)      1                   0.00      11.72 f
  alus/fu_alu_0/mult_38/S2_21_10/CIN (fadd1s3)            0.16      0.01      11.72 f
  alus/fu_alu_0/mult_38/S2_21_10/OUTS (fadd1s3)           0.22      0.48      12.21 r
  alus/fu_alu_0/mult_38/SUMB[21][10] (net)      3                   0.00      12.21 r
  alus/fu_alu_0/mult_38/U659/DIN2 (nnd2s2)                0.22      0.00      12.21 r
  alus/fu_alu_0/mult_38/U659/Q (nnd2s2)                   0.16      0.07      12.28 f
  alus/fu_alu_0/mult_38/n290 (net)              2                   0.00      12.28 f
  alus/fu_alu_0/mult_38/U107/DIN3 (nnd3s2)                0.16      0.00      12.28 f
  alus/fu_alu_0/mult_38/U107/Q (nnd3s2)                   0.28      0.14      12.42 r
  alus/fu_alu_0/mult_38/n46 (net)               2                   0.00      12.42 r
  alus/fu_alu_0/mult_38/U656/DIN2 (nnd2s2)                0.28      0.00      12.42 r
  alus/fu_alu_0/mult_38/U656/Q (nnd2s2)                   0.24      0.06      12.48 f
  alus/fu_alu_0/mult_38/n287 (net)              1                   0.00      12.48 f
  alus/fu_alu_0/mult_38/U476/DIN1 (nnd3s2)                0.24      0.00      12.49 f
  alus/fu_alu_0/mult_38/U476/Q (nnd3s2)                   0.34      0.14      12.63 r
  alus/fu_alu_0/mult_38/CARRYB[23][9] (net)     1                   0.00      12.63 r
  alus/fu_alu_0/mult_38/S2_24_9/BIN (fadd1s3)             0.34      0.01      12.64 r
  alus/fu_alu_0/mult_38/S2_24_9/OUTS (fadd1s3)            0.16      0.38      13.01 f
  alus/fu_alu_0/mult_38/SUMB[24][9] (net)       1                   0.00      13.01 f
  alus/fu_alu_0/mult_38/S2_25_8/CIN (fadd1s3)             0.16      0.01      13.02 f
  alus/fu_alu_0/mult_38/S2_25_8/OUTS (fadd1s3)            0.17      0.46      13.48 r
  alus/fu_alu_0/mult_38/SUMB[25][8] (net)       1                   0.00      13.48 r
  alus/fu_alu_0/mult_38/S2_26_7/CIN (fadd1s3)             0.17      0.01      13.48 r
  alus/fu_alu_0/mult_38/S2_26_7/OUTS (fadd1s3)            0.16      0.34      13.83 f
  alus/fu_alu_0/mult_38/SUMB[26][7] (net)       1                   0.00      13.83 f
  alus/fu_alu_0/mult_38/S2_27_6/CIN (fadd1s3)             0.16      0.01      13.83 f
  alus/fu_alu_0/mult_38/S2_27_6/OUTC (fadd1s3)            0.17      0.25      14.08 f
  alus/fu_alu_0/mult_38/CARRYB[27][6] (net)     1                   0.00      14.08 f
  alus/fu_alu_0/mult_38/S2_28_6/BIN (fadd1s3)             0.17      0.01      14.09 f
  alus/fu_alu_0/mult_38/S2_28_6/OUTC (fadd1s3)            0.17      0.28      14.37 f
  alus/fu_alu_0/mult_38/CARRYB[28][6] (net)     1                   0.00      14.37 f
  alus/fu_alu_0/mult_38/S2_29_6/BIN (fadd1s3)             0.17      0.01      14.38 f
  alus/fu_alu_0/mult_38/S2_29_6/OUTS (fadd1s3)            0.17      0.47      14.84 r
  alus/fu_alu_0/mult_38/SUMB[29][6] (net)       1                   0.00      14.84 r
  alus/fu_alu_0/mult_38/S2_30_5/CIN (fadd1s3)             0.17      0.01      14.85 r
  alus/fu_alu_0/mult_38/S2_30_5/OUTS (fadd1s3)            0.21      0.38      15.23 f
  alus/fu_alu_0/mult_38/SUMB[30][5] (net)       3                   0.00      15.23 f
  alus/fu_alu_0/mult_38/U102/DIN2 (nnd2s1)                0.21      0.00      15.23 f
  alus/fu_alu_0/mult_38/U102/Q (nnd2s1)                   0.23      0.11      15.34 r
  alus/fu_alu_0/mult_38/n42 (net)               1                   0.00      15.34 r
  alus/fu_alu_0/mult_38/U103/DIN2 (nnd3s2)                0.23      0.00      15.35 r
  alus/fu_alu_0/mult_38/U103/Q (nnd3s2)                   0.24      0.11      15.45 f
  alus/fu_alu_0/mult_38/CARRYB[31][4] (net)     2                   0.00      15.45 f
  alus/fu_alu_0/mult_38/U108/DIN2 (xor2s2)                0.24      0.00      15.46 f
  alus/fu_alu_0/mult_38/U108/Q (xor2s2)                   0.19      0.24      15.69 r
  alus/fu_alu_0/mult_38/A1[34] (net)            3                   0.00      15.69 r
  alus/fu_alu_0/mult_38/FS_1/A[34] (pipeline_DW01_add_J4_0)         0.00      15.69 r
  alus/fu_alu_0/mult_38/FS_1/A[34] (net)                            0.00      15.69 r
  alus/fu_alu_0/mult_38/FS_1/U76/DIN1 (and2s2)            0.19      0.00      15.70 r
  alus/fu_alu_0/mult_38/FS_1/U76/Q (and2s2)               0.10      0.11      15.80 r
  alus/fu_alu_0/mult_38/FS_1/n9 (net)           1                   0.00      15.80 r
  alus/fu_alu_0/mult_38/FS_1/U44/DIN2 (and2s2)            0.10      0.00      15.80 r
  alus/fu_alu_0/mult_38/FS_1/U44/Q (and2s2)               0.11      0.11      15.92 r
  alus/fu_alu_0/mult_38/FS_1/n327 (net)         1                   0.00      15.92 r
  alus/fu_alu_0/mult_38/FS_1/U43/DIN2 (nor2s2)            0.11      0.00      15.92 r
  alus/fu_alu_0/mult_38/FS_1/U43/Q (nor2s2)               0.28      0.10      16.02 f
  alus/fu_alu_0/mult_38/FS_1/n322 (net)         2                   0.00      16.02 f
  alus/fu_alu_0/mult_38/FS_1/U67/DIN3 (nnd3s3)            0.28      0.00      16.03 f
  alus/fu_alu_0/mult_38/FS_1/U67/Q (nnd3s3)               0.25      0.13      16.16 r
  alus/fu_alu_0/mult_38/FS_1/n180 (net)         1                   0.00      16.16 r
  alus/fu_alu_0/mult_38/FS_1/U68/DIN1 (nnd3s3)            0.25      0.01      16.17 r
  alus/fu_alu_0/mult_38/FS_1/U68/Q (nnd3s3)               0.18      0.07      16.23 f
  alus/fu_alu_0/mult_38/FS_1/n177 (net)         1                   0.00      16.23 f
  alus/fu_alu_0/mult_38/FS_1/U140/DIN (i1s3)              0.18      0.00      16.24 f
  alus/fu_alu_0/mult_38/FS_1/U140/Q (i1s3)                0.17      0.08      16.31 r
  alus/fu_alu_0/mult_38/FS_1/n47 (net)          3                   0.00      16.31 r
  alus/fu_alu_0/mult_38/FS_1/U86/DIN3 (or3s3)             0.17      0.00      16.32 r
  alus/fu_alu_0/mult_38/FS_1/U86/Q (or3s3)                0.11      0.13      16.44 r
  alus/fu_alu_0/mult_38/FS_1/n17 (net)          1                   0.00      16.44 r
  alus/fu_alu_0/mult_38/FS_1/U120/DIN1 (or2s2)            0.11      0.00      16.45 r
  alus/fu_alu_0/mult_38/FS_1/U120/Q (or2s2)               0.12      0.15      16.59 r
  alus/fu_alu_0/mult_38/FS_1/n46 (net)          1                   0.00      16.59 r
  alus/fu_alu_0/mult_38/FS_1/U118/DIN2 (aoi21s3)          0.12      0.00      16.60 r
  alus/fu_alu_0/mult_38/FS_1/U118/Q (aoi21s3)             0.26      0.12      16.71 f
  alus/fu_alu_0/mult_38/FS_1/n44 (net)          1                   0.00      16.71 f
  alus/fu_alu_0/mult_38/FS_1/U139/DIN2 (xor2s2)           0.26      0.00      16.72 f
  alus/fu_alu_0/mult_38/FS_1/U139/Q (xor2s2)              0.14      0.22      16.93 r
  alus/fu_alu_0/mult_38/FS_1/SUM[61] (net)      1                   0.00      16.93 r
  alus/fu_alu_0/mult_38/FS_1/SUM[61] (pipeline_DW01_add_J4_0)       0.00      16.93 r
  alus/fu_alu_0/mult_38/PRODUCT[63] (net)                           0.00      16.93 r
  alus/fu_alu_0/mult_38/PRODUCT[63] (pipeline_DW02_mult_4)          0.00      16.93 r
  alus/fu_alu_0/signed_mul[63] (net)                                0.00      16.93 r
  U18771/DIN1 (aoi22s3)                                   0.14      0.00      16.94 r
  U18771/Q (aoi22s3)                                      0.49      0.08      17.02 f
  n26004 (net)                                  1                   0.00      17.02 f
  U20967/DIN1 (nnd2s2)                                    0.49      0.00      17.02 f
  U20967/Q (nnd2s2)                                       0.22      0.12      17.14 r
  n15319 (net)                                  2                   0.00      17.14 r
  U33506/DIN4 (and4s3)                                    0.22      0.00      17.14 r
  U33506/Q (and4s3)                                       0.13      0.12      17.26 r
  n26255 (net)                                  1                   0.00      17.26 r
  U20910/DIN1 (nnd3s3)                                    0.13      0.01      17.27 r
  U20910/Q (nnd3s3)                                       0.14      0.05      17.32 f
  n26295 (net)                                  1                   0.00      17.32 f
  U18755/DIN1 (nor2s2)                                    0.14      0.00      17.33 f
  U18755/Q (nor2s2)                                       0.19      0.09      17.42 r
  n26419 (net)                                  1                   0.00      17.42 r
  U20719/DIN2 (aoi13s3)                                   0.19      0.00      17.42 r
  U20719/Q (aoi13s3)                                      0.32      0.14      17.57 f
  N2178 (net)                                   1                   0.00      17.57 f
  fu_finish_reg[alu_1]/DIN (dffs2)                        0.32      0.01      17.57 f
  data arrival time                                                           17.57

  clock clock (rise edge)                                           8.50       8.50
  clock network delay (ideal)                                       0.00       8.50
  clock uncertainty                                                -0.10       8.40
  fu_finish_reg[alu_1]/CLK (dffs2)                                  0.00       8.40 r
  library setup time                                               -0.16       8.24
  data required time                                                           8.24
  ------------------------------------------------------------------------------------
  data required time                                                           8.24
  data arrival time                                                          -17.57
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -9.33


  Startpoint: is_packet_in_reg[2][fu_sel][2]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: fu_finish_reg[alu_3]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           tsmcwire              lec25dscc25_TT

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  is_packet_in_reg[2][fu_sel][2]/CLK (dffcs2)             0.00      0.00 #     0.00 r
  is_packet_in_reg[2][fu_sel][2]/QN (dffcs2)              0.16      0.16       0.16 f
  n6007 (net)                                   1                   0.00       0.16 f
  U20613/DIN2 (and4s3)                                    0.16      0.00       0.16 f
  U20613/Q (and4s3)                                       0.10      0.18       0.34 f
  issue_0/alu_fifo_in[2][valid] (net)           2                   0.00       0.34 f
  issue_0/alu_fifo/fu_pckt_in[2][valid] (fu_FIFO_3)                 0.00       0.34 f
  issue_0/alu_fifo/fu_pckt_in[2][valid] (net)                       0.00       0.34 f
  issue_0/alu_fifo/U25747/DIN (ib1s1)                     0.10      0.00       0.35 f
  issue_0/alu_fifo/U25747/Q (ib1s1)                       0.30      0.12       0.47 r
  issue_0/alu_fifo/n23539 (net)                 4                   0.00       0.47 r
  issue_0/alu_fifo/U30677/DIN (i1s3)                      0.30      0.00       0.47 r
  issue_0/alu_fifo/U30677/Q (i1s3)                        0.62      0.31       0.78 f
  issue_0/alu_fifo/n23533 (net)                31                   0.00       0.78 f
  issue_0/alu_fifo/U30119/DIN2 (nor2s1)                   0.62      0.00       0.78 f
  issue_0/alu_fifo/U30119/Q (nor2s1)                      0.74      0.33       1.12 r
  issue_0/alu_fifo/n18108 (net)                 7                   0.00       1.12 r
  issue_0/alu_fifo/U25705/DIN (i1s1)                      0.74      0.00       1.12 r
  issue_0/alu_fifo/U25705/Q (i1s1)                        0.29      0.13       1.25 f
  issue_0/alu_fifo/n19853 (net)                 2                   0.00       1.25 f
  issue_0/alu_fifo/U29435/DIN (ib1s1)                     0.29      0.00       1.25 f
  issue_0/alu_fifo/U29435/Q (ib1s1)                       1.04      0.43       1.68 r
  issue_0/alu_fifo/n19846 (net)                21                   0.00       1.68 r
  issue_0/alu_fifo/U48169/DIN2 (aoi22s2)                  1.04      0.00       1.68 r
  issue_0/alu_fifo/U48169/Q (aoi22s2)                     0.39      0.09       1.77 f
  issue_0/alu_fifo/n18392 (net)                 1                   0.00       1.77 f
  issue_0/alu_fifo/U48168/DIN3 (oai21s2)                  0.39      0.00       1.77 f
  issue_0/alu_fifo/U48168/Q (oai21s2)                     1.85      0.74       2.51 r
  issue_0/alu_fifo/n8163 (net)                 14                   0.00       2.51 r
  issue_0/alu_fifo/U33092/DIN3 (aoi22s2)                  1.85      0.00       2.51 r
  issue_0/alu_fifo/U33092/Q (aoi22s2)                     0.87      0.38       2.89 f
  issue_0/alu_fifo/n6502 (net)                  4                   0.00       2.89 f
  issue_0/alu_fifo/U30605/DIN1 (nor2s1)                   0.87      0.00       2.89 f
  issue_0/alu_fifo/U30605/Q (nor2s1)                      0.33      0.11       3.00 r
  issue_0/alu_fifo/fu_pckt_out[0][opb_select][2] (net)     1        0.00       3.00 r
  issue_0/alu_fifo/fu_pckt_out[0][opb_select][2] (fu_FIFO_3)        0.00       3.00 r
  is_fu_packet[2][opb_select][2] (net)                              0.00       3.00 r
  U30336/DIN (i1s8)                                       0.33      0.00       3.00 r
  U30336/Q (i1s8)                                         0.07      0.16       3.16 f
  n22156 (net)                                  3                   0.00       3.16 f
  U30337/DIN (ib1s6)                                      0.07      0.01       3.17 f
  U30337/Q (ib1s6)                                        0.06      0.04       3.22 r
  n22157 (net)                                  2                   0.00       3.22 r
  U20484/DIN (ib1s6)                                      0.06      0.01       3.23 r
  U20484/Q (ib1s6)                                        0.04      0.03       3.26 f
  n17809 (net)                                  9                   0.00       3.26 f
  U20626/DIN2 (nnd3s3)                                    0.04      0.00       3.26 f
  U20626/Q (nnd3s3)                                       0.28      0.10       3.36 r
  n21917 (net)                                  1                   0.00       3.36 r
  U24641/DIN (ib1s6)                                      0.28      0.01       3.38 r
  U24641/Q (ib1s6)                                        0.09      0.06       3.44 f
  n21851 (net)                                 24                   0.00       3.44 f
  U18865/DIN3 (aoi123s1)                                  0.09      0.00       3.44 f
  U18865/Q (aoi123s1)                                     0.46      0.17       3.61 r
  n21916 (net)                                  1                   0.00       3.61 r
  U20760/DIN1 (and2s2)                                    0.46      0.00       3.62 r
  U20760/Q (and2s2)                                       0.23      0.18       3.80 r
  n18316 (net)                                  2                   0.00       3.80 r
  U20878/DIN (ib1s6)                                      0.23      0.01       3.81 r
  U20878/Q (ib1s6)                                        0.07      0.04       3.85 f
  n23278 (net)                                 11                   0.00       3.85 f
  alus/fu_alu_2/mult_38/B[29] (pipeline_DW02_mult_0)                0.00       3.85 f
  alus/fu_alu_2/mult_38/B[29] (net)                                 0.00       3.85 f
  alus/fu_alu_2/mult_38/U814/DIN2 (and2s2)                0.07      0.00       3.85 f
  alus/fu_alu_2/mult_38/U814/Q (and2s2)                   0.13      0.16       4.01 f
  alus/fu_alu_2/mult_38/ab[1][29] (net)         2                   0.00       4.01 f
  alus/fu_alu_2/mult_38/U635/DIN2 (nnd2s3)                0.13      0.00       4.01 f
  alus/fu_alu_2/mult_38/U635/Q (nnd2s3)                   0.17      0.08       4.10 r
  alus/fu_alu_2/mult_38/n490 (net)              1                   0.00       4.10 r
  alus/fu_alu_2/mult_38/U634/DIN (i1s4)                   0.17      0.01       4.10 r
  alus/fu_alu_2/mult_38/U634/Q (i1s4)                     0.11      0.05       4.15 f
  alus/fu_alu_2/mult_38/CARRYB[1][29] (net)     1                   0.00       4.15 f
  alus/fu_alu_2/mult_38/S2_2_29/BIN (fadd1s3)             0.11      0.01       4.16 f
  alus/fu_alu_2/mult_38/S2_2_29/OUTC (fadd1s3)            0.17      0.27       4.43 f
  alus/fu_alu_2/mult_38/CARRYB[2][29] (net)     1                   0.00       4.43 f
  alus/fu_alu_2/mult_38/S2_3_29/BIN (fadd1s3)             0.17      0.01       4.44 f
  alus/fu_alu_2/mult_38/S2_3_29/OUTC (fadd1s3)            0.17      0.28       4.72 f
  alus/fu_alu_2/mult_38/CARRYB[3][29] (net)     1                   0.00       4.72 f
  alus/fu_alu_2/mult_38/S2_4_29/BIN (fadd1s3)             0.17      0.01       4.73 f
  alus/fu_alu_2/mult_38/S2_4_29/OUTC (fadd1s3)            0.17      0.28       5.01 f
  alus/fu_alu_2/mult_38/CARRYB[4][29] (net)     1                   0.00       5.01 f
  alus/fu_alu_2/mult_38/S2_5_29/BIN (fadd1s3)             0.17      0.01       5.02 f
  alus/fu_alu_2/mult_38/S2_5_29/OUTS (fadd1s3)            0.17      0.47       5.49 r
  alus/fu_alu_2/mult_38/SUMB[5][29] (net)       1                   0.00       5.49 r
  alus/fu_alu_2/mult_38/S2_6_28/CIN (fadd1s3)             0.17      0.01       5.49 r
  alus/fu_alu_2/mult_38/S2_6_28/OUTS (fadd1s3)            0.16      0.34       5.83 f
  alus/fu_alu_2/mult_38/SUMB[6][28] (net)       1                   0.00       5.83 f
  alus/fu_alu_2/mult_38/S2_7_27/CIN (fadd1s3)             0.16      0.01       5.84 f
  alus/fu_alu_2/mult_38/S2_7_27/OUTS (fadd1s3)            0.21      0.48       6.32 r
  alus/fu_alu_2/mult_38/SUMB[7][27] (net)       3                   0.00       6.32 r
  alus/fu_alu_2/mult_38/U324/DIN1 (xor3s2)                0.21      0.00       6.32 r
  alus/fu_alu_2/mult_38/U324/Q (xor3s2)                   0.26      0.24       6.56 f
  alus/fu_alu_2/mult_38/SUMB[8][26] (net)       1                   0.00       6.56 f
  alus/fu_alu_2/mult_38/S2_9_25/AIN (fadd1s3)             0.26      0.01       6.57 f
  alus/fu_alu_2/mult_38/S2_9_25/OUTC (fadd1s3)            0.17      0.29       6.86 f
  alus/fu_alu_2/mult_38/CARRYB[9][25] (net)     1                   0.00       6.86 f
  alus/fu_alu_2/mult_38/S2_10_25/BIN (fadd1s3)            0.17      0.01       6.87 f
  alus/fu_alu_2/mult_38/S2_10_25/OUTS (fadd1s3)           0.17      0.47       7.34 r
  alus/fu_alu_2/mult_38/SUMB[10][25] (net)      1                   0.00       7.34 r
  alus/fu_alu_2/mult_38/S2_11_24/CIN (fadd1s3)            0.17      0.01       7.34 r
  alus/fu_alu_2/mult_38/S2_11_24/OUTS (fadd1s3)           0.16      0.34       7.68 f
  alus/fu_alu_2/mult_38/SUMB[11][24] (net)      1                   0.00       7.68 f
  alus/fu_alu_2/mult_38/S2_12_23/CIN (fadd1s3)            0.16      0.01       7.69 f
  alus/fu_alu_2/mult_38/S2_12_23/OUTS (fadd1s3)           0.17      0.46       8.15 r
  alus/fu_alu_2/mult_38/SUMB[12][23] (net)      1                   0.00       8.15 r
  alus/fu_alu_2/mult_38/S2_13_22/CIN (fadd1s3)            0.17      0.01       8.15 r
  alus/fu_alu_2/mult_38/S2_13_22/OUTS (fadd1s3)           0.16      0.34       8.50 f
  alus/fu_alu_2/mult_38/SUMB[13][22] (net)      1                   0.00       8.50 f
  alus/fu_alu_2/mult_38/S2_14_21/CIN (fadd1s3)            0.16      0.01       8.50 f
  alus/fu_alu_2/mult_38/S2_14_21/OUTS (fadd1s3)           0.17      0.46       8.96 r
  alus/fu_alu_2/mult_38/SUMB[14][21] (net)      1                   0.00       8.96 r
  alus/fu_alu_2/mult_38/S2_15_20/CIN (fadd1s3)            0.17      0.01       8.97 r
  alus/fu_alu_2/mult_38/S2_15_20/OUTS (fadd1s3)           0.16      0.34       9.31 f
  alus/fu_alu_2/mult_38/SUMB[15][20] (net)      1                   0.00       9.31 f
  alus/fu_alu_2/mult_38/S2_16_19/CIN (fadd1s3)            0.16      0.01       9.31 f
  alus/fu_alu_2/mult_38/S2_16_19/OUTS (fadd1s3)           0.32      0.53       9.84 r
  alus/fu_alu_2/mult_38/SUMB[16][19] (net)      3                   0.00       9.84 r
  alus/fu_alu_2/mult_38/U83/DIN3 (xor3s2)                 0.32      0.01       9.85 r
  alus/fu_alu_2/mult_38/U83/Q (xor3s2)                    0.21      0.35      10.20 r
  alus/fu_alu_2/mult_38/SUMB[17][18] (net)      3                   0.00      10.20 r
  alus/fu_alu_2/mult_38/U30/DIN2 (nnd2s2)                 0.21      0.00      10.20 r
  alus/fu_alu_2/mult_38/U30/Q (nnd2s2)                    0.15      0.06      10.27 f
  alus/fu_alu_2/mult_38/n330 (net)              1                   0.00      10.27 f
  alus/fu_alu_2/mult_38/U195/DIN3 (nnd3s2)                0.15      0.00      10.27 f
  alus/fu_alu_2/mult_38/U195/Q (nnd3s2)                   0.29      0.14      10.40 r
  alus/fu_alu_2/mult_38/CARRYB[18][17] (net)     3                  0.00      10.40 r
  alus/fu_alu_2/mult_38/U409/DIN1 (xor2s2)                0.29      0.00      10.41 r
  alus/fu_alu_2/mult_38/U409/Q (xor2s2)                   0.15      0.21      10.62 r
  alus/fu_alu_2/mult_38/n173 (net)              1                   0.00      10.62 r
  alus/fu_alu_2/mult_38/U410/DIN1 (xor2s2)                0.15      0.00      10.63 r
  alus/fu_alu_2/mult_38/U410/Q (xor2s2)                   0.16      0.21      10.83 r
  alus/fu_alu_2/mult_38/SUMB[19][17] (net)      1                   0.00      10.83 r
  alus/fu_alu_2/mult_38/S2_20_16/CIN (fadd1s3)            0.16      0.01      10.84 r
  alus/fu_alu_2/mult_38/S2_20_16/OUTS (fadd1s3)           0.16      0.34      11.18 f
  alus/fu_alu_2/mult_38/SUMB[20][16] (net)      1                   0.00      11.18 f
  alus/fu_alu_2/mult_38/S2_21_15/CIN (fadd1s3)            0.16      0.01      11.18 f
  alus/fu_alu_2/mult_38/S2_21_15/OUTC (fadd1s3)           0.17      0.25      11.43 f
  alus/fu_alu_2/mult_38/CARRYB[21][15] (net)     1                  0.00      11.43 f
  alus/fu_alu_2/mult_38/S2_22_15/BIN (fadd1s3)            0.17      0.01      11.44 f
  alus/fu_alu_2/mult_38/S2_22_15/OUTS (fadd1s3)           0.17      0.47      11.91 r
  alus/fu_alu_2/mult_38/SUMB[22][15] (net)      1                   0.00      11.91 r
  alus/fu_alu_2/mult_38/S2_23_14/CIN (fadd1s3)            0.17      0.01      11.91 r
  alus/fu_alu_2/mult_38/S2_23_14/OUTS (fadd1s3)           0.16      0.34      12.25 f
  alus/fu_alu_2/mult_38/SUMB[23][14] (net)      1                   0.00      12.25 f
  alus/fu_alu_2/mult_38/S2_24_13/CIN (fadd1s3)            0.16      0.01      12.26 f
  alus/fu_alu_2/mult_38/S2_24_13/OUTS (fadd1s3)           0.19      0.47      12.73 r
  alus/fu_alu_2/mult_38/SUMB[24][13] (net)      3                   0.00      12.73 r
  alus/fu_alu_2/mult_38/U590/DIN2 (xor3s1)                0.19      0.00      12.73 r
  alus/fu_alu_2/mult_38/U590/Q (xor3s1)                   0.25      0.21      12.94 f
  alus/fu_alu_2/mult_38/SUMB[25][12] (net)      1                   0.00      12.94 f
  alus/fu_alu_2/mult_38/S2_26_11/CIN (fadd1s3)            0.25      0.01      12.94 f
  alus/fu_alu_2/mult_38/S2_26_11/OUTS (fadd1s3)           0.17      0.48      13.42 r
  alus/fu_alu_2/mult_38/SUMB[26][11] (net)      1                   0.00      13.42 r
  alus/fu_alu_2/mult_38/S2_27_10/CIN (fadd1s3)            0.17      0.01      13.43 r
  alus/fu_alu_2/mult_38/S2_27_10/OUTS (fadd1s3)           0.16      0.34      13.77 f
  alus/fu_alu_2/mult_38/SUMB[27][10] (net)      1                   0.00      13.77 f
  alus/fu_alu_2/mult_38/S2_28_9/CIN (fadd1s3)             0.16      0.01      13.77 f
  alus/fu_alu_2/mult_38/S2_28_9/OUTS (fadd1s3)            0.17      0.46      14.23 r
  alus/fu_alu_2/mult_38/SUMB[28][9] (net)       1                   0.00      14.23 r
  alus/fu_alu_2/mult_38/S2_29_8/CIN (fadd1s3)             0.17      0.01      14.24 r
  alus/fu_alu_2/mult_38/S2_29_8/OUTS (fadd1s3)            0.19      0.36      14.60 f
  alus/fu_alu_2/mult_38/SUMB[29][8] (net)       3                   0.00      14.60 f
  alus/fu_alu_2/mult_38/U420/DIN1 (xor2s2)                0.19      0.00      14.60 f
  alus/fu_alu_2/mult_38/U420/Q (xor2s2)                   0.14      0.19      14.79 f
  alus/fu_alu_2/mult_38/SUMB[30][7] (net)       1                   0.00      14.79 f
  alus/fu_alu_2/mult_38/S4_6/CIN (fadd1s3)                0.14      0.01      14.80 f
  alus/fu_alu_2/mult_38/S4_6/OUTS (fadd1s3)               0.18      0.46      15.26 r
  alus/fu_alu_2/mult_38/SUMB[31][6] (net)       2                   0.00      15.26 r
  alus/fu_alu_2/mult_38/U827/DIN1 (xor2s2)                0.18      0.00      15.26 r
  alus/fu_alu_2/mult_38/U827/Q (xor2s2)                   0.16      0.21      15.47 r
  alus/fu_alu_2/mult_38/A1[35] (net)            2                   0.00      15.47 r
  alus/fu_alu_2/mult_38/FS_1/A[35] (pipeline_DW01_add_J28_0)        0.00      15.47 r
  alus/fu_alu_2/mult_38/FS_1/A[35] (net)                            0.00      15.47 r
  alus/fu_alu_2/mult_38/FS_1/U123/DIN2 (or2s3)            0.16      0.00      15.48 r
  alus/fu_alu_2/mult_38/FS_1/U123/Q (or2s3)               0.20      0.16      15.63 r
  alus/fu_alu_2/mult_38/FS_1/n307 (net)         5                   0.00      15.63 r
  alus/fu_alu_2/mult_38/FS_1/U7/DIN1 (nnd3s1)             0.20      0.00      15.64 r
  alus/fu_alu_2/mult_38/FS_1/U7/Q (nnd3s1)                0.21      0.09      15.72 f
  alus/fu_alu_2/mult_38/FS_1/n308 (net)         1                   0.00      15.72 f
  alus/fu_alu_2/mult_38/FS_1/U248/DIN1 (and2s2)           0.21      0.00      15.73 f
  alus/fu_alu_2/mult_38/FS_1/U248/Q (and2s2)              0.14      0.17      15.90 f
  alus/fu_alu_2/mult_38/FS_1/n29 (net)          3                   0.00      15.90 f
  alus/fu_alu_2/mult_38/FS_1/U79/DIN3 (nnd3s3)            0.14      0.01      15.90 f
  alus/fu_alu_2/mult_38/FS_1/U79/Q (nnd3s3)               0.23      0.11      16.01 r
  alus/fu_alu_2/mult_38/FS_1/n184 (net)         3                   0.00      16.01 r
  alus/fu_alu_2/mult_38/FS_1/U105/DIN3 (and3s2)           0.23      0.00      16.02 r
  alus/fu_alu_2/mult_38/FS_1/U105/Q (and3s2)              0.16      0.16      16.18 r
  alus/fu_alu_2/mult_38/FS_1/n12 (net)          1                   0.00      16.18 r
  alus/fu_alu_2/mult_38/FS_1/U331/DIN3 (or5s3)            0.16      0.01      16.19 r
  alus/fu_alu_2/mult_38/FS_1/U331/Q (or5s3)               0.32      0.20      16.39 r
  alus/fu_alu_2/mult_38/FS_1/n77 (net)         12                   0.00      16.39 r
  alus/fu_alu_2/mult_38/FS_1/U282/DIN2 (nnd2s1)           0.32      0.00      16.39 r
  alus/fu_alu_2/mult_38/FS_1/U282/Q (nnd2s1)              0.20      0.09      16.48 f
  alus/fu_alu_2/mult_38/FS_1/n62 (net)          1                   0.00      16.48 f
  alus/fu_alu_2/mult_38/FS_1/U12/DIN1 (nnd2s2)            0.20      0.00      16.48 f
  alus/fu_alu_2/mult_38/FS_1/U12/Q (nnd2s2)               0.20      0.07      16.55 r
  alus/fu_alu_2/mult_38/FS_1/n60 (net)          1                   0.00      16.55 r
  alus/fu_alu_2/mult_38/FS_1/U135/DIN1 (xnr2s2)           0.20      0.00      16.56 r
  alus/fu_alu_2/mult_38/FS_1/U135/Q (xnr2s2)              0.17      0.19      16.75 f
  alus/fu_alu_2/mult_38/FS_1/SUM[60] (net)      1                   0.00      16.75 f
  alus/fu_alu_2/mult_38/FS_1/SUM[60] (pipeline_DW01_add_J28_0)      0.00      16.75 f
  alus/fu_alu_2/mult_38/PRODUCT[62] (net)                           0.00      16.75 f
  alus/fu_alu_2/mult_38/PRODUCT[62] (pipeline_DW02_mult_0)          0.00      16.75 f
  alus/fu_alu_2/signed_mul[62] (net)                                0.00      16.75 f
  U20497/DIN1 (aoi222s2)                                  0.17      0.00      16.75 f
  U20497/Q (aoi222s2)                                     0.48      0.08      16.83 r
  n26517 (net)                                  1                   0.00      16.83 r
  U19005/DIN2 (nnd4s1)                                    0.48      0.00      16.83 r
  U19005/Q (nnd4s1)                                       0.34      0.14      16.98 f
  n15240 (net)                                  2                   0.00      16.98 f
  U19819/DIN2 (and2s2)                                    0.34      0.00      16.98 f
  U19819/Q (and2s2)                                       0.10      0.19      17.17 f
  n17258 (net)                                  1                   0.00      17.17 f
  U20612/DIN6 (nnd8s3)                                    0.10      0.00      17.17 f
  U20612/Q (nnd8s3)                                       0.08      0.24      17.42 r
  n17858 (net)                                  1                   0.00      17.42 r
  U18867/DIN (i1s3)                                       0.08      0.00      17.42 r
  U18867/Q (i1s3)                                         0.08      0.04      17.46 f
  n26952 (net)                                  1                   0.00      17.46 f
  U20611/DIN2 (aoi13s3)                                   0.08      0.00      17.47 f
  U20611/Q (aoi13s3)                                      0.32      0.12      17.59 r
  N2180 (net)                                   1                   0.00      17.59 r
  fu_finish_reg[alu_3]/DIN (dffs2)                        0.32      0.01      17.59 r
  data arrival time                                                           17.59

  clock clock (rise edge)                                           8.50       8.50
  clock network delay (ideal)                                       0.00       8.50
  clock uncertainty                                                -0.10       8.40
  fu_finish_reg[alu_3]/CLK (dffs2)                                  0.00       8.40 r
  library setup time                                               -0.14       8.26
  data required time                                                           8.26
  ------------------------------------------------------------------------------------
  data required time                                                           8.26
  data arrival time                                                          -17.59
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -9.33


  Startpoint: reset (input port clocked by clock)
  Endpoint: rob_0/tail_reg[3]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: input_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           tsmcwire              lec25dscc25_TT

  Point                        Fanout     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock clock (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset (in)                               0.00      0.00       0.10 r
  reset (net)                   71                   0.00       0.10 r
  U19452/DIN (ib1s1)                       0.00      0.00       0.10 r
  U19452/Q (ib1s1)                         0.69      0.30       0.40 f
  n29206 (net)                  32                   0.00       0.40 f
  U19451/DIN (ib1s1)                       0.69      0.00       0.41 f
  U19451/Q (ib1s1)                         0.33      0.17       0.58 r
  n17835 (net)                   3                   0.00       0.58 r
  U24612/DIN (ib1s1)                       0.33      0.00       0.58 r
  U24612/Q (ib1s1)                         0.62      0.31       0.89 f
  n22933 (net)                  17                   0.00       0.89 f
  U23385/DIN2 (nnd2s2)                     0.62      0.00       0.89 f
  U23385/Q (nnd2s2)                        0.48      0.26       1.15 r
  n29214 (net)                   9                   0.00       1.15 r
  U22936/DIN (ib1s1)                       0.48      0.00       1.16 r
  U22936/Q (ib1s1)                         0.59      0.31       1.47 f
  n29205 (net)                  32                   0.00       1.47 f
  U22707/DIN (ib1s1)                       0.59      0.00       1.47 f
  U22707/Q (ib1s1)                         0.38      0.20       1.67 r
  n22925 (net)                   5                   0.00       1.67 r
  U22549/DIN (ib1s1)                       0.38      0.00       1.68 r
  U22549/Q (ib1s1)                         0.52      0.27       1.95 f
  n22915 (net)                  26                   0.00       1.95 f
  U21695/DIN (ib1s1)                       0.52      0.00       1.95 f
  U21695/Q (ib1s1)                         0.25      0.13       2.08 r
  n22914 (net)                   2                   0.00       2.08 r
  U22470/DIN (ib1s1)                       0.25      0.00       2.08 r
  U22470/Q (ib1s1)                         0.71      0.34       2.42 f
  n22815 (net)                  15                   0.00       2.42 f
  U23546/DIN2 (and2s1)                     0.71      0.00       2.43 f
  U23546/Q (and2s1)                        0.24      0.37       2.79 f
  n18151 (net)                   2                   0.00       2.79 f
  U30897/DIN2 (nnd2s2)                     0.24      0.00       2.79 f
  U30897/Q (nnd2s2)                        0.22      0.11       2.91 r
  n23868 (net)                   3                   0.00       2.91 r
  U30898/DIN3 (oai21s2)                    0.22      0.00       2.91 r
  U30898/Q (oai21s2)                       0.30      0.14       3.05 f
  n23892 (net)                   2                   0.00       3.05 f
  U23513/DIN (ib1s1)                       0.30      0.00       3.05 f
  U23513/Q (ib1s1)                         0.20      0.10       3.15 r
  n23878 (net)                   2                   0.00       3.15 r
  U30905/DIN3 (oai221s2)                   0.20      0.00       3.15 r
  U30905/Q (oai221s2)                      0.52      0.27       3.42 f
  rob_0/N21637 (net)             1                   0.00       3.42 f
  rob_0/tail_reg[3]/DIN (dffs1)            0.52      0.01       3.43 f
  data arrival time                                             3.43

  clock clock (rise edge)                            8.50       8.50
  clock network delay (ideal)                        0.00       8.50
  clock uncertainty                                 -0.10       8.40
  rob_0/tail_reg[3]/CLK (dffs1)                      0.00       8.40 r
  library setup time                                -0.19       8.21
  data required time                                            8.21
  ---------------------------------------------------------------------
  data required time                                            8.21
  data arrival time                                            -3.43
  ---------------------------------------------------------------------
  slack (MET)                                                   4.79


  Startpoint: reset (input port clocked by clock)
  Endpoint: rob_0/tail_reg[2]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: input_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           tsmcwire              lec25dscc25_TT

  Point                        Fanout     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock clock (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset (in)                               0.00      0.00       0.10 r
  reset (net)                   71                   0.00       0.10 r
  U19452/DIN (ib1s1)                       0.00      0.00       0.10 r
  U19452/Q (ib1s1)                         0.69      0.30       0.40 f
  n29206 (net)                  32                   0.00       0.40 f
  U19451/DIN (ib1s1)                       0.69      0.00       0.41 f
  U19451/Q (ib1s1)                         0.33      0.17       0.58 r
  n17835 (net)                   3                   0.00       0.58 r
  U24612/DIN (ib1s1)                       0.33      0.00       0.58 r
  U24612/Q (ib1s1)                         0.62      0.31       0.89 f
  n22933 (net)                  17                   0.00       0.89 f
  U23385/DIN2 (nnd2s2)                     0.62      0.00       0.89 f
  U23385/Q (nnd2s2)                        0.48      0.26       1.15 r
  n29214 (net)                   9                   0.00       1.15 r
  U22936/DIN (ib1s1)                       0.48      0.00       1.16 r
  U22936/Q (ib1s1)                         0.59      0.31       1.47 f
  n29205 (net)                  32                   0.00       1.47 f
  U22707/DIN (ib1s1)                       0.59      0.00       1.47 f
  U22707/Q (ib1s1)                         0.38      0.20       1.67 r
  n22925 (net)                   5                   0.00       1.67 r
  U22549/DIN (ib1s1)                       0.38      0.00       1.68 r
  U22549/Q (ib1s1)                         0.52      0.27       1.95 f
  n22915 (net)                  26                   0.00       1.95 f
  U21695/DIN (ib1s1)                       0.52      0.00       1.95 f
  U21695/Q (ib1s1)                         0.25      0.13       2.08 r
  n22914 (net)                   2                   0.00       2.08 r
  U22470/DIN (ib1s1)                       0.25      0.00       2.08 r
  U22470/Q (ib1s1)                         0.71      0.34       2.42 f
  n22815 (net)                  15                   0.00       2.42 f
  U23546/DIN2 (and2s1)                     0.71      0.00       2.43 f
  U23546/Q (and2s1)                        0.24      0.37       2.79 f
  n18151 (net)                   2                   0.00       2.79 f
  U30897/DIN2 (nnd2s2)                     0.24      0.00       2.79 f
  U30897/Q (nnd2s2)                        0.22      0.11       2.91 r
  n23868 (net)                   3                   0.00       2.91 r
  U30898/DIN3 (oai21s2)                    0.22      0.00       2.91 r
  U30898/Q (oai21s2)                       0.30      0.14       3.05 f
  n23892 (net)                   2                   0.00       3.05 f
  U23513/DIN (ib1s1)                       0.30      0.00       3.05 f
  U23513/Q (ib1s1)                         0.20      0.10       3.15 r
  n23878 (net)                   2                   0.00       3.15 r
  U30914/DIN7 (oai2222s3)                  0.20      0.00       3.15 r
  U30914/Q (oai2222s3)                     0.12      0.25       3.40 f
  rob_0/N21636 (net)             1                   0.00       3.40 f
  rob_0/tail_reg[2]/DIN (dffs1)            0.12      0.01       3.41 f
  data arrival time                                             3.41

  clock clock (rise edge)                            8.50       8.50
  clock network delay (ideal)                        0.00       8.50
  clock uncertainty                                 -0.10       8.40
  rob_0/tail_reg[2]/CLK (dffs1)                      0.00       8.40 r
  library setup time                                -0.14       8.26
  data required time                                            8.26
  ---------------------------------------------------------------------
  data required time                                            8.26
  data arrival time                                            -3.41
  ---------------------------------------------------------------------
  slack (MET)                                                   4.86


  Startpoint: is_packet_in_reg[2][fu_sel][1]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: rs_out_display[0][PC][3]
            (output port clocked by clock)
  Path Group: output_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           tsmcwire              lec25dscc25_TT

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  is_packet_in_reg[2][fu_sel][1]/CLK (dffcs2)             0.00      0.00 #     0.00 r
  is_packet_in_reg[2][fu_sel][1]/QN (dffcs2)              0.20      0.19       0.19 f
  n22177 (net)                                  2                   0.00       0.19 f
  U20569/DIN (i1s5)                                       0.20      0.01       0.20 f
  U20569/Q (i1s5)                                         0.26      0.12       0.32 r
  is_in_display[2][fu_sel][1] (net)             3                   0.00       0.32 r
  U20568/DIN (i1s3)                                       0.26      0.00       0.32 r
  U20568/Q (i1s3)                                         0.11      0.04       0.36 f
  n17827 (net)                                  2                   0.00       0.36 f
  U28261/DIN1 (nnd3s1)                                    0.11      0.00       0.36 f
  U28261/Q (nnd3s1)                                       0.28      0.10       0.47 r
  n27834 (net)                                  2                   0.00       0.47 r
  U28275/DIN2 (nor2s1)                                    0.28      0.00       0.47 r
  U28275/Q (nor2s1)                                       0.26      0.14       0.60 f
  issue_0/mult_fifo_in[2][valid] (net)          2                   0.00       0.60 f
  issue_0/mult_fifo/fu_pckt_in[2][valid] (fu_FIFO_3)                0.00       0.60 f
  issue_0/mult_fifo/fu_pckt_in[2][valid] (net)                      0.00       0.60 f
  issue_0/mult_fifo/U25664/DIN (ib1s1)                    0.26      0.00       0.61 f
  issue_0/mult_fifo/U25664/Q (ib1s1)                      0.57      0.25       0.85 r
  issue_0/mult_fifo/n23538 (net)                5                   0.00       0.85 r
  issue_0/mult_fifo/U30678/DIN (i1s3)                     0.57      0.00       0.86 r
  issue_0/mult_fifo/U30678/Q (i1s3)                       0.67      0.35       1.21 f
  issue_0/mult_fifo/n23532 (net)               32                   0.00       1.21 f
  issue_0/mult_fifo/U38111/DIN2 (xor2s1)                  0.67      0.00       1.21 f
  issue_0/mult_fifo/U38111/Q (xor2s1)                     0.22      0.32       1.53 r
  issue_0/mult_fifo/n29616 (net)                2                   0.00       1.53 r
  issue_0/mult_fifo/U38115/DIN2 (xor2s1)                  0.22      0.00       1.53 r
  issue_0/mult_fifo/U38115/Q (xor2s1)                     0.22      0.17       1.70 f
  issue_0/mult_fifo/wr_count[0] (net)           2                   0.00       1.70 f
  issue_0/mult_fifo/U48894/DIN1 (and2s1)                  0.22      0.00       1.70 f
  issue_0/mult_fifo/U48894/Q (and2s1)                     0.16      0.21       1.90 f
  issue_0/mult_fifo/add_61/carry[1] (net)       1                   0.00       1.90 f
  issue_0/mult_fifo/U48877/CIN (fadd1s1)                  0.16      0.00       1.91 f
  issue_0/mult_fifo/U48877/OUTC (fadd1s1)                 0.21      0.28       2.19 f
  issue_0/mult_fifo/add_61/carry[2] (net)       2                   0.00       2.19 f
  issue_0/mult_fifo/U48892/DIN1 (and2s1)                  0.21      0.00       2.19 f
  issue_0/mult_fifo/U48892/Q (and2s1)                     0.17      0.21       2.40 f
  issue_0/mult_fifo/add_61/carry[3] (net)       2                   0.00       2.40 f
  issue_0/mult_fifo/U48890/DIN1 (and2s1)                  0.17      0.00       2.40 f
  issue_0/mult_fifo/U48890/Q (and2s1)                     0.21      0.22       2.62 f
  issue_0/mult_fifo/add_61/carry[4] (net)       2                   0.00       2.62 f
  issue_0/mult_fifo/U48889/DIN1 (xor2s1)                  0.21      0.00       2.62 f
  issue_0/mult_fifo/U48889/Q (xor2s1)                     0.18      0.24       2.86 f
  issue_0/mult_fifo/tail_next[4] (net)          3                   0.00       2.86 f
  issue_0/mult_fifo/U48896/DIN2 (oai1112s1)               0.18      0.00       2.86 f
  issue_0/mult_fifo/U48896/Q (oai1112s1)                  0.63      0.22       3.08 r
  issue_0/mult_fifo/n23540 (net)                1                   0.00       3.08 r
  issue_0/mult_fifo/U30286/DIN (ib1s1)                    0.63      0.00       3.09 r
  issue_0/mult_fifo/U30286/Q (ib1s1)                      0.24      0.10       3.18 f
  issue_0/mult_fifo/n23541 (net)                2                   0.00       3.18 f
  issue_0/mult_fifo/U48883/DIN1 (xor2s1)                  0.24      0.00       3.19 f
  issue_0/mult_fifo/U48883/Q (xor2s1)                     0.16      0.14       3.33 r
  issue_0/mult_fifo/N114 (net)                  1                   0.00       3.33 r
  issue_0/mult_fifo/U370/DIN1 (or2s2)                     0.16      0.00       3.33 r
  issue_0/mult_fifo/U370/Q (or2s2)                        0.40      0.27       3.60 r
  issue_0/mult_fifo/almost_full (net)           2                   0.00       3.60 r
  issue_0/mult_fifo/almost_full (fu_FIFO_3)                         0.00       3.60 r
  fu_fifo_stall_display[mult] (net)                                 0.00       3.60 r
  RS_0/fu_fifo_stall[mult] (RS)                                     0.00       3.60 r
  RS_0/fu_fifo_stall[mult] (net)                                    0.00       3.60 r
  RS_0/U6508/DIN (ib1s1)                                  0.40      0.00       3.60 r
  RS_0/U6508/Q (ib1s1)                                    0.69      0.35       3.95 f
  RS_0/n8137 (net)                             16                   0.00       3.95 f
  RS_0/U9941/DIN4 (aoi22s2)                               0.69      0.00       3.96 f
  RS_0/U9941/Q (aoi22s2)                                  0.36      0.20       4.15 r
  RS_0/n7283 (net)                              1                   0.00       4.15 r
  RS_0/U9942/DIN5 (oai322s1)                              0.36      0.00       4.16 r
  RS_0/U9942/Q (oai322s1)                                 0.53      0.19       4.35 f
  RS_0/n7284 (net)                              1                   0.00       4.35 f
  RS_0/U6623/DIN2 (and2s1)                                0.53      0.00       4.35 f
  RS_0/U6623/Q (and2s1)                                   0.17      0.29       4.64 f
  RS_0/n6105 (net)                              1                   0.00       4.64 f
  RS_0/U6575/DIN2 (nnd3s2)                                0.17      0.00       4.64 f
  RS_0/U6575/Q (nnd3s2)                                   0.37      0.15       4.80 r
  RS_0/n11177 (net)                             4                   0.00       4.80 r
  RS_0/U9857/DIN2 (nnd2s3)                                0.37      0.00       4.80 r
  RS_0/U9857/Q (nnd2s3)                                   0.17      0.07       4.87 f
  RS_0/n8199 (net)                              2                   0.00       4.87 f
  RS_0/U6568/DIN (i1s3)                                   0.17      0.00       4.87 f
  RS_0/U6568/Q (i1s3)                                     0.17      0.08       4.95 r
  RS_0/n7472 (net)                              5                   0.00       4.95 r
  RS_0/U7184/DIN1 (nnd3s1)                                0.17      0.00       4.95 r
  RS_0/U7184/Q (nnd3s1)                                   0.28      0.11       5.06 f
  RS_0/n7602 (net)                              2                   0.00       5.06 f
  RS_0/U6553/DIN (ib1s1)                                  0.28      0.00       5.06 f
  RS_0/U6553/Q (ib1s1)                                    0.26      0.13       5.19 r
  RS_0/n7727 (net)                              3                   0.00       5.19 r
  RS_0/U9490/DIN1 (and4s3)                                0.26      0.00       5.19 r
  RS_0/U9490/Q (and4s3)                                   0.12      0.14       5.33 r
  RS_0/n6349 (net)                              2                   0.00       5.33 r
  RS_0/U6706/DIN2 (nnd2s2)                                0.12      0.00       5.33 r
  RS_0/U6706/Q (nnd2s2)                                   0.86      0.35       5.68 f
  RS_0/n11176 (net)                            29                   0.00       5.68 f
  RS_0/U6531/DIN2 (nnd2s2)                                0.86      0.00       5.68 f
  RS_0/U6531/Q (nnd2s2)                                   0.42      0.25       5.93 r
  RS_0/n7740 (net)                              4                   0.00       5.93 r
  RS_0/U6552/DIN (ib1s1)                                  0.42      0.00       5.93 r
  RS_0/U6552/Q (ib1s1)                                    0.22      0.11       6.04 f
  RS_0/n7748 (net)                              2                   0.00       6.04 f
  RS_0/U9486/DIN1 (nnd3s2)                                0.22      0.00       6.04 f
  RS_0/U9486/Q (nnd3s2)                                   0.37      0.15       6.19 r
  RS_0/n10203 (net)                             8                   0.00       6.19 r
  RS_0/U6701/DIN (ib1s1)                                  0.37      0.00       6.20 r
  RS_0/U6701/Q (ib1s1)                                    0.31      0.17       6.37 f
  RS_0/n6987 (net)                              6                   0.00       6.37 f
  RS_0/U9859/DIN1 (oai211s2)                              0.31      0.00       6.37 f
  RS_0/U9859/Q (oai211s2)                                 0.37      0.16       6.53 r
  RS_0/n7741 (net)                              1                   0.00       6.53 r
  RS_0/U9860/DIN (ib1s1)                                  0.37      0.00       6.53 r
  RS_0/U9860/Q (ib1s1)                                    0.19      0.09       6.63 f
  RS_0/n7743 (net)                              2                   0.00       6.63 f
  RS_0/U9887/DIN3 (oai21s3)                               0.19      0.00       6.63 f
  RS_0/U9887/Q (oai21s3)                                  0.35      0.15       6.77 r
  RS_0/n8292 (net)                              3                   0.00       6.77 r
  RS_0/U9401/DIN2 (nnd2s1)                                0.35      0.00       6.78 r
  RS_0/U9401/Q (nnd2s1)                                   0.25      0.12       6.89 f
  RS_0/n9355 (net)                              2                   0.00       6.89 f
  RS_0/U6684/DIN (i1s2)                                   0.25      0.00       6.89 f
  RS_0/U6684/Q (i1s2)                                     0.20      0.09       6.99 r
  RS_0/n9347 (net)                              2                   0.00       6.99 r
  RS_0/U6696/DIN (i1s8)                                   0.20      0.00       6.99 r
  RS_0/U6696/Q (i1s8)                                     0.10      0.17       7.15 f
  RS_0/n6882 (net)                              8                   0.00       7.15 f
  RS_0/U7210/DIN (ib1s1)                                  0.10      0.00       7.16 f
  RS_0/U7210/Q (ib1s1)                                    0.47      0.19       7.34 r
  RS_0/n6223 (net)                              8                   0.00       7.34 r
  RS_0/U12439/DIN1 (aoi22s2)                              0.47      0.00       7.34 r
  RS_0/U12439/Q (aoi22s2)                                 0.47      0.10       7.44 f
  RS_0/n8945 (net)                              1                   0.00       7.44 f
  RS_0/U12440/DIN4 (oai211s2)                             0.47      0.00       7.45 f
  RS_0/U12440/Q (oai211s2)                                0.49      0.19       7.63 r
  RS_0/n8947 (net)                              1                   0.00       7.63 r
  RS_0/U12441/DIN5 (aoi221s1)                             0.49      0.00       7.64 r
  RS_0/U12441/Q (aoi221s1)                                0.46      0.15       7.79 f
  RS_0/n8950 (net)                              1                   0.00       7.79 f
  RS_0/U9576/DIN1 (oai1112s2)                             0.46      0.00       7.79 f
  RS_0/U9576/Q (oai1112s2)                                0.55      0.21       8.00 r
  RS_0/n11515 (net)                             1                   0.00       8.00 r
  RS_0/U8281/DIN (nb1s2)                                  0.55      0.00       8.00 r
  RS_0/U8281/Q (nb1s2)                                    0.32      0.23       8.23 r
  RS_0/issue_insts[0][PC][3] (net)              2                   0.00       8.23 r
  RS_0/issue_insts[0][PC][3] (RS)                                   0.00       8.23 r
  rs_out_display[0][PC][3] (net)                                    0.00       8.23 r
  rs_out_display[0][PC][3] (out)                          0.32      0.02       8.25 r
  data arrival time                                                            8.25

  max_delay                                                         8.50       8.50
  clock uncertainty                                                -0.10       8.40
  output external delay                                            -0.10       8.30
  data required time                                                           8.30
  ------------------------------------------------------------------------------------
  data required time                                                           8.30
  data arrival time                                                           -8.25
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.05


  Startpoint: is_packet_in_reg[2][fu_sel][1]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: rs_out_display[0][opb_select][3]
            (output port clocked by clock)
  Path Group: output_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           tsmcwire              lec25dscc25_TT

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  is_packet_in_reg[2][fu_sel][1]/CLK (dffcs2)             0.00      0.00 #     0.00 r
  is_packet_in_reg[2][fu_sel][1]/QN (dffcs2)              0.20      0.19       0.19 f
  n22177 (net)                                  2                   0.00       0.19 f
  U20569/DIN (i1s5)                                       0.20      0.01       0.20 f
  U20569/Q (i1s5)                                         0.26      0.12       0.32 r
  is_in_display[2][fu_sel][1] (net)             3                   0.00       0.32 r
  U20568/DIN (i1s3)                                       0.26      0.00       0.32 r
  U20568/Q (i1s3)                                         0.11      0.04       0.36 f
  n17827 (net)                                  2                   0.00       0.36 f
  U28261/DIN1 (nnd3s1)                                    0.11      0.00       0.36 f
  U28261/Q (nnd3s1)                                       0.28      0.10       0.47 r
  n27834 (net)                                  2                   0.00       0.47 r
  U28275/DIN2 (nor2s1)                                    0.28      0.00       0.47 r
  U28275/Q (nor2s1)                                       0.26      0.14       0.60 f
  issue_0/mult_fifo_in[2][valid] (net)          2                   0.00       0.60 f
  issue_0/mult_fifo/fu_pckt_in[2][valid] (fu_FIFO_3)                0.00       0.60 f
  issue_0/mult_fifo/fu_pckt_in[2][valid] (net)                      0.00       0.60 f
  issue_0/mult_fifo/U25664/DIN (ib1s1)                    0.26      0.00       0.61 f
  issue_0/mult_fifo/U25664/Q (ib1s1)                      0.57      0.25       0.85 r
  issue_0/mult_fifo/n23538 (net)                5                   0.00       0.85 r
  issue_0/mult_fifo/U30678/DIN (i1s3)                     0.57      0.00       0.86 r
  issue_0/mult_fifo/U30678/Q (i1s3)                       0.67      0.35       1.21 f
  issue_0/mult_fifo/n23532 (net)               32                   0.00       1.21 f
  issue_0/mult_fifo/U38111/DIN2 (xor2s1)                  0.67      0.00       1.21 f
  issue_0/mult_fifo/U38111/Q (xor2s1)                     0.22      0.32       1.53 r
  issue_0/mult_fifo/n29616 (net)                2                   0.00       1.53 r
  issue_0/mult_fifo/U38115/DIN2 (xor2s1)                  0.22      0.00       1.53 r
  issue_0/mult_fifo/U38115/Q (xor2s1)                     0.22      0.17       1.70 f
  issue_0/mult_fifo/wr_count[0] (net)           2                   0.00       1.70 f
  issue_0/mult_fifo/U48894/DIN1 (and2s1)                  0.22      0.00       1.70 f
  issue_0/mult_fifo/U48894/Q (and2s1)                     0.16      0.21       1.90 f
  issue_0/mult_fifo/add_61/carry[1] (net)       1                   0.00       1.90 f
  issue_0/mult_fifo/U48877/CIN (fadd1s1)                  0.16      0.00       1.91 f
  issue_0/mult_fifo/U48877/OUTC (fadd1s1)                 0.21      0.28       2.19 f
  issue_0/mult_fifo/add_61/carry[2] (net)       2                   0.00       2.19 f
  issue_0/mult_fifo/U48892/DIN1 (and2s1)                  0.21      0.00       2.19 f
  issue_0/mult_fifo/U48892/Q (and2s1)                     0.17      0.21       2.40 f
  issue_0/mult_fifo/add_61/carry[3] (net)       2                   0.00       2.40 f
  issue_0/mult_fifo/U48890/DIN1 (and2s1)                  0.17      0.00       2.40 f
  issue_0/mult_fifo/U48890/Q (and2s1)                     0.21      0.22       2.62 f
  issue_0/mult_fifo/add_61/carry[4] (net)       2                   0.00       2.62 f
  issue_0/mult_fifo/U48889/DIN1 (xor2s1)                  0.21      0.00       2.62 f
  issue_0/mult_fifo/U48889/Q (xor2s1)                     0.18      0.24       2.86 f
  issue_0/mult_fifo/tail_next[4] (net)          3                   0.00       2.86 f
  issue_0/mult_fifo/U48896/DIN2 (oai1112s1)               0.18      0.00       2.86 f
  issue_0/mult_fifo/U48896/Q (oai1112s1)                  0.63      0.22       3.08 r
  issue_0/mult_fifo/n23540 (net)                1                   0.00       3.08 r
  issue_0/mult_fifo/U30286/DIN (ib1s1)                    0.63      0.00       3.09 r
  issue_0/mult_fifo/U30286/Q (ib1s1)                      0.24      0.10       3.18 f
  issue_0/mult_fifo/n23541 (net)                2                   0.00       3.18 f
  issue_0/mult_fifo/U48883/DIN1 (xor2s1)                  0.24      0.00       3.19 f
  issue_0/mult_fifo/U48883/Q (xor2s1)                     0.16      0.14       3.33 r
  issue_0/mult_fifo/N114 (net)                  1                   0.00       3.33 r
  issue_0/mult_fifo/U370/DIN1 (or2s2)                     0.16      0.00       3.33 r
  issue_0/mult_fifo/U370/Q (or2s2)                        0.40      0.27       3.60 r
  issue_0/mult_fifo/almost_full (net)           2                   0.00       3.60 r
  issue_0/mult_fifo/almost_full (fu_FIFO_3)                         0.00       3.60 r
  fu_fifo_stall_display[mult] (net)                                 0.00       3.60 r
  RS_0/fu_fifo_stall[mult] (RS)                                     0.00       3.60 r
  RS_0/fu_fifo_stall[mult] (net)                                    0.00       3.60 r
  RS_0/U6508/DIN (ib1s1)                                  0.40      0.00       3.60 r
  RS_0/U6508/Q (ib1s1)                                    0.69      0.35       3.95 f
  RS_0/n8137 (net)                             16                   0.00       3.95 f
  RS_0/U9941/DIN4 (aoi22s2)                               0.69      0.00       3.96 f
  RS_0/U9941/Q (aoi22s2)                                  0.36      0.20       4.15 r
  RS_0/n7283 (net)                              1                   0.00       4.15 r
  RS_0/U9942/DIN5 (oai322s1)                              0.36      0.00       4.16 r
  RS_0/U9942/Q (oai322s1)                                 0.53      0.19       4.35 f
  RS_0/n7284 (net)                              1                   0.00       4.35 f
  RS_0/U6623/DIN2 (and2s1)                                0.53      0.00       4.35 f
  RS_0/U6623/Q (and2s1)                                   0.17      0.29       4.64 f
  RS_0/n6105 (net)                              1                   0.00       4.64 f
  RS_0/U6575/DIN2 (nnd3s2)                                0.17      0.00       4.64 f
  RS_0/U6575/Q (nnd3s2)                                   0.37      0.15       4.80 r
  RS_0/n11177 (net)                             4                   0.00       4.80 r
  RS_0/U9857/DIN2 (nnd2s3)                                0.37      0.00       4.80 r
  RS_0/U9857/Q (nnd2s3)                                   0.17      0.07       4.87 f
  RS_0/n8199 (net)                              2                   0.00       4.87 f
  RS_0/U6568/DIN (i1s3)                                   0.17      0.00       4.87 f
  RS_0/U6568/Q (i1s3)                                     0.17      0.08       4.95 r
  RS_0/n7472 (net)                              5                   0.00       4.95 r
  RS_0/U7184/DIN1 (nnd3s1)                                0.17      0.00       4.95 r
  RS_0/U7184/Q (nnd3s1)                                   0.28      0.11       5.06 f
  RS_0/n7602 (net)                              2                   0.00       5.06 f
  RS_0/U6553/DIN (ib1s1)                                  0.28      0.00       5.06 f
  RS_0/U6553/Q (ib1s1)                                    0.26      0.13       5.19 r
  RS_0/n7727 (net)                              3                   0.00       5.19 r
  RS_0/U9490/DIN1 (and4s3)                                0.26      0.00       5.19 r
  RS_0/U9490/Q (and4s3)                                   0.12      0.14       5.33 r
  RS_0/n6349 (net)                              2                   0.00       5.33 r
  RS_0/U6706/DIN2 (nnd2s2)                                0.12      0.00       5.33 r
  RS_0/U6706/Q (nnd2s2)                                   0.86      0.35       5.68 f
  RS_0/n11176 (net)                            29                   0.00       5.68 f
  RS_0/U6531/DIN2 (nnd2s2)                                0.86      0.00       5.68 f
  RS_0/U6531/Q (nnd2s2)                                   0.42      0.25       5.93 r
  RS_0/n7740 (net)                              4                   0.00       5.93 r
  RS_0/U6552/DIN (ib1s1)                                  0.42      0.00       5.93 r
  RS_0/U6552/Q (ib1s1)                                    0.22      0.11       6.04 f
  RS_0/n7748 (net)                              2                   0.00       6.04 f
  RS_0/U9486/DIN1 (nnd3s2)                                0.22      0.00       6.04 f
  RS_0/U9486/Q (nnd3s2)                                   0.37      0.15       6.19 r
  RS_0/n10203 (net)                             8                   0.00       6.19 r
  RS_0/U6701/DIN (ib1s1)                                  0.37      0.00       6.20 r
  RS_0/U6701/Q (ib1s1)                                    0.31      0.17       6.37 f
  RS_0/n6987 (net)                              6                   0.00       6.37 f
  RS_0/U9859/DIN1 (oai211s2)                              0.31      0.00       6.37 f
  RS_0/U9859/Q (oai211s2)                                 0.37      0.16       6.53 r
  RS_0/n7741 (net)                              1                   0.00       6.53 r
  RS_0/U9860/DIN (ib1s1)                                  0.37      0.00       6.53 r
  RS_0/U9860/Q (ib1s1)                                    0.19      0.09       6.63 f
  RS_0/n7743 (net)                              2                   0.00       6.63 f
  RS_0/U9887/DIN3 (oai21s3)                               0.19      0.00       6.63 f
  RS_0/U9887/Q (oai21s3)                                  0.35      0.15       6.77 r
  RS_0/n8292 (net)                              3                   0.00       6.77 r
  RS_0/U9401/DIN2 (nnd2s1)                                0.35      0.00       6.78 r
  RS_0/U9401/Q (nnd2s1)                                   0.25      0.12       6.89 f
  RS_0/n9355 (net)                              2                   0.00       6.89 f
  RS_0/U6684/DIN (i1s2)                                   0.25      0.00       6.89 f
  RS_0/U6684/Q (i1s2)                                     0.20      0.09       6.99 r
  RS_0/n9347 (net)                              2                   0.00       6.99 r
  RS_0/U6696/DIN (i1s8)                                   0.20      0.00       6.99 r
  RS_0/U6696/Q (i1s8)                                     0.10      0.17       7.15 f
  RS_0/n6882 (net)                              8                   0.00       7.15 f
  RS_0/U7494/DIN (ib1s1)                                  0.10      0.00       7.16 f
  RS_0/U7494/Q (ib1s1)                                    0.47      0.19       7.34 r
  RS_0/n6877 (net)                              8                   0.00       7.34 r
  RS_0/U12407/DIN1 (aoi22s2)                              0.47      0.00       7.34 r
  RS_0/U12407/Q (aoi22s2)                                 0.47      0.10       7.44 f
  RS_0/n8909 (net)                              1                   0.00       7.44 f
  RS_0/U12408/DIN4 (oai211s2)                             0.47      0.00       7.45 f
  RS_0/U12408/Q (oai211s2)                                0.49      0.19       7.63 r
  RS_0/n8911 (net)                              1                   0.00       7.63 r
  RS_0/U12409/DIN5 (aoi221s1)                             0.49      0.00       7.64 r
  RS_0/U12409/Q (aoi221s1)                                0.46      0.15       7.79 f
  RS_0/n8914 (net)                              1                   0.00       7.79 f
  RS_0/U9434/DIN1 (oai1112s2)                             0.46      0.00       7.79 f
  RS_0/U9434/Q (oai1112s2)                                0.55      0.21       8.00 r
  RS_0/n11521 (net)                             1                   0.00       8.00 r
  RS_0/U8280/DIN (nb1s2)                                  0.55      0.00       8.00 r
  RS_0/U8280/Q (nb1s2)                                    0.32      0.23       8.23 r
  RS_0/issue_insts[0][opb_select][3] (net)      2                   0.00       8.23 r
  RS_0/issue_insts[0][opb_select][3] (RS)                           0.00       8.23 r
  rs_out_display[0][opb_select][3] (net)                            0.00       8.23 r
  rs_out_display[0][opb_select][3] (out)                  0.32      0.02       8.25 r
  data arrival time                                                            8.25

  max_delay                                                         8.50       8.50
  clock uncertainty                                                -0.10       8.40
  output external delay                                            -0.10       8.30
  data required time                                                           8.30
  ------------------------------------------------------------------------------------
  data required time                                                           8.30
  data arrival time                                                           -8.25
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.05


1
 
****************************************
Report : constraint
        -verbose
        -max_delay
Design : pipeline
Version: O-2018.06
Date   : Fri Mar 26 11:32:00 2021
****************************************


  Startpoint: is_packet_in_reg[2][fu_sel][2]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: fu_finish_reg[alu_1]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           tsmcwire              lec25dscc25_TT

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  is_packet_in_reg[2][fu_sel][2]/CLK (dffcs2)             0.00 #     0.00 r
  is_packet_in_reg[2][fu_sel][2]/QN (dffcs2)              0.16       0.16 f
  U20613/Q (and4s3)                                       0.18       0.34 f
  issue_0/alu_fifo/U25747/Q (ib1s1)                       0.13       0.47 r
  issue_0/alu_fifo/U30677/Q (i1s3)                        0.31       0.78 f
  issue_0/alu_fifo/U30119/Q (nor2s1)                      0.34       1.12 r
  issue_0/alu_fifo/U25705/Q (i1s1)                        0.13       1.25 f
  issue_0/alu_fifo/U29435/Q (ib1s1)                       0.43       1.68 r
  issue_0/alu_fifo/U48169/Q (aoi22s2)                     0.09       1.77 f
  issue_0/alu_fifo/U48168/Q (oai21s2)                     0.74       2.51 r
  issue_0/alu_fifo/U32792/Q (aoi221s1)                    0.54       3.05 f
  issue_0/alu_fifo/U25855/Q (oai222s3)                    0.62       3.67 r
  U30235/Q (nnd2s3)                                       0.09       3.76 f
  U20692/Q (and2s2)                                       0.18       3.94 f
  U20446/Q (nnd2s3)                                       0.06       4.01 r
  U20447/Q (oai211s2)                                     0.08       4.08 f
  U20832/Q (nnd2s1)                                       0.10       4.18 r
  U20837/Q (i1s8)                                         0.18       4.37 f
  alus/fu_alu_0/mult_38/U837/Q (ib1s6)                    0.06       4.42 r
  alus/fu_alu_0/mult_38/U935/Q (ib1s6)                    0.04       4.46 f
  alus/fu_alu_0/mult_38/U850/Q (and2s3)                   0.14       4.60 f
  alus/fu_alu_0/mult_38/U78/Q (xor2s3)                    0.17       4.77 f
  alus/fu_alu_0/mult_38/S2_2_25/OUTS (fadd1s3)            0.47       5.24 r
  alus/fu_alu_0/mult_38/U806/Q (nnd2s2)                   0.06       5.31 f
  alus/fu_alu_0/mult_38/U809/Q (nnd3s2)                   0.14       5.44 r
  alus/fu_alu_0/mult_38/U740/Q (xor2s2)                   0.22       5.66 r
  alus/fu_alu_0/mult_38/U741/Q (xor2s2)                   0.17       5.83 r
  alus/fu_alu_0/mult_38/S2_5_23/OUTS (fadd1s3)            0.35       6.18 f
  alus/fu_alu_0/mult_38/S2_6_22/OUTC (fadd1s3)            0.25       6.43 f
  alus/fu_alu_0/mult_38/S2_7_22/OUTS (fadd1s3)            0.54       6.98 r
  alus/fu_alu_0/mult_38/U79/Q (xor3s2)                    0.35       7.33 r
  alus/fu_alu_0/mult_38/U84/Q (nnd2s1)                    0.09       7.42 f
  alus/fu_alu_0/mult_38/U319/Q (nnd3s2)                   0.15       7.56 r
  alus/fu_alu_0/mult_38/U332/Q (xor3s2)                   0.32       7.88 r
  alus/fu_alu_0/mult_38/S2_11_19/OUTS (fadd1s3)           0.35       8.23 f
  alus/fu_alu_0/mult_38/S2_12_18/OUTS (fadd1s3)           0.47       8.70 r
  alus/fu_alu_0/mult_38/S2_13_17/OUTS (fadd1s3)           0.35       9.04 f
  alus/fu_alu_0/mult_38/S2_14_16/OUTS (fadd1s3)           0.47       9.51 r
  alus/fu_alu_0/mult_38/S2_15_15/OUTS (fadd1s3)           0.35       9.86 f
  alus/fu_alu_0/mult_38/S2_16_14/OUTS (fadd1s3)           0.48      10.34 r
  alus/fu_alu_0/mult_38/U978/Q (nnd2s2)                   0.06      10.40 f
  alus/fu_alu_0/mult_38/U981/Q (nnd3s2)                   0.14      10.54 r
  alus/fu_alu_0/mult_38/U912/Q (xor2s2)                   0.22      10.76 r
  alus/fu_alu_0/mult_38/U913/Q (xor2s2)                   0.15      10.91 f
  alus/fu_alu_0/mult_38/S2_19_12/OUTS (fadd1s3)           0.46      11.37 r
  alus/fu_alu_0/mult_38/S2_20_11/OUTS (fadd1s3)           0.35      11.72 f
  alus/fu_alu_0/mult_38/S2_21_10/OUTS (fadd1s3)           0.49      12.21 r
  alus/fu_alu_0/mult_38/U659/Q (nnd2s2)                   0.08      12.28 f
  alus/fu_alu_0/mult_38/U107/Q (nnd3s2)                   0.14      12.42 r
  alus/fu_alu_0/mult_38/U656/Q (nnd2s2)                   0.06      12.48 f
  alus/fu_alu_0/mult_38/U476/Q (nnd3s2)                   0.14      12.63 r
  alus/fu_alu_0/mult_38/S2_24_9/OUTS (fadd1s3)            0.38      13.01 f
  alus/fu_alu_0/mult_38/S2_25_8/OUTS (fadd1s3)            0.47      13.48 r
  alus/fu_alu_0/mult_38/S2_26_7/OUTS (fadd1s3)            0.35      13.83 f
  alus/fu_alu_0/mult_38/S2_27_6/OUTC (fadd1s3)            0.25      14.08 f
  alus/fu_alu_0/mult_38/S2_28_6/OUTC (fadd1s3)            0.29      14.37 f
  alus/fu_alu_0/mult_38/S2_29_6/OUTS (fadd1s3)            0.47      14.84 r
  alus/fu_alu_0/mult_38/S2_30_5/OUTS (fadd1s3)            0.39      15.23 f
  alus/fu_alu_0/mult_38/U102/Q (nnd2s1)                   0.11      15.34 r
  alus/fu_alu_0/mult_38/U103/Q (nnd3s2)                   0.11      15.45 f
  alus/fu_alu_0/mult_38/U108/Q (xor2s2)                   0.24      15.69 r
  alus/fu_alu_0/mult_38/FS_1/U76/Q (and2s2)               0.11      15.80 r
  alus/fu_alu_0/mult_38/FS_1/U44/Q (and2s2)               0.11      15.92 r
  alus/fu_alu_0/mult_38/FS_1/U43/Q (nor2s2)               0.11      16.02 f
  alus/fu_alu_0/mult_38/FS_1/U67/Q (nnd3s3)               0.14      16.16 r
  alus/fu_alu_0/mult_38/FS_1/U68/Q (nnd3s3)               0.07      16.23 f
  alus/fu_alu_0/mult_38/FS_1/U140/Q (i1s3)                0.08      16.31 r
  alus/fu_alu_0/mult_38/FS_1/U86/Q (or3s3)                0.13      16.44 r
  alus/fu_alu_0/mult_38/FS_1/U120/Q (or2s2)               0.15      16.59 r
  alus/fu_alu_0/mult_38/FS_1/U118/Q (aoi21s3)             0.12      16.71 f
  alus/fu_alu_0/mult_38/FS_1/U139/Q (xor2s2)              0.22      16.93 r
  U18771/Q (aoi22s3)                                      0.09      17.02 f
  U20967/Q (nnd2s2)                                       0.12      17.14 r
  U33506/Q (and4s3)                                       0.12      17.26 r
  U20910/Q (nnd3s3)                                       0.06      17.32 f
  U18755/Q (nor2s2)                                       0.09      17.42 r
  U20719/Q (aoi13s3)                                      0.15      17.57 f
  fu_finish_reg[alu_1]/DIN (dffs2)                        0.01      17.57 f
  data arrival time                                                 17.57

  clock clock (rise edge)                                 8.50       8.50
  clock network delay (ideal)                             0.00       8.50
  clock uncertainty                                      -0.10       8.40
  fu_finish_reg[alu_1]/CLK (dffs2)                        0.00       8.40 r
  library setup time                                     -0.16       8.24
  data required time                                                 8.24
  --------------------------------------------------------------------------
  data required time                                                 8.24
  data arrival time                                                -17.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.33


  Startpoint: reset (input port clocked by clock)
  Endpoint: rob_0/tail_reg[3]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: input_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           tsmcwire              lec25dscc25_TT

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  reset (in)                               0.00       0.10 r
  U19452/Q (ib1s1)                         0.30       0.40 f
  U19451/Q (ib1s1)                         0.17       0.58 r
  U24612/Q (ib1s1)                         0.31       0.89 f
  U23385/Q (nnd2s2)                        0.26       1.15 r
  U22936/Q (ib1s1)                         0.31       1.47 f
  U22707/Q (ib1s1)                         0.20       1.67 r
  U22549/Q (ib1s1)                         0.27       1.95 f
  U21695/Q (ib1s1)                         0.13       2.08 r
  U22470/Q (ib1s1)                         0.35       2.42 f
  U23546/Q (and2s1)                        0.37       2.79 f
  U30897/Q (nnd2s2)                        0.11       2.91 r
  U30898/Q (oai21s2)                       0.15       3.05 f
  U23513/Q (ib1s1)                         0.10       3.15 r
  U30905/Q (oai221s2)                      0.27       3.42 f
  rob_0/tail_reg[3]/DIN (dffs1)            0.01       3.43 f
  data arrival time                                   3.43

  clock clock (rise edge)                  8.50       8.50
  clock network delay (ideal)              0.00       8.50
  clock uncertainty                       -0.10       8.40
  rob_0/tail_reg[3]/CLK (dffs1)            0.00       8.40 r
  library setup time                      -0.19       8.21
  data required time                                  8.21
  -----------------------------------------------------------
  data required time                                  8.21
  data arrival time                                  -3.43
  -----------------------------------------------------------
  slack (MET)                                         4.79


  Startpoint: is_packet_in_reg[2][fu_sel][1]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: rs_out_display[0][PC][3]
            (output port clocked by clock)
  Path Group: output_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           tsmcwire              lec25dscc25_TT

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  is_packet_in_reg[2][fu_sel][1]/CLK (dffcs2)             0.00 #     0.00 r
  is_packet_in_reg[2][fu_sel][1]/QN (dffcs2)              0.19       0.19 f
  U20569/Q (i1s5)                                         0.12       0.32 r
  U20568/Q (i1s3)                                         0.05       0.36 f
  U28261/Q (nnd3s1)                                       0.10       0.47 r
  U28275/Q (nor2s1)                                       0.14       0.60 f
  issue_0/mult_fifo/U25664/Q (ib1s1)                      0.25       0.85 r
  issue_0/mult_fifo/U30678/Q (i1s3)                       0.36       1.21 f
  issue_0/mult_fifo/U38111/Q (xor2s1)                     0.32       1.53 r
  issue_0/mult_fifo/U38115/Q (xor2s1)                     0.17       1.70 f
  issue_0/mult_fifo/U48894/Q (and2s1)                     0.21       1.90 f
  issue_0/mult_fifo/U48877/OUTC (fadd1s1)                 0.29       2.19 f
  issue_0/mult_fifo/U48892/Q (and2s1)                     0.21       2.40 f
  issue_0/mult_fifo/U48890/Q (and2s1)                     0.22       2.62 f
  issue_0/mult_fifo/U48889/Q (xor2s1)                     0.24       2.86 f
  issue_0/mult_fifo/U48896/Q (oai1112s1)                  0.22       3.08 r
  issue_0/mult_fifo/U30286/Q (ib1s1)                      0.10       3.18 f
  issue_0/mult_fifo/U48883/Q (xor2s1)                     0.14       3.33 r
  issue_0/mult_fifo/U370/Q (or2s2)                        0.27       3.60 r
  RS_0/U6508/Q (ib1s1)                                    0.35       3.95 f
  RS_0/U9941/Q (aoi22s2)                                  0.20       4.15 r
  RS_0/U9942/Q (oai322s1)                                 0.19       4.35 f
  RS_0/U6623/Q (and2s1)                                   0.30       4.64 f
  RS_0/U6575/Q (nnd3s2)                                   0.15       4.80 r
  RS_0/U9857/Q (nnd2s3)                                   0.07       4.87 f
  RS_0/U6568/Q (i1s3)                                     0.08       4.95 r
  RS_0/U7184/Q (nnd3s1)                                   0.11       5.06 f
  RS_0/U6553/Q (ib1s1)                                    0.13       5.19 r
  RS_0/U9490/Q (and4s3)                                   0.14       5.33 r
  RS_0/U6706/Q (nnd2s2)                                   0.35       5.68 f
  RS_0/U6531/Q (nnd2s2)                                   0.25       5.93 r
  RS_0/U6552/Q (ib1s1)                                    0.11       6.04 f
  RS_0/U9486/Q (nnd3s2)                                   0.15       6.19 r
  RS_0/U6701/Q (ib1s1)                                    0.17       6.37 f
  RS_0/U9859/Q (oai211s2)                                 0.16       6.53 r
  RS_0/U9860/Q (ib1s1)                                    0.09       6.63 f
  RS_0/U9887/Q (oai21s3)                                  0.15       6.77 r
  RS_0/U9401/Q (nnd2s1)                                   0.12       6.89 f
  RS_0/U6684/Q (i1s2)                                     0.09       6.99 r
  RS_0/U6696/Q (i1s8)                                     0.17       7.15 f
  RS_0/U7210/Q (ib1s1)                                    0.19       7.34 r
  RS_0/U12439/Q (aoi22s2)                                 0.10       7.44 f
  RS_0/U12440/Q (oai211s2)                                0.19       7.63 r
  RS_0/U12441/Q (aoi221s1)                                0.16       7.79 f
  RS_0/U9576/Q (oai1112s2)                                0.21       8.00 r
  RS_0/U8281/Q (nb1s2)                                    0.23       8.23 r
  rs_out_display[0][PC][3] (out)                          0.02       8.25 r
  data arrival time                                                  8.25

  max_delay                                               8.50       8.50
  clock uncertainty                                      -0.10       8.40
  output external delay                                  -0.10       8.30
  data required time                                                 8.30
  --------------------------------------------------------------------------
  data required time                                                 8.30
  data arrival time                                                 -8.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


1
Information: Updating graph... (UID-83)
Warning: Design 'pipeline' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Timing loop detected. (OPT-150)
	rob_0/C26664/DIN2 rob_0/C26664/Q U21549/DIN U21549/Q U30349/DIN2 U30349/Q U30541/DIN2 U30541/Q U24885/DIN U24885/Q U30607/DIN3 U30607/Q U30606/DIN2 U30606/Q U21474/DIN U21474/Q U30565/DIN1 U30565/Q U24903/DIN U24903/Q 
Information: Timing loop detected. (OPT-150)
	U9878/DIN3 U9878/Q U22087/DIN U22087/Q U30879/DIN2 U30879/Q U34751/DIN3 U34751/Q dipatch_0/C131/DIN2 dipatch_0/C131/Q U21495/DIN2 U21495/Q U24895/DIN2 U24895/Q rob_0/C26664/DIN1 rob_0/C26664/Q 
Warning: Disabling timing arc between pins 'DIN2' and 'Q' on cell 'rob_0/C26664'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN3' and 'Q' on cell 'U9878'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN2' and 'Q' on cell 'U9878'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN2' and 'Q' on cell 'rob_0/C26666'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'U34752'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN2' and 'Q' on cell 'U30577'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'U30879'
         to break a timing loop. (OPT-314)
 
****************************************
Report : reference
Design : pipeline
Version: O-2018.06
Date   : Fri Mar 26 11:32:21 2021
****************************************

Attributes:
    b - black box (unknown)
   bo - allows boundary optimization
    d - dont_touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
RS                            1033748.970524       1 1033748.970524 h, n
and2s1             lec25dscc25_TT    49.766399    2835 141087.742252
and2s2             lec25dscc25_TT    58.060799     168  9754.214172
and2s3             lec25dscc25_TT    99.532799       5   497.663994
and3s1             lec25dscc25_TT    66.355202     757 50230.887703
and3s2             lec25dscc25_TT    99.532799      12  1194.393585
and3s3             lec25dscc25_TT   174.182007       3   522.546021
and4s1             lec25dscc25_TT    74.649597      13   970.444763
and4s3             lec25dscc25_TT   124.416000      19  2363.904007
aoai1112s1         lec25dscc25_TT    66.355202       1    66.355202
aoi13s1            lec25dscc25_TT    58.060799       5   290.303993
aoi13s2            lec25dscc25_TT    58.060799      10   580.607986
aoi13s3            lec25dscc25_TT    91.238403       3   273.715210
aoi21s1            lec25dscc25_TT    49.766399      85  4230.143948
aoi21s2            lec25dscc25_TT    49.766399     140  6967.295914
aoi21s3            lec25dscc25_TT    74.649597       7   522.547180
aoi22s1            lec25dscc25_TT    58.060799     545 31643.135262
aoi22s2            lec25dscc25_TT    58.060799    1901 110373.578224
aoi22s3            lec25dscc25_TT    82.944000      10   829.440002
aoi23s1            lec25dscc25_TT    66.355202       9   597.196815
aoi23s2            lec25dscc25_TT    66.355202       1    66.355202
aoi42s1            lec25dscc25_TT    74.649597       1    74.649597
aoi42s2            lec25dscc25_TT   116.122002       1   116.122002
aoi123s1           lec25dscc25_TT    82.944000      13  1078.272003
aoi211s1           lec25dscc25_TT    58.060799     170  9870.335770
aoi211s2           lec25dscc25_TT    99.532799       7   696.729591
aoi221s1           lec25dscc25_TT    74.649597      77  5748.018982
aoi221s2           lec25dscc25_TT    99.532799      17  1692.057579
aoi222s1           lec25dscc25_TT    82.944000     143 11860.992035
aoi222s2           lec25dscc25_TT    99.532799      21  2090.188774
aoi222s3           lec25dscc25_TT   116.122002       2   232.244003
aoi2221s1          lec25dscc25_TT   132.710007       6   796.260040
dffcs1             lec25dscc25_TT   165.888000    2953 489867.265442 n
dffcs2             lec25dscc25_TT   182.477005      67 12225.959335 n
dffs1              lec25dscc25_TT   157.593994     249 39240.904541 n
dffs2              lec25dscc25_TT   174.182007     403 70195.348755 n
dffscs1            lec25dscc25_TT   207.360001     193 40020.480118 n
dffscs2            lec25dscc25_TT   215.654007     588 126804.556091 n
dffss2             lec25dscc25_TT   207.360001       5  1036.800003 n
dsmxc31s1          lec25dscc25_TT    66.355202       1    66.355202
dsmxc31s2          lec25dscc25_TT    66.355202       2   132.710403
fu_FIFO_3                     3002167.281265       4 12008669.125061 h, n
hadd1s1            lec25dscc25_TT    62.181000       1    62.181000 r
hi1s1              lec25dscc25_TT    33.177601     335 11114.496288
hnb1s1             lec25dscc25_TT    58.060799      11   638.668785
i1s1               lec25dscc25_TT    33.177601     317 10517.299473
i1s2               lec25dscc25_TT    41.472000      81  3359.232010
i1s3               lec25dscc25_TT    41.472000     224  9289.728027
i1s4               lec25dscc25_TT    49.766399      37  1841.356777
i1s5               lec25dscc25_TT    49.766399      14   696.729591
i1s6               lec25dscc25_TT    58.060799       3   174.182396
i1s8               lec25dscc25_TT   199.065994     107 21300.061386
i1s9               lec25dscc25_TT   215.654007       3   646.962021
ib1s1              lec25dscc25_TT    33.177601    2690 89247.746315
ib1s2              lec25dscc25_TT    41.472000      64  2654.208008
ib1s3              lec25dscc25_TT    49.766399       3   149.299198
ib1s6              lec25dscc25_TT   107.827003     121 13047.067421
map_table                     249575.041840       1 249575.041840 h, n
mxi21s1            lec25dscc25_TT    66.355202      53  3516.825691
mxi21s2            lec25dscc25_TT    66.355202     297 19707.494911
nb1s1              lec25dscc25_TT    41.472000      18   746.496002
nb1s2              lec25dscc25_TT    49.766399     338 16821.042992
nb1s4              lec25dscc25_TT    74.649597       2   149.299194
nb1s5              lec25dscc25_TT    82.944000       2   165.888000
nb1s7              lec25dscc25_TT    91.238403       1    91.238403
nnd2s1             lec25dscc25_TT    41.472000     224  9289.728027
nnd2s2             lec25dscc25_TT    41.472000    1752 72658.944214
nnd2s3             lec25dscc25_TT    58.060799      66  3832.012711
nnd3s1             lec25dscc25_TT    49.766399      57  2836.684765
nnd3s2             lec25dscc25_TT    49.766399     554 27570.585258
nnd3s3             lec25dscc25_TT    82.944000      13  1078.272003
nnd4s1             lec25dscc25_TT    58.060799     378 21946.981888
nnd4s2             lec25dscc25_TT    91.238403      11  1003.622437
nnd6s3             lec25dscc25_TT   207.360001       1   207.360001
nnd7s3             lec25dscc25_TT   165.815994       1   165.815994
nnd8s3             lec25dscc25_TT   214.179001       2   428.358002
nor2s1             lec25dscc25_TT    41.472000     224  9289.728027
nor2s2             lec25dscc25_TT    58.060799      37  2148.249550
nor2s3             lec25dscc25_TT    74.649597       4   298.598389
nor3s1             lec25dscc25_TT    82.944000       5   414.720001
nor3s2             lec25dscc25_TT    99.532799       3   298.598396
nor3s3             lec25dscc25_TT   141.005005       1   141.005005
nor4s1             lec25dscc25_TT    82.944000       4   331.776001
nor5s1             lec25dscc25_TT    99.532799       9   895.795189
nor6s1             lec25dscc25_TT   107.827003       4   431.308014
oai13s1            lec25dscc25_TT    58.060799       2   116.121597
oai13s2            lec25dscc25_TT    58.060799       8   464.486389
oai13s3            lec25dscc25_TT    91.238403       2   182.476807
oai21s1            lec25dscc25_TT    49.766399     161  8012.390301
oai21s2            lec25dscc25_TT    49.766399     939 46730.649021
oai21s3            lec25dscc25_TT    82.944000       8   663.552002
oai22s1            lec25dscc25_TT    58.060799     229 13295.922890
oai22s2            lec25dscc25_TT    58.060799      94  5457.715073
oai211s1           lec25dscc25_TT    58.060799      23  1335.398369
oai211s2           lec25dscc25_TT    58.060799     155  8999.423790
oai211s3           lec25dscc25_TT    91.238403       1    91.238403
oai221s1           lec25dscc25_TT    74.649597      49  3657.830261
oai221s2           lec25dscc25_TT    74.649597     199 14855.269836
oai222s1           lec25dscc25_TT    82.944000     203 16837.632050
oai222s3           lec25dscc25_TT   107.827003       3   323.481010
oai1112s1          lec25dscc25_TT    66.355202       5   331.776009
oai1112s2          lec25dscc25_TT    66.355202      29  1924.300850
oai2222s1          lec25dscc25_TT   132.710007       8  1061.680054
oai2222s2          lec25dscc25_TT   132.710007      21  2786.910141
oai2222s3          lec25dscc25_TT   132.710007     655 86925.054398
or2s1              lec25dscc25_TT    49.766399      22  1094.860786
or2s2              lec25dscc25_TT    58.060799      14   812.851181
or2s3              lec25dscc25_TT    91.238403       8   729.907227
or3s1              lec25dscc25_TT    58.060799       1    58.060799
or4s3              lec25dscc25_TT   132.710007       2   265.420013
or5s1              lec25dscc25_TT    91.238403      26  2372.198486
or5s2              lec25dscc25_TT   132.710007       1   132.710007
or5s3              lec25dscc25_TT   182.477005       6  1094.862030
pipeline_DW01_add_4            5300.121819       1   5300.121819  h
pipeline_DW01_add_5            5283.532814       1   5283.532814  h
pipeline_DW01_add_6            5300.121819       1   5300.121819  h
pipeline_DW01_ash_0           10467.533028       1  10467.533028  h
pipeline_DW01_ash_1           10699.776234       1  10699.776234  h
pipeline_DW01_ash_2           10633.421032       1  10633.421032  h
pipeline_DW01_sub_4            6419.866051       1   6419.866051  h
pipeline_DW01_sub_5            6361.804844       1   6361.804844  h
pipeline_DW01_sub_6            6635.521271       1   6635.521271  h
pipeline_DW02_mult_0          299527.499298       1 299527.499298 h
pipeline_DW02_mult_1          307714.085842       1 307714.085842 h
pipeline_DW02_mult_2          315892.361053       1 315892.361053 h
pipeline_DW02_mult_3          311197.738251       1 311197.738251 h
pipeline_DW02_mult_4          313793.884167       1 313793.884167 h
pipeline_DW02_mult_5          318728.990421       1 318728.990421 h
xnr2s1             lec25dscc25_TT    82.944000      16  1327.104004
xnr2s2             lec25dscc25_TT    99.532799       2   199.065598
xor2s1             lec25dscc25_TT    82.944000      84  6967.296021
xor2s2             lec25dscc25_TT    99.532799      13  1293.926384
xor2s3             lec25dscc25_TT   116.122002       1   116.122002
xor3s1             lec25dscc25_TT   182.477005       8  1459.816040
xor3s2             lec25dscc25_TT   199.065994       1   199.065994
-----------------------------------------------------------------------------
Total 135 references                                16996240.340652
1
