Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: ECHO_MODULE.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ECHO_MODULE.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ECHO_MODULE"
Output Format                      : NGC
Target Device                      : xc3s200-5-pq208

---- Source Options
Top Module Name                    : ECHO_MODULE
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/INTRA/chakal/workspace/project/vivado/ECHO_MODULE/ECHO_MODULE.vhd" in Library work.
Entity <echo_module> compiled.
Entity <echo_module> (Architecture <rtl>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ECHO_MODULE> in library <work> (architecture <rtl>) with generics.
	ADDRESSWIDTH = 14
	BITWIDTH = 24


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <ECHO_MODULE> in library <work> (Architecture <rtl>).
	ADDRESSWIDTH = 14
	BITWIDTH = 24
Entity <ECHO_MODULE> analyzed. Unit <ECHO_MODULE> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ECHO_MODULE>.
    Related source file is "/home/INTRA/chakal/workspace/project/vivado/ECHO_MODULE/ECHO_MODULE.vhd".
WARNING:Xst:647 - Input <AUDIO_IN_R_MEM<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <AUDIO_IN_L_MEM<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <mem_rst>.
    Found 1-bit register for signal <wrt_en>.
    Found 14-bit register for signal <add_a>.
    Found 14-bit register for signal <add_b>.
    Found 24-bit adder for signal <AUDIO_OUT_L>.
    Found 24-bit adder for signal <AUDIO_OUT_R>.
    Found 14-bit up counter for signal <rd_ptr>.
    Found 14-bit adder for signal <rd_ptr$add0000> created at line 39.
    Found 14-bit comparator equal for signal <rd_ptr$cmp_eq0000> created at line 37.
    Found 14-bit up counter for signal <wrt_ptr>.
    Summary:
	inferred   2 Counter(s).
	inferred  30 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <ECHO_MODULE> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 14-bit adder                                          : 1
 24-bit adder                                          : 2
# Counters                                             : 2
 14-bit up counter                                     : 2
# Registers                                            : 4
 1-bit register                                        : 2
 14-bit register                                       : 2
# Comparators                                          : 1
 14-bit comparator equal                               : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 14-bit adder                                          : 1
 24-bit adder                                          : 2
# Counters                                             : 2
 14-bit up counter                                     : 2
# Registers                                            : 30
 Flip-Flops                                            : 30
# Comparators                                          : 1
 14-bit comparator equal                               : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ECHO_MODULE> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ECHO_MODULE, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 58
 Flip-Flops                                            : 58

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ECHO_MODULE.ngr
Top Level Output File Name         : ECHO_MODULE
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 178

Cell Usage :
# BELS                             : 286
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 26
#      LUT2                        : 49
#      LUT3                        : 15
#      LUT4                        : 8
#      MUXCY                       : 92
#      VCC                         : 1
#      XORCY                       : 90
# FlipFlops/Latches                : 58
#      FDE                         : 30
#      FDRE                        : 28
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 175
#      IBUF                        : 97
#      OBUF                        : 78
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                       71  out of   1920     3%  
 Number of Slice Flip Flops:             58  out of   3840     1%  
 Number of 4 input LUTs:                102  out of   3840     2%  
 Number of IOs:                         178
 Number of bonded IOBs:                 176  out of    141   124% (*) 
 Number of GCLKs:                         1  out of      8    12%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 58    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.232ns (Maximum Frequency: 138.269MHz)
   Minimum input arrival time before clock: 4.708ns
   Maximum output required time after clock: 6.216ns
   Maximum combinational path delay: 10.202ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.232ns (frequency: 138.269MHz)
  Total number of paths / destination ports: 5754 / 114
-------------------------------------------------------------------------
Delay:               7.232ns (Levels of Logic = 23)
  Source:            wrt_ptr_0 (FF)
  Destination:       rd_ptr_13 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: wrt_ptr_0 to rd_ptr_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.626   1.074  wrt_ptr_0 (wrt_ptr_0)
     LUT4:I0->O            1   0.479   0.000  Mcompar_rd_ptr_cmp_eq0000_lut<0> (Mcompar_rd_ptr_cmp_eq0000_lut<0>)
     MUXCY:S->O            1   0.435   0.000  Mcompar_rd_ptr_cmp_eq0000_cy<0> (Mcompar_rd_ptr_cmp_eq0000_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_rd_ptr_cmp_eq0000_cy<1> (Mcompar_rd_ptr_cmp_eq0000_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_rd_ptr_cmp_eq0000_cy<2> (Mcompar_rd_ptr_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_rd_ptr_cmp_eq0000_cy<3> (Mcompar_rd_ptr_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_rd_ptr_cmp_eq0000_cy<4> (Mcompar_rd_ptr_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_rd_ptr_cmp_eq0000_cy<5> (Mcompar_rd_ptr_cmp_eq0000_cy<5>)
     MUXCY:CI->O          19   0.265   1.233  Mcompar_rd_ptr_cmp_eq0000_cy<6> (Mcompar_rd_ptr_cmp_eq0000_cy<6>)
     INV:I->O              1   0.479   0.681  rd_ptr_cmp_eq0000_inv1_INV_0 (rd_ptr_cmp_eq0000_inv)
     MUXCY:CI->O           1   0.056   0.000  Mcount_rd_ptr_cy<0> (Mcount_rd_ptr_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_rd_ptr_cy<1> (Mcount_rd_ptr_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_rd_ptr_cy<2> (Mcount_rd_ptr_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_rd_ptr_cy<3> (Mcount_rd_ptr_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_rd_ptr_cy<4> (Mcount_rd_ptr_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_rd_ptr_cy<5> (Mcount_rd_ptr_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_rd_ptr_cy<6> (Mcount_rd_ptr_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_rd_ptr_cy<7> (Mcount_rd_ptr_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_rd_ptr_cy<8> (Mcount_rd_ptr_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_rd_ptr_cy<9> (Mcount_rd_ptr_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_rd_ptr_cy<10> (Mcount_rd_ptr_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_rd_ptr_cy<11> (Mcount_rd_ptr_cy<11>)
     MUXCY:CI->O           0   0.056   0.000  Mcount_rd_ptr_cy<12> (Mcount_rd_ptr_cy<12>)
     XORCY:CI->O           1   0.786   0.000  Mcount_rd_ptr_xor<13> (Mcount_rd_ptr13)
     FDRE:D                    0.176          rd_ptr_13
    ----------------------------------------
    Total                      7.232ns (4.245ns logic, 2.988ns route)
                                       (58.7% logic, 41.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 174 / 88
-------------------------------------------------------------------------
Offset:              4.708ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       rd_ptr_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to rd_ptr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.715   1.066  rst_IBUF (rst_IBUF)
     LUT2:I0->O           28   0.479   1.556  wrt_ptr_not0002_inv1 (wrt_ptr_not0002_inv)
     FDRE:R                    0.892          wrt_ptr_0
    ----------------------------------------
    Total                      4.708ns (2.086ns logic, 2.622ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Offset:              6.216ns (Levels of Logic = 1)
  Source:            mem_rst (FF)
  Destination:       mem_rst (PAD)
  Source Clock:      clk rising

  Data Path: mem_rst to mem_rst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.626   0.681  mem_rst (mem_rst_OBUF)
     OBUF:I->O                 4.909          mem_rst_OBUF (mem_rst)
    ----------------------------------------
    Total                      6.216ns (5.535ns logic, 0.681ns route)
                                       (89.0% logic, 11.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1750 / 48
-------------------------------------------------------------------------
Delay:               10.202ns (Levels of Logic = 27)
  Source:            AUDIO_IN_L<0> (PAD)
  Destination:       AUDIO_OUT_L<23> (PAD)

  Data Path: AUDIO_IN_L<0> to AUDIO_OUT_L<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.715   0.976  AUDIO_IN_L_0_IBUF (AUDIO_IN_L_0_IBUF)
     LUT2:I0->O            1   0.479   0.000  Madd_AUDIO_OUT_L_lut<0> (Madd_AUDIO_OUT_L_lut<0>)
     MUXCY:S->O            1   0.435   0.000  Madd_AUDIO_OUT_L_cy<0> (Madd_AUDIO_OUT_L_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Madd_AUDIO_OUT_L_cy<1> (Madd_AUDIO_OUT_L_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Madd_AUDIO_OUT_L_cy<2> (Madd_AUDIO_OUT_L_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Madd_AUDIO_OUT_L_cy<3> (Madd_AUDIO_OUT_L_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Madd_AUDIO_OUT_L_cy<4> (Madd_AUDIO_OUT_L_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Madd_AUDIO_OUT_L_cy<5> (Madd_AUDIO_OUT_L_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Madd_AUDIO_OUT_L_cy<6> (Madd_AUDIO_OUT_L_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  Madd_AUDIO_OUT_L_cy<7> (Madd_AUDIO_OUT_L_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  Madd_AUDIO_OUT_L_cy<8> (Madd_AUDIO_OUT_L_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  Madd_AUDIO_OUT_L_cy<9> (Madd_AUDIO_OUT_L_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  Madd_AUDIO_OUT_L_cy<10> (Madd_AUDIO_OUT_L_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  Madd_AUDIO_OUT_L_cy<11> (Madd_AUDIO_OUT_L_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  Madd_AUDIO_OUT_L_cy<12> (Madd_AUDIO_OUT_L_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  Madd_AUDIO_OUT_L_cy<13> (Madd_AUDIO_OUT_L_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  Madd_AUDIO_OUT_L_cy<14> (Madd_AUDIO_OUT_L_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  Madd_AUDIO_OUT_L_cy<15> (Madd_AUDIO_OUT_L_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  Madd_AUDIO_OUT_L_cy<16> (Madd_AUDIO_OUT_L_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  Madd_AUDIO_OUT_L_cy<17> (Madd_AUDIO_OUT_L_cy<17>)
     MUXCY:CI->O           1   0.056   0.000  Madd_AUDIO_OUT_L_cy<18> (Madd_AUDIO_OUT_L_cy<18>)
     MUXCY:CI->O           1   0.056   0.000  Madd_AUDIO_OUT_L_cy<19> (Madd_AUDIO_OUT_L_cy<19>)
     MUXCY:CI->O           1   0.056   0.000  Madd_AUDIO_OUT_L_cy<20> (Madd_AUDIO_OUT_L_cy<20>)
     MUXCY:CI->O           1   0.056   0.000  Madd_AUDIO_OUT_L_cy<21> (Madd_AUDIO_OUT_L_cy<21>)
     MUXCY:CI->O           0   0.056   0.000  Madd_AUDIO_OUT_L_cy<22> (Madd_AUDIO_OUT_L_cy<22>)
     XORCY:CI->O           1   0.786   0.681  Madd_AUDIO_OUT_L_xor<23> (AUDIO_OUT_L_23_OBUF)
     OBUF:I->O                 4.909          AUDIO_OUT_L_23_OBUF (AUDIO_OUT_L<23>)
    ----------------------------------------
    Total                     10.202ns (8.545ns logic, 1.657ns route)
                                       (83.8% logic, 16.2% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.07 secs
 
--> 


Total memory usage is 512912 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    0 (   0 filtered)

