ECHO is off.
ECHO is off.
INFO: [HLS 200-10] Running 'D:/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'phat6' on host 'thinhphat' (Windows NT_amd64 version 6.2) on Sun Nov 16 23:05:24 +0700 2025
INFO: [HLS 200-10] In directory 'C:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/module/hls/analog'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'C:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/module/hls/analog/analog/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: source C:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/module/hls/analog/analog/solution1/csynth.tcl
INFO: [HLS 200-1510] Running: open_project analog 
INFO: [HLS 200-10] Opening project 'C:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/module/hls/analog/analog'.
INFO: [HLS 200-1510] Running: set_top analog_open_xadc 
INFO: [HLS 200-1510] Running: add_files src/analog.c 
INFO: [HLS 200-10] Adding design file 'src/analog.c' to the project
INFO: [HLS 200-1510] Running: add_files src/analog.c 
INFO: [HLS 200-10] Adding design file 'src/analog.c' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/module/hls/analog/analog/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 132.074 MB.
INFO: [HLS 200-10] Analyzing design file 'src/analog.c' ... 
ERROR: [HLS 207-812] 'detail/common.h' file not found (src/pytypes.h:12:10)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.403 seconds; current allocated memory: 0.680 MB.
command 'ap_source' returned error code
    while executing
"source C:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/module/hls/analog/analog/solution1/csynth.tcl"
    invoked from within
"hls::main C:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/module/hls/analog/analog/solution1/csynth.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$newargs"
    (procedure "hls_proc" line 16)
    invoked from within
"hls_proc [info nameofexecutable] $argv"
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.042 seconds; peak allocated memory: 132.676 MB.
