//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-32688072
// Cuda compilation tools, release 12.1, V12.1.105
// Based on NVVM 7.0.1
//

.version 8.1
.target sm_86
.address_size 64

	// .globl	_Z24SMem_writeBW_test_kernelPjS_Pf
// _ZZ24SMem_writeBW_test_kernelPjS_PfE3Arr has been demoted

.visible .entry _Z24SMem_writeBW_test_kernelPjS_Pf(
	.param .u64 _Z24SMem_writeBW_test_kernelPjS_Pf_param_0,
	.param .u64 _Z24SMem_writeBW_test_kernelPjS_Pf_param_1,
	.param .u64 _Z24SMem_writeBW_test_kernelPjS_Pf_param_2
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<23>;
	.reg .b32 	%r<48>;
	.reg .b64 	%rd<13>;
	// demoted variable
	.shared .align 4 .b8 _ZZ24SMem_writeBW_test_kernelPjS_PfE3Arr[36864];

	ld.param.u64 	%rd4, [_Z24SMem_writeBW_test_kernelPjS_Pf_param_0];
	ld.param.u64 	%rd6, [_Z24SMem_writeBW_test_kernelPjS_Pf_param_1];
	ld.param.u64 	%rd5, [_Z24SMem_writeBW_test_kernelPjS_Pf_param_2];
	cvta.to.global.u64 	%rd1, %rd6;
	// begin inline asm
	mov.u32 %r24, %clock;
	// end inline asm
	mov.u32 	%r45, %tid.x;
	shl.b32 	%r26, %r45, 2;
	mov.u32 	%r27, _ZZ24SMem_writeBW_test_kernelPjS_PfE3Arr;
	add.s32 	%r42, %r27, %r26;
	add.s32 	%r40, %r42, 2048;
	mov.u32 	%r41, 0;

$L__BB0_1:
	mov.u32 	%r29, 1065353216;
	st.shared.u32 	[%r40+-2048], %r29;
	st.shared.u32 	[%r40+-1920], %r29;
	st.shared.u32 	[%r40+-1792], %r29;
	st.shared.u32 	[%r40+-1664], %r29;
	st.shared.u32 	[%r40+-1536], %r29;
	st.shared.u32 	[%r40+-1408], %r29;
	st.shared.u32 	[%r40+-1280], %r29;
	st.shared.u32 	[%r40+-1152], %r29;
	st.shared.u32 	[%r40+-1024], %r29;
	st.shared.u32 	[%r40+-896], %r29;
	st.shared.u32 	[%r40+-768], %r29;
	st.shared.u32 	[%r40+-640], %r29;
	st.shared.u32 	[%r40+-512], %r29;
	st.shared.u32 	[%r40+-384], %r29;
	st.shared.u32 	[%r40+-256], %r29;
	st.shared.u32 	[%r40+-128], %r29;
	st.shared.u32 	[%r40], %r29;
	st.shared.u32 	[%r40+128], %r29;
	st.shared.u32 	[%r40+256], %r29;
	st.shared.u32 	[%r40+384], %r29;
	st.shared.u32 	[%r40+512], %r29;
	st.shared.u32 	[%r40+640], %r29;
	st.shared.u32 	[%r40+768], %r29;
	st.shared.u32 	[%r40+896], %r29;
	st.shared.u32 	[%r40+1024], %r29;
	st.shared.u32 	[%r40+1152], %r29;
	st.shared.u32 	[%r40+1280], %r29;
	st.shared.u32 	[%r40+1408], %r29;
	st.shared.u32 	[%r40+1536], %r29;
	st.shared.u32 	[%r40+1664], %r29;
	st.shared.u32 	[%r40+1792], %r29;
	st.shared.u32 	[%r40+1920], %r29;
	add.s32 	%r40, %r40, 4096;
	add.s32 	%r41, %r41, 1024;
	setp.lt.u32 	%p1, %r41, 8192;
	@%p1 bra 	$L__BB0_1;

	cvta.to.global.u64 	%rd7, %rd4;
	// begin inline asm
	mov.u32 %r30, %clock;
	// end inline asm
	// begin inline asm
	bar.sync 0;
	// end inline asm
	cvt.s64.s32 	%rd2, %r45;
	mul.wide.s32 	%rd8, %r45, 4;
	add.s64 	%rd9, %rd7, %rd8;
	st.global.u32 	[%rd9], %r24;
	add.s64 	%rd10, %rd1, %rd8;
	st.global.u32 	[%rd10], %r30;
	setp.gt.s32 	%p2, %r45, 8191;
	@%p2 bra 	$L__BB0_10;

	cvta.to.global.u64 	%rd11, %rd5;
	shl.b64 	%rd12, %rd2, 2;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.f32 	%f22, [%rd3];
	max.s32 	%r31, %r45, 7168;
	add.s32 	%r32, %r31, 1023;
	sub.s32 	%r8, %r32, %r45;
	shr.u32 	%r33, %r8, 10;
	add.s32 	%r34, %r33, 1;
	and.b32  	%r44, %r34, 3;
	setp.eq.s32 	%p3, %r44, 0;
	@%p3 bra 	$L__BB0_6;

$L__BB0_5:
	.pragma "nounroll";
	ld.shared.f32 	%f10, [%r42];
	add.f32 	%f22, %f10, %f22;
	add.s32 	%r45, %r45, 1024;
	add.s32 	%r42, %r42, 4096;
	add.s32 	%r44, %r44, -1;
	setp.ne.s32 	%p4, %r44, 0;
	@%p4 bra 	$L__BB0_5;

$L__BB0_6:
	setp.lt.u32 	%p5, %r8, 3072;
	@%p5 bra 	$L__BB0_9;

	add.s32 	%r47, %r45, -4096;
	shl.b32 	%r37, %r45, 2;
	add.s32 	%r39, %r27, %r37;
	add.s32 	%r46, %r39, 8192;

$L__BB0_8:
	ld.shared.f32 	%f11, [%r46+-8192];
	add.f32 	%f12, %f11, %f22;
	ld.shared.f32 	%f13, [%r46+-4096];
	add.f32 	%f14, %f13, %f12;
	ld.shared.f32 	%f15, [%r46];
	add.f32 	%f16, %f15, %f14;
	ld.shared.f32 	%f17, [%r46+4096];
	add.f32 	%f22, %f17, %f16;
	add.s32 	%r46, %r46, 16384;
	add.s32 	%r47, %r47, 4096;
	setp.lt.s32 	%p6, %r47, 4096;
	@%p6 bra 	$L__BB0_8;

$L__BB0_9:
	st.global.f32 	[%rd3], %f22;

$L__BB0_10:
	ret;

}

