
AVRASM ver. 2.1.17  C:\Users\Win 8 32bit VS7\Desktop\New folder (6)\V701CE\List\T.asm Sun Aug 11 20:08:12 2013

C:\Users\Win 8 32bit VS7\Desktop\New folder (6)\V701CE\List\T.asm(1026): warning: Register r4 already defined by the .DEF directive
C:\Users\Win 8 32bit VS7\Desktop\New folder (6)\V701CE\List\T.asm(1027): warning: Register r6 already defined by the .DEF directive
C:\Users\Win 8 32bit VS7\Desktop\New folder (6)\V701CE\List\T.asm(1028): warning: Register r8 already defined by the .DEF directive
C:\Users\Win 8 32bit VS7\Desktop\New folder (6)\V701CE\List\T.asm(1029): warning: Register r10 already defined by the .DEF directive
C:\Users\Win 8 32bit VS7\Desktop\New folder (6)\V701CE\List\T.asm(1030): warning: Register r12 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V2.03.4 Standard
                 ;(C) Copyright 1998-2008 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type              : ATmega16
                 ;Program type           : Application
                 ;Clock frequency        : 4.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote char to int    : Yes
                 ;char is unsigned       : Yes
                 ;global const stored in FLASH  : No
                 ;8 bit enums            : Yes
                 ;Enhanced core instructions    : On
                 ;Smart register allocation : On
                 ;Automatic register allocation : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega16
                 	#pragma AVRPART MEMORY PROG_FLASH 16384
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+@1
                 	ANDI R30,LOW(@2)
                 	STS  @0+@1,R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+@1
                 	ANDI R30,LOW(@2)
                 	STS  @0+@1,R30
                 	LDS  R30,@0+@1+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+@1+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+@1
                 	ORI  R30,LOW(@2)
                 	STS  @0+@1,R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+@1
                 	ORI  R30,LOW(@2)
                 	STS  @0+@1,R30
                 	LDS  R30,@0+@1+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+@1+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	LDI  R30,0
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+@1)
                 	LDI  R31,HIGH(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	LDI  R22,BYTE3(2*@0+@1)
                 	LDI  R23,BYTE4(2*@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+@2)
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+@3)
                 	LDI  R@1,HIGH(@2+@3)
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+@3)
                 	LDI  R@1,HIGH(@2*2+@3)
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	LDS  R22,@0+@1+2
                 	LDS  R23,@0+@1+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+@2
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+@3
                 	LDS  R@1,@2+@3+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+@1
                 	LDS  R27,@0+@1+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+@1
                 	LDS  R27,@0+@1+1
                 	LDS  R24,@0+@1+2
                 	LDS  R25,@0+@1+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+@1,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+@1,R30
                 	STS  @0+@1+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+@1,R30
                 	STS  @0+@1+1,R31
                 	STS  @0+@1+2,R22
                 	STS  @0+@1+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+@1,R0
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+@1,R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+@1,R@2
                 	STS  @0+@1+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	CALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	CLR  R0
                 	ST   Z+,R0
                 	ST   Z,R0
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	CLR  R0
                 	ST   Z+,R0
                 	ST   Z+,R0
                 	ST   Z+,R0
                 	ST   Z,R0
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _wb=R4
                 	.DEF _r=R6
                 	.DEF _count_byte=R8
                 	.DEF _count_bit=R10
                 	.DEF _i=R12
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;INTERRUPT VECTORS
000000 940c 016f 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 026e 	JMP  _timer1_compa_isr
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 026d 	JMP  _timer0_comp_isr
000028 940c 0000 	JMP  0x00
                 
                 _font1:
00002a 0070
00002b 0048
00002c 00c8
00002d 00cc      	.DB  0x70,0x0,0x48,0x0,0xC8,0x0,0xCC,0x0
00002e 00cc
00002f 00cc
000030 00c8
000031 0058      	.DB  0xCC,0x0,0xCC,0x0,0xC8,0x0,0x58,0x0
000032 0070
000033 0000
000034 0000
000035 0000      	.DB  0x70,0x0,0x0,0x0,0x0,0x0,0x0,0x0
000036 0000
000037 0000
000038 0000
000039 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
00003a 0060
00003b 00e0
00003c 0060
00003d 0060      	.DB  0x60,0x0,0xE0,0x0,0x60,0x0,0x60,0x0
00003e 0060
00003f 0060
000040 0060
000041 0060      	.DB  0x60,0x0,0x60,0x0,0x60,0x0,0x60,0x0
000042 00f0
000043 0000
000044 0000
000045 0000      	.DB  0xF0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
000046 0000
000047 0000
000048 0000
000049 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
00004a 0070
00004b 0098
00004c 0018
00004d 0008      	.DB  0x70,0x0,0x98,0x0,0x18,0x0,0x8,0x0
00004e 0018
00004f 0010
000050 0020
000051 0064      	.DB  0x18,0x0,0x10,0x0,0x20,0x0,0x64,0x0
000052 00f8
000053 0000
000054 0000
000055 0000      	.DB  0xF8,0x0,0x0,0x0,0x0,0x0,0x0,0x0
000056 0000
000057 0000
000058 0000
000059 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
00005a 0070
00005b 00d8
00005c 0018
00005d 0010      	.DB  0x70,0x0,0xD8,0x0,0x18,0x0,0x10,0x0
00005e 0078
00005f 0018
000060 0008
000061 0018      	.DB  0x78,0x0,0x18,0x0,0x8,0x0,0x18,0x0
000062 00f0
000063 0000
000064 0000
000065 0000      	.DB  0xF0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
000066 0000
000067 0000
000068 0000
000069 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
00006a 000c
00006b 000c
00006c 001c
00006d 002c      	.DB  0xC,0x0,0xC,0x0,0x1C,0x0,0x2C,0x0
00006e 002c
00006f 004c
000070 007e
000071 000c      	.DB  0x2C,0x0,0x4C,0x0,0x7E,0x0,0xC,0x0
000072 000c
000073 0000
000074 0000
000075 0000      	.DB  0xC,0x0,0x0,0x0,0x0,0x0,0x0,0x0
000076 0000
000077 0000
000078 0000
000079 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
00007a 0038
00007b 0040
00007c 0060
00007d 0030      	.DB  0x38,0x0,0x40,0x0,0x60,0x0,0x30,0x0
00007e 0018
00007f 0008
000080 0008
000081 0018      	.DB  0x18,0x0,0x8,0x0,0x8,0x0,0x18,0x0
000082 00f0
000083 0000
000084 0000
000085 0000      	.DB  0xF0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
000086 0000
000087 0000
000088 0000
000089 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
00008a 0018
00008b 0030
00008c 0060
00008d 00f8      	.DB  0x18,0x0,0x30,0x0,0x60,0x0,0xF8,0x0
00008e 00c8
00008f 00cc
000090 00cc
000091 0048      	.DB  0xC8,0x0,0xCC,0x0,0xCC,0x0,0x48,0x0
000092 0070
000093 0000
000094 0000
000095 0000      	.DB  0x70,0x0,0x0,0x0,0x0,0x0,0x0,0x0
000096 0000
000097 0000
000098 0000
000099 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
00009a 0078
00009b 0008
00009c 0008
00009d 0018      	.DB  0x78,0x0,0x8,0x0,0x8,0x0,0x18,0x0
00009e 0010
00009f 0010
0000a0 0010
0000a1 0020      	.DB  0x10,0x0,0x10,0x0,0x10,0x0,0x20,0x0
0000a2 0020
0000a3 0000
0000a4 0000
0000a5 0000      	.DB  0x20,0x0,0x0,0x0,0x0,0x0,0x0,0x0
0000a6 0000
0000a7 0000
0000a8 0000
0000a9 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
0000aa 0070
0000ab 0048
0000ac 00c8
0000ad 0078      	.DB  0x70,0x0,0x48,0x0,0xC8,0x0,0x78,0x0
0000ae 0070
0000af 0058
0000b0 00c8
0000b1 00c8      	.DB  0x70,0x0,0x58,0x0,0xC8,0x0,0xC8,0x0
0000b2 0078
0000b3 0000
0000b4 0000
0000b5 0000      	.DB  0x78,0x0,0x0,0x0,0x0,0x0,0x0,0x0
0000b6 0000
0000b7 0000
0000b8 0000
0000b9 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
0000ba 0070
0000bb 00d8
0000bc 00c8
0000bd 00cc      	.DB  0x70,0x0,0xD8,0x0,0xC8,0x0,0xCC,0x0
0000be 00cc
0000bf 0078
0000c0 0018
0000c1 0030      	.DB  0xCC,0x0,0x78,0x0,0x18,0x0,0x30,0x0
0000c2 00e0
0000c3 0000
0000c4 0000
0000c5 0000      	.DB  0xE0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
0000c6 0000
0000c7 0000
0000c8 0000
0000c9 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
0000ca 0070
0000cb 0048
0000cc 00c8
0000cd 00cd      	.DB  0x70,0x0,0x48,0x0,0xC8,0x0,0xCD,0x0
0000ce 00cc
0000cf 00cc
0000d0 00c8
0000d1 0058      	.DB  0xCC,0x0,0xCC,0x0,0xC8,0x0,0x58,0x0
0000d2 0071
0000d3 0000
0000d4 0000
0000d5 0000      	.DB  0x71,0x0,0x0,0x0,0x0,0x0,0x0,0x0
0000d6 0000
0000d7 0000
0000d8 0000
0000d9 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
0000da 0060
0000db 00e0
0000dc 0060
0000dd 0062      	.DB  0x60,0x0,0xE0,0x0,0x60,0x0,0x62,0x0
0000de 0060
0000df 0060
0000e0 0060
0000e1 0060      	.DB  0x60,0x0,0x60,0x0,0x60,0x0,0x60,0x0
0000e2 00f2
0000e3 0000
0000e4 0000
0000e5 0000      	.DB  0xF2,0x0,0x0,0x0,0x0,0x0,0x0,0x0
0000e6 0000
0000e7 0000
0000e8 0000
0000e9 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
0000ea 0070
0000eb 0098
0000ec 0018
0000ed 0009      	.DB  0x70,0x0,0x98,0x0,0x18,0x0,0x9,0x0
0000ee 0018
0000ef 0010
0000f0 0020
0000f1 0064      	.DB  0x18,0x0,0x10,0x0,0x20,0x0,0x64,0x0
0000f2 00f9
0000f3 0000
0000f4 0000
0000f5 0000      	.DB  0xF9,0x0,0x0,0x0,0x0,0x0,0x0,0x0
0000f6 0000
0000f7 0000
0000f8 0000
0000f9 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
0000fa 0070
0000fb 00d8
0000fc 0018
0000fd 0011      	.DB  0x70,0x0,0xD8,0x0,0x18,0x0,0x11,0x0
0000fe 0078
0000ff 0018
000100 0008
000101 0018      	.DB  0x78,0x0,0x18,0x0,0x8,0x0,0x18,0x0
000102 00f1
000103 0000
000104 0000
000105 0000      	.DB  0xF1,0x0,0x0,0x0,0x0,0x0,0x0,0x0
000106 0000
000107 0000
000108 0000
000109 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
00010a 000c
00010b 000c
00010c 001c
00010d 002c      	.DB  0xC,0x0,0xC,0x0,0x1C,0x0,0x2C,0x0
00010e 002c
00010f 004c
000110 007e
000111 000c      	.DB  0x2C,0x0,0x4C,0x0,0x7E,0x0,0xC,0x0
000112 000c
000113 0000
000114 0000
000115 0000      	.DB  0xC,0x0,0x0,0x0,0x0,0x0,0x0,0x0
000116 0000
000117 0000
000118 0000
000119 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
00011a 0038
00011b 0040
00011c 0060
00011d 0031      	.DB  0x38,0x0,0x40,0x0,0x60,0x0,0x31,0x0
00011e 0018
00011f 0008
000120 0008
000121 0018      	.DB  0x18,0x0,0x8,0x0,0x8,0x0,0x18,0x0
000122 00f1
000123 0000
000124 0000
000125 0000      	.DB  0xF1,0x0,0x0,0x0,0x0,0x0,0x0,0x0
000126 0000
000127 0000
000128 0000
000129 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
00012a 0018
00012b 0030
00012c 0060
00012d 00f9      	.DB  0x18,0x0,0x30,0x0,0x60,0x0,0xF9,0x0
00012e 00c8
00012f 00cc
000130 00cc
000131 0048      	.DB  0xC8,0x0,0xCC,0x0,0xCC,0x0,0x48,0x0
000132 0071
000133 0000
000134 0000
000135 0000      	.DB  0x71,0x0,0x0,0x0,0x0,0x0,0x0,0x0
000136 0000
000137 0000
000138 0000
000139 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
00013a 0078
00013b 0008
00013c 0008
00013d 0019      	.DB  0x78,0x0,0x8,0x0,0x8,0x0,0x19,0x0
00013e 0010
00013f 0010
000140 0010
000141 0020      	.DB  0x10,0x0,0x10,0x0,0x10,0x0,0x20,0x0
000142 0021
000143 0000
000144 0000
000145 0000      	.DB  0x21,0x0,0x0,0x0,0x0,0x0,0x0,0x0
000146 0000
000147 0000
000148 0000
000149 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
00014a 0070
00014b 0048
00014c 00c8
00014d 0079      	.DB  0x70,0x0,0x48,0x0,0xC8,0x0,0x79,0x0
00014e 0070
00014f 0058
000150 00c8
000151 00c8      	.DB  0x70,0x0,0x58,0x0,0xC8,0x0,0xC8,0x0
000152 0079
000153 0000
000154 0000
000155 0000      	.DB  0x79,0x0,0x0,0x0,0x0,0x0,0x0,0x0
000156 0000
000157 0000
000158 0000
000159 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
00015a 0070
00015b 00d8
00015c 00c8
00015d 00cd      	.DB  0x70,0x0,0xD8,0x0,0xC8,0x0,0xCD,0x0
00015e 00cc
00015f 0078
000160 0018
000161 0030      	.DB  0xCC,0x0,0x78,0x0,0x18,0x0,0x30,0x0
000162 00e1
000163 0000
000164 0000
000165 0000      	.DB  0xE1,0x0,0x0,0x0,0x0,0x0,0x0,0x0
000166 0000
000167 0000
000168 0000
000169 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
                 
                 _0x30:
00016a 0004      	.DB  0x4,0x0
                 
                 __GLOBAL_INI_TBL:
00016b 0002      	.DW  0x02
00016c 0004      	.DW  0x04
00016d 02d4      	.DW  _0x30*2
                 
                 _0xFFFFFFFF:
00016e 0000      	.DW  0
                 
                 __RESET:
00016f 94f8      	CLI
000170 27ee      	CLR  R30
000171 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000172 e0f1      	LDI  R31,1
000173 bffb      	OUT  GICR,R31
000174 bfeb      	OUT  GICR,R30
000175 bfe5      	OUT  MCUCR,R30
                 
                 ;DISABLE WATCHDOG
000176 e1f8      	LDI  R31,0x18
000177 bdf1      	OUT  WDTCR,R31
000178 bde1      	OUT  WDTCR,R30
                 
                 ;CLEAR R2-R14
000179 e08d      	LDI  R24,(14-2)+1
00017a e0a2      	LDI  R26,2
00017b 27bb      	CLR  R27
                 __CLEAR_REG:
00017c 93ed      	ST   X+,R30
00017d 958a      	DEC  R24
00017e f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
00017f e080      	LDI  R24,LOW(0x400)
000180 e094      	LDI  R25,HIGH(0x400)
000181 e6a0      	LDI  R26,0x60
                 __CLEAR_SRAM:
000182 93ed      	ST   X+,R30
000183 9701      	SBIW R24,1
000184 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000185 ede6      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000186 e0f2      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000187 9185      	LPM  R24,Z+
000188 9195      	LPM  R25,Z+
000189 9700      	SBIW R24,0
00018a f061      	BREQ __GLOBAL_INI_END
00018b 91a5      	LPM  R26,Z+
00018c 91b5      	LPM  R27,Z+
00018d 9005      	LPM  R0,Z+
00018e 9015      	LPM  R1,Z+
00018f 01bf      	MOVW R22,R30
000190 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000191 9005      	LPM  R0,Z+
000192 920d      	ST   X+,R0
000193 9701      	SBIW R24,1
000194 f7e1      	BRNE __GLOBAL_INI_LOOP
000195 01fb      	MOVW R30,R22
000196 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;STACK POINTER INITIALIZATION
000197 e5ef      	LDI  R30,LOW(0x45F)
000198 bfed      	OUT  SPL,R30
000199 e0e4      	LDI  R30,HIGH(0x45F)
00019a bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
00019b e6c0      	LDI  R28,LOW(0x160)
00019c e0d1      	LDI  R29,HIGH(0x160)
                 
00019d 940c 028a 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;/*****************************************************
                 ;This program was produced by the
                 ;CodeWizardAVR V1.24.8d Professional
                 ;Automatic Program Generator
                 ;© Copyright 1998-2006 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project : LED MATRIX MODUL 16X32(V701CE)
                 ;Version : 0.0.0
                 ;Date    : 1/2/2011
                 ;Author  : DESIGN BY NGUYEN VAN THIEN
                 ;Company : HOC VIEN CN BCVT
                 ;Comments:
                 ;
                 ;
                 ;Chip type           : ATmega16
                 ;Program type        : Application
                 ;Clock frequency     : 4.000000 MHz
                 ;Memory model        : Small
                 ;External SRAM size  : 0
                 ;Data Stack size     : 256
                 ;*****************************************************/
                 ;
                 ;#include <mega16.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x40
                 	.EQU __sm_mask=0xB0
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0xA0
                 	.EQU __sm_ext_standby=0xB0
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include <delay.h>
                 ;
                 ;#include <khaibao.c>
                 ;//*****************************************************************************
                 ;#define ROW            PORTB         // chon hang khi quet man hinh led
                 ;#define R                   PORTB.5     // chan
                 ;#define SCLK           PORTB.3
                 ;#define CKL             PORTB.7
                 ;#define OE                PORTB.4
                 ;#define CASE_EFF  PORTD.0
                 ;#define CASE_MSG  PORTD.5
                 ;
                 ;// Khai bao cac bien su dung trong CT
                 ;bit load_effect; // "0" khong cho phep load du lieu cho hieu ung, "1" cho phép load
                 ;bit status_buf;   // "0" chon buf_screen_0[64], "1" chon buf_screen_1[64]
                 ;bit b_shift=0 ; // b_shift=0 Mac dinh dich du lieu tu man hinh led ra ngoai va tu flash vao man hinh led
                 ;                        // b_shift=1 Luon chi dich du lieu tu man hinh led ra ngoai, không dich du lieu tu flash vao man hinh
                 ;unsigned  int    wb=4;   // do rong byte man hinh led
                 ;unsigned  int    r;
                 ;unsigned  int    count_byte;
                 ;unsigned  int    count_bit;
                 ;unsigned  int    i,j,k;
                 ;unsigned  int    effect;
                 ;unsigned  int    check_effect;
                 ;unsigned  int    b_data;
                 ;unsigned  int    row;
                 ;unsigned char hour,min,sec;
                 ;// khai bao mang du lieu bo dem man hinh
                 ;unsigned char buf_screen_0[64];   // gia tri "64" la kich thuoc byte cho 1 modul 16x32 pixel
                 ;unsigned char buf_screen_1[64];   //  Man hinh led co n modul thi gia tri tuong ung la n*64
                 ;unsigned char gio1[16],gio2[16],phut1[16],phut2[16];
                 ;
                 ;//******************************************************************************************
                 ;#include <bitmap_flash.c>
                 ;// FONT LED MATRIX
                 ;
                 ;//********************************************************************************
                 ;flash unsigned  int msg[]=
                 ;{
                 ;0x30, 0xF0, 0x30, 0x30, 0x30, 0x30, 0x30, 0x30, 0x30, 0x30, 0x30, 0x30, 0x30, 0xFC, 0x00, 0x00,
                 ;0x00,0x00,0x00,0x70,0x88,0x08,0x08,0x10,0x10,0x20,0x48,0xF8,0x00,0x00,0x00,0x00,
                 ;};
                 ;flash unsigned int font1[]={
                 ;0x70, 0x48, 0xC8, 0xCC, 0xCC, 0xCC, 0xC8, 0x58, 0x70, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, //0
                 ;0x60, 0xE0, 0x60, 0x60, 0x60, 0x60, 0x60, 0x60, 0xF0, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, //1
                 ;0x70, 0x98, 0x18, 0x08, 0x18, 0x10, 0x20, 0x64, 0xF8, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, //2
                 ;0x70, 0xD8, 0x18, 0x10, 0x78, 0x18, 0x08, 0x18, 0xF0, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, //3
                 ;0x0C, 0x0C, 0x1C, 0x2C, 0x2C, 0x4C, 0x7E, 0x0C, 0x0C, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, //4
                 ;0x38, 0x40, 0x60, 0x30, 0x18, 0x08, 0x08, 0x18, 0xF0, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, //5
                 ;0x18, 0x30, 0x60, 0xF8, 0xC8, 0xCC, 0xCC, 0x48, 0x70, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, //6
                 ;0x78, 0x08, 0x08, 0x18, 0x10, 0x10, 0x10, 0x20, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,  //7
                 ;0x70, 0x48, 0xC8, 0x78, 0x70, 0x58, 0xC8, 0xC8, 0x78, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,  //8
                 ;0x70, 0xD8, 0xC8, 0xCC, 0xCC, 0x78, 0x18, 0x30, 0xE0, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,  //9
                 ;
                 ;0x70, 0x48, 0xC8, 0xCD, 0xCC, 0xCC, 0xC8, 0x58, 0x71, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
                 ;0x60, 0xE0, 0x60, 0x62, 0x60, 0x60, 0x60, 0x60, 0xF2, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
                 ;0x70, 0x98, 0x18, 0x09, 0x18, 0x10, 0x20, 0x64, 0xF9, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
                 ;0x70, 0xD8, 0x18, 0x11, 0x78, 0x18, 0x08, 0x18, 0xF1, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
                 ;0x0C, 0x0C, 0x1C, 0x2C, 0x2C, 0x4C, 0x7E, 0x0C, 0x0C, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
                 ;0x38, 0x40, 0x60, 0x31, 0x18, 0x08, 0x08, 0x18, 0xF1, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
                 ;0x18, 0x30, 0x60, 0xF9, 0xC8, 0xCC, 0xCC, 0x48, 0x71, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
                 ;0x78, 0x08, 0x08, 0x19, 0x10, 0x10, 0x10, 0x20, 0x21, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
                 ;0x70, 0x48, 0xC8, 0x79, 0x70, 0x58, 0xC8, 0xC8, 0x79, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
                 ;0x70, 0xD8, 0xC8, 0xCD, 0xCC, 0x78, 0x18, 0x30, 0xE1, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
                 ;};
                 ;#include <SpiMem.c>
                 ;// chuong trinh con spi mem
                 ;
                 ;/*----------------------------------------------------------------------------*/
                 ;// ctc chot du lieu
                 ;void latch_data(void)
                 ; 0000 001D {
                 
                 	.CSEG
                 _latch_data:
                 ;  CKL=0;
00019f 98c7      	CBI  0x18,7
                 ;  CKL=1;
0001a0 9ac7      	SBI  0x18,7
                 ;}
0001a1 9508      	RET
                 ;/*----------------------------------------------------------------------------*/
                 ;
                 ;/*----------------------------------------------------------------------------*/
                 ;// ctc dich du lieu
                 ;void Shift_data(void)
                 ;{
                 _Shift_data:
                 ;  SCLK=0;
0001a2 98c3      	CBI  0x18,3
                 ;  SCLK=1;
0001a3 9ac3      	SBI  0x18,3
                 ;}
0001a4 9508      	RET
                 ;/*----------------------------------------------------------------------------*/
                 ;
                 ;void spi_mem(unsigned char data)
                 ;{
                 _spi_mem:
                 ;        unsigned char n;
                 ;        for(n=0x80;n!=0;n>>=1)  // SPI Data Order: MSB First
0001a5 931a      	ST   -Y,R17
                 ;	data -> Y+1
                 ;	n -> R17
0001a6 e810      	LDI  R17,LOW(128)
                 _0xC:
0001a7 3010      	CPI  R17,0
0001a8 f099      	BREQ _0xD
                 ;        {
                 ;                R=data&n;       //  ='0' khi data&n=0, ='1' khi data&n!=0
0001a9 81a9      	LDD  R26,Y+1
0001aa 27bb      	CLR  R27
0001ab 2fe1      	MOV  R30,R17
0001ac e0f0      	LDI  R31,0
0001ad 23ea      	AND  R30,R26
0001ae 23fb      	AND  R31,R27
0001af 30e0      	CPI  R30,0
0001b0 f411      	BRNE _0xE
0001b1 98c5      	CBI  0x18,5
0001b2 c001      	RJMP _0xF
                 _0xE:
0001b3 9ac5      	SBI  0x18,5
                 _0xF:
                 ;                Shift_data();   // dich bit
0001b4 dfed      	RCALL _Shift_data
                 ;        };
0001b5 2fa1      	MOV  R26,R17
0001b6 e0b0      	LDI  R27,0
0001b7 01fd      	MOVW R30,R26
0001b8 95f5      	ASR  R31
0001b9 95e7      	ROR  R30
0001ba 2f1e      	MOV  R17,R30
0001bb cfeb      	RJMP _0xC
                 _0xD:
                 ;}
0001bc 8118      	LDD  R17,Y+0
0001bd 9622      	ADIW R28,2
0001be 9508      	RET
                 ;
                 ;
                 ;#include <ScreenScan.c>
                 ;//*****************************************************************************
                 ;
                 ;
                 ;
                 ;/*----------------------------------------------------------------------------*/
                 ;// ctc hien thi du lieu ra man hinh
                 ;void scan_screen(void)
                 ; 0000 001E {
                 _scan_screen:
                 ;  OE=1;  //  "0" thi enalbe 74138, "1" disable 74138
0001bf 9ac4      	SBI  0x18,4
                 ;  for(i=0;i<wb;i++)
0001c0 24cc      	CLR  R12
0001c1 24dd      	CLR  R13
                 _0x13:
                +
0001c2 14c4     +CP R12 , R4
0001c3 04d5     +CPC R13 , R5
                 	__CPWRR 12,13,4,5
0001c4 f010      	BRLO PC+3
0001c5 940c 0222 	JMP _0x14
                 ; {
                 ;   if(i==0)
0001c7 2c0c      	MOV  R0,R12
0001c8 280d      	OR   R0,R13
0001c9 f4a9      	BRNE _0x15
                 ;  {
                 ;    spi_mem(buf_screen_1[(r+12)+i+1]);
0001ca 940e 036b 	CALL SUBOPT_0x0
0001cc 940e 0370 	CALL SUBOPT_0x1
                 ;    spi_mem(buf_screen_1[(r+8)+i+1]);
0001ce 9638      	ADIW R30,8
0001cf 0dec      	ADD  R30,R12
0001d0 1dfd      	ADC  R31,R13
0001d1 940e 0370 	CALL SUBOPT_0x1
                 ;    spi_mem(buf_screen_1[(r+4)+i+1]);
0001d3 9634      	ADIW R30,4
0001d4 0dec      	ADD  R30,R12
0001d5 1dfd      	ADC  R31,R13
0001d6 940e 0370 	CALL SUBOPT_0x1
                 ;    spi_mem(buf_screen_1[(r+0)+i+1]);
0001d8 9630      	ADIW R30,0
0001d9 0dec      	ADD  R30,R12
0001da 1dfd      	ADC  R31,R13
                +
0001db 59ea     +SUBI R30 , LOW ( - _buf_screen_1 - ( 1 ) )
0001dc 4ffe     +SBCI R31 , HIGH ( - _buf_screen_1 - ( 1 ) )
                 	__ADDW1MN _buf_screen_1,1
0001dd 940e 0378 	CALL SUBOPT_0x2
                 ;  }
                 ;   if(i==1)
                 _0x15:
0001df e0e1      	LDI  R30,LOW(1)
0001e0 e0f0      	LDI  R31,HIGH(1)
0001e1 15ec      	CP   R30,R12
0001e2 05fd      	CPC  R31,R13
0001e3 f481      	BRNE _0x16
                 ;  {
                 ;    spi_mem(buf_screen_1[(r+12)+i+16]);
0001e4 940e 036b 	CALL SUBOPT_0x0
0001e6 940e 037c 	CALL SUBOPT_0x3
                 ;    spi_mem(buf_screen_1[(r+8)+i+16]);
0001e8 940e 037f 	CALL SUBOPT_0x4
0001ea 940e 037c 	CALL SUBOPT_0x3
                 ;    spi_mem(buf_screen_1[(r+4)+i+16]);
0001ec 940e 0384 	CALL SUBOPT_0x5
0001ee 940e 037c 	CALL SUBOPT_0x3
                 ;    spi_mem(buf_screen_1[(r+0)+i+16]);
0001f0 940e 0389 	CALL SUBOPT_0x6
0001f2 940e 037c 	CALL SUBOPT_0x3
                 ;  }
                 ;     if(i==2)
                 _0x16:
0001f4 e0e2      	LDI  R30,LOW(2)
0001f5 e0f0      	LDI  R31,HIGH(2)
0001f6 15ec      	CP   R30,R12
0001f7 05fd      	CPC  R31,R13
0001f8 f481      	BRNE _0x17
                 ;  {
                 ;    spi_mem(buf_screen_1[(r+12)+i+31]);
0001f9 940e 036b 	CALL SUBOPT_0x0
0001fb 940e 038e 	CALL SUBOPT_0x7
                 ;    spi_mem(buf_screen_1[(r+8)+i+31]);
0001fd 940e 037f 	CALL SUBOPT_0x4
0001ff 940e 038e 	CALL SUBOPT_0x7
                 ;    spi_mem(buf_screen_1[(r+4)+i+31]);
000201 940e 0384 	CALL SUBOPT_0x5
000203 940e 038e 	CALL SUBOPT_0x7
                 ;    spi_mem(buf_screen_1[(r+0)+i+31]);
000205 940e 0389 	CALL SUBOPT_0x6
000207 940e 038e 	CALL SUBOPT_0x7
                 ;  }
                 ;      if(i==3)
                 _0x17:
000209 e0e3      	LDI  R30,LOW(3)
00020a e0f0      	LDI  R31,HIGH(3)
00020b 15ec      	CP   R30,R12
00020c 05fd      	CPC  R31,R13
00020d f481      	BRNE _0x18
                 ;  {
                 ;    spi_mem(buf_screen_1[(r+12)+i+46]);
00020e 940e 036b 	CALL SUBOPT_0x0
000210 940e 0391 	CALL SUBOPT_0x8
                 ;    spi_mem(buf_screen_1[(r+8)+i+46]);
000212 940e 037f 	CALL SUBOPT_0x4
000214 940e 0391 	CALL SUBOPT_0x8
                 ;    spi_mem(buf_screen_1[(r+4)+i+46]);
000216 940e 0384 	CALL SUBOPT_0x5
000218 940e 0391 	CALL SUBOPT_0x8
                 ;    spi_mem(buf_screen_1[(r+0)+i+46]);
00021a 940e 0389 	CALL SUBOPT_0x6
00021c 940e 0391 	CALL SUBOPT_0x8
                 ;  }
                 ; };
                 _0x18:
00021e 01f6      	MOVW R30,R12
00021f 9631      	ADIW R30,1
000220 016f      	MOVW R12,R30
000221 cfa0      	RJMP _0x13
                 _0x14:
                 ; latch_data();
000222 df7c      	RCALL _latch_data
                 ; ROW=r; // hang thu r duoc hien thi
000223 01f3      	MOVW R30,R6
000224 bbe8      	OUT  0x18,R30
                 ; OE=0; // enable 74138
000225 98c4      	CBI  0x18,4
                 ; r++;
000226 9631      	ADIW R30,1
000227 013f      	MOVW R6,R30
                 ; if (r==4)
000228 e0e4      	LDI  R30,LOW(4)
000229 e0f0      	LDI  R31,HIGH(4)
00022a 15e6      	CP   R30,R6
00022b 05f7      	CPC  R31,R7
00022c f411      	BRNE _0x1B
                 ; {
                 ;   r=0;
00022d 2466      	CLR  R6
00022e 2477      	CLR  R7
                 ; }
                 ;}
                 _0x1B:
00022f 9508      	RET
                 ;
                 ;/*----------------------------------------------------------------------------*/
                 ;
                 ;//*******************************************************************************
                 ;#include <delay.h>
                 ;// I2C Bus functions
                 ;#asm
                    .equ __i2c_port=0x15 ;PORTC
                    .equ __sda_bit=1
                    .equ __scl_bit=0
                 ; 0000 0025 #endasm
                 ;#include <i2c.h>
                 ;// DS1307 Real Time Clock functions
                 ;#include <ds1307.h>
                 ;
                 ;// Cac chuong trinh tao hieu ung cho led matrix
                 ;//#include <ShiftLeft.c>
                 ;//#include <ShiftRight.c>
                 ;//#include <ShiftUp.c>
                 ;//#include <ShiftDown.c>
                 ;//#include <CheckEffect.c>
                 ;
                 ;
                 ;
                 ;
                 ;/*----------------------------------------------------------------------------*/
                 ;// ctc lua chon hieu ung hien thi
                 ;/*
                 ;void case_effect(void)
                 ;{
                 ;  switch (effect)
                 ;  {
                 ;    case 0:
                 ;             check_effect=1;
                 ;             effect_3();
                 ;             break;
                 ;
                 ;   case 1:
                 ;             check_effect=0;
                 ;             effect_1();
                 ;             break;
                 ;   case 2:
                 ;             check_effect=1;
                 ;             effect_4();
                 ;             break;
                 ;
                 ;   case 3:
                 ;             check_effect=0;
                 ;             effect_2();
                 ;             break;
                 ;   default:
                 ;            if(effect==4)
                 ;            {
                 ;             effect=0;
                 ;            }
                 ;  };
                 ;}  */
                 ;/*----------------------------------------------------------------------------*/
                 ;
                 ;
                 ;/*----------------------------------------------------------------------------*/
                 ;// ctc lua chon hieu ung hien thi
                 ;/*void case_check_effect(void)
                 ;{
                 ;  switch (check_effect)
                 ;  {
                 ;    case 0:
                 ;             check_effect_12(msg[2]+4);
                 ;             break;
                 ;   case 1:
                 ;             check_effect_34(msg[1]+16);
                 ;             break;
                 ;
                 ;   default:
                 ;  };
                 ;}  */
                 ;/*----------------------------------------------------------------------------*/
                 ;
                 ;
                 ;
                 ; /*----------------------------------------------------------------------------*/
                 ; // Declare your global variables here
                 ;unsigned char giaima(unsigned char so)
                 ; 0000 006E {
                 _giaima:
                 ; 0000 006F switch(so)
                 ;	so -> Y+0
000230 81e8      	LD   R30,Y
000231 e0f0      	LDI  R31,0
                 ; 0000 0070 {
                 ; 0000 0071 case 0 : return 0;
000232 9730      	SBIW R30,0
000233 f411      	BRNE _0x1F
000234 e0e0      	LDI  R30,LOW(0)
000235 c035      	RJMP _0x2040001
                 ; 0000 0072 case 1 : return 15;
                 _0x1F:
000236 30e1      	CPI  R30,LOW(0x1)
000237 e0a0      	LDI  R26,HIGH(0x1)
000238 07fa      	CPC  R31,R26
000239 f411      	BRNE _0x20
00023a e0ef      	LDI  R30,LOW(15)
00023b c02f      	RJMP _0x2040001
                 ; 0000 0073 case 2 : return 31;
                 _0x20:
00023c 30e2      	CPI  R30,LOW(0x2)
00023d e0a0      	LDI  R26,HIGH(0x2)
00023e 07fa      	CPC  R31,R26
00023f f411      	BRNE _0x21
000240 e1ef      	LDI  R30,LOW(31)
000241 c029      	RJMP _0x2040001
                 ; 0000 0074 case 3 : return 47;
                 _0x21:
000242 30e3      	CPI  R30,LOW(0x3)
000243 e0a0      	LDI  R26,HIGH(0x3)
000244 07fa      	CPC  R31,R26
000245 f411      	BRNE _0x22
000246 e2ef      	LDI  R30,LOW(47)
000247 c023      	RJMP _0x2040001
                 ; 0000 0075 case 4 : return 63;
                 _0x22:
000248 30e4      	CPI  R30,LOW(0x4)
000249 e0a0      	LDI  R26,HIGH(0x4)
00024a 07fa      	CPC  R31,R26
00024b f411      	BRNE _0x23
00024c e3ef      	LDI  R30,LOW(63)
00024d c01d      	RJMP _0x2040001
                 ; 0000 0076 case 5 : return 79;
                 _0x23:
00024e 30e5      	CPI  R30,LOW(0x5)
00024f e0a0      	LDI  R26,HIGH(0x5)
000250 07fa      	CPC  R31,R26
000251 f411      	BRNE _0x24
000252 e4ef      	LDI  R30,LOW(79)
000253 c017      	RJMP _0x2040001
                 ; 0000 0077 case 6 : return 95;
                 _0x24:
000254 30e6      	CPI  R30,LOW(0x6)
000255 e0a0      	LDI  R26,HIGH(0x6)
000256 07fa      	CPC  R31,R26
000257 f411      	BRNE _0x25
000258 e5ef      	LDI  R30,LOW(95)
000259 c011      	RJMP _0x2040001
                 ; 0000 0078 case 7 : return 111;
                 _0x25:
00025a 30e7      	CPI  R30,LOW(0x7)
00025b e0a0      	LDI  R26,HIGH(0x7)
00025c 07fa      	CPC  R31,R26
00025d f411      	BRNE _0x26
00025e e6ef      	LDI  R30,LOW(111)
00025f c00b      	RJMP _0x2040001
                 ; 0000 0079 case 8 : return 127;
                 _0x26:
000260 30e8      	CPI  R30,LOW(0x8)
000261 e0a0      	LDI  R26,HIGH(0x8)
000262 07fa      	CPC  R31,R26
000263 f411      	BRNE _0x27
000264 e7ef      	LDI  R30,LOW(127)
000265 c005      	RJMP _0x2040001
                 ; 0000 007A case 9 : return 143;
                 _0x27:
000266 30e9      	CPI  R30,LOW(0x9)
000267 e0a0      	LDI  R26,HIGH(0x9)
000268 07fa      	CPC  R31,R26
000269 f409      	BRNE _0x1E
00026a e8ef      	LDI  R30,LOW(143)
                 ; 0000 007B }
                 _0x1E:
                 ; 0000 007C }
                 _0x2040001:
00026b 9621      	ADIW R28,1
00026c 9508      	RET
                 ;// Timer 0 output compare interrupt service routine
                 ;interrupt [TIM0_COMP] void timer0_comp_isr(void)
                 ; 0000 007F {
                 _timer0_comp_isr:
                 ; 0000 0080  // Place your code here
                 ; 0000 0081   //case_check_effect();
                 ; 0000 0082 
                 ; 0000 0083 
                 ; 0000 0084 }
00026d 9518      	RETI
                 ;/*----------------------------------------------------------------------------*/
                 ;
                 ;
                 ;
                 ;/*----------------------------------------------------------------------------*/
                 ;// Timer 1 output compare A interrupt service routine
                 ;// Dung timer 1 de scan led matrix
                 ;interrupt [TIM1_COMPA] void timer1_compa_isr(void)
                 ; 0000 008D {
                 _timer1_compa_isr:
00026e 920a      	ST   -Y,R0
00026f 921a      	ST   -Y,R1
000270 92fa      	ST   -Y,R15
000271 936a      	ST   -Y,R22
000272 937a      	ST   -Y,R23
000273 938a      	ST   -Y,R24
000274 939a      	ST   -Y,R25
000275 93aa      	ST   -Y,R26
000276 93ba      	ST   -Y,R27
000277 93ea      	ST   -Y,R30
000278 93fa      	ST   -Y,R31
000279 b7ef      	IN   R30,SREG
00027a 93ea      	ST   -Y,R30
                 ; 0000 008E  // Place your code here
                 ; 0000 008F   scan_screen();
00027b df43      	RCALL _scan_screen
                 ; 0000 0090 }
00027c 91e9      	LD   R30,Y+
00027d bfef      	OUT  SREG,R30
00027e 91f9      	LD   R31,Y+
00027f 91e9      	LD   R30,Y+
000280 91b9      	LD   R27,Y+
000281 91a9      	LD   R26,Y+
000282 9199      	LD   R25,Y+
000283 9189      	LD   R24,Y+
000284 9179      	LD   R23,Y+
000285 9169      	LD   R22,Y+
000286 90f9      	LD   R15,Y+
000287 9019      	LD   R1,Y+
000288 9009      	LD   R0,Y+
000289 9518      	RETI
                 ;/*----------------------------------------------------------------------------*/
                 ;
                 ;
                 ;void main(void)
                 ; 0000 0095 {
                 _main:
                 ; 0000 0096 
                 ; 0000 0097 #include <ConfigSet.c>
                 ;//////////////////
                 ;PORTA=0xFF;
00028a efef      	LDI  R30,LOW(255)
00028b bbeb      	OUT  0x1B,R30
                 ;DDRA=0xFF;
00028c bbea      	OUT  0x1A,R30
                 ;
                 ;PORTB=0xFF;
00028d bbe8      	OUT  0x18,R30
                 ;DDRB=0xFF;    // PORTB lam dau ra
00028e bbe7      	OUT  0x17,R30
                 ;
                 ;PORTC=0xFF;
00028f bbe5      	OUT  0x15,R30
                 ;DDRC=0xFF;    // PORTC lam dau ra
000290 bbe4      	OUT  0x14,R30
                 ;
                 ;PORTD=0xFF;
000291 bbe2      	OUT  0x12,R30
                 ;DDRD=0xFF;
000292 bbe1      	OUT  0x11,R30
                 ;
                 ;// Timer/Counter 0 initialization
                 ;// Clock source: System Clock
                 ;// Clock value: 3.906 kHz
                 ;// Mode: CTC top=OCR0
                 ;// OC0 output: Disconnected
                 ;TCCR0=0x0D;
000293 e0ed      	LDI  R30,LOW(13)
000294 bfe3      	OUT  0x33,R30
                 ;TCNT0=0x00;
000295 e0e0      	LDI  R30,LOW(0)
000296 bfe2      	OUT  0x32,R30
                 ;OCR0=0xAF;
000297 eaef      	LDI  R30,LOW(175)
000298 bfec      	OUT  0x3C,R30
                 ;
                 ;// Timer/Counter 1 initialization
                 ;// Clock source: System Clock
                 ;// Clock value: 3.906 kHz
                 ;// Mode: CTC top=OCR1A
                 ;// OC1A output: Discon.
                 ;// OC1B output: Discon.
                 ;// Noise Canceler: Off
                 ;// Input Capture on Falling Edge
                 ;// Timer 1 Overflow Interrupt: Off
                 ;// Input Capture Interrupt: Off
                 ;// Compare A Match Interrupt: On
                 ;// Compare B Match Interrupt: Off
                 ;TCCR1A=0x00;
000299 e0e0      	LDI  R30,LOW(0)
00029a bdef      	OUT  0x2F,R30
                 ;TCCR1B=0x0D;
00029b e0ed      	LDI  R30,LOW(13)
00029c bdee      	OUT  0x2E,R30
                 ;TCNT1H=0x00;
00029d e0e0      	LDI  R30,LOW(0)
00029e bded      	OUT  0x2D,R30
                 ;TCNT1L=0x00;
00029f bdec      	OUT  0x2C,R30
                 ;ICR1H=0x00;
0002a0 bde7      	OUT  0x27,R30
                 ;ICR1L=0x00;
0002a1 bde6      	OUT  0x26,R30
                 ;OCR1AH=0x00;
0002a2 bdeb      	OUT  0x2B,R30
                 ;OCR1AL=0x0F;
0002a3 e0ef      	LDI  R30,LOW(15)
0002a4 bdea      	OUT  0x2A,R30
                 ;OCR1BH=0x00;
0002a5 e0e0      	LDI  R30,LOW(0)
0002a6 bde9      	OUT  0x29,R30
                 ;OCR1BL=0x00;
0002a7 bde8      	OUT  0x28,R30
                 ;
                 ;// Timer(s)/Counter(s) Interrupt(s) initialization
                 ;TIMSK=0x12;
0002a8 e1e2      	LDI  R30,LOW(18)
0002a9 bfe9      	OUT  0x39,R30
                 ;
                 ;// Analog Comparator initialization
                 ;// Analog Comparator: Off
                 ;// Analog Comparator Input Capture by Timer/Counter 1: Off
                 ;ACSR=0x80;
0002aa e8e0      	LDI  R30,LOW(128)
0002ab b9e8      	OUT  0x8,R30
                 ;SFIOR=0x00;
0002ac e0e0      	LDI  R30,LOW(0)
0002ad bfe0      	OUT  0x30,R30
                 ;/*
                 ;// SPI initialization
                 ;// SPI Type: Master
                 ;// SPI Clock Rate: 2*1000.000 kHz
                 ;// SPI Clock Phase: Cycle Half
                 ;// SPI Clock Polarity: Low
                 ;// SPI Data Order: MSB First
                 ;SPCR=0x50;
                 ;SPSR=0x01;
                 ;*/
                 ;// Global enable interrupts
                 ;i2c_init();
0002ae 940e 03d0 	CALL _i2c_init
                 ;rtc_init(0,1,0);
0002b0 e0e0      	LDI  R30,LOW(0)
0002b1 93ea      	ST   -Y,R30
0002b2 e0e1      	LDI  R30,LOW(1)
0002b3 93ea      	ST   -Y,R30
0002b4 e0e0      	LDI  R30,LOW(0)
0002b5 93ea      	ST   -Y,R30
0002b6 d064      	RCALL _rtc_init
                 ;#asm("sei")
0002b7 9478      	sei
                 ; 0000 0098 while (1)
                 _0x29:
                 ; 0000 0099       {
                 ; 0000 009A              rtc_get_time(&hour,&min,&sec);                   // Doc gio, phut, giay tu ds1307
0002b8 e6e2      	LDI  R30,LOW(_hour)
0002b9 e0f1      	LDI  R31,HIGH(_hour)
0002ba 93fa      	ST   -Y,R31
0002bb 93ea      	ST   -Y,R30
0002bc e6e3      	LDI  R30,LOW(_min)
0002bd e0f1      	LDI  R31,HIGH(_min)
0002be 93fa      	ST   -Y,R31
0002bf 93ea      	ST   -Y,R30
0002c0 e6e4      	LDI  R30,LOW(_sec)
0002c1 e0f1      	LDI  R31,HIGH(_sec)
0002c2 93fa      	ST   -Y,R31
0002c3 93ea      	ST   -Y,R30
0002c4 d077      	RCALL _rtc_get_time
                 ; 0000 009B               for(k=0;k<16;k++)
0002c5 e0e0      	LDI  R30,LOW(0)
0002c6 e0f0      	LDI  R31,HIGH(0)
0002c7 93e0 0160 	STS  _k,R30
0002c9 93f0 0161 	STS  _k+1,R31
                 _0x2D:
0002cb 940e 0394 	CALL SUBOPT_0x9
0002cd 9750      	SBIW R26,16
0002ce f010      	BRLO PC+3
0002cf 940c 0319 	JMP _0x2E
                 ; 0000 009C             {
                 ; 0000 009D                 buf_screen_1[k]=font1[giaima(hour/10)+k];
0002d1 940e 0399 	CALL SUBOPT_0xA
0002d3 59eb      	SUBI R30,LOW(-_buf_screen_1)
0002d4 4ffe      	SBCI R31,HIGH(-_buf_screen_1)
0002d5 93ff      	PUSH R31
0002d6 93ef      	PUSH R30
0002d7 91e0 0162 	LDS  R30,_hour
0002d9 940e 039e 	CALL SUBOPT_0xB
0002db 91af      	POP  R26
0002dc 91bf      	POP  R27
0002dd 93ec      	ST   X,R30
                 ; 0000 009E                 buf_screen_1[k+16]=font1[giaima(hour%10)+k+160];
0002de 940e 0399 	CALL SUBOPT_0xA
                +
0002e0 58eb     +SUBI R30 , LOW ( - _buf_screen_1 - ( 16 ) )
0002e1 4ffe     +SBCI R31 , HIGH ( - _buf_screen_1 - ( 16 ) )
                 	__ADDW1MN _buf_screen_1,16
0002e2 93ff      	PUSH R31
0002e3 93ef      	PUSH R30
0002e4 91a0 0162 	LDS  R26,_hour
0002e6 940e 03b3 	CALL SUBOPT_0xC
0002e8 0fee      	LSL  R30
0002e9 1fff      	ROL  R31
                +
0002ea 56ec     +SUBI R30 , LOW ( - 2 * _font1 - ( 320 ) )
0002eb 4ffe     +SBCI R31 , HIGH ( - 2 * _font1 - ( 320 ) )
                 	__ADDW1FN _font1,320
0002ec 91e4      	LPM  R30,Z
0002ed 91af      	POP  R26
0002ee 91bf      	POP  R27
0002ef 93ec      	ST   X,R30
                 ; 0000 009F                 buf_screen_1[k+32]=font1[giaima(min/10)+k];
0002f0 940e 0399 	CALL SUBOPT_0xA
                +
0002f2 57eb     +SUBI R30 , LOW ( - _buf_screen_1 - ( 32 ) )
0002f3 4ffe     +SBCI R31 , HIGH ( - _buf_screen_1 - ( 32 ) )
                 	__ADDW1MN _buf_screen_1,32
0002f4 93ff      	PUSH R31
0002f5 93ef      	PUSH R30
0002f6 91e0 0163 	LDS  R30,_min
0002f8 940e 039e 	CALL SUBOPT_0xB
0002fa 91af      	POP  R26
0002fb 91bf      	POP  R27
0002fc 93ec      	ST   X,R30
                 ; 0000 00A0                 buf_screen_1[k+48]=font1[giaima(min%10)+k];
0002fd 940e 0399 	CALL SUBOPT_0xA
                +
0002ff 56eb     +SUBI R30 , LOW ( - _buf_screen_1 - ( 48 ) )
000300 4ffe     +SBCI R31 , HIGH ( - _buf_screen_1 - ( 48 ) )
                 	__ADDW1MN _buf_screen_1,48
000301 93ff      	PUSH R31
000302 93ef      	PUSH R30
000303 91a0 0163 	LDS  R26,_min
000305 940e 03b3 	CALL SUBOPT_0xC
000307 e5a4      	LDI  R26,LOW(_font1*2)
000308 e0b0      	LDI  R27,HIGH(_font1*2)
000309 0fee      	LSL  R30
00030a 1fff      	ROL  R31
00030b 0fea      	ADD  R30,R26
00030c 1ffb      	ADC  R31,R27
00030d 91e4      	LPM  R30,Z
00030e 91af      	POP  R26
00030f 91bf      	POP  R27
000310 93ec      	ST   X,R30
                 ; 0000 00A1             }
000311 e6a0      	LDI  R26,LOW(_k)
000312 e0b1      	LDI  R27,HIGH(_k)
000313 91ed      	LD   R30,X+
000314 91fd      	LD   R31,X+
000315 9631      	ADIW R30,1
000316 93fe      	ST   -X,R31
000317 93ee      	ST   -X,R30
000318 cfb2      	RJMP _0x2D
                 _0x2E:
                 ; 0000 00A2       };
000319 cf9e      	RJMP _0x29
                 ; 0000 00A3 
                 ; 0000 00A4 }
                 _0x2F:
00031a cfff      	RJMP _0x2F
                 ;
                 ;
                 ;
                 
                 	.CSEG
                 _rtc_init:
00031b 940e 03c0 	CALL SUBOPT_0xD
00031d 70e3      	ANDI R30,LOW(0x3)
00031e 70f0      	ANDI R31,HIGH(0x3)
00031f 83ea      	STD  Y+2,R30
000320 81e9      	LDD  R30,Y+1
000321 30e0      	CPI  R30,0
000322 f021      	BREQ _0x2000003
000323 940e 03c0 	CALL SUBOPT_0xD
000325 61e0      	ORI  R30,0x10
000326 83ea      	STD  Y+2,R30
                 _0x2000003:
000327 81e8      	LD   R30,Y
000328 30e0      	CPI  R30,0
000329 f021      	BREQ _0x2000004
00032a 940e 03c0 	CALL SUBOPT_0xD
00032c 68e0      	ORI  R30,0x80
00032d 83ea      	STD  Y+2,R30
                 _0x2000004:
00032e 940e 03c3 	CALL SUBOPT_0xE
000330 e0e7      	LDI  R30,LOW(7)
000331 93ea      	ST   -Y,R30
000332 940e 0409 	CALL _i2c_write
000334 81ea      	LDD  R30,Y+2
000335 93ea      	ST   -Y,R30
000336 940e 0409 	CALL _i2c_write
000338 940e 03e4 	CALL _i2c_stop
00033a 9623      	ADIW R28,3
00033b 9508      	RET
                 _rtc_get_time:
00033c 940e 03c3 	CALL SUBOPT_0xE
00033e e0e0      	LDI  R30,LOW(0)
00033f 93ea      	ST   -Y,R30
000340 940e 0409 	CALL _i2c_write
000342 940e 03d5 	CALL _i2c_start
000344 ede1      	LDI  R30,LOW(209)
000345 93ea      	ST   -Y,R30
000346 940e 0409 	CALL _i2c_write
000348 940e 03c9 	CALL SUBOPT_0xF
00034a 81a8      	LD   R26,Y
00034b 81b9      	LDD  R27,Y+1
00034c 93ec      	ST   X,R30
00034d 940e 03c9 	CALL SUBOPT_0xF
00034f 81aa      	LDD  R26,Y+2
000350 81bb      	LDD  R27,Y+2+1
000351 93ec      	ST   X,R30
000352 e0e0      	LDI  R30,LOW(0)
000353 93ea      	ST   -Y,R30
000354 940e 03ee 	CALL _i2c_read
000356 93ea      	ST   -Y,R30
000357 d007      	RCALL _bcd2bin
000358 81ac      	LDD  R26,Y+4
000359 81bd      	LDD  R27,Y+4+1
00035a 93ec      	ST   X,R30
00035b 940e 03e4 	CALL _i2c_stop
00035d 9626      	ADIW R28,6
00035e 9508      	RET
                 
                 	.CSEG
                 _bcd2bin:
00035f 81e8          ld   r30,y
000360 95e2          swap r30
000361 70ef          andi r30,0xf
000362 2fae          mov  r26,r30
000363 0faa          lsl  r26
000364 0faa          lsl  r26
000365 0fea          add  r30,r26
000366 0fee          lsl  r30
000367 91a9          ld   r26,y+
000368 70af          andi r26,0xf
000369 0fea          add  r30,r26
00036a 9508          ret
                 
                 	.DSEG
                 _k:
000160           	.BYTE 0x2
                 _hour:
000162           	.BYTE 0x1
                 _min:
000163           	.BYTE 0x1
                 _sec:
000164           	.BYTE 0x1
                 _buf_screen_1:
000165           	.BYTE 0x40
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x0:
00036b 01f3      	MOVW R30,R6
00036c 963c      	ADIW R30,12
00036d 0dec      	ADD  R30,R12
00036e 1dfd      	ADC  R31,R13
00036f 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:7 WORDS
                 SUBOPT_0x1:
                +
000370 59ea     +SUBI R30 , LOW ( - _buf_screen_1 - ( 1 ) )
000371 4ffe     +SBCI R31 , HIGH ( - _buf_screen_1 - ( 1 ) )
                 	__ADDW1MN _buf_screen_1,1
000372 81e0      	LD   R30,Z
000373 93ea      	ST   -Y,R30
000374 940e 01a5 	CALL _spi_mem
000376 01f3      	MOVW R30,R6
000377 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 13 TIMES, CODE SIZE REDUCTION:21 WORDS
                 SUBOPT_0x2:
000378 81e0      	LD   R30,Z
000379 93ea      	ST   -Y,R30
00037a 940c 01a5 	JMP  _spi_mem
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x3:
                +
00037c 58eb     +SUBI R30 , LOW ( - _buf_screen_1 - ( 16 ) )
00037d 4ffe     +SBCI R31 , HIGH ( - _buf_screen_1 - ( 16 ) )
                 	__ADDW1MN _buf_screen_1,16
00037e cff9      	RJMP SUBOPT_0x2
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x4:
00037f 01f3      	MOVW R30,R6
000380 9638      	ADIW R30,8
000381 0dec      	ADD  R30,R12
000382 1dfd      	ADC  R31,R13
000383 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x5:
000384 01f3      	MOVW R30,R6
000385 9634      	ADIW R30,4
000386 0dec      	ADD  R30,R12
000387 1dfd      	ADC  R31,R13
000388 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x6:
000389 01f3      	MOVW R30,R6
00038a 9630      	ADIW R30,0
00038b 0dec      	ADD  R30,R12
00038c 1dfd      	ADC  R31,R13
00038d 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x7:
                +
00038e 57ec     +SUBI R30 , LOW ( - _buf_screen_1 - ( 31 ) )
00038f 4ffe     +SBCI R31 , HIGH ( - _buf_screen_1 - ( 31 ) )
                 	__ADDW1MN _buf_screen_1,31
000390 cfe7      	RJMP SUBOPT_0x2
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x8:
                +
000391 56ed     +SUBI R30 , LOW ( - _buf_screen_1 - ( 46 ) )
000392 4ffe     +SBCI R31 , HIGH ( - _buf_screen_1 - ( 46 ) )
                 	__ADDW1MN _buf_screen_1,46
000393 cfe4      	RJMP SUBOPT_0x2
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x9:
000394 91a0 0160 	LDS  R26,_k
000396 91b0 0161 	LDS  R27,_k+1
000398 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0xA:
000399 91e0 0160 	LDS  R30,_k
00039b 91f0 0161 	LDS  R31,_k+1
00039d 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:20 WORDS
                 SUBOPT_0xB:
00039e e0f0      	LDI  R31,0
00039f 01df      	MOVW R26,R30
0003a0 e0ea      	LDI  R30,LOW(10)
0003a1 e0f0      	LDI  R31,HIGH(10)
0003a2 940e 0439 	CALL __DIVW21
0003a4 93ea      	ST   -Y,R30
0003a5 940e 0230 	CALL _giaima
0003a7 e0f0      	LDI  R31,0
0003a8 dfeb      	RCALL SUBOPT_0x9
0003a9 0fea      	ADD  R30,R26
0003aa 1ffb      	ADC  R31,R27
0003ab e5a4      	LDI  R26,LOW(_font1*2)
0003ac e0b0      	LDI  R27,HIGH(_font1*2)
0003ad 0fee      	LSL  R30
0003ae 1fff      	ROL  R31
0003af 0fea      	ADD  R30,R26
0003b0 1ffb      	ADC  R31,R27
0003b1 91e4      	LPM  R30,Z
0003b2 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:10 WORDS
                 SUBOPT_0xC:
0003b3 27bb      	CLR  R27
0003b4 e0ea      	LDI  R30,LOW(10)
0003b5 e0f0      	LDI  R31,HIGH(10)
0003b6 940e 043e 	CALL __MODW21
0003b8 93ea      	ST   -Y,R30
0003b9 940e 0230 	CALL _giaima
0003bb e0f0      	LDI  R31,0
0003bc dfd7      	RCALL SUBOPT_0x9
0003bd 0fea      	ADD  R30,R26
0003be 1ffb      	ADC  R31,R27
0003bf 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0xD:
0003c0 81ea      	LDD  R30,Y+2
0003c1 e0f0      	LDI  R31,0
0003c2 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0xE:
0003c3 940e 03d5 	CALL _i2c_start
0003c5 ede0      	LDI  R30,LOW(208)
0003c6 93ea      	ST   -Y,R30
0003c7 940c 0409 	JMP  _i2c_write
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0xF:
0003c9 e0e1      	LDI  R30,LOW(1)
0003ca 93ea      	ST   -Y,R30
0003cb 940e 03ee 	CALL _i2c_read
0003cd 93ea      	ST   -Y,R30
0003ce 940c 035f 	JMP  _bcd2bin
                 
                 
                 	.CSEG
                 	.equ __i2c_dir=__i2c_port-1
                 	.equ __i2c_pin=__i2c_port-2
                 _i2c_init:
0003d0 98a8      	cbi  __i2c_port,__scl_bit
0003d1 98a9      	cbi  __i2c_port,__sda_bit
0003d2 9aa0      	sbi  __i2c_dir,__scl_bit
0003d3 98a1      	cbi  __i2c_dir,__sda_bit
0003d4 c015      	rjmp __i2c_delay2
                 _i2c_start:
0003d5 98a1      	cbi  __i2c_dir,__sda_bit
0003d6 98a0      	cbi  __i2c_dir,__scl_bit
0003d7 27ee      	clr  r30
0003d8 0000      	nop
0003d9 9b99      	sbis __i2c_pin,__sda_bit
0003da 9508      	ret
0003db 9b98      	sbis __i2c_pin,__scl_bit
0003dc 9508      	ret
0003dd d004      	rcall __i2c_delay1
0003de 9aa1      	sbi  __i2c_dir,__sda_bit
0003df d002      	rcall __i2c_delay1
0003e0 9aa0      	sbi  __i2c_dir,__scl_bit
0003e1 e0e1      	ldi  r30,1
                 __i2c_delay1:
0003e2 e067      	ldi  r22,7
0003e3 c007      	rjmp __i2c_delay2l
                 _i2c_stop:
0003e4 9aa1      	sbi  __i2c_dir,__sda_bit
0003e5 9aa0      	sbi  __i2c_dir,__scl_bit
0003e6 d003      	rcall __i2c_delay2
0003e7 98a0      	cbi  __i2c_dir,__scl_bit
0003e8 dff9      	rcall __i2c_delay1
0003e9 98a1      	cbi  __i2c_dir,__sda_bit
                 __i2c_delay2:
0003ea e06d      	ldi  r22,13
                 __i2c_delay2l:
0003eb 956a      	dec  r22
0003ec f7f1      	brne __i2c_delay2l
0003ed 9508      	ret
                 _i2c_read:
0003ee e078      	ldi  r23,8
                 __i2c_read0:
0003ef 98a0      	cbi  __i2c_dir,__scl_bit
0003f0 dff1      	rcall __i2c_delay1
                 __i2c_read3:
0003f1 9b98      	sbis __i2c_pin,__scl_bit
0003f2 cffe      	rjmp __i2c_read3
0003f3 dfee      	rcall __i2c_delay1
0003f4 9488      	clc
0003f5 9999      	sbic __i2c_pin,__sda_bit
0003f6 9408      	sec
0003f7 9aa0      	sbi  __i2c_dir,__scl_bit
0003f8 dff1      	rcall __i2c_delay2
0003f9 1fee      	rol  r30
0003fa 957a      	dec  r23
0003fb f799      	brne __i2c_read0
0003fc 9179      	ld   r23,y+
0003fd 2377      	tst  r23
0003fe f411      	brne __i2c_read1
0003ff 98a1      	cbi  __i2c_dir,__sda_bit
000400 c001      	rjmp __i2c_read2
                 __i2c_read1:
000401 9aa1      	sbi  __i2c_dir,__sda_bit
                 __i2c_read2:
000402 dfdf      	rcall __i2c_delay1
000403 98a0      	cbi  __i2c_dir,__scl_bit
000404 dfe5      	rcall __i2c_delay2
000405 9aa0      	sbi  __i2c_dir,__scl_bit
000406 dfdb      	rcall __i2c_delay1
000407 98a1      	cbi  __i2c_dir,__sda_bit
000408 cfd9      	rjmp __i2c_delay1
                 
                 _i2c_write:
000409 91e9      	ld   r30,y+
00040a e078      	ldi  r23,8
                 __i2c_write0:
00040b 0fee      	lsl  r30
00040c f410      	brcc __i2c_write1
00040d 98a1      	cbi  __i2c_dir,__sda_bit
00040e c001      	rjmp __i2c_write2
                 __i2c_write1:
00040f 9aa1      	sbi  __i2c_dir,__sda_bit
                 __i2c_write2:
000410 dfd9      	rcall __i2c_delay2
000411 98a0      	cbi  __i2c_dir,__scl_bit
000412 dfcf      	rcall __i2c_delay1
                 __i2c_write3:
000413 9b98      	sbis __i2c_pin,__scl_bit
000414 cffe      	rjmp __i2c_write3
000415 dfcc      	rcall __i2c_delay1
000416 9aa0      	sbi  __i2c_dir,__scl_bit
000417 957a      	dec  r23
000418 f791      	brne __i2c_write0
000419 98a1      	cbi  __i2c_dir,__sda_bit
00041a dfc7      	rcall __i2c_delay1
00041b 98a0      	cbi  __i2c_dir,__scl_bit
00041c dfcd      	rcall __i2c_delay2
00041d e0e1      	ldi  r30,1
00041e 9999      	sbic __i2c_pin,__sda_bit
00041f 27ee      	clr  r30
000420 9aa0      	sbi  __i2c_dir,__scl_bit
000421 9508      	ret
                 
                 __ANEGW1:
000422 95f1      	NEG  R31
000423 95e1      	NEG  R30
000424 40f0      	SBCI R31,0
000425 9508      	RET
                 
                 __DIVW21U:
000426 2400      	CLR  R0
000427 2411      	CLR  R1
000428 e190      	LDI  R25,16
                 __DIVW21U1:
000429 0faa      	LSL  R26
00042a 1fbb      	ROL  R27
00042b 1c00      	ROL  R0
00042c 1c11      	ROL  R1
00042d 1a0e      	SUB  R0,R30
00042e 0a1f      	SBC  R1,R31
00042f f418      	BRCC __DIVW21U2
000430 0e0e      	ADD  R0,R30
000431 1e1f      	ADC  R1,R31
000432 c001      	RJMP __DIVW21U3
                 __DIVW21U2:
000433 60a1      	SBR  R26,1
                 __DIVW21U3:
000434 959a      	DEC  R25
000435 f799      	BRNE __DIVW21U1
000436 01fd      	MOVW R30,R26
000437 01d0      	MOVW R26,R0
000438 9508      	RET
                 
                 __DIVW21:
000439 d012      	RCALL __CHKSIGNW
00043a dfeb      	RCALL __DIVW21U
00043b f40e      	BRTC __DIVW211
00043c dfe5      	RCALL __ANEGW1
                 __DIVW211:
00043d 9508      	RET
                 
                 __MODW21:
00043e 94e8      	CLT
00043f ffb7      	SBRS R27,7
000440 c004      	RJMP __MODW211
000441 95a0      	COM  R26
000442 95b0      	COM  R27
000443 9611      	ADIW R26,1
000444 9468      	SET
                 __MODW211:
000445 fdf7      	SBRC R31,7
000446 dfdb      	RCALL __ANEGW1
000447 dfde      	RCALL __DIVW21U
000448 01fd      	MOVW R30,R26
000449 f40e      	BRTC __MODW212
00044a dfd7      	RCALL __ANEGW1
                 __MODW212:
00044b 9508      	RET
                 
                 __CHKSIGNW:
00044c 94e8      	CLT
00044d fff7      	SBRS R31,7
00044e c002      	RJMP __CHKSW1
00044f dfd2      	RCALL __ANEGW1
000450 9468      	SET
                 __CHKSW1:
000451 ffb7      	SBRS R27,7
000452 c006      	RJMP __CHKSW2
000453 95a0      	COM  R26
000454 95b0      	COM  R27
000455 9611      	ADIW R26,1
000456 f800      	BLD  R0,0
000457 9403      	INC  R0
000458 fa00      	BST  R0,0
                 __CHKSW2:
000459 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega16 register use summary:
r0 :  16 r1 :   7 r2 :   0 r3 :   0 r4 :   1 r5 :   1 r6 :   9 r7 :   2 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:  15 r13:  13 r14:   0 r15:   2 
r16:   0 r17:   7 r18:   0 r19:   0 r20:   0 r21:   0 r22:   7 r23:   8 
r24:   9 r25:   6 r26:  62 r27:  28 r28:   5 r29:   1 r30: 224 r31:  80 
x  :  14 y  :  67 z  :  12 
Registers used: 23 out of 35 (65.7%)

ATmega16 instruction use summary:
adc   :  12 add   :  14 adiw  :  16 and   :   2 andi  :   4 asr   :   1 
bclr  :   0 bld   :   1 brbc  :   0 brbs  :   0 brcc  :   2 brcs  :   0 
break :   0 breq  :   4 brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 
brie  :   0 brlo  :   2 brlt  :   0 brmi  :   0 brne  :  24 brpl  :   0 
brsh  :   0 brtc  :   2 brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 
bst   :   1 call  :  61 cbi   :  19 cbr   :   0 clc   :   1 clh   :   0 
cli   :   1 cln   :   0 clr   :  12 cls   :   0 clt   :   2 clv   :   0 
clz   :   0 com   :   4 cp    :   5 cpc   :  14 cpi   :  13 cpse  :   0 
dec   :   5 des   :   0 eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 
icall :   0 ijmp  :   0 in    :   1 inc   :   1 jmp   :  27 ld    :  23 
ldd   :  10 ldi   :  94 lds   :   8 lpm   :  13 lsl   :   8 lsr   :   0 
mov   :   5 movw  :  17 mul   :   0 muls  :   0 mulsu :   0 neg   :   2 
nop   :   1 or    :   1 ori   :   2 out   :  34 pop   :   8 push  :   8 
rcall :  30 ret   :  27 reti  :   2 rjmp  :  30 rol   :   7 ror   :   1 
sbc   :   1 sbci  :  11 sbi   :  15 sbic  :   2 sbis  :   4 sbiw  :   5 
sbr   :   1 sbrc  :   1 sbrs  :   3 sec   :   1 seh   :   0 sei   :   1 
sen   :   0 ser   :   0 ses   :   0 set   :   2 sev   :   0 sez   :   0 
sleep :   0 spm   :   0 st    :  47 std   :   3 sts   :   2 sub   :   1 
subi  :  10 swap  :   1 tst   :   1 wdr   :   0 
Instructions used: 67 out of 112 (59.8%)

ATmega16 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0008b4   1578    650   2228   16384  13.6%
[.dseg] 0x000060 0x0001a5      0     69     69    1024   6.7%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 5 warnings
