Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date             : Sat Jul  1 11:48:43 2023
| Host             : DESKTOP-5FEH4HR running 64-bit major release  (build 9200)
| Command          : report_power -file top_SNN_power_routed.rpt -pb top_SNN_power_summary_routed.pb -rpx top_SNN_power_routed.rpx
| Design           : top_SNN
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.229        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.145        |
| Device Static (W)        | 0.084        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 84.0         |
| Junction Temperature (C) | 26.0         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.025 |        3 |       --- |             --- |
| Slice Logic    |     0.060 |    23112 |       --- |             --- |
|   LUT as Logic |     0.049 |    11977 |     63400 |           18.89 |
|   CARRY4       |     0.009 |     2627 |     15850 |           16.57 |
|   Register     |     0.001 |     5896 |    126800 |            4.65 |
|   BUFG         |    <0.001 |        1 |        32 |            3.13 |
|   Others       |     0.000 |      210 |       --- |             --- |
| Signals        |     0.060 |    16298 |       --- |             --- |
| I/O            |    <0.001 |        7 |       210 |            3.33 |
| Static Power   |     0.084 |          |           |                 |
| Total          |     0.229 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.160 |       0.145 |      0.015 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.018 |       0.000 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------+-----------+
| Name                               | Power (W) |
+------------------------------------+-----------+
| top_SNN                            |     0.145 |
|   SCL                              |     0.143 |
|     NEURON_GEN[0].Neuron_Instance  |     0.001 |
|     NEURON_GEN[10].Neuron_Instance |     0.001 |
|     NEURON_GEN[11].Neuron_Instance |     0.001 |
|     NEURON_GEN[12].Neuron_Instance |     0.001 |
|     NEURON_GEN[13].Neuron_Instance |     0.001 |
|     NEURON_GEN[14].Neuron_Instance |     0.001 |
|     NEURON_GEN[15].Neuron_Instance |     0.001 |
|     NEURON_GEN[16].Neuron_Instance |     0.001 |
|     NEURON_GEN[17].Neuron_Instance |     0.001 |
|     NEURON_GEN[18].Neuron_Instance |     0.001 |
|     NEURON_GEN[19].Neuron_Instance |     0.001 |
|     NEURON_GEN[1].Neuron_Instance  |     0.001 |
|     NEURON_GEN[20].Neuron_Instance |     0.001 |
|     NEURON_GEN[21].Neuron_Instance |     0.001 |
|     NEURON_GEN[22].Neuron_Instance |     0.001 |
|     NEURON_GEN[23].Neuron_Instance |     0.001 |
|     NEURON_GEN[24].Neuron_Instance |     0.001 |
|     NEURON_GEN[25].Neuron_Instance |     0.001 |
|     NEURON_GEN[26].Neuron_Instance |     0.001 |
|     NEURON_GEN[27].Neuron_Instance |     0.001 |
|     NEURON_GEN[28].Neuron_Instance |     0.001 |
|     NEURON_GEN[29].Neuron_Instance |     0.001 |
|     NEURON_GEN[2].Neuron_Instance  |     0.001 |
|     NEURON_GEN[30].Neuron_Instance |     0.001 |
|     NEURON_GEN[31].Neuron_Instance |     0.001 |
|     NEURON_GEN[32].Neuron_Instance |     0.001 |
|     NEURON_GEN[33].Neuron_Instance |     0.001 |
|     NEURON_GEN[34].Neuron_Instance |     0.001 |
|     NEURON_GEN[35].Neuron_Instance |     0.001 |
|     NEURON_GEN[36].Neuron_Instance |     0.001 |
|     NEURON_GEN[37].Neuron_Instance |     0.001 |
|     NEURON_GEN[38].Neuron_Instance |     0.001 |
|     NEURON_GEN[39].Neuron_Instance |     0.001 |
|     NEURON_GEN[3].Neuron_Instance  |     0.001 |
|     NEURON_GEN[40].Neuron_Instance |     0.001 |
|     NEURON_GEN[41].Neuron_Instance |     0.001 |
|     NEURON_GEN[42].Neuron_Instance |     0.001 |
|     NEURON_GEN[43].Neuron_Instance |     0.001 |
|     NEURON_GEN[44].Neuron_Instance |     0.001 |
|     NEURON_GEN[45].Neuron_Instance |     0.001 |
|     NEURON_GEN[46].Neuron_Instance |     0.001 |
|     NEURON_GEN[47].Neuron_Instance |     0.001 |
|     NEURON_GEN[48].Neuron_Instance |     0.001 |
|     NEURON_GEN[49].Neuron_Instance |     0.001 |
|     NEURON_GEN[4].Neuron_Instance  |     0.001 |
|     NEURON_GEN[50].Neuron_Instance |     0.001 |
|     NEURON_GEN[51].Neuron_Instance |     0.001 |
|     NEURON_GEN[52].Neuron_Instance |     0.001 |
|     NEURON_GEN[53].Neuron_Instance |     0.001 |
|     NEURON_GEN[54].Neuron_Instance |     0.001 |
|     NEURON_GEN[55].Neuron_Instance |     0.001 |
|     NEURON_GEN[56].Neuron_Instance |     0.001 |
|     NEURON_GEN[57].Neuron_Instance |     0.001 |
|     NEURON_GEN[58].Neuron_Instance |     0.001 |
|     NEURON_GEN[59].Neuron_Instance |     0.001 |
|     NEURON_GEN[5].Neuron_Instance  |     0.001 |
|     NEURON_GEN[60].Neuron_Instance |     0.001 |
|     NEURON_GEN[61].Neuron_Instance |     0.001 |
|     NEURON_GEN[62].Neuron_Instance |     0.001 |
|     NEURON_GEN[63].Neuron_Instance |     0.001 |
|     NEURON_GEN[64].Neuron_Instance |     0.001 |
|     NEURON_GEN[65].Neuron_Instance |     0.001 |
|     NEURON_GEN[66].Neuron_Instance |     0.001 |
|     NEURON_GEN[67].Neuron_Instance |     0.001 |
|     NEURON_GEN[68].Neuron_Instance |     0.002 |
|     NEURON_GEN[69].Neuron_Instance |     0.001 |
|     NEURON_GEN[6].Neuron_Instance  |     0.002 |
|     NEURON_GEN[70].Neuron_Instance |     0.002 |
|     NEURON_GEN[71].Neuron_Instance |     0.002 |
|     NEURON_GEN[72].Neuron_Instance |     0.001 |
|     NEURON_GEN[73].Neuron_Instance |     0.001 |
|     NEURON_GEN[74].Neuron_Instance |     0.001 |
|     NEURON_GEN[75].Neuron_Instance |     0.001 |
|     NEURON_GEN[76].Neuron_Instance |     0.002 |
|     NEURON_GEN[77].Neuron_Instance |     0.001 |
|     NEURON_GEN[78].Neuron_Instance |     0.002 |
|     NEURON_GEN[79].Neuron_Instance |     0.002 |
|     NEURON_GEN[7].Neuron_Instance  |     0.001 |
|     NEURON_GEN[80].Neuron_Instance |     0.002 |
|     NEURON_GEN[81].Neuron_Instance |     0.003 |
|     NEURON_GEN[82].Neuron_Instance |     0.002 |
|     NEURON_GEN[83].Neuron_Instance |     0.002 |
|     NEURON_GEN[84].Neuron_Instance |     0.002 |
|     NEURON_GEN[85].Neuron_Instance |     0.002 |
|     NEURON_GEN[86].Neuron_Instance |     0.002 |
|     NEURON_GEN[87].Neuron_Instance |     0.005 |
|     NEURON_GEN[88].Neuron_Instance |     0.002 |
|     NEURON_GEN[89].Neuron_Instance |     0.002 |
|     NEURON_GEN[8].Neuron_Instance  |     0.001 |
|     NEURON_GEN[90].Neuron_Instance |     0.002 |
|     NEURON_GEN[91].Neuron_Instance |     0.002 |
|     NEURON_GEN[92].Neuron_Instance |     0.002 |
|     NEURON_GEN[93].Neuron_Instance |     0.002 |
|     NEURON_GEN[94].Neuron_Instance |     0.002 |
|     NEURON_GEN[95].Neuron_Instance |     0.002 |
|     NEURON_GEN[96].Neuron_Instance |     0.002 |
|     NEURON_GEN[97].Neuron_Instance |     0.003 |
|     NEURON_GEN[98].Neuron_Instance |     0.002 |
|     NEURON_GEN[99].Neuron_Instance |     0.002 |
|     NEURON_GEN[9].Neuron_Instance  |     0.001 |
+------------------------------------+-----------+


