Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Sep 15 12:23:24 2023
| Host         : MBQD-WS-11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                           Violations  
---------  ----------------  ----------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree    1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin             1           
TIMING-16  Warning           Large setup violation                                 456         
TIMING-18  Warning           Missing input or output delay                         52          
XDCC-4     Warning           User Clock constraint overwritten with the same name  2           
XDCC-5     Warning           User Non-Timing constraint/property overwritten       4           
XDCC-8     Warning           User Clock constraint overwritten on the same source  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -31.778    -3553.392                    549                 8258        0.001        0.000                      0                 8230        1.845        0.000                       0                  4004  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
adc_clk                              {0.000 4.000}        8.000           125.000         
clk_fpga_0                           {0.000 10.000}       20.000          50.000          
rx_clk                               {0.000 2.000}        4.000           250.000         
system_i/ADC/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0        {1.750 3.750}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0        {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                  -31.778    -3553.392                    549                 8258        0.001        0.000                      0                 8230        3.020        0.000                       0                  3996  
system_i/ADC/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                          1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                          5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      adc_clk       


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                                                 
(none)                       adc_clk                                                   
(none)                       clk_out1_system_clk_wiz_0_0                               
(none)                       clkfbout_system_clk_wiz_0_0                               
(none)                       rx_clk                                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :          549  Failing Endpoints,  Worst Slack      -31.778ns,  Total Violation    -3553.392ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -31.778ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/data_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/divider_0/inst/data_div_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        39.631ns  (logic 25.294ns (63.824%)  route 14.337ns (36.176%))
  Logic Levels:           103  (CARRY4=84 LUT1=2 LUT2=2 LUT3=2 LUT5=12 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    4.819ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        1.658     4.819    system_i/divider_0/inst/clk
    SLICE_X24Y31         FDRE                                         r  system_i/divider_0/inst/data_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDRE (Prop_fdre_C_Q)         0.518     5.337 f  system_i/divider_0/inst/data_b_reg[0]/Q
                         net (fo=33, routed)          0.205     5.542    system_i/divider_0/inst/data_b[0]
    SLICE_X25Y31         LUT1 (Prop_lut1_I0_O)        0.124     5.666 r  system_i/divider_0/inst/i__carry_i_1/O
                         net (fo=1, routed)           0.189     5.855    system_i/divider_0/inst/i__carry_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.450 r  system_i/divider_0/inst/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.450    system_i/divider_0/inst/_inferred__0/i__carry_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.567 r  system_i/divider_0/inst/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.567    system_i/divider_0/inst/_inferred__0/i__carry__0_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.786 f  system_i/divider_0/inst/_inferred__0/i__carry__1/O[0]
                         net (fo=17, routed)          0.804     7.591    system_i/divider_0/inst/_inferred__0/i__carry__1_n_7
    SLICE_X23Y33         LUT3 (Prop_lut3_I2_O)        0.295     7.886 r  system_i/divider_0/inst/data_div_reg1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.886    system_i/divider_0/inst/data_div_reg1_carry__1_i_7_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.436 r  system_i/divider_0/inst/data_div_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.436    system_i/divider_0/inst/data_div_reg1_carry__1_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.550 r  system_i/divider_0/inst/data_div_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.550    system_i/divider_0/inst/data_div_reg1_carry__2_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.821 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_2/CO[0]
                         net (fo=22, routed)          0.670     9.491    system_i/divider_0/inst/data_div_reg10_in[15]
    SLICE_X22Y33         LUT5 (Prop_lut5_I0_O)        0.373     9.864 r  system_i/divider_0/inst/i__i_23__1/O
                         net (fo=1, routed)           0.000     9.864    system_i/divider_0/inst/i__i_23__1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.414 r  system_i/divider_0/inst/i__i_15/CO[3]
                         net (fo=1, routed)           0.000    10.414    system_i/divider_0/inst/i__i_15_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.528 r  system_i/divider_0/inst/i__i_10__0/CO[3]
                         net (fo=1, routed)           0.000    10.528    system_i/divider_0/inst/i__i_10__0_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.642 r  system_i/divider_0/inst/i__i_10__0__0/CO[3]
                         net (fo=1, routed)           0.000    10.642    system_i/divider_0/inst/i__i_10__0__0_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.756 r  system_i/divider_0/inst/i__i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.756    system_i/divider_0/inst/i__i_2__2_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.913 r  system_i/divider_0/inst/i__i_1/CO[1]
                         net (fo=22, routed)          0.818    11.731    system_i/divider_0/inst/data_div_reg10_in[14]
    SLICE_X21Y35         LUT5 (Prop_lut5_I1_O)        0.329    12.060 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___9/O
                         net (fo=1, routed)           0.000    12.060    system_i/divider_0/inst/data_div_reg2_inferred__0/i___9_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.610 r  system_i/divider_0/inst/i__i_15__0/CO[3]
                         net (fo=1, routed)           0.000    12.610    system_i/divider_0/inst/i__i_15__0_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.724 r  system_i/divider_0/inst/i__i_10__1/CO[3]
                         net (fo=1, routed)           0.000    12.724    system_i/divider_0/inst/i__i_10__1_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.838 r  system_i/divider_0/inst/i__i_5/CO[3]
                         net (fo=1, routed)           0.000    12.838    system_i/divider_0/inst/i__i_5_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.952 r  system_i/divider_0/inst/i__i_3/CO[3]
                         net (fo=1, routed)           0.000    12.952    system_i/divider_0/inst/i__i_3_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.109 r  system_i/divider_0/inst/i__i_1__0/CO[1]
                         net (fo=22, routed)          0.992    14.101    system_i/divider_0/inst/data_div_reg10_in[13]
    SLICE_X21Y30         LUT5 (Prop_lut5_I1_O)        0.329    14.430 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___8/O
                         net (fo=1, routed)           0.000    14.430    system_i/divider_0/inst/data_div_reg2_inferred__0/i___8_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.980 r  system_i/divider_0/inst/i__i_20/CO[3]
                         net (fo=1, routed)           0.000    14.980    system_i/divider_0/inst/i__i_20_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.094 r  system_i/divider_0/inst/i__i_10__2/CO[3]
                         net (fo=1, routed)           0.000    15.094    system_i/divider_0/inst/i__i_10__2_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.208 r  system_i/divider_0/inst/i__i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.208    system_i/divider_0/inst/i__i_5__0_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.322 r  system_i/divider_0/inst/i__i_2__3/CO[3]
                         net (fo=1, routed)           0.000    15.322    system_i/divider_0/inst/i__i_2__3_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.479 r  system_i/divider_0/inst/i__i_1__1/CO[1]
                         net (fo=22, routed)          0.815    16.294    system_i/divider_0/inst/data_div_reg10_in[12]
    SLICE_X20Y30         LUT5 (Prop_lut5_I1_O)        0.329    16.623 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___7/O
                         net (fo=1, routed)           0.000    16.623    system_i/divider_0/inst/data_div_reg2_inferred__0/i___7_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.156 r  system_i/divider_0/inst/i__i_15__1/CO[3]
                         net (fo=1, routed)           0.000    17.156    system_i/divider_0/inst/i__i_15__1_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.273 r  system_i/divider_0/inst/i__i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.273    system_i/divider_0/inst/i__i_15__2_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.390 r  system_i/divider_0/inst/i__i_5__1/CO[3]
                         net (fo=1, routed)           0.000    17.390    system_i/divider_0/inst/i__i_5__1_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.507 r  system_i/divider_0/inst/i__i_2__4/CO[3]
                         net (fo=1, routed)           0.000    17.507    system_i/divider_0/inst/i__i_2__4_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.664 r  system_i/divider_0/inst/i__i_1__2/CO[1]
                         net (fo=22, routed)          0.790    18.454    system_i/divider_0/inst/data_div_reg10_in[11]
    SLICE_X19Y32         LUT5 (Prop_lut5_I1_O)        0.332    18.786 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___6/O
                         net (fo=1, routed)           0.000    18.786    system_i/divider_0/inst/data_div_reg2_inferred__0/i___6_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.336 r  system_i/divider_0/inst/i__i_15__3/CO[3]
                         net (fo=1, routed)           0.000    19.336    system_i/divider_0/inst/i__i_15__3_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.450 r  system_i/divider_0/inst/i__i_10__3/CO[3]
                         net (fo=1, routed)           0.000    19.450    system_i/divider_0/inst/i__i_10__3_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.564 r  system_i/divider_0/inst/i__i_10__4/CO[3]
                         net (fo=1, routed)           0.000    19.564    system_i/divider_0/inst/i__i_10__4_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.678 r  system_i/divider_0/inst/i__i_2__5/CO[3]
                         net (fo=1, routed)           0.000    19.678    system_i/divider_0/inst/i__i_2__5_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.835 r  system_i/divider_0/inst/i__i_1__3/CO[1]
                         net (fo=22, routed)          0.756    20.591    system_i/divider_0/inst/data_div_reg10_in[10]
    SLICE_X16Y33         LUT5 (Prop_lut5_I1_O)        0.329    20.920 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___5/O
                         net (fo=1, routed)           0.000    20.920    system_i/divider_0/inst/data_div_reg2_inferred__0/i___5_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.453 r  system_i/divider_0/inst/i__i_15__4/CO[3]
                         net (fo=1, routed)           0.000    21.453    system_i/divider_0/inst/i__i_15__4_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.570 r  system_i/divider_0/inst/i__i_10__5/CO[3]
                         net (fo=1, routed)           0.000    21.570    system_i/divider_0/inst/i__i_10__5_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.687 r  system_i/divider_0/inst/i__i_5__2/CO[3]
                         net (fo=1, routed)           0.000    21.687    system_i/divider_0/inst/i__i_5__2_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.804 r  system_i/divider_0/inst/i__i_3__0/CO[3]
                         net (fo=1, routed)           0.000    21.804    system_i/divider_0/inst/i__i_3__0_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.961 r  system_i/divider_0/inst/i__i_1__4/CO[1]
                         net (fo=22, routed)          0.786    22.747    system_i/divider_0/inst/data_div_reg10_in[9]
    SLICE_X17Y34         LUT5 (Prop_lut5_I1_O)        0.332    23.079 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___4/O
                         net (fo=1, routed)           0.000    23.079    system_i/divider_0/inst/data_div_reg2_inferred__0/i___4_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.629 r  system_i/divider_0/inst/i__i_48/CO[3]
                         net (fo=1, routed)           0.000    23.629    system_i/divider_0/inst/i__i_48_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.743 r  system_i/divider_0/inst/i__i_10__6/CO[3]
                         net (fo=1, routed)           0.000    23.743    system_i/divider_0/inst/i__i_10__6_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.857 r  system_i/divider_0/inst/i__i_5__3/CO[3]
                         net (fo=1, routed)           0.000    23.857    system_i/divider_0/inst/i__i_5__3_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.971 r  system_i/divider_0/inst/i__i_2__6/CO[3]
                         net (fo=1, routed)           0.000    23.971    system_i/divider_0/inst/i__i_2__6_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.128 r  system_i/divider_0/inst/i__i_1__5/CO[1]
                         net (fo=22, routed)          0.797    24.925    system_i/divider_0/inst/data_div_reg10_in[8]
    SLICE_X18Y36         LUT5 (Prop_lut5_I1_O)        0.329    25.254 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___3/O
                         net (fo=1, routed)           0.000    25.254    system_i/divider_0/inst/data_div_reg2_inferred__0/i___3_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.804 r  system_i/divider_0/inst/i__i_43/CO[3]
                         net (fo=1, routed)           0.000    25.804    system_i/divider_0/inst/i__i_43_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.918 r  system_i/divider_0/inst/i__i_33/CO[3]
                         net (fo=1, routed)           0.000    25.918    system_i/divider_0/inst/i__i_33_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.032 r  system_i/divider_0/inst/i__i_5__4/CO[3]
                         net (fo=1, routed)           0.000    26.032    system_i/divider_0/inst/i__i_5__4_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.146 r  system_i/divider_0/inst/i__i_2__7/CO[3]
                         net (fo=1, routed)           0.000    26.146    system_i/divider_0/inst/i__i_2__7_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.303 r  system_i/divider_0/inst/i__i_1__6/CO[1]
                         net (fo=22, routed)          0.838    27.142    system_i/divider_0/inst/data_div_reg10_in[7]
    SLICE_X19Y37         LUT5 (Prop_lut5_I1_O)        0.329    27.471 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___2/O
                         net (fo=1, routed)           0.000    27.471    system_i/divider_0/inst/data_div_reg2_inferred__0/i___2_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.021 r  system_i/divider_0/inst/i__i_38/CO[3]
                         net (fo=1, routed)           0.000    28.021    system_i/divider_0/inst/i__i_38_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.135 r  system_i/divider_0/inst/i__i_28/CO[3]
                         net (fo=1, routed)           0.000    28.135    system_i/divider_0/inst/i__i_28_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.249 r  system_i/divider_0/inst/i__i_18/CO[3]
                         net (fo=1, routed)           0.000    28.249    system_i/divider_0/inst/i__i_18_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.363 r  system_i/divider_0/inst/i__i_2__8/CO[3]
                         net (fo=1, routed)           0.000    28.363    system_i/divider_0/inst/i__i_2__8_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.520 r  system_i/divider_0/inst/i__i_1__7/CO[1]
                         net (fo=22, routed)          0.869    29.389    system_i/divider_0/inst/data_div_reg10_in[6]
    SLICE_X20Y37         LUT5 (Prop_lut5_I0_O)        0.329    29.718 r  system_i/divider_0/inst/i__i_41/O
                         net (fo=1, routed)           0.000    29.718    system_i/divider_0/inst/i__i_41_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.251 r  system_i/divider_0/inst/i__i_23/CO[3]
                         net (fo=1, routed)           0.000    30.251    system_i/divider_0/inst/i__i_23_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.368 r  system_i/divider_0/inst/i__i_13/CO[3]
                         net (fo=1, routed)           0.000    30.368    system_i/divider_0/inst/i__i_13_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.485 r  system_i/divider_0/inst/i__i_4/CO[3]
                         net (fo=1, routed)           0.000    30.485    system_i/divider_0/inst/i__i_4_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.642 r  system_i/divider_0/inst/i__i_1__8/CO[1]
                         net (fo=22, routed)          0.793    31.435    system_i/divider_0/inst/data_div_reg10_in[5]
    SLICE_X22Y38         LUT5 (Prop_lut5_I1_O)        0.332    31.767 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___0/O
                         net (fo=1, routed)           0.000    31.767    system_i/divider_0/inst/data_div_reg2_inferred__0/i___0_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.317 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.317    system_i/divider_0/inst/data_div_reg1__956_carry_i_31_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.431 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.431    system_i/divider_0/inst/data_div_reg1__956_carry_i_26_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.545 r  system_i/divider_0/inst/i__i_12/CO[3]
                         net (fo=1, routed)           0.000    32.545    system_i/divider_0/inst/i__i_12_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.659 r  system_i/divider_0/inst/i__i_3__1/CO[3]
                         net (fo=1, routed)           0.000    32.659    system_i/divider_0/inst/i__i_3__1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.816 r  system_i/divider_0/inst/i__i_1__9/CO[1]
                         net (fo=22, routed)          0.825    33.640    system_i/divider_0/inst/data_div_reg10_in[4]
    SLICE_X21Y40         LUT5 (Prop_lut5_I1_O)        0.329    33.969 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i_/O
                         net (fo=1, routed)           0.000    33.969    system_i/divider_0/inst/data_div_reg2_inferred__0/i__n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.519 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.519    system_i/divider_0/inst/data_div_reg1__956_carry_i_21_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.633 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.633    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.747 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.747    system_i/divider_0/inst/data_div_reg1__956_carry_i_16_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.861 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.861    system_i/divider_0/inst/data_div_reg_reg[3]_i_3_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.018 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_2/CO[1]
                         net (fo=22, routed)          0.851    35.869    system_i/divider_0/inst/data_div_reg10_in[3]
    SLICE_X20Y41         LUT3 (Prop_lut3_I0_O)        0.329    36.198 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_25/O
                         net (fo=1, routed)           0.000    36.198    system_i/divider_0/inst/data_div_reg1__956_carry_i_25_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.731 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.731    system_i/divider_0/inst/data_div_reg1__956_carry_i_11_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.848 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.848    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.965 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.965    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.082 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    37.082    system_i/divider_0/inst/data_div_reg1__956_carry_i_8_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.239 r  system_i/divider_0/inst/data_div_reg_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.868    38.107    system_i/divider_0/inst/data_div_reg10_in[2]
    SLICE_X18Y41         LUT2 (Prop_lut2_I1_O)        0.332    38.439 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_15/O
                         net (fo=1, routed)           0.000    38.439    system_i/divider_0/inst/data_div_reg1__956_carry_i_15_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.989 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.989    system_i/divider_0/inst/data_div_reg1__956_carry_i_2_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.103 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.103    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.217 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.217    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.331 r  system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.331    system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.488 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_1/CO[1]
                         net (fo=22, routed)          0.862    40.350    system_i/divider_0/inst/data_div_reg10_in[1]
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.329    40.679 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_7/O
                         net (fo=1, routed)           0.000    40.679    system_i/divider_0/inst/data_div_reg1__956_carry_i_7_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.211 r  system_i/divider_0/inst/data_div_reg1__956_carry/CO[3]
                         net (fo=1, routed)           0.000    41.211    system_i/divider_0/inst/data_div_reg1__956_carry_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.325 r  system_i/divider_0/inst/data_div_reg1__956_carry__0/CO[3]
                         net (fo=1, routed)           0.000    41.325    system_i/divider_0/inst/data_div_reg1__956_carry__0_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.439 r  system_i/divider_0/inst/data_div_reg1__956_carry__1/CO[3]
                         net (fo=1, routed)           0.000    41.439    system_i/divider_0/inst/data_div_reg1__956_carry__1_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.553 r  system_i/divider_0/inst/data_div_reg1__956_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.553    system_i/divider_0/inst/data_div_reg1__956_carry__2_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.824 f  system_i/divider_0/inst/data_div_reg1__956_carry__3/CO[0]
                         net (fo=2, routed)           0.330    42.154    system_i/divider_0/inst/data_div_reg10_in[0]
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.373    42.527 r  system_i/divider_0/inst/data_div_reg[4]_i_3/O
                         net (fo=1, routed)           0.189    42.716    system_i/divider_0/inst/data_div_reg[4]_i_3_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    43.296 r  system_i/divider_0/inst/data_div_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.296    system_i/divider_0/inst/data_div_reg_reg[4]_i_2_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.410 r  system_i/divider_0/inst/data_div_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.410    system_i/divider_0/inst/data_div_reg_reg[8]_i_2_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.524 r  system_i/divider_0/inst/data_div_reg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.524    system_i/divider_0/inst/data_div_reg_reg[12]_i_2_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.858 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_3/O[1]
                         net (fo=1, routed)           0.289    44.147    system_i/divider_0/inst/data_div_reg1[14]
    SLICE_X17Y49         LUT6 (Prop_lut6_I3_O)        0.303    44.450 r  system_i/divider_0/inst/data_div_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    44.450    system_i/divider_0/inst/p_0_in[14]
    SLICE_X17Y49         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        1.501    12.413    system_i/divider_0/inst/clk
    SLICE_X17Y49         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[14]/C
                         clock pessimism              0.263    12.677    
                         clock uncertainty           -0.035    12.641    
    SLICE_X17Y49         FDRE (Setup_fdre_C_D)        0.031    12.672    system_i/divider_0/inst/data_div_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         12.672    
                         arrival time                         -44.450    
  -------------------------------------------------------------------
                         slack                                -31.778    

Slack (VIOLATED) :        -31.684ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/data_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/divider_0/inst/data_div_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        39.538ns  (logic 25.198ns (63.732%)  route 14.340ns (36.268%))
  Logic Levels:           103  (CARRY4=84 LUT1=2 LUT2=2 LUT3=2 LUT5=13)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    4.819ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        1.658     4.819    system_i/divider_0/inst/clk
    SLICE_X24Y31         FDRE                                         r  system_i/divider_0/inst/data_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDRE (Prop_fdre_C_Q)         0.518     5.337 f  system_i/divider_0/inst/data_b_reg[0]/Q
                         net (fo=33, routed)          0.205     5.542    system_i/divider_0/inst/data_b[0]
    SLICE_X25Y31         LUT1 (Prop_lut1_I0_O)        0.124     5.666 r  system_i/divider_0/inst/i__carry_i_1/O
                         net (fo=1, routed)           0.189     5.855    system_i/divider_0/inst/i__carry_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.450 r  system_i/divider_0/inst/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.450    system_i/divider_0/inst/_inferred__0/i__carry_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.567 r  system_i/divider_0/inst/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.567    system_i/divider_0/inst/_inferred__0/i__carry__0_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.786 f  system_i/divider_0/inst/_inferred__0/i__carry__1/O[0]
                         net (fo=17, routed)          0.804     7.591    system_i/divider_0/inst/_inferred__0/i__carry__1_n_7
    SLICE_X23Y33         LUT3 (Prop_lut3_I2_O)        0.295     7.886 r  system_i/divider_0/inst/data_div_reg1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.886    system_i/divider_0/inst/data_div_reg1_carry__1_i_7_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.436 r  system_i/divider_0/inst/data_div_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.436    system_i/divider_0/inst/data_div_reg1_carry__1_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.550 r  system_i/divider_0/inst/data_div_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.550    system_i/divider_0/inst/data_div_reg1_carry__2_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.821 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_2/CO[0]
                         net (fo=22, routed)          0.670     9.491    system_i/divider_0/inst/data_div_reg10_in[15]
    SLICE_X22Y33         LUT5 (Prop_lut5_I0_O)        0.373     9.864 r  system_i/divider_0/inst/i__i_23__1/O
                         net (fo=1, routed)           0.000     9.864    system_i/divider_0/inst/i__i_23__1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.414 r  system_i/divider_0/inst/i__i_15/CO[3]
                         net (fo=1, routed)           0.000    10.414    system_i/divider_0/inst/i__i_15_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.528 r  system_i/divider_0/inst/i__i_10__0/CO[3]
                         net (fo=1, routed)           0.000    10.528    system_i/divider_0/inst/i__i_10__0_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.642 r  system_i/divider_0/inst/i__i_10__0__0/CO[3]
                         net (fo=1, routed)           0.000    10.642    system_i/divider_0/inst/i__i_10__0__0_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.756 r  system_i/divider_0/inst/i__i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.756    system_i/divider_0/inst/i__i_2__2_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.913 r  system_i/divider_0/inst/i__i_1/CO[1]
                         net (fo=22, routed)          0.818    11.731    system_i/divider_0/inst/data_div_reg10_in[14]
    SLICE_X21Y35         LUT5 (Prop_lut5_I1_O)        0.329    12.060 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___9/O
                         net (fo=1, routed)           0.000    12.060    system_i/divider_0/inst/data_div_reg2_inferred__0/i___9_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.610 r  system_i/divider_0/inst/i__i_15__0/CO[3]
                         net (fo=1, routed)           0.000    12.610    system_i/divider_0/inst/i__i_15__0_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.724 r  system_i/divider_0/inst/i__i_10__1/CO[3]
                         net (fo=1, routed)           0.000    12.724    system_i/divider_0/inst/i__i_10__1_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.838 r  system_i/divider_0/inst/i__i_5/CO[3]
                         net (fo=1, routed)           0.000    12.838    system_i/divider_0/inst/i__i_5_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.952 r  system_i/divider_0/inst/i__i_3/CO[3]
                         net (fo=1, routed)           0.000    12.952    system_i/divider_0/inst/i__i_3_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.109 r  system_i/divider_0/inst/i__i_1__0/CO[1]
                         net (fo=22, routed)          0.992    14.101    system_i/divider_0/inst/data_div_reg10_in[13]
    SLICE_X21Y30         LUT5 (Prop_lut5_I1_O)        0.329    14.430 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___8/O
                         net (fo=1, routed)           0.000    14.430    system_i/divider_0/inst/data_div_reg2_inferred__0/i___8_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.980 r  system_i/divider_0/inst/i__i_20/CO[3]
                         net (fo=1, routed)           0.000    14.980    system_i/divider_0/inst/i__i_20_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.094 r  system_i/divider_0/inst/i__i_10__2/CO[3]
                         net (fo=1, routed)           0.000    15.094    system_i/divider_0/inst/i__i_10__2_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.208 r  system_i/divider_0/inst/i__i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.208    system_i/divider_0/inst/i__i_5__0_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.322 r  system_i/divider_0/inst/i__i_2__3/CO[3]
                         net (fo=1, routed)           0.000    15.322    system_i/divider_0/inst/i__i_2__3_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.479 r  system_i/divider_0/inst/i__i_1__1/CO[1]
                         net (fo=22, routed)          0.815    16.294    system_i/divider_0/inst/data_div_reg10_in[12]
    SLICE_X20Y30         LUT5 (Prop_lut5_I1_O)        0.329    16.623 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___7/O
                         net (fo=1, routed)           0.000    16.623    system_i/divider_0/inst/data_div_reg2_inferred__0/i___7_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.156 r  system_i/divider_0/inst/i__i_15__1/CO[3]
                         net (fo=1, routed)           0.000    17.156    system_i/divider_0/inst/i__i_15__1_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.273 r  system_i/divider_0/inst/i__i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.273    system_i/divider_0/inst/i__i_15__2_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.390 r  system_i/divider_0/inst/i__i_5__1/CO[3]
                         net (fo=1, routed)           0.000    17.390    system_i/divider_0/inst/i__i_5__1_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.507 r  system_i/divider_0/inst/i__i_2__4/CO[3]
                         net (fo=1, routed)           0.000    17.507    system_i/divider_0/inst/i__i_2__4_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.664 r  system_i/divider_0/inst/i__i_1__2/CO[1]
                         net (fo=22, routed)          0.790    18.454    system_i/divider_0/inst/data_div_reg10_in[11]
    SLICE_X19Y32         LUT5 (Prop_lut5_I1_O)        0.332    18.786 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___6/O
                         net (fo=1, routed)           0.000    18.786    system_i/divider_0/inst/data_div_reg2_inferred__0/i___6_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.336 r  system_i/divider_0/inst/i__i_15__3/CO[3]
                         net (fo=1, routed)           0.000    19.336    system_i/divider_0/inst/i__i_15__3_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.450 r  system_i/divider_0/inst/i__i_10__3/CO[3]
                         net (fo=1, routed)           0.000    19.450    system_i/divider_0/inst/i__i_10__3_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.564 r  system_i/divider_0/inst/i__i_10__4/CO[3]
                         net (fo=1, routed)           0.000    19.564    system_i/divider_0/inst/i__i_10__4_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.678 r  system_i/divider_0/inst/i__i_2__5/CO[3]
                         net (fo=1, routed)           0.000    19.678    system_i/divider_0/inst/i__i_2__5_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.835 r  system_i/divider_0/inst/i__i_1__3/CO[1]
                         net (fo=22, routed)          0.756    20.591    system_i/divider_0/inst/data_div_reg10_in[10]
    SLICE_X16Y33         LUT5 (Prop_lut5_I1_O)        0.329    20.920 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___5/O
                         net (fo=1, routed)           0.000    20.920    system_i/divider_0/inst/data_div_reg2_inferred__0/i___5_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.453 r  system_i/divider_0/inst/i__i_15__4/CO[3]
                         net (fo=1, routed)           0.000    21.453    system_i/divider_0/inst/i__i_15__4_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.570 r  system_i/divider_0/inst/i__i_10__5/CO[3]
                         net (fo=1, routed)           0.000    21.570    system_i/divider_0/inst/i__i_10__5_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.687 r  system_i/divider_0/inst/i__i_5__2/CO[3]
                         net (fo=1, routed)           0.000    21.687    system_i/divider_0/inst/i__i_5__2_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.804 r  system_i/divider_0/inst/i__i_3__0/CO[3]
                         net (fo=1, routed)           0.000    21.804    system_i/divider_0/inst/i__i_3__0_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.961 r  system_i/divider_0/inst/i__i_1__4/CO[1]
                         net (fo=22, routed)          0.786    22.747    system_i/divider_0/inst/data_div_reg10_in[9]
    SLICE_X17Y34         LUT5 (Prop_lut5_I1_O)        0.332    23.079 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___4/O
                         net (fo=1, routed)           0.000    23.079    system_i/divider_0/inst/data_div_reg2_inferred__0/i___4_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.629 r  system_i/divider_0/inst/i__i_48/CO[3]
                         net (fo=1, routed)           0.000    23.629    system_i/divider_0/inst/i__i_48_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.743 r  system_i/divider_0/inst/i__i_10__6/CO[3]
                         net (fo=1, routed)           0.000    23.743    system_i/divider_0/inst/i__i_10__6_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.857 r  system_i/divider_0/inst/i__i_5__3/CO[3]
                         net (fo=1, routed)           0.000    23.857    system_i/divider_0/inst/i__i_5__3_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.971 r  system_i/divider_0/inst/i__i_2__6/CO[3]
                         net (fo=1, routed)           0.000    23.971    system_i/divider_0/inst/i__i_2__6_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.128 r  system_i/divider_0/inst/i__i_1__5/CO[1]
                         net (fo=22, routed)          0.797    24.925    system_i/divider_0/inst/data_div_reg10_in[8]
    SLICE_X18Y36         LUT5 (Prop_lut5_I1_O)        0.329    25.254 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___3/O
                         net (fo=1, routed)           0.000    25.254    system_i/divider_0/inst/data_div_reg2_inferred__0/i___3_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.804 r  system_i/divider_0/inst/i__i_43/CO[3]
                         net (fo=1, routed)           0.000    25.804    system_i/divider_0/inst/i__i_43_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.918 r  system_i/divider_0/inst/i__i_33/CO[3]
                         net (fo=1, routed)           0.000    25.918    system_i/divider_0/inst/i__i_33_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.032 r  system_i/divider_0/inst/i__i_5__4/CO[3]
                         net (fo=1, routed)           0.000    26.032    system_i/divider_0/inst/i__i_5__4_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.146 r  system_i/divider_0/inst/i__i_2__7/CO[3]
                         net (fo=1, routed)           0.000    26.146    system_i/divider_0/inst/i__i_2__7_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.303 r  system_i/divider_0/inst/i__i_1__6/CO[1]
                         net (fo=22, routed)          0.838    27.142    system_i/divider_0/inst/data_div_reg10_in[7]
    SLICE_X19Y37         LUT5 (Prop_lut5_I1_O)        0.329    27.471 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___2/O
                         net (fo=1, routed)           0.000    27.471    system_i/divider_0/inst/data_div_reg2_inferred__0/i___2_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.021 r  system_i/divider_0/inst/i__i_38/CO[3]
                         net (fo=1, routed)           0.000    28.021    system_i/divider_0/inst/i__i_38_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.135 r  system_i/divider_0/inst/i__i_28/CO[3]
                         net (fo=1, routed)           0.000    28.135    system_i/divider_0/inst/i__i_28_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.249 r  system_i/divider_0/inst/i__i_18/CO[3]
                         net (fo=1, routed)           0.000    28.249    system_i/divider_0/inst/i__i_18_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.363 r  system_i/divider_0/inst/i__i_2__8/CO[3]
                         net (fo=1, routed)           0.000    28.363    system_i/divider_0/inst/i__i_2__8_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.520 r  system_i/divider_0/inst/i__i_1__7/CO[1]
                         net (fo=22, routed)          0.869    29.389    system_i/divider_0/inst/data_div_reg10_in[6]
    SLICE_X20Y37         LUT5 (Prop_lut5_I0_O)        0.329    29.718 r  system_i/divider_0/inst/i__i_41/O
                         net (fo=1, routed)           0.000    29.718    system_i/divider_0/inst/i__i_41_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.251 r  system_i/divider_0/inst/i__i_23/CO[3]
                         net (fo=1, routed)           0.000    30.251    system_i/divider_0/inst/i__i_23_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.368 r  system_i/divider_0/inst/i__i_13/CO[3]
                         net (fo=1, routed)           0.000    30.368    system_i/divider_0/inst/i__i_13_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.485 r  system_i/divider_0/inst/i__i_4/CO[3]
                         net (fo=1, routed)           0.000    30.485    system_i/divider_0/inst/i__i_4_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.642 r  system_i/divider_0/inst/i__i_1__8/CO[1]
                         net (fo=22, routed)          0.793    31.435    system_i/divider_0/inst/data_div_reg10_in[5]
    SLICE_X22Y38         LUT5 (Prop_lut5_I1_O)        0.332    31.767 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___0/O
                         net (fo=1, routed)           0.000    31.767    system_i/divider_0/inst/data_div_reg2_inferred__0/i___0_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.317 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.317    system_i/divider_0/inst/data_div_reg1__956_carry_i_31_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.431 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.431    system_i/divider_0/inst/data_div_reg1__956_carry_i_26_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.545 r  system_i/divider_0/inst/i__i_12/CO[3]
                         net (fo=1, routed)           0.000    32.545    system_i/divider_0/inst/i__i_12_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.659 r  system_i/divider_0/inst/i__i_3__1/CO[3]
                         net (fo=1, routed)           0.000    32.659    system_i/divider_0/inst/i__i_3__1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.816 r  system_i/divider_0/inst/i__i_1__9/CO[1]
                         net (fo=22, routed)          0.825    33.640    system_i/divider_0/inst/data_div_reg10_in[4]
    SLICE_X21Y40         LUT5 (Prop_lut5_I1_O)        0.329    33.969 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i_/O
                         net (fo=1, routed)           0.000    33.969    system_i/divider_0/inst/data_div_reg2_inferred__0/i__n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.519 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.519    system_i/divider_0/inst/data_div_reg1__956_carry_i_21_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.633 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.633    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.747 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.747    system_i/divider_0/inst/data_div_reg1__956_carry_i_16_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.861 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.861    system_i/divider_0/inst/data_div_reg_reg[3]_i_3_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.018 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_2/CO[1]
                         net (fo=22, routed)          0.851    35.869    system_i/divider_0/inst/data_div_reg10_in[3]
    SLICE_X20Y41         LUT3 (Prop_lut3_I0_O)        0.329    36.198 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_25/O
                         net (fo=1, routed)           0.000    36.198    system_i/divider_0/inst/data_div_reg1__956_carry_i_25_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.731 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.731    system_i/divider_0/inst/data_div_reg1__956_carry_i_11_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.848 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.848    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.965 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.965    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.082 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    37.082    system_i/divider_0/inst/data_div_reg1__956_carry_i_8_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.239 r  system_i/divider_0/inst/data_div_reg_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.868    38.107    system_i/divider_0/inst/data_div_reg10_in[2]
    SLICE_X18Y41         LUT2 (Prop_lut2_I1_O)        0.332    38.439 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_15/O
                         net (fo=1, routed)           0.000    38.439    system_i/divider_0/inst/data_div_reg1__956_carry_i_15_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.989 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.989    system_i/divider_0/inst/data_div_reg1__956_carry_i_2_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.103 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.103    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.217 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.217    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.331 r  system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.331    system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.488 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_1/CO[1]
                         net (fo=22, routed)          0.862    40.350    system_i/divider_0/inst/data_div_reg10_in[1]
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.329    40.679 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_7/O
                         net (fo=1, routed)           0.000    40.679    system_i/divider_0/inst/data_div_reg1__956_carry_i_7_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.211 r  system_i/divider_0/inst/data_div_reg1__956_carry/CO[3]
                         net (fo=1, routed)           0.000    41.211    system_i/divider_0/inst/data_div_reg1__956_carry_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.325 r  system_i/divider_0/inst/data_div_reg1__956_carry__0/CO[3]
                         net (fo=1, routed)           0.000    41.325    system_i/divider_0/inst/data_div_reg1__956_carry__0_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.439 r  system_i/divider_0/inst/data_div_reg1__956_carry__1/CO[3]
                         net (fo=1, routed)           0.000    41.439    system_i/divider_0/inst/data_div_reg1__956_carry__1_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.553 r  system_i/divider_0/inst/data_div_reg1__956_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.553    system_i/divider_0/inst/data_div_reg1__956_carry__2_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.824 f  system_i/divider_0/inst/data_div_reg1__956_carry__3/CO[0]
                         net (fo=2, routed)           0.330    42.154    system_i/divider_0/inst/data_div_reg10_in[0]
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.373    42.527 r  system_i/divider_0/inst/data_div_reg[4]_i_3/O
                         net (fo=1, routed)           0.189    42.716    system_i/divider_0/inst/data_div_reg[4]_i_3_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    43.296 r  system_i/divider_0/inst/data_div_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.296    system_i/divider_0/inst/data_div_reg_reg[4]_i_2_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.410 r  system_i/divider_0/inst/data_div_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.410    system_i/divider_0/inst/data_div_reg_reg[8]_i_2_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.524 r  system_i/divider_0/inst/data_div_reg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.524    system_i/divider_0/inst/data_div_reg_reg[12]_i_2_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.763 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.292    44.055    system_i/divider_0/inst/data_div_reg1[15]
    SLICE_X17Y49         LUT5 (Prop_lut5_I2_O)        0.302    44.357 r  system_i/divider_0/inst/data_div_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    44.357    system_i/divider_0/inst/p_0_in[15]
    SLICE_X17Y49         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        1.501    12.413    system_i/divider_0/inst/clk
    SLICE_X17Y49         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[15]/C
                         clock pessimism              0.263    12.677    
                         clock uncertainty           -0.035    12.641    
    SLICE_X17Y49         FDRE (Setup_fdre_C_D)        0.032    12.673    system_i/divider_0/inst/data_div_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         12.673    
                         arrival time                         -44.357    
  -------------------------------------------------------------------
                         slack                                -31.684    

Slack (VIOLATED) :        -31.669ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/data_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/divider_0/inst/data_div_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        39.520ns  (logic 25.180ns (63.714%)  route 14.340ns (36.285%))
  Logic Levels:           102  (CARRY4=83 LUT1=2 LUT2=2 LUT3=2 LUT5=12 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    4.819ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        1.658     4.819    system_i/divider_0/inst/clk
    SLICE_X24Y31         FDRE                                         r  system_i/divider_0/inst/data_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDRE (Prop_fdre_C_Q)         0.518     5.337 f  system_i/divider_0/inst/data_b_reg[0]/Q
                         net (fo=33, routed)          0.205     5.542    system_i/divider_0/inst/data_b[0]
    SLICE_X25Y31         LUT1 (Prop_lut1_I0_O)        0.124     5.666 r  system_i/divider_0/inst/i__carry_i_1/O
                         net (fo=1, routed)           0.189     5.855    system_i/divider_0/inst/i__carry_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.450 r  system_i/divider_0/inst/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.450    system_i/divider_0/inst/_inferred__0/i__carry_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.567 r  system_i/divider_0/inst/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.567    system_i/divider_0/inst/_inferred__0/i__carry__0_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.786 f  system_i/divider_0/inst/_inferred__0/i__carry__1/O[0]
                         net (fo=17, routed)          0.804     7.591    system_i/divider_0/inst/_inferred__0/i__carry__1_n_7
    SLICE_X23Y33         LUT3 (Prop_lut3_I2_O)        0.295     7.886 r  system_i/divider_0/inst/data_div_reg1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.886    system_i/divider_0/inst/data_div_reg1_carry__1_i_7_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.436 r  system_i/divider_0/inst/data_div_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.436    system_i/divider_0/inst/data_div_reg1_carry__1_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.550 r  system_i/divider_0/inst/data_div_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.550    system_i/divider_0/inst/data_div_reg1_carry__2_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.821 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_2/CO[0]
                         net (fo=22, routed)          0.670     9.491    system_i/divider_0/inst/data_div_reg10_in[15]
    SLICE_X22Y33         LUT5 (Prop_lut5_I0_O)        0.373     9.864 r  system_i/divider_0/inst/i__i_23__1/O
                         net (fo=1, routed)           0.000     9.864    system_i/divider_0/inst/i__i_23__1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.414 r  system_i/divider_0/inst/i__i_15/CO[3]
                         net (fo=1, routed)           0.000    10.414    system_i/divider_0/inst/i__i_15_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.528 r  system_i/divider_0/inst/i__i_10__0/CO[3]
                         net (fo=1, routed)           0.000    10.528    system_i/divider_0/inst/i__i_10__0_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.642 r  system_i/divider_0/inst/i__i_10__0__0/CO[3]
                         net (fo=1, routed)           0.000    10.642    system_i/divider_0/inst/i__i_10__0__0_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.756 r  system_i/divider_0/inst/i__i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.756    system_i/divider_0/inst/i__i_2__2_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.913 r  system_i/divider_0/inst/i__i_1/CO[1]
                         net (fo=22, routed)          0.818    11.731    system_i/divider_0/inst/data_div_reg10_in[14]
    SLICE_X21Y35         LUT5 (Prop_lut5_I1_O)        0.329    12.060 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___9/O
                         net (fo=1, routed)           0.000    12.060    system_i/divider_0/inst/data_div_reg2_inferred__0/i___9_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.610 r  system_i/divider_0/inst/i__i_15__0/CO[3]
                         net (fo=1, routed)           0.000    12.610    system_i/divider_0/inst/i__i_15__0_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.724 r  system_i/divider_0/inst/i__i_10__1/CO[3]
                         net (fo=1, routed)           0.000    12.724    system_i/divider_0/inst/i__i_10__1_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.838 r  system_i/divider_0/inst/i__i_5/CO[3]
                         net (fo=1, routed)           0.000    12.838    system_i/divider_0/inst/i__i_5_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.952 r  system_i/divider_0/inst/i__i_3/CO[3]
                         net (fo=1, routed)           0.000    12.952    system_i/divider_0/inst/i__i_3_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.109 r  system_i/divider_0/inst/i__i_1__0/CO[1]
                         net (fo=22, routed)          0.992    14.101    system_i/divider_0/inst/data_div_reg10_in[13]
    SLICE_X21Y30         LUT5 (Prop_lut5_I1_O)        0.329    14.430 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___8/O
                         net (fo=1, routed)           0.000    14.430    system_i/divider_0/inst/data_div_reg2_inferred__0/i___8_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.980 r  system_i/divider_0/inst/i__i_20/CO[3]
                         net (fo=1, routed)           0.000    14.980    system_i/divider_0/inst/i__i_20_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.094 r  system_i/divider_0/inst/i__i_10__2/CO[3]
                         net (fo=1, routed)           0.000    15.094    system_i/divider_0/inst/i__i_10__2_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.208 r  system_i/divider_0/inst/i__i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.208    system_i/divider_0/inst/i__i_5__0_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.322 r  system_i/divider_0/inst/i__i_2__3/CO[3]
                         net (fo=1, routed)           0.000    15.322    system_i/divider_0/inst/i__i_2__3_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.479 r  system_i/divider_0/inst/i__i_1__1/CO[1]
                         net (fo=22, routed)          0.815    16.294    system_i/divider_0/inst/data_div_reg10_in[12]
    SLICE_X20Y30         LUT5 (Prop_lut5_I1_O)        0.329    16.623 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___7/O
                         net (fo=1, routed)           0.000    16.623    system_i/divider_0/inst/data_div_reg2_inferred__0/i___7_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.156 r  system_i/divider_0/inst/i__i_15__1/CO[3]
                         net (fo=1, routed)           0.000    17.156    system_i/divider_0/inst/i__i_15__1_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.273 r  system_i/divider_0/inst/i__i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.273    system_i/divider_0/inst/i__i_15__2_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.390 r  system_i/divider_0/inst/i__i_5__1/CO[3]
                         net (fo=1, routed)           0.000    17.390    system_i/divider_0/inst/i__i_5__1_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.507 r  system_i/divider_0/inst/i__i_2__4/CO[3]
                         net (fo=1, routed)           0.000    17.507    system_i/divider_0/inst/i__i_2__4_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.664 r  system_i/divider_0/inst/i__i_1__2/CO[1]
                         net (fo=22, routed)          0.790    18.454    system_i/divider_0/inst/data_div_reg10_in[11]
    SLICE_X19Y32         LUT5 (Prop_lut5_I1_O)        0.332    18.786 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___6/O
                         net (fo=1, routed)           0.000    18.786    system_i/divider_0/inst/data_div_reg2_inferred__0/i___6_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.336 r  system_i/divider_0/inst/i__i_15__3/CO[3]
                         net (fo=1, routed)           0.000    19.336    system_i/divider_0/inst/i__i_15__3_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.450 r  system_i/divider_0/inst/i__i_10__3/CO[3]
                         net (fo=1, routed)           0.000    19.450    system_i/divider_0/inst/i__i_10__3_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.564 r  system_i/divider_0/inst/i__i_10__4/CO[3]
                         net (fo=1, routed)           0.000    19.564    system_i/divider_0/inst/i__i_10__4_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.678 r  system_i/divider_0/inst/i__i_2__5/CO[3]
                         net (fo=1, routed)           0.000    19.678    system_i/divider_0/inst/i__i_2__5_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.835 r  system_i/divider_0/inst/i__i_1__3/CO[1]
                         net (fo=22, routed)          0.756    20.591    system_i/divider_0/inst/data_div_reg10_in[10]
    SLICE_X16Y33         LUT5 (Prop_lut5_I1_O)        0.329    20.920 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___5/O
                         net (fo=1, routed)           0.000    20.920    system_i/divider_0/inst/data_div_reg2_inferred__0/i___5_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.453 r  system_i/divider_0/inst/i__i_15__4/CO[3]
                         net (fo=1, routed)           0.000    21.453    system_i/divider_0/inst/i__i_15__4_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.570 r  system_i/divider_0/inst/i__i_10__5/CO[3]
                         net (fo=1, routed)           0.000    21.570    system_i/divider_0/inst/i__i_10__5_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.687 r  system_i/divider_0/inst/i__i_5__2/CO[3]
                         net (fo=1, routed)           0.000    21.687    system_i/divider_0/inst/i__i_5__2_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.804 r  system_i/divider_0/inst/i__i_3__0/CO[3]
                         net (fo=1, routed)           0.000    21.804    system_i/divider_0/inst/i__i_3__0_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.961 r  system_i/divider_0/inst/i__i_1__4/CO[1]
                         net (fo=22, routed)          0.786    22.747    system_i/divider_0/inst/data_div_reg10_in[9]
    SLICE_X17Y34         LUT5 (Prop_lut5_I1_O)        0.332    23.079 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___4/O
                         net (fo=1, routed)           0.000    23.079    system_i/divider_0/inst/data_div_reg2_inferred__0/i___4_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.629 r  system_i/divider_0/inst/i__i_48/CO[3]
                         net (fo=1, routed)           0.000    23.629    system_i/divider_0/inst/i__i_48_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.743 r  system_i/divider_0/inst/i__i_10__6/CO[3]
                         net (fo=1, routed)           0.000    23.743    system_i/divider_0/inst/i__i_10__6_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.857 r  system_i/divider_0/inst/i__i_5__3/CO[3]
                         net (fo=1, routed)           0.000    23.857    system_i/divider_0/inst/i__i_5__3_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.971 r  system_i/divider_0/inst/i__i_2__6/CO[3]
                         net (fo=1, routed)           0.000    23.971    system_i/divider_0/inst/i__i_2__6_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.128 r  system_i/divider_0/inst/i__i_1__5/CO[1]
                         net (fo=22, routed)          0.797    24.925    system_i/divider_0/inst/data_div_reg10_in[8]
    SLICE_X18Y36         LUT5 (Prop_lut5_I1_O)        0.329    25.254 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___3/O
                         net (fo=1, routed)           0.000    25.254    system_i/divider_0/inst/data_div_reg2_inferred__0/i___3_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.804 r  system_i/divider_0/inst/i__i_43/CO[3]
                         net (fo=1, routed)           0.000    25.804    system_i/divider_0/inst/i__i_43_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.918 r  system_i/divider_0/inst/i__i_33/CO[3]
                         net (fo=1, routed)           0.000    25.918    system_i/divider_0/inst/i__i_33_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.032 r  system_i/divider_0/inst/i__i_5__4/CO[3]
                         net (fo=1, routed)           0.000    26.032    system_i/divider_0/inst/i__i_5__4_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.146 r  system_i/divider_0/inst/i__i_2__7/CO[3]
                         net (fo=1, routed)           0.000    26.146    system_i/divider_0/inst/i__i_2__7_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.303 r  system_i/divider_0/inst/i__i_1__6/CO[1]
                         net (fo=22, routed)          0.838    27.142    system_i/divider_0/inst/data_div_reg10_in[7]
    SLICE_X19Y37         LUT5 (Prop_lut5_I1_O)        0.329    27.471 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___2/O
                         net (fo=1, routed)           0.000    27.471    system_i/divider_0/inst/data_div_reg2_inferred__0/i___2_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.021 r  system_i/divider_0/inst/i__i_38/CO[3]
                         net (fo=1, routed)           0.000    28.021    system_i/divider_0/inst/i__i_38_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.135 r  system_i/divider_0/inst/i__i_28/CO[3]
                         net (fo=1, routed)           0.000    28.135    system_i/divider_0/inst/i__i_28_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.249 r  system_i/divider_0/inst/i__i_18/CO[3]
                         net (fo=1, routed)           0.000    28.249    system_i/divider_0/inst/i__i_18_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.363 r  system_i/divider_0/inst/i__i_2__8/CO[3]
                         net (fo=1, routed)           0.000    28.363    system_i/divider_0/inst/i__i_2__8_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.520 r  system_i/divider_0/inst/i__i_1__7/CO[1]
                         net (fo=22, routed)          0.869    29.389    system_i/divider_0/inst/data_div_reg10_in[6]
    SLICE_X20Y37         LUT5 (Prop_lut5_I0_O)        0.329    29.718 r  system_i/divider_0/inst/i__i_41/O
                         net (fo=1, routed)           0.000    29.718    system_i/divider_0/inst/i__i_41_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.251 r  system_i/divider_0/inst/i__i_23/CO[3]
                         net (fo=1, routed)           0.000    30.251    system_i/divider_0/inst/i__i_23_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.368 r  system_i/divider_0/inst/i__i_13/CO[3]
                         net (fo=1, routed)           0.000    30.368    system_i/divider_0/inst/i__i_13_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.485 r  system_i/divider_0/inst/i__i_4/CO[3]
                         net (fo=1, routed)           0.000    30.485    system_i/divider_0/inst/i__i_4_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.642 r  system_i/divider_0/inst/i__i_1__8/CO[1]
                         net (fo=22, routed)          0.793    31.435    system_i/divider_0/inst/data_div_reg10_in[5]
    SLICE_X22Y38         LUT5 (Prop_lut5_I1_O)        0.332    31.767 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___0/O
                         net (fo=1, routed)           0.000    31.767    system_i/divider_0/inst/data_div_reg2_inferred__0/i___0_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.317 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.317    system_i/divider_0/inst/data_div_reg1__956_carry_i_31_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.431 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.431    system_i/divider_0/inst/data_div_reg1__956_carry_i_26_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.545 r  system_i/divider_0/inst/i__i_12/CO[3]
                         net (fo=1, routed)           0.000    32.545    system_i/divider_0/inst/i__i_12_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.659 r  system_i/divider_0/inst/i__i_3__1/CO[3]
                         net (fo=1, routed)           0.000    32.659    system_i/divider_0/inst/i__i_3__1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.816 r  system_i/divider_0/inst/i__i_1__9/CO[1]
                         net (fo=22, routed)          0.825    33.640    system_i/divider_0/inst/data_div_reg10_in[4]
    SLICE_X21Y40         LUT5 (Prop_lut5_I1_O)        0.329    33.969 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i_/O
                         net (fo=1, routed)           0.000    33.969    system_i/divider_0/inst/data_div_reg2_inferred__0/i__n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.519 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.519    system_i/divider_0/inst/data_div_reg1__956_carry_i_21_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.633 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.633    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.747 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.747    system_i/divider_0/inst/data_div_reg1__956_carry_i_16_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.861 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.861    system_i/divider_0/inst/data_div_reg_reg[3]_i_3_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.018 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_2/CO[1]
                         net (fo=22, routed)          0.851    35.869    system_i/divider_0/inst/data_div_reg10_in[3]
    SLICE_X20Y41         LUT3 (Prop_lut3_I0_O)        0.329    36.198 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_25/O
                         net (fo=1, routed)           0.000    36.198    system_i/divider_0/inst/data_div_reg1__956_carry_i_25_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.731 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.731    system_i/divider_0/inst/data_div_reg1__956_carry_i_11_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.848 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.848    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.965 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.965    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.082 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    37.082    system_i/divider_0/inst/data_div_reg1__956_carry_i_8_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.239 r  system_i/divider_0/inst/data_div_reg_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.868    38.107    system_i/divider_0/inst/data_div_reg10_in[2]
    SLICE_X18Y41         LUT2 (Prop_lut2_I1_O)        0.332    38.439 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_15/O
                         net (fo=1, routed)           0.000    38.439    system_i/divider_0/inst/data_div_reg1__956_carry_i_15_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.989 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.989    system_i/divider_0/inst/data_div_reg1__956_carry_i_2_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.103 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.103    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.217 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.217    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.331 r  system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.331    system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.488 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_1/CO[1]
                         net (fo=22, routed)          0.862    40.350    system_i/divider_0/inst/data_div_reg10_in[1]
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.329    40.679 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_7/O
                         net (fo=1, routed)           0.000    40.679    system_i/divider_0/inst/data_div_reg1__956_carry_i_7_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.211 r  system_i/divider_0/inst/data_div_reg1__956_carry/CO[3]
                         net (fo=1, routed)           0.000    41.211    system_i/divider_0/inst/data_div_reg1__956_carry_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.325 r  system_i/divider_0/inst/data_div_reg1__956_carry__0/CO[3]
                         net (fo=1, routed)           0.000    41.325    system_i/divider_0/inst/data_div_reg1__956_carry__0_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.439 r  system_i/divider_0/inst/data_div_reg1__956_carry__1/CO[3]
                         net (fo=1, routed)           0.000    41.439    system_i/divider_0/inst/data_div_reg1__956_carry__1_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.553 r  system_i/divider_0/inst/data_div_reg1__956_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.553    system_i/divider_0/inst/data_div_reg1__956_carry__2_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.824 f  system_i/divider_0/inst/data_div_reg1__956_carry__3/CO[0]
                         net (fo=2, routed)           0.330    42.154    system_i/divider_0/inst/data_div_reg10_in[0]
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.373    42.527 r  system_i/divider_0/inst/data_div_reg[4]_i_3/O
                         net (fo=1, routed)           0.189    42.716    system_i/divider_0/inst/data_div_reg[4]_i_3_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    43.296 r  system_i/divider_0/inst/data_div_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.296    system_i/divider_0/inst/data_div_reg_reg[4]_i_2_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.410 r  system_i/divider_0/inst/data_div_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.410    system_i/divider_0/inst/data_div_reg_reg[8]_i_2_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.744 r  system_i/divider_0/inst/data_div_reg_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.292    44.036    system_i/divider_0/inst/data_div_reg1[10]
    SLICE_X17Y48         LUT6 (Prop_lut6_I3_O)        0.303    44.339 r  system_i/divider_0/inst/data_div_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    44.339    system_i/divider_0/inst/p_0_in[10]
    SLICE_X17Y48         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        1.501    12.413    system_i/divider_0/inst/clk
    SLICE_X17Y48         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[10]/C
                         clock pessimism              0.263    12.677    
                         clock uncertainty           -0.035    12.641    
    SLICE_X17Y48         FDRE (Setup_fdre_C_D)        0.029    12.670    system_i/divider_0/inst/data_div_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         12.670    
                         arrival time                         -44.339    
  -------------------------------------------------------------------
                         slack                                -31.669    

Slack (VIOLATED) :        -31.659ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/data_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/divider_0/inst/data_div_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        39.512ns  (logic 25.178ns (63.723%)  route 14.334ns (36.277%))
  Logic Levels:           103  (CARRY4=84 LUT1=2 LUT2=2 LUT3=2 LUT5=12 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    4.819ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        1.658     4.819    system_i/divider_0/inst/clk
    SLICE_X24Y31         FDRE                                         r  system_i/divider_0/inst/data_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDRE (Prop_fdre_C_Q)         0.518     5.337 f  system_i/divider_0/inst/data_b_reg[0]/Q
                         net (fo=33, routed)          0.205     5.542    system_i/divider_0/inst/data_b[0]
    SLICE_X25Y31         LUT1 (Prop_lut1_I0_O)        0.124     5.666 r  system_i/divider_0/inst/i__carry_i_1/O
                         net (fo=1, routed)           0.189     5.855    system_i/divider_0/inst/i__carry_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.450 r  system_i/divider_0/inst/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.450    system_i/divider_0/inst/_inferred__0/i__carry_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.567 r  system_i/divider_0/inst/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.567    system_i/divider_0/inst/_inferred__0/i__carry__0_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.786 f  system_i/divider_0/inst/_inferred__0/i__carry__1/O[0]
                         net (fo=17, routed)          0.804     7.591    system_i/divider_0/inst/_inferred__0/i__carry__1_n_7
    SLICE_X23Y33         LUT3 (Prop_lut3_I2_O)        0.295     7.886 r  system_i/divider_0/inst/data_div_reg1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.886    system_i/divider_0/inst/data_div_reg1_carry__1_i_7_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.436 r  system_i/divider_0/inst/data_div_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.436    system_i/divider_0/inst/data_div_reg1_carry__1_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.550 r  system_i/divider_0/inst/data_div_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.550    system_i/divider_0/inst/data_div_reg1_carry__2_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.821 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_2/CO[0]
                         net (fo=22, routed)          0.670     9.491    system_i/divider_0/inst/data_div_reg10_in[15]
    SLICE_X22Y33         LUT5 (Prop_lut5_I0_O)        0.373     9.864 r  system_i/divider_0/inst/i__i_23__1/O
                         net (fo=1, routed)           0.000     9.864    system_i/divider_0/inst/i__i_23__1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.414 r  system_i/divider_0/inst/i__i_15/CO[3]
                         net (fo=1, routed)           0.000    10.414    system_i/divider_0/inst/i__i_15_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.528 r  system_i/divider_0/inst/i__i_10__0/CO[3]
                         net (fo=1, routed)           0.000    10.528    system_i/divider_0/inst/i__i_10__0_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.642 r  system_i/divider_0/inst/i__i_10__0__0/CO[3]
                         net (fo=1, routed)           0.000    10.642    system_i/divider_0/inst/i__i_10__0__0_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.756 r  system_i/divider_0/inst/i__i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.756    system_i/divider_0/inst/i__i_2__2_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.913 r  system_i/divider_0/inst/i__i_1/CO[1]
                         net (fo=22, routed)          0.818    11.731    system_i/divider_0/inst/data_div_reg10_in[14]
    SLICE_X21Y35         LUT5 (Prop_lut5_I1_O)        0.329    12.060 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___9/O
                         net (fo=1, routed)           0.000    12.060    system_i/divider_0/inst/data_div_reg2_inferred__0/i___9_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.610 r  system_i/divider_0/inst/i__i_15__0/CO[3]
                         net (fo=1, routed)           0.000    12.610    system_i/divider_0/inst/i__i_15__0_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.724 r  system_i/divider_0/inst/i__i_10__1/CO[3]
                         net (fo=1, routed)           0.000    12.724    system_i/divider_0/inst/i__i_10__1_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.838 r  system_i/divider_0/inst/i__i_5/CO[3]
                         net (fo=1, routed)           0.000    12.838    system_i/divider_0/inst/i__i_5_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.952 r  system_i/divider_0/inst/i__i_3/CO[3]
                         net (fo=1, routed)           0.000    12.952    system_i/divider_0/inst/i__i_3_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.109 r  system_i/divider_0/inst/i__i_1__0/CO[1]
                         net (fo=22, routed)          0.992    14.101    system_i/divider_0/inst/data_div_reg10_in[13]
    SLICE_X21Y30         LUT5 (Prop_lut5_I1_O)        0.329    14.430 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___8/O
                         net (fo=1, routed)           0.000    14.430    system_i/divider_0/inst/data_div_reg2_inferred__0/i___8_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.980 r  system_i/divider_0/inst/i__i_20/CO[3]
                         net (fo=1, routed)           0.000    14.980    system_i/divider_0/inst/i__i_20_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.094 r  system_i/divider_0/inst/i__i_10__2/CO[3]
                         net (fo=1, routed)           0.000    15.094    system_i/divider_0/inst/i__i_10__2_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.208 r  system_i/divider_0/inst/i__i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.208    system_i/divider_0/inst/i__i_5__0_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.322 r  system_i/divider_0/inst/i__i_2__3/CO[3]
                         net (fo=1, routed)           0.000    15.322    system_i/divider_0/inst/i__i_2__3_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.479 r  system_i/divider_0/inst/i__i_1__1/CO[1]
                         net (fo=22, routed)          0.815    16.294    system_i/divider_0/inst/data_div_reg10_in[12]
    SLICE_X20Y30         LUT5 (Prop_lut5_I1_O)        0.329    16.623 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___7/O
                         net (fo=1, routed)           0.000    16.623    system_i/divider_0/inst/data_div_reg2_inferred__0/i___7_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.156 r  system_i/divider_0/inst/i__i_15__1/CO[3]
                         net (fo=1, routed)           0.000    17.156    system_i/divider_0/inst/i__i_15__1_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.273 r  system_i/divider_0/inst/i__i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.273    system_i/divider_0/inst/i__i_15__2_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.390 r  system_i/divider_0/inst/i__i_5__1/CO[3]
                         net (fo=1, routed)           0.000    17.390    system_i/divider_0/inst/i__i_5__1_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.507 r  system_i/divider_0/inst/i__i_2__4/CO[3]
                         net (fo=1, routed)           0.000    17.507    system_i/divider_0/inst/i__i_2__4_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.664 r  system_i/divider_0/inst/i__i_1__2/CO[1]
                         net (fo=22, routed)          0.790    18.454    system_i/divider_0/inst/data_div_reg10_in[11]
    SLICE_X19Y32         LUT5 (Prop_lut5_I1_O)        0.332    18.786 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___6/O
                         net (fo=1, routed)           0.000    18.786    system_i/divider_0/inst/data_div_reg2_inferred__0/i___6_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.336 r  system_i/divider_0/inst/i__i_15__3/CO[3]
                         net (fo=1, routed)           0.000    19.336    system_i/divider_0/inst/i__i_15__3_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.450 r  system_i/divider_0/inst/i__i_10__3/CO[3]
                         net (fo=1, routed)           0.000    19.450    system_i/divider_0/inst/i__i_10__3_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.564 r  system_i/divider_0/inst/i__i_10__4/CO[3]
                         net (fo=1, routed)           0.000    19.564    system_i/divider_0/inst/i__i_10__4_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.678 r  system_i/divider_0/inst/i__i_2__5/CO[3]
                         net (fo=1, routed)           0.000    19.678    system_i/divider_0/inst/i__i_2__5_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.835 r  system_i/divider_0/inst/i__i_1__3/CO[1]
                         net (fo=22, routed)          0.756    20.591    system_i/divider_0/inst/data_div_reg10_in[10]
    SLICE_X16Y33         LUT5 (Prop_lut5_I1_O)        0.329    20.920 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___5/O
                         net (fo=1, routed)           0.000    20.920    system_i/divider_0/inst/data_div_reg2_inferred__0/i___5_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.453 r  system_i/divider_0/inst/i__i_15__4/CO[3]
                         net (fo=1, routed)           0.000    21.453    system_i/divider_0/inst/i__i_15__4_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.570 r  system_i/divider_0/inst/i__i_10__5/CO[3]
                         net (fo=1, routed)           0.000    21.570    system_i/divider_0/inst/i__i_10__5_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.687 r  system_i/divider_0/inst/i__i_5__2/CO[3]
                         net (fo=1, routed)           0.000    21.687    system_i/divider_0/inst/i__i_5__2_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.804 r  system_i/divider_0/inst/i__i_3__0/CO[3]
                         net (fo=1, routed)           0.000    21.804    system_i/divider_0/inst/i__i_3__0_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.961 r  system_i/divider_0/inst/i__i_1__4/CO[1]
                         net (fo=22, routed)          0.786    22.747    system_i/divider_0/inst/data_div_reg10_in[9]
    SLICE_X17Y34         LUT5 (Prop_lut5_I1_O)        0.332    23.079 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___4/O
                         net (fo=1, routed)           0.000    23.079    system_i/divider_0/inst/data_div_reg2_inferred__0/i___4_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.629 r  system_i/divider_0/inst/i__i_48/CO[3]
                         net (fo=1, routed)           0.000    23.629    system_i/divider_0/inst/i__i_48_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.743 r  system_i/divider_0/inst/i__i_10__6/CO[3]
                         net (fo=1, routed)           0.000    23.743    system_i/divider_0/inst/i__i_10__6_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.857 r  system_i/divider_0/inst/i__i_5__3/CO[3]
                         net (fo=1, routed)           0.000    23.857    system_i/divider_0/inst/i__i_5__3_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.971 r  system_i/divider_0/inst/i__i_2__6/CO[3]
                         net (fo=1, routed)           0.000    23.971    system_i/divider_0/inst/i__i_2__6_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.128 r  system_i/divider_0/inst/i__i_1__5/CO[1]
                         net (fo=22, routed)          0.797    24.925    system_i/divider_0/inst/data_div_reg10_in[8]
    SLICE_X18Y36         LUT5 (Prop_lut5_I1_O)        0.329    25.254 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___3/O
                         net (fo=1, routed)           0.000    25.254    system_i/divider_0/inst/data_div_reg2_inferred__0/i___3_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.804 r  system_i/divider_0/inst/i__i_43/CO[3]
                         net (fo=1, routed)           0.000    25.804    system_i/divider_0/inst/i__i_43_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.918 r  system_i/divider_0/inst/i__i_33/CO[3]
                         net (fo=1, routed)           0.000    25.918    system_i/divider_0/inst/i__i_33_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.032 r  system_i/divider_0/inst/i__i_5__4/CO[3]
                         net (fo=1, routed)           0.000    26.032    system_i/divider_0/inst/i__i_5__4_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.146 r  system_i/divider_0/inst/i__i_2__7/CO[3]
                         net (fo=1, routed)           0.000    26.146    system_i/divider_0/inst/i__i_2__7_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.303 r  system_i/divider_0/inst/i__i_1__6/CO[1]
                         net (fo=22, routed)          0.838    27.142    system_i/divider_0/inst/data_div_reg10_in[7]
    SLICE_X19Y37         LUT5 (Prop_lut5_I1_O)        0.329    27.471 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___2/O
                         net (fo=1, routed)           0.000    27.471    system_i/divider_0/inst/data_div_reg2_inferred__0/i___2_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.021 r  system_i/divider_0/inst/i__i_38/CO[3]
                         net (fo=1, routed)           0.000    28.021    system_i/divider_0/inst/i__i_38_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.135 r  system_i/divider_0/inst/i__i_28/CO[3]
                         net (fo=1, routed)           0.000    28.135    system_i/divider_0/inst/i__i_28_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.249 r  system_i/divider_0/inst/i__i_18/CO[3]
                         net (fo=1, routed)           0.000    28.249    system_i/divider_0/inst/i__i_18_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.363 r  system_i/divider_0/inst/i__i_2__8/CO[3]
                         net (fo=1, routed)           0.000    28.363    system_i/divider_0/inst/i__i_2__8_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.520 r  system_i/divider_0/inst/i__i_1__7/CO[1]
                         net (fo=22, routed)          0.869    29.389    system_i/divider_0/inst/data_div_reg10_in[6]
    SLICE_X20Y37         LUT5 (Prop_lut5_I0_O)        0.329    29.718 r  system_i/divider_0/inst/i__i_41/O
                         net (fo=1, routed)           0.000    29.718    system_i/divider_0/inst/i__i_41_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.251 r  system_i/divider_0/inst/i__i_23/CO[3]
                         net (fo=1, routed)           0.000    30.251    system_i/divider_0/inst/i__i_23_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.368 r  system_i/divider_0/inst/i__i_13/CO[3]
                         net (fo=1, routed)           0.000    30.368    system_i/divider_0/inst/i__i_13_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.485 r  system_i/divider_0/inst/i__i_4/CO[3]
                         net (fo=1, routed)           0.000    30.485    system_i/divider_0/inst/i__i_4_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.642 r  system_i/divider_0/inst/i__i_1__8/CO[1]
                         net (fo=22, routed)          0.793    31.435    system_i/divider_0/inst/data_div_reg10_in[5]
    SLICE_X22Y38         LUT5 (Prop_lut5_I1_O)        0.332    31.767 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___0/O
                         net (fo=1, routed)           0.000    31.767    system_i/divider_0/inst/data_div_reg2_inferred__0/i___0_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.317 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.317    system_i/divider_0/inst/data_div_reg1__956_carry_i_31_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.431 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.431    system_i/divider_0/inst/data_div_reg1__956_carry_i_26_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.545 r  system_i/divider_0/inst/i__i_12/CO[3]
                         net (fo=1, routed)           0.000    32.545    system_i/divider_0/inst/i__i_12_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.659 r  system_i/divider_0/inst/i__i_3__1/CO[3]
                         net (fo=1, routed)           0.000    32.659    system_i/divider_0/inst/i__i_3__1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.816 r  system_i/divider_0/inst/i__i_1__9/CO[1]
                         net (fo=22, routed)          0.825    33.640    system_i/divider_0/inst/data_div_reg10_in[4]
    SLICE_X21Y40         LUT5 (Prop_lut5_I1_O)        0.329    33.969 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i_/O
                         net (fo=1, routed)           0.000    33.969    system_i/divider_0/inst/data_div_reg2_inferred__0/i__n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.519 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.519    system_i/divider_0/inst/data_div_reg1__956_carry_i_21_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.633 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.633    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.747 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.747    system_i/divider_0/inst/data_div_reg1__956_carry_i_16_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.861 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.861    system_i/divider_0/inst/data_div_reg_reg[3]_i_3_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.018 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_2/CO[1]
                         net (fo=22, routed)          0.851    35.869    system_i/divider_0/inst/data_div_reg10_in[3]
    SLICE_X20Y41         LUT3 (Prop_lut3_I0_O)        0.329    36.198 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_25/O
                         net (fo=1, routed)           0.000    36.198    system_i/divider_0/inst/data_div_reg1__956_carry_i_25_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.731 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.731    system_i/divider_0/inst/data_div_reg1__956_carry_i_11_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.848 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.848    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.965 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.965    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.082 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    37.082    system_i/divider_0/inst/data_div_reg1__956_carry_i_8_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.239 r  system_i/divider_0/inst/data_div_reg_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.868    38.107    system_i/divider_0/inst/data_div_reg10_in[2]
    SLICE_X18Y41         LUT2 (Prop_lut2_I1_O)        0.332    38.439 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_15/O
                         net (fo=1, routed)           0.000    38.439    system_i/divider_0/inst/data_div_reg1__956_carry_i_15_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.989 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.989    system_i/divider_0/inst/data_div_reg1__956_carry_i_2_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.103 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.103    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.217 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.217    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.331 r  system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.331    system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.488 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_1/CO[1]
                         net (fo=22, routed)          0.862    40.350    system_i/divider_0/inst/data_div_reg10_in[1]
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.329    40.679 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_7/O
                         net (fo=1, routed)           0.000    40.679    system_i/divider_0/inst/data_div_reg1__956_carry_i_7_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.211 r  system_i/divider_0/inst/data_div_reg1__956_carry/CO[3]
                         net (fo=1, routed)           0.000    41.211    system_i/divider_0/inst/data_div_reg1__956_carry_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.325 r  system_i/divider_0/inst/data_div_reg1__956_carry__0/CO[3]
                         net (fo=1, routed)           0.000    41.325    system_i/divider_0/inst/data_div_reg1__956_carry__0_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.439 r  system_i/divider_0/inst/data_div_reg1__956_carry__1/CO[3]
                         net (fo=1, routed)           0.000    41.439    system_i/divider_0/inst/data_div_reg1__956_carry__1_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.553 r  system_i/divider_0/inst/data_div_reg1__956_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.553    system_i/divider_0/inst/data_div_reg1__956_carry__2_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.824 f  system_i/divider_0/inst/data_div_reg1__956_carry__3/CO[0]
                         net (fo=2, routed)           0.330    42.154    system_i/divider_0/inst/data_div_reg10_in[0]
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.373    42.527 r  system_i/divider_0/inst/data_div_reg[4]_i_3/O
                         net (fo=1, routed)           0.189    42.716    system_i/divider_0/inst/data_div_reg[4]_i_3_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    43.296 r  system_i/divider_0/inst/data_div_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.296    system_i/divider_0/inst/data_div_reg_reg[4]_i_2_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.410 r  system_i/divider_0/inst/data_div_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.410    system_i/divider_0/inst/data_div_reg_reg[8]_i_2_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.524 r  system_i/divider_0/inst/data_div_reg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.524    system_i/divider_0/inst/data_div_reg_reg[12]_i_2_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.746 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_3/O[0]
                         net (fo=1, routed)           0.286    44.032    system_i/divider_0/inst/data_div_reg1[13]
    SLICE_X17Y49         LUT6 (Prop_lut6_I3_O)        0.299    44.331 r  system_i/divider_0/inst/data_div_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    44.331    system_i/divider_0/inst/p_0_in[13]
    SLICE_X17Y49         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        1.501    12.413    system_i/divider_0/inst/clk
    SLICE_X17Y49         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[13]/C
                         clock pessimism              0.263    12.677    
                         clock uncertainty           -0.035    12.641    
    SLICE_X17Y49         FDRE (Setup_fdre_C_D)        0.031    12.672    system_i/divider_0/inst/data_div_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         12.672    
                         arrival time                         -44.331    
  -------------------------------------------------------------------
                         slack                                -31.659    

Slack (VIOLATED) :        -31.645ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/data_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/divider_0/inst/data_div_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        39.498ns  (logic 25.162ns (63.705%)  route 14.336ns (36.295%))
  Logic Levels:           102  (CARRY4=83 LUT1=2 LUT2=2 LUT3=2 LUT5=12 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    4.819ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        1.658     4.819    system_i/divider_0/inst/clk
    SLICE_X24Y31         FDRE                                         r  system_i/divider_0/inst/data_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDRE (Prop_fdre_C_Q)         0.518     5.337 f  system_i/divider_0/inst/data_b_reg[0]/Q
                         net (fo=33, routed)          0.205     5.542    system_i/divider_0/inst/data_b[0]
    SLICE_X25Y31         LUT1 (Prop_lut1_I0_O)        0.124     5.666 r  system_i/divider_0/inst/i__carry_i_1/O
                         net (fo=1, routed)           0.189     5.855    system_i/divider_0/inst/i__carry_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.450 r  system_i/divider_0/inst/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.450    system_i/divider_0/inst/_inferred__0/i__carry_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.567 r  system_i/divider_0/inst/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.567    system_i/divider_0/inst/_inferred__0/i__carry__0_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.786 f  system_i/divider_0/inst/_inferred__0/i__carry__1/O[0]
                         net (fo=17, routed)          0.804     7.591    system_i/divider_0/inst/_inferred__0/i__carry__1_n_7
    SLICE_X23Y33         LUT3 (Prop_lut3_I2_O)        0.295     7.886 r  system_i/divider_0/inst/data_div_reg1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.886    system_i/divider_0/inst/data_div_reg1_carry__1_i_7_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.436 r  system_i/divider_0/inst/data_div_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.436    system_i/divider_0/inst/data_div_reg1_carry__1_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.550 r  system_i/divider_0/inst/data_div_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.550    system_i/divider_0/inst/data_div_reg1_carry__2_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.821 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_2/CO[0]
                         net (fo=22, routed)          0.670     9.491    system_i/divider_0/inst/data_div_reg10_in[15]
    SLICE_X22Y33         LUT5 (Prop_lut5_I0_O)        0.373     9.864 r  system_i/divider_0/inst/i__i_23__1/O
                         net (fo=1, routed)           0.000     9.864    system_i/divider_0/inst/i__i_23__1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.414 r  system_i/divider_0/inst/i__i_15/CO[3]
                         net (fo=1, routed)           0.000    10.414    system_i/divider_0/inst/i__i_15_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.528 r  system_i/divider_0/inst/i__i_10__0/CO[3]
                         net (fo=1, routed)           0.000    10.528    system_i/divider_0/inst/i__i_10__0_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.642 r  system_i/divider_0/inst/i__i_10__0__0/CO[3]
                         net (fo=1, routed)           0.000    10.642    system_i/divider_0/inst/i__i_10__0__0_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.756 r  system_i/divider_0/inst/i__i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.756    system_i/divider_0/inst/i__i_2__2_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.913 r  system_i/divider_0/inst/i__i_1/CO[1]
                         net (fo=22, routed)          0.818    11.731    system_i/divider_0/inst/data_div_reg10_in[14]
    SLICE_X21Y35         LUT5 (Prop_lut5_I1_O)        0.329    12.060 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___9/O
                         net (fo=1, routed)           0.000    12.060    system_i/divider_0/inst/data_div_reg2_inferred__0/i___9_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.610 r  system_i/divider_0/inst/i__i_15__0/CO[3]
                         net (fo=1, routed)           0.000    12.610    system_i/divider_0/inst/i__i_15__0_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.724 r  system_i/divider_0/inst/i__i_10__1/CO[3]
                         net (fo=1, routed)           0.000    12.724    system_i/divider_0/inst/i__i_10__1_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.838 r  system_i/divider_0/inst/i__i_5/CO[3]
                         net (fo=1, routed)           0.000    12.838    system_i/divider_0/inst/i__i_5_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.952 r  system_i/divider_0/inst/i__i_3/CO[3]
                         net (fo=1, routed)           0.000    12.952    system_i/divider_0/inst/i__i_3_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.109 r  system_i/divider_0/inst/i__i_1__0/CO[1]
                         net (fo=22, routed)          0.992    14.101    system_i/divider_0/inst/data_div_reg10_in[13]
    SLICE_X21Y30         LUT5 (Prop_lut5_I1_O)        0.329    14.430 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___8/O
                         net (fo=1, routed)           0.000    14.430    system_i/divider_0/inst/data_div_reg2_inferred__0/i___8_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.980 r  system_i/divider_0/inst/i__i_20/CO[3]
                         net (fo=1, routed)           0.000    14.980    system_i/divider_0/inst/i__i_20_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.094 r  system_i/divider_0/inst/i__i_10__2/CO[3]
                         net (fo=1, routed)           0.000    15.094    system_i/divider_0/inst/i__i_10__2_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.208 r  system_i/divider_0/inst/i__i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.208    system_i/divider_0/inst/i__i_5__0_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.322 r  system_i/divider_0/inst/i__i_2__3/CO[3]
                         net (fo=1, routed)           0.000    15.322    system_i/divider_0/inst/i__i_2__3_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.479 r  system_i/divider_0/inst/i__i_1__1/CO[1]
                         net (fo=22, routed)          0.815    16.294    system_i/divider_0/inst/data_div_reg10_in[12]
    SLICE_X20Y30         LUT5 (Prop_lut5_I1_O)        0.329    16.623 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___7/O
                         net (fo=1, routed)           0.000    16.623    system_i/divider_0/inst/data_div_reg2_inferred__0/i___7_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.156 r  system_i/divider_0/inst/i__i_15__1/CO[3]
                         net (fo=1, routed)           0.000    17.156    system_i/divider_0/inst/i__i_15__1_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.273 r  system_i/divider_0/inst/i__i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.273    system_i/divider_0/inst/i__i_15__2_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.390 r  system_i/divider_0/inst/i__i_5__1/CO[3]
                         net (fo=1, routed)           0.000    17.390    system_i/divider_0/inst/i__i_5__1_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.507 r  system_i/divider_0/inst/i__i_2__4/CO[3]
                         net (fo=1, routed)           0.000    17.507    system_i/divider_0/inst/i__i_2__4_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.664 r  system_i/divider_0/inst/i__i_1__2/CO[1]
                         net (fo=22, routed)          0.790    18.454    system_i/divider_0/inst/data_div_reg10_in[11]
    SLICE_X19Y32         LUT5 (Prop_lut5_I1_O)        0.332    18.786 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___6/O
                         net (fo=1, routed)           0.000    18.786    system_i/divider_0/inst/data_div_reg2_inferred__0/i___6_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.336 r  system_i/divider_0/inst/i__i_15__3/CO[3]
                         net (fo=1, routed)           0.000    19.336    system_i/divider_0/inst/i__i_15__3_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.450 r  system_i/divider_0/inst/i__i_10__3/CO[3]
                         net (fo=1, routed)           0.000    19.450    system_i/divider_0/inst/i__i_10__3_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.564 r  system_i/divider_0/inst/i__i_10__4/CO[3]
                         net (fo=1, routed)           0.000    19.564    system_i/divider_0/inst/i__i_10__4_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.678 r  system_i/divider_0/inst/i__i_2__5/CO[3]
                         net (fo=1, routed)           0.000    19.678    system_i/divider_0/inst/i__i_2__5_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.835 r  system_i/divider_0/inst/i__i_1__3/CO[1]
                         net (fo=22, routed)          0.756    20.591    system_i/divider_0/inst/data_div_reg10_in[10]
    SLICE_X16Y33         LUT5 (Prop_lut5_I1_O)        0.329    20.920 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___5/O
                         net (fo=1, routed)           0.000    20.920    system_i/divider_0/inst/data_div_reg2_inferred__0/i___5_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.453 r  system_i/divider_0/inst/i__i_15__4/CO[3]
                         net (fo=1, routed)           0.000    21.453    system_i/divider_0/inst/i__i_15__4_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.570 r  system_i/divider_0/inst/i__i_10__5/CO[3]
                         net (fo=1, routed)           0.000    21.570    system_i/divider_0/inst/i__i_10__5_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.687 r  system_i/divider_0/inst/i__i_5__2/CO[3]
                         net (fo=1, routed)           0.000    21.687    system_i/divider_0/inst/i__i_5__2_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.804 r  system_i/divider_0/inst/i__i_3__0/CO[3]
                         net (fo=1, routed)           0.000    21.804    system_i/divider_0/inst/i__i_3__0_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.961 r  system_i/divider_0/inst/i__i_1__4/CO[1]
                         net (fo=22, routed)          0.786    22.747    system_i/divider_0/inst/data_div_reg10_in[9]
    SLICE_X17Y34         LUT5 (Prop_lut5_I1_O)        0.332    23.079 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___4/O
                         net (fo=1, routed)           0.000    23.079    system_i/divider_0/inst/data_div_reg2_inferred__0/i___4_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.629 r  system_i/divider_0/inst/i__i_48/CO[3]
                         net (fo=1, routed)           0.000    23.629    system_i/divider_0/inst/i__i_48_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.743 r  system_i/divider_0/inst/i__i_10__6/CO[3]
                         net (fo=1, routed)           0.000    23.743    system_i/divider_0/inst/i__i_10__6_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.857 r  system_i/divider_0/inst/i__i_5__3/CO[3]
                         net (fo=1, routed)           0.000    23.857    system_i/divider_0/inst/i__i_5__3_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.971 r  system_i/divider_0/inst/i__i_2__6/CO[3]
                         net (fo=1, routed)           0.000    23.971    system_i/divider_0/inst/i__i_2__6_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.128 r  system_i/divider_0/inst/i__i_1__5/CO[1]
                         net (fo=22, routed)          0.797    24.925    system_i/divider_0/inst/data_div_reg10_in[8]
    SLICE_X18Y36         LUT5 (Prop_lut5_I1_O)        0.329    25.254 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___3/O
                         net (fo=1, routed)           0.000    25.254    system_i/divider_0/inst/data_div_reg2_inferred__0/i___3_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.804 r  system_i/divider_0/inst/i__i_43/CO[3]
                         net (fo=1, routed)           0.000    25.804    system_i/divider_0/inst/i__i_43_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.918 r  system_i/divider_0/inst/i__i_33/CO[3]
                         net (fo=1, routed)           0.000    25.918    system_i/divider_0/inst/i__i_33_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.032 r  system_i/divider_0/inst/i__i_5__4/CO[3]
                         net (fo=1, routed)           0.000    26.032    system_i/divider_0/inst/i__i_5__4_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.146 r  system_i/divider_0/inst/i__i_2__7/CO[3]
                         net (fo=1, routed)           0.000    26.146    system_i/divider_0/inst/i__i_2__7_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.303 r  system_i/divider_0/inst/i__i_1__6/CO[1]
                         net (fo=22, routed)          0.838    27.142    system_i/divider_0/inst/data_div_reg10_in[7]
    SLICE_X19Y37         LUT5 (Prop_lut5_I1_O)        0.329    27.471 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___2/O
                         net (fo=1, routed)           0.000    27.471    system_i/divider_0/inst/data_div_reg2_inferred__0/i___2_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.021 r  system_i/divider_0/inst/i__i_38/CO[3]
                         net (fo=1, routed)           0.000    28.021    system_i/divider_0/inst/i__i_38_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.135 r  system_i/divider_0/inst/i__i_28/CO[3]
                         net (fo=1, routed)           0.000    28.135    system_i/divider_0/inst/i__i_28_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.249 r  system_i/divider_0/inst/i__i_18/CO[3]
                         net (fo=1, routed)           0.000    28.249    system_i/divider_0/inst/i__i_18_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.363 r  system_i/divider_0/inst/i__i_2__8/CO[3]
                         net (fo=1, routed)           0.000    28.363    system_i/divider_0/inst/i__i_2__8_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.520 r  system_i/divider_0/inst/i__i_1__7/CO[1]
                         net (fo=22, routed)          0.869    29.389    system_i/divider_0/inst/data_div_reg10_in[6]
    SLICE_X20Y37         LUT5 (Prop_lut5_I0_O)        0.329    29.718 r  system_i/divider_0/inst/i__i_41/O
                         net (fo=1, routed)           0.000    29.718    system_i/divider_0/inst/i__i_41_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.251 r  system_i/divider_0/inst/i__i_23/CO[3]
                         net (fo=1, routed)           0.000    30.251    system_i/divider_0/inst/i__i_23_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.368 r  system_i/divider_0/inst/i__i_13/CO[3]
                         net (fo=1, routed)           0.000    30.368    system_i/divider_0/inst/i__i_13_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.485 r  system_i/divider_0/inst/i__i_4/CO[3]
                         net (fo=1, routed)           0.000    30.485    system_i/divider_0/inst/i__i_4_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.642 r  system_i/divider_0/inst/i__i_1__8/CO[1]
                         net (fo=22, routed)          0.793    31.435    system_i/divider_0/inst/data_div_reg10_in[5]
    SLICE_X22Y38         LUT5 (Prop_lut5_I1_O)        0.332    31.767 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___0/O
                         net (fo=1, routed)           0.000    31.767    system_i/divider_0/inst/data_div_reg2_inferred__0/i___0_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.317 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.317    system_i/divider_0/inst/data_div_reg1__956_carry_i_31_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.431 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.431    system_i/divider_0/inst/data_div_reg1__956_carry_i_26_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.545 r  system_i/divider_0/inst/i__i_12/CO[3]
                         net (fo=1, routed)           0.000    32.545    system_i/divider_0/inst/i__i_12_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.659 r  system_i/divider_0/inst/i__i_3__1/CO[3]
                         net (fo=1, routed)           0.000    32.659    system_i/divider_0/inst/i__i_3__1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.816 r  system_i/divider_0/inst/i__i_1__9/CO[1]
                         net (fo=22, routed)          0.825    33.640    system_i/divider_0/inst/data_div_reg10_in[4]
    SLICE_X21Y40         LUT5 (Prop_lut5_I1_O)        0.329    33.969 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i_/O
                         net (fo=1, routed)           0.000    33.969    system_i/divider_0/inst/data_div_reg2_inferred__0/i__n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.519 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.519    system_i/divider_0/inst/data_div_reg1__956_carry_i_21_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.633 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.633    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.747 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.747    system_i/divider_0/inst/data_div_reg1__956_carry_i_16_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.861 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.861    system_i/divider_0/inst/data_div_reg_reg[3]_i_3_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.018 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_2/CO[1]
                         net (fo=22, routed)          0.851    35.869    system_i/divider_0/inst/data_div_reg10_in[3]
    SLICE_X20Y41         LUT3 (Prop_lut3_I0_O)        0.329    36.198 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_25/O
                         net (fo=1, routed)           0.000    36.198    system_i/divider_0/inst/data_div_reg1__956_carry_i_25_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.731 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.731    system_i/divider_0/inst/data_div_reg1__956_carry_i_11_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.848 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.848    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.965 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.965    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.082 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    37.082    system_i/divider_0/inst/data_div_reg1__956_carry_i_8_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.239 r  system_i/divider_0/inst/data_div_reg_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.868    38.107    system_i/divider_0/inst/data_div_reg10_in[2]
    SLICE_X18Y41         LUT2 (Prop_lut2_I1_O)        0.332    38.439 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_15/O
                         net (fo=1, routed)           0.000    38.439    system_i/divider_0/inst/data_div_reg1__956_carry_i_15_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.989 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.989    system_i/divider_0/inst/data_div_reg1__956_carry_i_2_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.103 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.103    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.217 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.217    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.331 r  system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.331    system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.488 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_1/CO[1]
                         net (fo=22, routed)          0.862    40.350    system_i/divider_0/inst/data_div_reg10_in[1]
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.329    40.679 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_7/O
                         net (fo=1, routed)           0.000    40.679    system_i/divider_0/inst/data_div_reg1__956_carry_i_7_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.211 r  system_i/divider_0/inst/data_div_reg1__956_carry/CO[3]
                         net (fo=1, routed)           0.000    41.211    system_i/divider_0/inst/data_div_reg1__956_carry_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.325 r  system_i/divider_0/inst/data_div_reg1__956_carry__0/CO[3]
                         net (fo=1, routed)           0.000    41.325    system_i/divider_0/inst/data_div_reg1__956_carry__0_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.439 r  system_i/divider_0/inst/data_div_reg1__956_carry__1/CO[3]
                         net (fo=1, routed)           0.000    41.439    system_i/divider_0/inst/data_div_reg1__956_carry__1_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.553 r  system_i/divider_0/inst/data_div_reg1__956_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.553    system_i/divider_0/inst/data_div_reg1__956_carry__2_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.824 f  system_i/divider_0/inst/data_div_reg1__956_carry__3/CO[0]
                         net (fo=2, routed)           0.330    42.154    system_i/divider_0/inst/data_div_reg10_in[0]
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.373    42.527 r  system_i/divider_0/inst/data_div_reg[4]_i_3/O
                         net (fo=1, routed)           0.189    42.716    system_i/divider_0/inst/data_div_reg[4]_i_3_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    43.296 r  system_i/divider_0/inst/data_div_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.296    system_i/divider_0/inst/data_div_reg_reg[4]_i_2_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.410 r  system_i/divider_0/inst/data_div_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.410    system_i/divider_0/inst/data_div_reg_reg[8]_i_2_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    43.723 r  system_i/divider_0/inst/data_div_reg_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.288    44.011    system_i/divider_0/inst/data_div_reg1[12]
    SLICE_X17Y48         LUT6 (Prop_lut6_I3_O)        0.306    44.317 r  system_i/divider_0/inst/data_div_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    44.317    system_i/divider_0/inst/p_0_in[12]
    SLICE_X17Y48         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        1.501    12.413    system_i/divider_0/inst/clk
    SLICE_X17Y48         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[12]/C
                         clock pessimism              0.263    12.677    
                         clock uncertainty           -0.035    12.641    
    SLICE_X17Y48         FDRE (Setup_fdre_C_D)        0.031    12.672    system_i/divider_0/inst/data_div_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         12.672    
                         arrival time                         -44.317    
  -------------------------------------------------------------------
                         slack                                -31.645    

Slack (VIOLATED) :        -31.570ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/data_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/divider_0/inst/data_div_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        39.424ns  (logic 25.084ns (63.627%)  route 14.340ns (36.373%))
  Logic Levels:           102  (CARRY4=83 LUT1=2 LUT2=2 LUT3=2 LUT5=12 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    4.819ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        1.658     4.819    system_i/divider_0/inst/clk
    SLICE_X24Y31         FDRE                                         r  system_i/divider_0/inst/data_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDRE (Prop_fdre_C_Q)         0.518     5.337 f  system_i/divider_0/inst/data_b_reg[0]/Q
                         net (fo=33, routed)          0.205     5.542    system_i/divider_0/inst/data_b[0]
    SLICE_X25Y31         LUT1 (Prop_lut1_I0_O)        0.124     5.666 r  system_i/divider_0/inst/i__carry_i_1/O
                         net (fo=1, routed)           0.189     5.855    system_i/divider_0/inst/i__carry_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.450 r  system_i/divider_0/inst/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.450    system_i/divider_0/inst/_inferred__0/i__carry_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.567 r  system_i/divider_0/inst/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.567    system_i/divider_0/inst/_inferred__0/i__carry__0_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.786 f  system_i/divider_0/inst/_inferred__0/i__carry__1/O[0]
                         net (fo=17, routed)          0.804     7.591    system_i/divider_0/inst/_inferred__0/i__carry__1_n_7
    SLICE_X23Y33         LUT3 (Prop_lut3_I2_O)        0.295     7.886 r  system_i/divider_0/inst/data_div_reg1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.886    system_i/divider_0/inst/data_div_reg1_carry__1_i_7_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.436 r  system_i/divider_0/inst/data_div_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.436    system_i/divider_0/inst/data_div_reg1_carry__1_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.550 r  system_i/divider_0/inst/data_div_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.550    system_i/divider_0/inst/data_div_reg1_carry__2_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.821 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_2/CO[0]
                         net (fo=22, routed)          0.670     9.491    system_i/divider_0/inst/data_div_reg10_in[15]
    SLICE_X22Y33         LUT5 (Prop_lut5_I0_O)        0.373     9.864 r  system_i/divider_0/inst/i__i_23__1/O
                         net (fo=1, routed)           0.000     9.864    system_i/divider_0/inst/i__i_23__1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.414 r  system_i/divider_0/inst/i__i_15/CO[3]
                         net (fo=1, routed)           0.000    10.414    system_i/divider_0/inst/i__i_15_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.528 r  system_i/divider_0/inst/i__i_10__0/CO[3]
                         net (fo=1, routed)           0.000    10.528    system_i/divider_0/inst/i__i_10__0_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.642 r  system_i/divider_0/inst/i__i_10__0__0/CO[3]
                         net (fo=1, routed)           0.000    10.642    system_i/divider_0/inst/i__i_10__0__0_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.756 r  system_i/divider_0/inst/i__i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.756    system_i/divider_0/inst/i__i_2__2_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.913 r  system_i/divider_0/inst/i__i_1/CO[1]
                         net (fo=22, routed)          0.818    11.731    system_i/divider_0/inst/data_div_reg10_in[14]
    SLICE_X21Y35         LUT5 (Prop_lut5_I1_O)        0.329    12.060 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___9/O
                         net (fo=1, routed)           0.000    12.060    system_i/divider_0/inst/data_div_reg2_inferred__0/i___9_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.610 r  system_i/divider_0/inst/i__i_15__0/CO[3]
                         net (fo=1, routed)           0.000    12.610    system_i/divider_0/inst/i__i_15__0_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.724 r  system_i/divider_0/inst/i__i_10__1/CO[3]
                         net (fo=1, routed)           0.000    12.724    system_i/divider_0/inst/i__i_10__1_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.838 r  system_i/divider_0/inst/i__i_5/CO[3]
                         net (fo=1, routed)           0.000    12.838    system_i/divider_0/inst/i__i_5_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.952 r  system_i/divider_0/inst/i__i_3/CO[3]
                         net (fo=1, routed)           0.000    12.952    system_i/divider_0/inst/i__i_3_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.109 r  system_i/divider_0/inst/i__i_1__0/CO[1]
                         net (fo=22, routed)          0.992    14.101    system_i/divider_0/inst/data_div_reg10_in[13]
    SLICE_X21Y30         LUT5 (Prop_lut5_I1_O)        0.329    14.430 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___8/O
                         net (fo=1, routed)           0.000    14.430    system_i/divider_0/inst/data_div_reg2_inferred__0/i___8_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.980 r  system_i/divider_0/inst/i__i_20/CO[3]
                         net (fo=1, routed)           0.000    14.980    system_i/divider_0/inst/i__i_20_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.094 r  system_i/divider_0/inst/i__i_10__2/CO[3]
                         net (fo=1, routed)           0.000    15.094    system_i/divider_0/inst/i__i_10__2_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.208 r  system_i/divider_0/inst/i__i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.208    system_i/divider_0/inst/i__i_5__0_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.322 r  system_i/divider_0/inst/i__i_2__3/CO[3]
                         net (fo=1, routed)           0.000    15.322    system_i/divider_0/inst/i__i_2__3_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.479 r  system_i/divider_0/inst/i__i_1__1/CO[1]
                         net (fo=22, routed)          0.815    16.294    system_i/divider_0/inst/data_div_reg10_in[12]
    SLICE_X20Y30         LUT5 (Prop_lut5_I1_O)        0.329    16.623 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___7/O
                         net (fo=1, routed)           0.000    16.623    system_i/divider_0/inst/data_div_reg2_inferred__0/i___7_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.156 r  system_i/divider_0/inst/i__i_15__1/CO[3]
                         net (fo=1, routed)           0.000    17.156    system_i/divider_0/inst/i__i_15__1_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.273 r  system_i/divider_0/inst/i__i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.273    system_i/divider_0/inst/i__i_15__2_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.390 r  system_i/divider_0/inst/i__i_5__1/CO[3]
                         net (fo=1, routed)           0.000    17.390    system_i/divider_0/inst/i__i_5__1_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.507 r  system_i/divider_0/inst/i__i_2__4/CO[3]
                         net (fo=1, routed)           0.000    17.507    system_i/divider_0/inst/i__i_2__4_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.664 r  system_i/divider_0/inst/i__i_1__2/CO[1]
                         net (fo=22, routed)          0.790    18.454    system_i/divider_0/inst/data_div_reg10_in[11]
    SLICE_X19Y32         LUT5 (Prop_lut5_I1_O)        0.332    18.786 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___6/O
                         net (fo=1, routed)           0.000    18.786    system_i/divider_0/inst/data_div_reg2_inferred__0/i___6_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.336 r  system_i/divider_0/inst/i__i_15__3/CO[3]
                         net (fo=1, routed)           0.000    19.336    system_i/divider_0/inst/i__i_15__3_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.450 r  system_i/divider_0/inst/i__i_10__3/CO[3]
                         net (fo=1, routed)           0.000    19.450    system_i/divider_0/inst/i__i_10__3_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.564 r  system_i/divider_0/inst/i__i_10__4/CO[3]
                         net (fo=1, routed)           0.000    19.564    system_i/divider_0/inst/i__i_10__4_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.678 r  system_i/divider_0/inst/i__i_2__5/CO[3]
                         net (fo=1, routed)           0.000    19.678    system_i/divider_0/inst/i__i_2__5_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.835 r  system_i/divider_0/inst/i__i_1__3/CO[1]
                         net (fo=22, routed)          0.756    20.591    system_i/divider_0/inst/data_div_reg10_in[10]
    SLICE_X16Y33         LUT5 (Prop_lut5_I1_O)        0.329    20.920 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___5/O
                         net (fo=1, routed)           0.000    20.920    system_i/divider_0/inst/data_div_reg2_inferred__0/i___5_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.453 r  system_i/divider_0/inst/i__i_15__4/CO[3]
                         net (fo=1, routed)           0.000    21.453    system_i/divider_0/inst/i__i_15__4_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.570 r  system_i/divider_0/inst/i__i_10__5/CO[3]
                         net (fo=1, routed)           0.000    21.570    system_i/divider_0/inst/i__i_10__5_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.687 r  system_i/divider_0/inst/i__i_5__2/CO[3]
                         net (fo=1, routed)           0.000    21.687    system_i/divider_0/inst/i__i_5__2_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.804 r  system_i/divider_0/inst/i__i_3__0/CO[3]
                         net (fo=1, routed)           0.000    21.804    system_i/divider_0/inst/i__i_3__0_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.961 r  system_i/divider_0/inst/i__i_1__4/CO[1]
                         net (fo=22, routed)          0.786    22.747    system_i/divider_0/inst/data_div_reg10_in[9]
    SLICE_X17Y34         LUT5 (Prop_lut5_I1_O)        0.332    23.079 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___4/O
                         net (fo=1, routed)           0.000    23.079    system_i/divider_0/inst/data_div_reg2_inferred__0/i___4_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.629 r  system_i/divider_0/inst/i__i_48/CO[3]
                         net (fo=1, routed)           0.000    23.629    system_i/divider_0/inst/i__i_48_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.743 r  system_i/divider_0/inst/i__i_10__6/CO[3]
                         net (fo=1, routed)           0.000    23.743    system_i/divider_0/inst/i__i_10__6_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.857 r  system_i/divider_0/inst/i__i_5__3/CO[3]
                         net (fo=1, routed)           0.000    23.857    system_i/divider_0/inst/i__i_5__3_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.971 r  system_i/divider_0/inst/i__i_2__6/CO[3]
                         net (fo=1, routed)           0.000    23.971    system_i/divider_0/inst/i__i_2__6_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.128 r  system_i/divider_0/inst/i__i_1__5/CO[1]
                         net (fo=22, routed)          0.797    24.925    system_i/divider_0/inst/data_div_reg10_in[8]
    SLICE_X18Y36         LUT5 (Prop_lut5_I1_O)        0.329    25.254 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___3/O
                         net (fo=1, routed)           0.000    25.254    system_i/divider_0/inst/data_div_reg2_inferred__0/i___3_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.804 r  system_i/divider_0/inst/i__i_43/CO[3]
                         net (fo=1, routed)           0.000    25.804    system_i/divider_0/inst/i__i_43_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.918 r  system_i/divider_0/inst/i__i_33/CO[3]
                         net (fo=1, routed)           0.000    25.918    system_i/divider_0/inst/i__i_33_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.032 r  system_i/divider_0/inst/i__i_5__4/CO[3]
                         net (fo=1, routed)           0.000    26.032    system_i/divider_0/inst/i__i_5__4_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.146 r  system_i/divider_0/inst/i__i_2__7/CO[3]
                         net (fo=1, routed)           0.000    26.146    system_i/divider_0/inst/i__i_2__7_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.303 r  system_i/divider_0/inst/i__i_1__6/CO[1]
                         net (fo=22, routed)          0.838    27.142    system_i/divider_0/inst/data_div_reg10_in[7]
    SLICE_X19Y37         LUT5 (Prop_lut5_I1_O)        0.329    27.471 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___2/O
                         net (fo=1, routed)           0.000    27.471    system_i/divider_0/inst/data_div_reg2_inferred__0/i___2_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.021 r  system_i/divider_0/inst/i__i_38/CO[3]
                         net (fo=1, routed)           0.000    28.021    system_i/divider_0/inst/i__i_38_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.135 r  system_i/divider_0/inst/i__i_28/CO[3]
                         net (fo=1, routed)           0.000    28.135    system_i/divider_0/inst/i__i_28_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.249 r  system_i/divider_0/inst/i__i_18/CO[3]
                         net (fo=1, routed)           0.000    28.249    system_i/divider_0/inst/i__i_18_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.363 r  system_i/divider_0/inst/i__i_2__8/CO[3]
                         net (fo=1, routed)           0.000    28.363    system_i/divider_0/inst/i__i_2__8_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.520 r  system_i/divider_0/inst/i__i_1__7/CO[1]
                         net (fo=22, routed)          0.869    29.389    system_i/divider_0/inst/data_div_reg10_in[6]
    SLICE_X20Y37         LUT5 (Prop_lut5_I0_O)        0.329    29.718 r  system_i/divider_0/inst/i__i_41/O
                         net (fo=1, routed)           0.000    29.718    system_i/divider_0/inst/i__i_41_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.251 r  system_i/divider_0/inst/i__i_23/CO[3]
                         net (fo=1, routed)           0.000    30.251    system_i/divider_0/inst/i__i_23_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.368 r  system_i/divider_0/inst/i__i_13/CO[3]
                         net (fo=1, routed)           0.000    30.368    system_i/divider_0/inst/i__i_13_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.485 r  system_i/divider_0/inst/i__i_4/CO[3]
                         net (fo=1, routed)           0.000    30.485    system_i/divider_0/inst/i__i_4_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.642 r  system_i/divider_0/inst/i__i_1__8/CO[1]
                         net (fo=22, routed)          0.793    31.435    system_i/divider_0/inst/data_div_reg10_in[5]
    SLICE_X22Y38         LUT5 (Prop_lut5_I1_O)        0.332    31.767 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___0/O
                         net (fo=1, routed)           0.000    31.767    system_i/divider_0/inst/data_div_reg2_inferred__0/i___0_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.317 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.317    system_i/divider_0/inst/data_div_reg1__956_carry_i_31_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.431 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.431    system_i/divider_0/inst/data_div_reg1__956_carry_i_26_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.545 r  system_i/divider_0/inst/i__i_12/CO[3]
                         net (fo=1, routed)           0.000    32.545    system_i/divider_0/inst/i__i_12_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.659 r  system_i/divider_0/inst/i__i_3__1/CO[3]
                         net (fo=1, routed)           0.000    32.659    system_i/divider_0/inst/i__i_3__1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.816 r  system_i/divider_0/inst/i__i_1__9/CO[1]
                         net (fo=22, routed)          0.825    33.640    system_i/divider_0/inst/data_div_reg10_in[4]
    SLICE_X21Y40         LUT5 (Prop_lut5_I1_O)        0.329    33.969 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i_/O
                         net (fo=1, routed)           0.000    33.969    system_i/divider_0/inst/data_div_reg2_inferred__0/i__n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.519 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.519    system_i/divider_0/inst/data_div_reg1__956_carry_i_21_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.633 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.633    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.747 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.747    system_i/divider_0/inst/data_div_reg1__956_carry_i_16_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.861 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.861    system_i/divider_0/inst/data_div_reg_reg[3]_i_3_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.018 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_2/CO[1]
                         net (fo=22, routed)          0.851    35.869    system_i/divider_0/inst/data_div_reg10_in[3]
    SLICE_X20Y41         LUT3 (Prop_lut3_I0_O)        0.329    36.198 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_25/O
                         net (fo=1, routed)           0.000    36.198    system_i/divider_0/inst/data_div_reg1__956_carry_i_25_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.731 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.731    system_i/divider_0/inst/data_div_reg1__956_carry_i_11_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.848 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.848    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.965 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.965    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.082 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    37.082    system_i/divider_0/inst/data_div_reg1__956_carry_i_8_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.239 r  system_i/divider_0/inst/data_div_reg_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.868    38.107    system_i/divider_0/inst/data_div_reg10_in[2]
    SLICE_X18Y41         LUT2 (Prop_lut2_I1_O)        0.332    38.439 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_15/O
                         net (fo=1, routed)           0.000    38.439    system_i/divider_0/inst/data_div_reg1__956_carry_i_15_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.989 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.989    system_i/divider_0/inst/data_div_reg1__956_carry_i_2_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.103 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.103    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.217 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.217    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.331 r  system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.331    system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.488 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_1/CO[1]
                         net (fo=22, routed)          0.862    40.350    system_i/divider_0/inst/data_div_reg10_in[1]
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.329    40.679 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_7/O
                         net (fo=1, routed)           0.000    40.679    system_i/divider_0/inst/data_div_reg1__956_carry_i_7_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.211 r  system_i/divider_0/inst/data_div_reg1__956_carry/CO[3]
                         net (fo=1, routed)           0.000    41.211    system_i/divider_0/inst/data_div_reg1__956_carry_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.325 r  system_i/divider_0/inst/data_div_reg1__956_carry__0/CO[3]
                         net (fo=1, routed)           0.000    41.325    system_i/divider_0/inst/data_div_reg1__956_carry__0_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.439 r  system_i/divider_0/inst/data_div_reg1__956_carry__1/CO[3]
                         net (fo=1, routed)           0.000    41.439    system_i/divider_0/inst/data_div_reg1__956_carry__1_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.553 r  system_i/divider_0/inst/data_div_reg1__956_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.553    system_i/divider_0/inst/data_div_reg1__956_carry__2_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.824 f  system_i/divider_0/inst/data_div_reg1__956_carry__3/CO[0]
                         net (fo=2, routed)           0.330    42.154    system_i/divider_0/inst/data_div_reg10_in[0]
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.373    42.527 r  system_i/divider_0/inst/data_div_reg[4]_i_3/O
                         net (fo=1, routed)           0.189    42.716    system_i/divider_0/inst/data_div_reg[4]_i_3_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    43.296 r  system_i/divider_0/inst/data_div_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.296    system_i/divider_0/inst/data_div_reg_reg[4]_i_2_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.410 r  system_i/divider_0/inst/data_div_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.410    system_i/divider_0/inst/data_div_reg_reg[8]_i_2_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.649 r  system_i/divider_0/inst/data_div_reg_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.292    43.941    system_i/divider_0/inst/data_div_reg1[11]
    SLICE_X17Y48         LUT6 (Prop_lut6_I3_O)        0.302    44.243 r  system_i/divider_0/inst/data_div_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    44.243    system_i/divider_0/inst/p_0_in[11]
    SLICE_X17Y48         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        1.501    12.413    system_i/divider_0/inst/clk
    SLICE_X17Y48         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[11]/C
                         clock pessimism              0.263    12.677    
                         clock uncertainty           -0.035    12.641    
    SLICE_X17Y48         FDRE (Setup_fdre_C_D)        0.032    12.673    system_i/divider_0/inst/data_div_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         12.673    
                         arrival time                         -44.243    
  -------------------------------------------------------------------
                         slack                                -31.570    

Slack (VIOLATED) :        -31.564ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/data_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/divider_0/inst/data_div_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        39.417ns  (logic 25.066ns (63.591%)  route 14.351ns (36.409%))
  Logic Levels:           101  (CARRY4=82 LUT1=2 LUT2=2 LUT3=2 LUT5=12 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    4.819ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        1.658     4.819    system_i/divider_0/inst/clk
    SLICE_X24Y31         FDRE                                         r  system_i/divider_0/inst/data_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDRE (Prop_fdre_C_Q)         0.518     5.337 f  system_i/divider_0/inst/data_b_reg[0]/Q
                         net (fo=33, routed)          0.205     5.542    system_i/divider_0/inst/data_b[0]
    SLICE_X25Y31         LUT1 (Prop_lut1_I0_O)        0.124     5.666 r  system_i/divider_0/inst/i__carry_i_1/O
                         net (fo=1, routed)           0.189     5.855    system_i/divider_0/inst/i__carry_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.450 r  system_i/divider_0/inst/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.450    system_i/divider_0/inst/_inferred__0/i__carry_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.567 r  system_i/divider_0/inst/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.567    system_i/divider_0/inst/_inferred__0/i__carry__0_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.786 f  system_i/divider_0/inst/_inferred__0/i__carry__1/O[0]
                         net (fo=17, routed)          0.804     7.591    system_i/divider_0/inst/_inferred__0/i__carry__1_n_7
    SLICE_X23Y33         LUT3 (Prop_lut3_I2_O)        0.295     7.886 r  system_i/divider_0/inst/data_div_reg1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.886    system_i/divider_0/inst/data_div_reg1_carry__1_i_7_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.436 r  system_i/divider_0/inst/data_div_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.436    system_i/divider_0/inst/data_div_reg1_carry__1_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.550 r  system_i/divider_0/inst/data_div_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.550    system_i/divider_0/inst/data_div_reg1_carry__2_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.821 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_2/CO[0]
                         net (fo=22, routed)          0.670     9.491    system_i/divider_0/inst/data_div_reg10_in[15]
    SLICE_X22Y33         LUT5 (Prop_lut5_I0_O)        0.373     9.864 r  system_i/divider_0/inst/i__i_23__1/O
                         net (fo=1, routed)           0.000     9.864    system_i/divider_0/inst/i__i_23__1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.414 r  system_i/divider_0/inst/i__i_15/CO[3]
                         net (fo=1, routed)           0.000    10.414    system_i/divider_0/inst/i__i_15_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.528 r  system_i/divider_0/inst/i__i_10__0/CO[3]
                         net (fo=1, routed)           0.000    10.528    system_i/divider_0/inst/i__i_10__0_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.642 r  system_i/divider_0/inst/i__i_10__0__0/CO[3]
                         net (fo=1, routed)           0.000    10.642    system_i/divider_0/inst/i__i_10__0__0_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.756 r  system_i/divider_0/inst/i__i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.756    system_i/divider_0/inst/i__i_2__2_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.913 r  system_i/divider_0/inst/i__i_1/CO[1]
                         net (fo=22, routed)          0.818    11.731    system_i/divider_0/inst/data_div_reg10_in[14]
    SLICE_X21Y35         LUT5 (Prop_lut5_I1_O)        0.329    12.060 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___9/O
                         net (fo=1, routed)           0.000    12.060    system_i/divider_0/inst/data_div_reg2_inferred__0/i___9_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.610 r  system_i/divider_0/inst/i__i_15__0/CO[3]
                         net (fo=1, routed)           0.000    12.610    system_i/divider_0/inst/i__i_15__0_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.724 r  system_i/divider_0/inst/i__i_10__1/CO[3]
                         net (fo=1, routed)           0.000    12.724    system_i/divider_0/inst/i__i_10__1_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.838 r  system_i/divider_0/inst/i__i_5/CO[3]
                         net (fo=1, routed)           0.000    12.838    system_i/divider_0/inst/i__i_5_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.952 r  system_i/divider_0/inst/i__i_3/CO[3]
                         net (fo=1, routed)           0.000    12.952    system_i/divider_0/inst/i__i_3_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.109 r  system_i/divider_0/inst/i__i_1__0/CO[1]
                         net (fo=22, routed)          0.992    14.101    system_i/divider_0/inst/data_div_reg10_in[13]
    SLICE_X21Y30         LUT5 (Prop_lut5_I1_O)        0.329    14.430 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___8/O
                         net (fo=1, routed)           0.000    14.430    system_i/divider_0/inst/data_div_reg2_inferred__0/i___8_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.980 r  system_i/divider_0/inst/i__i_20/CO[3]
                         net (fo=1, routed)           0.000    14.980    system_i/divider_0/inst/i__i_20_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.094 r  system_i/divider_0/inst/i__i_10__2/CO[3]
                         net (fo=1, routed)           0.000    15.094    system_i/divider_0/inst/i__i_10__2_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.208 r  system_i/divider_0/inst/i__i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.208    system_i/divider_0/inst/i__i_5__0_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.322 r  system_i/divider_0/inst/i__i_2__3/CO[3]
                         net (fo=1, routed)           0.000    15.322    system_i/divider_0/inst/i__i_2__3_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.479 r  system_i/divider_0/inst/i__i_1__1/CO[1]
                         net (fo=22, routed)          0.815    16.294    system_i/divider_0/inst/data_div_reg10_in[12]
    SLICE_X20Y30         LUT5 (Prop_lut5_I1_O)        0.329    16.623 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___7/O
                         net (fo=1, routed)           0.000    16.623    system_i/divider_0/inst/data_div_reg2_inferred__0/i___7_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.156 r  system_i/divider_0/inst/i__i_15__1/CO[3]
                         net (fo=1, routed)           0.000    17.156    system_i/divider_0/inst/i__i_15__1_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.273 r  system_i/divider_0/inst/i__i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.273    system_i/divider_0/inst/i__i_15__2_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.390 r  system_i/divider_0/inst/i__i_5__1/CO[3]
                         net (fo=1, routed)           0.000    17.390    system_i/divider_0/inst/i__i_5__1_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.507 r  system_i/divider_0/inst/i__i_2__4/CO[3]
                         net (fo=1, routed)           0.000    17.507    system_i/divider_0/inst/i__i_2__4_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.664 r  system_i/divider_0/inst/i__i_1__2/CO[1]
                         net (fo=22, routed)          0.790    18.454    system_i/divider_0/inst/data_div_reg10_in[11]
    SLICE_X19Y32         LUT5 (Prop_lut5_I1_O)        0.332    18.786 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___6/O
                         net (fo=1, routed)           0.000    18.786    system_i/divider_0/inst/data_div_reg2_inferred__0/i___6_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.336 r  system_i/divider_0/inst/i__i_15__3/CO[3]
                         net (fo=1, routed)           0.000    19.336    system_i/divider_0/inst/i__i_15__3_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.450 r  system_i/divider_0/inst/i__i_10__3/CO[3]
                         net (fo=1, routed)           0.000    19.450    system_i/divider_0/inst/i__i_10__3_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.564 r  system_i/divider_0/inst/i__i_10__4/CO[3]
                         net (fo=1, routed)           0.000    19.564    system_i/divider_0/inst/i__i_10__4_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.678 r  system_i/divider_0/inst/i__i_2__5/CO[3]
                         net (fo=1, routed)           0.000    19.678    system_i/divider_0/inst/i__i_2__5_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.835 r  system_i/divider_0/inst/i__i_1__3/CO[1]
                         net (fo=22, routed)          0.756    20.591    system_i/divider_0/inst/data_div_reg10_in[10]
    SLICE_X16Y33         LUT5 (Prop_lut5_I1_O)        0.329    20.920 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___5/O
                         net (fo=1, routed)           0.000    20.920    system_i/divider_0/inst/data_div_reg2_inferred__0/i___5_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.453 r  system_i/divider_0/inst/i__i_15__4/CO[3]
                         net (fo=1, routed)           0.000    21.453    system_i/divider_0/inst/i__i_15__4_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.570 r  system_i/divider_0/inst/i__i_10__5/CO[3]
                         net (fo=1, routed)           0.000    21.570    system_i/divider_0/inst/i__i_10__5_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.687 r  system_i/divider_0/inst/i__i_5__2/CO[3]
                         net (fo=1, routed)           0.000    21.687    system_i/divider_0/inst/i__i_5__2_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.804 r  system_i/divider_0/inst/i__i_3__0/CO[3]
                         net (fo=1, routed)           0.000    21.804    system_i/divider_0/inst/i__i_3__0_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.961 r  system_i/divider_0/inst/i__i_1__4/CO[1]
                         net (fo=22, routed)          0.786    22.747    system_i/divider_0/inst/data_div_reg10_in[9]
    SLICE_X17Y34         LUT5 (Prop_lut5_I1_O)        0.332    23.079 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___4/O
                         net (fo=1, routed)           0.000    23.079    system_i/divider_0/inst/data_div_reg2_inferred__0/i___4_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.629 r  system_i/divider_0/inst/i__i_48/CO[3]
                         net (fo=1, routed)           0.000    23.629    system_i/divider_0/inst/i__i_48_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.743 r  system_i/divider_0/inst/i__i_10__6/CO[3]
                         net (fo=1, routed)           0.000    23.743    system_i/divider_0/inst/i__i_10__6_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.857 r  system_i/divider_0/inst/i__i_5__3/CO[3]
                         net (fo=1, routed)           0.000    23.857    system_i/divider_0/inst/i__i_5__3_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.971 r  system_i/divider_0/inst/i__i_2__6/CO[3]
                         net (fo=1, routed)           0.000    23.971    system_i/divider_0/inst/i__i_2__6_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.128 r  system_i/divider_0/inst/i__i_1__5/CO[1]
                         net (fo=22, routed)          0.797    24.925    system_i/divider_0/inst/data_div_reg10_in[8]
    SLICE_X18Y36         LUT5 (Prop_lut5_I1_O)        0.329    25.254 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___3/O
                         net (fo=1, routed)           0.000    25.254    system_i/divider_0/inst/data_div_reg2_inferred__0/i___3_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.804 r  system_i/divider_0/inst/i__i_43/CO[3]
                         net (fo=1, routed)           0.000    25.804    system_i/divider_0/inst/i__i_43_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.918 r  system_i/divider_0/inst/i__i_33/CO[3]
                         net (fo=1, routed)           0.000    25.918    system_i/divider_0/inst/i__i_33_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.032 r  system_i/divider_0/inst/i__i_5__4/CO[3]
                         net (fo=1, routed)           0.000    26.032    system_i/divider_0/inst/i__i_5__4_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.146 r  system_i/divider_0/inst/i__i_2__7/CO[3]
                         net (fo=1, routed)           0.000    26.146    system_i/divider_0/inst/i__i_2__7_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.303 r  system_i/divider_0/inst/i__i_1__6/CO[1]
                         net (fo=22, routed)          0.838    27.142    system_i/divider_0/inst/data_div_reg10_in[7]
    SLICE_X19Y37         LUT5 (Prop_lut5_I1_O)        0.329    27.471 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___2/O
                         net (fo=1, routed)           0.000    27.471    system_i/divider_0/inst/data_div_reg2_inferred__0/i___2_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.021 r  system_i/divider_0/inst/i__i_38/CO[3]
                         net (fo=1, routed)           0.000    28.021    system_i/divider_0/inst/i__i_38_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.135 r  system_i/divider_0/inst/i__i_28/CO[3]
                         net (fo=1, routed)           0.000    28.135    system_i/divider_0/inst/i__i_28_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.249 r  system_i/divider_0/inst/i__i_18/CO[3]
                         net (fo=1, routed)           0.000    28.249    system_i/divider_0/inst/i__i_18_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.363 r  system_i/divider_0/inst/i__i_2__8/CO[3]
                         net (fo=1, routed)           0.000    28.363    system_i/divider_0/inst/i__i_2__8_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.520 r  system_i/divider_0/inst/i__i_1__7/CO[1]
                         net (fo=22, routed)          0.869    29.389    system_i/divider_0/inst/data_div_reg10_in[6]
    SLICE_X20Y37         LUT5 (Prop_lut5_I0_O)        0.329    29.718 r  system_i/divider_0/inst/i__i_41/O
                         net (fo=1, routed)           0.000    29.718    system_i/divider_0/inst/i__i_41_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.251 r  system_i/divider_0/inst/i__i_23/CO[3]
                         net (fo=1, routed)           0.000    30.251    system_i/divider_0/inst/i__i_23_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.368 r  system_i/divider_0/inst/i__i_13/CO[3]
                         net (fo=1, routed)           0.000    30.368    system_i/divider_0/inst/i__i_13_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.485 r  system_i/divider_0/inst/i__i_4/CO[3]
                         net (fo=1, routed)           0.000    30.485    system_i/divider_0/inst/i__i_4_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.642 r  system_i/divider_0/inst/i__i_1__8/CO[1]
                         net (fo=22, routed)          0.793    31.435    system_i/divider_0/inst/data_div_reg10_in[5]
    SLICE_X22Y38         LUT5 (Prop_lut5_I1_O)        0.332    31.767 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___0/O
                         net (fo=1, routed)           0.000    31.767    system_i/divider_0/inst/data_div_reg2_inferred__0/i___0_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.317 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.317    system_i/divider_0/inst/data_div_reg1__956_carry_i_31_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.431 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.431    system_i/divider_0/inst/data_div_reg1__956_carry_i_26_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.545 r  system_i/divider_0/inst/i__i_12/CO[3]
                         net (fo=1, routed)           0.000    32.545    system_i/divider_0/inst/i__i_12_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.659 r  system_i/divider_0/inst/i__i_3__1/CO[3]
                         net (fo=1, routed)           0.000    32.659    system_i/divider_0/inst/i__i_3__1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.816 r  system_i/divider_0/inst/i__i_1__9/CO[1]
                         net (fo=22, routed)          0.825    33.640    system_i/divider_0/inst/data_div_reg10_in[4]
    SLICE_X21Y40         LUT5 (Prop_lut5_I1_O)        0.329    33.969 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i_/O
                         net (fo=1, routed)           0.000    33.969    system_i/divider_0/inst/data_div_reg2_inferred__0/i__n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.519 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.519    system_i/divider_0/inst/data_div_reg1__956_carry_i_21_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.633 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.633    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.747 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.747    system_i/divider_0/inst/data_div_reg1__956_carry_i_16_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.861 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.861    system_i/divider_0/inst/data_div_reg_reg[3]_i_3_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.018 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_2/CO[1]
                         net (fo=22, routed)          0.851    35.869    system_i/divider_0/inst/data_div_reg10_in[3]
    SLICE_X20Y41         LUT3 (Prop_lut3_I0_O)        0.329    36.198 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_25/O
                         net (fo=1, routed)           0.000    36.198    system_i/divider_0/inst/data_div_reg1__956_carry_i_25_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.731 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.731    system_i/divider_0/inst/data_div_reg1__956_carry_i_11_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.848 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.848    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.965 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.965    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.082 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    37.082    system_i/divider_0/inst/data_div_reg1__956_carry_i_8_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.239 r  system_i/divider_0/inst/data_div_reg_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.868    38.107    system_i/divider_0/inst/data_div_reg10_in[2]
    SLICE_X18Y41         LUT2 (Prop_lut2_I1_O)        0.332    38.439 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_15/O
                         net (fo=1, routed)           0.000    38.439    system_i/divider_0/inst/data_div_reg1__956_carry_i_15_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.989 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.989    system_i/divider_0/inst/data_div_reg1__956_carry_i_2_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.103 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.103    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.217 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.217    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.331 r  system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.331    system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.488 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_1/CO[1]
                         net (fo=22, routed)          0.862    40.350    system_i/divider_0/inst/data_div_reg10_in[1]
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.329    40.679 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_7/O
                         net (fo=1, routed)           0.000    40.679    system_i/divider_0/inst/data_div_reg1__956_carry_i_7_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.211 r  system_i/divider_0/inst/data_div_reg1__956_carry/CO[3]
                         net (fo=1, routed)           0.000    41.211    system_i/divider_0/inst/data_div_reg1__956_carry_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.325 r  system_i/divider_0/inst/data_div_reg1__956_carry__0/CO[3]
                         net (fo=1, routed)           0.000    41.325    system_i/divider_0/inst/data_div_reg1__956_carry__0_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.439 r  system_i/divider_0/inst/data_div_reg1__956_carry__1/CO[3]
                         net (fo=1, routed)           0.000    41.439    system_i/divider_0/inst/data_div_reg1__956_carry__1_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.553 r  system_i/divider_0/inst/data_div_reg1__956_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.553    system_i/divider_0/inst/data_div_reg1__956_carry__2_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.824 f  system_i/divider_0/inst/data_div_reg1__956_carry__3/CO[0]
                         net (fo=2, routed)           0.330    42.154    system_i/divider_0/inst/data_div_reg10_in[0]
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.373    42.527 r  system_i/divider_0/inst/data_div_reg[4]_i_3/O
                         net (fo=1, routed)           0.189    42.716    system_i/divider_0/inst/data_div_reg[4]_i_3_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    43.296 r  system_i/divider_0/inst/data_div_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.296    system_i/divider_0/inst/data_div_reg_reg[4]_i_2_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.630 r  system_i/divider_0/inst/data_div_reg_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.303    43.934    system_i/divider_0/inst/data_div_reg1[6]
    SLICE_X18Y48         LUT6 (Prop_lut6_I3_O)        0.303    44.237 r  system_i/divider_0/inst/data_div_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    44.237    system_i/divider_0/inst/p_0_in[6]
    SLICE_X18Y48         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        1.501    12.413    system_i/divider_0/inst/clk
    SLICE_X18Y48         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[6]/C
                         clock pessimism              0.263    12.677    
                         clock uncertainty           -0.035    12.641    
    SLICE_X18Y48         FDRE (Setup_fdre_C_D)        0.031    12.672    system_i/divider_0/inst/data_div_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         12.672    
                         arrival time                         -44.237    
  -------------------------------------------------------------------
                         slack                                -31.564    

Slack (VIOLATED) :        -31.545ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/data_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/divider_0/inst/data_div_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        39.398ns  (logic 25.048ns (63.577%)  route 14.350ns (36.423%))
  Logic Levels:           101  (CARRY4=82 LUT1=2 LUT2=2 LUT3=2 LUT5=12 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 12.412 - 8.000 ) 
    Source Clock Delay      (SCD):    4.819ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        1.658     4.819    system_i/divider_0/inst/clk
    SLICE_X24Y31         FDRE                                         r  system_i/divider_0/inst/data_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDRE (Prop_fdre_C_Q)         0.518     5.337 f  system_i/divider_0/inst/data_b_reg[0]/Q
                         net (fo=33, routed)          0.205     5.542    system_i/divider_0/inst/data_b[0]
    SLICE_X25Y31         LUT1 (Prop_lut1_I0_O)        0.124     5.666 r  system_i/divider_0/inst/i__carry_i_1/O
                         net (fo=1, routed)           0.189     5.855    system_i/divider_0/inst/i__carry_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.450 r  system_i/divider_0/inst/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.450    system_i/divider_0/inst/_inferred__0/i__carry_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.567 r  system_i/divider_0/inst/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.567    system_i/divider_0/inst/_inferred__0/i__carry__0_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.786 f  system_i/divider_0/inst/_inferred__0/i__carry__1/O[0]
                         net (fo=17, routed)          0.804     7.591    system_i/divider_0/inst/_inferred__0/i__carry__1_n_7
    SLICE_X23Y33         LUT3 (Prop_lut3_I2_O)        0.295     7.886 r  system_i/divider_0/inst/data_div_reg1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.886    system_i/divider_0/inst/data_div_reg1_carry__1_i_7_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.436 r  system_i/divider_0/inst/data_div_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.436    system_i/divider_0/inst/data_div_reg1_carry__1_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.550 r  system_i/divider_0/inst/data_div_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.550    system_i/divider_0/inst/data_div_reg1_carry__2_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.821 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_2/CO[0]
                         net (fo=22, routed)          0.670     9.491    system_i/divider_0/inst/data_div_reg10_in[15]
    SLICE_X22Y33         LUT5 (Prop_lut5_I0_O)        0.373     9.864 r  system_i/divider_0/inst/i__i_23__1/O
                         net (fo=1, routed)           0.000     9.864    system_i/divider_0/inst/i__i_23__1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.414 r  system_i/divider_0/inst/i__i_15/CO[3]
                         net (fo=1, routed)           0.000    10.414    system_i/divider_0/inst/i__i_15_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.528 r  system_i/divider_0/inst/i__i_10__0/CO[3]
                         net (fo=1, routed)           0.000    10.528    system_i/divider_0/inst/i__i_10__0_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.642 r  system_i/divider_0/inst/i__i_10__0__0/CO[3]
                         net (fo=1, routed)           0.000    10.642    system_i/divider_0/inst/i__i_10__0__0_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.756 r  system_i/divider_0/inst/i__i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.756    system_i/divider_0/inst/i__i_2__2_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.913 r  system_i/divider_0/inst/i__i_1/CO[1]
                         net (fo=22, routed)          0.818    11.731    system_i/divider_0/inst/data_div_reg10_in[14]
    SLICE_X21Y35         LUT5 (Prop_lut5_I1_O)        0.329    12.060 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___9/O
                         net (fo=1, routed)           0.000    12.060    system_i/divider_0/inst/data_div_reg2_inferred__0/i___9_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.610 r  system_i/divider_0/inst/i__i_15__0/CO[3]
                         net (fo=1, routed)           0.000    12.610    system_i/divider_0/inst/i__i_15__0_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.724 r  system_i/divider_0/inst/i__i_10__1/CO[3]
                         net (fo=1, routed)           0.000    12.724    system_i/divider_0/inst/i__i_10__1_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.838 r  system_i/divider_0/inst/i__i_5/CO[3]
                         net (fo=1, routed)           0.000    12.838    system_i/divider_0/inst/i__i_5_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.952 r  system_i/divider_0/inst/i__i_3/CO[3]
                         net (fo=1, routed)           0.000    12.952    system_i/divider_0/inst/i__i_3_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.109 r  system_i/divider_0/inst/i__i_1__0/CO[1]
                         net (fo=22, routed)          0.992    14.101    system_i/divider_0/inst/data_div_reg10_in[13]
    SLICE_X21Y30         LUT5 (Prop_lut5_I1_O)        0.329    14.430 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___8/O
                         net (fo=1, routed)           0.000    14.430    system_i/divider_0/inst/data_div_reg2_inferred__0/i___8_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.980 r  system_i/divider_0/inst/i__i_20/CO[3]
                         net (fo=1, routed)           0.000    14.980    system_i/divider_0/inst/i__i_20_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.094 r  system_i/divider_0/inst/i__i_10__2/CO[3]
                         net (fo=1, routed)           0.000    15.094    system_i/divider_0/inst/i__i_10__2_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.208 r  system_i/divider_0/inst/i__i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.208    system_i/divider_0/inst/i__i_5__0_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.322 r  system_i/divider_0/inst/i__i_2__3/CO[3]
                         net (fo=1, routed)           0.000    15.322    system_i/divider_0/inst/i__i_2__3_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.479 r  system_i/divider_0/inst/i__i_1__1/CO[1]
                         net (fo=22, routed)          0.815    16.294    system_i/divider_0/inst/data_div_reg10_in[12]
    SLICE_X20Y30         LUT5 (Prop_lut5_I1_O)        0.329    16.623 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___7/O
                         net (fo=1, routed)           0.000    16.623    system_i/divider_0/inst/data_div_reg2_inferred__0/i___7_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.156 r  system_i/divider_0/inst/i__i_15__1/CO[3]
                         net (fo=1, routed)           0.000    17.156    system_i/divider_0/inst/i__i_15__1_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.273 r  system_i/divider_0/inst/i__i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.273    system_i/divider_0/inst/i__i_15__2_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.390 r  system_i/divider_0/inst/i__i_5__1/CO[3]
                         net (fo=1, routed)           0.000    17.390    system_i/divider_0/inst/i__i_5__1_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.507 r  system_i/divider_0/inst/i__i_2__4/CO[3]
                         net (fo=1, routed)           0.000    17.507    system_i/divider_0/inst/i__i_2__4_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.664 r  system_i/divider_0/inst/i__i_1__2/CO[1]
                         net (fo=22, routed)          0.790    18.454    system_i/divider_0/inst/data_div_reg10_in[11]
    SLICE_X19Y32         LUT5 (Prop_lut5_I1_O)        0.332    18.786 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___6/O
                         net (fo=1, routed)           0.000    18.786    system_i/divider_0/inst/data_div_reg2_inferred__0/i___6_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.336 r  system_i/divider_0/inst/i__i_15__3/CO[3]
                         net (fo=1, routed)           0.000    19.336    system_i/divider_0/inst/i__i_15__3_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.450 r  system_i/divider_0/inst/i__i_10__3/CO[3]
                         net (fo=1, routed)           0.000    19.450    system_i/divider_0/inst/i__i_10__3_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.564 r  system_i/divider_0/inst/i__i_10__4/CO[3]
                         net (fo=1, routed)           0.000    19.564    system_i/divider_0/inst/i__i_10__4_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.678 r  system_i/divider_0/inst/i__i_2__5/CO[3]
                         net (fo=1, routed)           0.000    19.678    system_i/divider_0/inst/i__i_2__5_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.835 r  system_i/divider_0/inst/i__i_1__3/CO[1]
                         net (fo=22, routed)          0.756    20.591    system_i/divider_0/inst/data_div_reg10_in[10]
    SLICE_X16Y33         LUT5 (Prop_lut5_I1_O)        0.329    20.920 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___5/O
                         net (fo=1, routed)           0.000    20.920    system_i/divider_0/inst/data_div_reg2_inferred__0/i___5_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.453 r  system_i/divider_0/inst/i__i_15__4/CO[3]
                         net (fo=1, routed)           0.000    21.453    system_i/divider_0/inst/i__i_15__4_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.570 r  system_i/divider_0/inst/i__i_10__5/CO[3]
                         net (fo=1, routed)           0.000    21.570    system_i/divider_0/inst/i__i_10__5_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.687 r  system_i/divider_0/inst/i__i_5__2/CO[3]
                         net (fo=1, routed)           0.000    21.687    system_i/divider_0/inst/i__i_5__2_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.804 r  system_i/divider_0/inst/i__i_3__0/CO[3]
                         net (fo=1, routed)           0.000    21.804    system_i/divider_0/inst/i__i_3__0_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.961 r  system_i/divider_0/inst/i__i_1__4/CO[1]
                         net (fo=22, routed)          0.786    22.747    system_i/divider_0/inst/data_div_reg10_in[9]
    SLICE_X17Y34         LUT5 (Prop_lut5_I1_O)        0.332    23.079 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___4/O
                         net (fo=1, routed)           0.000    23.079    system_i/divider_0/inst/data_div_reg2_inferred__0/i___4_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.629 r  system_i/divider_0/inst/i__i_48/CO[3]
                         net (fo=1, routed)           0.000    23.629    system_i/divider_0/inst/i__i_48_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.743 r  system_i/divider_0/inst/i__i_10__6/CO[3]
                         net (fo=1, routed)           0.000    23.743    system_i/divider_0/inst/i__i_10__6_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.857 r  system_i/divider_0/inst/i__i_5__3/CO[3]
                         net (fo=1, routed)           0.000    23.857    system_i/divider_0/inst/i__i_5__3_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.971 r  system_i/divider_0/inst/i__i_2__6/CO[3]
                         net (fo=1, routed)           0.000    23.971    system_i/divider_0/inst/i__i_2__6_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.128 r  system_i/divider_0/inst/i__i_1__5/CO[1]
                         net (fo=22, routed)          0.797    24.925    system_i/divider_0/inst/data_div_reg10_in[8]
    SLICE_X18Y36         LUT5 (Prop_lut5_I1_O)        0.329    25.254 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___3/O
                         net (fo=1, routed)           0.000    25.254    system_i/divider_0/inst/data_div_reg2_inferred__0/i___3_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.804 r  system_i/divider_0/inst/i__i_43/CO[3]
                         net (fo=1, routed)           0.000    25.804    system_i/divider_0/inst/i__i_43_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.918 r  system_i/divider_0/inst/i__i_33/CO[3]
                         net (fo=1, routed)           0.000    25.918    system_i/divider_0/inst/i__i_33_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.032 r  system_i/divider_0/inst/i__i_5__4/CO[3]
                         net (fo=1, routed)           0.000    26.032    system_i/divider_0/inst/i__i_5__4_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.146 r  system_i/divider_0/inst/i__i_2__7/CO[3]
                         net (fo=1, routed)           0.000    26.146    system_i/divider_0/inst/i__i_2__7_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.303 r  system_i/divider_0/inst/i__i_1__6/CO[1]
                         net (fo=22, routed)          0.838    27.142    system_i/divider_0/inst/data_div_reg10_in[7]
    SLICE_X19Y37         LUT5 (Prop_lut5_I1_O)        0.329    27.471 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___2/O
                         net (fo=1, routed)           0.000    27.471    system_i/divider_0/inst/data_div_reg2_inferred__0/i___2_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.021 r  system_i/divider_0/inst/i__i_38/CO[3]
                         net (fo=1, routed)           0.000    28.021    system_i/divider_0/inst/i__i_38_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.135 r  system_i/divider_0/inst/i__i_28/CO[3]
                         net (fo=1, routed)           0.000    28.135    system_i/divider_0/inst/i__i_28_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.249 r  system_i/divider_0/inst/i__i_18/CO[3]
                         net (fo=1, routed)           0.000    28.249    system_i/divider_0/inst/i__i_18_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.363 r  system_i/divider_0/inst/i__i_2__8/CO[3]
                         net (fo=1, routed)           0.000    28.363    system_i/divider_0/inst/i__i_2__8_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.520 r  system_i/divider_0/inst/i__i_1__7/CO[1]
                         net (fo=22, routed)          0.869    29.389    system_i/divider_0/inst/data_div_reg10_in[6]
    SLICE_X20Y37         LUT5 (Prop_lut5_I0_O)        0.329    29.718 r  system_i/divider_0/inst/i__i_41/O
                         net (fo=1, routed)           0.000    29.718    system_i/divider_0/inst/i__i_41_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.251 r  system_i/divider_0/inst/i__i_23/CO[3]
                         net (fo=1, routed)           0.000    30.251    system_i/divider_0/inst/i__i_23_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.368 r  system_i/divider_0/inst/i__i_13/CO[3]
                         net (fo=1, routed)           0.000    30.368    system_i/divider_0/inst/i__i_13_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.485 r  system_i/divider_0/inst/i__i_4/CO[3]
                         net (fo=1, routed)           0.000    30.485    system_i/divider_0/inst/i__i_4_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.642 r  system_i/divider_0/inst/i__i_1__8/CO[1]
                         net (fo=22, routed)          0.793    31.435    system_i/divider_0/inst/data_div_reg10_in[5]
    SLICE_X22Y38         LUT5 (Prop_lut5_I1_O)        0.332    31.767 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___0/O
                         net (fo=1, routed)           0.000    31.767    system_i/divider_0/inst/data_div_reg2_inferred__0/i___0_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.317 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.317    system_i/divider_0/inst/data_div_reg1__956_carry_i_31_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.431 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.431    system_i/divider_0/inst/data_div_reg1__956_carry_i_26_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.545 r  system_i/divider_0/inst/i__i_12/CO[3]
                         net (fo=1, routed)           0.000    32.545    system_i/divider_0/inst/i__i_12_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.659 r  system_i/divider_0/inst/i__i_3__1/CO[3]
                         net (fo=1, routed)           0.000    32.659    system_i/divider_0/inst/i__i_3__1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.816 r  system_i/divider_0/inst/i__i_1__9/CO[1]
                         net (fo=22, routed)          0.825    33.640    system_i/divider_0/inst/data_div_reg10_in[4]
    SLICE_X21Y40         LUT5 (Prop_lut5_I1_O)        0.329    33.969 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i_/O
                         net (fo=1, routed)           0.000    33.969    system_i/divider_0/inst/data_div_reg2_inferred__0/i__n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.519 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.519    system_i/divider_0/inst/data_div_reg1__956_carry_i_21_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.633 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.633    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.747 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.747    system_i/divider_0/inst/data_div_reg1__956_carry_i_16_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.861 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.861    system_i/divider_0/inst/data_div_reg_reg[3]_i_3_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.018 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_2/CO[1]
                         net (fo=22, routed)          0.851    35.869    system_i/divider_0/inst/data_div_reg10_in[3]
    SLICE_X20Y41         LUT3 (Prop_lut3_I0_O)        0.329    36.198 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_25/O
                         net (fo=1, routed)           0.000    36.198    system_i/divider_0/inst/data_div_reg1__956_carry_i_25_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.731 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.731    system_i/divider_0/inst/data_div_reg1__956_carry_i_11_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.848 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.848    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.965 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.965    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.082 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    37.082    system_i/divider_0/inst/data_div_reg1__956_carry_i_8_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.239 r  system_i/divider_0/inst/data_div_reg_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.868    38.107    system_i/divider_0/inst/data_div_reg10_in[2]
    SLICE_X18Y41         LUT2 (Prop_lut2_I1_O)        0.332    38.439 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_15/O
                         net (fo=1, routed)           0.000    38.439    system_i/divider_0/inst/data_div_reg1__956_carry_i_15_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.989 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.989    system_i/divider_0/inst/data_div_reg1__956_carry_i_2_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.103 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.103    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.217 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.217    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.331 r  system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.331    system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.488 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_1/CO[1]
                         net (fo=22, routed)          0.862    40.350    system_i/divider_0/inst/data_div_reg10_in[1]
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.329    40.679 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_7/O
                         net (fo=1, routed)           0.000    40.679    system_i/divider_0/inst/data_div_reg1__956_carry_i_7_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.211 r  system_i/divider_0/inst/data_div_reg1__956_carry/CO[3]
                         net (fo=1, routed)           0.000    41.211    system_i/divider_0/inst/data_div_reg1__956_carry_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.325 r  system_i/divider_0/inst/data_div_reg1__956_carry__0/CO[3]
                         net (fo=1, routed)           0.000    41.325    system_i/divider_0/inst/data_div_reg1__956_carry__0_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.439 r  system_i/divider_0/inst/data_div_reg1__956_carry__1/CO[3]
                         net (fo=1, routed)           0.000    41.439    system_i/divider_0/inst/data_div_reg1__956_carry__1_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.553 r  system_i/divider_0/inst/data_div_reg1__956_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.553    system_i/divider_0/inst/data_div_reg1__956_carry__2_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.824 f  system_i/divider_0/inst/data_div_reg1__956_carry__3/CO[0]
                         net (fo=2, routed)           0.330    42.154    system_i/divider_0/inst/data_div_reg10_in[0]
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.373    42.527 r  system_i/divider_0/inst/data_div_reg[4]_i_3/O
                         net (fo=1, routed)           0.189    42.716    system_i/divider_0/inst/data_div_reg[4]_i_3_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    43.296 r  system_i/divider_0/inst/data_div_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.296    system_i/divider_0/inst/data_div_reg_reg[4]_i_2_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    43.609 r  system_i/divider_0/inst/data_div_reg_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.302    43.911    system_i/divider_0/inst/data_div_reg1[8]
    SLICE_X19Y45         LUT6 (Prop_lut6_I3_O)        0.306    44.217 r  system_i/divider_0/inst/data_div_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    44.217    system_i/divider_0/inst/p_0_in[8]
    SLICE_X19Y45         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        1.500    12.412    system_i/divider_0/inst/clk
    SLICE_X19Y45         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[8]/C
                         clock pessimism              0.263    12.676    
                         clock uncertainty           -0.035    12.640    
    SLICE_X19Y45         FDRE (Setup_fdre_C_D)        0.032    12.672    system_i/divider_0/inst/data_div_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         12.672    
                         arrival time                         -44.217    
  -------------------------------------------------------------------
                         slack                                -31.545    

Slack (VIOLATED) :        -31.545ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/data_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/divider_0/inst/data_div_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        39.398ns  (logic 25.064ns (63.618%)  route 14.334ns (36.382%))
  Logic Levels:           102  (CARRY4=83 LUT1=2 LUT2=2 LUT3=2 LUT5=12 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    4.819ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        1.658     4.819    system_i/divider_0/inst/clk
    SLICE_X24Y31         FDRE                                         r  system_i/divider_0/inst/data_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDRE (Prop_fdre_C_Q)         0.518     5.337 f  system_i/divider_0/inst/data_b_reg[0]/Q
                         net (fo=33, routed)          0.205     5.542    system_i/divider_0/inst/data_b[0]
    SLICE_X25Y31         LUT1 (Prop_lut1_I0_O)        0.124     5.666 r  system_i/divider_0/inst/i__carry_i_1/O
                         net (fo=1, routed)           0.189     5.855    system_i/divider_0/inst/i__carry_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.450 r  system_i/divider_0/inst/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.450    system_i/divider_0/inst/_inferred__0/i__carry_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.567 r  system_i/divider_0/inst/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.567    system_i/divider_0/inst/_inferred__0/i__carry__0_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.786 f  system_i/divider_0/inst/_inferred__0/i__carry__1/O[0]
                         net (fo=17, routed)          0.804     7.591    system_i/divider_0/inst/_inferred__0/i__carry__1_n_7
    SLICE_X23Y33         LUT3 (Prop_lut3_I2_O)        0.295     7.886 r  system_i/divider_0/inst/data_div_reg1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.886    system_i/divider_0/inst/data_div_reg1_carry__1_i_7_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.436 r  system_i/divider_0/inst/data_div_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.436    system_i/divider_0/inst/data_div_reg1_carry__1_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.550 r  system_i/divider_0/inst/data_div_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.550    system_i/divider_0/inst/data_div_reg1_carry__2_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.821 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_2/CO[0]
                         net (fo=22, routed)          0.670     9.491    system_i/divider_0/inst/data_div_reg10_in[15]
    SLICE_X22Y33         LUT5 (Prop_lut5_I0_O)        0.373     9.864 r  system_i/divider_0/inst/i__i_23__1/O
                         net (fo=1, routed)           0.000     9.864    system_i/divider_0/inst/i__i_23__1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.414 r  system_i/divider_0/inst/i__i_15/CO[3]
                         net (fo=1, routed)           0.000    10.414    system_i/divider_0/inst/i__i_15_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.528 r  system_i/divider_0/inst/i__i_10__0/CO[3]
                         net (fo=1, routed)           0.000    10.528    system_i/divider_0/inst/i__i_10__0_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.642 r  system_i/divider_0/inst/i__i_10__0__0/CO[3]
                         net (fo=1, routed)           0.000    10.642    system_i/divider_0/inst/i__i_10__0__0_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.756 r  system_i/divider_0/inst/i__i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.756    system_i/divider_0/inst/i__i_2__2_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.913 r  system_i/divider_0/inst/i__i_1/CO[1]
                         net (fo=22, routed)          0.818    11.731    system_i/divider_0/inst/data_div_reg10_in[14]
    SLICE_X21Y35         LUT5 (Prop_lut5_I1_O)        0.329    12.060 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___9/O
                         net (fo=1, routed)           0.000    12.060    system_i/divider_0/inst/data_div_reg2_inferred__0/i___9_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.610 r  system_i/divider_0/inst/i__i_15__0/CO[3]
                         net (fo=1, routed)           0.000    12.610    system_i/divider_0/inst/i__i_15__0_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.724 r  system_i/divider_0/inst/i__i_10__1/CO[3]
                         net (fo=1, routed)           0.000    12.724    system_i/divider_0/inst/i__i_10__1_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.838 r  system_i/divider_0/inst/i__i_5/CO[3]
                         net (fo=1, routed)           0.000    12.838    system_i/divider_0/inst/i__i_5_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.952 r  system_i/divider_0/inst/i__i_3/CO[3]
                         net (fo=1, routed)           0.000    12.952    system_i/divider_0/inst/i__i_3_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.109 r  system_i/divider_0/inst/i__i_1__0/CO[1]
                         net (fo=22, routed)          0.992    14.101    system_i/divider_0/inst/data_div_reg10_in[13]
    SLICE_X21Y30         LUT5 (Prop_lut5_I1_O)        0.329    14.430 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___8/O
                         net (fo=1, routed)           0.000    14.430    system_i/divider_0/inst/data_div_reg2_inferred__0/i___8_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.980 r  system_i/divider_0/inst/i__i_20/CO[3]
                         net (fo=1, routed)           0.000    14.980    system_i/divider_0/inst/i__i_20_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.094 r  system_i/divider_0/inst/i__i_10__2/CO[3]
                         net (fo=1, routed)           0.000    15.094    system_i/divider_0/inst/i__i_10__2_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.208 r  system_i/divider_0/inst/i__i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.208    system_i/divider_0/inst/i__i_5__0_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.322 r  system_i/divider_0/inst/i__i_2__3/CO[3]
                         net (fo=1, routed)           0.000    15.322    system_i/divider_0/inst/i__i_2__3_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.479 r  system_i/divider_0/inst/i__i_1__1/CO[1]
                         net (fo=22, routed)          0.815    16.294    system_i/divider_0/inst/data_div_reg10_in[12]
    SLICE_X20Y30         LUT5 (Prop_lut5_I1_O)        0.329    16.623 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___7/O
                         net (fo=1, routed)           0.000    16.623    system_i/divider_0/inst/data_div_reg2_inferred__0/i___7_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.156 r  system_i/divider_0/inst/i__i_15__1/CO[3]
                         net (fo=1, routed)           0.000    17.156    system_i/divider_0/inst/i__i_15__1_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.273 r  system_i/divider_0/inst/i__i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.273    system_i/divider_0/inst/i__i_15__2_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.390 r  system_i/divider_0/inst/i__i_5__1/CO[3]
                         net (fo=1, routed)           0.000    17.390    system_i/divider_0/inst/i__i_5__1_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.507 r  system_i/divider_0/inst/i__i_2__4/CO[3]
                         net (fo=1, routed)           0.000    17.507    system_i/divider_0/inst/i__i_2__4_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.664 r  system_i/divider_0/inst/i__i_1__2/CO[1]
                         net (fo=22, routed)          0.790    18.454    system_i/divider_0/inst/data_div_reg10_in[11]
    SLICE_X19Y32         LUT5 (Prop_lut5_I1_O)        0.332    18.786 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___6/O
                         net (fo=1, routed)           0.000    18.786    system_i/divider_0/inst/data_div_reg2_inferred__0/i___6_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.336 r  system_i/divider_0/inst/i__i_15__3/CO[3]
                         net (fo=1, routed)           0.000    19.336    system_i/divider_0/inst/i__i_15__3_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.450 r  system_i/divider_0/inst/i__i_10__3/CO[3]
                         net (fo=1, routed)           0.000    19.450    system_i/divider_0/inst/i__i_10__3_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.564 r  system_i/divider_0/inst/i__i_10__4/CO[3]
                         net (fo=1, routed)           0.000    19.564    system_i/divider_0/inst/i__i_10__4_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.678 r  system_i/divider_0/inst/i__i_2__5/CO[3]
                         net (fo=1, routed)           0.000    19.678    system_i/divider_0/inst/i__i_2__5_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.835 r  system_i/divider_0/inst/i__i_1__3/CO[1]
                         net (fo=22, routed)          0.756    20.591    system_i/divider_0/inst/data_div_reg10_in[10]
    SLICE_X16Y33         LUT5 (Prop_lut5_I1_O)        0.329    20.920 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___5/O
                         net (fo=1, routed)           0.000    20.920    system_i/divider_0/inst/data_div_reg2_inferred__0/i___5_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.453 r  system_i/divider_0/inst/i__i_15__4/CO[3]
                         net (fo=1, routed)           0.000    21.453    system_i/divider_0/inst/i__i_15__4_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.570 r  system_i/divider_0/inst/i__i_10__5/CO[3]
                         net (fo=1, routed)           0.000    21.570    system_i/divider_0/inst/i__i_10__5_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.687 r  system_i/divider_0/inst/i__i_5__2/CO[3]
                         net (fo=1, routed)           0.000    21.687    system_i/divider_0/inst/i__i_5__2_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.804 r  system_i/divider_0/inst/i__i_3__0/CO[3]
                         net (fo=1, routed)           0.000    21.804    system_i/divider_0/inst/i__i_3__0_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.961 r  system_i/divider_0/inst/i__i_1__4/CO[1]
                         net (fo=22, routed)          0.786    22.747    system_i/divider_0/inst/data_div_reg10_in[9]
    SLICE_X17Y34         LUT5 (Prop_lut5_I1_O)        0.332    23.079 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___4/O
                         net (fo=1, routed)           0.000    23.079    system_i/divider_0/inst/data_div_reg2_inferred__0/i___4_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.629 r  system_i/divider_0/inst/i__i_48/CO[3]
                         net (fo=1, routed)           0.000    23.629    system_i/divider_0/inst/i__i_48_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.743 r  system_i/divider_0/inst/i__i_10__6/CO[3]
                         net (fo=1, routed)           0.000    23.743    system_i/divider_0/inst/i__i_10__6_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.857 r  system_i/divider_0/inst/i__i_5__3/CO[3]
                         net (fo=1, routed)           0.000    23.857    system_i/divider_0/inst/i__i_5__3_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.971 r  system_i/divider_0/inst/i__i_2__6/CO[3]
                         net (fo=1, routed)           0.000    23.971    system_i/divider_0/inst/i__i_2__6_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.128 r  system_i/divider_0/inst/i__i_1__5/CO[1]
                         net (fo=22, routed)          0.797    24.925    system_i/divider_0/inst/data_div_reg10_in[8]
    SLICE_X18Y36         LUT5 (Prop_lut5_I1_O)        0.329    25.254 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___3/O
                         net (fo=1, routed)           0.000    25.254    system_i/divider_0/inst/data_div_reg2_inferred__0/i___3_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.804 r  system_i/divider_0/inst/i__i_43/CO[3]
                         net (fo=1, routed)           0.000    25.804    system_i/divider_0/inst/i__i_43_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.918 r  system_i/divider_0/inst/i__i_33/CO[3]
                         net (fo=1, routed)           0.000    25.918    system_i/divider_0/inst/i__i_33_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.032 r  system_i/divider_0/inst/i__i_5__4/CO[3]
                         net (fo=1, routed)           0.000    26.032    system_i/divider_0/inst/i__i_5__4_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.146 r  system_i/divider_0/inst/i__i_2__7/CO[3]
                         net (fo=1, routed)           0.000    26.146    system_i/divider_0/inst/i__i_2__7_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.303 r  system_i/divider_0/inst/i__i_1__6/CO[1]
                         net (fo=22, routed)          0.838    27.142    system_i/divider_0/inst/data_div_reg10_in[7]
    SLICE_X19Y37         LUT5 (Prop_lut5_I1_O)        0.329    27.471 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___2/O
                         net (fo=1, routed)           0.000    27.471    system_i/divider_0/inst/data_div_reg2_inferred__0/i___2_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.021 r  system_i/divider_0/inst/i__i_38/CO[3]
                         net (fo=1, routed)           0.000    28.021    system_i/divider_0/inst/i__i_38_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.135 r  system_i/divider_0/inst/i__i_28/CO[3]
                         net (fo=1, routed)           0.000    28.135    system_i/divider_0/inst/i__i_28_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.249 r  system_i/divider_0/inst/i__i_18/CO[3]
                         net (fo=1, routed)           0.000    28.249    system_i/divider_0/inst/i__i_18_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.363 r  system_i/divider_0/inst/i__i_2__8/CO[3]
                         net (fo=1, routed)           0.000    28.363    system_i/divider_0/inst/i__i_2__8_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.520 r  system_i/divider_0/inst/i__i_1__7/CO[1]
                         net (fo=22, routed)          0.869    29.389    system_i/divider_0/inst/data_div_reg10_in[6]
    SLICE_X20Y37         LUT5 (Prop_lut5_I0_O)        0.329    29.718 r  system_i/divider_0/inst/i__i_41/O
                         net (fo=1, routed)           0.000    29.718    system_i/divider_0/inst/i__i_41_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.251 r  system_i/divider_0/inst/i__i_23/CO[3]
                         net (fo=1, routed)           0.000    30.251    system_i/divider_0/inst/i__i_23_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.368 r  system_i/divider_0/inst/i__i_13/CO[3]
                         net (fo=1, routed)           0.000    30.368    system_i/divider_0/inst/i__i_13_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.485 r  system_i/divider_0/inst/i__i_4/CO[3]
                         net (fo=1, routed)           0.000    30.485    system_i/divider_0/inst/i__i_4_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.642 r  system_i/divider_0/inst/i__i_1__8/CO[1]
                         net (fo=22, routed)          0.793    31.435    system_i/divider_0/inst/data_div_reg10_in[5]
    SLICE_X22Y38         LUT5 (Prop_lut5_I1_O)        0.332    31.767 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___0/O
                         net (fo=1, routed)           0.000    31.767    system_i/divider_0/inst/data_div_reg2_inferred__0/i___0_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.317 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.317    system_i/divider_0/inst/data_div_reg1__956_carry_i_31_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.431 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.431    system_i/divider_0/inst/data_div_reg1__956_carry_i_26_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.545 r  system_i/divider_0/inst/i__i_12/CO[3]
                         net (fo=1, routed)           0.000    32.545    system_i/divider_0/inst/i__i_12_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.659 r  system_i/divider_0/inst/i__i_3__1/CO[3]
                         net (fo=1, routed)           0.000    32.659    system_i/divider_0/inst/i__i_3__1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.816 r  system_i/divider_0/inst/i__i_1__9/CO[1]
                         net (fo=22, routed)          0.825    33.640    system_i/divider_0/inst/data_div_reg10_in[4]
    SLICE_X21Y40         LUT5 (Prop_lut5_I1_O)        0.329    33.969 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i_/O
                         net (fo=1, routed)           0.000    33.969    system_i/divider_0/inst/data_div_reg2_inferred__0/i__n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.519 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.519    system_i/divider_0/inst/data_div_reg1__956_carry_i_21_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.633 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.633    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.747 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.747    system_i/divider_0/inst/data_div_reg1__956_carry_i_16_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.861 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.861    system_i/divider_0/inst/data_div_reg_reg[3]_i_3_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.018 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_2/CO[1]
                         net (fo=22, routed)          0.851    35.869    system_i/divider_0/inst/data_div_reg10_in[3]
    SLICE_X20Y41         LUT3 (Prop_lut3_I0_O)        0.329    36.198 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_25/O
                         net (fo=1, routed)           0.000    36.198    system_i/divider_0/inst/data_div_reg1__956_carry_i_25_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.731 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.731    system_i/divider_0/inst/data_div_reg1__956_carry_i_11_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.848 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.848    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.965 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.965    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.082 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    37.082    system_i/divider_0/inst/data_div_reg1__956_carry_i_8_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.239 r  system_i/divider_0/inst/data_div_reg_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.868    38.107    system_i/divider_0/inst/data_div_reg10_in[2]
    SLICE_X18Y41         LUT2 (Prop_lut2_I1_O)        0.332    38.439 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_15/O
                         net (fo=1, routed)           0.000    38.439    system_i/divider_0/inst/data_div_reg1__956_carry_i_15_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.989 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.989    system_i/divider_0/inst/data_div_reg1__956_carry_i_2_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.103 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.103    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.217 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.217    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.331 r  system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.331    system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.488 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_1/CO[1]
                         net (fo=22, routed)          0.862    40.350    system_i/divider_0/inst/data_div_reg10_in[1]
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.329    40.679 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_7/O
                         net (fo=1, routed)           0.000    40.679    system_i/divider_0/inst/data_div_reg1__956_carry_i_7_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.211 r  system_i/divider_0/inst/data_div_reg1__956_carry/CO[3]
                         net (fo=1, routed)           0.000    41.211    system_i/divider_0/inst/data_div_reg1__956_carry_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.325 r  system_i/divider_0/inst/data_div_reg1__956_carry__0/CO[3]
                         net (fo=1, routed)           0.000    41.325    system_i/divider_0/inst/data_div_reg1__956_carry__0_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.439 r  system_i/divider_0/inst/data_div_reg1__956_carry__1/CO[3]
                         net (fo=1, routed)           0.000    41.439    system_i/divider_0/inst/data_div_reg1__956_carry__1_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.553 r  system_i/divider_0/inst/data_div_reg1__956_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.553    system_i/divider_0/inst/data_div_reg1__956_carry__2_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.824 f  system_i/divider_0/inst/data_div_reg1__956_carry__3/CO[0]
                         net (fo=2, routed)           0.330    42.154    system_i/divider_0/inst/data_div_reg10_in[0]
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.373    42.527 r  system_i/divider_0/inst/data_div_reg[4]_i_3/O
                         net (fo=1, routed)           0.189    42.716    system_i/divider_0/inst/data_div_reg[4]_i_3_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    43.296 r  system_i/divider_0/inst/data_div_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.296    system_i/divider_0/inst/data_div_reg_reg[4]_i_2_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.410 r  system_i/divider_0/inst/data_div_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.410    system_i/divider_0/inst/data_div_reg_reg[8]_i_2_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.632 r  system_i/divider_0/inst/data_div_reg_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.286    43.918    system_i/divider_0/inst/data_div_reg1[9]
    SLICE_X17Y48         LUT6 (Prop_lut6_I3_O)        0.299    44.217 r  system_i/divider_0/inst/data_div_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    44.217    system_i/divider_0/inst/p_0_in[9]
    SLICE_X17Y48         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        1.501    12.413    system_i/divider_0/inst/clk
    SLICE_X17Y48         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[9]/C
                         clock pessimism              0.263    12.677    
                         clock uncertainty           -0.035    12.641    
    SLICE_X17Y48         FDRE (Setup_fdre_C_D)        0.031    12.672    system_i/divider_0/inst/data_div_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         12.672    
                         arrival time                         -44.217    
  -------------------------------------------------------------------
                         slack                                -31.545    

Slack (VIOLATED) :        -31.473ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/data_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/divider_0/inst/data_div_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        39.327ns  (logic 24.970ns (63.494%)  route 14.357ns (36.506%))
  Logic Levels:           101  (CARRY4=82 LUT1=2 LUT2=2 LUT3=2 LUT5=12 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 12.412 - 8.000 ) 
    Source Clock Delay      (SCD):    4.819ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        1.658     4.819    system_i/divider_0/inst/clk
    SLICE_X24Y31         FDRE                                         r  system_i/divider_0/inst/data_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDRE (Prop_fdre_C_Q)         0.518     5.337 f  system_i/divider_0/inst/data_b_reg[0]/Q
                         net (fo=33, routed)          0.205     5.542    system_i/divider_0/inst/data_b[0]
    SLICE_X25Y31         LUT1 (Prop_lut1_I0_O)        0.124     5.666 r  system_i/divider_0/inst/i__carry_i_1/O
                         net (fo=1, routed)           0.189     5.855    system_i/divider_0/inst/i__carry_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.450 r  system_i/divider_0/inst/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.450    system_i/divider_0/inst/_inferred__0/i__carry_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.567 r  system_i/divider_0/inst/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.567    system_i/divider_0/inst/_inferred__0/i__carry__0_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.786 f  system_i/divider_0/inst/_inferred__0/i__carry__1/O[0]
                         net (fo=17, routed)          0.804     7.591    system_i/divider_0/inst/_inferred__0/i__carry__1_n_7
    SLICE_X23Y33         LUT3 (Prop_lut3_I2_O)        0.295     7.886 r  system_i/divider_0/inst/data_div_reg1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.886    system_i/divider_0/inst/data_div_reg1_carry__1_i_7_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.436 r  system_i/divider_0/inst/data_div_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.436    system_i/divider_0/inst/data_div_reg1_carry__1_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.550 r  system_i/divider_0/inst/data_div_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.550    system_i/divider_0/inst/data_div_reg1_carry__2_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.821 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_2/CO[0]
                         net (fo=22, routed)          0.670     9.491    system_i/divider_0/inst/data_div_reg10_in[15]
    SLICE_X22Y33         LUT5 (Prop_lut5_I0_O)        0.373     9.864 r  system_i/divider_0/inst/i__i_23__1/O
                         net (fo=1, routed)           0.000     9.864    system_i/divider_0/inst/i__i_23__1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.414 r  system_i/divider_0/inst/i__i_15/CO[3]
                         net (fo=1, routed)           0.000    10.414    system_i/divider_0/inst/i__i_15_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.528 r  system_i/divider_0/inst/i__i_10__0/CO[3]
                         net (fo=1, routed)           0.000    10.528    system_i/divider_0/inst/i__i_10__0_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.642 r  system_i/divider_0/inst/i__i_10__0__0/CO[3]
                         net (fo=1, routed)           0.000    10.642    system_i/divider_0/inst/i__i_10__0__0_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.756 r  system_i/divider_0/inst/i__i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.756    system_i/divider_0/inst/i__i_2__2_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.913 r  system_i/divider_0/inst/i__i_1/CO[1]
                         net (fo=22, routed)          0.818    11.731    system_i/divider_0/inst/data_div_reg10_in[14]
    SLICE_X21Y35         LUT5 (Prop_lut5_I1_O)        0.329    12.060 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___9/O
                         net (fo=1, routed)           0.000    12.060    system_i/divider_0/inst/data_div_reg2_inferred__0/i___9_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.610 r  system_i/divider_0/inst/i__i_15__0/CO[3]
                         net (fo=1, routed)           0.000    12.610    system_i/divider_0/inst/i__i_15__0_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.724 r  system_i/divider_0/inst/i__i_10__1/CO[3]
                         net (fo=1, routed)           0.000    12.724    system_i/divider_0/inst/i__i_10__1_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.838 r  system_i/divider_0/inst/i__i_5/CO[3]
                         net (fo=1, routed)           0.000    12.838    system_i/divider_0/inst/i__i_5_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.952 r  system_i/divider_0/inst/i__i_3/CO[3]
                         net (fo=1, routed)           0.000    12.952    system_i/divider_0/inst/i__i_3_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.109 r  system_i/divider_0/inst/i__i_1__0/CO[1]
                         net (fo=22, routed)          0.992    14.101    system_i/divider_0/inst/data_div_reg10_in[13]
    SLICE_X21Y30         LUT5 (Prop_lut5_I1_O)        0.329    14.430 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___8/O
                         net (fo=1, routed)           0.000    14.430    system_i/divider_0/inst/data_div_reg2_inferred__0/i___8_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.980 r  system_i/divider_0/inst/i__i_20/CO[3]
                         net (fo=1, routed)           0.000    14.980    system_i/divider_0/inst/i__i_20_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.094 r  system_i/divider_0/inst/i__i_10__2/CO[3]
                         net (fo=1, routed)           0.000    15.094    system_i/divider_0/inst/i__i_10__2_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.208 r  system_i/divider_0/inst/i__i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.208    system_i/divider_0/inst/i__i_5__0_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.322 r  system_i/divider_0/inst/i__i_2__3/CO[3]
                         net (fo=1, routed)           0.000    15.322    system_i/divider_0/inst/i__i_2__3_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.479 r  system_i/divider_0/inst/i__i_1__1/CO[1]
                         net (fo=22, routed)          0.815    16.294    system_i/divider_0/inst/data_div_reg10_in[12]
    SLICE_X20Y30         LUT5 (Prop_lut5_I1_O)        0.329    16.623 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___7/O
                         net (fo=1, routed)           0.000    16.623    system_i/divider_0/inst/data_div_reg2_inferred__0/i___7_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.156 r  system_i/divider_0/inst/i__i_15__1/CO[3]
                         net (fo=1, routed)           0.000    17.156    system_i/divider_0/inst/i__i_15__1_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.273 r  system_i/divider_0/inst/i__i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.273    system_i/divider_0/inst/i__i_15__2_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.390 r  system_i/divider_0/inst/i__i_5__1/CO[3]
                         net (fo=1, routed)           0.000    17.390    system_i/divider_0/inst/i__i_5__1_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.507 r  system_i/divider_0/inst/i__i_2__4/CO[3]
                         net (fo=1, routed)           0.000    17.507    system_i/divider_0/inst/i__i_2__4_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.664 r  system_i/divider_0/inst/i__i_1__2/CO[1]
                         net (fo=22, routed)          0.790    18.454    system_i/divider_0/inst/data_div_reg10_in[11]
    SLICE_X19Y32         LUT5 (Prop_lut5_I1_O)        0.332    18.786 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___6/O
                         net (fo=1, routed)           0.000    18.786    system_i/divider_0/inst/data_div_reg2_inferred__0/i___6_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.336 r  system_i/divider_0/inst/i__i_15__3/CO[3]
                         net (fo=1, routed)           0.000    19.336    system_i/divider_0/inst/i__i_15__3_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.450 r  system_i/divider_0/inst/i__i_10__3/CO[3]
                         net (fo=1, routed)           0.000    19.450    system_i/divider_0/inst/i__i_10__3_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.564 r  system_i/divider_0/inst/i__i_10__4/CO[3]
                         net (fo=1, routed)           0.000    19.564    system_i/divider_0/inst/i__i_10__4_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.678 r  system_i/divider_0/inst/i__i_2__5/CO[3]
                         net (fo=1, routed)           0.000    19.678    system_i/divider_0/inst/i__i_2__5_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.835 r  system_i/divider_0/inst/i__i_1__3/CO[1]
                         net (fo=22, routed)          0.756    20.591    system_i/divider_0/inst/data_div_reg10_in[10]
    SLICE_X16Y33         LUT5 (Prop_lut5_I1_O)        0.329    20.920 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___5/O
                         net (fo=1, routed)           0.000    20.920    system_i/divider_0/inst/data_div_reg2_inferred__0/i___5_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.453 r  system_i/divider_0/inst/i__i_15__4/CO[3]
                         net (fo=1, routed)           0.000    21.453    system_i/divider_0/inst/i__i_15__4_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.570 r  system_i/divider_0/inst/i__i_10__5/CO[3]
                         net (fo=1, routed)           0.000    21.570    system_i/divider_0/inst/i__i_10__5_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.687 r  system_i/divider_0/inst/i__i_5__2/CO[3]
                         net (fo=1, routed)           0.000    21.687    system_i/divider_0/inst/i__i_5__2_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.804 r  system_i/divider_0/inst/i__i_3__0/CO[3]
                         net (fo=1, routed)           0.000    21.804    system_i/divider_0/inst/i__i_3__0_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.961 r  system_i/divider_0/inst/i__i_1__4/CO[1]
                         net (fo=22, routed)          0.786    22.747    system_i/divider_0/inst/data_div_reg10_in[9]
    SLICE_X17Y34         LUT5 (Prop_lut5_I1_O)        0.332    23.079 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___4/O
                         net (fo=1, routed)           0.000    23.079    system_i/divider_0/inst/data_div_reg2_inferred__0/i___4_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.629 r  system_i/divider_0/inst/i__i_48/CO[3]
                         net (fo=1, routed)           0.000    23.629    system_i/divider_0/inst/i__i_48_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.743 r  system_i/divider_0/inst/i__i_10__6/CO[3]
                         net (fo=1, routed)           0.000    23.743    system_i/divider_0/inst/i__i_10__6_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.857 r  system_i/divider_0/inst/i__i_5__3/CO[3]
                         net (fo=1, routed)           0.000    23.857    system_i/divider_0/inst/i__i_5__3_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.971 r  system_i/divider_0/inst/i__i_2__6/CO[3]
                         net (fo=1, routed)           0.000    23.971    system_i/divider_0/inst/i__i_2__6_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.128 r  system_i/divider_0/inst/i__i_1__5/CO[1]
                         net (fo=22, routed)          0.797    24.925    system_i/divider_0/inst/data_div_reg10_in[8]
    SLICE_X18Y36         LUT5 (Prop_lut5_I1_O)        0.329    25.254 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___3/O
                         net (fo=1, routed)           0.000    25.254    system_i/divider_0/inst/data_div_reg2_inferred__0/i___3_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.804 r  system_i/divider_0/inst/i__i_43/CO[3]
                         net (fo=1, routed)           0.000    25.804    system_i/divider_0/inst/i__i_43_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.918 r  system_i/divider_0/inst/i__i_33/CO[3]
                         net (fo=1, routed)           0.000    25.918    system_i/divider_0/inst/i__i_33_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.032 r  system_i/divider_0/inst/i__i_5__4/CO[3]
                         net (fo=1, routed)           0.000    26.032    system_i/divider_0/inst/i__i_5__4_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.146 r  system_i/divider_0/inst/i__i_2__7/CO[3]
                         net (fo=1, routed)           0.000    26.146    system_i/divider_0/inst/i__i_2__7_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.303 r  system_i/divider_0/inst/i__i_1__6/CO[1]
                         net (fo=22, routed)          0.838    27.142    system_i/divider_0/inst/data_div_reg10_in[7]
    SLICE_X19Y37         LUT5 (Prop_lut5_I1_O)        0.329    27.471 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___2/O
                         net (fo=1, routed)           0.000    27.471    system_i/divider_0/inst/data_div_reg2_inferred__0/i___2_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.021 r  system_i/divider_0/inst/i__i_38/CO[3]
                         net (fo=1, routed)           0.000    28.021    system_i/divider_0/inst/i__i_38_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.135 r  system_i/divider_0/inst/i__i_28/CO[3]
                         net (fo=1, routed)           0.000    28.135    system_i/divider_0/inst/i__i_28_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.249 r  system_i/divider_0/inst/i__i_18/CO[3]
                         net (fo=1, routed)           0.000    28.249    system_i/divider_0/inst/i__i_18_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.363 r  system_i/divider_0/inst/i__i_2__8/CO[3]
                         net (fo=1, routed)           0.000    28.363    system_i/divider_0/inst/i__i_2__8_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.520 r  system_i/divider_0/inst/i__i_1__7/CO[1]
                         net (fo=22, routed)          0.869    29.389    system_i/divider_0/inst/data_div_reg10_in[6]
    SLICE_X20Y37         LUT5 (Prop_lut5_I0_O)        0.329    29.718 r  system_i/divider_0/inst/i__i_41/O
                         net (fo=1, routed)           0.000    29.718    system_i/divider_0/inst/i__i_41_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.251 r  system_i/divider_0/inst/i__i_23/CO[3]
                         net (fo=1, routed)           0.000    30.251    system_i/divider_0/inst/i__i_23_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.368 r  system_i/divider_0/inst/i__i_13/CO[3]
                         net (fo=1, routed)           0.000    30.368    system_i/divider_0/inst/i__i_13_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.485 r  system_i/divider_0/inst/i__i_4/CO[3]
                         net (fo=1, routed)           0.000    30.485    system_i/divider_0/inst/i__i_4_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.642 r  system_i/divider_0/inst/i__i_1__8/CO[1]
                         net (fo=22, routed)          0.793    31.435    system_i/divider_0/inst/data_div_reg10_in[5]
    SLICE_X22Y38         LUT5 (Prop_lut5_I1_O)        0.332    31.767 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___0/O
                         net (fo=1, routed)           0.000    31.767    system_i/divider_0/inst/data_div_reg2_inferred__0/i___0_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.317 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.317    system_i/divider_0/inst/data_div_reg1__956_carry_i_31_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.431 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.431    system_i/divider_0/inst/data_div_reg1__956_carry_i_26_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.545 r  system_i/divider_0/inst/i__i_12/CO[3]
                         net (fo=1, routed)           0.000    32.545    system_i/divider_0/inst/i__i_12_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.659 r  system_i/divider_0/inst/i__i_3__1/CO[3]
                         net (fo=1, routed)           0.000    32.659    system_i/divider_0/inst/i__i_3__1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.816 r  system_i/divider_0/inst/i__i_1__9/CO[1]
                         net (fo=22, routed)          0.825    33.640    system_i/divider_0/inst/data_div_reg10_in[4]
    SLICE_X21Y40         LUT5 (Prop_lut5_I1_O)        0.329    33.969 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i_/O
                         net (fo=1, routed)           0.000    33.969    system_i/divider_0/inst/data_div_reg2_inferred__0/i__n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.519 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.519    system_i/divider_0/inst/data_div_reg1__956_carry_i_21_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.633 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.633    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.747 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.747    system_i/divider_0/inst/data_div_reg1__956_carry_i_16_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.861 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.861    system_i/divider_0/inst/data_div_reg_reg[3]_i_3_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.018 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_2/CO[1]
                         net (fo=22, routed)          0.851    35.869    system_i/divider_0/inst/data_div_reg10_in[3]
    SLICE_X20Y41         LUT3 (Prop_lut3_I0_O)        0.329    36.198 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_25/O
                         net (fo=1, routed)           0.000    36.198    system_i/divider_0/inst/data_div_reg1__956_carry_i_25_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.731 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.731    system_i/divider_0/inst/data_div_reg1__956_carry_i_11_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.848 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.848    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.965 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.965    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.082 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    37.082    system_i/divider_0/inst/data_div_reg1__956_carry_i_8_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.239 r  system_i/divider_0/inst/data_div_reg_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.868    38.107    system_i/divider_0/inst/data_div_reg10_in[2]
    SLICE_X18Y41         LUT2 (Prop_lut2_I1_O)        0.332    38.439 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_15/O
                         net (fo=1, routed)           0.000    38.439    system_i/divider_0/inst/data_div_reg1__956_carry_i_15_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.989 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.989    system_i/divider_0/inst/data_div_reg1__956_carry_i_2_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.103 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.103    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.217 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.217    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.331 r  system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.331    system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.488 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_1/CO[1]
                         net (fo=22, routed)          0.862    40.350    system_i/divider_0/inst/data_div_reg10_in[1]
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.329    40.679 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_7/O
                         net (fo=1, routed)           0.000    40.679    system_i/divider_0/inst/data_div_reg1__956_carry_i_7_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.211 r  system_i/divider_0/inst/data_div_reg1__956_carry/CO[3]
                         net (fo=1, routed)           0.000    41.211    system_i/divider_0/inst/data_div_reg1__956_carry_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.325 r  system_i/divider_0/inst/data_div_reg1__956_carry__0/CO[3]
                         net (fo=1, routed)           0.000    41.325    system_i/divider_0/inst/data_div_reg1__956_carry__0_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.439 r  system_i/divider_0/inst/data_div_reg1__956_carry__1/CO[3]
                         net (fo=1, routed)           0.000    41.439    system_i/divider_0/inst/data_div_reg1__956_carry__1_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.553 r  system_i/divider_0/inst/data_div_reg1__956_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.553    system_i/divider_0/inst/data_div_reg1__956_carry__2_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.824 f  system_i/divider_0/inst/data_div_reg1__956_carry__3/CO[0]
                         net (fo=2, routed)           0.330    42.154    system_i/divider_0/inst/data_div_reg10_in[0]
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.373    42.527 r  system_i/divider_0/inst/data_div_reg[4]_i_3/O
                         net (fo=1, routed)           0.189    42.716    system_i/divider_0/inst/data_div_reg[4]_i_3_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    43.296 r  system_i/divider_0/inst/data_div_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.296    system_i/divider_0/inst/data_div_reg_reg[4]_i_2_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.535 r  system_i/divider_0/inst/data_div_reg_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.308    43.844    system_i/divider_0/inst/data_div_reg1[7]
    SLICE_X21Y47         LUT6 (Prop_lut6_I3_O)        0.302    44.146 r  system_i/divider_0/inst/data_div_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    44.146    system_i/divider_0/inst/p_0_in[7]
    SLICE_X21Y47         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        1.500    12.412    system_i/divider_0/inst/clk
    SLICE_X21Y47         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[7]/C
                         clock pessimism              0.263    12.676    
                         clock uncertainty           -0.035    12.640    
    SLICE_X21Y47         FDRE (Setup_fdre_C_D)        0.032    12.672    system_i/divider_0/inst/data_div_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.672    
                         arrival time                         -44.146    
  -------------------------------------------------------------------
                         slack                                -31.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.001ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_9/U0/ip2bus_data_i_D1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.175%)  route 0.201ns (58.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        0.591     1.646    system_i/axi_gpio_9/U0/s_axi_aclk
    SLICE_X43Y50         FDRE                                         r  system_i/axi_gpio_9/U0/ip2bus_data_i_D1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141     1.787 r  system_i/axi_gpio_9/U0/ip2bus_data_i_D1_reg[28]/Q
                         net (fo=1, routed)           0.201     1.989    system_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[3]
    SLICE_X43Y49         FDRE                                         r  system_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        0.862     2.008    system_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X43Y49         FDRE                                         r  system_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                         clock pessimism             -0.090     1.918    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.070     1.988    system_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_10/U0/ip2bus_data_i_D1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.964%)  route 0.194ns (51.036%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        0.561     1.616    system_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X23Y49         FDRE                                         r  system_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141     1.757 r  system_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/Q
                         net (fo=3, routed)           0.194     1.951    system_i/axi_gpio_10/U0/gpio_core_1/Bus_RNW_reg
    SLICE_X23Y50         LUT5 (Prop_lut5_I3_O)        0.045     1.996 r  system_i/axi_gpio_10/U0/gpio_core_1/ip2bus_data_i_D1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.996    system_i/axi_gpio_10/U0/ip2bus_data[0]
    SLICE_X23Y50         FDRE                                         r  system_i/axi_gpio_10/U0/ip2bus_data_i_D1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        0.828     1.974    system_i/axi_gpio_10/U0/s_axi_aclk
    SLICE_X23Y50         FDRE                                         r  system_i/axi_gpio_10/U0/ip2bus_data_i_D1_reg[0]/C
                         clock pessimism             -0.090     1.884    
    SLICE_X23Y50         FDRE (Hold_fdre_C_D)         0.092     1.976    system_i/axi_gpio_10/U0/ip2bus_data_i_D1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[10].reg1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.121%)  route 0.226ns (54.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        0.559     1.614    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y34         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[10].reg1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[10].reg1_reg[28]/Q
                         net (fo=1, routed)           0.226     1.981    system_i/axi_gpio_1/U0/gpio_core_1/reg1[28]
    SLICE_X24Y35         LUT6 (Prop_lut6_I2_O)        0.045     2.026 r  system_i/axi_gpio_1/U0/gpio_core_1/ip2bus_data_i_D1[28]_i_1/O
                         net (fo=1, routed)           0.000     2.026    system_i/axi_gpio_1/U0/ip2bus_data[28]
    SLICE_X24Y35         FDRE                                         r  system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        0.823     1.969    system_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X24Y35         FDRE                                         r  system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[28]/C
                         clock pessimism             -0.095     1.874    
    SLICE_X24Y35         FDRE (Hold_fdre_C_D)         0.121     1.995    system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        0.586     1.641    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y47          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.141     1.782 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.115     1.897    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X0Y46          SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        0.851     1.997    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y46          SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.324     1.673    
    SLICE_X0Y46          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.856    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[6].reg1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.042%)  route 0.209ns (52.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        0.559     1.614    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y34         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[6].reg1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[6].reg1_reg[24]/Q
                         net (fo=1, routed)           0.209     1.965    system_i/axi_gpio_1/U0/gpio_core_1/reg1[24]
    SLICE_X25Y34         LUT6 (Prop_lut6_I2_O)        0.045     2.010 r  system_i/axi_gpio_1/U0/gpio_core_1/ip2bus_data_i_D1[24]_i_1/O
                         net (fo=1, routed)           0.000     2.010    system_i/axi_gpio_1/U0/ip2bus_data[24]
    SLICE_X25Y34         FDRE                                         r  system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        0.822     1.968    system_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X25Y34         FDRE                                         r  system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[24]/C
                         clock pessimism             -0.095     1.873    
    SLICE_X25Y34         FDRE (Hold_fdre_C_D)         0.092     1.965    system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_8/U0/ip2bus_rdack_i_D1_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.729%)  route 0.230ns (55.271%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        0.562     1.617    system_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y50         FDRE                                         r  system_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  system_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/Q
                         net (fo=5, routed)           0.230     1.988    system_i/axi_gpio_8/U0/gpio_core_1/bus2ip_rnw
    SLICE_X31Y49         LUT2 (Prop_lut2_I1_O)        0.045     2.033 r  system_i/axi_gpio_8/U0/gpio_core_1/ip2bus_rdack_i_D1_i_1/O
                         net (fo=1, routed)           0.000     2.033    system_i/axi_gpio_8/U0/ip2bus_rdack_i
    SLICE_X31Y49         FDRE                                         r  system_i/axi_gpio_8/U0/ip2bus_rdack_i_D1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        0.832     1.978    system_i/axi_gpio_8/U0/s_axi_aclk
    SLICE_X31Y49         FDRE                                         r  system_i/axi_gpio_8/U0/ip2bus_rdack_i_D1_reg/C
                         clock pessimism             -0.090     1.888    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.092     1.980    system_i/axi_gpio_8/U0/ip2bus_rdack_i_D1_reg
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[7].reg1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.926%)  route 0.247ns (57.074%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        0.559     1.614    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y34         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[7].reg1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[7].reg1_reg[25]/Q
                         net (fo=1, routed)           0.247     2.002    system_i/axi_gpio_1/U0/gpio_core_1/reg1[25]
    SLICE_X24Y35         LUT6 (Prop_lut6_I2_O)        0.045     2.047 r  system_i/axi_gpio_1/U0/gpio_core_1/ip2bus_data_i_D1[25]_i_1/O
                         net (fo=1, routed)           0.000     2.047    system_i/axi_gpio_1/U0/ip2bus_data[25]
    SLICE_X24Y35         FDRE                                         r  system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        0.823     1.969    system_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X24Y35         FDRE                                         r  system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[25]/C
                         clock pessimism             -0.095     1.874    
    SLICE_X24Y35         FDRE (Hold_fdre_C_D)         0.120     1.994    system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_22/U0/ip2bus_data_i_D1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_22/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.281%)  route 0.237ns (62.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        0.565     1.620    system_i/axi_gpio_22/U0/s_axi_aclk
    SLICE_X7Y52          FDRE                                         r  system_i/axi_gpio_22/U0/ip2bus_data_i_D1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141     1.761 r  system_i/axi_gpio_22/U0/ip2bus_data_i_D1_reg[0]/Q
                         net (fo=1, routed)           0.237     1.998    system_i/axi_gpio_22/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[31]
    SLICE_X8Y49          FDRE                                         r  system_i/axi_gpio_22/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        0.835     1.981    system_i/axi_gpio_22/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X8Y49          FDRE                                         r  system_i/axi_gpio_22/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                         clock pessimism             -0.090     1.891    
    SLICE_X8Y49          FDRE (Hold_fdre_C_D)         0.052     1.943    system_i/axi_gpio_22/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[10].reg1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.313%)  route 0.237ns (62.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        0.593     1.648    system_i/axi_gpio_9/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y49         FDRE                                         r  system_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  system_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=2, routed)           0.237     2.026    system_i/axi_gpio_9/U0/gpio_core_1/gpio_io_o[3]
    SLICE_X41Y50         FDRE                                         r  system_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[10].reg1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        0.861     2.007    system_i/axi_gpio_9/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y50         FDRE                                         r  system_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[10].reg1_reg[28]/C
                         clock pessimism             -0.090     1.917    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.047     1.964    system_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[10].reg1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_i/scale_0/inst/out2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/divider_0/inst/data_b_reg[11]_replica/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.879%)  route 0.252ns (64.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        0.556     1.611    system_i/scale_0/inst/clk
    SLICE_X18Y31         FDRE                                         r  system_i/scale_0/inst/out2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y31         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  system_i/scale_0/inst/out2_reg[11]/Q
                         net (fo=7, routed)           0.252     2.004    system_i/divider_0/inst/S_AXIS_tdata[25]
    SLICE_X23Y33         FDRE                                         r  system_i/divider_0/inst/data_b_reg[11]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        0.821     1.967    system_i/divider_0/inst/clk
    SLICE_X23Y33         FDRE                                         r  system_i/divider_0/inst/data_b_reg[11]_replica/C
                         clock pessimism             -0.095     1.872    
    SLICE_X23Y33         FDRE (Hold_fdre_C_D)         0.070     1.942    system_i/divider_0/inst/data_b_reg[11]_replica
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y35   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y39   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y30   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y32   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y14   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y13   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y36   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y29   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y34   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[4]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y40   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y40   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y39   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y39   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y43   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y43   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y40   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y40   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y39   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y39   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y43   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y43   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/ADC/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/ADC/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/ADC/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/ADC/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 1.750 3.750 }
Period(ns):         4.000
Sources:            { system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y1    system_i/ADC/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2    system_i/ADC/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  adc_clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.230ns  (logic 0.124ns (3.839%)  route 3.106ns (96.161%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.170     2.170    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X40Y32         LUT1 (Prop_lut1_I0_O)        0.124     2.294 r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.937     3.230    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X40Y26         FDRE                                         r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        1.561     4.473    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y26         FDRE                                         r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.532ns  (logic 0.045ns (2.937%)  route 1.487ns (97.063%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.035     1.035    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X40Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.080 r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.453     1.532    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X40Y26         FDRE                                         r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        0.846     1.992    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y26         FDRE                                         r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_n_i[0]
                            (input port)
  Destination:            daisy_n_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.054ns  (logic 2.875ns (56.894%)  route 2.178ns (43.106%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  daisy_n_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[0]
    P14                  IBUFDS (Prop_ibufds_IB_O)    0.972     0.972 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           2.178     3.151    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    U12                  INV (Prop_inv_I_O)           0.002     3.153 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     3.153    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I_B
    U12                  OBUFDS (Prop_obufds_I_O)     1.901     5.054 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/N/O
                         net (fo=0)                   0.000     5.054    daisy_n_o[0]
    U12                                                               r  daisy_n_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[0]
                            (input port)
  Destination:            daisy_p_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.044ns  (logic 2.867ns (56.834%)  route 2.177ns (43.166%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 f  daisy_n_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[0]
    P14                  IBUFDS (Prop_ibufds_IB_O)    0.972     0.972 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           2.177     3.150    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    T12                  OBUFDS (Prop_obufds_I_O)     1.895     5.044 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/P/O
                         net (fo=0)                   0.000     5.044    daisy_p_o[0]
    T12                                                               r  daisy_p_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.965ns  (logic 2.861ns (57.623%)  route 2.104ns (42.377%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 f  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.947     0.947 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.104     3.051    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     1.914     4.965 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     4.965    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.961ns  (logic 2.856ns (57.570%)  route 2.105ns (42.430%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.947     0.947 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.105     3.052    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     3.054 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     3.054    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     1.907     4.961 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     4.961    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.594ns  (logic 1.134ns (71.142%)  route 0.460ns (28.858%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.366     0.366 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.826    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     0.828 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.828    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     0.766     1.594 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.594    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.598ns  (logic 1.139ns (71.272%)  route 0.459ns (28.728%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 f  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.366     0.366 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.459     0.825    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     0.773     1.598 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.598    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[0]
                            (input port)
  Destination:            daisy_p_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.603ns  (logic 1.143ns (71.279%)  route 0.460ns (28.721%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  daisy_p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[0]
    P14                  IBUFDS (Prop_ibufds_I_O)     0.389     0.389 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.849    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    T12                  OBUFDS (Prop_obufds_I_O)     0.754     1.603 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.603    daisy_p_o[0]
    T12                                                               r  daisy_p_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[0]
                            (input port)
  Destination:            daisy_n_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.612ns  (logic 1.151ns (71.382%)  route 0.461ns (28.618%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 f  daisy_p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[0]
    P14                  IBUFDS (Prop_ibufds_I_O)     0.389     0.389 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           0.461     0.850    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    U12                  INV (Prop_inv_I_O)           0.002     0.852 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.852    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I_B
    U12                  OBUFDS (Prop_obufds_I_O)     0.760     1.612 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.612    daisy_n_o[0]
    U12                                                               r  daisy_n_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  adc_clk
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.730ns  (logic 3.729ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        1.759     8.921    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y86         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[0]
    M19                  OBUF (Prop_obuf_I_O)         3.257    12.650 r  dac_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.650    dac_dat_o[0]
    M19                                                               r  dac_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.720ns  (logic 3.719ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        1.759     8.921    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y85         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y85         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[1]
    M20                  OBUF (Prop_obuf_I_O)         3.247    12.641 r  dac_dat_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.641    dac_dat_o[1]
    M20                                                               r  dac_dat_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.695ns  (logic 3.694ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        1.755     8.917    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y81         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y81         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[3]
    L20                  OBUF (Prop_obuf_I_O)         3.222    12.611 r  dac_dat_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.611    dac_dat_o[3]
    L20                                                               r  dac_dat_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.693ns  (logic 3.692ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        1.755     8.917    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y82         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y82         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[2]
    L19                  OBUF (Prop_obuf_I_O)         3.220    12.610 r  dac_dat_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.610    dac_dat_o[2]
    L19                                                               r  dac_dat_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.675ns  (logic 3.674ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        1.751     8.913    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y79         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y79         ODDR (Prop_oddr_C_Q)         0.472     9.385 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.386    dac_dat_o_OBUF[5]
    J19                  OBUF (Prop_obuf_I_O)         3.202    12.587 r  dac_dat_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.587    dac_dat_o[5]
    J19                                                               r  dac_dat_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        1.763     8.925    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y92         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.398    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         3.188    12.585 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.585    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        1.763     8.925    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y58         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001     9.398    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.188    12.585 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.585    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.672ns  (logic 3.671ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        1.751     8.913    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y80         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         ODDR (Prop_oddr_C_Q)         0.472     9.385 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.386    dac_dat_o_OBUF[4]
    K19                  OBUF (Prop_obuf_I_O)         3.199    12.584 r  dac_dat_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.584    dac_dat_o[4]
    K19                                                               r  dac_dat_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.659ns  (logic 3.658ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        1.763     8.925    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y91         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.398    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         3.186    12.583 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.583    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_sel/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.658ns  (logic 3.657ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        1.763     8.925    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y57         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/ODDR_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_sel/Q
                         net (fo=1, routed)           0.001     9.398    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.185    12.583 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.583    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.515ns  (logic 1.514ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        0.578     1.633    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y65         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y65         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[7]
    H20                  OBUF (Prop_obuf_I_O)         1.337     3.148 r  dac_dat_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.148    dac_dat_o[7]
    H20                                                               r  dac_dat_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.519ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        0.574     1.629    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y69         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y69         ODDR (Prop_oddr_C_Q)         0.177     1.806 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.807    dac_dat_o_OBUF[11]
    F20                  OBUF (Prop_obuf_I_O)         1.342     3.149 r  dac_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.149    dac_dat_o[11]
    F20                                                               r  dac_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.519ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        0.574     1.629    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y70         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y70         ODDR (Prop_oddr_C_Q)         0.177     1.806 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.807    dac_dat_o_OBUF[10]
    F19                  OBUF (Prop_obuf_I_O)         1.342     3.149 r  dac_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.149    dac_dat_o[10]
    F19                                                               r  dac_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.517ns  (logic 1.516ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        0.578     1.633    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y66         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y66         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[6]
    J20                  OBUF (Prop_obuf_I_O)         1.339     3.150 r  dac_dat_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.150    dac_dat_o[6]
    J20                                                               r  dac_dat_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.518ns  (logic 1.517ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        0.578     1.633    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y63         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y63         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[9]
    G20                  OBUF (Prop_obuf_I_O)         1.340     3.151 r  dac_dat_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.151    dac_dat_o[9]
    G20                                                               r  dac_dat_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.521ns  (logic 1.520ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        0.578     1.633    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y64         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y64         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         1.343     3.154 r  dac_dat_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.154    dac_dat_o[8]
    G19                                                               r  dac_dat_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_sel/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.527ns  (logic 1.526ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        0.580     1.635    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y57         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/ODDR_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_sel/Q
                         net (fo=1, routed)           0.001     1.813    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.349     3.162 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.162    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.528ns  (logic 1.527ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        0.580     1.635    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y91         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.813    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         1.350     3.163 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.163    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.529ns  (logic 1.528ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        0.580     1.635    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y58         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001     1.813    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.351     3.165 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.165    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.530ns  (logic 1.529ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        0.580     1.635    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y92         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.813    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         1.352     3.165 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.165    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@1.750ns fall@3.750ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.725ns  (logic 3.724ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 fall edge)
                                                      3.750     3.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     3.750 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        1.677     5.427    system_i/ADC/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     1.889 f  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.649    system_i/ADC/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.750 f  system_i/ADC/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     5.508    system_i/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.472     5.980 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     5.981    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.252     9.233 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.233    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@1.750ns fall@3.750ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.718ns  (logic 3.717ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 fall edge)
                                                      3.750     3.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     3.750 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        1.677     5.427    system_i/ADC/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     1.889 f  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.649    system_i/ADC/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.750 f  system_i/ADC/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     5.508    system_i/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.472     5.980 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     5.981    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.245     9.227 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.227    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@1.750ns fall@3.750ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.587ns  (logic 1.586ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      1.750     1.750 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     1.750 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        0.546     2.296    system_i/ADC/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     1.242 r  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.724    system_i/ADC/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.750 r  system_i/ADC/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     2.328    system_i/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.177     2.505 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     2.506    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         1.409     3.914 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.914    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@1.750ns fall@3.750ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.593ns  (logic 1.592ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      1.750     1.750 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     1.750 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        0.546     2.296    system_i/ADC/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     1.242 r  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.724    system_i/ADC/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.750 r  system_i/ADC/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     2.328    system_i/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.177     2.505 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     2.506    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         1.415     3.921 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.921    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.000 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        1.677     5.677    system_i/ADC/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     2.139 f  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     3.899    system_i/ADC/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.000 f  system_i/ADC/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     5.677    system_i/ADC/clk_wiz_0/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4006, routed)        0.546     0.546    system_i/ADC/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.508 r  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.026    system_i/ADC/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/ADC/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.546    system_i/ADC/clk_wiz_0/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rx_clk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.963ns  (logic 2.859ns (57.606%)  route 2.104ns (42.394%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    N18                                               0.000     2.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     2.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     2.945 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.104     5.049    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     1.914     6.963 f  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     6.963    daisy_p_o[1]
    U14                                                               f  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.959ns  (logic 2.854ns (57.553%)  route 2.105ns (42.447%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    N18                                               0.000     2.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     2.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     2.945 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.105     5.050    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     5.052 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     5.052    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     1.907     6.959 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     6.959    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.592ns  (logic 1.132ns (71.105%)  route 0.460ns (28.895%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.824    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     0.826 f  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.826    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     0.766     1.592 f  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.592    daisy_n_o[1]
    U15                                                               f  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.596ns  (logic 1.137ns (71.236%)  route 0.459ns (28.764%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.459     0.823    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     0.773     1.596 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.596    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





