   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 18, 4
  12              		.thumb
  13              		.file	"system_stm32f10x.c"
  23              	.Ltext0:
  24              		.file 1 "../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c"
 18230              		.align	2
 18231              		.global	SystemCoreClockUpdate
 18232              		.thumb
 18233              		.thumb_func
 18235              	SystemCoreClockUpdate:
 18236              	.LFB30:
   1:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
   2:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   ******************************************************************************
   3:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @file    system_stm32f10x.c
   4:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @author  MCD Application Team
   5:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @version V3.3.0
   6:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @date    04/16/2010
   7:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief   CMSIS Cortex-M3 Device Peripheral Access Layer System Source File.
   8:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   ******************************************************************************  
   9:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *
  10:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  11:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  12:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  13:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  14:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  15:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  16:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *
  17:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * <h2><center>&copy; COPYRIGHT 2010 STMicroelectronics</center></h2>
  18:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   ******************************************************************************
  19:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  20:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  21:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup CMSIS
  22:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
  23:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  24:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  25:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup stm32f10x_system
  26:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
  27:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */  
  28:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
  29:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Includes
  30:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
  31:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  32:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  33:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #include "stm32f10x.h"
  34:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  35:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
  36:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @}
  37:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  38:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  39:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_TypesDefinitions
  40:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
  41:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  42:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  43:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
  44:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @}
  45:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  46:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  47:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Defines
  48:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
  49:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  50:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  51:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*!< Uncomment the line corresponding to the desired System clock (SYSCLK)
  52:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    frequency (after reset the HSI is used as SYSCLK source)
  53:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    
  54:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    IMPORTANT NOTE:
  55:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    ============== 
  56:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    1. After each device reset the HSI is used as System clock source.
  57:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  58:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    2. Please make sure that the selected System clock doesn't exceed your device's
  59:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       maximum frequency.
  60:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
  61:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    3. If none of the define below is enabled, the HSI is used as System clock
  62:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     source.
  63:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  64:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    4. The System clock configuration functions provided within this file assume that:
  65:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         - For Low and Medium density Value line devices an external 8MHz crystal 
  66:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           is used to drive the System clock.
  67:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         - For Low, Medium and High density devices an external 8MHz crystal is
  68:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           used to drive the System clock.
  69:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         - For Connectivity line devices an external 25MHz crystal is used to drive
  70:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           the System clock.
  71:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****      If you are using different crystal you have to adapt those functions accordingly.
  72:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     */
  73:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
  74:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #if defined (STM32F10X_LD_VL) || (defined STM32F10X_MD_VL) 
  75:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_HSE    HSE_Value */
  76:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  #define SYSCLK_FREQ_24MHz  24000000
  77:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else
  78:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_HSE    HSE_Value */
  79:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_24MHz  24000000 */ 
  80:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_36MHz  36000000 */
  81:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_48MHz  48000000 */
  82:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_56MHz  56000000 */
  83:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #define SYSCLK_FREQ_72MHz  72000000
  84:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
  85:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  86:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*!< Uncomment the following line if you need to use external SRAM mounted
  87:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****      on STM3210E-EVAL board (STM32 High density and XL-density devices) as data memory  */ 
  88:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #if defined (STM32F10X_HD) || (defined STM32F10X_XL)
  89:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define DATA_IN_ExtSRAM */
  90:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
  91:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  92:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
  93:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @}
  94:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  95:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  96:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Macros
  97:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
  98:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  99:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 100:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 101:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @}
 102:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 103:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 104:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Variables
 105:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
 106:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 107:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 108:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*******************************************************************************
 109:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** *  Clock Definitions
 110:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** *******************************************************************************/
 111:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 112:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_HSE;        /*!< System Clock Frequency (Core Cloc
 113:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 114:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_24MHz;        /*!< System Clock Frequency (Core Cl
 115:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 116:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_36MHz;        /*!< System Clock Frequency (Core Cl
 117:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 118:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_48MHz;        /*!< System Clock Frequency (Core Cl
 119:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 120:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_56MHz;        /*!< System Clock Frequency (Core Cl
 121:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 122:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_72MHz;        /*!< System Clock Frequency (Core Cl
 123:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else /*!< HSI Selected as System Clock source */
 124:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = HSI_Value;        /*!< System Clock Frequency (Core Clock) */
 125:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 126:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 127:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** __I uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 128:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 129:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @}
 130:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 131:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 132:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_FunctionPrototypes
 133:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
 134:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 135:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 136:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClock(void);
 137:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 138:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 139:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SetSysClockToHSE(void);
 140:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 141:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SetSysClockTo24(void);
 142:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 143:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SetSysClockTo36(void);
 144:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 145:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SetSysClockTo48(void);
 146:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 147:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SetSysClockTo56(void);  
 148:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 149:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SetSysClockTo72(void);
 150:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 151:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 152:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef DATA_IN_ExtSRAM
 153:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SystemInit_ExtMemCtl(void); 
 154:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* DATA_IN_ExtSRAM */
 155:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 156:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 157:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @}
 158:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 159:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 160:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Functions
 161:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
 162:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 163:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 164:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 165:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Setup the microcontroller system
 166:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         Initialize the Embedded Flash Interface, the PLL and update the 
 167:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         SystemCoreClock variable.
 168:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 169:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 170:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 171:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 172:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** void SystemInit (void)
 173:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 174:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
 175:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Set HSION bit */
 176:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR |= (uint32_t)0x00000001;
 177:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 178:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
 179:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifndef STM32F10X_CL
 180:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CFGR &= (uint32_t)0xF8FF0000;
 181:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else
 182:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CFGR &= (uint32_t)0xF0FF0000;
 183:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */   
 184:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 185:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset HSEON, CSSON and PLLON bits */
 186:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
 187:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 188:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset HSEBYP bit */
 189:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
 190:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 191:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
 192:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CFGR &= (uint32_t)0xFF80FFFF;
 193:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 194:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef STM32F10X_CL
 195:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset PLL2ON and PLL3ON bits */
 196:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR &= (uint32_t)0xEBFFFFFF;
 197:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 198:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Disable all interrupts and clear pending bits  */
 199:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CIR = 0x00FF0000;
 200:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 201:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset CFGR2 register */
 202:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CFGR2 = 0x00000000;
 203:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) 
 204:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Disable all interrupts and clear pending bits  */
 205:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CIR = 0x009F0000;
 206:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 207:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset CFGR2 register */
 208:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CFGR2 = 0x00000000;      
 209:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else
 210:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Disable all interrupts and clear pending bits  */
 211:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CIR = 0x009F0000;
 212:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 213:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 214:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #if defined (STM32F10X_HD) || (defined STM32F10X_XL)
 215:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   #ifdef DATA_IN_ExtSRAM
 216:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     SystemInit_ExtMemCtl(); 
 217:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   #endif /* DATA_IN_ExtSRAM */
 218:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif 
 219:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 220:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
 221:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Configure the Flash Latency cycles and enable prefetch buffer */
 222:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClock();
 223:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 224:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 225:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 226:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Update SystemCoreClock according to Clock Register Values
 227:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   None
 228:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 229:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 230:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 231:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** void SystemCoreClockUpdate (void)
 232:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 18237              		.loc 1 232 0
 18238              		.cfi_startproc
 18239              		@ args = 0, pretend = 0, frame = 0
 18240              		@ frame_needed = 0, uses_anonymous_args = 0
 18241              		@ link register save eliminated.
 233:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 234:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 235:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef  STM32F10X_CL
 236:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t prediv1source = 0, prediv1factor = 0, prediv2factor = 0, pll2mull = 0;
 237:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 238:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 239:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL)
 240:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t prediv1factor = 0;
 241:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_LD_VL or STM32F10X_MD_VL */
 242:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 243:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 244:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 18242              		.loc 1 244 0
 18243 0000 41F20003 		movw	r3, #:lower16:1073876992
 18244 0004 C4F20203 		movt	r3, #:upper16:1073876992
 18245 0008 5B68     		ldr	r3, [r3, #4]
 245:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 246:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   switch (tmp)
 18246              		.loc 1 246 0
 18247 000a 03F00C03 		and	r3, r3, #12
 18248 000e 042B     		cmp	r3, #4
 18249 0010 0DD0     		beq	.L4
 18250 0012 082B     		cmp	r3, #8
 18251 0014 15D0     		beq	.L5
 18252 0016 002B     		cmp	r3, #0
 18253 0018 43D1     		bne	.L9
 247:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 248:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     case 0x00:  /* HSI used as system clock */
 249:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       SystemCoreClock = HSI_Value;
 18254              		.loc 1 249 0
 18255 001a 40F20003 		movw	r3, #:lower16:.LANCHOR0
 18256 001e C0F20003 		movt	r3, #:upper16:.LANCHOR0
 18257 0022 41F20022 		movw	r2, #:lower16:8000000
 18258 0026 C0F27A02 		movt	r2, #:upper16:8000000
 18259 002a 1A60     		str	r2, [r3, #0]
 250:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       break;
 18260              		.loc 1 250 0
 18261 002c 42E0     		b	.L6
 18262              	.L4:
 251:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     case 0x04:  /* HSE used as system clock */
 252:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       SystemCoreClock = HSE_Value;
 18263              		.loc 1 252 0
 18264 002e 40F20003 		movw	r3, #:lower16:.LANCHOR0
 18265 0032 C0F20003 		movt	r3, #:upper16:.LANCHOR0
 18266 0036 41F20022 		movw	r2, #:lower16:8000000
 18267 003a C0F27A02 		movt	r2, #:upper16:8000000
 18268 003e 1A60     		str	r2, [r3, #0]
 253:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       break;
 18269              		.loc 1 253 0
 18270 0040 38E0     		b	.L6
 18271              	.L5:
 254:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     case 0x08:  /* PLL used as system clock */
 255:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 256:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 257:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 18272              		.loc 1 257 0
 18273 0042 41F20003 		movw	r3, #:lower16:1073876992
 18274 0046 C4F20203 		movt	r3, #:upper16:1073876992
 18275 004a 5A68     		ldr	r2, [r3, #4]
 258:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 18276              		.loc 1 258 0
 18277 004c 5B68     		ldr	r3, [r3, #4]
 259:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 260:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifndef STM32F10X_CL      
 261:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       pllmull = ( pllmull >> 18) + 2;
 18278              		.loc 1 261 0
 18279 004e C2F38342 		ubfx	r2, r2, #18, #4
 18280 0052 02F10202 		add	r2, r2, #2
 18281              	.LVL0:
 262:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 263:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       if (pllsource == 0x00)
 18282              		.loc 1 263 0
 18283 0056 13F4803F 		tst	r3, #65536
 18284 005a 0BD1     		bne	.L7
 264:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {
 265:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         /* HSI oscillator clock divided by 2 selected as PLL clock entry */
 266:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         SystemCoreClock = (HSI_Value >> 1) * pllmull;
 18285              		.loc 1 266 0
 18286 005c 40F20003 		movw	r3, #:lower16:.LANCHOR0
 18287 0060 C0F20003 		movt	r3, #:upper16:.LANCHOR0
 18288 0064 40F60011 		movw	r1, #:lower16:4000000
 18289 0068 C0F23D01 		movt	r1, #:upper16:4000000
 18290 006c 01FB02F2 		mul	r2, r1, r2
 18291              	.LVL1:
 18292 0070 1A60     		str	r2, [r3, #0]
 18293 0072 1FE0     		b	.L6
 18294              	.LVL2:
 18295              	.L7:
 267:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 268:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       else
 269:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {
 270:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL)
 271:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 18296              		.loc 1 271 0
 18297 0074 41F20003 		movw	r3, #:lower16:1073876992
 18298 0078 C4F20203 		movt	r3, #:upper16:1073876992
 18299 007c D86A     		ldr	r0, [r3, #44]
 272:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****        /* HSE oscillator clock selected as PREDIV1 clock entry */
 273:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****        SystemCoreClock = (HSE_Value / prediv1factor) * pllmull; 
 18300              		.loc 1 273 0
 18301 007e 40F20003 		movw	r3, #:lower16:.LANCHOR0
 18302 0082 C0F20003 		movt	r3, #:upper16:.LANCHOR0
 18303 0086 00F00F00 		and	r0, r0, #15
 18304 008a 00F10100 		add	r0, r0, #1
 18305 008e 41F20021 		movw	r1, #:lower16:8000000
 18306 0092 C0F27A01 		movt	r1, #:upper16:8000000
 18307 0096 B1FBF0F1 		udiv	r1, r1, r0
 18308 009a 02FB01F2 		mul	r2, r2, r1
 18309              	.LVL3:
 18310 009e 1A60     		str	r2, [r3, #0]
 18311 00a0 08E0     		b	.L6
 18312              	.L9:
 274:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  #else
 275:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         /* HSE selected as PLL clock entry */
 276:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 277:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         {/* HSE oscillator clock divided by 2 */
 278:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           SystemCoreClock = (HSE_Value >> 1) * pllmull;
 279:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 280:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         else
 281:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         {
 282:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           SystemCoreClock = HSE_Value * pllmull;
 283:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 284:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  #endif
 285:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 286:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else
 287:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       pllmull = pllmull >> 18;
 288:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 289:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       if (pllmull != 0x0D)
 290:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {
 291:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****          pllmull += 2;
 292:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 293:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       else
 294:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       { /* PLL multiplication factor = PLL input clock * 6.5 */
 295:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         pllmull = 13 / 2; 
 296:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 297:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****             
 298:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       if (pllsource == 0x00)
 299:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {
 300:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         /* HSI oscillator clock divided by 2 selected as PLL clock entry */
 301:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         SystemCoreClock = (HSI_Value >> 1) * pllmull;
 302:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 303:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       else
 304:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {/* PREDIV1 selected as PLL clock entry */
 305:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         
 306:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         /* Get PREDIV1 clock source and division factor */
 307:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         prediv1source = RCC->CFGR2 & RCC_CFGR2_PREDIV1SRC;
 308:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 309:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         
 310:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         if (prediv1source == 0)
 311:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         { 
 312:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           /* HSE oscillator clock selected as PREDIV1 clock entry */
 313:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           SystemCoreClock = (HSE_Value / prediv1factor) * pllmull;          
 314:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 315:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         else
 316:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         {/* PLL2 clock selected as PREDIV1 clock entry */
 317:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           
 318:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           /* Get PREDIV2 division factor and PLL2 multiplication factor */
 319:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           prediv2factor = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> 4) + 1;
 320:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
 321:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           SystemCoreClock = (((HSE_Value / prediv2factor) * pll2mull) / prediv1factor) * pllmull;  
 322:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 323:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 324:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */ 
 325:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       break;
 326:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 327:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     default:
 328:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       SystemCoreClock = HSI_Value;
 18313              		.loc 1 328 0
 18314 00a2 40F20003 		movw	r3, #:lower16:.LANCHOR0
 18315 00a6 C0F20003 		movt	r3, #:upper16:.LANCHOR0
 18316 00aa 41F20022 		movw	r2, #:lower16:8000000
 18317 00ae C0F27A02 		movt	r2, #:upper16:8000000
 18318 00b2 1A60     		str	r2, [r3, #0]
 18319              	.L6:
 329:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       break;
 330:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 331:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 332:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Compute HCLK clock frequency ----------------*/
 333:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Get HCLK prescaler */
 334:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 18320              		.loc 1 334 0
 18321 00b4 41F20003 		movw	r3, #:lower16:1073876992
 18322 00b8 C4F20203 		movt	r3, #:upper16:1073876992
 18323 00bc 5A68     		ldr	r2, [r3, #4]
 18324 00be C2F30312 		ubfx	r2, r2, #4, #4
 18325 00c2 40F20003 		movw	r3, #:lower16:.LANCHOR1
 18326 00c6 C0F20003 		movt	r3, #:upper16:.LANCHOR1
 18327 00ca 9A5C     		ldrb	r2, [r3, r2]	@ zero_extendqisi2
 335:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* HCLK clock frequency */
 336:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SystemCoreClock >>= tmp;  
 18328              		.loc 1 336 0
 18329 00cc 40F20003 		movw	r3, #:lower16:.LANCHOR0
 18330 00d0 C0F20003 		movt	r3, #:upper16:.LANCHOR0
 18331 00d4 1968     		ldr	r1, [r3, #0]
 18332 00d6 21FA02F2 		lsr	r2, r1, r2
 18333 00da 1A60     		str	r2, [r3, #0]
 337:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 18334              		.loc 1 337 0
 18335 00dc 7047     		bx	lr
 18336              		.cfi_endproc
 18337              	.LFE30:
 18339 00de 00BF     		.section	.text.SystemInit,"ax",%progbits
 18340              		.align	2
 18341              		.global	SystemInit
 18342              		.thumb
 18343              		.thumb_func
 18345              	SystemInit:
 18346              	.LFB29:
 18347              		.loc 1 173 0
 18348              		.cfi_startproc
 18349              		@ args = 0, pretend = 0, frame = 8
 18350              		@ frame_needed = 0, uses_anonymous_args = 0
 18351              		@ link register save eliminated.
 18352 0000 82B0     		sub	sp, sp, #8
 18353              	.LCFI0:
 18354              		.cfi_def_cfa_offset 8
 18355              		.loc 1 176 0
 18356 0002 41F20003 		movw	r3, #:lower16:1073876992
 18357 0006 C4F20203 		movt	r3, #:upper16:1073876992
 18358 000a 1A68     		ldr	r2, [r3, #0]
 18359 000c 42F00102 		orr	r2, r2, #1
 18360 0010 1A60     		str	r2, [r3, #0]
 18361              		.loc 1 180 0
 18362 0012 5968     		ldr	r1, [r3, #4]
 18363 0014 40F20002 		movw	r2, #:lower16:-117506048
 18364 0018 CFF6FF02 		movt	r2, #:upper16:-117506048
 18365 001c 01EA0202 		and	r2, r1, r2
 18366 0020 5A60     		str	r2, [r3, #4]
 18367              		.loc 1 186 0
 18368 0022 1A68     		ldr	r2, [r3, #0]
 18369 0024 22F08472 		bic	r2, r2, #17301504
 18370 0028 22F48032 		bic	r2, r2, #65536
 18371 002c 1A60     		str	r2, [r3, #0]
 18372              		.loc 1 189 0
 18373 002e 1A68     		ldr	r2, [r3, #0]
 18374 0030 22F48022 		bic	r2, r2, #262144
 18375 0034 1A60     		str	r2, [r3, #0]
 18376              		.loc 1 192 0
 18377 0036 5A68     		ldr	r2, [r3, #4]
 18378 0038 22F4FE02 		bic	r2, r2, #8323072
 18379 003c 5A60     		str	r2, [r3, #4]
 18380              		.loc 1 205 0
 18381 003e 4FF41F02 		mov	r2, #10420224
 18382 0042 9A60     		str	r2, [r3, #8]
 18383              		.loc 1 208 0
 18384 0044 4FF00002 		mov	r2, #0
 18385 0048 DA62     		str	r2, [r3, #44]
 18386              	.LBB6:
 18387              	.LBB7:
 18388              	.LBB8:
 338:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 339:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 340:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
 341:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 342:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 343:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 344:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClock(void)
 345:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 346:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 347:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClockToHSE();
 348:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 349:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClockTo24();
 350:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 351:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClockTo36();
 352:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 353:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClockTo48();
 354:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 355:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClockTo56();  
 356:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 357:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClockTo72();
 358:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 359:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 360:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  /* If none of the define above is enabled, the HSI is used as System clock
 361:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     source (default after reset) */ 
 362:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 363:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 364:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 365:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Setup the external memory controller. Called in startup_stm32f10x.s 
 366:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *          before jump to __main
 367:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 368:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 369:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */ 
 370:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef DATA_IN_ExtSRAM
 371:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 372:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Setup the external memory controller. 
 373:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         Called in startup_stm32f10x_xx.s/.c before jump to main.
 374:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * 	      This function configures the external SRAM mounted on STM3210E-EVAL
 375:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         board (STM32 High density devices). This SRAM will be used as program
 376:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         data memory (including heap and stack).
 377:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 378:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 379:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */ 
 380:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** void SystemInit_ExtMemCtl(void) 
 381:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 382:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*!< FSMC Bank1 NOR/SRAM3 is used for the STM3210E-EVAL, if another Bank is 
 383:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   required, then adjust the Register Addresses */
 384:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 385:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Enable FSMC clock */
 386:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->AHBENR = 0x00000114;
 387:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 388:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Enable GPIOD, GPIOE, GPIOF and GPIOG clocks */  
 389:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->APB2ENR = 0x000001E0;
 390:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 391:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* ---------------  SRAM Data lines, NOE and NWE configuration ---------------*/
 392:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*----------------  SRAM Address lines configuration -------------------------*/
 393:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*----------------  NOE and NWE configuration --------------------------------*/  
 394:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*----------------  NE3 configuration ----------------------------------------*/
 395:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*----------------  NBL0, NBL1 configuration ---------------------------------*/
 396:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 397:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOD->CRL = 0x44BB44BB;  
 398:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOD->CRH = 0xBBBBBBBB;
 399:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 400:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOE->CRL = 0xB44444BB;  
 401:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOE->CRH = 0xBBBBBBBB;
 402:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 403:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOF->CRL = 0x44BBBBBB;  
 404:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOF->CRH = 0xBBBB4444;
 405:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 406:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOG->CRL = 0x44BBBBBB;  
 407:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOG->CRH = 0x44444B44;
 408:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    
 409:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*----------------  FSMC Configuration ---------------------------------------*/  
 410:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*----------------  Enable FSMC Bank1_SRAM Bank ------------------------------*/
 411:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 412:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   FSMC_Bank1->BTCR[4] = 0x00001011;
 413:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   FSMC_Bank1->BTCR[5] = 0x00000200;
 414:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 415:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* DATA_IN_ExtSRAM */
 416:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 417:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 418:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 419:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Selects HSE as System clock source and configure HCLK, PCLK2
 420:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *          and PCLK1 prescalers.
 421:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 422:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 423:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 424:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 425:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClockToHSE(void)
 426:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 427:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 428:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 429:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 430:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Enable HSE */    
 431:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 432:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 433:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 434:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   do
 435:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 436:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 437:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     StartUpCounter++;  
 438:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSEStartUp_TimeOut));
 439:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 440:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 441:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 442:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 443:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 444:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 445:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 446:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 447:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }  
 448:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 449:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 450:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 451:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 452:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #if !defined STM32F10X_LD_VL && !defined STM32F10X_MD_VL 
 453:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 454:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 455:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 456:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Flash 0 wait state */
 457:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 458:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 459:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifndef STM32F10X_CL
 460:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;
 461:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else
 462:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     if (HSE_Value <= 24000000)
 463:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 	{
 464:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;
 465:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 	}
 466:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 	else
 467:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 	{
 468:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_1;
 469:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 	}
 470:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 471:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 472:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 473:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 474:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 475:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 476:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 477:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 478:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 479:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 480:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 481:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 482:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Select HSE as system clock source */
 483:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 484:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_HSE;    
 485:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 486:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till HSE is used as system clock source */
 487:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x04)
 488:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 489:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 490:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 491:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 492:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 493:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
 494:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }  
 495:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 496:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 497:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 498:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 24MHz and configure HCLK, PCLK2 
 499:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *          and PCLK1 prescalers.
 500:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 501:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 502:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 503:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 504:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClockTo24(void)
 505:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 506:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 18389              		.loc 1 506 0
 18390 004a 0192     		str	r2, [sp, #4]
 18391              	.LVL4:
 18392 004c 0092     		str	r2, [sp, #0]
 18393              	.LVL5:
 507:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 508:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 509:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Enable HSE */    
 510:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 18394              		.loc 1 510 0
 18395 004e 1A68     		ldr	r2, [r3, #0]
 18396 0050 42F48032 		orr	r2, r2, #65536
 18397 0054 1A60     		str	r2, [r3, #0]
 511:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 512:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 513:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   do
 514:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 515:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 18398              		.loc 1 515 0
 18399 0056 1A46     		mov	r2, r3
 18400              	.LVL6:
 18401              	.L12:
 18402 0058 1368     		ldr	r3, [r2, #0]
 18403 005a 03F40033 		and	r3, r3, #131072
 18404 005e 0093     		str	r3, [sp, #0]
 18405              	.LVL7:
 516:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     StartUpCounter++;  
 18406              		.loc 1 516 0
 18407 0060 019B     		ldr	r3, [sp, #4]
 18408 0062 03F10103 		add	r3, r3, #1
 18409 0066 0193     		str	r3, [sp, #4]
 18410              	.LVL8:
 517:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSEStartUp_TimeOut));
 18411              		.loc 1 517 0
 18412 0068 009B     		ldr	r3, [sp, #0]
 18413 006a 1BB9     		cbnz	r3, .L11
 18414              	.LVL9:
 18415 006c 019B     		ldr	r3, [sp, #4]
 18416 006e B3F5A06F 		cmp	r3, #1280
 18417 0072 F1D1     		bne	.L12
 18418              	.L11:
 518:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 519:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 18419              		.loc 1 519 0
 18420 0074 41F20003 		movw	r3, #:lower16:1073876992
 18421 0078 C4F20203 		movt	r3, #:upper16:1073876992
 18422 007c 1B68     		ldr	r3, [r3, #0]
 18423 007e 13F4003F 		tst	r3, #131072
 520:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 521:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 18424              		.loc 1 521 0
 18425 0082 14BF     		ite	ne
 18426 0084 0123     		movne	r3, #1
 522:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 523:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 524:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 525:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 18427              		.loc 1 525 0
 18428 0086 0023     		moveq	r3, #0
 18429 0088 0093     		str	r3, [sp, #0]
 18430              	.LVL10:
 526:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }  
 527:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 528:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 18431              		.loc 1 528 0
 18432 008a 009B     		ldr	r3, [sp, #0]
 18433 008c 012B     		cmp	r3, #1
 18434 008e 2CD1     		bne	.L18
 18435              	.LVL11:
 529:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 530:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #if !defined STM32F10X_LD_VL && !defined STM32F10X_MD_VL 
 531:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 532:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 533:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 534:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Flash 0 wait state */
 535:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 536:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;    
 537:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 538:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 539:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 540:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 18436              		.loc 1 540 0
 18437 0090 41F20003 		movw	r3, #:lower16:1073876992
 18438 0094 C4F20203 		movt	r3, #:upper16:1073876992
 18439 0098 5A68     		ldr	r2, [r3, #4]
 18440 009a 5A60     		str	r2, [r3, #4]
 541:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 542:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 543:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 18441              		.loc 1 543 0
 18442 009c 5A68     		ldr	r2, [r3, #4]
 18443 009e 5A60     		str	r2, [r3, #4]
 544:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 545:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 546:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 18444              		.loc 1 546 0
 18445 00a0 5A68     		ldr	r2, [r3, #4]
 18446 00a2 5A60     		str	r2, [r3, #4]
 547:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 548:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef STM32F10X_CL
 549:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
 550:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 6 = 24 MHz */ 
 551:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
 552:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
 553:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL6); 
 554:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 555:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
 556:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 10 = 4 MHz */       
 557:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
 558:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
 559:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
 560:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV10);
 561:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 562:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable PLL2 */
 563:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
 564:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
 565:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
 566:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 567:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }   
 568:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL)
 569:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /*  PLL configuration:  = (HSE / 2) * 6 = 24 MHz */
 570:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 18447              		.loc 1 570 0
 18448 00a4 5A68     		ldr	r2, [r3, #4]
 18449 00a6 22F47C12 		bic	r2, r2, #4128768
 18450 00aa 5A60     		str	r2, [r3, #4]
 571:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLXTPRE_PREDIV1_Div2 | RCC_CFGR_PLL
 18451              		.loc 1 571 0
 18452 00ac 5A68     		ldr	r2, [r3, #4]
 18453 00ae 42F49812 		orr	r2, r2, #1245184
 18454 00b2 5A60     		str	r2, [r3, #4]
 572:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else    
 573:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /*  PLL configuration:  = (HSE / 2) * 6 = 24 MHz */
 574:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 575:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLXTPRE_HSE_Div2 | RCC_CFGR_PLLMULL6);
 576:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 577:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 578:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable PLL */
 579:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 18455              		.loc 1 579 0
 18456 00b4 1A68     		ldr	r2, [r3, #0]
 18457 00b6 42F08072 		orr	r2, r2, #16777216
 18458 00ba 1A60     		str	r2, [r3, #0]
 580:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 581:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is ready */
 582:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 18459              		.loc 1 582 0
 18460 00bc 1A46     		mov	r2, r3
 18461              	.L16:
 18462 00be 1368     		ldr	r3, [r2, #0]
 18463 00c0 13F0007F 		tst	r3, #33554432
 18464 00c4 FBD0     		beq	.L16
 583:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 584:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 585:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 586:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Select PLL as system clock source */
 587:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 18465              		.loc 1 587 0
 18466 00c6 41F20003 		movw	r3, #:lower16:1073876992
 18467 00ca C4F20203 		movt	r3, #:upper16:1073876992
 18468 00ce 5A68     		ldr	r2, [r3, #4]
 18469 00d0 22F00302 		bic	r2, r2, #3
 18470 00d4 5A60     		str	r2, [r3, #4]
 588:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 18471              		.loc 1 588 0
 18472 00d6 5A68     		ldr	r2, [r3, #4]
 18473 00d8 42F00202 		orr	r2, r2, #2
 18474 00dc 5A60     		str	r2, [r3, #4]
 589:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 590:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
 591:../Library/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 18475              		.loc 1 591 0
 18476 00de 1A46     		mov	r2, r3
 18477              	.L17:
 18478 00e0 5368     		ldr	r3, [r2, #4]
 18479 00e2 03F00C03 		and	r3, r3, #12
 18480 00e6 082B     		cmp	r3, #8
 18481 00e8 FAD1     		bne	.L17
 18482              	.L18:
 18483              	.LBE8:
 18484              	.LBE7:
 18485              	.LBE6:
 18486              		.loc 1 223 0
 18487 00ea 02B0     		add	sp, sp, #8
 18488 00ec 7047     		bx	lr
 18489              		.cfi_endproc
 18490              	.LFE29:
 18492              		.global	SystemCoreClock
 18493              		.global	AHBPrescTable
 18494 00ee 00BF     		.section	.data.AHBPrescTable,"aw",%progbits
 18495              		.align	2
 18496              		.set	.LANCHOR1,. + 0
 18499              	AHBPrescTable:
 18500 0000 00       		.byte	0
 18501 0001 00       		.byte	0
 18502 0002 00       		.byte	0
 18503 0003 00       		.byte	0
 18504 0004 00       		.byte	0
 18505 0005 00       		.byte	0
 18506 0006 00       		.byte	0
 18507 0007 00       		.byte	0
 18508 0008 01       		.byte	1
 18509 0009 02       		.byte	2
 18510 000a 03       		.byte	3
 18511 000b 04       		.byte	4
 18512 000c 06       		.byte	6
 18513 000d 07       		.byte	7
 18514 000e 08       		.byte	8
 18515 000f 09       		.byte	9
 18516              		.section	.data.SystemCoreClock,"aw",%progbits
 18517              		.align	2
 18518              		.set	.LANCHOR0,. + 0
 18521              	SystemCoreClock:
 18522 0000 00366E01 		.word	24000000
 18523              		.text
 18524              	.Letext0:
DEFINED SYMBOLS
                            *ABS*:00000000 system_stm32f10x.c
C:\Users\user\AppData\Local\Temp\ccIfoosc.s:18230  .text.SystemCoreClockUpdate:00000000 $t
C:\Users\user\AppData\Local\Temp\ccIfoosc.s:18235  .text.SystemCoreClockUpdate:00000000 SystemCoreClockUpdate
C:\Users\user\AppData\Local\Temp\ccIfoosc.s:18518  .data.SystemCoreClock:00000000 .LANCHOR0
C:\Users\user\AppData\Local\Temp\ccIfoosc.s:18496  .data.AHBPrescTable:00000000 .LANCHOR1
C:\Users\user\AppData\Local\Temp\ccIfoosc.s:18340  .text.SystemInit:00000000 $t
C:\Users\user\AppData\Local\Temp\ccIfoosc.s:18345  .text.SystemInit:00000000 SystemInit
C:\Users\user\AppData\Local\Temp\ccIfoosc.s:18521  .data.SystemCoreClock:00000000 SystemCoreClock
C:\Users\user\AppData\Local\Temp\ccIfoosc.s:18499  .data.AHBPrescTable:00000000 AHBPrescTable
C:\Users\user\AppData\Local\Temp\ccIfoosc.s:18495  .data.AHBPrescTable:00000000 $d
C:\Users\user\AppData\Local\Temp\ccIfoosc.s:18517  .data.SystemCoreClock:00000000 $d
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
