// Seed: 2393520139
module module_0 (
    input supply1 id_0,
    output tri0 id_1,
    output tri0 id_2,
    output tri0 id_3,
    output tri1 id_4
);
  logic id_6;
  assign id_4 = -1;
  assign id_2 = 1;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    output uwire id_0,
    output tri1 id_1,
    input wire id_2,
    input wand id_3,
    output tri0 id_4,
    output supply1 id_5,
    output tri0 id_6,
    input tri id_7,
    input tri1 id_8
    , id_18,
    input tri0 id_9,
    input supply1 id_10,
    output wor id_11,
    output tri id_12,
    input tri id_13#(-1'h0, "", (1'b0) + 1),
    output wand id_14,
    input wire id_15,
    input supply1 id_16
);
  assign id_12 = id_15;
  or primCall (id_4, id_15, id_3, id_18, id_9, id_10, id_7, id_16);
  module_0 modCall_1 (
      id_15,
      id_11,
      id_6,
      id_4,
      id_4
  );
  assign modCall_1.id_0 = 0;
endmodule
