// Seed: 2935782015
module module_0;
  uwire id_1, id_2;
  assign id_1 = id_1;
  assign id_2 = 1;
  supply0 id_3 = 1;
  always deassign id_2;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  always id_6 <= 1'b0;
  xnor (id_1, id_3, id_4, id_5, id_6, id_8, id_9);
  module_0();
endmodule
