//===- TableGen'erated file -------------------------------------*- C++ -*-===//
//
// Register Information Source Fragment
//
// Automatically generated file, do not edit!
//
//===----------------------------------------------------------------------===//

namespace llvm {

namespace {     // Register classes...
  // AFGR32 Register Class...
  static const unsigned AFGR32[] = {
    Mips::F0, Mips::F2, Mips::F12, Mips::F14, Mips::F4, Mips::F6, Mips::F8, Mips::F10, Mips::F16, Mips::F18, Mips::F20, Mips::F22, Mips::F24, Mips::F26, Mips::F28, Mips::F30, Mips::F31, 
  };

  // AFGR64 Register Class...
  static const unsigned AFGR64[] = {
    Mips::D0, Mips::D1, Mips::D6, Mips::D7, Mips::D2, Mips::D3, Mips::D4, Mips::D5, Mips::D8, Mips::D9, Mips::D10, Mips::D11, Mips::D12, Mips::D13, Mips::D14, Mips::D15, 
  };

  // CCR Register Class...
  static const unsigned CCR[] = {
    Mips::FCR31, 
  };

  // CPURegs Register Class...
  static const unsigned CPURegs[] = {
    Mips::V0, Mips::V1, Mips::A0, Mips::A1, Mips::A2, Mips::A3, Mips::T0, Mips::T1, Mips::T2, Mips::T3, Mips::T4, Mips::T5, Mips::T6, Mips::T7, Mips::T8, Mips::T9, Mips::S0, Mips::S1, Mips::S2, Mips::S3, Mips::S4, Mips::S5, Mips::S6, Mips::S7, Mips::ZERO, Mips::AT, Mips::K0, Mips::K1, Mips::GP, Mips::SP, Mips::FP, Mips::RA, 
  };

  // FGR32 Register Class...
  static const unsigned FGR32[] = {
    Mips::F0, Mips::F1, Mips::F2, Mips::F3, Mips::F12, Mips::F13, Mips::F14, Mips::F15, Mips::F4, Mips::F5, Mips::F6, Mips::F7, Mips::F8, Mips::F9, Mips::F10, Mips::F11, Mips::F16, Mips::F17, Mips::F18, Mips::F19, Mips::F20, Mips::F21, Mips::F22, Mips::F23, Mips::F24, Mips::F25, Mips::F26, Mips::F27, Mips::F28, Mips::F29, Mips::F30, Mips::F31, 
  };

  // HILO Register Class...
  static const unsigned HILO[] = {
    Mips::HI, Mips::LO, 
  };

  // AFGR32VTs Register Class Value Types...
  static const MVT AFGR32VTs[] = {
    MVT::f32, MVT::Other
  };

  // AFGR64VTs Register Class Value Types...
  static const MVT AFGR64VTs[] = {
    MVT::f64, MVT::Other
  };

  // CCRVTs Register Class Value Types...
  static const MVT CCRVTs[] = {
    MVT::i32, MVT::Other
  };

  // CPURegsVTs Register Class Value Types...
  static const MVT CPURegsVTs[] = {
    MVT::i32, MVT::Other
  };

  // FGR32VTs Register Class Value Types...
  static const MVT FGR32VTs[] = {
    MVT::f32, MVT::Other
  };

  // HILOVTs Register Class Value Types...
  static const MVT HILOVTs[] = {
    MVT::i32, MVT::Other
  };

}  // end anonymous namespace

namespace Mips {   // Register class instances
  AFGR32Class	AFGR32RegClass;
  AFGR64Class	AFGR64RegClass;
  CCRClass	CCRRegClass;
  CPURegsClass	CPURegsRegClass;
  FGR32Class	FGR32RegClass;
  HILOClass	HILORegClass;

  // AFGR32 Register Class sub-classes...
  static const TargetRegisterClass* const AFGR32Subclasses [] = {
    NULL
  };

  // AFGR64 Register Class sub-classes...
  static const TargetRegisterClass* const AFGR64Subclasses [] = {
    NULL
  };

  // CCR Register Class sub-classes...
  static const TargetRegisterClass* const CCRSubclasses [] = {
    NULL
  };

  // CPURegs Register Class sub-classes...
  static const TargetRegisterClass* const CPURegsSubclasses [] = {
    NULL
  };

  // FGR32 Register Class sub-classes...
  static const TargetRegisterClass* const FGR32Subclasses [] = {
    &Mips::AFGR32RegClass, NULL
  };

  // HILO Register Class sub-classes...
  static const TargetRegisterClass* const HILOSubclasses [] = {
    NULL
  };

  // AFGR32 Register Class super-classes...
  static const TargetRegisterClass* const AFGR32Superclasses [] = {
    &Mips::FGR32RegClass, NULL
  };

  // AFGR64 Register Class super-classes...
  static const TargetRegisterClass* const AFGR64Superclasses [] = {
    NULL
  };

  // CCR Register Class super-classes...
  static const TargetRegisterClass* const CCRSuperclasses [] = {
    NULL
  };

  // CPURegs Register Class super-classes...
  static const TargetRegisterClass* const CPURegsSuperclasses [] = {
    NULL
  };

  // FGR32 Register Class super-classes...
  static const TargetRegisterClass* const FGR32Superclasses [] = {
    NULL
  };

  // HILO Register Class super-classes...
  static const TargetRegisterClass* const HILOSuperclasses [] = {
    NULL
  };


    AFGR32Class::iterator
    AFGR32Class::allocation_order_end(const MachineFunction &MF) const {
      // The last register on the list above is reserved
      return end()-1;
    }
  
AFGR32Class::AFGR32Class()  : TargetRegisterClass(AFGR32RegClassID, AFGR32VTs, AFGR32Subclasses, AFGR32Superclasses, 4, 4, 1, AFGR32, AFGR32 + 17) {}

    AFGR64Class::iterator
    AFGR64Class::allocation_order_end(const MachineFunction &MF) const {
      // The last register on the list above is reserved
      return end()-1;
    }
  
AFGR64Class::AFGR64Class()  : TargetRegisterClass(AFGR64RegClassID, AFGR64VTs, AFGR64Subclasses, AFGR64Superclasses, 8, 8, 1, AFGR64, AFGR64 + 16) {}

CCRClass::CCRClass()  : TargetRegisterClass(CCRRegClassID, CCRVTs, CCRSubclasses, CCRSuperclasses, 4, 4, -1, CCR, CCR + 1) {}

    CPURegsClass::iterator
    CPURegsClass::allocation_order_end(const MachineFunction &MF) const {
      // The last 8 registers on the list above are reserved
      return end()-8;
    }
  
CPURegsClass::CPURegsClass()  : TargetRegisterClass(CPURegsRegClassID, CPURegsVTs, CPURegsSubclasses, CPURegsSuperclasses, 4, 4, 1, CPURegs, CPURegs + 32) {}

    FGR32Class::iterator
    FGR32Class::allocation_order_end(const MachineFunction &MF) const {
      // The last register on the list above is reserved
      return end()-1;
    }
  
FGR32Class::FGR32Class()  : TargetRegisterClass(FGR32RegClassID, FGR32VTs, FGR32Subclasses, FGR32Superclasses, 4, 4, 1, FGR32, FGR32 + 32) {}

HILOClass::HILOClass()  : TargetRegisterClass(HILORegClassID, HILOVTs, HILOSubclasses, HILOSuperclasses, 4, 4, 1, HILO, HILO + 2) {}
}

namespace {
  const TargetRegisterClass* const RegisterClasses[] = {
    &Mips::AFGR32RegClass,
    &Mips::AFGR64RegClass,
    &Mips::CCRRegClass,
    &Mips::CPURegsRegClass,
    &Mips::FGR32RegClass,
    &Mips::HILORegClass,
  };


  // Number of hash collisions: 0
  const unsigned SubregHashTable[] = { Mips::NoRegister, Mips::NoRegister, 
Mips::NoRegister, Mips::NoRegister };
  const unsigned SubregHashTableSize = 2;


  // Register Alias Sets...
  const unsigned Empty_AliasSet[] = { 0 };
  const unsigned D0_AliasSet[] = { Mips::F0, Mips::F1, 0 };
  const unsigned D1_AliasSet[] = { Mips::F2, Mips::F3, 0 };
  const unsigned D10_AliasSet[] = { Mips::F20, Mips::F21, 0 };
  const unsigned D11_AliasSet[] = { Mips::F22, Mips::F23, 0 };
  const unsigned D12_AliasSet[] = { Mips::F24, Mips::F25, 0 };
  const unsigned D13_AliasSet[] = { Mips::F26, Mips::F27, 0 };
  const unsigned D14_AliasSet[] = { Mips::F28, Mips::F29, 0 };
  const unsigned D15_AliasSet[] = { Mips::F30, Mips::F31, 0 };
  const unsigned D2_AliasSet[] = { Mips::F4, Mips::F5, 0 };
  const unsigned D3_AliasSet[] = { Mips::F6, Mips::F7, 0 };
  const unsigned D4_AliasSet[] = { Mips::F8, Mips::F9, 0 };
  const unsigned D5_AliasSet[] = { Mips::F10, Mips::F11, 0 };
  const unsigned D6_AliasSet[] = { Mips::F12, Mips::F13, 0 };
  const unsigned D7_AliasSet[] = { Mips::F14, Mips::F15, 0 };
  const unsigned D8_AliasSet[] = { Mips::F16, Mips::F17, 0 };
  const unsigned D9_AliasSet[] = { Mips::F18, Mips::F19, 0 };
  const unsigned F0_AliasSet[] = { Mips::D0, 0 };
  const unsigned F1_AliasSet[] = { Mips::D0, 0 };
  const unsigned F10_AliasSet[] = { Mips::D5, 0 };
  const unsigned F11_AliasSet[] = { Mips::D5, 0 };
  const unsigned F12_AliasSet[] = { Mips::D6, 0 };
  const unsigned F13_AliasSet[] = { Mips::D6, 0 };
  const unsigned F14_AliasSet[] = { Mips::D7, 0 };
  const unsigned F15_AliasSet[] = { Mips::D7, 0 };
  const unsigned F16_AliasSet[] = { Mips::D8, 0 };
  const unsigned F17_AliasSet[] = { Mips::D8, 0 };
  const unsigned F18_AliasSet[] = { Mips::D9, 0 };
  const unsigned F19_AliasSet[] = { Mips::D9, 0 };
  const unsigned F2_AliasSet[] = { Mips::D1, 0 };
  const unsigned F20_AliasSet[] = { Mips::D10, 0 };
  const unsigned F21_AliasSet[] = { Mips::D10, 0 };
  const unsigned F22_AliasSet[] = { Mips::D11, 0 };
  const unsigned F23_AliasSet[] = { Mips::D11, 0 };
  const unsigned F24_AliasSet[] = { Mips::D12, 0 };
  const unsigned F25_AliasSet[] = { Mips::D12, 0 };
  const unsigned F26_AliasSet[] = { Mips::D13, 0 };
  const unsigned F27_AliasSet[] = { Mips::D13, 0 };
  const unsigned F28_AliasSet[] = { Mips::D14, 0 };
  const unsigned F29_AliasSet[] = { Mips::D14, 0 };
  const unsigned F3_AliasSet[] = { Mips::D1, 0 };
  const unsigned F30_AliasSet[] = { Mips::D15, 0 };
  const unsigned F31_AliasSet[] = { Mips::D15, 0 };
  const unsigned F4_AliasSet[] = { Mips::D2, 0 };
  const unsigned F5_AliasSet[] = { Mips::D2, 0 };
  const unsigned F6_AliasSet[] = { Mips::D3, 0 };
  const unsigned F7_AliasSet[] = { Mips::D3, 0 };
  const unsigned F8_AliasSet[] = { Mips::D4, 0 };
  const unsigned F9_AliasSet[] = { Mips::D4, 0 };


  // Register Sub-registers Sets...
  const unsigned Empty_SubRegsSet[] = { 0 };
  const unsigned A0_SubRegsSet[] = { 0 };
  const unsigned A1_SubRegsSet[] = { 0 };
  const unsigned A2_SubRegsSet[] = { 0 };
  const unsigned A3_SubRegsSet[] = { 0 };
  const unsigned AT_SubRegsSet[] = { 0 };
  const unsigned D0_SubRegsSet[] = { 0 };
  const unsigned D1_SubRegsSet[] = { 0 };
  const unsigned D10_SubRegsSet[] = { 0 };
  const unsigned D11_SubRegsSet[] = { 0 };
  const unsigned D12_SubRegsSet[] = { 0 };
  const unsigned D13_SubRegsSet[] = { 0 };
  const unsigned D14_SubRegsSet[] = { 0 };
  const unsigned D15_SubRegsSet[] = { 0 };
  const unsigned D2_SubRegsSet[] = { 0 };
  const unsigned D3_SubRegsSet[] = { 0 };
  const unsigned D4_SubRegsSet[] = { 0 };
  const unsigned D5_SubRegsSet[] = { 0 };
  const unsigned D6_SubRegsSet[] = { 0 };
  const unsigned D7_SubRegsSet[] = { 0 };
  const unsigned D8_SubRegsSet[] = { 0 };
  const unsigned D9_SubRegsSet[] = { 0 };
  const unsigned F0_SubRegsSet[] = { 0 };
  const unsigned F1_SubRegsSet[] = { 0 };
  const unsigned F10_SubRegsSet[] = { 0 };
  const unsigned F11_SubRegsSet[] = { 0 };
  const unsigned F12_SubRegsSet[] = { 0 };
  const unsigned F13_SubRegsSet[] = { 0 };
  const unsigned F14_SubRegsSet[] = { 0 };
  const unsigned F15_SubRegsSet[] = { 0 };
  const unsigned F16_SubRegsSet[] = { 0 };
  const unsigned F17_SubRegsSet[] = { 0 };
  const unsigned F18_SubRegsSet[] = { 0 };
  const unsigned F19_SubRegsSet[] = { 0 };
  const unsigned F2_SubRegsSet[] = { 0 };
  const unsigned F20_SubRegsSet[] = { 0 };
  const unsigned F21_SubRegsSet[] = { 0 };
  const unsigned F22_SubRegsSet[] = { 0 };
  const unsigned F23_SubRegsSet[] = { 0 };
  const unsigned F24_SubRegsSet[] = { 0 };
  const unsigned F25_SubRegsSet[] = { 0 };
  const unsigned F26_SubRegsSet[] = { 0 };
  const unsigned F27_SubRegsSet[] = { 0 };
  const unsigned F28_SubRegsSet[] = { 0 };
  const unsigned F29_SubRegsSet[] = { 0 };
  const unsigned F3_SubRegsSet[] = { 0 };
  const unsigned F30_SubRegsSet[] = { 0 };
  const unsigned F31_SubRegsSet[] = { 0 };
  const unsigned F4_SubRegsSet[] = { 0 };
  const unsigned F5_SubRegsSet[] = { 0 };
  const unsigned F6_SubRegsSet[] = { 0 };
  const unsigned F7_SubRegsSet[] = { 0 };
  const unsigned F8_SubRegsSet[] = { 0 };
  const unsigned F9_SubRegsSet[] = { 0 };
  const unsigned FCR31_SubRegsSet[] = { 0 };
  const unsigned FP_SubRegsSet[] = { 0 };
  const unsigned GP_SubRegsSet[] = { 0 };
  const unsigned HI_SubRegsSet[] = { 0 };
  const unsigned K0_SubRegsSet[] = { 0 };
  const unsigned K1_SubRegsSet[] = { 0 };
  const unsigned LO_SubRegsSet[] = { 0 };
  const unsigned RA_SubRegsSet[] = { 0 };
  const unsigned S0_SubRegsSet[] = { 0 };
  const unsigned S1_SubRegsSet[] = { 0 };
  const unsigned S2_SubRegsSet[] = { 0 };
  const unsigned S3_SubRegsSet[] = { 0 };
  const unsigned S4_SubRegsSet[] = { 0 };
  const unsigned S5_SubRegsSet[] = { 0 };
  const unsigned S6_SubRegsSet[] = { 0 };
  const unsigned S7_SubRegsSet[] = { 0 };
  const unsigned SP_SubRegsSet[] = { 0 };
  const unsigned T0_SubRegsSet[] = { 0 };
  const unsigned T1_SubRegsSet[] = { 0 };
  const unsigned T2_SubRegsSet[] = { 0 };
  const unsigned T3_SubRegsSet[] = { 0 };
  const unsigned T4_SubRegsSet[] = { 0 };
  const unsigned T5_SubRegsSet[] = { 0 };
  const unsigned T6_SubRegsSet[] = { 0 };
  const unsigned T7_SubRegsSet[] = { 0 };
  const unsigned T8_SubRegsSet[] = { 0 };
  const unsigned T9_SubRegsSet[] = { 0 };
  const unsigned V0_SubRegsSet[] = { 0 };
  const unsigned V1_SubRegsSet[] = { 0 };
  const unsigned ZERO_SubRegsSet[] = { 0 };
  const unsigned Empty_SuperRegsSet[] = { 0 };

  const TargetRegisterDesc RegisterDescriptors[] = { // Descriptors
    { "NOREG",	"NOREG",	0,	0,	0 },
    { "4",	"A0",	Empty_AliasSet,	A0_SubRegsSet,	Empty_SuperRegsSet },
    { "5",	"A1",	Empty_AliasSet,	A1_SubRegsSet,	Empty_SuperRegsSet },
    { "6",	"A2",	Empty_AliasSet,	A2_SubRegsSet,	Empty_SuperRegsSet },
    { "7",	"A3",	Empty_AliasSet,	A3_SubRegsSet,	Empty_SuperRegsSet },
    { "AT",	"AT",	Empty_AliasSet,	AT_SubRegsSet,	Empty_SuperRegsSet },
    { "F0",	"D0",	D0_AliasSet,	D0_SubRegsSet,	Empty_SuperRegsSet },
    { "F2",	"D1",	D1_AliasSet,	D1_SubRegsSet,	Empty_SuperRegsSet },
    { "F20",	"D10",	D10_AliasSet,	D10_SubRegsSet,	Empty_SuperRegsSet },
    { "F22",	"D11",	D11_AliasSet,	D11_SubRegsSet,	Empty_SuperRegsSet },
    { "F24",	"D12",	D12_AliasSet,	D12_SubRegsSet,	Empty_SuperRegsSet },
    { "F26",	"D13",	D13_AliasSet,	D13_SubRegsSet,	Empty_SuperRegsSet },
    { "F28",	"D14",	D14_AliasSet,	D14_SubRegsSet,	Empty_SuperRegsSet },
    { "F30",	"D15",	D15_AliasSet,	D15_SubRegsSet,	Empty_SuperRegsSet },
    { "F4",	"D2",	D2_AliasSet,	D2_SubRegsSet,	Empty_SuperRegsSet },
    { "F6",	"D3",	D3_AliasSet,	D3_SubRegsSet,	Empty_SuperRegsSet },
    { "F8",	"D4",	D4_AliasSet,	D4_SubRegsSet,	Empty_SuperRegsSet },
    { "F10",	"D5",	D5_AliasSet,	D5_SubRegsSet,	Empty_SuperRegsSet },
    { "F12",	"D6",	D6_AliasSet,	D6_SubRegsSet,	Empty_SuperRegsSet },
    { "F14",	"D7",	D7_AliasSet,	D7_SubRegsSet,	Empty_SuperRegsSet },
    { "F16",	"D8",	D8_AliasSet,	D8_SubRegsSet,	Empty_SuperRegsSet },
    { "F18",	"D9",	D9_AliasSet,	D9_SubRegsSet,	Empty_SuperRegsSet },
    { "F0",	"F0",	F0_AliasSet,	F0_SubRegsSet,	Empty_SuperRegsSet },
    { "F1",	"F1",	F1_AliasSet,	F1_SubRegsSet,	Empty_SuperRegsSet },
    { "F10",	"F10",	F10_AliasSet,	F10_SubRegsSet,	Empty_SuperRegsSet },
    { "F11",	"F11",	F11_AliasSet,	F11_SubRegsSet,	Empty_SuperRegsSet },
    { "F12",	"F12",	F12_AliasSet,	F12_SubRegsSet,	Empty_SuperRegsSet },
    { "F13",	"F13",	F13_AliasSet,	F13_SubRegsSet,	Empty_SuperRegsSet },
    { "F14",	"F14",	F14_AliasSet,	F14_SubRegsSet,	Empty_SuperRegsSet },
    { "F15",	"F15",	F15_AliasSet,	F15_SubRegsSet,	Empty_SuperRegsSet },
    { "F16",	"F16",	F16_AliasSet,	F16_SubRegsSet,	Empty_SuperRegsSet },
    { "F17",	"F17",	F17_AliasSet,	F17_SubRegsSet,	Empty_SuperRegsSet },
    { "F18",	"F18",	F18_AliasSet,	F18_SubRegsSet,	Empty_SuperRegsSet },
    { "F19",	"F19",	F19_AliasSet,	F19_SubRegsSet,	Empty_SuperRegsSet },
    { "F2",	"F2",	F2_AliasSet,	F2_SubRegsSet,	Empty_SuperRegsSet },
    { "F20",	"F20",	F20_AliasSet,	F20_SubRegsSet,	Empty_SuperRegsSet },
    { "F21",	"F21",	F21_AliasSet,	F21_SubRegsSet,	Empty_SuperRegsSet },
    { "F22",	"F22",	F22_AliasSet,	F22_SubRegsSet,	Empty_SuperRegsSet },
    { "F23",	"F23",	F23_AliasSet,	F23_SubRegsSet,	Empty_SuperRegsSet },
    { "F24",	"F24",	F24_AliasSet,	F24_SubRegsSet,	Empty_SuperRegsSet },
    { "F25",	"F25",	F25_AliasSet,	F25_SubRegsSet,	Empty_SuperRegsSet },
    { "F26",	"F26",	F26_AliasSet,	F26_SubRegsSet,	Empty_SuperRegsSet },
    { "F27",	"F27",	F27_AliasSet,	F27_SubRegsSet,	Empty_SuperRegsSet },
    { "F28",	"F28",	F28_AliasSet,	F28_SubRegsSet,	Empty_SuperRegsSet },
    { "F29",	"F29",	F29_AliasSet,	F29_SubRegsSet,	Empty_SuperRegsSet },
    { "F3",	"F3",	F3_AliasSet,	F3_SubRegsSet,	Empty_SuperRegsSet },
    { "F30",	"F30",	F30_AliasSet,	F30_SubRegsSet,	Empty_SuperRegsSet },
    { "F31",	"F31",	F31_AliasSet,	F31_SubRegsSet,	Empty_SuperRegsSet },
    { "F4",	"F4",	F4_AliasSet,	F4_SubRegsSet,	Empty_SuperRegsSet },
    { "F5",	"F5",	F5_AliasSet,	F5_SubRegsSet,	Empty_SuperRegsSet },
    { "F6",	"F6",	F6_AliasSet,	F6_SubRegsSet,	Empty_SuperRegsSet },
    { "F7",	"F7",	F7_AliasSet,	F7_SubRegsSet,	Empty_SuperRegsSet },
    { "F8",	"F8",	F8_AliasSet,	F8_SubRegsSet,	Empty_SuperRegsSet },
    { "F9",	"F9",	F9_AliasSet,	F9_SubRegsSet,	Empty_SuperRegsSet },
    { "FCR31",	"FCR31",	Empty_AliasSet,	FCR31_SubRegsSet,	Empty_SuperRegsSet },
    { "FP",	"FP",	Empty_AliasSet,	FP_SubRegsSet,	Empty_SuperRegsSet },
    { "GP",	"GP",	Empty_AliasSet,	GP_SubRegsSet,	Empty_SuperRegsSet },
    { "hi",	"HI",	Empty_AliasSet,	HI_SubRegsSet,	Empty_SuperRegsSet },
    { "26",	"K0",	Empty_AliasSet,	K0_SubRegsSet,	Empty_SuperRegsSet },
    { "27",	"K1",	Empty_AliasSet,	K1_SubRegsSet,	Empty_SuperRegsSet },
    { "lo",	"LO",	Empty_AliasSet,	LO_SubRegsSet,	Empty_SuperRegsSet },
    { "RA",	"RA",	Empty_AliasSet,	RA_SubRegsSet,	Empty_SuperRegsSet },
    { "16",	"S0",	Empty_AliasSet,	S0_SubRegsSet,	Empty_SuperRegsSet },
    { "17",	"S1",	Empty_AliasSet,	S1_SubRegsSet,	Empty_SuperRegsSet },
    { "18",	"S2",	Empty_AliasSet,	S2_SubRegsSet,	Empty_SuperRegsSet },
    { "19",	"S3",	Empty_AliasSet,	S3_SubRegsSet,	Empty_SuperRegsSet },
    { "20",	"S4",	Empty_AliasSet,	S4_SubRegsSet,	Empty_SuperRegsSet },
    { "21",	"S5",	Empty_AliasSet,	S5_SubRegsSet,	Empty_SuperRegsSet },
    { "22",	"S6",	Empty_AliasSet,	S6_SubRegsSet,	Empty_SuperRegsSet },
    { "23",	"S7",	Empty_AliasSet,	S7_SubRegsSet,	Empty_SuperRegsSet },
    { "SP",	"SP",	Empty_AliasSet,	SP_SubRegsSet,	Empty_SuperRegsSet },
    { "8",	"T0",	Empty_AliasSet,	T0_SubRegsSet,	Empty_SuperRegsSet },
    { "9",	"T1",	Empty_AliasSet,	T1_SubRegsSet,	Empty_SuperRegsSet },
    { "10",	"T2",	Empty_AliasSet,	T2_SubRegsSet,	Empty_SuperRegsSet },
    { "11",	"T3",	Empty_AliasSet,	T3_SubRegsSet,	Empty_SuperRegsSet },
    { "12",	"T4",	Empty_AliasSet,	T4_SubRegsSet,	Empty_SuperRegsSet },
    { "13",	"T5",	Empty_AliasSet,	T5_SubRegsSet,	Empty_SuperRegsSet },
    { "14",	"T6",	Empty_AliasSet,	T6_SubRegsSet,	Empty_SuperRegsSet },
    { "15",	"T7",	Empty_AliasSet,	T7_SubRegsSet,	Empty_SuperRegsSet },
    { "24",	"T8",	Empty_AliasSet,	T8_SubRegsSet,	Empty_SuperRegsSet },
    { "25",	"T9",	Empty_AliasSet,	T9_SubRegsSet,	Empty_SuperRegsSet },
    { "2",	"V0",	Empty_AliasSet,	V0_SubRegsSet,	Empty_SuperRegsSet },
    { "3",	"V1",	Empty_AliasSet,	V1_SubRegsSet,	Empty_SuperRegsSet },
    { "ZERO",	"ZERO",	Empty_AliasSet,	ZERO_SubRegsSet,	Empty_SuperRegsSet },
  };
}

unsigned MipsGenRegisterInfo::getSubReg(unsigned RegNo, unsigned Index) const {
  switch (RegNo) {
  default:
    return 0;
  };
  return 0;
}

MipsGenRegisterInfo::MipsGenRegisterInfo(int CallFrameSetupOpcode, int CallFrameDestroyOpcode)
  : TargetRegisterInfo(RegisterDescriptors, 84, RegisterClasses, RegisterClasses+6,
                  CallFrameSetupOpcode, CallFrameDestroyOpcode,
                 SubregHashTable, SubregHashTableSize) {
}

int MipsGenRegisterInfo::getDwarfRegNumFull(unsigned RegNum, unsigned Flavour) const {
  switch (Flavour) {
  default:
    assert(0 && "Unknown DWARF flavour");
    return -1;
  case 0:
    switch (RegNum) {
    default:
      assert(0 && "Invalid RegNum");
      return -1;
    case Mips::A0:
      return 5;
    case Mips::A1:
      return 5;
    case Mips::A2:
      return 6;
    case Mips::A3:
      return 7;
    case Mips::AT:
      return 1;
    case Mips::D0:
      return 32;
    case Mips::D1:
      return 34;
    case Mips::D10:
      return 52;
    case Mips::D11:
      return 54;
    case Mips::D12:
      return 56;
    case Mips::D13:
      return 58;
    case Mips::D14:
      return 60;
    case Mips::D15:
      return 62;
    case Mips::D2:
      return 36;
    case Mips::D3:
      return 38;
    case Mips::D4:
      return 40;
    case Mips::D5:
      return 42;
    case Mips::D6:
      return 44;
    case Mips::D7:
      return 46;
    case Mips::D8:
      return 48;
    case Mips::D9:
      return 50;
    case Mips::F0:
      return 32;
    case Mips::F1:
      return 33;
    case Mips::F10:
      return 42;
    case Mips::F11:
      return 43;
    case Mips::F12:
      return 44;
    case Mips::F13:
      return 45;
    case Mips::F14:
      return 46;
    case Mips::F15:
      return 47;
    case Mips::F16:
      return 48;
    case Mips::F17:
      return 49;
    case Mips::F18:
      return 50;
    case Mips::F19:
      return 51;
    case Mips::F2:
      return 34;
    case Mips::F20:
      return 52;
    case Mips::F21:
      return 53;
    case Mips::F22:
      return 54;
    case Mips::F23:
      return 55;
    case Mips::F24:
      return 56;
    case Mips::F25:
      return 57;
    case Mips::F26:
      return 58;
    case Mips::F27:
      return 59;
    case Mips::F28:
      return 60;
    case Mips::F29:
      return 61;
    case Mips::F3:
      return 35;
    case Mips::F30:
      return 62;
    case Mips::F31:
      return 63;
    case Mips::F4:
      return 36;
    case Mips::F5:
      return 37;
    case Mips::F6:
      return 38;
    case Mips::F7:
      return 39;
    case Mips::F8:
      return 40;
    case Mips::F9:
      return 41;
    case Mips::FCR31:
      return -1;
    case Mips::FP:
      return 30;
    case Mips::GP:
      return 28;
    case Mips::HI:
      return 64;
    case Mips::K0:
      return 26;
    case Mips::K1:
      return 27;
    case Mips::LO:
      return 65;
    case Mips::RA:
      return 31;
    case Mips::S0:
      return 16;
    case Mips::S1:
      return 17;
    case Mips::S2:
      return 18;
    case Mips::S3:
      return 19;
    case Mips::S4:
      return 20;
    case Mips::S5:
      return 21;
    case Mips::S6:
      return 22;
    case Mips::S7:
      return 23;
    case Mips::SP:
      return 29;
    case Mips::T0:
      return 8;
    case Mips::T1:
      return 9;
    case Mips::T2:
      return 10;
    case Mips::T3:
      return 11;
    case Mips::T4:
      return 12;
    case Mips::T5:
      return 13;
    case Mips::T6:
      return 14;
    case Mips::T7:
      return 15;
    case Mips::T8:
      return 24;
    case Mips::T9:
      return 25;
    case Mips::V0:
      return 2;
    case Mips::V1:
      return 3;
    case Mips::ZERO:
      return 0;
    };
  };
}

} // End llvm namespace 
