set ::env(PROJECT_NAME) Xilinx_RAMs
set ::env(DESIGN_TOP) bytewrite_tdp_ram_nc
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/RS/Xilinx_RAMs/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/RS/Xilinx_RAMs/rtl/bytewrite_tdp_ram_nc.v
set ::env(CLOCK_COUNT) 2
set ::env(DOMAIN) scalable_counters
