Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Oct 15 11:28:50 2021
| Host         : DESKTOP-G74GFK5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fpga_basicIO_control_sets_placed.rpt
| Design       : fpga_basicIO
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              24 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              33 |           21 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+-----------------------------------------+-------------------+------------------+----------------+--------------+
|        Clock Signal       |              Enable Signal              |  Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------+-----------------------------------------+-------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG            |                                         |                   |                1 |              1 |         1.00 |
|  inst_clkdiv/BUFG_INST3_0 |                                         |                   |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG            | inst_circuito/inst_control/currstate0   | btnUreg           |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG            | inst_circuito/inst_control/E[0]         | btnUreg           |                8 |             13 |         1.62 |
|  clk_IBUF_BUFG            | inst_circuito/inst_control/register2[0] | btnUreg           |               11 |             16 |         1.45 |
|  inst_clkdiv/CLK          |                                         |                   |               14 |             21 |         1.50 |
|  clk_IBUF_BUFG            |                                         | inst_clkdiv/clear |                6 |             24 |         4.00 |
+---------------------------+-----------------------------------------+-------------------+------------------+----------------+--------------+


