% Encoding: UTF-8

@Conference{Hochberger2017,
  author = {Christian Hochberger},
  title  = {Low-Level Synthesis (Lecture)},
  year   = {2017},
}

@Book{lim2008practical,
  title     = {Practical Problems in VLSI Physical Design Automation},
  publisher = {Springer Netherlands},
  year      = {2008},
  author    = {Lim, S.K.},
  series    = {SpringerLink: Springer e-Books},
  isbn      = {9781402066276},
  lccn      = {2008930560},
  url       = {https://books.google.de/books?id=F8j471tDxbgC},
}

@Article{273754,
  author   = {J. Cong and Yuzheng Ding},
  title    = {FlowMap: an optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs},
  journal  = {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  year     = {1994},
  volume   = {13},
  number   = {1},
  pages    = {1-12},
  month    = {Jan},
  issn     = {0278-0070},
  doi      = {10.1109/43.273754},
  keywords = {VLSI;delays;logic CAD;logic arrays;minimisation of switching nets;table lookup;Boolean networks;FlowMap;VLSI ASIC;delay optimization;depth minimization;field programmable gate-array;lookup-table based FPGA design;minimum height K-feasible cut;network flow computation;optimal technology mapping algorithm;polynomial time;Algorithm design and analysis;Application specific integrated circuits;Computer networks;Delay;Field programmable gate arrays;Heuristic algorithms;Packaging;Polynomials;Table lookup;Very large scale integration},
}

@Comment{jabref-meta: databaseType:bibtex;}
