# Reading E:/IntelFPGAQuartus/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:28 on Oct 24,2019
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:23:28 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:28 on Oct 24,2019
# vlog -reportprogress 300 ./alu_1bit.sv 
# -- Compiling module alu_1bit
# -- Compiling module alu_1bit_tb
# 
# Top level modules:
# 	alu_1bit_tb
# End time: 15:23:28 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:28 on Oct 24,2019
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_tb
# 
# Top level modules:
# 	fullAdder_tb
# End time: 15:23:28 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:28 on Oct 24,2019
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 15:23:28 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:28 on Oct 24,2019
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module mux8to1
# -- Compiling module mux2to1_tb
# -- Compiling module mux4to1_tb
# -- Compiling module mux8to1_tb
# 
# Top level modules:
# 	mux2to1_tb
# 	mux4to1_tb
# 	mux8to1_tb
# End time: 15:23:28 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.alustim 
# Start time: 15:23:29 on Oct 24,2019
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.alu_1bit
# Loading work.mux2to1
# Loading work.fullAdder
# Loading work.mux8to1
# Loading work.mux4to1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
# PASS_B operations complete
# 10000000.00 ns testing addition
# Addition operations complete
# 10600000.00 ns testing subtraction
# Subtraction operations complete
# .main_pane.wave.interior.cs.body.pw.wf
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:11 on Oct 24,2019
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:28:11 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:11 on Oct 24,2019
# vlog -reportprogress 300 ./alu_1bit.sv 
# -- Compiling module alu_1bit
# -- Compiling module alu_1bit_tb
# 
# Top level modules:
# 	alu_1bit_tb
# End time: 15:28:11 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:11 on Oct 24,2019
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_tb
# 
# Top level modules:
# 	fullAdder_tb
# End time: 15:28:11 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:11 on Oct 24,2019
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 15:28:11 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:11 on Oct 24,2019
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module mux8to1
# -- Compiling module mux2to1_tb
# -- Compiling module mux4to1_tb
# -- Compiling module mux8to1_tb
# 
# Top level modules:
# 	mux2to1_tb
# 	mux4to1_tb
# 	mux8to1_tb
# End time: 15:28:11 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:28:12 on Oct 24,2019, Elapsed time: 0:04:43
# Errors: 0, Warnings: 0
# vsim work.alustim 
# Start time: 15:28:12 on Oct 24,2019
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.alu_1bit
# Loading work.mux2to1
# Loading work.fullAdder
# Loading work.mux8to1
# Loading work.mux4to1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
# PASS_B operations complete
# 10000000.00 ns testing addition
# Addition operations complete
# 10600000.00 ns testing subtraction
# Subtraction operations complete
# 11100000.00 ns testing and
# And operations complete
# 11200000.00 ns testing or
# or operations complete
# 11300000.00 ns testing xor
# Xor operations complete
# .main_pane.wave.interior.cs.body.pw.wf
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:57 on Oct 24,2019
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:29:57 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:57 on Oct 24,2019
# vlog -reportprogress 300 ./alu_1bit.sv 
# -- Compiling module alu_1bit
# -- Compiling module alu_1bit_tb
# 
# Top level modules:
# 	alu_1bit_tb
# End time: 15:29:57 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:57 on Oct 24,2019
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_tb
# 
# Top level modules:
# 	fullAdder_tb
# End time: 15:29:57 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:57 on Oct 24,2019
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 15:29:57 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:57 on Oct 24,2019
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module mux8to1
# -- Compiling module mux2to1_tb
# -- Compiling module mux4to1_tb
# -- Compiling module mux8to1_tb
# 
# Top level modules:
# 	mux2to1_tb
# 	mux4to1_tb
# 	mux8to1_tb
# End time: 15:29:57 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:29:58 on Oct 24,2019, Elapsed time: 0:01:46
# Errors: 0, Warnings: 0
# vsim work.alustim 
# Start time: 15:29:58 on Oct 24,2019
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.alu_1bit
# Loading work.mux2to1
# Loading work.fullAdder
# Loading work.mux8to1
# Loading work.mux4to1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
# PASS_B operations complete
# 10000000.00 ns testing addition
# Addition operations complete
# 10600000.00 ns testing subtraction
# Subtraction operations complete
# 11100000.00 ns testing and
# And operations complete
# 11200000.00 ns testing or
# or operations complete
# 11300000.00 ns testing xor
# Xor operations complete
# .main_pane.wave.interior.cs.body.pw.wf
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:21 on Oct 24,2019
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:33:21 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:21 on Oct 24,2019
# vlog -reportprogress 300 ./alu_1bit.sv 
# -- Compiling module alu_1bit
# -- Compiling module alu_1bit_tb
# 
# Top level modules:
# 	alu_1bit_tb
# End time: 15:33:21 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:21 on Oct 24,2019
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_tb
# 
# Top level modules:
# 	fullAdder_tb
# End time: 15:33:22 on Oct 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:22 on Oct 24,2019
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 15:33:22 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:22 on Oct 24,2019
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module mux8to1
# -- Compiling module mux2to1_tb
# -- Compiling module mux4to1_tb
# -- Compiling module mux8to1_tb
# 
# Top level modules:
# 	mux2to1_tb
# 	mux4to1_tb
# 	mux8to1_tb
# End time: 15:33:22 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:33:23 on Oct 24,2019, Elapsed time: 0:03:25
# Errors: 0, Warnings: 0
# vsim work.alustim 
# Start time: 15:33:23 on Oct 24,2019
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.alu_1bit
# Loading work.mux2to1
# Loading work.fullAdder
# Loading work.mux8to1
# Loading work.mux4to1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
# PASS_B operations complete
# 10000000.00 ns testing addition
# Addition operations complete
# 10600000.00 ns testing subtraction
# Subtraction operations complete
# 11100000.00 ns testing and
# And operations complete
# 11200000.00 ns testing or
# or operations complete
# 11300000.00 ns testing xor
# Xor operations complete
# .main_pane.wave.interior.cs.body.pw.wf
# End time: 15:47:46 on Oct 24,2019, Elapsed time: 0:14:23
# Errors: 0, Warnings: 0
