// Seed: 875376609
module module_0 (
    output supply0 id_0,
    output tri id_1,
    input uwire id_2,
    input tri0 id_3,
    output tri id_4,
    output wire id_5
);
  logic id_7;
  assign module_1._id_7 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd84,
    parameter id_5 = 32'd3,
    parameter id_6 = 32'd60,
    parameter id_7 = 32'd40
) (
    output supply1 id_0,
    input tri0 _id_1,
    input wire id_2,
    output uwire id_3,
    input uwire id_4,
    input wor _id_5,
    output uwire _id_6,
    output wire _id_7,
    input uwire id_8
);
  logic [id_7  +  id_1 : 1] id_10[id_5 : id_6];
  assign id_10 = -1;
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_8,
      id_2,
      id_3,
      id_0
  );
  logic id_12 = id_10;
endmodule
