// Seed: 2542667837
module module_0 ();
  wand id_1;
  assign id_1 = -1;
  assign module_2.id_13 = 0;
  assign id_1 = ~id_1;
  if (1) logic id_2;
  else supply0 id_3 = 1;
endmodule
module module_1 (
    input wand id_0,
    output tri id_1,
    input tri1 id_2,
    input supply1 id_3
);
  wire id_5, id_6;
  logic id_7, id_8, id_9 = 1 * 1;
  module_0 modCall_1 ();
endmodule
program module_2 #(
    parameter id_12 = 32'd28,
    parameter id_19 = 32'd89
) (
    input tri id_0,
    input tri1 id_1,
    output wor id_2[-1 : 1 'b0],
    output tri id_3,
    input tri id_4,
    input tri1 id_5[1  +  1 : -1 'd0],
    input uwire id_6,
    output tri1 id_7,
    input wor id_8,
    input tri id_9,
    output tri1 id_10,
    output uwire id_11,
    input wor _id_12[id_19 : -  -1],
    input supply1 id_13,
    output tri0 id_14,
    input tri1 id_15
    , id_21,
    output wire id_16,
    input wor id_17,
    input wor id_18,
    input supply0 _id_19
);
  logic [id_12 : 1] id_22;
  wire id_23;
  module_0 modCall_1 ();
  assign id_21 = id_19;
endprogram
