5499
cfgBIF_CFG_DEV0_EPF0_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_ADAPTER_ID_W 3 0x4c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_CARDBUS_CIS_PTR 3 0x28 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_DATA_LINK_FEATURE_CAP 3 0x404 2 0 4294967295
	LOCAL_DLF_SUPPORTED 0 22
	DLF_EXCHANGE_ENABLE 31 31
cfgBIF_CFG_DEV0_EPF0_DATA_LINK_FEATURE_STATUS 3 0x408 2 0 4294967295
	REMOTE_DLF_SUPPORTED 0 22
	REMOTE_DLF_SUPPORTED_VALID 31 31
cfgBIF_CFG_DEV0_EPF0_DEVICE_CAP 3 0x68 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_DEVICE_CAP2 3 0x88 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_DEVICE_CNTL2 3 0x8c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_DEVICE_STATUS 3 0x6e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_LANE_0_EQUALIZATION_CNTL_16GT 3 0x430 2 0 4294967295
	LANE_0_DSP_16GT_TX_PRESET 0 3
	LANE_0_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_LANE_0_MARGINING_LANE_CNTL 3 0x458 4 0 4294967295
	LANE_0_RECEIVER_NUMBER 0 2
	LANE_0_MARGIN_TYPE 3 5
	LANE_0_USAGE_MODEL 6 6
	LANE_0_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_0_MARGINING_LANE_STATUS 3 0x45a 4 0 4294967295
	LANE_0_RECEIVER_NUMBER_STATUS 0 2
	LANE_0_MARGIN_TYPE_STATUS 3 5
	LANE_0_USAGE_MODEL_STATUS 6 6
	LANE_0_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_10_EQUALIZATION_CNTL_16GT 3 0x43a 2 0 4294967295
	LANE_10_DSP_16GT_TX_PRESET 0 3
	LANE_10_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_LANE_10_MARGINING_LANE_CNTL 3 0x480 4 0 4294967295
	LANE_10_RECEIVER_NUMBER 0 2
	LANE_10_MARGIN_TYPE 3 5
	LANE_10_USAGE_MODEL 6 6
	LANE_10_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_10_MARGINING_LANE_STATUS 3 0x482 4 0 4294967295
	LANE_10_RECEIVER_NUMBER_STATUS 0 2
	LANE_10_MARGIN_TYPE_STATUS 3 5
	LANE_10_USAGE_MODEL_STATUS 6 6
	LANE_10_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_11_EQUALIZATION_CNTL_16GT 3 0x43b 2 0 4294967295
	LANE_11_DSP_16GT_TX_PRESET 0 3
	LANE_11_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_LANE_11_MARGINING_LANE_CNTL 3 0x484 4 0 4294967295
	LANE_11_RECEIVER_NUMBER 0 2
	LANE_11_MARGIN_TYPE 3 5
	LANE_11_USAGE_MODEL 6 6
	LANE_11_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_11_MARGINING_LANE_STATUS 3 0x486 4 0 4294967295
	LANE_11_RECEIVER_NUMBER_STATUS 0 2
	LANE_11_MARGIN_TYPE_STATUS 3 5
	LANE_11_USAGE_MODEL_STATUS 6 6
	LANE_11_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_12_EQUALIZATION_CNTL_16GT 3 0x43c 2 0 4294967295
	LANE_12_DSP_16GT_TX_PRESET 0 3
	LANE_12_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_LANE_12_MARGINING_LANE_CNTL 3 0x488 4 0 4294967295
	LANE_12_RECEIVER_NUMBER 0 2
	LANE_12_MARGIN_TYPE 3 5
	LANE_12_USAGE_MODEL 6 6
	LANE_12_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_12_MARGINING_LANE_STATUS 3 0x48a 4 0 4294967295
	LANE_12_RECEIVER_NUMBER_STATUS 0 2
	LANE_12_MARGIN_TYPE_STATUS 3 5
	LANE_12_USAGE_MODEL_STATUS 6 6
	LANE_12_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_13_EQUALIZATION_CNTL_16GT 3 0x43d 2 0 4294967295
	LANE_13_DSP_16GT_TX_PRESET 0 3
	LANE_13_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_LANE_13_MARGINING_LANE_CNTL 3 0x48c 4 0 4294967295
	LANE_13_RECEIVER_NUMBER 0 2
	LANE_13_MARGIN_TYPE 3 5
	LANE_13_USAGE_MODEL 6 6
	LANE_13_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_13_MARGINING_LANE_STATUS 3 0x48e 4 0 4294967295
	LANE_13_RECEIVER_NUMBER_STATUS 0 2
	LANE_13_MARGIN_TYPE_STATUS 3 5
	LANE_13_USAGE_MODEL_STATUS 6 6
	LANE_13_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_14_EQUALIZATION_CNTL_16GT 3 0x43e 2 0 4294967295
	LANE_14_DSP_16GT_TX_PRESET 0 3
	LANE_14_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_LANE_14_MARGINING_LANE_CNTL 3 0x490 4 0 4294967295
	LANE_14_RECEIVER_NUMBER 0 2
	LANE_14_MARGIN_TYPE 3 5
	LANE_14_USAGE_MODEL 6 6
	LANE_14_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_14_MARGINING_LANE_STATUS 3 0x492 4 0 4294967295
	LANE_14_RECEIVER_NUMBER_STATUS 0 2
	LANE_14_MARGIN_TYPE_STATUS 3 5
	LANE_14_USAGE_MODEL_STATUS 6 6
	LANE_14_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_15_EQUALIZATION_CNTL_16GT 3 0x43f 2 0 4294967295
	LANE_15_DSP_16GT_TX_PRESET 0 3
	LANE_15_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_LANE_15_MARGINING_LANE_CNTL 3 0x494 4 0 4294967295
	LANE_15_RECEIVER_NUMBER 0 2
	LANE_15_MARGIN_TYPE 3 5
	LANE_15_USAGE_MODEL 6 6
	LANE_15_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_15_MARGINING_LANE_STATUS 3 0x496 4 0 4294967295
	LANE_15_RECEIVER_NUMBER_STATUS 0 2
	LANE_15_MARGIN_TYPE_STATUS 3 5
	LANE_15_USAGE_MODEL_STATUS 6 6
	LANE_15_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_1_EQUALIZATION_CNTL_16GT 3 0x431 2 0 4294967295
	LANE_1_DSP_16GT_TX_PRESET 0 3
	LANE_1_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_LANE_1_MARGINING_LANE_CNTL 3 0x45c 4 0 4294967295
	LANE_1_RECEIVER_NUMBER 0 2
	LANE_1_MARGIN_TYPE 3 5
	LANE_1_USAGE_MODEL 6 6
	LANE_1_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_1_MARGINING_LANE_STATUS 3 0x45e 4 0 4294967295
	LANE_1_RECEIVER_NUMBER_STATUS 0 2
	LANE_1_MARGIN_TYPE_STATUS 3 5
	LANE_1_USAGE_MODEL_STATUS 6 6
	LANE_1_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_2_EQUALIZATION_CNTL_16GT 3 0x432 2 0 4294967295
	LANE_2_DSP_16GT_TX_PRESET 0 3
	LANE_2_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_LANE_2_MARGINING_LANE_CNTL 3 0x460 4 0 4294967295
	LANE_2_RECEIVER_NUMBER 0 2
	LANE_2_MARGIN_TYPE 3 5
	LANE_2_USAGE_MODEL 6 6
	LANE_2_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_2_MARGINING_LANE_STATUS 3 0x462 4 0 4294967295
	LANE_2_RECEIVER_NUMBER_STATUS 0 2
	LANE_2_MARGIN_TYPE_STATUS 3 5
	LANE_2_USAGE_MODEL_STATUS 6 6
	LANE_2_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_3_EQUALIZATION_CNTL_16GT 3 0x433 2 0 4294967295
	LANE_3_DSP_16GT_TX_PRESET 0 3
	LANE_3_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_LANE_3_MARGINING_LANE_CNTL 3 0x464 4 0 4294967295
	LANE_3_RECEIVER_NUMBER 0 2
	LANE_3_MARGIN_TYPE 3 5
	LANE_3_USAGE_MODEL 6 6
	LANE_3_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_3_MARGINING_LANE_STATUS 3 0x466 4 0 4294967295
	LANE_3_RECEIVER_NUMBER_STATUS 0 2
	LANE_3_MARGIN_TYPE_STATUS 3 5
	LANE_3_USAGE_MODEL_STATUS 6 6
	LANE_3_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_4_EQUALIZATION_CNTL_16GT 3 0x434 2 0 4294967295
	LANE_4_DSP_16GT_TX_PRESET 0 3
	LANE_4_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_LANE_4_MARGINING_LANE_CNTL 3 0x468 4 0 4294967295
	LANE_4_RECEIVER_NUMBER 0 2
	LANE_4_MARGIN_TYPE 3 5
	LANE_4_USAGE_MODEL 6 6
	LANE_4_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_4_MARGINING_LANE_STATUS 3 0x46a 4 0 4294967295
	LANE_4_RECEIVER_NUMBER_STATUS 0 2
	LANE_4_MARGIN_TYPE_STATUS 3 5
	LANE_4_USAGE_MODEL_STATUS 6 6
	LANE_4_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_5_EQUALIZATION_CNTL_16GT 3 0x435 2 0 4294967295
	LANE_5_DSP_16GT_TX_PRESET 0 3
	LANE_5_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_LANE_5_MARGINING_LANE_CNTL 3 0x46c 4 0 4294967295
	LANE_5_RECEIVER_NUMBER 0 2
	LANE_5_MARGIN_TYPE 3 5
	LANE_5_USAGE_MODEL 6 6
	LANE_5_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_5_MARGINING_LANE_STATUS 3 0x46e 4 0 4294967295
	LANE_5_RECEIVER_NUMBER_STATUS 0 2
	LANE_5_MARGIN_TYPE_STATUS 3 5
	LANE_5_USAGE_MODEL_STATUS 6 6
	LANE_5_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_6_EQUALIZATION_CNTL_16GT 3 0x436 2 0 4294967295
	LANE_6_DSP_16GT_TX_PRESET 0 3
	LANE_6_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_LANE_6_MARGINING_LANE_CNTL 3 0x470 4 0 4294967295
	LANE_6_RECEIVER_NUMBER 0 2
	LANE_6_MARGIN_TYPE 3 5
	LANE_6_USAGE_MODEL 6 6
	LANE_6_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_6_MARGINING_LANE_STATUS 3 0x472 4 0 4294967295
	LANE_6_RECEIVER_NUMBER_STATUS 0 2
	LANE_6_MARGIN_TYPE_STATUS 3 5
	LANE_6_USAGE_MODEL_STATUS 6 6
	LANE_6_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_7_EQUALIZATION_CNTL_16GT 3 0x437 2 0 4294967295
	LANE_7_DSP_16GT_TX_PRESET 0 3
	LANE_7_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_LANE_7_MARGINING_LANE_CNTL 3 0x474 4 0 4294967295
	LANE_7_RECEIVER_NUMBER 0 2
	LANE_7_MARGIN_TYPE 3 5
	LANE_7_USAGE_MODEL 6 6
	LANE_7_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_7_MARGINING_LANE_STATUS 3 0x476 4 0 4294967295
	LANE_7_RECEIVER_NUMBER_STATUS 0 2
	LANE_7_MARGIN_TYPE_STATUS 3 5
	LANE_7_USAGE_MODEL_STATUS 6 6
	LANE_7_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_8_EQUALIZATION_CNTL_16GT 3 0x438 2 0 4294967295
	LANE_8_DSP_16GT_TX_PRESET 0 3
	LANE_8_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_LANE_8_MARGINING_LANE_CNTL 3 0x478 4 0 4294967295
	LANE_8_RECEIVER_NUMBER 0 2
	LANE_8_MARGIN_TYPE 3 5
	LANE_8_USAGE_MODEL 6 6
	LANE_8_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_8_MARGINING_LANE_STATUS 3 0x47a 4 0 4294967295
	LANE_8_RECEIVER_NUMBER_STATUS 0 2
	LANE_8_MARGIN_TYPE_STATUS 3 5
	LANE_8_USAGE_MODEL_STATUS 6 6
	LANE_8_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_9_EQUALIZATION_CNTL_16GT 3 0x439 2 0 4294967295
	LANE_9_DSP_16GT_TX_PRESET 0 3
	LANE_9_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_LANE_9_MARGINING_LANE_CNTL 3 0x47c 4 0 4294967295
	LANE_9_RECEIVER_NUMBER 0 2
	LANE_9_MARGIN_TYPE 3 5
	LANE_9_USAGE_MODEL 6 6
	LANE_9_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_9_MARGINING_LANE_STATUS 3 0x47e 4 0 4294967295
	LANE_9_RECEIVER_NUMBER_STATUS 0 2
	LANE_9_MARGIN_TYPE_STATUS 3 5
	LANE_9_USAGE_MODEL_STATUS 6 6
	LANE_9_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_LINK_CAP2 3 0x90 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_LINK_CAP_16GT 3 0x414 1 0 4294967295
	RESERVED 0 31
cfgBIF_CFG_DEV0_EPF0_LINK_CAP_32GT 3 0x504 6 0 4294967295
	EQ_BYPASS_TO_HIGHEST_RATE_SUPPORTED 0 0
	NO_EQ_NEEDED_SUPPORTED 1 1
	MODIFIED_TS_USAGE_MODE0_SUPPORTED 8 8
	MODIFIED_TS_USAGE_MODE1_SUPPORTED 9 9
	MODIFIED_TS_USAGE_MODE2_SUPPORTED 10 10
	MODIFIED_TS_RESERVED_USAGE_MODES 11 15
cfgBIF_CFG_DEV0_EPF0_LINK_CNTL 3 0x74 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_LINK_CNTL_16GT 3 0x418 1 0 4294967295
	RESERVED 0 31
cfgBIF_CFG_DEV0_EPF0_LINK_CNTL_32GT 3 0x508 3 0 4294967295
	EQ_BYPASS_TO_HIGHEST_RATE_DIS 0 0
	NO_EQ_NEEDED_DIS 1 1
	MODIFIED_TS_USAGE_MODE_SEL 8 10
cfgBIF_CFG_DEV0_EPF0_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_LINK_STATUS2 3 0x96 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_LINK_STATUS_16GT 3 0x41c 5 0 4294967295
	EQUALIZATION_COMPLETE_16GT 0 0
	EQUALIZATION_PHASE1_SUCCESS_16GT 1 1
	EQUALIZATION_PHASE2_SUCCESS_16GT 2 2
	EQUALIZATION_PHASE3_SUCCESS_16GT 3 3
	LINK_EQUALIZATION_REQUEST_16GT 4 4
cfgBIF_CFG_DEV0_EPF0_LINK_STATUS_32GT 3 0x50c 10 0 4294967295
	EQUALIZATION_COMPLETE_32GT 0 0
	EQUALIZATION_PHASE1_SUCCESS_32GT 1 1
	EQUALIZATION_PHASE2_SUCCESS_32GT 2 2
	EQUALIZATION_PHASE3_SUCCESS_32GT 3 3
	LINK_EQUALIZATION_REQUEST_32GT 4 4
	MODIFIED_TS_RECEIVED 5 5
	RECEIVED_ENHANCED_LINK_BEHAVIOR_CNTL 6 7
	TRANSMITTER_PRECODING_ON 8 8
	TRANSMITTER_PRECODE_REQUEST 9 9
	NO_EQ_NEEDED_RECEIVED 10 10
cfgBIF_CFG_DEV0_EPF0_LOCAL_PARITY_MISMATCH_STATUS_16GT 3 0x420 1 0 4294967295
	LOCAL_PARITY_MISMATCH_STATUS_BITS 0 15
cfgBIF_CFG_DEV0_EPF0_MARGINING_PORT_CAP 3 0x454 1 0 4294967295
	MARGINING_USES_SOFTWARE 0 0
cfgBIF_CFG_DEV0_EPF0_MARGINING_PORT_STATUS 3 0x456 2 0 4294967295
	MARGINING_READY 0 0
	MARGINING_SOFTWARE_READY 1 1
cfgBIF_CFG_DEV0_EPF0_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_MSI_EXT_MSG_DATA 3 0xaa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_MSI_EXT_MSG_DATA_64 3 0xae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_MSI_MSG_CNTL 3 0xa2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_PCIE_ACS_CAP 3 0x2a4 9 0 4294967295
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	ENHANCED_CAPABILITY 7 7
	EGRESS_CONTROL_VECTOR_SIZE 8 15
cfgBIF_CFG_DEV0_EPF0_PCIE_ACS_CNTL 3 0x2a6 11 0 4294967295
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
	IO_REQUEST_BLOCKING_EN 7 7
	DSP_MEMORY_TARGET_ACCESS_CNTL 8 9
	USP_MEMORY_TARGET_ACCESS_CNTL 10 11
	UNCLAIMED_REQUEST_REDIRECT_CNTL 12 12
cfgBIF_CFG_DEV0_EPF0_PCIE_ACS_ENH_CAP_LIST 3 0x2a0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_PCIE_ADV_ERR_CAP_CNTL 3 0x168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_PCIE_ATS_CAP 3 0x2b4 4 0 4294967295
	INVALIDATE_Q_DEPTH 0 4
	PAGE_ALIGNED_REQUEST 5 5
	GLOBAL_INVALIDATE_SUPPORTED 6 6
	RELAXED_ORDERING_SUPPORTED 7 7
cfgBIF_CFG_DEV0_EPF0_PCIE_ATS_CNTL 3 0x2b6 2 0 4294967295
	STU 0 4
	ATC_ENABLE 15 15
cfgBIF_CFG_DEV0_EPF0_PCIE_ATS_ENH_CAP_LIST 3 0x2b0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_PCIE_BAR1_CAP 3 0x204 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF0_PCIE_BAR1_CNTL 3 0x208 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF0_PCIE_BAR2_CAP 3 0x20c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF0_PCIE_BAR2_CNTL 3 0x210 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF0_PCIE_BAR3_CAP 3 0x214 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF0_PCIE_BAR3_CNTL 3 0x218 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF0_PCIE_BAR4_CAP 3 0x21c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF0_PCIE_BAR4_CNTL 3 0x220 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF0_PCIE_BAR5_CAP 3 0x224 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF0_PCIE_BAR5_CNTL 3 0x228 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF0_PCIE_BAR6_CAP 3 0x22c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF0_PCIE_BAR6_CNTL 3 0x230 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF0_PCIE_BAR_ENH_CAP_LIST 3 0x200 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_PCIE_DEV_SERIAL_NUM_DW1 3 0x144 1 0 4294967295
	SERIAL_NUMBER_LO 0 31
cfgBIF_CFG_DEV0_EPF0_PCIE_DEV_SERIAL_NUM_DW2 3 0x148 1 0 4294967295
	SERIAL_NUMBER_HI 0 31
cfgBIF_CFG_DEV0_EPF0_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST 3 0x140 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_PCIE_DLF_ENH_CAP_LIST 3 0x400 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_PCIE_DPA_CAP 3 0x254 5 0 4294967295
	SUBSTATE_MAX 0 4
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
cfgBIF_CFG_DEV0_EPF0_PCIE_DPA_CNTL 3 0x25e 1 0 4294967295
	SUBSTATE_CNTL 0 4
cfgBIF_CFG_DEV0_EPF0_PCIE_DPA_ENH_CAP_LIST 3 0x250 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_PCIE_DPA_LATENCY_INDICATOR 3 0x258 1 0 4294967295
	TRANS_LAT_INDICATOR_BITS 0 7
cfgBIF_CFG_DEV0_EPF0_PCIE_DPA_STATUS 3 0x25c 2 0 4294967295
	SUBSTATE_STATUS 0 4
	SUBSTATE_CNTL_ENABLED 8 8
cfgBIF_CFG_DEV0_EPF0_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 3 0x260 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF0_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 3 0x261 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF0_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 3 0x262 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF0_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 3 0x263 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF0_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 3 0x264 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF0_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 3 0x265 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF0_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 3 0x266 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF0_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 3 0x267 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF0_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_PCIE_LANE_0_EQUALIZATION_CNTL 3 0x27c 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_PCIE_LANE_10_EQUALIZATION_CNTL 3 0x290 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_PCIE_LANE_11_EQUALIZATION_CNTL 3 0x292 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_PCIE_LANE_12_EQUALIZATION_CNTL 3 0x294 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_PCIE_LANE_13_EQUALIZATION_CNTL 3 0x296 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_PCIE_LANE_14_EQUALIZATION_CNTL 3 0x298 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_PCIE_LANE_15_EQUALIZATION_CNTL 3 0x29a 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_PCIE_LANE_1_EQUALIZATION_CNTL 3 0x27e 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_PCIE_LANE_2_EQUALIZATION_CNTL 3 0x280 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_PCIE_LANE_3_EQUALIZATION_CNTL 3 0x282 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_PCIE_LANE_4_EQUALIZATION_CNTL 3 0x284 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_PCIE_LANE_5_EQUALIZATION_CNTL 3 0x286 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_PCIE_LANE_6_EQUALIZATION_CNTL 3 0x288 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_PCIE_LANE_7_EQUALIZATION_CNTL 3 0x28a 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_PCIE_LANE_8_EQUALIZATION_CNTL 3 0x28c 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_PCIE_LANE_9_EQUALIZATION_CNTL 3 0x28e 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_PCIE_LANE_ERROR_STATUS 3 0x278 1 0 4294967295
	LANE_ERROR_STATUS_BITS 0 15
cfgBIF_CFG_DEV0_EPF0_PCIE_LINK_CNTL3 3 0x274 3 0 4294967295
	PERFORM_EQUALIZATION 0 0
	LINK_EQUALIZATION_REQ_INT_EN 1 1
	ENABLE_LOWER_SKP_OS_GEN 9 15
cfgBIF_CFG_DEV0_EPF0_PCIE_LTR_CAP 3 0x324 4 0 4294967295
	LTR_MAX_S_LATENCY_VALUE 0 9
	LTR_MAX_S_LATENCY_SCALE 10 12
	LTR_MAX_NS_LATENCY_VALUE 16 25
	LTR_MAX_NS_LATENCY_SCALE 26 28
cfgBIF_CFG_DEV0_EPF0_PCIE_LTR_ENH_CAP_LIST 3 0x320 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_PCIE_MARGINING_ENH_CAP_LIST 3 0x450 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_PCIE_MC_ADDR0 3 0x2f8 2 0 4294967295
	MC_INDEX_POS 0 5
	MC_BASE_ADDR_0 12 31
cfgBIF_CFG_DEV0_EPF0_PCIE_MC_ADDR1 3 0x2fc 1 0 4294967295
	MC_BASE_ADDR_1 0 31
cfgBIF_CFG_DEV0_EPF0_PCIE_MC_BLOCK_ALL0 3 0x308 1 0 4294967295
	MC_BLOCK_ALL_0 0 31
cfgBIF_CFG_DEV0_EPF0_PCIE_MC_BLOCK_ALL1 3 0x30c 1 0 4294967295
	MC_BLOCK_ALL_1 0 31
cfgBIF_CFG_DEV0_EPF0_PCIE_MC_BLOCK_UNTRANSLATED_0 3 0x310 1 0 4294967295
	MC_BLOCK_UNTRANSLATED_0 0 31
cfgBIF_CFG_DEV0_EPF0_PCIE_MC_BLOCK_UNTRANSLATED_1 3 0x314 1 0 4294967295
	MC_BLOCK_UNTRANSLATED_1 0 31
cfgBIF_CFG_DEV0_EPF0_PCIE_MC_CAP 3 0x2f4 3 0 4294967295
	MC_MAX_GROUP 0 5
	MC_WIN_SIZE_REQ 8 13
	MC_ECRC_REGEN_SUPP 15 15
cfgBIF_CFG_DEV0_EPF0_PCIE_MC_CNTL 3 0x2f6 2 0 4294967295
	MC_NUM_GROUP 0 5
	MC_ENABLE 15 15
cfgBIF_CFG_DEV0_EPF0_PCIE_MC_ENH_CAP_LIST 3 0x2f0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_PCIE_MC_RCV0 3 0x300 1 0 4294967295
	MC_RECEIVE_0 0 31
cfgBIF_CFG_DEV0_EPF0_PCIE_MC_RCV1 3 0x304 1 0 4294967295
	MC_RECEIVE_1 0 31
cfgBIF_CFG_DEV0_EPF0_PCIE_PASID_CAP 3 0x2d4 3 0 4294967295
	PASID_EXE_PERMISSION_SUPPORTED 1 1
	PASID_PRIV_MODE_SUPPORTED 2 2
	MAX_PASID_WIDTH 8 12
cfgBIF_CFG_DEV0_EPF0_PCIE_PASID_CNTL 3 0x2d6 3 0 4294967295
	PASID_ENABLE 0 0
	PASID_EXE_PERMISSION_ENABLE 1 1
	PASID_PRIV_MODE_SUPPORTED_ENABLE 2 2
cfgBIF_CFG_DEV0_EPF0_PCIE_PASID_ENH_CAP_LIST 3 0x2d0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_PCIE_PHY_16GT_ENH_CAP_LIST 3 0x410 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_PCIE_PORT_VC_CAP_REG1 3 0x114 4 0 4294967295
	EXT_VC_COUNT 0 2
	LOW_PRIORITY_EXT_VC_COUNT 4 6
	REF_CLK 8 9
	PORT_ARB_TABLE_ENTRY_SIZE 10 11
cfgBIF_CFG_DEV0_EPF0_PCIE_PORT_VC_CAP_REG2 3 0x118 2 0 4294967295
	VC_ARB_CAP 0 7
	VC_ARB_TABLE_OFFSET 24 31
cfgBIF_CFG_DEV0_EPF0_PCIE_PORT_VC_CNTL 3 0x11c 2 0 4294967295
	LOAD_VC_ARB_TABLE 0 0
	VC_ARB_SELECT 1 3
cfgBIF_CFG_DEV0_EPF0_PCIE_PORT_VC_STATUS 3 0x11e 1 0 4294967295
	VC_ARB_TABLE_STATUS 0 0
cfgBIF_CFG_DEV0_EPF0_PCIE_PWR_BUDGET_CAP 3 0x24c 1 0 4294967295
	SYSTEM_ALLOCATED 0 0
cfgBIF_CFG_DEV0_EPF0_PCIE_PWR_BUDGET_DATA 3 0x248 6 0 4294967295
	BASE_POWER 0 7
	DATA_SCALE 8 9
	PM_SUB_STATE 10 12
	PM_STATE 13 14
	TYPE 15 17
	POWER_RAIL 18 20
cfgBIF_CFG_DEV0_EPF0_PCIE_PWR_BUDGET_DATA_SELECT 3 0x244 1 0 4294967295
	DATA_SELECT 0 7
cfgBIF_CFG_DEV0_EPF0_PCIE_PWR_BUDGET_ENH_CAP_LIST 3 0x240 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_PCIE_SECONDARY_ENH_CAP_LIST 3 0x270 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_PCIE_VC0_RESOURCE_CAP 3 0x120 4 0 4294967295
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 22
	PORT_ARB_TABLE_OFFSET 24 31
cfgBIF_CFG_DEV0_EPF0_PCIE_VC0_RESOURCE_CNTL 3 0x124 6 0 4294967295
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
cfgBIF_CFG_DEV0_EPF0_PCIE_VC0_RESOURCE_STATUS 3 0x12a 2 0 4294967295
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
cfgBIF_CFG_DEV0_EPF0_PCIE_VC1_RESOURCE_CAP 3 0x12c 4 0 4294967295
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 21
	PORT_ARB_TABLE_OFFSET 24 31
cfgBIF_CFG_DEV0_EPF0_PCIE_VC1_RESOURCE_CNTL 3 0x130 6 0 4294967295
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
cfgBIF_CFG_DEV0_EPF0_PCIE_VC1_RESOURCE_STATUS 3 0x136 2 0 4294967295
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
cfgBIF_CFG_DEV0_EPF0_PCIE_VC_ENH_CAP_LIST 3 0x110 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_PMI_CAP 3 0x52 8 0 4294967295
	VERSION 0 2
	PME_CLOCK 3 3
	IMMEDIATE_READINESS_ON_RETURN_TO_D0 4 4
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
cfgBIF_CFG_DEV0_EPF0_PMI_CAP_LIST 3 0x50 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_PMI_STATUS_CNTL 3 0x54 9 0 4294967295
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
cfgBIF_CFG_DEV0_EPF0_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_ROM_BASE_ADDR 3 0x30 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_RTM1_PARITY_MISMATCH_STATUS_16GT 3 0x424 1 0 4294967295
	RTM1_PARITY_MISMATCH_STATUS_BITS 0 15
cfgBIF_CFG_DEV0_EPF0_RTM2_PARITY_MISMATCH_STATUS_16GT 3 0x428 1 0 4294967295
	RTM2_PARITY_MISMATCH_STATUS_BITS 0 15
cfgBIF_CFG_DEV0_EPF0_STATUS 3 0x6 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VENDOR_CAP_LIST 3 0x48 3 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
cfgBIF_CFG_DEV0_EPF0_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF0_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_VF0_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF0_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_VF0_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_VF0_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_VF0_CARDBUS_CIS_PTR 3 0x28 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_VF0_DEVICE_CAP 3 0x68 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_VF0_DEVICE_CAP2 3 0x88 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF0_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_VF0_DEVICE_CNTL2 3 0x8c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_VF0_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF0_DEVICE_STATUS 3 0x6e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_VF0_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_VF0_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_VF0_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_VF0_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_VF0_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_VF0_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_VF0_LINK_CAP2 3 0x90 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF0_LINK_CNTL 3 0x74 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_VF0_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_VF0_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF0_LINK_STATUS2 3 0x96 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_VF0_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_VF0_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_VF0_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF0_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_VF0_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF0_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF0_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF0_MSI_EXT_MSG_DATA 3 0xaa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF0_MSI_EXT_MSG_DATA_64 3 0xae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF0_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_VF0_MSI_MSG_CNTL 3 0xa2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_VF0_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF0_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF0_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_ADV_ERR_CAP_CNTL 3 0x168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_ATS_CAP 3 0x2b4 4 0 4294967295
	INVALIDATE_Q_DEPTH 0 4
	PAGE_ALIGNED_REQUEST 5 5
	GLOBAL_INVALIDATE_SUPPORTED 6 6
	RELAXED_ORDERING_SUPPORTED 7 7
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_ATS_CNTL 3 0x2b6 2 0 4294967295
	STU 0 4
	ATC_ENABLE 15 15
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_ATS_ENH_CAP_LIST 3 0x2b0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_VF0_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_VF0_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_VF0_ROM_BASE_ADDR 3 0x30 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_VF0_STATUS 3 0x6 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_VF0_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF0_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF1_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_VF1_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF1_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_VF1_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_VF1_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_VF1_CARDBUS_CIS_PTR 3 0x28 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_VF1_DEVICE_CAP 3 0x68 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_VF1_DEVICE_CAP2 3 0x88 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF1_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_VF1_DEVICE_CNTL2 3 0x8c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_VF1_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF1_DEVICE_STATUS 3 0x6e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_VF1_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_VF1_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_VF1_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_VF1_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_VF1_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_VF1_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_VF1_LINK_CAP2 3 0x90 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF1_LINK_CNTL 3 0x74 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_VF1_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_VF1_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF1_LINK_STATUS2 3 0x96 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_VF1_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_VF1_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_VF1_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF1_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_VF1_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF1_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF1_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF1_MSI_EXT_MSG_DATA 3 0xaa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF1_MSI_EXT_MSG_DATA_64 3 0xae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF1_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_VF1_MSI_MSG_CNTL 3 0xa2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_VF1_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF1_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF1_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_ADV_ERR_CAP_CNTL 3 0x168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_ATS_CAP 3 0x2b4 4 0 4294967295
	INVALIDATE_Q_DEPTH 0 4
	PAGE_ALIGNED_REQUEST 5 5
	GLOBAL_INVALIDATE_SUPPORTED 6 6
	RELAXED_ORDERING_SUPPORTED 7 7
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_ATS_CNTL 3 0x2b6 2 0 4294967295
	STU 0 4
	ATC_ENABLE 15 15
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_ATS_ENH_CAP_LIST 3 0x2b0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_VF1_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_VF1_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_VF1_ROM_BASE_ADDR 3 0x30 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_VF1_STATUS 3 0x6 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_VF1_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF1_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF2_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_VF2_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF2_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_VF2_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_VF2_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_VF2_CARDBUS_CIS_PTR 3 0x28 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_VF2_DEVICE_CAP 3 0x68 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_VF2_DEVICE_CAP2 3 0x88 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF2_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_VF2_DEVICE_CNTL2 3 0x8c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_VF2_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF2_DEVICE_STATUS 3 0x6e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_VF2_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_VF2_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_VF2_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_VF2_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_VF2_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_VF2_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_VF2_LINK_CAP2 3 0x90 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF2_LINK_CNTL 3 0x74 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_VF2_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_VF2_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF2_LINK_STATUS2 3 0x96 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_VF2_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_VF2_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_VF2_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF2_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_VF2_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF2_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF2_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF2_MSI_EXT_MSG_DATA 3 0xaa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF2_MSI_EXT_MSG_DATA_64 3 0xae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF2_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_VF2_MSI_MSG_CNTL 3 0xa2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_VF2_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF2_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF2_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_ADV_ERR_CAP_CNTL 3 0x168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_ATS_CAP 3 0x2b4 4 0 4294967295
	INVALIDATE_Q_DEPTH 0 4
	PAGE_ALIGNED_REQUEST 5 5
	GLOBAL_INVALIDATE_SUPPORTED 6 6
	RELAXED_ORDERING_SUPPORTED 7 7
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_ATS_CNTL 3 0x2b6 2 0 4294967295
	STU 0 4
	ATC_ENABLE 15 15
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_ATS_ENH_CAP_LIST 3 0x2b0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_VF2_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_VF2_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_VF2_ROM_BASE_ADDR 3 0x30 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_VF2_STATUS 3 0x6 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_VF2_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF2_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF3_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_VF3_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF3_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_VF3_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_VF3_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_VF3_CARDBUS_CIS_PTR 3 0x28 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_VF3_DEVICE_CAP 3 0x68 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_VF3_DEVICE_CAP2 3 0x88 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF3_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_VF3_DEVICE_CNTL2 3 0x8c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_VF3_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF3_DEVICE_STATUS 3 0x6e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_VF3_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_VF3_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_VF3_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_VF3_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_VF3_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_VF3_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_VF3_LINK_CAP2 3 0x90 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF3_LINK_CNTL 3 0x74 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_VF3_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_VF3_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF3_LINK_STATUS2 3 0x96 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_VF3_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_VF3_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_VF3_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF3_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_VF3_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF3_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF3_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF3_MSI_EXT_MSG_DATA 3 0xaa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF3_MSI_EXT_MSG_DATA_64 3 0xae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF3_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_VF3_MSI_MSG_CNTL 3 0xa2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_VF3_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF3_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF3_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_ADV_ERR_CAP_CNTL 3 0x168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_ATS_CAP 3 0x2b4 4 0 4294967295
	INVALIDATE_Q_DEPTH 0 4
	PAGE_ALIGNED_REQUEST 5 5
	GLOBAL_INVALIDATE_SUPPORTED 6 6
	RELAXED_ORDERING_SUPPORTED 7 7
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_ATS_CNTL 3 0x2b6 2 0 4294967295
	STU 0 4
	ATC_ENABLE 15 15
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_ATS_ENH_CAP_LIST 3 0x2b0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_VF3_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_VF3_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_VF3_ROM_BASE_ADDR 3 0x30 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_VF3_STATUS 3 0x6 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_VF3_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF3_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF4_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_VF4_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF4_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_VF4_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_VF4_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_VF4_CARDBUS_CIS_PTR 3 0x28 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_VF4_DEVICE_CAP 3 0x68 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_VF4_DEVICE_CAP2 3 0x88 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF4_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_VF4_DEVICE_CNTL2 3 0x8c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_VF4_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF4_DEVICE_STATUS 3 0x6e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_VF4_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_VF4_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_VF4_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_VF4_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_VF4_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_VF4_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_VF4_LINK_CAP2 3 0x90 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF4_LINK_CNTL 3 0x74 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_VF4_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_VF4_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF4_LINK_STATUS2 3 0x96 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_VF4_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_VF4_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_VF4_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF4_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_VF4_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF4_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF4_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF4_MSI_EXT_MSG_DATA 3 0xaa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF4_MSI_EXT_MSG_DATA_64 3 0xae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF4_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_VF4_MSI_MSG_CNTL 3 0xa2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_VF4_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF4_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF4_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_ADV_ERR_CAP_CNTL 3 0x168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_ATS_CAP 3 0x2b4 4 0 4294967295
	INVALIDATE_Q_DEPTH 0 4
	PAGE_ALIGNED_REQUEST 5 5
	GLOBAL_INVALIDATE_SUPPORTED 6 6
	RELAXED_ORDERING_SUPPORTED 7 7
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_ATS_CNTL 3 0x2b6 2 0 4294967295
	STU 0 4
	ATC_ENABLE 15 15
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_ATS_ENH_CAP_LIST 3 0x2b0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_VF4_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_VF4_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_VF4_ROM_BASE_ADDR 3 0x30 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_VF4_STATUS 3 0x6 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_VF4_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF4_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF5_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_VF5_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF5_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_VF5_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_VF5_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_VF5_CARDBUS_CIS_PTR 3 0x28 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_VF5_DEVICE_CAP 3 0x68 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_VF5_DEVICE_CAP2 3 0x88 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF5_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_VF5_DEVICE_CNTL2 3 0x8c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_VF5_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF5_DEVICE_STATUS 3 0x6e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_VF5_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_VF5_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_VF5_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_VF5_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_VF5_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_VF5_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_VF5_LINK_CAP2 3 0x90 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF5_LINK_CNTL 3 0x74 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_VF5_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_VF5_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF5_LINK_STATUS2 3 0x96 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_VF5_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_VF5_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_VF5_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF5_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_VF5_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF5_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF5_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF5_MSI_EXT_MSG_DATA 3 0xaa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF5_MSI_EXT_MSG_DATA_64 3 0xae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF5_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_VF5_MSI_MSG_CNTL 3 0xa2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_VF5_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF5_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF5_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_ADV_ERR_CAP_CNTL 3 0x168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_ATS_CAP 3 0x2b4 4 0 4294967295
	INVALIDATE_Q_DEPTH 0 4
	PAGE_ALIGNED_REQUEST 5 5
	GLOBAL_INVALIDATE_SUPPORTED 6 6
	RELAXED_ORDERING_SUPPORTED 7 7
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_ATS_CNTL 3 0x2b6 2 0 4294967295
	STU 0 4
	ATC_ENABLE 15 15
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_ATS_ENH_CAP_LIST 3 0x2b0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_VF5_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_VF5_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_VF5_ROM_BASE_ADDR 3 0x30 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_VF5_STATUS 3 0x6 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_VF5_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF5_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF6_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_VF6_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF6_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_VF6_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_VF6_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_VF6_CARDBUS_CIS_PTR 3 0x28 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_VF6_DEVICE_CAP 3 0x68 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_VF6_DEVICE_CAP2 3 0x88 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF6_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_VF6_DEVICE_CNTL2 3 0x8c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_VF6_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF6_DEVICE_STATUS 3 0x6e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_VF6_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_VF6_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_VF6_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_VF6_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_VF6_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_VF6_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_VF6_LINK_CAP2 3 0x90 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF6_LINK_CNTL 3 0x74 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_VF6_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_VF6_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF6_LINK_STATUS2 3 0x96 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_VF6_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_VF6_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_VF6_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF6_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_VF6_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF6_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF6_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF6_MSI_EXT_MSG_DATA 3 0xaa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF6_MSI_EXT_MSG_DATA_64 3 0xae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF6_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_VF6_MSI_MSG_CNTL 3 0xa2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_VF6_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF6_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF6_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_ADV_ERR_CAP_CNTL 3 0x168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_ATS_CAP 3 0x2b4 4 0 4294967295
	INVALIDATE_Q_DEPTH 0 4
	PAGE_ALIGNED_REQUEST 5 5
	GLOBAL_INVALIDATE_SUPPORTED 6 6
	RELAXED_ORDERING_SUPPORTED 7 7
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_ATS_CNTL 3 0x2b6 2 0 4294967295
	STU 0 4
	ATC_ENABLE 15 15
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_ATS_ENH_CAP_LIST 3 0x2b0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_VF6_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_VF6_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_VF6_ROM_BASE_ADDR 3 0x30 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_VF6_STATUS 3 0x6 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_VF6_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF6_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF7_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_VF7_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF7_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_VF7_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_VF7_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_VF7_CARDBUS_CIS_PTR 3 0x28 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_VF7_DEVICE_CAP 3 0x68 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_VF7_DEVICE_CAP2 3 0x88 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF7_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_VF7_DEVICE_CNTL2 3 0x8c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_VF7_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF7_DEVICE_STATUS 3 0x6e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_VF7_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_VF7_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_VF7_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_VF7_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_VF7_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_VF7_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_VF7_LINK_CAP2 3 0x90 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF7_LINK_CNTL 3 0x74 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_VF7_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_VF7_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF7_LINK_STATUS2 3 0x96 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_VF7_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_VF7_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_VF7_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF7_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_VF7_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF7_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF7_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF7_MSI_EXT_MSG_DATA 3 0xaa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF7_MSI_EXT_MSG_DATA_64 3 0xae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF7_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_VF7_MSI_MSG_CNTL 3 0xa2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_VF7_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF7_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF7_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_ADV_ERR_CAP_CNTL 3 0x168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_ATS_CAP 3 0x2b4 4 0 4294967295
	INVALIDATE_Q_DEPTH 0 4
	PAGE_ALIGNED_REQUEST 5 5
	GLOBAL_INVALIDATE_SUPPORTED 6 6
	RELAXED_ORDERING_SUPPORTED 7 7
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_ATS_CNTL 3 0x2b6 2 0 4294967295
	STU 0 4
	ATC_ENABLE 15 15
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_ATS_ENH_CAP_LIST 3 0x2b0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_VF7_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_VF7_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_VF7_ROM_BASE_ADDR 3 0x30 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_VF7_STATUS 3 0x6 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_VF7_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF7_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF1_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF1_ADAPTER_ID_W 3 0x4c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF1_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF1_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF1_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF1_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF1_CARDBUS_CIS_PTR 3 0x28 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF1_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF1_DEVICE_CAP 3 0x68 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF1_DEVICE_CAP2 3 0x88 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF1_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF1_DEVICE_CNTL2 3 0x8c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF1_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF1_DEVICE_STATUS 3 0x6e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF1_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF1_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF1_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF1_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF1_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF1_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF1_LINK_CAP2 3 0x90 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF1_LINK_CNTL 3 0x74 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF1_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF1_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF1_LINK_STATUS2 3 0x96 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF1_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF1_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF1_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF1_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF1_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF1_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF1_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF1_MSI_EXT_MSG_DATA 3 0xaa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF1_MSI_EXT_MSG_DATA_64 3 0xae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF1_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF1_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF1_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF1_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF1_MSI_MSG_CNTL 3 0xa2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF1_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF1_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF1_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF1_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF1_PCIE_ACS_CAP 3 0x2a4 9 0 4294967295
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	ENHANCED_CAPABILITY 7 7
	EGRESS_CONTROL_VECTOR_SIZE 8 15
cfgBIF_CFG_DEV0_EPF1_PCIE_ACS_CNTL 3 0x2a6 11 0 4294967295
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
	IO_REQUEST_BLOCKING_EN 7 7
	DSP_MEMORY_TARGET_ACCESS_CNTL 8 9
	USP_MEMORY_TARGET_ACCESS_CNTL 10 11
	UNCLAIMED_REQUEST_REDIRECT_CNTL 12 12
cfgBIF_CFG_DEV0_EPF1_PCIE_ACS_ENH_CAP_LIST 3 0x2a0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_PCIE_ADV_ERR_CAP_CNTL 3 0x168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF1_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF1_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_PCIE_BAR1_CAP 3 0x204 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF1_PCIE_BAR1_CNTL 3 0x208 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF1_PCIE_BAR2_CAP 3 0x20c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF1_PCIE_BAR2_CNTL 3 0x210 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF1_PCIE_BAR3_CAP 3 0x214 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF1_PCIE_BAR3_CNTL 3 0x218 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF1_PCIE_BAR4_CAP 3 0x21c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF1_PCIE_BAR4_CNTL 3 0x220 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF1_PCIE_BAR5_CAP 3 0x224 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF1_PCIE_BAR5_CNTL 3 0x228 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF1_PCIE_BAR6_CAP 3 0x22c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF1_PCIE_BAR6_CNTL 3 0x230 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF1_PCIE_BAR_ENH_CAP_LIST 3 0x200 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF1_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF1_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF1_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF1_PCIE_DPA_CAP 3 0x254 5 0 4294967295
	SUBSTATE_MAX 0 4
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
cfgBIF_CFG_DEV0_EPF1_PCIE_DPA_CNTL 3 0x25e 1 0 4294967295
	SUBSTATE_CNTL 0 4
cfgBIF_CFG_DEV0_EPF1_PCIE_DPA_ENH_CAP_LIST 3 0x250 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_PCIE_DPA_LATENCY_INDICATOR 3 0x258 1 0 4294967295
	TRANS_LAT_INDICATOR_BITS 0 7
cfgBIF_CFG_DEV0_EPF1_PCIE_DPA_STATUS 3 0x25c 2 0 4294967295
	SUBSTATE_STATUS 0 4
	SUBSTATE_CNTL_ENABLED 8 8
cfgBIF_CFG_DEV0_EPF1_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 3 0x260 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF1_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 3 0x261 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF1_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 3 0x262 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF1_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 3 0x263 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF1_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 3 0x264 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF1_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 3 0x265 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF1_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 3 0x266 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF1_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 3 0x267 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF1_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF1_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF1_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF1_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF1_PCIE_PASID_CAP 3 0x2d4 3 0 4294967295
	PASID_EXE_PERMISSION_SUPPORTED 1 1
	PASID_PRIV_MODE_SUPPORTED 2 2
	MAX_PASID_WIDTH 8 12
cfgBIF_CFG_DEV0_EPF1_PCIE_PASID_CNTL 3 0x2d6 3 0 4294967295
	PASID_ENABLE 0 0
	PASID_EXE_PERMISSION_ENABLE 1 1
	PASID_PRIV_MODE_SUPPORTED_ENABLE 2 2
cfgBIF_CFG_DEV0_EPF1_PCIE_PASID_ENH_CAP_LIST 3 0x2d0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_PCIE_PWR_BUDGET_CAP 3 0x24c 1 0 4294967295
	SYSTEM_ALLOCATED 0 0
cfgBIF_CFG_DEV0_EPF1_PCIE_PWR_BUDGET_DATA 3 0x248 6 0 4294967295
	BASE_POWER 0 7
	DATA_SCALE 8 9
	PM_SUB_STATE 10 12
	PM_STATE 13 14
	TYPE 15 17
	POWER_RAIL 18 20
cfgBIF_CFG_DEV0_EPF1_PCIE_PWR_BUDGET_DATA_SELECT 3 0x244 1 0 4294967295
	DATA_SELECT 0 7
cfgBIF_CFG_DEV0_EPF1_PCIE_PWR_BUDGET_ENH_CAP_LIST 3 0x240 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF1_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF1_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF1_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF1_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF1_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF1_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF1_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF1_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF1_PMI_CAP 3 0x52 8 0 4294967295
	VERSION 0 2
	PME_CLOCK 3 3
	IMMEDIATE_READINESS_ON_RETURN_TO_D0 4 4
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
cfgBIF_CFG_DEV0_EPF1_PMI_CAP_LIST 3 0x50 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF1_PMI_STATUS_CNTL 3 0x54 9 0 4294967295
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
cfgBIF_CFG_DEV0_EPF1_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF1_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF1_ROM_BASE_ADDR 3 0x30 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF1_STATUS 3 0x6 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF1_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF1_VENDOR_CAP_LIST 3 0x48 3 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
cfgBIF_CFG_DEV0_EPF1_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_RC_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_RC_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_RC_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_RC_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_RC_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_RC_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_RC_COMMAND 3 0x4 11 0 4294967295
	IOEN_DN 0 0
	MEMEN_DN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_RC_DATA_LINK_FEATURE_CAP 3 0x404 2 0 4294967295
	LOCAL_DLF_SUPPORTED 0 22
	DLF_EXCHANGE_ENABLE 31 31
cfgBIF_CFG_DEV0_RC_DATA_LINK_FEATURE_STATUS 3 0x408 2 0 4294967295
	REMOTE_DLF_SUPPORTED 0 22
	REMOTE_DLF_SUPPORTED_VALID 31 31
cfgBIF_CFG_DEV0_RC_DEVICE_CAP 3 0x5c 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_RC_DEVICE_CAP2 3 0x7c 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_RC_DEVICE_CNTL 3 0x60 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	BRIDGE_CFG_RETRY_EN 15 15
cfgBIF_CFG_DEV0_RC_DEVICE_CNTL2 3 0x80 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_RC_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_RC_DEVICE_STATUS 3 0x62 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_RC_DEVICE_STATUS2 3 0x82 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_RC_EXT_BRIDGE_CNTL 3 0x40 1 0 4294967295
	IO_PORT_80_EN 0 0
cfgBIF_CFG_DEV0_RC_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_RC_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_RC_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_RC_IO_BASE_LIMIT 3 0x1c 4 0 4294967295
	IO_BASE_TYPE 0 3
	IO_BASE 4 7
	IO_LIMIT_TYPE 8 11
	IO_LIMIT 12 15
cfgBIF_CFG_DEV0_RC_IO_BASE_LIMIT_HI 3 0x30 2 0 4294967295
	IO_BASE_31_16 0 15
	IO_LIMIT_31_16 16 31
cfgBIF_CFG_DEV0_RC_LANE_0_EQUALIZATION_CNTL_16GT 3 0x430 2 0 4294967295
	LANE_0_DSP_16GT_TX_PRESET 0 3
	LANE_0_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_RC_LANE_0_MARGINING_LANE_CNTL 3 0x458 4 0 4294967295
	LANE_0_RECEIVER_NUMBER 0 2
	LANE_0_MARGIN_TYPE 3 5
	LANE_0_USAGE_MODEL 6 6
	LANE_0_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_RC_LANE_0_MARGINING_LANE_STATUS 3 0x45a 4 0 4294967295
	LANE_0_RECEIVER_NUMBER_STATUS 0 2
	LANE_0_MARGIN_TYPE_STATUS 3 5
	LANE_0_USAGE_MODEL_STATUS 6 6
	LANE_0_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_RC_LANE_10_EQUALIZATION_CNTL_16GT 3 0x43a 2 0 4294967295
	LANE_10_DSP_16GT_TX_PRESET 0 3
	LANE_10_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_RC_LANE_10_MARGINING_LANE_CNTL 3 0x480 4 0 4294967295
	LANE_10_RECEIVER_NUMBER 0 2
	LANE_10_MARGIN_TYPE 3 5
	LANE_10_USAGE_MODEL 6 6
	LANE_10_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_RC_LANE_10_MARGINING_LANE_STATUS 3 0x482 4 0 4294967295
	LANE_10_RECEIVER_NUMBER_STATUS 0 2
	LANE_10_MARGIN_TYPE_STATUS 3 5
	LANE_10_USAGE_MODEL_STATUS 6 6
	LANE_10_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_RC_LANE_11_EQUALIZATION_CNTL_16GT 3 0x43b 2 0 4294967295
	LANE_11_DSP_16GT_TX_PRESET 0 3
	LANE_11_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_RC_LANE_11_MARGINING_LANE_CNTL 3 0x484 4 0 4294967295
	LANE_11_RECEIVER_NUMBER 0 2
	LANE_11_MARGIN_TYPE 3 5
	LANE_11_USAGE_MODEL 6 6
	LANE_11_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_RC_LANE_11_MARGINING_LANE_STATUS 3 0x486 4 0 4294967295
	LANE_11_RECEIVER_NUMBER_STATUS 0 2
	LANE_11_MARGIN_TYPE_STATUS 3 5
	LANE_11_USAGE_MODEL_STATUS 6 6
	LANE_11_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_RC_LANE_12_EQUALIZATION_CNTL_16GT 3 0x43c 2 0 4294967295
	LANE_12_DSP_16GT_TX_PRESET 0 3
	LANE_12_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_RC_LANE_12_MARGINING_LANE_CNTL 3 0x488 4 0 4294967295
	LANE_12_RECEIVER_NUMBER 0 2
	LANE_12_MARGIN_TYPE 3 5
	LANE_12_USAGE_MODEL 6 6
	LANE_12_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_RC_LANE_12_MARGINING_LANE_STATUS 3 0x48a 4 0 4294967295
	LANE_12_RECEIVER_NUMBER_STATUS 0 2
	LANE_12_MARGIN_TYPE_STATUS 3 5
	LANE_12_USAGE_MODEL_STATUS 6 6
	LANE_12_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_RC_LANE_13_EQUALIZATION_CNTL_16GT 3 0x43d 2 0 4294967295
	LANE_13_DSP_16GT_TX_PRESET 0 3
	LANE_13_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_RC_LANE_13_MARGINING_LANE_CNTL 3 0x48c 4 0 4294967295
	LANE_13_RECEIVER_NUMBER 0 2
	LANE_13_MARGIN_TYPE 3 5
	LANE_13_USAGE_MODEL 6 6
	LANE_13_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_RC_LANE_13_MARGINING_LANE_STATUS 3 0x48e 4 0 4294967295
	LANE_13_RECEIVER_NUMBER_STATUS 0 2
	LANE_13_MARGIN_TYPE_STATUS 3 5
	LANE_13_USAGE_MODEL_STATUS 6 6
	LANE_13_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_RC_LANE_14_EQUALIZATION_CNTL_16GT 3 0x43e 2 0 4294967295
	LANE_14_DSP_16GT_TX_PRESET 0 3
	LANE_14_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_RC_LANE_14_MARGINING_LANE_CNTL 3 0x490 4 0 4294967295
	LANE_14_RECEIVER_NUMBER 0 2
	LANE_14_MARGIN_TYPE 3 5
	LANE_14_USAGE_MODEL 6 6
	LANE_14_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_RC_LANE_14_MARGINING_LANE_STATUS 3 0x492 4 0 4294967295
	LANE_14_RECEIVER_NUMBER_STATUS 0 2
	LANE_14_MARGIN_TYPE_STATUS 3 5
	LANE_14_USAGE_MODEL_STATUS 6 6
	LANE_14_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_RC_LANE_15_EQUALIZATION_CNTL_16GT 3 0x43f 2 0 4294967295
	LANE_15_DSP_16GT_TX_PRESET 0 3
	LANE_15_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_RC_LANE_15_MARGINING_LANE_CNTL 3 0x494 4 0 4294967295
	LANE_15_RECEIVER_NUMBER 0 2
	LANE_15_MARGIN_TYPE 3 5
	LANE_15_USAGE_MODEL 6 6
	LANE_15_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_RC_LANE_15_MARGINING_LANE_STATUS 3 0x496 4 0 4294967295
	LANE_15_RECEIVER_NUMBER_STATUS 0 2
	LANE_15_MARGIN_TYPE_STATUS 3 5
	LANE_15_USAGE_MODEL_STATUS 6 6
	LANE_15_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_RC_LANE_1_EQUALIZATION_CNTL_16GT 3 0x431 2 0 4294967295
	LANE_1_DSP_16GT_TX_PRESET 0 3
	LANE_1_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_RC_LANE_1_MARGINING_LANE_CNTL 3 0x45c 4 0 4294967295
	LANE_1_RECEIVER_NUMBER 0 2
	LANE_1_MARGIN_TYPE 3 5
	LANE_1_USAGE_MODEL 6 6
	LANE_1_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_RC_LANE_1_MARGINING_LANE_STATUS 3 0x45e 4 0 4294967295
	LANE_1_RECEIVER_NUMBER_STATUS 0 2
	LANE_1_MARGIN_TYPE_STATUS 3 5
	LANE_1_USAGE_MODEL_STATUS 6 6
	LANE_1_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_RC_LANE_2_EQUALIZATION_CNTL_16GT 3 0x432 2 0 4294967295
	LANE_2_DSP_16GT_TX_PRESET 0 3
	LANE_2_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_RC_LANE_2_MARGINING_LANE_CNTL 3 0x460 4 0 4294967295
	LANE_2_RECEIVER_NUMBER 0 2
	LANE_2_MARGIN_TYPE 3 5
	LANE_2_USAGE_MODEL 6 6
	LANE_2_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_RC_LANE_2_MARGINING_LANE_STATUS 3 0x462 4 0 4294967295
	LANE_2_RECEIVER_NUMBER_STATUS 0 2
	LANE_2_MARGIN_TYPE_STATUS 3 5
	LANE_2_USAGE_MODEL_STATUS 6 6
	LANE_2_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_RC_LANE_3_EQUALIZATION_CNTL_16GT 3 0x433 2 0 4294967295
	LANE_3_DSP_16GT_TX_PRESET 0 3
	LANE_3_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_RC_LANE_3_MARGINING_LANE_CNTL 3 0x464 4 0 4294967295
	LANE_3_RECEIVER_NUMBER 0 2
	LANE_3_MARGIN_TYPE 3 5
	LANE_3_USAGE_MODEL 6 6
	LANE_3_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_RC_LANE_3_MARGINING_LANE_STATUS 3 0x466 4 0 4294967295
	LANE_3_RECEIVER_NUMBER_STATUS 0 2
	LANE_3_MARGIN_TYPE_STATUS 3 5
	LANE_3_USAGE_MODEL_STATUS 6 6
	LANE_3_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_RC_LANE_4_EQUALIZATION_CNTL_16GT 3 0x434 2 0 4294967295
	LANE_4_DSP_16GT_TX_PRESET 0 3
	LANE_4_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_RC_LANE_4_MARGINING_LANE_CNTL 3 0x468 4 0 4294967295
	LANE_4_RECEIVER_NUMBER 0 2
	LANE_4_MARGIN_TYPE 3 5
	LANE_4_USAGE_MODEL 6 6
	LANE_4_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_RC_LANE_4_MARGINING_LANE_STATUS 3 0x46a 4 0 4294967295
	LANE_4_RECEIVER_NUMBER_STATUS 0 2
	LANE_4_MARGIN_TYPE_STATUS 3 5
	LANE_4_USAGE_MODEL_STATUS 6 6
	LANE_4_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_RC_LANE_5_EQUALIZATION_CNTL_16GT 3 0x435 2 0 4294967295
	LANE_5_DSP_16GT_TX_PRESET 0 3
	LANE_5_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_RC_LANE_5_MARGINING_LANE_CNTL 3 0x46c 4 0 4294967295
	LANE_5_RECEIVER_NUMBER 0 2
	LANE_5_MARGIN_TYPE 3 5
	LANE_5_USAGE_MODEL 6 6
	LANE_5_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_RC_LANE_5_MARGINING_LANE_STATUS 3 0x46e 4 0 4294967295
	LANE_5_RECEIVER_NUMBER_STATUS 0 2
	LANE_5_MARGIN_TYPE_STATUS 3 5
	LANE_5_USAGE_MODEL_STATUS 6 6
	LANE_5_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_RC_LANE_6_EQUALIZATION_CNTL_16GT 3 0x436 2 0 4294967295
	LANE_6_DSP_16GT_TX_PRESET 0 3
	LANE_6_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_RC_LANE_6_MARGINING_LANE_CNTL 3 0x470 4 0 4294967295
	LANE_6_RECEIVER_NUMBER 0 2
	LANE_6_MARGIN_TYPE 3 5
	LANE_6_USAGE_MODEL 6 6
	LANE_6_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_RC_LANE_6_MARGINING_LANE_STATUS 3 0x472 4 0 4294967295
	LANE_6_RECEIVER_NUMBER_STATUS 0 2
	LANE_6_MARGIN_TYPE_STATUS 3 5
	LANE_6_USAGE_MODEL_STATUS 6 6
	LANE_6_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_RC_LANE_7_EQUALIZATION_CNTL_16GT 3 0x437 2 0 4294967295
	LANE_7_DSP_16GT_TX_PRESET 0 3
	LANE_7_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_RC_LANE_7_MARGINING_LANE_CNTL 3 0x474 4 0 4294967295
	LANE_7_RECEIVER_NUMBER 0 2
	LANE_7_MARGIN_TYPE 3 5
	LANE_7_USAGE_MODEL 6 6
	LANE_7_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_RC_LANE_7_MARGINING_LANE_STATUS 3 0x476 4 0 4294967295
	LANE_7_RECEIVER_NUMBER_STATUS 0 2
	LANE_7_MARGIN_TYPE_STATUS 3 5
	LANE_7_USAGE_MODEL_STATUS 6 6
	LANE_7_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_RC_LANE_8_EQUALIZATION_CNTL_16GT 3 0x438 2 0 4294967295
	LANE_8_DSP_16GT_TX_PRESET 0 3
	LANE_8_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_RC_LANE_8_MARGINING_LANE_CNTL 3 0x478 4 0 4294967295
	LANE_8_RECEIVER_NUMBER 0 2
	LANE_8_MARGIN_TYPE 3 5
	LANE_8_USAGE_MODEL 6 6
	LANE_8_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_RC_LANE_8_MARGINING_LANE_STATUS 3 0x47a 4 0 4294967295
	LANE_8_RECEIVER_NUMBER_STATUS 0 2
	LANE_8_MARGIN_TYPE_STATUS 3 5
	LANE_8_USAGE_MODEL_STATUS 6 6
	LANE_8_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_RC_LANE_9_EQUALIZATION_CNTL_16GT 3 0x439 2 0 4294967295
	LANE_9_DSP_16GT_TX_PRESET 0 3
	LANE_9_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_RC_LANE_9_MARGINING_LANE_CNTL 3 0x47c 4 0 4294967295
	LANE_9_RECEIVER_NUMBER 0 2
	LANE_9_MARGIN_TYPE 3 5
	LANE_9_USAGE_MODEL 6 6
	LANE_9_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_RC_LANE_9_MARGINING_LANE_STATUS 3 0x47e 4 0 4294967295
	LANE_9_RECEIVER_NUMBER_STATUS 0 2
	LANE_9_MARGIN_TYPE_STATUS 3 5
	LANE_9_USAGE_MODEL_STATUS 6 6
	LANE_9_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_RC_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_RC_LINK_CAP 3 0x64 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_RC_LINK_CAP2 3 0x84 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_RC_LINK_CAP_16GT 3 0x414 1 0 4294967295
	RESERVED 0 31
cfgBIF_CFG_DEV0_RC_LINK_CAP_32GT 3 0x504 6 0 4294967295
	EQ_BYPASS_TO_HIGHEST_RATE_SUPPORTED 0 0
	NO_EQ_NEEDED_SUPPORTED 1 1
	MODIFIED_TS_USAGE_MODE0_SUPPORTED 8 8
	MODIFIED_TS_USAGE_MODE1_SUPPORTED 9 9
	MODIFIED_TS_USAGE_MODE2_SUPPORTED 10 10
	MODIFIED_TS_RESERVED_USAGE_MODES 11 15
cfgBIF_CFG_DEV0_RC_LINK_CNTL 3 0x68 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_RC_LINK_CNTL2 3 0x88 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_RC_LINK_CNTL_16GT 3 0x418 1 0 4294967295
	RESERVED 0 31
cfgBIF_CFG_DEV0_RC_LINK_CNTL_32GT 3 0x508 3 0 4294967295
	EQ_BYPASS_TO_HIGHEST_RATE_DIS 0 0
	NO_EQ_NEEDED_DIS 1 1
	MODIFIED_TS_USAGE_MODE_SEL 8 10
cfgBIF_CFG_DEV0_RC_LINK_STATUS 3 0x6a 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_RC_LINK_STATUS2 3 0x8a 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_RC_LINK_STATUS_16GT 3 0x41c 5 0 4294967295
	EQUALIZATION_COMPLETE_16GT 0 0
	EQUALIZATION_PHASE1_SUCCESS_16GT 1 1
	EQUALIZATION_PHASE2_SUCCESS_16GT 2 2
	EQUALIZATION_PHASE3_SUCCESS_16GT 3 3
	LINK_EQUALIZATION_REQUEST_16GT 4 4
cfgBIF_CFG_DEV0_RC_LINK_STATUS_32GT 3 0x50c 10 0 4294967295
	EQUALIZATION_COMPLETE_32GT 0 0
	EQUALIZATION_PHASE1_SUCCESS_32GT 1 1
	EQUALIZATION_PHASE2_SUCCESS_32GT 2 2
	EQUALIZATION_PHASE3_SUCCESS_32GT 3 3
	LINK_EQUALIZATION_REQUEST_32GT 4 4
	MODIFIED_TS_RECEIVED 5 5
	RECEIVED_ENHANCED_LINK_BEHAVIOR_CNTL 6 7
	TRANSMITTER_PRECODING_ON 8 8
	TRANSMITTER_PRECODE_REQUEST 9 9
	NO_EQ_NEEDED_RECEIVED 10 10
cfgBIF_CFG_DEV0_RC_LOCAL_PARITY_MISMATCH_STATUS_16GT 3 0x420 1 0 4294967295
	LOCAL_PARITY_MISMATCH_STATUS_BITS 0 15
cfgBIF_CFG_DEV0_RC_MARGINING_PORT_CAP 3 0x454 1 0 4294967295
	MARGINING_USES_SOFTWARE 0 0
cfgBIF_CFG_DEV0_RC_MARGINING_PORT_STATUS 3 0x456 2 0 4294967295
	MARGINING_READY 0 0
	MARGINING_SOFTWARE_READY 1 1
cfgBIF_CFG_DEV0_RC_MEM_BASE_LIMIT 3 0x20 4 0 4294967295
	MEM_BASE_TYPE 0 3
	MEM_BASE_31_20 4 15
	MEM_LIMIT_TYPE 16 19
	MEM_LIMIT_31_20 20 31
cfgBIF_CFG_DEV0_RC_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_RC_MSI_EXT_MSG_DATA 3 0xaa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_RC_MSI_EXT_MSG_DATA_64 3 0xae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_RC_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_RC_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_RC_MSI_MSG_CNTL 3 0xa2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_RC_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_RC_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_RC_PCIE_ACS_CAP 3 0x2a4 9 0 4294967295
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	ENHANCED_CAPABILITY 7 7
	EGRESS_CONTROL_VECTOR_SIZE 8 15
cfgBIF_CFG_DEV0_RC_PCIE_ACS_CNTL 3 0x2a6 11 0 4294967295
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
	IO_REQUEST_BLOCKING_EN 7 7
	DSP_MEMORY_TARGET_ACCESS_CNTL 8 9
	USP_MEMORY_TARGET_ACCESS_CNTL 10 11
	UNCLAIMED_REQUEST_REDIRECT_CNTL 12 12
cfgBIF_CFG_DEV0_RC_PCIE_ACS_ENH_CAP_LIST 3 0x2a0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_RC_PCIE_ADV_ERR_CAP_CNTL 3 0x168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_RC_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_RC_PCIE_CAP 3 0x5a 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_RC_PCIE_CAP_LIST 3 0x58 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_RC_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_RC_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_RC_PCIE_DEV_SERIAL_NUM_DW1 3 0x144 1 0 4294967295
	SERIAL_NUMBER_LO 0 31
cfgBIF_CFG_DEV0_RC_PCIE_DEV_SERIAL_NUM_DW2 3 0x148 1 0 4294967295
	SERIAL_NUMBER_HI 0 31
cfgBIF_CFG_DEV0_RC_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST 3 0x140 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_RC_PCIE_DLF_ENH_CAP_LIST 3 0x400 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_RC_PCIE_ERR_SRC_ID 3 0x184 2 0 4294967295
	ERR_CORR_SRC_ID 0 15
	ERR_FATAL_NONFATAL_SRC_ID 16 31
cfgBIF_CFG_DEV0_RC_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_RC_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_RC_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_RC_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_RC_PCIE_LANE_0_EQUALIZATION_CNTL 3 0x27c 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_RC_PCIE_LANE_10_EQUALIZATION_CNTL 3 0x290 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_RC_PCIE_LANE_11_EQUALIZATION_CNTL 3 0x292 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_RC_PCIE_LANE_12_EQUALIZATION_CNTL 3 0x294 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_RC_PCIE_LANE_13_EQUALIZATION_CNTL 3 0x296 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_RC_PCIE_LANE_14_EQUALIZATION_CNTL 3 0x298 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_RC_PCIE_LANE_15_EQUALIZATION_CNTL 3 0x29a 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_RC_PCIE_LANE_1_EQUALIZATION_CNTL 3 0x27e 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_RC_PCIE_LANE_2_EQUALIZATION_CNTL 3 0x280 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_RC_PCIE_LANE_3_EQUALIZATION_CNTL 3 0x282 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_RC_PCIE_LANE_4_EQUALIZATION_CNTL 3 0x284 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_RC_PCIE_LANE_5_EQUALIZATION_CNTL 3 0x286 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_RC_PCIE_LANE_6_EQUALIZATION_CNTL 3 0x288 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_RC_PCIE_LANE_7_EQUALIZATION_CNTL 3 0x28a 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_RC_PCIE_LANE_8_EQUALIZATION_CNTL 3 0x28c 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_RC_PCIE_LANE_9_EQUALIZATION_CNTL 3 0x28e 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_RC_PCIE_LANE_ERROR_STATUS 3 0x278 1 0 4294967295
	LANE_ERROR_STATUS_BITS 0 15
cfgBIF_CFG_DEV0_RC_PCIE_LINK_CNTL3 3 0x274 3 0 4294967295
	PERFORM_EQUALIZATION 0 0
	LINK_EQUALIZATION_REQ_INT_EN 1 1
	ENABLE_LOWER_SKP_OS_GEN 9 15
cfgBIF_CFG_DEV0_RC_PCIE_MARGINING_ENH_CAP_LIST 3 0x450 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_RC_PCIE_PHY_16GT_ENH_CAP_LIST 3 0x410 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_RC_PCIE_PORT_VC_CAP_REG1 3 0x114 4 0 4294967295
	EXT_VC_COUNT 0 2
	LOW_PRIORITY_EXT_VC_COUNT 4 6
	REF_CLK 8 9
	PORT_ARB_TABLE_ENTRY_SIZE 10 11
cfgBIF_CFG_DEV0_RC_PCIE_PORT_VC_CAP_REG2 3 0x118 2 0 4294967295
	VC_ARB_CAP 0 7
	VC_ARB_TABLE_OFFSET 24 31
cfgBIF_CFG_DEV0_RC_PCIE_PORT_VC_CNTL 3 0x11c 2 0 4294967295
	LOAD_VC_ARB_TABLE 0 0
	VC_ARB_SELECT 1 3
cfgBIF_CFG_DEV0_RC_PCIE_PORT_VC_STATUS 3 0x11e 1 0 4294967295
	VC_ARB_TABLE_STATUS 0 0
cfgBIF_CFG_DEV0_RC_PCIE_ROOT_ERR_CMD 3 0x17c 3 0 4294967295
	CORR_ERR_REP_EN 0 0
	NONFATAL_ERR_REP_EN 1 1
	FATAL_ERR_REP_EN 2 2
cfgBIF_CFG_DEV0_RC_PCIE_ROOT_ERR_STATUS 3 0x180 9 0 4294967295
	ERR_CORR_RCVD 0 0
	MULT_ERR_CORR_RCVD 1 1
	ERR_FATAL_NONFATAL_RCVD 2 2
	MULT_ERR_FATAL_NONFATAL_RCVD 3 3
	FIRST_UNCORRECTABLE_FATAL 4 4
	NONFATAL_ERROR_MSG_RCVD 5 5
	FATAL_ERROR_MSG_RCVD 6 6
	ERR_COR_SUBCLASS 7 8
	ADV_ERR_INT_MSG_NUM 27 31
cfgBIF_CFG_DEV0_RC_PCIE_SECONDARY_ENH_CAP_LIST 3 0x270 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_RC_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_RC_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_RC_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_RC_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_RC_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_RC_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_RC_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_RC_PCIE_VC0_RESOURCE_CAP 3 0x120 4 0 4294967295
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 22
	PORT_ARB_TABLE_OFFSET 24 31
cfgBIF_CFG_DEV0_RC_PCIE_VC0_RESOURCE_CNTL 3 0x124 6 0 4294967295
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
cfgBIF_CFG_DEV0_RC_PCIE_VC0_RESOURCE_STATUS 3 0x12a 2 0 4294967295
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
cfgBIF_CFG_DEV0_RC_PCIE_VC1_RESOURCE_CAP 3 0x12c 4 0 4294967295
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 21
	PORT_ARB_TABLE_OFFSET 24 31
cfgBIF_CFG_DEV0_RC_PCIE_VC1_RESOURCE_CNTL 3 0x130 6 0 4294967295
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
cfgBIF_CFG_DEV0_RC_PCIE_VC1_RESOURCE_STATUS 3 0x136 2 0 4294967295
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
cfgBIF_CFG_DEV0_RC_PCIE_VC_ENH_CAP_LIST 3 0x110 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_RC_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_RC_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_RC_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_RC_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_RC_PMI_CAP 3 0x52 8 0 4294967295
	VERSION 0 2
	PME_CLOCK 3 3
	IMMEDIATE_READINESS_ON_RETURN_TO_D0 4 4
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
cfgBIF_CFG_DEV0_RC_PMI_CAP_LIST 3 0x50 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_RC_PMI_STATUS_CNTL 3 0x54 9 0 4294967295
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
cfgBIF_CFG_DEV0_RC_PREF_BASE_LIMIT 3 0x24 4 0 4294967295
	PREF_MEM_BASE_TYPE 0 3
	PREF_MEM_BASE_31_20 4 15
	PREF_MEM_LIMIT_TYPE 16 19
	PREF_MEM_LIMIT_31_20 20 31
cfgBIF_CFG_DEV0_RC_PREF_BASE_UPPER 3 0x28 1 0 4294967295
	PREF_BASE_UPPER 0 31
cfgBIF_CFG_DEV0_RC_PREF_LIMIT_UPPER 3 0x2c 1 0 4294967295
	PREF_LIMIT_UPPER 0 31
cfgBIF_CFG_DEV0_RC_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_RC_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_RC_ROM_BASE_ADDR 3 0x38 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_RC_ROOT_CAP 3 0x76 1 0 4294967295
	CRS_SOFTWARE_VISIBILITY 0 0
cfgBIF_CFG_DEV0_RC_ROOT_CNTL 3 0x74 5 0 4294967295
	SERR_ON_CORR_ERR_EN 0 0
	SERR_ON_NONFATAL_ERR_EN 1 1
	SERR_ON_FATAL_ERR_EN 2 2
	PM_INTERRUPT_EN 3 3
	CRS_SOFTWARE_VISIBILITY_EN 4 4
cfgBIF_CFG_DEV0_RC_ROOT_STATUS 3 0x78 3 0 4294967295
	PME_REQUESTOR_ID 0 15
	PME_STATUS 16 16
	PME_PENDING 17 17
cfgBIF_CFG_DEV0_RC_RTM1_PARITY_MISMATCH_STATUS_16GT 3 0x424 1 0 4294967295
	RTM1_PARITY_MISMATCH_STATUS_BITS 0 15
cfgBIF_CFG_DEV0_RC_RTM2_PARITY_MISMATCH_STATUS_16GT 3 0x428 1 0 4294967295
	RTM2_PARITY_MISMATCH_STATUS_BITS 0 15
cfgBIF_CFG_DEV0_RC_SECONDARY_STATUS 3 0x1e 9 0 4294967295
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	RECEIVED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_RC_SLOT_CAP 3 0x6c 12 0 4294967295
	ATTN_BUTTON_PRESENT 0 0
	PWR_CONTROLLER_PRESENT 1 1
	MRL_SENSOR_PRESENT 2 2
	ATTN_INDICATOR_PRESENT 3 3
	PWR_INDICATOR_PRESENT 4 4
	HOTPLUG_SURPRISE 5 5
	HOTPLUG_CAPABLE 6 6
	SLOT_PWR_LIMIT_VALUE 7 14
	SLOT_PWR_LIMIT_SCALE 15 16
	ELECTROMECH_INTERLOCK_PRESENT 17 17
	NO_COMMAND_COMPLETED_SUPPORTED 18 18
	PHYSICAL_SLOT_NUM 19 31
cfgBIF_CFG_DEV0_RC_SLOT_CAP2 3 0x8c 1 0 4294967295
	INBAND_PD_DISABLE_SUPPORTED 0 0
cfgBIF_CFG_DEV0_RC_SLOT_CNTL 3 0x70 13 0 4294967295
	ATTN_BUTTON_PRESSED_EN 0 0
	PWR_FAULT_DETECTED_EN 1 1
	MRL_SENSOR_CHANGED_EN 2 2
	PRESENCE_DETECT_CHANGED_EN 3 3
	COMMAND_COMPLETED_INTR_EN 4 4
	HOTPLUG_INTR_EN 5 5
	ATTN_INDICATOR_CNTL 6 7
	PWR_INDICATOR_CNTL 8 9
	PWR_CONTROLLER_CNTL 10 10
	ELECTROMECH_INTERLOCK_CNTL 11 11
	DL_STATE_CHANGED_EN 12 12
	AUTO_SLOT_PWR_LIMIT_DISABLE 13 13
	INBAND_PD_DISABLE 14 14
cfgBIF_CFG_DEV0_RC_SLOT_CNTL2 3 0x90 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_RC_SLOT_STATUS 3 0x72 9 0 4294967295
	ATTN_BUTTON_PRESSED 0 0
	PWR_FAULT_DETECTED 1 1
	MRL_SENSOR_CHANGED 2 2
	PRESENCE_DETECT_CHANGED 3 3
	COMMAND_COMPLETED 4 4
	MRL_SENSOR_STATE 5 5
	PRESENCE_DETECT_STATE 6 6
	ELECTROMECH_INTERLOCK_STATUS 7 7
	DL_STATE_CHANGED 8 8
cfgBIF_CFG_DEV0_RC_SLOT_STATUS2 3 0x92 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_RC_SSID_CAP 3 0xc4 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_RC_SSID_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_RC_STATUS 3 0x6 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_RC_SUB_BUS_NUMBER_LATENCY 3 0x18 4 0 4294967295
	PRIMARY_BUS 0 7
	SECONDARY_BUS 8 15
	SUB_BUS_NUM 16 23
	SECONDARY_LATENCY_TIMER 24 31
cfgBIF_CFG_DEV0_RC_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_RC_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgIRQ_BRIDGE_CNTL 3 0x3e 12 0 4294967295
	PARITY_RESPONSE_EN 0 0
	SERR_EN 1 1
	ISA_EN 2 2
	VGA_EN 3 3
	VGA_DEC 4 4
	MASTER_ABORT_MODE 5 5
	SECONDARY_BUS_RESET 6 6
	FAST_B2B_EN 7 7
	PRIMARY_DISCARD_TIMER 8 8
	SECONDARY_DISCARD_TIMER 9 9
	DISCARD_TIMER_STATUS 10 10
	DISCARD_TIMER_SERR_ENABLE 11 11
cfgPCIE_OUTSTAND_PAGE_REQ_ALLOC 3 0x2cc 1 0 4294967295
	OUTSTAND_PAGE_REQ_ALLOC 0 31
cfgPCIE_OUTSTAND_PAGE_REQ_CAPACITY 3 0x2c8 1 0 4294967295
	OUTSTAND_PAGE_REQ_CAPACITY 0 31
cfgPCIE_PAGE_REQ_CNTL 3 0x2c4 2 0 4294967295
	PRI_ENABLE 0 0
	PRI_RESET 1 1
cfgPCIE_PAGE_REQ_ENH_CAP_LIST 3 0x2c0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgPCIE_PAGE_REQ_STATUS 3 0x2c6 4 0 4294967295
	RESPONSE_FAILURE 0 0
	UNEXPECTED_PAGE_REQ_GRP_INDEX 1 1
	STOPPED 8 8
	PRG_RESPONSE_PASID_REQUIRED 15 15
cfgPCIE_SRIOV_CAP 3 0x334 4 0 4294967295
	SRIOV_VF_MIGRATION_CAP 0 0
	SRIOV_ARI_CAP_HIERARCHY_PRESERVED 1 1
	SRIOV_VF_TEN_BIT_TAG_REQUESTER_SUPPORTED 2 2
	SRIOV_VF_MIGRATION_INTR_MSG_NUM 21 31
cfgPCIE_SRIOV_CONTROL 3 0x338 6 0 4294967295
	SRIOV_VF_ENABLE 0 0
	SRIOV_VF_MIGRATION_ENABLE 1 1
	SRIOV_VF_MIGRATION_INTR_ENABLE 2 2
	SRIOV_VF_MSE 3 3
	SRIOV_ARI_CAP_HIERARCHY 4 4
	SRIOV_VF_TEN_BIT_TAG_REQUESTER_ENABLE 5 5
cfgPCIE_SRIOV_ENH_CAP_LIST 3 0x330 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgPCIE_SRIOV_FIRST_VF_OFFSET 3 0x344 1 0 4294967295
	SRIOV_FIRST_VF_OFFSET 0 15
cfgPCIE_SRIOV_FUNC_DEP_LINK 3 0x342 1 0 4294967295
	SRIOV_FUNC_DEP_LINK 0 7
cfgPCIE_SRIOV_INITIAL_VFS 3 0x33c 1 0 4294967295
	SRIOV_INITIAL_VFS 0 15
cfgPCIE_SRIOV_NUM_VFS 3 0x340 1 0 4294967295
	SRIOV_NUM_VFS 0 15
cfgPCIE_SRIOV_STATUS 3 0x33a 1 0 4294967295
	SRIOV_VF_MIGRATION_STATUS 0 0
cfgPCIE_SRIOV_SUPPORTED_PAGE_SIZE 3 0x34c 1 0 4294967295
	SRIOV_SUPPORTED_PAGE_SIZE 0 31
cfgPCIE_SRIOV_SYSTEM_PAGE_SIZE 3 0x350 1 0 4294967295
	SRIOV_SYSTEM_PAGE_SIZE 0 31
cfgPCIE_SRIOV_TOTAL_VFS 3 0x33e 1 0 4294967295
	SRIOV_TOTAL_VFS 0 15
cfgPCIE_SRIOV_VF_BASE_ADDR_0 3 0x354 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgPCIE_SRIOV_VF_BASE_ADDR_1 3 0x358 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgPCIE_SRIOV_VF_BASE_ADDR_2 3 0x35c 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgPCIE_SRIOV_VF_BASE_ADDR_3 3 0x360 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgPCIE_SRIOV_VF_BASE_ADDR_4 3 0x364 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgPCIE_SRIOV_VF_BASE_ADDR_5 3 0x368 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgPCIE_SRIOV_VF_DEVICE_ID 3 0x34a 1 0 4294967295
	SRIOV_VF_DEVICE_ID 0 15
cfgPCIE_SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET 3 0x36c 2 0 4294967295
	SRIOV_VF_MIGRATION_STATE_BIR 0 2
	SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET 3 31
cfgPCIE_SRIOV_VF_STRIDE 3 0x346 1 0 4294967295
	SRIOV_VF_STRIDE 0 15
cfgPCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_GPUIOV 3 0x700 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV 3 0x704 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_CONTEXT 3 0x724 3 0 4294967295
	CONTEXT_SIZE 0 6
	LOC 7 7
	CONTEXT_OFFSET 10 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_ENGA_A0_7_INTR_ENABLE 3 0xc00 32 0 4294967295
	ENGA_A0_CMD_COMPLETE_INTR_EN 0 0
	ENGA_A0_HANG_SELF_RECOVERED_INTR_EN 1 1
	ENGA_A0_HANG_NEED_FLR_INTR_EN 2 2
	ENGA_A0_VM_BUSY_TRANSITION_INTR_EN 3 3
	ENGA_A1_CMD_COMPLETE_INTR_EN 4 4
	ENGA_A1_HANG_SELF_RECOVERED_INTR_EN 5 5
	ENGA_A1_HANG_NEED_FLR_INTR_EN 6 6
	ENGA_A1_VM_BUSY_TRANSITION_INTR_EN 7 7
	ENGA_A2_CMD_COMPLETE_INTR_EN 8 8
	ENGA_A2_HANG_SELF_RECOVERED_INTR_EN 9 9
	ENGA_A2_HANG_NEED_FLR_INTR_EN 10 10
	ENGA_A2_VM_BUSY_TRANSITION_INTR_EN 11 11
	ENGA_A3_CMD_COMPLETE_INTR_EN 12 12
	ENGA_A3_HANG_SELF_RECOVERED_INTR_EN 13 13
	ENGA_A3_HANG_NEED_FLR_INTR_EN 14 14
	ENGA_A3_VM_BUSY_TRANSITION_INTR_EN 15 15
	ENGA_A4_CMD_COMPLETE_INTR_EN 16 16
	ENGA_A4_HANG_SELF_RECOVERED_INTR_EN 17 17
	ENGA_A4_HANG_NEED_FLR_INTR_EN 18 18
	ENGA_A4_VM_BUSY_TRANSITION_INTR_EN 19 19
	ENGA_A5_CMD_COMPLETE_INTR_EN 20 20
	ENGA_A5_HANG_SELF_RECOVERED_INTR_EN 21 21
	ENGA_A5_HANG_NEED_FLR_INTR_EN 22 22
	ENGA_A5_VM_BUSY_TRANSITION_INTR_EN 23 23
	ENGA_A6_CMD_COMPLETE_INTR_EN 24 24
	ENGA_A6_HANG_SELF_RECOVERED_INTR_EN 25 25
	ENGA_A6_HANG_NEED_FLR_INTR_EN 26 26
	ENGA_A6_VM_BUSY_TRANSITION_INTR_EN 27 27
	ENGA_A7_CMD_COMPLETE_INTR_EN 28 28
	ENGA_A7_HANG_SELF_RECOVERED_INTR_EN 29 29
	ENGA_A7_HANG_NEED_FLR_INTR_EN 30 30
	ENGA_A7_VM_BUSY_TRANSITION_INTR_EN 31 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_ENGA_A0_7_INTR_STATUS 3 0xc10 32 0 4294967295
	ENGA_A0_CMD_COMPLETE_INTR_STATUS 0 0
	ENGA_A0_HANG_SELF_RECOVERED_INTR_STATUS 1 1
	ENGA_A0_HANG_NEED_FLR_INTR_STATUS 2 2
	ENGA_A0_VM_BUSY_TRANSITION_INTR_STATUS 3 3
	ENGA_A1_CMD_COMPLETE_INTR_STATUS 4 4
	ENGA_A1_HANG_SELF_RECOVERED_INTR_STATUS 5 5
	ENGA_A1_HANG_NEED_FLR_INTR_STATUS 6 6
	ENGA_A1_VM_BUSY_TRANSITION_INTR_STATUS 7 7
	ENGA_A2_CMD_COMPLETE_INTR_STATUS 8 8
	ENGA_A2_HANG_SELF_RECOVERED_INTR_STATUS 9 9
	ENGA_A2_HANG_NEED_FLR_INTR_STATUS 10 10
	ENGA_A2_VM_BUSY_TRANSITION_INTR_STATUS 11 11
	ENGA_A3_CMD_COMPLETE_INTR_STATUS 12 12
	ENGA_A3_HANG_SELF_RECOVERED_INTR_STATUS 13 13
	ENGA_A3_HANG_NEED_FLR_INTR_STATUS 14 14
	ENGA_A3_VM_BUSY_TRANSITION_INTR_STATUS 15 15
	ENGA_A4_CMD_COMPLETE_INTR_STATUS 16 16
	ENGA_A4_HANG_SELF_RECOVERED_INTR_STATUS 17 17
	ENGA_A4_HANG_NEED_FLR_INTR_STATUS 18 18
	ENGA_A4_VM_BUSY_TRANSITION_INTR_STATUS 19 19
	ENGA_A5_CMD_COMPLETE_INTR_STATUS 20 20
	ENGA_A5_HANG_SELF_RECOVERED_INTR_STATUS 21 21
	ENGA_A5_HANG_NEED_FLR_INTR_STATUS 22 22
	ENGA_A5_VM_BUSY_TRANSITION_INTR_STATUS 23 23
	ENGA_A6_CMD_COMPLETE_INTR_STATUS 24 24
	ENGA_A6_HANG_SELF_RECOVERED_INTR_STATUS 25 25
	ENGA_A6_HANG_NEED_FLR_INTR_STATUS 26 26
	ENGA_A6_VM_BUSY_TRANSITION_INTR_STATUS 27 27
	ENGA_A7_CMD_COMPLETE_INTR_STATUS 28 28
	ENGA_A7_HANG_SELF_RECOVERED_INTR_STATUS 29 29
	ENGA_A7_HANG_NEED_FLR_INTR_STATUS 30 30
	ENGA_A7_VM_BUSY_TRANSITION_INTR_STATUS 31 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_ENGA_A8_15_INTR_ENABLE 3 0xc04 0 0 4294967295
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_ENGA_A8_15_INTR_STATUS 3 0xc14 0 0 4294967295
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_ENGB_B0_7_INTR_ENABLE 3 0xc08 32 0 4294967295
	ENGB_B0_CMD_COMPLETE_INTR_EN 0 0
	ENGB_B0_HANG_SELF_RECOVERED_INTR_EN 1 1
	ENGB_B0_HANG_NEED_FLR_INTR_EN 2 2
	ENGB_B0_VM_BUSY_TRANSITION_INTR_EN 3 3
	ENGB_B1_CMD_COMPLETE_INTR_EN 4 4
	ENGB_B1_HANG_SELF_RECOVERED_INTR_EN 5 5
	ENGB_B1_HANG_NEED_FLR_INTR_EN 6 6
	ENGB_B1_VM_BUSY_TRANSITION_INTR_EN 7 7
	ENGB_B2_CMD_COMPLETE_INTR_EN 8 8
	ENGB_B2_HANG_SELF_RECOVERED_INTR_EN 9 9
	ENGB_B2_HANG_NEED_FLR_INTR_EN 10 10
	ENGB_B2_VM_BUSY_TRANSITION_INTR_EN 11 11
	ENGB_B3_CMD_COMPLETE_INTR_EN 12 12
	ENGB_B3_HANG_SELF_RECOVERED_INTR_EN 13 13
	ENGB_B3_HANG_NEED_FLR_INTR_EN 14 14
	ENGB_B3_VM_BUSY_TRANSITION_INTR_EN 15 15
	ENGB_B4_CMD_COMPLETE_INTR_EN 16 16
	ENGB_B4_HANG_SELF_RECOVERED_INTR_EN 17 17
	ENGB_B4_HANG_NEED_FLR_INTR_EN 18 18
	ENGB_B4_VM_BUSY_TRANSITION_INTR_EN 19 19
	ENGB_B5_CMD_COMPLETE_INTR_EN 20 20
	ENGB_B5_HANG_SELF_RECOVERED_INTR_EN 21 21
	ENGB_B5_HANG_NEED_FLR_INTR_EN 22 22
	ENGB_B5_VM_BUSY_TRANSITION_INTR_EN 23 23
	ENGB_B6_CMD_COMPLETE_INTR_EN 24 24
	ENGB_B6_HANG_SELF_RECOVERED_INTR_EN 25 25
	ENGB_B6_HANG_NEED_FLR_INTR_EN 26 26
	ENGB_B6_VM_BUSY_TRANSITION_INTR_EN 27 27
	ENGB_B7_CMD_COMPLETE_INTR_EN 28 28
	ENGB_B7_HANG_SELF_RECOVERED_INTR_EN 29 29
	ENGB_B7_HANG_NEED_FLR_INTR_EN 30 30
	ENGB_B7_VM_BUSY_TRANSITION_INTR_EN 31 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_ENGB_B0_7_INTR_STATUS 3 0xc18 32 0 4294967295
	ENGB_B0_CMD_COMPLETE_INTR_STATUS 0 0
	ENGB_B0_HANG_SELF_RECOVERED_INTR_STATUS 1 1
	ENGB_B0_HANG_NEED_FLR_INTR_STATUS 2 2
	ENGB_B0_VM_BUSY_TRANSITION_INTR_STATUS 3 3
	ENGB_B1_CMD_COMPLETE_INTR_STATUS 4 4
	ENGB_B1_HANG_SELF_RECOVERED_INTR_STATUS 5 5
	ENGB_B1_HANG_NEED_FLR_INTR_STATUS 6 6
	ENGB_B1_VM_BUSY_TRANSITION_INTR_STATUS 7 7
	ENGB_B2_CMD_COMPLETE_INTR_STATUS 8 8
	ENGB_B2_HANG_SELF_RECOVERED_INTR_STATUS 9 9
	ENGB_B2_HANG_NEED_FLR_INTR_STATUS 10 10
	ENGB_B2_VM_BUSY_TRANSITION_INTR_STATUS 11 11
	ENGB_B3_CMD_COMPLETE_INTR_STATUS 12 12
	ENGB_B3_HANG_SELF_RECOVERED_INTR_STATUS 13 13
	ENGB_B3_HANG_NEED_FLR_INTR_STATUS 14 14
	ENGB_B3_VM_BUSY_TRANSITION_INTR_STATUS 15 15
	ENGB_B4_CMD_COMPLETE_INTR_STATUS 16 16
	ENGB_B4_HANG_SELF_RECOVERED_INTR_STATUS 17 17
	ENGB_B4_HANG_NEED_FLR_INTR_STATUS 18 18
	ENGB_B4_VM_BUSY_TRANSITION_INTR_STATUS 19 19
	ENGB_B5_CMD_COMPLETE_INTR_STATUS 20 20
	ENGB_B5_HANG_SELF_RECOVERED_INTR_STATUS 21 21
	ENGB_B5_HANG_NEED_FLR_INTR_STATUS 22 22
	ENGB_B5_VM_BUSY_TRANSITION_INTR_STATUS 23 23
	ENGB_B6_CMD_COMPLETE_INTR_STATUS 24 24
	ENGB_B6_HANG_SELF_RECOVERED_INTR_STATUS 25 25
	ENGB_B6_HANG_NEED_FLR_INTR_STATUS 26 26
	ENGB_B6_VM_BUSY_TRANSITION_INTR_STATUS 27 27
	ENGB_B7_CMD_COMPLETE_INTR_STATUS 28 28
	ENGB_B7_HANG_SELF_RECOVERED_INTR_STATUS 29 29
	ENGB_B7_HANG_NEED_FLR_INTR_STATUS 30 30
	ENGB_B7_VM_BUSY_TRANSITION_INTR_STATUS 31 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_ENGB_B8_15_INTR_ENABLE 3 0xc0c 16 0 4294967295
	ENGB_B8_CMD_COMPLETE_INTR_EN 0 0
	ENGB_B8_HANG_SELF_RECOVERED_INTR_EN 1 1
	ENGB_B8_HANG_NEED_FLR_INTR_EN 2 2
	ENGB_B8_VM_BUSY_TRANSITION_INTR_EN 3 3
	ENGB_B9_CMD_COMPLETE_INTR_EN 4 4
	ENGB_B9_HANG_SELF_RECOVERED_INTR_EN 5 5
	ENGB_B9_HANG_NEED_FLR_INTR_EN 6 6
	ENGB_B9_VM_BUSY_TRANSITION_INTR_EN 7 7
	ENGB_B10_CMD_COMPLETE_INTR_EN 8 8
	ENGB_B10_HANG_SELF_RECOVERED_INTR_EN 9 9
	ENGB_B10_HANG_NEED_FLR_INTR_EN 10 10
	ENGB_B10_VM_BUSY_TRANSITION_INTR_EN 11 11
	ENGB_B11_CMD_COMPLETE_INTR_EN 12 12
	ENGB_B11_HANG_SELF_RECOVERED_INTR_EN 13 13
	ENGB_B11_HANG_NEED_FLR_INTR_EN 14 14
	ENGB_B11_VM_BUSY_TRANSITION_INTR_EN 15 15
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_ENGB_B8_15_INTR_STATUS 3 0xc1c 16 0 4294967295
	ENGB_B8_CMD_COMPLETE_INTR_STATUS 0 0
	ENGB_B8_HANG_SELF_RECOVERED_INTR_STATUS 1 1
	ENGB_B8_HANG_NEED_FLR_INTR_STATUS 2 2
	ENGB_B8_VM_BUSY_TRANSITION_INTR_STATUS 3 3
	ENGB_B9_CMD_COMPLETE_INTR_STATUS 4 4
	ENGB_B9_HANG_SELF_RECOVERED_INTR_STATUS 5 5
	ENGB_B9_HANG_NEED_FLR_INTR_STATUS 6 6
	ENGB_B9_VM_BUSY_TRANSITION_INTR_STATUS 7 7
	ENGB_B10_CMD_COMPLETE_INTR_STATUS 8 8
	ENGB_B10_HANG_SELF_RECOVERED_INTR_STATUS 9 9
	ENGB_B10_HANG_NEED_FLR_INTR_STATUS 10 10
	ENGB_B10_VM_BUSY_TRANSITION_INTR_STATUS 11 11
	ENGB_B11_CMD_COMPLETE_INTR_STATUS 12 12
	ENGB_B11_HANG_SELF_RECOVERED_INTR_STATUS 13 13
	ENGB_B11_HANG_NEED_FLR_INTR_STATUS 14 14
	ENGB_B11_VM_BUSY_TRANSITION_INTR_STATUS 15 15
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX0SCH_DW0 3 0xa30 1 0 4294967295
	DW0 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX0SCH_DW1 3 0xa34 1 0 4294967295
	DW1 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX0SCH_DW2 3 0xa38 1 0 4294967295
	DW2 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX0SCH_DW3 3 0xa3c 1 0 4294967295
	DW3 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX0SCH_DW4 3 0xa40 1 0 4294967295
	DW4 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX0SCH_DW5 3 0xa44 1 0 4294967295
	DW5 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX0SCH_DW6 3 0xa48 1 0 4294967295
	DW6 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX0SCH_DW7 3 0xa4c 1 0 4294967295
	DW7 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX0SCH_DW8 3 0xa50 1 0 4294967295
	DW8 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX1SCH_DW0 3 0xa60 1 0 4294967295
	DW0 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX1SCH_DW1 3 0xa64 1 0 4294967295
	DW1 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX1SCH_DW2 3 0xa68 1 0 4294967295
	DW2 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX1SCH_DW3 3 0xa6c 1 0 4294967295
	DW3 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX1SCH_DW4 3 0xa70 1 0 4294967295
	DW4 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX1SCH_DW5 3 0xa74 1 0 4294967295
	DW5 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX1SCH_DW6 3 0xa78 1 0 4294967295
	DW6 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX1SCH_DW7 3 0xa7c 1 0 4294967295
	DW7 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX1SCH_DW8 3 0xa80 1 0 4294967295
	DW8 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX2SCH_DW0 3 0xa90 1 0 4294967295
	DW0 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX2SCH_DW1 3 0xa94 1 0 4294967295
	DW1 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX2SCH_DW2 3 0xa98 1 0 4294967295
	DW2 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX2SCH_DW3 3 0xa9c 1 0 4294967295
	DW3 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX2SCH_DW4 3 0xaa0 1 0 4294967295
	DW4 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX2SCH_DW5 3 0xaa4 1 0 4294967295
	DW5 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX2SCH_DW6 3 0xaa8 1 0 4294967295
	DW6 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX2SCH_DW7 3 0xaac 1 0 4294967295
	DW7 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX2SCH_DW8 3 0xab0 1 0 4294967295
	DW8 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX3SCH_DW0 3 0xac0 1 0 4294967295
	DW0 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX3SCH_DW1 3 0xac4 1 0 4294967295
	DW1 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX3SCH_DW2 3 0xac8 1 0 4294967295
	DW2 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX3SCH_DW3 3 0xacc 1 0 4294967295
	DW3 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX3SCH_DW4 3 0xad0 1 0 4294967295
	DW4 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX3SCH_DW5 3 0xad4 1 0 4294967295
	DW5 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX3SCH_DW6 3 0xad8 1 0 4294967295
	DW6 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX3SCH_DW7 3 0xadc 1 0 4294967295
	DW7 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX3SCH_DW8 3 0xae0 1 0 4294967295
	DW8 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX4SCH_DW0 3 0xaf0 1 0 4294967295
	DW0 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX4SCH_DW1 3 0xaf4 1 0 4294967295
	DW1 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX4SCH_DW2 3 0xaf8 1 0 4294967295
	DW2 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX4SCH_DW3 3 0xafc 1 0 4294967295
	DW3 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX4SCH_DW4 3 0xb00 1 0 4294967295
	DW4 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX4SCH_DW5 3 0xb04 1 0 4294967295
	DW5 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX4SCH_DW6 3 0xb08 1 0 4294967295
	DW6 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX4SCH_DW7 3 0xb0c 1 0 4294967295
	DW7 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX4SCH_DW8 3 0xb10 1 0 4294967295
	DW8 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX5SCH_DW0 3 0xb20 1 0 4294967295
	DW0 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX5SCH_DW1 3 0xb24 1 0 4294967295
	DW1 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX5SCH_DW2 3 0xb28 1 0 4294967295
	DW2 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX5SCH_DW3 3 0xb2c 1 0 4294967295
	DW3 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX5SCH_DW4 3 0xb30 1 0 4294967295
	DW4 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX5SCH_DW5 3 0xb34 1 0 4294967295
	DW5 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX5SCH_DW6 3 0xb38 1 0 4294967295
	DW6 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX5SCH_DW7 3 0xb3c 1 0 4294967295
	DW7 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX5SCH_DW8 3 0xb40 1 0 4294967295
	DW8 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX6SCH_DW0 3 0xb50 1 0 4294967295
	DW0 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX6SCH_DW1 3 0xb54 1 0 4294967295
	DW1 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX6SCH_DW2 3 0xb58 1 0 4294967295
	DW2 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX6SCH_DW3 3 0xb5c 1 0 4294967295
	DW3 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX6SCH_DW4 3 0xb60 1 0 4294967295
	DW4 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX6SCH_DW5 3 0xb64 1 0 4294967295
	DW5 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX6SCH_DW6 3 0xb68 1 0 4294967295
	DW6 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX6SCH_DW7 3 0xb6c 1 0 4294967295
	DW7 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX6SCH_DW8 3 0xb70 1 0 4294967295
	DW8 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX7SCH_DW0 3 0xb80 1 0 4294967295
	DW0 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX7SCH_DW1 3 0xb84 1 0 4294967295
	DW1 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX7SCH_DW2 3 0xb88 1 0 4294967295
	DW2 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX7SCH_DW3 3 0xb8c 1 0 4294967295
	DW3 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX7SCH_DW4 3 0xb90 1 0 4294967295
	DW4 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX7SCH_DW5 3 0xb94 1 0 4294967295
	DW5 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX7SCH_DW6 3 0xb98 1 0 4294967295
	DW6 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX7SCH_DW7 3 0xb9c 1 0 4294967295
	DW7 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX7SCH_DW8 3 0xba0 1 0 4294967295
	DW8 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW0 3 0x718 5 0 4294967295
	VF_INDEX 0 7
	TRN_MSG_DATA 8 11
	TRN_MSG_VALID 15 15
	RCV_MSG_DATA 16 19
	RCV_MSG_ACK 24 24
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1 3 0x71c 32 0 4294967295
	VF0_TRN_ACK 0 0
	VF0_RCV_VALID 1 1
	VF1_TRN_ACK 2 2
	VF1_RCV_VALID 3 3
	VF2_TRN_ACK 4 4
	VF2_RCV_VALID 5 5
	VF3_TRN_ACK 6 6
	VF3_RCV_VALID 7 7
	VF4_TRN_ACK 8 8
	VF4_RCV_VALID 9 9
	VF5_TRN_ACK 10 10
	VF5_RCV_VALID 11 11
	VF6_TRN_ACK 12 12
	VF6_RCV_VALID 13 13
	VF7_TRN_ACK 14 14
	VF7_RCV_VALID 15 15
	VF8_TRN_ACK 16 16
	VF8_RCV_VALID 17 17
	VF9_TRN_ACK 18 18
	VF9_RCV_VALID 19 19
	VF10_TRN_ACK 20 20
	VF10_RCV_VALID 21 21
	VF11_TRN_ACK 22 22
	VF11_RCV_VALID 23 23
	VF12_TRN_ACK 24 24
	VF12_RCV_VALID 25 25
	VF13_TRN_ACK 26 26
	VF13_RCV_VALID 27 27
	VF14_TRN_ACK 28 28
	VF14_RCV_VALID 29 29
	VF15_TRN_ACK 30 30
	VF15_RCV_VALID 31 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW2 3 0x720 32 0 4294967295
	VF16_TRN_ACK 0 0
	VF16_RCV_VALID 1 1
	VF17_TRN_ACK 2 2
	VF17_RCV_VALID 3 3
	VF18_TRN_ACK 4 4
	VF18_RCV_VALID 5 5
	VF19_TRN_ACK 6 6
	VF19_RCV_VALID 7 7
	VF20_TRN_ACK 8 8
	VF20_RCV_VALID 9 9
	VF21_TRN_ACK 10 10
	VF21_RCV_VALID 11 11
	VF22_TRN_ACK 12 12
	VF22_RCV_VALID 13 13
	VF23_TRN_ACK 14 14
	VF23_RCV_VALID 15 15
	VF24_TRN_ACK 16 16
	VF24_RCV_VALID 17 17
	VF25_TRN_ACK 18 18
	VF25_RCV_VALID 19 19
	VF26_TRN_ACK 20 20
	VF26_RCV_VALID 21 21
	VF27_TRN_ACK 22 22
	VF27_RCV_VALID 23 23
	VF28_TRN_ACK 24 24
	VF28_RCV_VALID 25 25
	VF29_TRN_ACK 26 26
	VF29_RCV_VALID 27 27
	VF30_TRN_ACK 28 28
	VF30_RCV_VALID 29 29
	PF_TRN_ACK 30 30
	PF_RCV_VALID 31 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_ENABLE 3 0x70c 2 0 4294967295
	HVVM_MAILBOX_TRN_ACK_INTR_EN 24 24
	HVVM_MAILBOX_RCV_VALID_INTR_EN 25 25
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_STATUS 3 0x710 2 0 4294967295
	HVVM_MAILBOX_TRN_ACK_INTR_STATUS 24 24
	HVVM_MAILBOX_RCV_VALID_INTR_STATUS 25 25
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_OFFSETS 3 0x7c0 4 0 4294967295
	VCN0SCH_OFFSET 0 7
	VCN1SCH_OFFSET 8 15
	VCN2SCH_OFFSET 16 23
	VCN3SCH_OFFSET 24 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_OFFSETS1 3 0x7c4 4 0 4294967295
	VCN4SCH_OFFSET 0 7
	VCN5SCH_OFFSET 8 15
	VCN6SCH_OFFSET 16 23
	VCN7SCH_OFFSET 24 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_OFFSETS2 3 0x7c8 4 0 4294967295
	VCN8SCH_OFFSET 0 7
	VCN9SCH_OFFSET 8 15
	VCN10SCH_OFFSET 16 23
	VCN11SCH_OFFSET 24 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_OFFSETS3 3 0x7cc 4 0 4294967295
	GFX0SCH_OFFSET 0 7
	GFX1SCH_OFFSET 8 15
	GFX2SCH_OFFSET 16 23
	GFX3SCH_OFFSET 24 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_OFFSETS4 3 0x7d0 4 0 4294967295
	GFX4SCH_OFFSET 0 7
	GFX5SCH_OFFSET 8 15
	GFX6SCH_OFFSET 16 23
	GFX7SCH_OFFSET 24 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_P2P_OVER_XGMI_ENABLE 3 0x734 2 0 4294967295
	P2P_OVER_XGMI_ENABLE_VF 0 30
	P2P_OVER_XGMI_ENABLE_PF 31 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_REGION 3 0x730 2 0 4294967295
	LFB_REGION 0 3
	MAX_REGION 4 7
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_RESET_CONTROL 3 0x714 1 0 4294967295
	SOFT_PF_FLR 0 0
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SRIOV_SHADOW 3 0x708 0 0 4294967295
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_TOTAL_FB 3 0x728 2 0 4294967295
	TOTAL_FB_AVAILABLE 0 15
	TOTAL_FB_CONSUMED 16 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD0SCH_DW0 3 0x7f0 1 0 4294967295
	DW0 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD0SCH_DW1 3 0x7f4 1 0 4294967295
	DW1 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD0SCH_DW2 3 0x7f8 1 0 4294967295
	DW2 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD0SCH_DW3 3 0x7fc 1 0 4294967295
	DW3 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD0SCH_DW4 3 0x800 1 0 4294967295
	DW4 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD0SCH_DW5 3 0x804 1 0 4294967295
	DW5 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD0SCH_DW6 3 0x808 1 0 4294967295
	DW6 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD0SCH_DW7 3 0x80c 1 0 4294967295
	DW7 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD0SCH_DW8 3 0x810 1 0 4294967295
	DW8 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD10SCH_DW0 3 0x9d0 1 0 4294967295
	DW0 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD10SCH_DW1 3 0x9d4 1 0 4294967295
	DW1 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD10SCH_DW2 3 0x9d8 1 0 4294967295
	DW2 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD10SCH_DW3 3 0x9dc 1 0 4294967295
	DW3 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD10SCH_DW4 3 0x9e0 1 0 4294967295
	DW4 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD10SCH_DW5 3 0x9e4 1 0 4294967295
	DW5 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD10SCH_DW6 3 0x9e8 1 0 4294967295
	DW6 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD10SCH_DW7 3 0x9ec 1 0 4294967295
	DW7 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD10SCH_DW8 3 0x9f0 1 0 4294967295
	DW8 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD11SCH_DW0 3 0xa00 1 0 4294967295
	DW0 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD11SCH_DW1 3 0xa04 1 0 4294967295
	DW1 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD11SCH_DW2 3 0xa08 1 0 4294967295
	DW2 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD11SCH_DW3 3 0xa0c 1 0 4294967295
	DW3 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD11SCH_DW4 3 0xa10 1 0 4294967295
	DW4 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD11SCH_DW5 3 0xa14 1 0 4294967295
	DW5 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD11SCH_DW6 3 0xa18 1 0 4294967295
	DW6 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD11SCH_DW7 3 0xa1c 1 0 4294967295
	DW7 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD11SCH_DW8 3 0xa20 1 0 4294967295
	DW8 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW0 3 0x820 1 0 4294967295
	DW0 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW1 3 0x824 1 0 4294967295
	DW1 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW2 3 0x828 1 0 4294967295
	DW2 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW3 3 0x82c 1 0 4294967295
	DW3 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW4 3 0x830 1 0 4294967295
	DW4 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW5 3 0x834 1 0 4294967295
	DW5 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW6 3 0x838 1 0 4294967295
	DW6 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW7 3 0x83c 1 0 4294967295
	DW7 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW8 3 0x840 1 0 4294967295
	DW8 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD2SCH_DW0 3 0x850 1 0 4294967295
	DW0 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD2SCH_DW1 3 0x854 1 0 4294967295
	DW1 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD2SCH_DW2 3 0x858 1 0 4294967295
	DW2 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD2SCH_DW3 3 0x85c 1 0 4294967295
	DW3 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD2SCH_DW4 3 0x860 1 0 4294967295
	DW4 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD2SCH_DW5 3 0x864 1 0 4294967295
	DW5 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD2SCH_DW6 3 0x868 1 0 4294967295
	DW6 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD2SCH_DW7 3 0x86c 1 0 4294967295
	DW7 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD2SCH_DW8 3 0x870 1 0 4294967295
	DW8 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD3SCH_DW0 3 0x880 1 0 4294967295
	DW0 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD3SCH_DW1 3 0x884 1 0 4294967295
	DW1 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD3SCH_DW2 3 0x888 1 0 4294967295
	DW2 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD3SCH_DW3 3 0x88c 1 0 4294967295
	DW3 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD3SCH_DW4 3 0x890 1 0 4294967295
	DW4 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD3SCH_DW5 3 0x894 1 0 4294967295
	DW5 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD3SCH_DW6 3 0x898 1 0 4294967295
	DW6 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD3SCH_DW7 3 0x89c 1 0 4294967295
	DW7 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD3SCH_DW8 3 0x8a0 1 0 4294967295
	DW8 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD4SCH_DW0 3 0x8b0 1 0 4294967295
	DW0 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD4SCH_DW1 3 0x8b4 1 0 4294967295
	DW1 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD4SCH_DW2 3 0x8b8 1 0 4294967295
	DW2 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD4SCH_DW3 3 0x8bc 1 0 4294967295
	DW3 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD4SCH_DW4 3 0x8c0 1 0 4294967295
	DW4 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD4SCH_DW5 3 0x8c4 1 0 4294967295
	DW5 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD4SCH_DW6 3 0x8c8 1 0 4294967295
	DW6 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD4SCH_DW7 3 0x8cc 1 0 4294967295
	DW7 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD4SCH_DW8 3 0x8d0 1 0 4294967295
	DW8 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD5SCH_DW0 3 0x8e0 1 0 4294967295
	DW0 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD5SCH_DW1 3 0x8e4 1 0 4294967295
	DW1 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD5SCH_DW2 3 0x8e8 1 0 4294967295
	DW2 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD5SCH_DW3 3 0x8ec 1 0 4294967295
	DW3 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD5SCH_DW4 3 0x8f0 1 0 4294967295
	DW4 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD5SCH_DW5 3 0x8f4 1 0 4294967295
	DW5 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD5SCH_DW6 3 0x8f8 1 0 4294967295
	DW6 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD5SCH_DW7 3 0x8fc 1 0 4294967295
	DW7 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD5SCH_DW8 3 0x900 1 0 4294967295
	DW8 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD6SCH_DW0 3 0x910 1 0 4294967295
	DW0 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD6SCH_DW1 3 0x914 1 0 4294967295
	DW1 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD6SCH_DW2 3 0x918 1 0 4294967295
	DW2 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD6SCH_DW3 3 0x91c 1 0 4294967295
	DW3 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD6SCH_DW4 3 0x920 1 0 4294967295
	DW4 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD6SCH_DW5 3 0x924 1 0 4294967295
	DW5 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD6SCH_DW6 3 0x928 1 0 4294967295
	DW6 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD6SCH_DW7 3 0x92c 1 0 4294967295
	DW7 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD6SCH_DW8 3 0x930 1 0 4294967295
	DW8 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD7SCH_DW0 3 0x940 1 0 4294967295
	DW0 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD7SCH_DW1 3 0x944 1 0 4294967295
	DW1 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD7SCH_DW2 3 0x948 1 0 4294967295
	DW2 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD7SCH_DW3 3 0x94c 1 0 4294967295
	DW3 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD7SCH_DW4 3 0x950 1 0 4294967295
	DW4 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD7SCH_DW5 3 0x954 1 0 4294967295
	DW5 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD7SCH_DW6 3 0x958 1 0 4294967295
	DW6 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD7SCH_DW7 3 0x95c 1 0 4294967295
	DW7 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD7SCH_DW8 3 0x960 1 0 4294967295
	DW8 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD8SCH_DW0 3 0x970 1 0 4294967295
	DW0 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD8SCH_DW1 3 0x974 1 0 4294967295
	DW1 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD8SCH_DW2 3 0x978 1 0 4294967295
	DW2 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD8SCH_DW3 3 0x97c 1 0 4294967295
	DW3 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD8SCH_DW4 3 0x980 1 0 4294967295
	DW4 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD8SCH_DW5 3 0x984 1 0 4294967295
	DW5 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD8SCH_DW6 3 0x988 1 0 4294967295
	DW6 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD8SCH_DW7 3 0x98c 1 0 4294967295
	DW7 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD8SCH_DW8 3 0x990 1 0 4294967295
	DW8 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD9SCH_DW0 3 0x9a0 1 0 4294967295
	DW0 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD9SCH_DW1 3 0x9a4 1 0 4294967295
	DW1 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD9SCH_DW2 3 0x9a8 1 0 4294967295
	DW2 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD9SCH_DW3 3 0x9ac 1 0 4294967295
	DW3 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD9SCH_DW4 3 0x9b0 1 0 4294967295
	DW4 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD9SCH_DW5 3 0x9b4 1 0 4294967295
	DW5 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD9SCH_DW6 3 0x9b8 1 0 4294967295
	DW6 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD9SCH_DW7 3 0x9bc 1 0 4294967295
	DW7 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD9SCH_DW8 3 0x9c0 1 0 4294967295
	DW8 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF0_FB 3 0x738 2 0 4294967295
	VF0_FB_SIZE 0 15
	VF0_FB_OFFSET 16 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF10_FB 3 0x760 2 0 4294967295
	VF10_FB_SIZE 0 15
	VF10_FB_OFFSET 16 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF11_FB 3 0x764 2 0 4294967295
	VF11_FB_SIZE 0 15
	VF11_FB_OFFSET 16 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF12_FB 3 0x768 2 0 4294967295
	VF12_FB_SIZE 0 15
	VF12_FB_OFFSET 16 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF13_FB 3 0x76c 2 0 4294967295
	VF13_FB_SIZE 0 15
	VF13_FB_OFFSET 16 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF14_FB 3 0x770 2 0 4294967295
	VF14_FB_SIZE 0 15
	VF14_FB_OFFSET 16 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF15_FB 3 0x774 2 0 4294967295
	VF15_FB_SIZE 0 15
	VF15_FB_OFFSET 16 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF16_FB 3 0x778 2 0 4294967295
	VF16_FB_SIZE 0 15
	VF16_FB_OFFSET 16 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF17_FB 3 0x77c 2 0 4294967295
	VF17_FB_SIZE 0 15
	VF17_FB_OFFSET 16 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF18_FB 3 0x780 2 0 4294967295
	VF18_FB_SIZE 0 15
	VF18_FB_OFFSET 16 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF19_FB 3 0x784 2 0 4294967295
	VF19_FB_SIZE 0 15
	VF19_FB_OFFSET 16 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF1_FB 3 0x73c 2 0 4294967295
	VF1_FB_SIZE 0 15
	VF1_FB_OFFSET 16 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF20_FB 3 0x788 2 0 4294967295
	VF20_FB_SIZE 0 15
	VF20_FB_OFFSET 16 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF21_FB 3 0x78c 2 0 4294967295
	VF21_FB_SIZE 0 15
	VF21_FB_OFFSET 16 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF22_FB 3 0x790 2 0 4294967295
	VF22_FB_SIZE 0 15
	VF22_FB_OFFSET 16 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF23_FB 3 0x794 2 0 4294967295
	VF23_FB_SIZE 0 15
	VF23_FB_OFFSET 16 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF24_FB 3 0x798 2 0 4294967295
	VF24_FB_SIZE 0 15
	VF24_FB_OFFSET 16 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF25_FB 3 0x79c 2 0 4294967295
	VF25_FB_SIZE 0 15
	VF25_FB_OFFSET 16 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF26_FB 3 0x7a0 2 0 4294967295
	VF26_FB_SIZE 0 15
	VF26_FB_OFFSET 16 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF27_FB 3 0x7a4 2 0 4294967295
	VF27_FB_SIZE 0 15
	VF27_FB_OFFSET 16 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF28_FB 3 0x7a8 2 0 4294967295
	VF28_FB_SIZE 0 15
	VF28_FB_OFFSET 16 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF29_FB 3 0x7ac 2 0 4294967295
	VF29_FB_SIZE 0 15
	VF29_FB_OFFSET 16 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF2_FB 3 0x740 2 0 4294967295
	VF2_FB_SIZE 0 15
	VF2_FB_OFFSET 16 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF30_FB 3 0x7b0 2 0 4294967295
	VF30_FB_SIZE 0 15
	VF30_FB_OFFSET 16 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF3_FB 3 0x744 2 0 4294967295
	VF3_FB_SIZE 0 15
	VF3_FB_OFFSET 16 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF4_FB 3 0x748 2 0 4294967295
	VF4_FB_SIZE 0 15
	VF4_FB_OFFSET 16 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF5_FB 3 0x74c 2 0 4294967295
	VF5_FB_SIZE 0 15
	VF5_FB_OFFSET 16 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF6_FB 3 0x750 2 0 4294967295
	VF6_FB_SIZE 0 15
	VF6_FB_OFFSET 16 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF7_FB 3 0x754 2 0 4294967295
	VF7_FB_SIZE 0 15
	VF7_FB_OFFSET 16 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF8_FB 3 0x758 2 0 4294967295
	VF8_FB_SIZE 0 15
	VF8_FB_OFFSET 16 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF9_FB 3 0x75c 2 0 4294967295
	VF9_FB_SIZE 0 15
	VF9_FB_OFFSET 16 31
regAID0_ATHUB_VF0_BASE_ADDR 0 0xcd4d 1 0 8
	AID0_ATHUB_VF0_BASE_ADDR 0 15
regAID0_ATHUB_VF1_BASE_ADDR 0 0xcd5d 1 0 8
	AID0_ATHUB_VF1_BASE_ADDR 0 15
regAID0_ATHUB_VF2_BASE_ADDR 0 0xcd6d 1 0 8
	AID0_ATHUB_VF2_BASE_ADDR 0 15
regAID0_ATHUB_VF3_BASE_ADDR 0 0xcd7d 1 0 8
	AID0_ATHUB_VF3_BASE_ADDR 0 15
regAID0_ATHUB_VF4_BASE_ADDR 0 0xcd8d 1 0 8
	AID0_ATHUB_VF4_BASE_ADDR 0 15
regAID0_ATHUB_VF5_BASE_ADDR 0 0xcd9d 1 0 8
	AID0_ATHUB_VF5_BASE_ADDR 0 15
regAID0_ATHUB_VF6_BASE_ADDR 0 0xcdad 1 0 8
	AID0_ATHUB_VF6_BASE_ADDR 0 15
regAID0_ATHUB_VF7_BASE_ADDR 0 0xcdbd 1 0 8
	AID0_ATHUB_VF7_BASE_ADDR 0 15
regAID0_HDP_VF0_BASE_ADDR 0 0xcd4f 1 0 8
	AID0_HDP_VF0_BASE_ADDR 0 15
regAID0_HDP_VF1_BASE_ADDR 0 0xcd5f 1 0 8
	AID0_HDP_VF1_BASE_ADDR 0 15
regAID0_HDP_VF2_BASE_ADDR 0 0xcd6f 1 0 8
	AID0_HDP_VF2_BASE_ADDR 0 15
regAID0_HDP_VF3_BASE_ADDR 0 0xcd7f 1 0 8
	AID0_HDP_VF3_BASE_ADDR 0 15
regAID0_HDP_VF4_BASE_ADDR 0 0xcd8f 1 0 8
	AID0_HDP_VF4_BASE_ADDR 0 15
regAID0_HDP_VF5_BASE_ADDR 0 0xcd9f 1 0 8
	AID0_HDP_VF5_BASE_ADDR 0 15
regAID0_HDP_VF6_BASE_ADDR 0 0xcdaf 1 0 8
	AID0_HDP_VF6_BASE_ADDR 0 15
regAID0_HDP_VF7_BASE_ADDR 0 0xcdbf 1 0 8
	AID0_HDP_VF7_BASE_ADDR 0 15
regAID0_IH_VF0_BASE_ADDR 0 0xcd4e 1 0 8
	AID0_IH_VF0_BASE_ADDR 0 15
regAID0_IH_VF1_BASE_ADDR 0 0xcd5e 1 0 8
	AID0_IH_VF1_BASE_ADDR 0 15
regAID0_IH_VF2_BASE_ADDR 0 0xcd6e 1 0 8
	AID0_IH_VF2_BASE_ADDR 0 15
regAID0_IH_VF3_BASE_ADDR 0 0xcd7e 1 0 8
	AID0_IH_VF3_BASE_ADDR 0 15
regAID0_IH_VF4_BASE_ADDR 0 0xcd8e 1 0 8
	AID0_IH_VF4_BASE_ADDR 0 15
regAID0_IH_VF5_BASE_ADDR 0 0xcd9e 1 0 8
	AID0_IH_VF5_BASE_ADDR 0 15
regAID0_IH_VF6_BASE_ADDR 0 0xcdae 1 0 8
	AID0_IH_VF6_BASE_ADDR 0 15
regAID0_IH_VF7_BASE_ADDR 0 0xcdbe 1 0 8
	AID0_IH_VF7_BASE_ADDR 0 15
regAID0_NBIF_VF0_BASE_ADDR 0 0xcd4c 1 0 8
	AID0_NBIF_VF0_BASE_ADDR 0 15
regAID0_NBIF_VF1_BASE_ADDR 0 0xcd5c 1 0 8
	AID0_NBIF_VF1_BASE_ADDR 0 15
regAID0_NBIF_VF2_BASE_ADDR 0 0xcd6c 1 0 8
	AID0_NBIF_VF2_BASE_ADDR 0 15
regAID0_NBIF_VF3_BASE_ADDR 0 0xcd7c 1 0 8
	AID0_NBIF_VF3_BASE_ADDR 0 15
regAID0_NBIF_VF4_BASE_ADDR 0 0xcd8c 1 0 8
	AID0_NBIF_VF4_BASE_ADDR 0 15
regAID0_NBIF_VF5_BASE_ADDR 0 0xcd9c 1 0 8
	AID0_NBIF_VF5_BASE_ADDR 0 15
regAID0_NBIF_VF6_BASE_ADDR 0 0xcdac 1 0 8
	AID0_NBIF_VF6_BASE_ADDR 0 15
regAID0_NBIF_VF7_BASE_ADDR 0 0xcdbc 1 0 8
	AID0_NBIF_VF7_BASE_ADDR 0 15
regAID0_PF_BASE_ADDR 0 0xcdc0 1 0 8
	AID0_PF_BASE_ADDR 0 15
regAID0_VF0_BASE_ADDR 0 0xcd40 1 0 8
	AID0_VF0_BASE_ADDR 0 15
regAID0_VF1_BASE_ADDR 0 0xcd50 1 0 8
	AID0_VF1_BASE_ADDR 0 15
regAID0_VF2_BASE_ADDR 0 0xcd60 1 0 8
	AID0_VF2_BASE_ADDR 0 15
regAID0_VF3_BASE_ADDR 0 0xcd70 1 0 8
	AID0_VF3_BASE_ADDR 0 15
regAID0_VF4_BASE_ADDR 0 0xcd80 1 0 8
	AID0_VF4_BASE_ADDR 0 15
regAID0_VF5_BASE_ADDR 0 0xcd90 1 0 8
	AID0_VF5_BASE_ADDR 0 15
regAID0_VF6_BASE_ADDR 0 0xcda0 1 0 8
	AID0_VF6_BASE_ADDR 0 15
regAID0_VF7_BASE_ADDR 0 0xcdb0 1 0 8
	AID0_VF7_BASE_ADDR 0 15
regAID0_XCC0_PF_BASE_ADDR 0 0xcdc1 1 0 8
	AID0_XCC0_PF_BASE_ADDR 0 15
regAID0_XCC0_VF0_BASE_ADDR 0 0xcd44 1 0 8
	AID0_XCC0_VF0_BASE_ADDR 0 16
regAID0_XCC0_VF1_BASE_ADDR 0 0xcd54 1 0 8
	AID0_XCC0_VF1_BASE_ADDR 0 16
regAID0_XCC0_VF2_BASE_ADDR 0 0xcd64 1 0 8
	AID0_XCC0_VF2_BASE_ADDR 0 16
regAID0_XCC0_VF3_BASE_ADDR 0 0xcd74 1 0 8
	AID0_XCC0_VF3_BASE_ADDR 0 16
regAID0_XCC0_VF4_BASE_ADDR 0 0xcd84 1 0 8
	AID0_XCC0_VF4_BASE_ADDR 0 16
regAID0_XCC0_VF5_BASE_ADDR 0 0xcd94 1 0 8
	AID0_XCC0_VF5_BASE_ADDR 0 16
regAID0_XCC0_VF6_BASE_ADDR 0 0xcda4 1 0 8
	AID0_XCC0_VF6_BASE_ADDR 0 16
regAID0_XCC0_VF7_BASE_ADDR 0 0xcdb4 1 0 8
	AID0_XCC0_VF7_BASE_ADDR 0 16
regAID0_XCC1_PF_BASE_ADDR 0 0xcdc2 1 0 8
	AID0_XCC1_PF_BASE_ADDR 0 15
regAID0_XCC1_VF0_BASE_ADDR 0 0xcd45 1 0 8
	AID0_XCC1_VF0_BASE_ADDR 0 15
regAID0_XCC1_VF1_BASE_ADDR 0 0xcd55 1 0 8
	AID0_XCC1_VF1_BASE_ADDR 0 15
regAID0_XCC1_VF2_BASE_ADDR 0 0xcd65 1 0 8
	AID0_XCC1_VF2_BASE_ADDR 0 15
regAID0_XCC1_VF3_BASE_ADDR 0 0xcd75 1 0 8
	AID0_XCC1_VF3_BASE_ADDR 0 15
regAID0_XCC1_VF4_BASE_ADDR 0 0xcd85 1 0 8
	AID0_XCC1_VF4_BASE_ADDR 0 15
regAID0_XCC1_VF5_BASE_ADDR 0 0xcd95 1 0 8
	AID0_XCC1_VF5_BASE_ADDR 0 15
regAID0_XCC1_VF6_BASE_ADDR 0 0xcda5 1 0 8
	AID0_XCC1_VF6_BASE_ADDR 0 15
regAID0_XCC1_VF7_BASE_ADDR 0 0xcdb5 1 0 8
	AID0_XCC1_VF7_BASE_ADDR 0 15
regAID1_PF_BASE_ADDR 0 0xcdc3 1 0 8
	AID1_PF_BASE_ADDR 0 15
regAID1_VF0_BASE_ADDR 0 0xcd41 1 0 8
	AID1_VF0_BASE_ADDR 0 15
regAID1_VF1_BASE_ADDR 0 0xcd51 1 0 8
	AID1_VF1_BASE_ADDR 0 15
regAID1_VF2_BASE_ADDR 0 0xcd61 1 0 8
	AID1_VF2_BASE_ADDR 0 15
regAID1_VF3_BASE_ADDR 0 0xcd71 1 0 8
	AID1_VF3_BASE_ADDR 0 15
regAID1_VF4_BASE_ADDR 0 0xcd81 1 0 8
	AID1_VF4_BASE_ADDR 0 15
regAID1_VF5_BASE_ADDR 0 0xcd91 1 0 8
	AID1_VF5_BASE_ADDR 0 15
regAID1_VF6_BASE_ADDR 0 0xcda1 1 0 8
	AID1_VF6_BASE_ADDR 0 15
regAID1_VF7_BASE_ADDR 0 0xcdb1 1 0 8
	AID1_VF7_BASE_ADDR 0 15
regAID1_XCC0_PF_BASE_ADDR 0 0xcdc4 1 0 8
	AID1_XCC0_PF_BASE_ADDR 0 15
regAID1_XCC0_VF0_BASE_ADDR 0 0xcd46 1 0 8
	AID1_XCC0_VF0_BASE_ADDR 0 15
regAID1_XCC0_VF1_BASE_ADDR 0 0xcd56 1 0 8
	AID1_XCC0_VF1_BASE_ADDR 0 15
regAID1_XCC0_VF2_BASE_ADDR 0 0xcd66 1 0 8
	AID1_XCC0_VF2_BASE_ADDR 0 15
regAID1_XCC0_VF3_BASE_ADDR 0 0xcd76 1 0 8
	AID1_XCC0_VF3_BASE_ADDR 0 15
regAID1_XCC0_VF4_BASE_ADDR 0 0xcd86 1 0 8
	AID1_XCC0_VF4_BASE_ADDR 0 15
regAID1_XCC0_VF5_BASE_ADDR 0 0xcd96 1 0 8
	AID1_XCC0_VF5_BASE_ADDR 0 15
regAID1_XCC0_VF6_BASE_ADDR 0 0xcda6 1 0 8
	AID1_XCC0_VF6_BASE_ADDR 0 15
regAID1_XCC0_VF7_BASE_ADDR 0 0xcdb6 1 0 8
	AID1_XCC0_VF7_BASE_ADDR 0 15
regAID1_XCC1_PF_BASE_ADDR 0 0xcdc5 1 0 8
	AID1_XCC1_PF_BASE_ADDR 0 15
regAID1_XCC1_VF0_BASE_ADDR 0 0xcd47 1 0 8
	AID1_XCC1_VF0_BASE_ADDR 0 15
regAID1_XCC1_VF1_BASE_ADDR 0 0xcd57 1 0 8
	AID1_XCC1_VF1_BASE_ADDR 0 15
regAID1_XCC1_VF2_BASE_ADDR 0 0xcd67 1 0 8
	AID1_XCC1_VF2_BASE_ADDR 0 15
regAID1_XCC1_VF3_BASE_ADDR 0 0xcd77 1 0 8
	AID1_XCC1_VF3_BASE_ADDR 0 15
regAID1_XCC1_VF4_BASE_ADDR 0 0xcd87 1 0 8
	AID1_XCC1_VF4_BASE_ADDR 0 15
regAID1_XCC1_VF5_BASE_ADDR 0 0xcd97 1 0 8
	AID1_XCC1_VF5_BASE_ADDR 0 15
regAID1_XCC1_VF6_BASE_ADDR 0 0xcda7 1 0 8
	AID1_XCC1_VF6_BASE_ADDR 0 15
regAID1_XCC1_VF7_BASE_ADDR 0 0xcdb7 1 0 8
	AID1_XCC1_VF7_BASE_ADDR 0 15
regAID2_PF_BASE_ADDR 0 0xcdc6 1 0 8
	AID2_PF_BASE_ADDR 0 15
regAID2_VF0_BASE_ADDR 0 0xcd42 1 0 8
	AID2_VF0_BASE_ADDR 0 15
regAID2_VF1_BASE_ADDR 0 0xcd52 1 0 8
	AID2_VF1_BASE_ADDR 0 15
regAID2_VF2_BASE_ADDR 0 0xcd62 1 0 8
	AID2_VF2_BASE_ADDR 0 15
regAID2_VF3_BASE_ADDR 0 0xcd72 1 0 8
	AID2_VF3_BASE_ADDR 0 15
regAID2_VF4_BASE_ADDR 0 0xcd82 1 0 8
	AID2_VF4_BASE_ADDR 0 15
regAID2_VF5_BASE_ADDR 0 0xcd92 1 0 8
	AID2_VF5_BASE_ADDR 0 15
regAID2_VF6_BASE_ADDR 0 0xcda2 1 0 8
	AID2_VF6_BASE_ADDR 0 15
regAID2_VF7_BASE_ADDR 0 0xcdb2 1 0 8
	AID2_VF7_BASE_ADDR 0 15
regAID2_XCC0_PF_BASE_ADDR 0 0xcdc7 1 0 8
	AID2_XCC0_PF_BASE_ADDR 0 15
regAID2_XCC0_VF0_BASE_ADDR 0 0xcd48 1 0 8
	AID2_XCC0_VF0_BASE_ADDR 0 15
regAID2_XCC0_VF1_BASE_ADDR 0 0xcd58 1 0 8
	AID2_XCC0_VF1_BASE_ADDR 0 15
regAID2_XCC0_VF2_BASE_ADDR 0 0xcd68 1 0 8
	AID2_XCC0_VF2_BASE_ADDR 0 15
regAID2_XCC0_VF3_BASE_ADDR 0 0xcd78 1 0 8
	AID2_XCC0_VF3_BASE_ADDR 0 15
regAID2_XCC0_VF4_BASE_ADDR 0 0xcd88 1 0 8
	AID2_XCC0_VF4_BASE_ADDR 0 15
regAID2_XCC0_VF5_BASE_ADDR 0 0xcd98 1 0 8
	AID2_XCC0_VF5_BASE_ADDR 0 15
regAID2_XCC0_VF6_BASE_ADDR 0 0xcda8 1 0 8
	AID2_XCC0_VF6_BASE_ADDR 0 15
regAID2_XCC0_VF7_BASE_ADDR 0 0xcdb8 1 0 8
	AID2_XCC0_VF7_BASE_ADDR 0 15
regAID2_XCC1_PF_BASE_ADDR 0 0xcdc8 1 0 8
	AID2_XCC1_PF_BASE_ADDR 0 15
regAID2_XCC1_VF0_BASE_ADDR 0 0xcd49 1 0 8
	AID2_XCC1_VF0_BASE_ADDR 0 15
regAID2_XCC1_VF1_BASE_ADDR 0 0xcd59 1 0 8
	AID2_XCC1_VF1_BASE_ADDR 0 15
regAID2_XCC1_VF2_BASE_ADDR 0 0xcd69 1 0 8
	AID2_XCC1_VF2_BASE_ADDR 0 15
regAID2_XCC1_VF3_BASE_ADDR 0 0xcd79 1 0 8
	AID2_XCC1_VF3_BASE_ADDR 0 15
regAID2_XCC1_VF4_BASE_ADDR 0 0xcd89 1 0 8
	AID2_XCC1_VF4_BASE_ADDR 0 15
regAID2_XCC1_VF5_BASE_ADDR 0 0xcd99 1 0 8
	AID2_XCC1_VF5_BASE_ADDR 0 15
regAID2_XCC1_VF6_BASE_ADDR 0 0xcda9 1 0 8
	AID2_XCC1_VF6_BASE_ADDR 0 15
regAID2_XCC1_VF7_BASE_ADDR 0 0xcdb9 1 0 8
	AID2_XCC1_VF7_BASE_ADDR 0 15
regAID3_PF_BASE_ADDR 0 0xcdc9 1 0 8
	AID3_PF_BASE_ADDR 0 15
regAID3_VF0_BASE_ADDR 0 0xcd43 1 0 8
	AID3_VF0_BASE_ADDR 0 15
regAID3_VF1_BASE_ADDR 0 0xcd53 1 0 8
	AID3_VF1_BASE_ADDR 0 15
regAID3_VF2_BASE_ADDR 0 0xcd63 1 0 8
	AID3_VF2_BASE_ADDR 0 15
regAID3_VF3_BASE_ADDR 0 0xcd73 1 0 8
	AID3_VF3_BASE_ADDR 0 15
regAID3_VF4_BASE_ADDR 0 0xcd83 1 0 8
	AID3_VF4_BASE_ADDR 0 15
regAID3_VF5_BASE_ADDR 0 0xcd93 1 0 8
	AID3_VF5_BASE_ADDR 0 15
regAID3_VF6_BASE_ADDR 0 0xcda3 1 0 8
	AID3_VF6_BASE_ADDR 0 15
regAID3_VF7_BASE_ADDR 0 0xcdb3 1 0 8
	AID3_VF7_BASE_ADDR 0 15
regAID3_XCC0_PF_BASE_ADDR 0 0xcdca 1 0 8
	AID3_XCC0_PF_BASE_ADDR 0 15
regAID3_XCC0_VF0_BASE_ADDR 0 0xcd4a 1 0 8
	AID3_XCC0_VF0_BASE_ADDR 0 15
regAID3_XCC0_VF1_BASE_ADDR 0 0xcd5a 1 0 8
	AID3_XCC0_VF1_BASE_ADDR 0 15
regAID3_XCC0_VF2_BASE_ADDR 0 0xcd6a 1 0 8
	AID3_XCC0_VF2_BASE_ADDR 0 15
regAID3_XCC0_VF3_BASE_ADDR 0 0xcd7a 1 0 8
	AID3_XCC0_VF3_BASE_ADDR 0 15
regAID3_XCC0_VF4_BASE_ADDR 0 0xcd8a 1 0 8
	AID3_XCC0_VF4_BASE_ADDR 0 15
regAID3_XCC0_VF5_BASE_ADDR 0 0xcd9a 1 0 8
	AID3_XCC0_VF5_BASE_ADDR 0 15
regAID3_XCC0_VF6_BASE_ADDR 0 0xcdaa 1 0 8
	AID3_XCC0_VF6_BASE_ADDR 0 15
regAID3_XCC0_VF7_BASE_ADDR 0 0xcdba 1 0 8
	AID3_XCC0_VF7_BASE_ADDR 0 15
regAID3_XCC1_PF_BASE_ADDR 0 0xcdcb 1 0 8
	AID3_XCC1_PF_BASE_ADDR 0 15
regAID3_XCC1_VF0_BASE_ADDR 0 0xcd4b 1 0 8
	AID3_XCC1_VF0_BASE_ADDR 0 15
regAID3_XCC1_VF1_BASE_ADDR 0 0xcd5b 1 0 8
	AID3_XCC1_VF1_BASE_ADDR 0 15
regAID3_XCC1_VF2_BASE_ADDR 0 0xcd6b 1 0 8
	AID3_XCC1_VF2_BASE_ADDR 0 15
regAID3_XCC1_VF3_BASE_ADDR 0 0xcd7b 1 0 8
	AID3_XCC1_VF3_BASE_ADDR 0 15
regAID3_XCC1_VF4_BASE_ADDR 0 0xcd8b 1 0 8
	AID3_XCC1_VF4_BASE_ADDR 0 15
regAID3_XCC1_VF5_BASE_ADDR 0 0xcd9b 1 0 8
	AID3_XCC1_VF5_BASE_ADDR 0 15
regAID3_XCC1_VF6_BASE_ADDR 0 0xcdab 1 0 8
	AID3_XCC1_VF6_BASE_ADDR 0 15
regAID3_XCC1_VF7_BASE_ADDR 0 0xcdbb 1 0 8
	AID3_XCC1_VF7_BASE_ADDR 0 15
regAPML_CONTROL 0 0xe88371 3 0 8
	APML_NMI_En 0 0
	APML_SyncFlood_En 1 1
	APML_OutputDis 8 8
regAPML_STATUS 0 0xe88370 7 0 8
	APML_Corr 0 0
	APML_NonFatal 1 1
	APML_Fatal 2 2
	APML_Serr 3 3
	APML_IntPoisonErr 4 4
	APML_EgressPoisonErrLo 5 5
	APML_EgressPoisonErrHi 6 6
regAPML_SW_STATUS 0 0xe84045 1 0 8
	APML_NMI_STATUS 0 0
regAPML_TRIGGER 0 0xe88372 1 0 8
	APML_NMI_TRIGGER 0 0
regBIFC_A2S_CNTL_CL0 0 0xeb05 11 0 8
	NSNOOP_MAP 0 1
	REQPASSPW_VC0_MAP 2 3
	REQPASSPW_NVC0_MAP 4 5
	REQRSPPASSPW_VC0_MAP 6 7
	REQRSPPASSPW_NVC0_MAP 8 9
	BLKLVL_MAP 10 11
	DATERR_MAP 12 13
	EXOKAY_WR_MAP 14 15
	EXOKAY_RD_MAP 16 17
	RESP_WR_MAP 18 19
	RESP_RD_MAP 20 21
regBIFC_A2S_CNTL_SW0 0 0xeb01 10 0 8
	RDRSP_ERRMAP 0 1
	RDRSP_SEL_MODE 2 4
	STATIC_VC_ENABLE 5 5
	STATIC_VC_VALUE 6 8
	SDP_WR_CHAIN_DIS 9 9
	WR_TAG_FOR_CHAIN_ENABLE 10 10
	WR_TAG_FOR_NONCHAIN_ENABLE 11 11
	SDP_DYNAMIC_VC_WR_CHAIN_DIS 12 12
	WRR_RD_WEIGHT 16 23
	WRR_WR_WEIGHT 24 31
regBIFC_A2S_MISC_CNTL 0 0xeb02 16 0 8
	BLKLVL_FOR_MSG 0 1
	RESERVE_2_CRED_FOR_NPWR_REQ_DIS 2 2
	WRR_LRG_SIZE_MODE 3 3
	FORCE_RSP_REORDER_EN 4 4
	RSP_REORDER_DIS 5 5
	WRRSP_ACCUM_SEL 6 6
	WRRSP_TAGFIFO_CONT_RD_DIS 7 7
	RDRSP_TAGFIFO_CONT_RD_DIS 8 8
	RDRSP_STS_DATSTS_PRIORITY 9 9
	INSERT_RD_ON_2ND_WDAT_EN 10 10
	WR_TAG_SET_MIN 16 20
	RD_TAG_SET_MIN 21 25
	WRR_LRG_MODE 26 26
	WRR_LRG_COUNTER_MODE 27 27
	BYPASS_OVERRIDE_EN 28 28
	BYPASS_OVERRIDE_VALUE 29 29
regBIFC_A2S_SDP_PORT_CTRL 0 0xeb00 3 0 8
	SDP_DISCON_HYSTERESIS 0 7
	SDP_DISCON_HYSTERESIS_H 8 11
	SDP_DISCON_DIS 12 12
regBIFC_A2S_TAG_ALLOC_0 0 0xeb03 3 0 8
	TAG_ALLOC_FOR_VC0_WR 0 7
	TAG_ALLOC_FOR_VC0_RD 8 15
	TAG_ALLOC_FOR_VC1_WR 16 23
regBIFC_A2S_TAG_ALLOC_1 0 0xeb04 3 0 8
	TAG_ALLOC_FOR_VC3_WR 0 7
	TAG_ALLOC_FOR_VC7_WR 16 23
	TAG_ALLOC_FOR_VC7_RD 24 31
regBIFC_ATHUB_ACT_CNTL 0 0xe82f 5 0 8
	ATHUB_ACT_GSI_RSP_STS_TYPE 0 2
	ATHUB_SLFR_DATAERR_RSP_STS_TYPE 3 5
	ATHUB_ACT_GSI_REQ_DROP_DIS 8 8
	GSI_ATHUB_ACT_FLUSH_TRIGGER 9 9
	GMI_ATHUB_ACT_FLUSH_TRIGGER 10 10
regBIFC_BME_ERR_LOG_HB 0 0xe8ab 0 0 8
regBIFC_BME_ERR_LOG_LB 0 0xe806 4 0 8
	DMA_ON_BME_LOW_DEV0_F0 0 0
	DMA_ON_BME_LOW_DEV0_F1 1 1
	CLEAR_DMA_ON_BME_LOW_DEV0_F0 16 16
	CLEAR_DMA_ON_BME_LOW_DEV0_F1 17 17
regBIFC_DMA_ATTR_CNTL2_DEV0 0 0xe81a 8 0 8
	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV0_F0 0 0
	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV0_F1 4 4
	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV0_F2 8 8
	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV0_F3 12 12
	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV0_F4 16 16
	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV0_F5 20 20
	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV0_F6 24 24
	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV0_F7 28 28
regBIFC_DMA_ATTR_OVERRIDE_DEV0_F0_F1 0 0xe80a 16 0 8
	TX_IDO_OVERIDE_P_DEV0_F0 0 1
	TX_IDO_OVERIDE_NP_DEV0_F0 2 3
	BLKLVL_FOR_IDO_DEV0_F0 4 5
	TX_RO_OVERIDE_P_DEV0_F0 6 7
	TX_RO_OVERIDE_NP_DEV0_F0 8 9
	TX_SNR_OVERIDE_P_DEV0_F0 10 11
	TX_SNR_OVERIDE_NP_DEV0_F0 12 13
	BLKLVL_FOR_NONIDO_DEV0_F0 14 15
	TX_IDO_OVERIDE_P_DEV0_F1 16 17
	TX_IDO_OVERIDE_NP_DEV0_F1 18 19
	BLKLVL_FOR_IDO_DEV0_F1 20 21
	TX_RO_OVERIDE_P_DEV0_F1 22 23
	TX_RO_OVERIDE_NP_DEV0_F1 24 25
	TX_SNR_OVERIDE_P_DEV0_F1 26 27
	TX_SNR_OVERIDE_NP_DEV0_F1 28 29
	BLKLVL_FOR_NONIDO_DEV0_F1 30 31
regBIFC_DMA_ATTR_OVERRIDE_DEV0_F2_F3 0 0xe80b 16 0 8
	TX_IDO_OVERIDE_P_DEV0_F2 0 1
	TX_IDO_OVERIDE_NP_DEV0_F2 2 3
	BLKLVL_FOR_IDO_DEV0_F2 4 5
	TX_RO_OVERIDE_P_DEV0_F2 6 7
	TX_RO_OVERIDE_NP_DEV0_F2 8 9
	TX_SNR_OVERIDE_P_DEV0_F2 10 11
	TX_SNR_OVERIDE_NP_DEV0_F2 12 13
	BLKLVL_FOR_NONIDO_DEV0_F2 14 15
	TX_IDO_OVERIDE_P_DEV0_F3 16 17
	TX_IDO_OVERIDE_NP_DEV0_F3 18 19
	BLKLVL_FOR_IDO_DEV0_F3 20 21
	TX_RO_OVERIDE_P_DEV0_F3 22 23
	TX_RO_OVERIDE_NP_DEV0_F3 24 25
	TX_SNR_OVERIDE_P_DEV0_F3 26 27
	TX_SNR_OVERIDE_NP_DEV0_F3 28 29
	BLKLVL_FOR_NONIDO_DEV0_F3 30 31
regBIFC_DMA_ATTR_OVERRIDE_DEV0_F4_F5 0 0xe80c 16 0 8
	TX_IDO_OVERIDE_P_DEV0_F4 0 1
	TX_IDO_OVERIDE_NP_DEV0_F4 2 3
	BLKLVL_FOR_IDO_DEV0_F4 4 5
	TX_RO_OVERIDE_P_DEV0_F4 6 7
	TX_RO_OVERIDE_NP_DEV0_F4 8 9
	TX_SNR_OVERIDE_P_DEV0_F4 10 11
	TX_SNR_OVERIDE_NP_DEV0_F4 12 13
	BLKLVL_FOR_NONIDO_DEV0_F4 14 15
	TX_IDO_OVERIDE_P_DEV0_F5 16 17
	TX_IDO_OVERIDE_NP_DEV0_F5 18 19
	BLKLVL_FOR_IDO_DEV0_F5 20 21
	TX_RO_OVERIDE_P_DEV0_F5 22 23
	TX_RO_OVERIDE_NP_DEV0_F5 24 25
	TX_SNR_OVERIDE_P_DEV0_F5 26 27
	TX_SNR_OVERIDE_NP_DEV0_F5 28 29
	BLKLVL_FOR_NONIDO_DEV0_F5 30 31
regBIFC_DMA_ATTR_OVERRIDE_DEV0_F6_F7 0 0xe80d 16 0 8
	TX_IDO_OVERIDE_P_DEV0_F6 0 1
	TX_IDO_OVERIDE_NP_DEV0_F6 2 3
	BLKLVL_FOR_IDO_DEV0_F6 4 5
	TX_RO_OVERIDE_P_DEV0_F6 6 7
	TX_RO_OVERIDE_NP_DEV0_F6 8 9
	TX_SNR_OVERIDE_P_DEV0_F6 10 11
	TX_SNR_OVERIDE_NP_DEV0_F6 12 13
	BLKLVL_FOR_NONIDO_DEV0_F6 14 15
	TX_IDO_OVERIDE_P_DEV0_F7 16 17
	TX_IDO_OVERIDE_NP_DEV0_F7 18 19
	BLKLVL_FOR_IDO_DEV0_F7 20 21
	TX_RO_OVERIDE_P_DEV0_F7 22 23
	TX_RO_OVERIDE_NP_DEV0_F7 24 25
	TX_SNR_OVERIDE_P_DEV0_F7 26 27
	TX_SNR_OVERIDE_NP_DEV0_F7 28 29
	BLKLVL_FOR_NONIDO_DEV0_F7 30 31
regBIFC_DOORBELL_ACCESS_EN_PF 0 0xcf6e 1 0 8
	BIFC_DOORBELL_ACCESS_EN_PF 0 19
regBIFC_DOORBELL_ACCESS_EN_VF0 0 0xcf6f 1 0 8
	BIFC_DOORBELL_ACCESS_EN_VF0 0 19
regBIFC_DOORBELL_ACCESS_EN_VF1 0 0xcf70 1 0 8
	BIFC_DOORBELL_ACCESS_EN_VF1 0 19
regBIFC_DOORBELL_ACCESS_EN_VF2 0 0xcf71 1 0 8
	BIFC_DOORBELL_ACCESS_EN_VF2 0 19
regBIFC_DOORBELL_ACCESS_EN_VF3 0 0xcf72 1 0 8
	BIFC_DOORBELL_ACCESS_EN_VF3 0 19
regBIFC_DOORBELL_ACCESS_EN_VF4 0 0xcf73 1 0 8
	BIFC_DOORBELL_ACCESS_EN_VF4 0 19
regBIFC_DOORBELL_ACCESS_EN_VF5 0 0xcf74 1 0 8
	BIFC_DOORBELL_ACCESS_EN_VF5 0 19
regBIFC_DOORBELL_ACCESS_EN_VF6 0 0xcf75 1 0 8
	BIFC_DOORBELL_ACCESS_EN_VF6 0 19
regBIFC_DOORBELL_ACCESS_EN_VF7 0 0xcf76 1 0 8
	BIFC_DOORBELL_ACCESS_EN_VF7 0 19
regBIFC_EARLY_WAKEUP_CNTL 0 0xe8d2 3 0 8
	NBIF_EARLY_WAKEUP_BY_CLIENT_ACTIVE 0 0
	NBIF_EARLY_WAKEUP_BY_CLIENT_DS_EXIT 1 1
	NBIF_EARLY_WAKEUP_ALLOW_AER_ACTIVE 2 2
regBIFC_GFX_INT_MONITOR_MASK 0 0xe8ad 0 0 8
regBIFC_GMI_SDP_DAT_POOLCRED_ALLOC 0 0xe8c3 8 0 8
	VC0_ALLOC 0 3
	VC1_ALLOC 4 7
	VC2_ALLOC 8 11
	VC3_ALLOC 12 15
	VC4_ALLOC 16 19
	VC5_ALLOC 20 23
	VC6_ALLOC 24 27
	VC7_ALLOC 28 31
regBIFC_GMI_SDP_REQ_POOLCRED_ALLOC 0 0xe8c2 8 0 8
	VC0_ALLOC 0 3
	VC1_ALLOC 4 7
	VC2_ALLOC 8 11
	VC3_ALLOC 12 15
	VC4_ALLOC 16 19
	VC5_ALLOC 20 23
	VC6_ALLOC 24 27
	VC7_ALLOC 28 31
regBIFC_GSI_CNTL 0 0xe829 16 0 8
	GSI_SDP_RSP_ARB_MODE 0 1
	GSI_CPL_RSP_ARB_MODE 2 4
	GSI_CPL_INTERLEAVING_EN 5 5
	GSI_CPL_PCR_EP_CAUSE_UR_EN 6 6
	GSI_CPL_SMN_P_EP_CAUSE_UR_EN 7 7
	GSI_CPL_SMN_NP_EP_CAUSE_UR_EN 8 8
	GSI_SDP_REQ_ARB_MODE 10 11
	GSI_SMN_REQ_ARB_MODE 12 13
	GSI_SMN_PARITY_CHK_BE_MSK 15 15
	GSI_SMN_BURST_EN 16 16
	GSI_SMN_256B_SPLIT_64B_EN 17 17
	SMN_PP_PIPE_ENABLE 27 27
	HDP_FB_UPLIMIT_COUNT_FBFLUSH 28 28
	HDP_FB_UPLIMIT_COUNT_HDPFLUSH 29 29
	HDP_FB_UPLIMIT_COUNT_HDPRD 30 30
	HDP_FB_UPLIMIT_COUNT_ALL 31 31
regBIFC_HRP_SDP_RDRSP_POOLCRED_ALLOC 0 0xe8c1 2 0 8
	VC0_ALLOC 0 3
	VC1_ALLOC 4 7
regBIFC_HRP_SDP_WRRSP_POOLCRED_ALLOC 0 0xe8c0 2 0 8
	VC0_ALLOC 0 3
	VC1_ALLOC 4 7
regBIFC_HSTARB_CNTL 0 0xe828 2 0 8
	SLVARB_MODE 0 1
	CFG_BLOCK_P_EN 8 8
regBIFC_LC_TIMER_CTRL 0 0xe807 2 0 8
	ASPM_IDLE_TIMER_SCALE 0 15
	L1_EXIT_TIMER_SCALE 16 31
regBIFC_MISC_CTRL0 0 0xe804 26 0 8
	VWIRE_TARG_UNITID_CHECK_EN 0 0
	VWIRE_SRC_UNITID_CHECK_EN 1 2
	DMA_VC4_NON_DVM_STS 4 7
	DMA_CHAIN_BREAK_IN_RCMODE 8 8
	HST_ARB_CHAIN_LOCK_P 9 9
	GSI_RD_SPLIT_STALL_FLUSH_EN 11 11
	GSI_RD_SPLIT_STALL_NPWR_DIS 12 12
	GSI_SET_PRECEEDINGWR_DIS 13 13
	HST_ARB_CHAIN_LOCK_NP 14 14
	HRP_CHAIN_DISABLE 15 15
	DMA_ATOMIC_LENGTH_CHK_DIS 16 16
	DMA_ATOMIC_FAILED_STS_SEL 17 17
	DMA_FORCE_VF_AS_PF_SRIOIVEN_LOW 18 18
	DMA_ADDR_KEEP_PH 19 19
	RCC_GMI_TD_FORCE_ZERO 20 20
	HST_FLUSH_DEFER_EN 21 21
	HST_FLUSH_CLR_LOCK_EN 22 22
	STFETCH_BLOCK_IN_RST 23 23
	PCIE_CAPABILITY_PROT_DIS 24 24
	ATS_MSG_BLOCK_IN_RST 25 25
	DMA_2ND_REQ_DIS 26 26
	PORT_DSTATE_BYPASS_MODE 27 27
	PME_TURNOFF_MODE 28 28
	DMA_ALL_RST_PROTECT_STS_SEL 29 29
	HDP_P2P_DIRECT_ADD_ADJUST 30 30
	PCIESWUS_SELECTION 31 31
regBIFC_MISC_CTRL1 0 0xe805 29 0 8
	THT_HST_CPLD_POISON_REPORT 0 0
	DMA_REQ_POISON_REPORT 1 1
	DMA_REQ_ACSVIO_REPORT 2 2
	DMA_RSP_POISON_CPLD_REPORT 3 3
	GSI_SMN_WORST_ERR_STSTUS 4 4
	GSI_SDP_RDRSP_DATA_FORCE1_FOR_ERROR 5 5
	GSI_RDWR_BALANCE_DIS 6 6
	GMI_ATOMIC_POISON_DROP 7 7
	HST_UNSUPPORT_SDPCMD_STS 8 9
	HST_UNSUPPORT_SDPCMD_DATASTS 10 11
	DROP_OTHER_HT_ADDR_REQ 12 12
	DMAWRREQ_HSTRDRSP_ORDER_FORCE 13 13
	DMAWRREQ_HSTRDRSP_ORDER_FORCE_VALUE 14 14
	UPS_SDP_RDY_TIE1 15 15
	GMI_RCC_DN_BME_DROP_DIS 16 16
	GMI_RCC_EP_BME_DROP_DIS 17 17
	GMI_BIH_DN_BME_DROP_DIS 18 18
	GMI_BIH_EP_BME_DROP_DIS 19 19
	GSI_SDP_RDRSP_DATA_FORCE0_FOR_ERROR 20 20
	DMAWRREQ_HSTWRRSP_ORDER_FORCE 21 21
	DMAWRREQ_HSTWRRSP_ORDER_FORCE_VALUE 22 22
	GMI_ATOMIC_POISON_FOR_AERLOG 23 23
	GMI_RDSIZED_REQATTR_MASK 24 24
	GMI_RDSIZEDDW_REQATTR_MASK 25 25
	GMI_WRSIZED_REQATTR_MASK 26 26
	GMI_WRSIZEDFL_REQATTR_MASK 27 27
	GMI_FORCE_NOT_SEND_NON_BASEVC_RSPCREDIT 28 28
	GMI_CPLBUF_EN 29 29
	GMI_MSG_BLOCKLVL_SEL 30 31
regBIFC_PASID_CHECK_DIS 0 0xe82b 2 0 8
	PASID_CHECK_DIS_DEV0_F0 0 0
	PASID_CHECK_DIS_DEV0_F1 1 1
regBIFC_PASID_STS 0 0xe82e 1 0 8
	PASID_STS 0 3
regBIFC_PCIEFUNC_CNTL 0 0xe82a 1 0 8
	DMA_NON_PCIEFUNC_BUSDEVFUNC 0 15
regBIFC_PERF_CNTL_0 0 0xe830 6 0 8
	PERF_CNT_MMIO_RD_EN 0 0
	PERF_CNT_MMIO_WR_EN 1 1
	PERF_CNT_MMIO_RD_RESET 8 8
	PERF_CNT_MMIO_WR_RESET 9 9
	PERF_CNT_MMIO_RD_SEL 16 22
	PERF_CNT_MMIO_WR_SEL 24 30
regBIFC_PERF_CNTL_1 0 0xe831 6 0 8
	PERF_CNT_DMA_RD_EN 0 0
	PERF_CNT_DMA_WR_EN 1 1
	PERF_CNT_DMA_RD_RESET 4 4
	PERF_CNT_DMA_WR_RESET 5 5
	PERF_CNT_DMA_RD_SEL 8 15
	PERF_CNT_DMA_WR_SEL 16 24
regBIFC_PERF_CNT_DMA_RD_H16BIT 0 0xe8f2 1 0 8
	PERF_CNT_DMA_RD_VALUE_H16BIT 0 15
regBIFC_PERF_CNT_DMA_RD_L32BIT 0 0xe834 1 0 8
	PERF_CNT_DMA_RD_VALUE_L32BIT 0 31
regBIFC_PERF_CNT_DMA_WR_H16BIT 0 0xe8f3 1 0 8
	PERF_CNT_DMA_WR_VALUE_H16BIT 0 15
regBIFC_PERF_CNT_DMA_WR_L32BIT 0 0xe835 1 0 8
	PERF_CNT_DMA_WR_VALUE_L32BIT 0 31
regBIFC_PERF_CNT_MMIO_RD_H16BIT 0 0xe8f0 1 0 8
	PERF_CNT_MMIO_RD_VALUE_H16BIT 0 15
regBIFC_PERF_CNT_MMIO_RD_L32BIT 0 0xe832 1 0 8
	PERF_CNT_MMIO_RD_VALUE_L32BIT 0 31
regBIFC_PERF_CNT_MMIO_WR_H16BIT 0 0xe8f1 1 0 8
	PERF_CNT_MMIO_WR_VALUE_H16BIT 0 15
regBIFC_PERF_CNT_MMIO_WR_L32BIT 0 0xe833 1 0 8
	PERF_CNT_MMIO_WR_VALUE_L32BIT 0 31
regBIFC_RCCBIH_BME_ERR_LOG0 0 0xe808 4 0 8
	RCCBIH_ON_BME_LOW_DEV0_F0 0 0
	RCCBIH_ON_BME_LOW_DEV0_F1 1 1
	CLEAR_RCCBIH_ON_BME_LOW_DEV0_F0 16 16
	CLEAR_RCCBIH_ON_BME_LOW_DEV0_F1 17 17
regBIFC_SDP_CNTL_0 0 0xe82c 4 0 8
	HRP_SDP_DISCON_HYSTERESIS 0 7
	GSI_SDP_DISCON_HYSTERESIS 8 15
	GMI_DNS_SDP_DISCON_HYSTERESIS 16 23
	GMI_UPS_SDP_DISCON_HYSTERESIS 24 31
regBIFC_SDP_CNTL_1 0 0xe82d 9 0 8
	HRP_SDP_DISCON_DIS 0 0
	GSI_SDP_DISCON_DIS 1 1
	GMI_DNS_SDP_DISCON_DIS 2 2
	GMI_UPS_SDP_DISCON_DIS 3 3
	HRP_SDP_DISCON_VLINK_NONL0_ONLY 4 4
	NP_KEEP_GOING_STALL_P 5 5
	GMI_UPS_SDP_DISCON_VLINK_NONL0_ONLY 7 7
	ATOMIC_STALL_BY_RDWR_EN 8 8
	POOL_CREDIT_ALLOC_OVERRIDE_DYNAMIC 9 9
regBIFC_SDP_CNTL_2 0 0xe837 4 0 8
	SDP_SION_DISCON_HYSTERESIS 0 7
	SDP_SION_DISCON_HYSTERESIS_H 8 11
	HRP_SDP_DISCON_HYSTERESIS_H 16 19
	GSI_SDP_DISCON_HYSTERESIS_H 24 27
regBIFC_THT_CNTL 0 0xe827 8 0 8
	CREDIT_ALLOC_THT_RD_VC0 0 3
	CREDIT_ALLOC_THT_WR_VC0 4 7
	CREDIT_ALLOC_THT_WR_VC1 8 11
	UR_OVRD_FOR_ECRC_EN 16 16
	THT_NTB_VC0_APER0_ADSC_PUSH_DIS 24 24
	THT_NTB_VC0_OTHAPER_ADSC_PUSH_DIS 25 25
	THT_NTB_VC1_APER0_ADSC_PUSH_DIS 26 26
	THT_NTB_VC1_OTHAPER_ADSC_PUSH_DIS 27 27
regBIF_ATOMIC_ERR_LOG_DEV0_F0 0 0xe850 8 0 8
	UR_ATOMIC_OPCODE_DEV0_F0 0 0
	UR_ATOMIC_REQEN_LOW_DEV0_F0 1 1
	UR_ATOMIC_LENGTH_DEV0_F0 2 2
	UR_ATOMIC_NR_DEV0_F0 3 3
	CLEAR_UR_ATOMIC_OPCODE_DEV0_F0 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW_DEV0_F0 17 17
	CLEAR_UR_ATOMIC_LENGTH_DEV0_F0 18 18
	CLEAR_UR_ATOMIC_NR_DEV0_F0 19 19
regBIF_ATOMIC_ERR_LOG_DEV0_F1 0 0xe851 8 0 8
	UR_ATOMIC_OPCODE_DEV0_F1 0 0
	UR_ATOMIC_REQEN_LOW_DEV0_F1 1 1
	UR_ATOMIC_LENGTH_DEV0_F1 2 2
	UR_ATOMIC_NR_DEV0_F1 3 3
	CLEAR_UR_ATOMIC_OPCODE_DEV0_F1 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW_DEV0_F1 17 17
	CLEAR_UR_ATOMIC_LENGTH_DEV0_F1 18 18
	CLEAR_UR_ATOMIC_NR_DEV0_F1 19 19
regBIF_BX0_BACO_CNTL 0 0x10b 9 0 2
	BACO_EN 0 0
	BACO_DUMMY_EN 2 2
	BACO_POWER_OFF 3 3
	BACO_DSTATE_BYPASS 5 5
	BACO_RST_INTR_MASK 6 6
	BACO_MODE 8 8
	RCU_BIF_CONFIG_DONE 9 9
	PWRGOOD_VDDSOC 16 16
	BACO_AUTO_EXIT 31 31
regBIF_BX0_BIF_BACO_EXIT_TIME0 0 0x10c 1 0 2
	BACO_EXIT_PXEN_CLR_TIMER 0 19
regBIF_BX0_BIF_BACO_EXIT_TIMER1 0 0x10d 7 0 2
	BACO_EXIT_SIDEBAND_TIMER 0 19
	BACO_HW_AUTO_FLUSH_EN 24 24
	BACO_HW_EXIT_DIS 26 26
	PX_EN_OE_IN_PX_EN_HIGH 27 27
	PX_EN_OE_IN_PX_EN_LOW 28 28
	BACO_MODE_SEL 29 30
	AUTO_BACO_EXIT_CLR_BY_HW_DIS 31 31
regBIF_BX0_BIF_BACO_EXIT_TIMER2 0 0x10e 1 0 2
	BACO_EXIT_LCLK_BAK_TIMER 0 19
regBIF_BX0_BIF_BACO_EXIT_TIMER3 0 0x10f 1 0 2
	BACO_EXIT_DUMMY_EN_CLR_TIMER 0 19
regBIF_BX0_BIF_BACO_EXIT_TIMER4 0 0x110 1 0 2
	BACO_EXIT_BACO_EN_CLR_TIMER 0 19
regBIF_BX0_BIF_CLKREQB_PAD_CNTL 0 0x149 1 0 2
	CLKREQB_PAD_CNTL 0 30
regBIF_BX0_BIF_DOORBELL_CNTL 0 0xfd 9 0 2
	SELF_RING_DIS 0 0
	TRANS_CHECK_DIS 1 1
	UNTRANS_LBACK_EN 2 2
	NON_CONSECUTIVE_BE_ZERO_DIS 3 3
	DOORBELL_MONITOR_EN 4 4
	DB_MNTR_INTGEN_DIS 24 24
	DB_MNTR_INTGEN_MODE_0 25 25
	DB_MNTR_INTGEN_MODE_1 26 26
	DB_MNTR_INTGEN_MODE_2 27 27
regBIF_BX0_BIF_DOORBELL_INT_CNTL 0 0xfe 14 0 2
	DOORBELL_INTERRUPT_STATUS 0 0
	RAS_CNTLR_INTERRUPT_STATUS 1 1
	RAS_ATHUB_ERR_EVENT_INTERRUPT_STATUS 2 2
	DOORBELL_INTERRUPT_CLEAR 16 16
	RAS_CNTLR_INTERRUPT_CLEAR 17 17
	RAS_ATHUB_ERR_EVENT_INTERRUPT_CLEAR 18 18
	RAS_CNTLR_ERR_EVENT_INTERRUPT_ENABLE 23 23
	DOORBELL_INTERRUPT_DISABLE 24 24
	RAS_CNTLR_INTERRUPT_DISABLE 25 25
	RAS_ATHUB_ERR_EVENT_INTERRUPT_DISABLE 26 26
	SET_DB_INTR_STATUS_WHEN_RB_ENABLE 28 28
	SET_IOH_RAS_INTR_STATUS_WHEN_RB_ENABLE 29 29
	SET_ATH_RAS_INTR_STATUS_WHEN_RB_ENABLE 30 30
	TIMEOUT_ERR_EVENT_INTERRUPT_ENABLE 31 31
regBIF_BX0_BIF_FB_EN 0 0x100 2 0 2
	FB_READ_EN 0 0
	FB_WRITE_EN 1 1
regBIF_BX0_BIF_FEATURES_CONTROL_MISC 0 0xfb 11 0 2
	MST_BIF_REQ_EP_DIS 0 0
	SLV_BIF_CPL_EP_DIS 1 1
	BIF_SLV_REQ_EP_DIS 2 2
	BIF_MST_CPL_EP_DIS 3 3
	BIF_RB_MSI_VEC_NOT_ENABLED_MODE 11 11
	BIF_RB_SET_OVERFLOW_EN 12 12
	ATOMIC_ERR_INT_DIS 13 13
	ATOMIC_ONLY_WRITE_DIS 14 14
	BME_HDL_NONVIR_EN 15 15
	HDP_NP_OSTD_LIMIT 16 24
	DOORBELL_SELFRING_GPA_APER_CHK_48BIT_ADDR 25 25
regBIF_BX0_BIF_INTR_CNTL 0 0x101 1 0 2
	RAS_INTR_VEC_SEL 0 0
regBIF_BX0_BIF_MM_INDACCESS_CNTL 0 0xe6 2 0 2
	WRITE_DIS 0 0
	MM_INDACCESS_DIS 1 1
regBIF_BX0_BIF_MP1_INTR_CTRL 0 0x142 1 0 2
	BACO_EXIT_DONE 0 0
regBIF_BX0_BIF_MST_TRANS_PENDING_VF 0 0x109 1 0 2
	BIF_MST_TRANS_PENDING 0 30
regBIF_BX0_BIF_PERSTB_PAD_CNTL 0 0x146 1 0 2
	PERSTB_PAD_CNTL 0 15
regBIF_BX0_BIF_PWRBRK_PAD_CNTL 0 0x14a 1 0 2
	PWRBRK_PAD_CNTL 0 7
regBIF_BX0_BIF_PX_EN_PAD_CNTL 0 0x147 1 0 2
	PX_EN_PAD_CNTL 0 11
regBIF_BX0_BIF_RB_BASE 0 0x130 1 0 2
	ADDR 0 31
regBIF_BX0_BIF_RB_CNTL 0 0x12f 10 0 2
	RB_ENABLE 0 0
	RB_SIZE 1 5
	WPTR_WRITEBACK_ENABLE 8 8
	WPTR_WRITEBACK_TIMER 9 13
	BIF_RB_TRAN 17 17
	DIS_PROTECT_WHEN_RB_FULL 25 25
	RB_INTR_FIX_PRIORITY 26 28
	RB_INTR_ARB_MODE 29 29
	RB_RST_BY_FLR_DISABLE 30 30
	WPTR_OVERFLOW_CLEAR 31 31
regBIF_BX0_BIF_RB_RPTR 0 0x131 1 0 2
	OFFSET 2 17
regBIF_BX0_BIF_RB_WPTR 0 0x132 2 0 2
	BIF_RB_OVERFLOW 0 0
	OFFSET 2 17
regBIF_BX0_BIF_RB_WPTR_ADDR_HI 0 0x133 1 0 2
	ADDR 0 7
regBIF_BX0_BIF_RB_WPTR_ADDR_LO 0 0x134 1 0 2
	ADDR 2 31
regBIF_BX0_BIF_REFPADKIN_PAD_CNTL 0 0x148 1 0 2
	REFPADKIN_PAD_CNTL 0 7
regBIF_BX0_BIF_RLC_INTR_CNTL 0 0x4c 0 0 1
regBIF_BX0_BIF_SCRATCH0 0 0xe8 1 0 2
	BIF_SCRATCH0 0 31
regBIF_BX0_BIF_SCRATCH1 0 0xe9 1 0 2
	BIF_SCRATCH1 0 31
regBIF_BX0_BIF_SLV_TRANS_PENDING_VF 0 0x10a 1 0 2
	BIF_SLV_TRANS_PENDING 0 30
regBIF_BX0_BIF_UVD_INTR_CNTL 0 0x4e 0 0 1
regBIF_BX0_BIF_VCE_INTR_CNTL 0 0x4d 0 0 1
regBIF_BX0_BIOS_SCRATCH_0 0 0x38 1 0 1
	BIOS_SCRATCH_0 0 31
regBIF_BX0_BIOS_SCRATCH_1 0 0x39 1 0 1
	BIOS_SCRATCH_1 0 31
regBIF_BX0_BIOS_SCRATCH_10 0 0x42 1 0 1
	BIOS_SCRATCH_10 0 31
regBIF_BX0_BIOS_SCRATCH_11 0 0x43 1 0 1
	BIOS_SCRATCH_11 0 31
regBIF_BX0_BIOS_SCRATCH_12 0 0x44 1 0 1
	BIOS_SCRATCH_12 0 31
regBIF_BX0_BIOS_SCRATCH_13 0 0x45 1 0 1
	BIOS_SCRATCH_13 0 31
regBIF_BX0_BIOS_SCRATCH_14 0 0x46 1 0 1
	BIOS_SCRATCH_14 0 31
regBIF_BX0_BIOS_SCRATCH_15 0 0x47 1 0 1
	BIOS_SCRATCH_15 0 31
regBIF_BX0_BIOS_SCRATCH_2 0 0x3a 1 0 1
	BIOS_SCRATCH_2 0 31
regBIF_BX0_BIOS_SCRATCH_3 0 0x3b 1 0 1
	BIOS_SCRATCH_3 0 31
regBIF_BX0_BIOS_SCRATCH_4 0 0x3c 1 0 1
	BIOS_SCRATCH_4 0 31
regBIF_BX0_BIOS_SCRATCH_5 0 0x3d 1 0 1
	BIOS_SCRATCH_5 0 31
regBIF_BX0_BIOS_SCRATCH_6 0 0x3e 1 0 1
	BIOS_SCRATCH_6 0 31
regBIF_BX0_BIOS_SCRATCH_7 0 0x3f 1 0 1
	BIOS_SCRATCH_7 0 31
regBIF_BX0_BIOS_SCRATCH_8 0 0x40 1 0 1
	BIOS_SCRATCH_8 0 31
regBIF_BX0_BIOS_SCRATCH_9 0 0x41 1 0 1
	BIOS_SCRATCH_9 0 31
regBIF_BX0_BUS_CNTL 0 0xe7 15 0 2
	VGA_REG_COHERENCY_DIS 6 6
	VGA_MEM_COHERENCY_DIS 7 7
	SET_AZ_TC 10 12
	SET_MC_TC 13 15
	ZERO_BE_WR_EN 16 16
	ZERO_BE_RD_EN 17 17
	RD_STALL_IO_WR 18 18
	HDP_FB_FLUSH_STALL_DOORBELL_DIS 24 24
	PRECEEDINGWR_STALL_VGA_FB_FLUSH_DIS 25 25
	PRECEEDINGWR_STALL_VGA_REG_FLUSH_DIS 26 26
	MMDAT_RD_HDP_TRIGGER_HDP_FB_FLUSH_DIS 27 27
	HDP_FB_FLUSH_STALL_MMDAT_RD_HDP_DIS 28 28
	HDP_REG_FLUSH_VF_MASK_EN 29 29
	VGAFB_ZERO_BE_WR_EN 30 30
	VGAFB_ZERO_BE_RD_EN 31 31
regBIF_BX0_BX_RESET_CNTL 0 0xf0 1 0 2
	LINK_TRAIN_EN 0 0
regBIF_BX0_BX_RESET_EN 0 0xed 1 0 2
	RESET_ON_VFENABLE_LOW_EN 16 16
regBIF_BX0_CC_BIF_BX_PINSTRAP0 0 0xe4 0 0 2
regBIF_BX0_CC_BIF_BX_STRAP0 0 0xe2 1 0 2
	STRAP_RESERVED 25 31
regBIF_BX0_CLKREQB_PAD_CNTL 0 0xf8 13 0 2
	CLKREQB_PAD_A 0 0
	CLKREQB_PAD_SEL 1 1
	CLKREQB_PAD_MODE 2 2
	CLKREQB_PAD_SPARE 3 4
	CLKREQB_PAD_SN0 5 5
	CLKREQB_PAD_SN1 6 6
	CLKREQB_PAD_SN2 7 7
	CLKREQB_PAD_SN3 8 8
	CLKREQB_PAD_SLEWN 9 9
	CLKREQB_PAD_WAKE 10 10
	CLKREQB_PAD_SCHMEN 11 11
	CLKREQB_PAD_CNTL_EN 12 12
	CLKREQB_PAD_Y 13 13
regBIF_BX0_DRIVER_SCRATCH_0 0 0x80 1 0 1
	DRIVER_SCRATCH_0 0 31
regBIF_BX0_DRIVER_SCRATCH_1 0 0x81 1 0 1
	DRIVER_SCRATCH_1 0 31
regBIF_BX0_DRIVER_SCRATCH_10 0 0x8a 1 0 1
	DRIVER_SCRATCH_10 0 31
regBIF_BX0_DRIVER_SCRATCH_11 0 0x8b 1 0 1
	DRIVER_SCRATCH_11 0 31
regBIF_BX0_DRIVER_SCRATCH_12 0 0x8c 1 0 1
	DRIVER_SCRATCH_12 0 31
regBIF_BX0_DRIVER_SCRATCH_13 0 0x8d 1 0 1
	DRIVER_SCRATCH_13 0 31
regBIF_BX0_DRIVER_SCRATCH_14 0 0x8e 1 0 1
	DRIVER_SCRATCH_14 0 31
regBIF_BX0_DRIVER_SCRATCH_15 0 0x8f 1 0 1
	DRIVER_SCRATCH_15 0 31
regBIF_BX0_DRIVER_SCRATCH_2 0 0x82 1 0 1
	DRIVER_SCRATCH_2 0 31
regBIF_BX0_DRIVER_SCRATCH_3 0 0x83 1 0 1
	DRIVER_SCRATCH_3 0 31
regBIF_BX0_DRIVER_SCRATCH_4 0 0x84 1 0 1
	DRIVER_SCRATCH_4 0 31
regBIF_BX0_DRIVER_SCRATCH_5 0 0x85 1 0 1
	DRIVER_SCRATCH_5 0 31
regBIF_BX0_DRIVER_SCRATCH_6 0 0x86 1 0 1
	DRIVER_SCRATCH_6 0 31
regBIF_BX0_DRIVER_SCRATCH_7 0 0x87 1 0 1
	DRIVER_SCRATCH_7 0 31
regBIF_BX0_DRIVER_SCRATCH_8 0 0x88 1 0 1
	DRIVER_SCRATCH_8 0 31
regBIF_BX0_DRIVER_SCRATCH_9 0 0x89 1 0 1
	DRIVER_SCRATCH_9 0 31
regBIF_BX0_FW_SCRATCH_0 0 0x90 1 0 1
	FW_SCRATCH_0 0 31
regBIF_BX0_FW_SCRATCH_1 0 0x91 1 0 1
	FW_SCRATCH_1 0 31
regBIF_BX0_FW_SCRATCH_10 0 0x9a 1 0 1
	FW_SCRATCH_10 0 31
regBIF_BX0_FW_SCRATCH_11 0 0x9b 1 0 1
	FW_SCRATCH_11 0 31
regBIF_BX0_FW_SCRATCH_12 0 0x9c 1 0 1
	FW_SCRATCH_12 0 31
regBIF_BX0_FW_SCRATCH_13 0 0x9d 1 0 1
	FW_SCRATCH_13 0 31
regBIF_BX0_FW_SCRATCH_14 0 0x9e 1 0 1
	FW_SCRATCH_14 0 31
regBIF_BX0_FW_SCRATCH_15 0 0x9f 1 0 1
	FW_SCRATCH_15 0 31
regBIF_BX0_FW_SCRATCH_2 0 0x92 1 0 1
	FW_SCRATCH_2 0 31
regBIF_BX0_FW_SCRATCH_3 0 0x93 1 0 1
	FW_SCRATCH_3 0 31
regBIF_BX0_FW_SCRATCH_4 0 0x94 1 0 1
	FW_SCRATCH_4 0 31
regBIF_BX0_FW_SCRATCH_5 0 0x95 1 0 1
	FW_SCRATCH_5 0 31
regBIF_BX0_FW_SCRATCH_6 0 0x96 1 0 1
	FW_SCRATCH_6 0 31
regBIF_BX0_FW_SCRATCH_7 0 0x97 1 0 1
	FW_SCRATCH_7 0 31
regBIF_BX0_FW_SCRATCH_8 0 0x98 1 0 1
	FW_SCRATCH_8 0 31
regBIF_BX0_FW_SCRATCH_9 0 0x99 1 0 1
	FW_SCRATCH_9 0 31
regBIF_BX0_GFX_MMIOREG_CAM_ADDR0 0 0x6c 1 0 1
	CAM_ADDR0 0 19
regBIF_BX0_GFX_MMIOREG_CAM_ADDR1 0 0x6e 1 0 1
	CAM_ADDR1 0 19
regBIF_BX0_GFX_MMIOREG_CAM_ADDR2 0 0x70 1 0 1
	CAM_ADDR2 0 19
regBIF_BX0_GFX_MMIOREG_CAM_ADDR3 0 0x72 1 0 1
	CAM_ADDR3 0 19
regBIF_BX0_GFX_MMIOREG_CAM_ADDR4 0 0x74 1 0 1
	CAM_ADDR4 0 19
regBIF_BX0_GFX_MMIOREG_CAM_ADDR5 0 0x76 1 0 1
	CAM_ADDR5 0 19
regBIF_BX0_GFX_MMIOREG_CAM_ADDR6 0 0x78 1 0 1
	CAM_ADDR6 0 19
regBIF_BX0_GFX_MMIOREG_CAM_ADDR7 0 0x7a 1 0 1
	CAM_ADDR7 0 19
regBIF_BX0_GFX_MMIOREG_CAM_CNTL 0 0x7c 1 0 1
	CAM_ENABLE 0 7
regBIF_BX0_GFX_MMIOREG_CAM_ONE_CPL 0 0x7e 1 0 1
	CAM_ONE_CPL 0 31
regBIF_BX0_GFX_MMIOREG_CAM_PROGRAMMABLE_CPL 0 0x7f 1 0 1
	CAM_PROGRAMMABLE_CPL 0 31
regBIF_BX0_GFX_MMIOREG_CAM_REMAP_ADDR0 0 0x6d 1 0 1
	CAM_REMAP_ADDR0 0 19
regBIF_BX0_GFX_MMIOREG_CAM_REMAP_ADDR1 0 0x6f 1 0 1
	CAM_REMAP_ADDR1 0 19
regBIF_BX0_GFX_MMIOREG_CAM_REMAP_ADDR2 0 0x71 1 0 1
	CAM_REMAP_ADDR2 0 19
regBIF_BX0_GFX_MMIOREG_CAM_REMAP_ADDR3 0 0x73 1 0 1
	CAM_REMAP_ADDR3 0 19
regBIF_BX0_GFX_MMIOREG_CAM_REMAP_ADDR4 0 0x75 1 0 1
	CAM_REMAP_ADDR4 0 19
regBIF_BX0_GFX_MMIOREG_CAM_REMAP_ADDR5 0 0x77 1 0 1
	CAM_REMAP_ADDR5 0 19
regBIF_BX0_GFX_MMIOREG_CAM_REMAP_ADDR6 0 0x79 1 0 1
	CAM_REMAP_ADDR6 0 19
regBIF_BX0_GFX_MMIOREG_CAM_REMAP_ADDR7 0 0x7b 1 0 1
	CAM_REMAP_ADDR7 0 19
regBIF_BX0_GFX_MMIOREG_CAM_ZERO_CPL 0 0x7d 1 0 1
	CAM_ZERO_CPL 0 31
regBIF_BX0_HDP_ATOMIC_CONTROL_MISC 0 0xfc 1 0 2
	HDP_NP_ATOMIC_OSTD_LIMIT 0 7
regBIF_BX0_INTERRUPT_CNTL 0 0xf1 9 0 2
	IH_DUMMY_RD_OVERRIDE 0 0
	IH_DUMMY_RD_EN 1 1
	IH_REQ_NONSNOOP_EN 3 3
	IH_INTR_DLY_CNTR 4 7
	GEN_IH_INT_EN 8 8
	BIF_RB_REQ_NONSNOOP_EN 15 15
	DUMMYRD_BYPASS_IN_MSI_EN 16 16
	ALWAYS_SEND_INTPKT_AFTER_DUMMYRD_DIS 17 17
	BIF_RB_REQ_RELAX_ORDER_EN 18 18
regBIF_BX0_INTERRUPT_CNTL2 0 0xf2 1 0 2
	IH_DUMMY_RD_ADDR 0 31
regBIF_BX0_MAILBOX_INDEX 0 0x135 1 0 2
	MAILBOX_INDEX 0 4
regBIF_BX0_MEM_TYPE_CNTL 0 0x111 1 0 2
	BF_MEM_PHY_G5_G3 0 0
regBIF_BX0_MM_CFGREGS_CNTL 0 0xee 3 0 2
	MM_CFG_FUNC_SEL 0 2
	MM_CFG_DEV_SEL 6 7
	MM_WR_TO_CFG_EN 31 31
regBIF_BX0_NBIF_GFX_ADDR_LUT_0 0 0x114 1 0 2
	ADDR 0 23
regBIF_BX0_NBIF_GFX_ADDR_LUT_1 0 0x115 1 0 2
	ADDR 0 23
regBIF_BX0_NBIF_GFX_ADDR_LUT_10 0 0x11e 1 0 2
	ADDR 0 23
regBIF_BX0_NBIF_GFX_ADDR_LUT_11 0 0x11f 1 0 2
	ADDR 0 23
regBIF_BX0_NBIF_GFX_ADDR_LUT_12 0 0x120 1 0 2
	ADDR 0 23
regBIF_BX0_NBIF_GFX_ADDR_LUT_13 0 0x121 1 0 2
	ADDR 0 23
regBIF_BX0_NBIF_GFX_ADDR_LUT_14 0 0x122 1 0 2
	ADDR 0 23
regBIF_BX0_NBIF_GFX_ADDR_LUT_15 0 0x123 1 0 2
	ADDR 0 23
regBIF_BX0_NBIF_GFX_ADDR_LUT_2 0 0x116 1 0 2
	ADDR 0 23
regBIF_BX0_NBIF_GFX_ADDR_LUT_3 0 0x117 1 0 2
	ADDR 0 23
regBIF_BX0_NBIF_GFX_ADDR_LUT_4 0 0x118 1 0 2
	ADDR 0 23
regBIF_BX0_NBIF_GFX_ADDR_LUT_5 0 0x119 1 0 2
	ADDR 0 23
regBIF_BX0_NBIF_GFX_ADDR_LUT_6 0 0x11a 1 0 2
	ADDR 0 23
regBIF_BX0_NBIF_GFX_ADDR_LUT_7 0 0x11b 1 0 2
	ADDR 0 23
regBIF_BX0_NBIF_GFX_ADDR_LUT_8 0 0x11c 1 0 2
	ADDR 0 23
regBIF_BX0_NBIF_GFX_ADDR_LUT_9 0 0x11d 1 0 2
	ADDR 0 23
regBIF_BX0_NBIF_GFX_ADDR_LUT_CNTL 0 0x113 3 0 2
	LUT_ENABLE 0 0
	MSI_ADDR_MODE 1 1
	LUT_BC_MODE 8 8
regBIF_BX0_PCIE_DATA 0 0xd 1 0 0
	PCIE_DATA 0 31
regBIF_BX0_PCIE_DATA2 0 0xf 1 0 0
	PCIE_DATA2 0 31
regBIF_BX0_PCIE_INDEX 0 0xc 1 0 0
	PCIE_INDEX 0 31
regBIF_BX0_PCIE_INDEX2 0 0xe 1 0 0
	PCIE_INDEX2 0 31
regBIF_BX0_PCIE_INDEX2_HI 0 0x11 1 0 0
	PCIE_INDEX2_HI 0 7
regBIF_BX0_PCIE_INDEX_HI 0 0x10 1 0 0
	PCIE_INDEX_HI 0 7
regBIF_BX0_REMAP_HDP_MEM_FLUSH_CNTL 0 0x12d 1 0 2
	ADDRESS 2 18
regBIF_BX0_REMAP_HDP_REG_FLUSH_CNTL 0 0x12e 1 0 2
	ADDRESS 2 18
regBIF_BX0_SBIOS_SCRATCH_0 0 0x34 1 0 1
	SBIOS_SCRATCH_0 0 31
regBIF_BX0_SBIOS_SCRATCH_1 0 0x35 1 0 1
	SBIOS_SCRATCH_1 0 31
regBIF_BX0_SBIOS_SCRATCH_10 0 0xa6 1 0 1
	SBIOS_SCRATCH_10 0 31
regBIF_BX0_SBIOS_SCRATCH_11 0 0xa7 1 0 1
	SBIOS_SCRATCH_11 0 31
regBIF_BX0_SBIOS_SCRATCH_12 0 0xa8 1 0 1
	SBIOS_SCRATCH_12 0 31
regBIF_BX0_SBIOS_SCRATCH_13 0 0xa9 1 0 1
	SBIOS_SCRATCH_13 0 31
regBIF_BX0_SBIOS_SCRATCH_14 0 0xaa 1 0 1
	SBIOS_SCRATCH_14 0 31
regBIF_BX0_SBIOS_SCRATCH_15 0 0xab 1 0 1
	SBIOS_SCRATCH_15 0 31
regBIF_BX0_SBIOS_SCRATCH_2 0 0x36 1 0 1
	SBIOS_SCRATCH_2 0 31
regBIF_BX0_SBIOS_SCRATCH_3 0 0x37 1 0 1
	SBIOS_SCRATCH_3 0 31
regBIF_BX0_SBIOS_SCRATCH_4 0 0xa0 1 0 1
	SBIOS_SCRATCH_4 0 31
regBIF_BX0_SBIOS_SCRATCH_5 0 0xa1 1 0 1
	SBIOS_SCRATCH_5 0 31
regBIF_BX0_SBIOS_SCRATCH_6 0 0xa2 1 0 1
	SBIOS_SCRATCH_6 0 31
regBIF_BX0_SBIOS_SCRATCH_7 0 0xa3 1 0 1
	SBIOS_SCRATCH_7 0 31
regBIF_BX0_SBIOS_SCRATCH_8 0 0xa4 1 0 1
	SBIOS_SCRATCH_8 0 31
regBIF_BX0_SBIOS_SCRATCH_9 0 0xa5 1 0 1
	SBIOS_SCRATCH_9 0 31
regBIF_BX1_BACO_CNTL 0 0x8e2b 9 0 8
	BACO_EN 0 0
	BACO_DUMMY_EN 2 2
	BACO_POWER_OFF 3 3
	BACO_DSTATE_BYPASS 5 5
	BACO_RST_INTR_MASK 6 6
	BACO_MODE 8 8
	RCU_BIF_CONFIG_DONE 9 9
	PWRGOOD_VDDSOC 16 16
	BACO_AUTO_EXIT 31 31
regBIF_BX1_BIF_BACO_EXIT_TIME0 0 0x8e2c 1 0 8
	BACO_EXIT_PXEN_CLR_TIMER 0 19
regBIF_BX1_BIF_BACO_EXIT_TIMER1 0 0x8e2d 7 0 8
	BACO_EXIT_SIDEBAND_TIMER 0 19
	BACO_HW_AUTO_FLUSH_EN 24 24
	BACO_HW_EXIT_DIS 26 26
	PX_EN_OE_IN_PX_EN_HIGH 27 27
	PX_EN_OE_IN_PX_EN_LOW 28 28
	BACO_MODE_SEL 29 30
	AUTO_BACO_EXIT_CLR_BY_HW_DIS 31 31
regBIF_BX1_BIF_BACO_EXIT_TIMER2 0 0x8e2e 1 0 8
	BACO_EXIT_LCLK_BAK_TIMER 0 19
regBIF_BX1_BIF_BACO_EXIT_TIMER3 0 0x8e2f 1 0 8
	BACO_EXIT_DUMMY_EN_CLR_TIMER 0 19
regBIF_BX1_BIF_BACO_EXIT_TIMER4 0 0x8e30 1 0 8
	BACO_EXIT_BACO_EN_CLR_TIMER 0 19
regBIF_BX1_BIF_CLKREQB_PAD_CNTL 0 0x8e69 1 0 8
	CLKREQB_PAD_CNTL 0 30
regBIF_BX1_BIF_DOORBELL_CNTL 0 0x8e1d 9 0 8
	SELF_RING_DIS 0 0
	TRANS_CHECK_DIS 1 1
	UNTRANS_LBACK_EN 2 2
	NON_CONSECUTIVE_BE_ZERO_DIS 3 3
	DOORBELL_MONITOR_EN 4 4
	DB_MNTR_INTGEN_DIS 24 24
	DB_MNTR_INTGEN_MODE_0 25 25
	DB_MNTR_INTGEN_MODE_1 26 26
	DB_MNTR_INTGEN_MODE_2 27 27
regBIF_BX1_BIF_DOORBELL_INT_CNTL 0 0x8e1e 14 0 8
	DOORBELL_INTERRUPT_STATUS 0 0
	RAS_CNTLR_INTERRUPT_STATUS 1 1
	RAS_ATHUB_ERR_EVENT_INTERRUPT_STATUS 2 2
	DOORBELL_INTERRUPT_CLEAR 16 16
	RAS_CNTLR_INTERRUPT_CLEAR 17 17
	RAS_ATHUB_ERR_EVENT_INTERRUPT_CLEAR 18 18
	RAS_CNTLR_ERR_EVENT_INTERRUPT_ENABLE 23 23
	DOORBELL_INTERRUPT_DISABLE 24 24
	RAS_CNTLR_INTERRUPT_DISABLE 25 25
	RAS_ATHUB_ERR_EVENT_INTERRUPT_DISABLE 26 26
	SET_DB_INTR_STATUS_WHEN_RB_ENABLE 28 28
	SET_IOH_RAS_INTR_STATUS_WHEN_RB_ENABLE 29 29
	SET_ATH_RAS_INTR_STATUS_WHEN_RB_ENABLE 30 30
	TIMEOUT_ERR_EVENT_INTERRUPT_ENABLE 31 31
regBIF_BX1_BIF_FB_EN 0 0x8e20 2 0 8
	FB_READ_EN 0 0
	FB_WRITE_EN 1 1
regBIF_BX1_BIF_FEATURES_CONTROL_MISC 0 0x8e1b 11 0 8
	MST_BIF_REQ_EP_DIS 0 0
	SLV_BIF_CPL_EP_DIS 1 1
	BIF_SLV_REQ_EP_DIS 2 2
	BIF_MST_CPL_EP_DIS 3 3
	BIF_RB_MSI_VEC_NOT_ENABLED_MODE 11 11
	BIF_RB_SET_OVERFLOW_EN 12 12
	ATOMIC_ERR_INT_DIS 13 13
	ATOMIC_ONLY_WRITE_DIS 14 14
	BME_HDL_NONVIR_EN 15 15
	HDP_NP_OSTD_LIMIT 16 24
	DOORBELL_SELFRING_GPA_APER_CHK_48BIT_ADDR 25 25
regBIF_BX1_BIF_INTR_CNTL 0 0x8e21 1 0 8
	RAS_INTR_VEC_SEL 0 0
regBIF_BX1_BIF_MM_INDACCESS_CNTL 0 0x8e06 2 0 8
	WRITE_DIS 0 0
	MM_INDACCESS_DIS 1 1
regBIF_BX1_BIF_MP1_INTR_CTRL 0 0x8e62 1 0 8
	BACO_EXIT_DONE 0 0
regBIF_BX1_BIF_MST_TRANS_PENDING_VF 0 0x8e29 1 0 8
	BIF_MST_TRANS_PENDING 0 30
regBIF_BX1_BIF_PERSTB_PAD_CNTL 0 0x8e66 1 0 8
	PERSTB_PAD_CNTL 0 15
regBIF_BX1_BIF_PWRBRK_PAD_CNTL 0 0x8e6a 1 0 8
	PWRBRK_PAD_CNTL 0 7
regBIF_BX1_BIF_PX_EN_PAD_CNTL 0 0x8e67 1 0 8
	PX_EN_PAD_CNTL 0 11
regBIF_BX1_BIF_RB_BASE 0 0x8e50 1 0 8
	ADDR 0 31
regBIF_BX1_BIF_RB_CNTL 0 0x8e4f 10 0 8
	RB_ENABLE 0 0
	RB_SIZE 1 5
	WPTR_WRITEBACK_ENABLE 8 8
	WPTR_WRITEBACK_TIMER 9 13
	BIF_RB_TRAN 17 17
	DIS_PROTECT_WHEN_RB_FULL 25 25
	RB_INTR_FIX_PRIORITY 26 28
	RB_INTR_ARB_MODE 29 29
	RB_RST_BY_FLR_DISABLE 30 30
	WPTR_OVERFLOW_CLEAR 31 31
regBIF_BX1_BIF_RB_RPTR 0 0x8e51 1 0 8
	OFFSET 2 17
regBIF_BX1_BIF_RB_WPTR 0 0x8e52 2 0 8
	BIF_RB_OVERFLOW 0 0
	OFFSET 2 17
regBIF_BX1_BIF_RB_WPTR_ADDR_HI 0 0x8e53 1 0 8
	ADDR 0 7
regBIF_BX1_BIF_RB_WPTR_ADDR_LO 0 0x8e54 1 0 8
	ADDR 2 31
regBIF_BX1_BIF_REFPADKIN_PAD_CNTL 0 0x8e68 1 0 8
	REFPADKIN_PAD_CNTL 0 7
regBIF_BX1_BIF_RLC_INTR_CNTL 0 0x8060 0 0 8
regBIF_BX1_BIF_SCRATCH0 0 0x8e08 1 0 8
	BIF_SCRATCH0 0 31
regBIF_BX1_BIF_SCRATCH1 0 0x8e09 1 0 8
	BIF_SCRATCH1 0 31
regBIF_BX1_BIF_SLV_TRANS_PENDING_VF 0 0x8e2a 1 0 8
	BIF_SLV_TRANS_PENDING 0 30
regBIF_BX1_BIF_UVD_INTR_CNTL 0 0x8062 0 0 8
regBIF_BX1_BIF_VCE_INTR_CNTL 0 0x8061 0 0 8
regBIF_BX1_BIF_VCN0_GPUIOV_CFG_SIZE 0 0x8e6b 1 0 8
	VCN0_GPUIOV_CFG_SIZE 0 3
regBIF_BX1_BIF_VCN1_GPUIOV_CFG_SIZE 0 0x8e6c 1 0 8
	VCN1_GPUIOV_CFG_SIZE 0 3
regBIF_BX1_BIOS_SCRATCH_0 0 0x804c 1 0 8
	BIOS_SCRATCH_0 0 31
regBIF_BX1_BIOS_SCRATCH_1 0 0x804d 1 0 8
	BIOS_SCRATCH_1 0 31
regBIF_BX1_BIOS_SCRATCH_10 0 0x8056 1 0 8
	BIOS_SCRATCH_10 0 31
regBIF_BX1_BIOS_SCRATCH_11 0 0x8057 1 0 8
	BIOS_SCRATCH_11 0 31
regBIF_BX1_BIOS_SCRATCH_12 0 0x8058 1 0 8
	BIOS_SCRATCH_12 0 31
regBIF_BX1_BIOS_SCRATCH_13 0 0x8059 1 0 8
	BIOS_SCRATCH_13 0 31
regBIF_BX1_BIOS_SCRATCH_14 0 0x805a 1 0 8
	BIOS_SCRATCH_14 0 31
regBIF_BX1_BIOS_SCRATCH_15 0 0x805b 1 0 8
	BIOS_SCRATCH_15 0 31
regBIF_BX1_BIOS_SCRATCH_2 0 0x804e 1 0 8
	BIOS_SCRATCH_2 0 31
regBIF_BX1_BIOS_SCRATCH_3 0 0x804f 1 0 8
	BIOS_SCRATCH_3 0 31
regBIF_BX1_BIOS_SCRATCH_4 0 0x8050 1 0 8
	BIOS_SCRATCH_4 0 31
regBIF_BX1_BIOS_SCRATCH_5 0 0x8051 1 0 8
	BIOS_SCRATCH_5 0 31
regBIF_BX1_BIOS_SCRATCH_6 0 0x8052 1 0 8
	BIOS_SCRATCH_6 0 31
regBIF_BX1_BIOS_SCRATCH_7 0 0x8053 1 0 8
	BIOS_SCRATCH_7 0 31
regBIF_BX1_BIOS_SCRATCH_8 0 0x8054 1 0 8
	BIOS_SCRATCH_8 0 31
regBIF_BX1_BIOS_SCRATCH_9 0 0x8055 1 0 8
	BIOS_SCRATCH_9 0 31
regBIF_BX1_BUS_CNTL 0 0x8e07 15 0 8
	VGA_REG_COHERENCY_DIS 6 6
	VGA_MEM_COHERENCY_DIS 7 7
	SET_AZ_TC 10 12
	SET_MC_TC 13 15
	ZERO_BE_WR_EN 16 16
	ZERO_BE_RD_EN 17 17
	RD_STALL_IO_WR 18 18
	HDP_FB_FLUSH_STALL_DOORBELL_DIS 24 24
	PRECEEDINGWR_STALL_VGA_FB_FLUSH_DIS 25 25
	PRECEEDINGWR_STALL_VGA_REG_FLUSH_DIS 26 26
	MMDAT_RD_HDP_TRIGGER_HDP_FB_FLUSH_DIS 27 27
	HDP_FB_FLUSH_STALL_MMDAT_RD_HDP_DIS 28 28
	HDP_REG_FLUSH_VF_MASK_EN 29 29
	VGAFB_ZERO_BE_WR_EN 30 30
	VGAFB_ZERO_BE_RD_EN 31 31
regBIF_BX1_BX_RESET_CNTL 0 0x8e10 1 0 8
	LINK_TRAIN_EN 0 0
regBIF_BX1_BX_RESET_EN 0 0x8e0d 1 0 8
	RESET_ON_VFENABLE_LOW_EN 16 16
regBIF_BX1_CC_BIF_BX_PINSTRAP0 0 0x8e04 0 0 8
regBIF_BX1_CC_BIF_BX_STRAP0 0 0x8e02 1 0 8
	STRAP_RESERVED 25 31
regBIF_BX1_CLKREQB_PAD_CNTL 0 0x8e18 13 0 8
	CLKREQB_PAD_A 0 0
	CLKREQB_PAD_SEL 1 1
	CLKREQB_PAD_MODE 2 2
	CLKREQB_PAD_SPARE 3 4
	CLKREQB_PAD_SN0 5 5
	CLKREQB_PAD_SN1 6 6
	CLKREQB_PAD_SN2 7 7
	CLKREQB_PAD_SN3 8 8
	CLKREQB_PAD_SLEWN 9 9
	CLKREQB_PAD_WAKE 10 10
	CLKREQB_PAD_SCHMEN 11 11
	CLKREQB_PAD_CNTL_EN 12 12
	CLKREQB_PAD_Y 13 13
regBIF_BX1_DRIVER_SCRATCH_0 0 0x8094 1 0 8
	DRIVER_SCRATCH_0 0 31
regBIF_BX1_DRIVER_SCRATCH_1 0 0x8095 1 0 8
	DRIVER_SCRATCH_1 0 31
regBIF_BX1_DRIVER_SCRATCH_10 0 0x809e 1 0 8
	DRIVER_SCRATCH_10 0 31
regBIF_BX1_DRIVER_SCRATCH_11 0 0x809f 1 0 8
	DRIVER_SCRATCH_11 0 31
regBIF_BX1_DRIVER_SCRATCH_12 0 0x80a0 1 0 8
	DRIVER_SCRATCH_12 0 31
regBIF_BX1_DRIVER_SCRATCH_13 0 0x80a1 1 0 8
	DRIVER_SCRATCH_13 0 31
regBIF_BX1_DRIVER_SCRATCH_14 0 0x80a2 1 0 8
	DRIVER_SCRATCH_14 0 31
regBIF_BX1_DRIVER_SCRATCH_15 0 0x80a3 1 0 8
	DRIVER_SCRATCH_15 0 31
regBIF_BX1_DRIVER_SCRATCH_2 0 0x8096 1 0 8
	DRIVER_SCRATCH_2 0 31
regBIF_BX1_DRIVER_SCRATCH_3 0 0x8097 1 0 8
	DRIVER_SCRATCH_3 0 31
regBIF_BX1_DRIVER_SCRATCH_4 0 0x8098 1 0 8
	DRIVER_SCRATCH_4 0 31
regBIF_BX1_DRIVER_SCRATCH_5 0 0x8099 1 0 8
	DRIVER_SCRATCH_5 0 31
regBIF_BX1_DRIVER_SCRATCH_6 0 0x809a 1 0 8
	DRIVER_SCRATCH_6 0 31
regBIF_BX1_DRIVER_SCRATCH_7 0 0x809b 1 0 8
	DRIVER_SCRATCH_7 0 31
regBIF_BX1_DRIVER_SCRATCH_8 0 0x809c 1 0 8
	DRIVER_SCRATCH_8 0 31
regBIF_BX1_DRIVER_SCRATCH_9 0 0x809d 1 0 8
	DRIVER_SCRATCH_9 0 31
regBIF_BX1_FW_SCRATCH_0 0 0x80a4 1 0 8
	FW_SCRATCH_0 0 31
regBIF_BX1_FW_SCRATCH_1 0 0x80a5 1 0 8
	FW_SCRATCH_1 0 31
regBIF_BX1_FW_SCRATCH_10 0 0x80ae 1 0 8
	FW_SCRATCH_10 0 31
regBIF_BX1_FW_SCRATCH_11 0 0x80af 1 0 8
	FW_SCRATCH_11 0 31
regBIF_BX1_FW_SCRATCH_12 0 0x80b0 1 0 8
	FW_SCRATCH_12 0 31
regBIF_BX1_FW_SCRATCH_13 0 0x80b1 1 0 8
	FW_SCRATCH_13 0 31
regBIF_BX1_FW_SCRATCH_14 0 0x80b2 1 0 8
	FW_SCRATCH_14 0 31
regBIF_BX1_FW_SCRATCH_15 0 0x80b3 1 0 8
	FW_SCRATCH_15 0 31
regBIF_BX1_FW_SCRATCH_2 0 0x80a6 1 0 8
	FW_SCRATCH_2 0 31
regBIF_BX1_FW_SCRATCH_3 0 0x80a7 1 0 8
	FW_SCRATCH_3 0 31
regBIF_BX1_FW_SCRATCH_4 0 0x80a8 1 0 8
	FW_SCRATCH_4 0 31
regBIF_BX1_FW_SCRATCH_5 0 0x80a9 1 0 8
	FW_SCRATCH_5 0 31
regBIF_BX1_FW_SCRATCH_6 0 0x80aa 1 0 8
	FW_SCRATCH_6 0 31
regBIF_BX1_FW_SCRATCH_7 0 0x80ab 1 0 8
	FW_SCRATCH_7 0 31
regBIF_BX1_FW_SCRATCH_8 0 0x80ac 1 0 8
	FW_SCRATCH_8 0 31
regBIF_BX1_FW_SCRATCH_9 0 0x80ad 1 0 8
	FW_SCRATCH_9 0 31
regBIF_BX1_GFX_MMIOREG_CAM_ADDR0 0 0x8080 1 0 8
	CAM_ADDR0 0 19
regBIF_BX1_GFX_MMIOREG_CAM_ADDR1 0 0x8082 1 0 8
	CAM_ADDR1 0 19
regBIF_BX1_GFX_MMIOREG_CAM_ADDR2 0 0x8084 1 0 8
	CAM_ADDR2 0 19
regBIF_BX1_GFX_MMIOREG_CAM_ADDR3 0 0x8086 1 0 8
	CAM_ADDR3 0 19
regBIF_BX1_GFX_MMIOREG_CAM_ADDR4 0 0x8088 1 0 8
	CAM_ADDR4 0 19
regBIF_BX1_GFX_MMIOREG_CAM_ADDR5 0 0x808a 1 0 8
	CAM_ADDR5 0 19
regBIF_BX1_GFX_MMIOREG_CAM_ADDR6 0 0x808c 1 0 8
	CAM_ADDR6 0 19
regBIF_BX1_GFX_MMIOREG_CAM_ADDR7 0 0x808e 1 0 8
	CAM_ADDR7 0 19
regBIF_BX1_GFX_MMIOREG_CAM_CNTL 0 0x8090 1 0 8
	CAM_ENABLE 0 7
regBIF_BX1_GFX_MMIOREG_CAM_ONE_CPL 0 0x8092 1 0 8
	CAM_ONE_CPL 0 31
regBIF_BX1_GFX_MMIOREG_CAM_PROGRAMMABLE_CPL 0 0x8093 1 0 8
	CAM_PROGRAMMABLE_CPL 0 31
regBIF_BX1_GFX_MMIOREG_CAM_REMAP_ADDR0 0 0x8081 1 0 8
	CAM_REMAP_ADDR0 0 19
regBIF_BX1_GFX_MMIOREG_CAM_REMAP_ADDR1 0 0x8083 1 0 8
	CAM_REMAP_ADDR1 0 19
regBIF_BX1_GFX_MMIOREG_CAM_REMAP_ADDR2 0 0x8085 1 0 8
	CAM_REMAP_ADDR2 0 19
regBIF_BX1_GFX_MMIOREG_CAM_REMAP_ADDR3 0 0x8087 1 0 8
	CAM_REMAP_ADDR3 0 19
regBIF_BX1_GFX_MMIOREG_CAM_REMAP_ADDR4 0 0x8089 1 0 8
	CAM_REMAP_ADDR4 0 19
regBIF_BX1_GFX_MMIOREG_CAM_REMAP_ADDR5 0 0x808b 1 0 8
	CAM_REMAP_ADDR5 0 19
regBIF_BX1_GFX_MMIOREG_CAM_REMAP_ADDR6 0 0x808d 1 0 8
	CAM_REMAP_ADDR6 0 19
regBIF_BX1_GFX_MMIOREG_CAM_REMAP_ADDR7 0 0x808f 1 0 8
	CAM_REMAP_ADDR7 0 19
regBIF_BX1_GFX_MMIOREG_CAM_ZERO_CPL 0 0x8091 1 0 8
	CAM_ZERO_CPL 0 31
regBIF_BX1_HDP_ATOMIC_CONTROL_MISC 0 0x8e1c 1 0 8
	HDP_NP_ATOMIC_OSTD_LIMIT 0 7
regBIF_BX1_INTERRUPT_CNTL 0 0x8e11 9 0 8
	IH_DUMMY_RD_OVERRIDE 0 0
	IH_DUMMY_RD_EN 1 1
	IH_REQ_NONSNOOP_EN 3 3
	IH_INTR_DLY_CNTR 4 7
	GEN_IH_INT_EN 8 8
	BIF_RB_REQ_NONSNOOP_EN 15 15
	DUMMYRD_BYPASS_IN_MSI_EN 16 16
	ALWAYS_SEND_INTPKT_AFTER_DUMMYRD_DIS 17 17
	BIF_RB_REQ_RELAX_ORDER_EN 18 18
regBIF_BX1_INTERRUPT_CNTL2 0 0x8e12 1 0 8
	IH_DUMMY_RD_ADDR 0 31
regBIF_BX1_MAILBOX_INDEX 0 0x8e55 1 0 8
	MAILBOX_INDEX 0 4
regBIF_BX1_MEM_TYPE_CNTL 0 0x8e31 1 0 8
	BF_MEM_PHY_G5_G3 0 0
regBIF_BX1_MM_CFGREGS_CNTL 0 0x8e0e 3 0 8
	MM_CFG_FUNC_SEL 0 2
	MM_CFG_DEV_SEL 6 7
	MM_WR_TO_CFG_EN 31 31
regBIF_BX1_NBIF_GFX_ADDR_LUT_0 0 0x8e34 1 0 8
	ADDR 0 23
regBIF_BX1_NBIF_GFX_ADDR_LUT_1 0 0x8e35 1 0 8
	ADDR 0 23
regBIF_BX1_NBIF_GFX_ADDR_LUT_10 0 0x8e3e 1 0 8
	ADDR 0 23
regBIF_BX1_NBIF_GFX_ADDR_LUT_11 0 0x8e3f 1 0 8
	ADDR 0 23
regBIF_BX1_NBIF_GFX_ADDR_LUT_12 0 0x8e40 1 0 8
	ADDR 0 23
regBIF_BX1_NBIF_GFX_ADDR_LUT_13 0 0x8e41 1 0 8
	ADDR 0 23
regBIF_BX1_NBIF_GFX_ADDR_LUT_14 0 0x8e42 1 0 8
	ADDR 0 23
regBIF_BX1_NBIF_GFX_ADDR_LUT_15 0 0x8e43 1 0 8
	ADDR 0 23
regBIF_BX1_NBIF_GFX_ADDR_LUT_2 0 0x8e36 1 0 8
	ADDR 0 23
regBIF_BX1_NBIF_GFX_ADDR_LUT_3 0 0x8e37 1 0 8
	ADDR 0 23
regBIF_BX1_NBIF_GFX_ADDR_LUT_4 0 0x8e38 1 0 8
	ADDR 0 23
regBIF_BX1_NBIF_GFX_ADDR_LUT_5 0 0x8e39 1 0 8
	ADDR 0 23
regBIF_BX1_NBIF_GFX_ADDR_LUT_6 0 0x8e3a 1 0 8
	ADDR 0 23
regBIF_BX1_NBIF_GFX_ADDR_LUT_7 0 0x8e3b 1 0 8
	ADDR 0 23
regBIF_BX1_NBIF_GFX_ADDR_LUT_8 0 0x8e3c 1 0 8
	ADDR 0 23
regBIF_BX1_NBIF_GFX_ADDR_LUT_9 0 0x8e3d 1 0 8
	ADDR 0 23
regBIF_BX1_NBIF_GFX_ADDR_LUT_CNTL 0 0x8e33 3 0 8
	LUT_ENABLE 0 0
	MSI_ADDR_MODE 1 1
	LUT_BC_MODE 8 8
regBIF_BX1_PCIE_DATA 0 0x800d 1 0 8
	PCIE_DATA 0 31
regBIF_BX1_PCIE_DATA2 0 0x800f 1 0 8
	PCIE_DATA2 0 31
regBIF_BX1_PCIE_INDEX 0 0x800c 1 0 8
	PCIE_INDEX 0 31
regBIF_BX1_PCIE_INDEX2 0 0x800e 1 0 8
	PCIE_INDEX2 0 31
regBIF_BX1_PCIE_INDEX2_HI 0 0x8011 1 0 8
	PCIE_INDEX2_HI 0 7
regBIF_BX1_PCIE_INDEX_HI 0 0x8010 1 0 8
	PCIE_INDEX_HI 0 7
regBIF_BX1_REMAP_HDP_MEM_FLUSH_CNTL 0 0x8e4d 1 0 8
	ADDRESS 2 18
regBIF_BX1_REMAP_HDP_REG_FLUSH_CNTL 0 0x8e4e 1 0 8
	ADDRESS 2 18
regBIF_BX1_SBIOS_SCRATCH_0 0 0x8048 1 0 8
	SBIOS_SCRATCH_0 0 31
regBIF_BX1_SBIOS_SCRATCH_1 0 0x8049 1 0 8
	SBIOS_SCRATCH_1 0 31
regBIF_BX1_SBIOS_SCRATCH_10 0 0x80ba 1 0 8
	SBIOS_SCRATCH_10 0 31
regBIF_BX1_SBIOS_SCRATCH_11 0 0x80bb 1 0 8
	SBIOS_SCRATCH_11 0 31
regBIF_BX1_SBIOS_SCRATCH_12 0 0x80bc 1 0 8
	SBIOS_SCRATCH_12 0 31
regBIF_BX1_SBIOS_SCRATCH_13 0 0x80bd 1 0 8
	SBIOS_SCRATCH_13 0 31
regBIF_BX1_SBIOS_SCRATCH_14 0 0x80be 1 0 8
	SBIOS_SCRATCH_14 0 31
regBIF_BX1_SBIOS_SCRATCH_15 0 0x80bf 1 0 8
	SBIOS_SCRATCH_15 0 31
regBIF_BX1_SBIOS_SCRATCH_2 0 0x804a 1 0 8
	SBIOS_SCRATCH_2 0 31
regBIF_BX1_SBIOS_SCRATCH_3 0 0x804b 1 0 8
	SBIOS_SCRATCH_3 0 31
regBIF_BX1_SBIOS_SCRATCH_4 0 0x80b4 1 0 8
	SBIOS_SCRATCH_4 0 31
regBIF_BX1_SBIOS_SCRATCH_5 0 0x80b5 1 0 8
	SBIOS_SCRATCH_5 0 31
regBIF_BX1_SBIOS_SCRATCH_6 0 0x80b6 1 0 8
	SBIOS_SCRATCH_6 0 31
regBIF_BX1_SBIOS_SCRATCH_7 0 0x80b7 1 0 8
	SBIOS_SCRATCH_7 0 31
regBIF_BX1_SBIOS_SCRATCH_8 0 0x80b8 1 0 8
	SBIOS_SCRATCH_8 0 31
regBIF_BX1_SBIOS_SCRATCH_9 0 0x80b9 1 0 8
	SBIOS_SCRATCH_9 0 31
regBIF_BX1_VF_DOORBELL_EN 0 0x8e45 32 0 8
	VF_DOORBELL_EN_VF0 0 0
	VF_DOORBELL_EN_VF1 1 1
	VF_DOORBELL_EN_VF2 2 2
	VF_DOORBELL_EN_VF3 3 3
	VF_DOORBELL_EN_VF4 4 4
	VF_DOORBELL_EN_VF5 5 5
	VF_DOORBELL_EN_VF6 6 6
	VF_DOORBELL_EN_VF7 7 7
	VF_DOORBELL_EN_VF8 8 8
	VF_DOORBELL_EN_VF9 9 9
	VF_DOORBELL_EN_VF10 10 10
	VF_DOORBELL_EN_VF11 11 11
	VF_DOORBELL_EN_VF12 12 12
	VF_DOORBELL_EN_VF13 13 13
	VF_DOORBELL_EN_VF14 14 14
	VF_DOORBELL_EN_VF15 15 15
	VF_DOORBELL_EN_VF16 16 16
	VF_DOORBELL_EN_VF17 17 17
	VF_DOORBELL_EN_VF18 18 18
	VF_DOORBELL_EN_VF19 19 19
	VF_DOORBELL_EN_VF20 20 20
	VF_DOORBELL_EN_VF21 21 21
	VF_DOORBELL_EN_VF22 22 22
	VF_DOORBELL_EN_VF23 23 23
	VF_DOORBELL_EN_VF24 24 24
	VF_DOORBELL_EN_VF25 25 25
	VF_DOORBELL_EN_VF26 26 26
	VF_DOORBELL_EN_VF27 27 27
	VF_DOORBELL_EN_VF28 28 28
	VF_DOORBELL_EN_VF29 29 29
	VF_DOORBELL_EN_VF30 30 30
	VF_DOORBELL_RD_LOG_DIS 31 31
regBIF_BX1_VF_DOORBELL_STATUS 0 0x8e48 31 0 8
	VF_DOORBELL_STATUS_VF0 0 0
	VF_DOORBELL_STATUS_VF1 1 1
	VF_DOORBELL_STATUS_VF2 2 2
	VF_DOORBELL_STATUS_VF3 3 3
	VF_DOORBELL_STATUS_VF4 4 4
	VF_DOORBELL_STATUS_VF5 5 5
	VF_DOORBELL_STATUS_VF6 6 6
	VF_DOORBELL_STATUS_VF7 7 7
	VF_DOORBELL_STATUS_VF8 8 8
	VF_DOORBELL_STATUS_VF9 9 9
	VF_DOORBELL_STATUS_VF10 10 10
	VF_DOORBELL_STATUS_VF11 11 11
	VF_DOORBELL_STATUS_VF12 12 12
	VF_DOORBELL_STATUS_VF13 13 13
	VF_DOORBELL_STATUS_VF14 14 14
	VF_DOORBELL_STATUS_VF15 15 15
	VF_DOORBELL_STATUS_VF16 16 16
	VF_DOORBELL_STATUS_VF17 17 17
	VF_DOORBELL_STATUS_VF18 18 18
	VF_DOORBELL_STATUS_VF19 19 19
	VF_DOORBELL_STATUS_VF20 20 20
	VF_DOORBELL_STATUS_VF21 21 21
	VF_DOORBELL_STATUS_VF22 22 22
	VF_DOORBELL_STATUS_VF23 23 23
	VF_DOORBELL_STATUS_VF24 24 24
	VF_DOORBELL_STATUS_VF25 25 25
	VF_DOORBELL_STATUS_VF26 26 26
	VF_DOORBELL_STATUS_VF27 27 27
	VF_DOORBELL_STATUS_VF28 28 28
	VF_DOORBELL_STATUS_VF29 29 29
	VF_DOORBELL_STATUS_VF30 30 30
regBIF_BX1_VF_FB_EN 0 0x8e46 31 0 8
	VF_FB_EN_VF0 0 0
	VF_FB_EN_VF1 1 1
	VF_FB_EN_VF2 2 2
	VF_FB_EN_VF3 3 3
	VF_FB_EN_VF4 4 4
	VF_FB_EN_VF5 5 5
	VF_FB_EN_VF6 6 6
	VF_FB_EN_VF7 7 7
	VF_FB_EN_VF8 8 8
	VF_FB_EN_VF9 9 9
	VF_FB_EN_VF10 10 10
	VF_FB_EN_VF11 11 11
	VF_FB_EN_VF12 12 12
	VF_FB_EN_VF13 13 13
	VF_FB_EN_VF14 14 14
	VF_FB_EN_VF15 15 15
	VF_FB_EN_VF16 16 16
	VF_FB_EN_VF17 17 17
	VF_FB_EN_VF18 18 18
	VF_FB_EN_VF19 19 19
	VF_FB_EN_VF20 20 20
	VF_FB_EN_VF21 21 21
	VF_FB_EN_VF22 22 22
	VF_FB_EN_VF23 23 23
	VF_FB_EN_VF24 24 24
	VF_FB_EN_VF25 25 25
	VF_FB_EN_VF26 26 26
	VF_FB_EN_VF27 27 27
	VF_FB_EN_VF28 28 28
	VF_FB_EN_VF29 29 29
	VF_FB_EN_VF30 30 30
regBIF_BX1_VF_FB_STATUS 0 0x8e49 31 0 8
	VF_FB_STATUS_VF0 0 0
	VF_FB_STATUS_VF1 1 1
	VF_FB_STATUS_VF2 2 2
	VF_FB_STATUS_VF3 3 3
	VF_FB_STATUS_VF4 4 4
	VF_FB_STATUS_VF5 5 5
	VF_FB_STATUS_VF6 6 6
	VF_FB_STATUS_VF7 7 7
	VF_FB_STATUS_VF8 8 8
	VF_FB_STATUS_VF9 9 9
	VF_FB_STATUS_VF10 10 10
	VF_FB_STATUS_VF11 11 11
	VF_FB_STATUS_VF12 12 12
	VF_FB_STATUS_VF13 13 13
	VF_FB_STATUS_VF14 14 14
	VF_FB_STATUS_VF15 15 15
	VF_FB_STATUS_VF16 16 16
	VF_FB_STATUS_VF17 17 17
	VF_FB_STATUS_VF18 18 18
	VF_FB_STATUS_VF19 19 19
	VF_FB_STATUS_VF20 20 20
	VF_FB_STATUS_VF21 21 21
	VF_FB_STATUS_VF22 22 22
	VF_FB_STATUS_VF23 23 23
	VF_FB_STATUS_VF24 24 24
	VF_FB_STATUS_VF25 25 25
	VF_FB_STATUS_VF26 26 26
	VF_FB_STATUS_VF27 27 27
	VF_FB_STATUS_VF28 28 28
	VF_FB_STATUS_VF29 29 29
	VF_FB_STATUS_VF30 30 30
regBIF_BX1_VF_REGWR_EN 0 0x8e44 31 0 8
	VF_REGWR_EN_VF0 0 0
	VF_REGWR_EN_VF1 1 1
	VF_REGWR_EN_VF2 2 2
	VF_REGWR_EN_VF3 3 3
	VF_REGWR_EN_VF4 4 4
	VF_REGWR_EN_VF5 5 5
	VF_REGWR_EN_VF6 6 6
	VF_REGWR_EN_VF7 7 7
	VF_REGWR_EN_VF8 8 8
	VF_REGWR_EN_VF9 9 9
	VF_REGWR_EN_VF10 10 10
	VF_REGWR_EN_VF11 11 11
	VF_REGWR_EN_VF12 12 12
	VF_REGWR_EN_VF13 13 13
	VF_REGWR_EN_VF14 14 14
	VF_REGWR_EN_VF15 15 15
	VF_REGWR_EN_VF16 16 16
	VF_REGWR_EN_VF17 17 17
	VF_REGWR_EN_VF18 18 18
	VF_REGWR_EN_VF19 19 19
	VF_REGWR_EN_VF20 20 20
	VF_REGWR_EN_VF21 21 21
	VF_REGWR_EN_VF22 22 22
	VF_REGWR_EN_VF23 23 23
	VF_REGWR_EN_VF24 24 24
	VF_REGWR_EN_VF25 25 25
	VF_REGWR_EN_VF26 26 26
	VF_REGWR_EN_VF27 27 27
	VF_REGWR_EN_VF28 28 28
	VF_REGWR_EN_VF29 29 29
	VF_REGWR_EN_VF30 30 30
regBIF_BX1_VF_REGWR_STATUS 0 0x8e47 31 0 8
	VF_REGWR_STATUS_VF0 0 0
	VF_REGWR_STATUS_VF1 1 1
	VF_REGWR_STATUS_VF2 2 2
	VF_REGWR_STATUS_VF3 3 3
	VF_REGWR_STATUS_VF4 4 4
	VF_REGWR_STATUS_VF5 5 5
	VF_REGWR_STATUS_VF6 6 6
	VF_REGWR_STATUS_VF7 7 7
	VF_REGWR_STATUS_VF8 8 8
	VF_REGWR_STATUS_VF9 9 9
	VF_REGWR_STATUS_VF10 10 10
	VF_REGWR_STATUS_VF11 11 11
	VF_REGWR_STATUS_VF12 12 12
	VF_REGWR_STATUS_VF13 13 13
	VF_REGWR_STATUS_VF14 14 14
	VF_REGWR_STATUS_VF15 15 15
	VF_REGWR_STATUS_VF16 16 16
	VF_REGWR_STATUS_VF17 17 17
	VF_REGWR_STATUS_VF18 18 18
	VF_REGWR_STATUS_VF19 19 19
	VF_REGWR_STATUS_VF20 20 20
	VF_REGWR_STATUS_VF21 21 21
	VF_REGWR_STATUS_VF22 22 22
	VF_REGWR_STATUS_VF23 23 23
	VF_REGWR_STATUS_VF24 24 24
	VF_REGWR_STATUS_VF25 25 25
	VF_REGWR_STATUS_VF26 26 26
	VF_REGWR_STATUS_VF27 27 27
	VF_REGWR_STATUS_VF28 28 28
	VF_REGWR_STATUS_VF29 29 29
	VF_REGWR_STATUS_VF30 30 30
regBIF_BX_DEV0_EPF0_VF0_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_DEV0_EPF0_VF0_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_DEV0_EPF0_VF0_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_DEV0_EPF0_VF0_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_DEV0_EPF0_VF0_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_DEV0_EPF0_VF0_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_DEV0_EPF0_VF0_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_DEV0_EPF0_VF0_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF0_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF0_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF0_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 0 0xf9 1 0 2
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF0_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 0 0xfa 1 0 2
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF0_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF0_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_DEV0_EPF0_VF0_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF0_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_DEV0_EPF0_VF0_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_DEV0_EPF0_VF0_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_DEV0_EPF0_VF0_NBIF_GFX_ADDR_LUT_BYPASS 0 0x112 1 0 2
	LUT_BYPASS 0 0
regBIF_BX_DEV0_EPF0_VF1_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_DEV0_EPF0_VF1_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_DEV0_EPF0_VF1_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_DEV0_EPF0_VF1_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_DEV0_EPF0_VF1_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_DEV0_EPF0_VF1_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_DEV0_EPF0_VF1_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_DEV0_EPF0_VF1_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF1_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF1_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF1_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 0 0xf9 1 0 2
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF1_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 0 0xfa 1 0 2
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF1_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF1_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_DEV0_EPF0_VF1_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF1_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_DEV0_EPF0_VF1_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_DEV0_EPF0_VF1_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_DEV0_EPF0_VF1_NBIF_GFX_ADDR_LUT_BYPASS 0 0x112 1 0 2
	LUT_BYPASS 0 0
regBIF_BX_DEV0_EPF0_VF2_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_DEV0_EPF0_VF2_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_DEV0_EPF0_VF2_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_DEV0_EPF0_VF2_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_DEV0_EPF0_VF2_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_DEV0_EPF0_VF2_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_DEV0_EPF0_VF2_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_DEV0_EPF0_VF2_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF2_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF2_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF2_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 0 0xf9 1 0 2
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF2_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 0 0xfa 1 0 2
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF2_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF2_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_DEV0_EPF0_VF2_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF2_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_DEV0_EPF0_VF2_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_DEV0_EPF0_VF2_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_DEV0_EPF0_VF2_NBIF_GFX_ADDR_LUT_BYPASS 0 0x112 1 0 2
	LUT_BYPASS 0 0
regBIF_BX_DEV0_EPF0_VF3_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_DEV0_EPF0_VF3_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_DEV0_EPF0_VF3_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_DEV0_EPF0_VF3_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_DEV0_EPF0_VF3_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_DEV0_EPF0_VF3_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_DEV0_EPF0_VF3_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_DEV0_EPF0_VF3_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF3_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF3_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF3_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 0 0xf9 1 0 2
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF3_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 0 0xfa 1 0 2
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF3_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF3_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_DEV0_EPF0_VF3_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF3_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_DEV0_EPF0_VF3_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_DEV0_EPF0_VF3_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_DEV0_EPF0_VF3_NBIF_GFX_ADDR_LUT_BYPASS 0 0x112 1 0 2
	LUT_BYPASS 0 0
regBIF_BX_DEV0_EPF0_VF4_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_DEV0_EPF0_VF4_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_DEV0_EPF0_VF4_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_DEV0_EPF0_VF4_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_DEV0_EPF0_VF4_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_DEV0_EPF0_VF4_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_DEV0_EPF0_VF4_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_DEV0_EPF0_VF4_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF4_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF4_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF4_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 0 0xf9 1 0 2
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF4_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 0 0xfa 1 0 2
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF4_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF4_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_DEV0_EPF0_VF4_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF4_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_DEV0_EPF0_VF4_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_DEV0_EPF0_VF4_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_DEV0_EPF0_VF4_NBIF_GFX_ADDR_LUT_BYPASS 0 0x112 1 0 2
	LUT_BYPASS 0 0
regBIF_BX_DEV0_EPF0_VF5_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_DEV0_EPF0_VF5_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_DEV0_EPF0_VF5_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_DEV0_EPF0_VF5_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_DEV0_EPF0_VF5_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_DEV0_EPF0_VF5_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_DEV0_EPF0_VF5_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_DEV0_EPF0_VF5_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF5_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF5_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF5_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 0 0xf9 1 0 2
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF5_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 0 0xfa 1 0 2
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF5_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF5_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_DEV0_EPF0_VF5_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF5_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_DEV0_EPF0_VF5_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_DEV0_EPF0_VF5_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_DEV0_EPF0_VF5_NBIF_GFX_ADDR_LUT_BYPASS 0 0x112 1 0 2
	LUT_BYPASS 0 0
regBIF_BX_DEV0_EPF0_VF6_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_DEV0_EPF0_VF6_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_DEV0_EPF0_VF6_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_DEV0_EPF0_VF6_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_DEV0_EPF0_VF6_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_DEV0_EPF0_VF6_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_DEV0_EPF0_VF6_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_DEV0_EPF0_VF6_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF6_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF6_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF6_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 0 0xf9 1 0 2
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF6_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 0 0xfa 1 0 2
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF6_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF6_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_DEV0_EPF0_VF6_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF6_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_DEV0_EPF0_VF6_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_DEV0_EPF0_VF6_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_DEV0_EPF0_VF6_NBIF_GFX_ADDR_LUT_BYPASS 0 0x112 1 0 2
	LUT_BYPASS 0 0
regBIF_BX_DEV0_EPF0_VF7_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_DEV0_EPF0_VF7_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_DEV0_EPF0_VF7_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_DEV0_EPF0_VF7_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_DEV0_EPF0_VF7_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_DEV0_EPF0_VF7_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_DEV0_EPF0_VF7_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_DEV0_EPF0_VF7_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF7_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF7_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF7_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 0 0xf9 1 0 2
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF7_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 0 0xfa 1 0 2
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF7_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF7_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_DEV0_EPF0_VF7_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF7_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_DEV0_EPF0_VF7_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_DEV0_EPF0_VF7_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_DEV0_EPF0_VF7_NBIF_GFX_ADDR_LUT_BYPASS 0 0x112 1 0 2
	LUT_BYPASS 0 0
regBIF_BX_PF0_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_PF0_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_PF0_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_PF0_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_PF0_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_PF0_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_PF0_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_PF0_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_PF0_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_PF0_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_PF0_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 0 0xf9 1 0 2
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
regBIF_BX_PF0_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 0 0xfa 1 0 2
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
regBIF_BX_PF0_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_PF0_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_PF0_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_PF0_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_PF0_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_PF0_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_PF0_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_PF0_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_PF0_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_PF0_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_PF0_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_PF0_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_PF0_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_PF0_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_PF0_NBIF_GFX_ADDR_LUT_BYPASS 0 0x112 1 0 2
	LUT_BYPASS 0 0
regBIF_BX_PF0_PARTITION_COMPUTE_CAP 0 0x161 6 0 2
	SPX_SUPPORT 0 0
	DPX_SUPPORT 1 1
	TPX_SUPPORT 2 2
	QPX_SUPPORT 3 3
	CPX_SUPPORT 4 4
	CPX_AVAILABILITY 10 17
regBIF_BX_PF0_PARTITION_COMPUTE_STATUS 0 0x163 1 0 2
	PARTITION_MODE 4 7
regBIF_BX_PF0_PARTITION_MEM_CAP 0 0x162 6 0 2
	NPS1_SUPPORT 0 0
	NPS2_SUPPORT 1 1
	NPS3_SUPPORT 2 2
	NPS4_SUPPORT 3 3
	NPS6_SUPPORT 5 5
	NPS8_SUPPORT 7 7
regBIF_BX_PF0_PARTITION_MEM_STATUS 0 0x164 2 0 2
	CHANGE_STATUE 0 3
	NPS_MODE 4 11
regBIF_BX_PF0_RSMU_DATA 0 0x1 1 0 1
	RSMU_DATA 0 31
regBIF_BX_PF0_RSMU_INDEX 0 0x0 1 0 1
	RSMU_INDEX 0 31
regBIF_BX_PF0_RSMU_INDEX_HI 0 0x2 1 0 1
	RSMU_INDEX_HI 0 7
regBIF_BX_PF1_BIF_ATOMIC_ERR_LOG 0 0x8e0c 8 0 8
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_PF1_BIF_BME_STATUS 0 0x8e0b 2 0 8
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_PF1_BIF_TRANS_PENDING 0 0x8e28 2 0 8
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_PF1_BIF_VMHV_MAILBOX 0 0x8e60 8 0 8
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_PF1_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0x8e13 1 0 8
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_PF1_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0x8e14 1 0 8
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_PF1_DOORBELL_SELFRING_GPA_APER_CNTL 0 0x8e15 3 0 8
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_PF1_GPU_HDP_FLUSH_DONE 0 0x8e27 32 0 8
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_PF1_GPU_HDP_FLUSH_REQ 0 0x8e26 32 0 8
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_PF1_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0x8e17 1 0 8
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_PF1_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 0 0x8e19 1 0 8
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
regBIF_BX_PF1_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 0 0x8e1a 1 0 8
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
regBIF_BX_PF1_HDP_REG_COHERENCY_FLUSH_CNTL 0 0x8e16 1 0 8
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_PF1_MAILBOX_CONTROL 0 0x8e5e 4 0 8
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_PF1_MAILBOX_INT_CNTL 0 0x8e5f 2 0 8
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_PF1_MAILBOX_MSGBUF_RCV_DW0 0 0x8e5a 1 0 8
	MSGBUF_DATA 0 31
regBIF_BX_PF1_MAILBOX_MSGBUF_RCV_DW1 0 0x8e5b 1 0 8
	MSGBUF_DATA 0 31
regBIF_BX_PF1_MAILBOX_MSGBUF_RCV_DW2 0 0x8e5c 1 0 8
	MSGBUF_DATA 0 31
regBIF_BX_PF1_MAILBOX_MSGBUF_RCV_DW3 0 0x8e5d 1 0 8
	MSGBUF_DATA 0 31
regBIF_BX_PF1_MAILBOX_MSGBUF_TRN_DW0 0 0x8e56 1 0 8
	MSGBUF_DATA 0 31
regBIF_BX_PF1_MAILBOX_MSGBUF_TRN_DW1 0 0x8e57 1 0 8
	MSGBUF_DATA 0 31
regBIF_BX_PF1_MAILBOX_MSGBUF_TRN_DW2 0 0x8e58 1 0 8
	MSGBUF_DATA 0 31
regBIF_BX_PF1_MAILBOX_MSGBUF_TRN_DW3 0 0x8e59 1 0 8
	MSGBUF_DATA 0 31
regBIF_BX_PF1_MM_DATA 0 0x8001 1 0 8
	MM_DATA 0 31
regBIF_BX_PF1_MM_INDEX 0 0x8000 2 0 8
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_PF1_MM_INDEX_HI 0 0x8006 1 0 8
	MM_OFFSET_HI 0 31
regBIF_BX_PF1_NBIF_GFX_ADDR_LUT_BYPASS 0 0x8e32 1 0 8
	LUT_BYPASS 0 0
regBIF_BX_PF1_PARTITION_COMPUTE_CAP 0 0x8e81 6 0 8
	SPX_SUPPORT 0 0
	DPX_SUPPORT 1 1
	TPX_SUPPORT 2 2
	QPX_SUPPORT 3 3
	CPX_SUPPORT 4 4
	CPX_AVAILABILITY 10 17
regBIF_BX_PF1_PARTITION_COMPUTE_STATUS 0 0x8e83 1 0 8
	PARTITION_MODE 4 7
regBIF_BX_PF1_PARTITION_MEM_CAP 0 0x8e82 6 0 8
	NPS1_SUPPORT 0 0
	NPS2_SUPPORT 1 1
	NPS3_SUPPORT 2 2
	NPS4_SUPPORT 3 3
	NPS6_SUPPORT 5 5
	NPS8_SUPPORT 7 7
regBIF_BX_PF1_PARTITION_MEM_STATUS 0 0x8e84 2 0 8
	CHANGE_STATUE 0 3
	NPS_MODE 4 11
regBIF_CFG_DEV0_EPF0_0_ADAPTER_ID 0 0x1000b 2 0 8
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_EPF0_0_ADAPTER_ID_W 0 0x10013 2 0 8
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_EPF0_0_BASE_ADDR_1 0 0x10004 1 0 8
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_0_BASE_ADDR_2 0 0x10005 1 0 8
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_0_BASE_ADDR_3 0 0x10006 1 0 8
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_0_BASE_ADDR_4 0 0x10007 1 0 8
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_0_BASE_ADDR_5 0 0x10008 1 0 8
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_0_BASE_ADDR_6 0 0x10009 1 0 8
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_0_BASE_CLASS 0 0x10002 1 0 8
	BASE_CLASS 0 7
regBIF_CFG_DEV0_EPF0_0_BIST 0 0x10003 3 0 8
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
regBIF_CFG_DEV0_EPF0_0_CACHE_LINE 0 0x10003 1 0 8
	CACHE_LINE_SIZE 0 7
regBIF_CFG_DEV0_EPF0_0_CAP_PTR 0 0x1000d 1 0 8
	CAP_PTR 0 7
regBIF_CFG_DEV0_EPF0_0_CARDBUS_CIS_PTR 0 0x1000a 1 0 8
	CARDBUS_CIS_PTR 0 31
regBIF_CFG_DEV0_EPF0_0_COMMAND 0 0x10001 11 0 8
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
regBIF_CFG_DEV0_EPF0_0_DATA_LINK_FEATURE_CAP 0 0x10101 2 0 8
	LOCAL_DLF_SUPPORTED 0 22
	DLF_EXCHANGE_ENABLE 31 31
regBIF_CFG_DEV0_EPF0_0_DATA_LINK_FEATURE_STATUS 0 0x10102 2 0 8
	REMOTE_DLF_SUPPORTED 0 22
	REMOTE_DLF_SUPPORTED_VALID 31 31
regBIF_CFG_DEV0_EPF0_0_DEVICE_CAP 0 0x1001a 10 0 8
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
regBIF_CFG_DEV0_EPF0_0_DEVICE_CAP2 0 0x10022 20 0 8
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF0_0_DEVICE_CNTL 0 0x1001b 12 0 8
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
regBIF_CFG_DEV0_EPF0_0_DEVICE_CNTL2 0 0x10023 12 0 8
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
regBIF_CFG_DEV0_EPF0_0_DEVICE_ID 0 0x10000 1 0 8
	DEVICE_ID 0 15
regBIF_CFG_DEV0_EPF0_0_DEVICE_STATUS 0 0x1001b 7 0 8
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
regBIF_CFG_DEV0_EPF0_0_DEVICE_STATUS2 0 0x10023 1 0 8
	RESERVED 0 15
regBIF_CFG_DEV0_EPF0_0_HEADER 0 0x10003 2 0 8
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
regBIF_CFG_DEV0_EPF0_0_INTERRUPT_LINE 0 0x1000f 1 0 8
	INTERRUPT_LINE 0 7
regBIF_CFG_DEV0_EPF0_0_INTERRUPT_PIN 0 0x1000f 1 0 8
	INTERRUPT_PIN 0 7
regBIF_CFG_DEV0_EPF0_0_LANE_0_EQUALIZATION_CNTL_16GT 0 0x1010c 2 0 8
	LANE_0_DSP_16GT_TX_PRESET 0 3
	LANE_0_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF0_0_LANE_0_MARGINING_LANE_CNTL 0 0x10116 4 0 8
	LANE_0_RECEIVER_NUMBER 0 2
	LANE_0_MARGIN_TYPE 3 5
	LANE_0_USAGE_MODEL 6 6
	LANE_0_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_0_MARGINING_LANE_STATUS 0 0x10116 4 0 8
	LANE_0_RECEIVER_NUMBER_STATUS 0 2
	LANE_0_MARGIN_TYPE_STATUS 3 5
	LANE_0_USAGE_MODEL_STATUS 6 6
	LANE_0_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_10_EQUALIZATION_CNTL_16GT 0 0x1010e 2 0 8
	LANE_10_DSP_16GT_TX_PRESET 0 3
	LANE_10_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF0_0_LANE_10_MARGINING_LANE_CNTL 0 0x10120 4 0 8
	LANE_10_RECEIVER_NUMBER 0 2
	LANE_10_MARGIN_TYPE 3 5
	LANE_10_USAGE_MODEL 6 6
	LANE_10_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_10_MARGINING_LANE_STATUS 0 0x10120 4 0 8
	LANE_10_RECEIVER_NUMBER_STATUS 0 2
	LANE_10_MARGIN_TYPE_STATUS 3 5
	LANE_10_USAGE_MODEL_STATUS 6 6
	LANE_10_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_11_EQUALIZATION_CNTL_16GT 0 0x1010e 2 0 8
	LANE_11_DSP_16GT_TX_PRESET 0 3
	LANE_11_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF0_0_LANE_11_MARGINING_LANE_CNTL 0 0x10121 4 0 8
	LANE_11_RECEIVER_NUMBER 0 2
	LANE_11_MARGIN_TYPE 3 5
	LANE_11_USAGE_MODEL 6 6
	LANE_11_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_11_MARGINING_LANE_STATUS 0 0x10121 4 0 8
	LANE_11_RECEIVER_NUMBER_STATUS 0 2
	LANE_11_MARGIN_TYPE_STATUS 3 5
	LANE_11_USAGE_MODEL_STATUS 6 6
	LANE_11_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_12_EQUALIZATION_CNTL_16GT 0 0x1010f 2 0 8
	LANE_12_DSP_16GT_TX_PRESET 0 3
	LANE_12_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF0_0_LANE_12_MARGINING_LANE_CNTL 0 0x10122 4 0 8
	LANE_12_RECEIVER_NUMBER 0 2
	LANE_12_MARGIN_TYPE 3 5
	LANE_12_USAGE_MODEL 6 6
	LANE_12_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_12_MARGINING_LANE_STATUS 0 0x10122 4 0 8
	LANE_12_RECEIVER_NUMBER_STATUS 0 2
	LANE_12_MARGIN_TYPE_STATUS 3 5
	LANE_12_USAGE_MODEL_STATUS 6 6
	LANE_12_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_13_EQUALIZATION_CNTL_16GT 0 0x1010f 2 0 8
	LANE_13_DSP_16GT_TX_PRESET 0 3
	LANE_13_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF0_0_LANE_13_MARGINING_LANE_CNTL 0 0x10123 4 0 8
	LANE_13_RECEIVER_NUMBER 0 2
	LANE_13_MARGIN_TYPE 3 5
	LANE_13_USAGE_MODEL 6 6
	LANE_13_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_13_MARGINING_LANE_STATUS 0 0x10123 4 0 8
	LANE_13_RECEIVER_NUMBER_STATUS 0 2
	LANE_13_MARGIN_TYPE_STATUS 3 5
	LANE_13_USAGE_MODEL_STATUS 6 6
	LANE_13_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_14_EQUALIZATION_CNTL_16GT 0 0x1010f 2 0 8
	LANE_14_DSP_16GT_TX_PRESET 0 3
	LANE_14_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF0_0_LANE_14_MARGINING_LANE_CNTL 0 0x10124 4 0 8
	LANE_14_RECEIVER_NUMBER 0 2
	LANE_14_MARGIN_TYPE 3 5
	LANE_14_USAGE_MODEL 6 6
	LANE_14_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_14_MARGINING_LANE_STATUS 0 0x10124 4 0 8
	LANE_14_RECEIVER_NUMBER_STATUS 0 2
	LANE_14_MARGIN_TYPE_STATUS 3 5
	LANE_14_USAGE_MODEL_STATUS 6 6
	LANE_14_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_15_EQUALIZATION_CNTL_16GT 0 0x1010f 2 0 8
	LANE_15_DSP_16GT_TX_PRESET 0 3
	LANE_15_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF0_0_LANE_15_MARGINING_LANE_CNTL 0 0x10125 4 0 8
	LANE_15_RECEIVER_NUMBER 0 2
	LANE_15_MARGIN_TYPE 3 5
	LANE_15_USAGE_MODEL 6 6
	LANE_15_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_15_MARGINING_LANE_STATUS 0 0x10125 4 0 8
	LANE_15_RECEIVER_NUMBER_STATUS 0 2
	LANE_15_MARGIN_TYPE_STATUS 3 5
	LANE_15_USAGE_MODEL_STATUS 6 6
	LANE_15_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_1_EQUALIZATION_CNTL_16GT 0 0x1010c 2 0 8
	LANE_1_DSP_16GT_TX_PRESET 0 3
	LANE_1_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF0_0_LANE_1_MARGINING_LANE_CNTL 0 0x10117 4 0 8
	LANE_1_RECEIVER_NUMBER 0 2
	LANE_1_MARGIN_TYPE 3 5
	LANE_1_USAGE_MODEL 6 6
	LANE_1_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_1_MARGINING_LANE_STATUS 0 0x10117 4 0 8
	LANE_1_RECEIVER_NUMBER_STATUS 0 2
	LANE_1_MARGIN_TYPE_STATUS 3 5
	LANE_1_USAGE_MODEL_STATUS 6 6
	LANE_1_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_2_EQUALIZATION_CNTL_16GT 0 0x1010c 2 0 8
	LANE_2_DSP_16GT_TX_PRESET 0 3
	LANE_2_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF0_0_LANE_2_MARGINING_LANE_CNTL 0 0x10118 4 0 8
	LANE_2_RECEIVER_NUMBER 0 2
	LANE_2_MARGIN_TYPE 3 5
	LANE_2_USAGE_MODEL 6 6
	LANE_2_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_2_MARGINING_LANE_STATUS 0 0x10118 4 0 8
	LANE_2_RECEIVER_NUMBER_STATUS 0 2
	LANE_2_MARGIN_TYPE_STATUS 3 5
	LANE_2_USAGE_MODEL_STATUS 6 6
	LANE_2_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_3_EQUALIZATION_CNTL_16GT 0 0x1010c 2 0 8
	LANE_3_DSP_16GT_TX_PRESET 0 3
	LANE_3_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF0_0_LANE_3_MARGINING_LANE_CNTL 0 0x10119 4 0 8
	LANE_3_RECEIVER_NUMBER 0 2
	LANE_3_MARGIN_TYPE 3 5
	LANE_3_USAGE_MODEL 6 6
	LANE_3_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_3_MARGINING_LANE_STATUS 0 0x10119 4 0 8
	LANE_3_RECEIVER_NUMBER_STATUS 0 2
	LANE_3_MARGIN_TYPE_STATUS 3 5
	LANE_3_USAGE_MODEL_STATUS 6 6
	LANE_3_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_4_EQUALIZATION_CNTL_16GT 0 0x1010d 2 0 8
	LANE_4_DSP_16GT_TX_PRESET 0 3
	LANE_4_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF0_0_LANE_4_MARGINING_LANE_CNTL 0 0x1011a 4 0 8
	LANE_4_RECEIVER_NUMBER 0 2
	LANE_4_MARGIN_TYPE 3 5
	LANE_4_USAGE_MODEL 6 6
	LANE_4_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_4_MARGINING_LANE_STATUS 0 0x1011a 4 0 8
	LANE_4_RECEIVER_NUMBER_STATUS 0 2
	LANE_4_MARGIN_TYPE_STATUS 3 5
	LANE_4_USAGE_MODEL_STATUS 6 6
	LANE_4_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_5_EQUALIZATION_CNTL_16GT 0 0x1010d 2 0 8
	LANE_5_DSP_16GT_TX_PRESET 0 3
	LANE_5_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF0_0_LANE_5_MARGINING_LANE_CNTL 0 0x1011b 4 0 8
	LANE_5_RECEIVER_NUMBER 0 2
	LANE_5_MARGIN_TYPE 3 5
	LANE_5_USAGE_MODEL 6 6
	LANE_5_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_5_MARGINING_LANE_STATUS 0 0x1011b 4 0 8
	LANE_5_RECEIVER_NUMBER_STATUS 0 2
	LANE_5_MARGIN_TYPE_STATUS 3 5
	LANE_5_USAGE_MODEL_STATUS 6 6
	LANE_5_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_6_EQUALIZATION_CNTL_16GT 0 0x1010d 2 0 8
	LANE_6_DSP_16GT_TX_PRESET 0 3
	LANE_6_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF0_0_LANE_6_MARGINING_LANE_CNTL 0 0x1011c 4 0 8
	LANE_6_RECEIVER_NUMBER 0 2
	LANE_6_MARGIN_TYPE 3 5
	LANE_6_USAGE_MODEL 6 6
	LANE_6_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_6_MARGINING_LANE_STATUS 0 0x1011c 4 0 8
	LANE_6_RECEIVER_NUMBER_STATUS 0 2
	LANE_6_MARGIN_TYPE_STATUS 3 5
	LANE_6_USAGE_MODEL_STATUS 6 6
	LANE_6_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_7_EQUALIZATION_CNTL_16GT 0 0x1010d 2 0 8
	LANE_7_DSP_16GT_TX_PRESET 0 3
	LANE_7_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF0_0_LANE_7_MARGINING_LANE_CNTL 0 0x1011d 4 0 8
	LANE_7_RECEIVER_NUMBER 0 2
	LANE_7_MARGIN_TYPE 3 5
	LANE_7_USAGE_MODEL 6 6
	LANE_7_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_7_MARGINING_LANE_STATUS 0 0x1011d 4 0 8
	LANE_7_RECEIVER_NUMBER_STATUS 0 2
	LANE_7_MARGIN_TYPE_STATUS 3 5
	LANE_7_USAGE_MODEL_STATUS 6 6
	LANE_7_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_8_EQUALIZATION_CNTL_16GT 0 0x1010e 2 0 8
	LANE_8_DSP_16GT_TX_PRESET 0 3
	LANE_8_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF0_0_LANE_8_MARGINING_LANE_CNTL 0 0x1011e 4 0 8
	LANE_8_RECEIVER_NUMBER 0 2
	LANE_8_MARGIN_TYPE 3 5
	LANE_8_USAGE_MODEL 6 6
	LANE_8_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_8_MARGINING_LANE_STATUS 0 0x1011e 4 0 8
	LANE_8_RECEIVER_NUMBER_STATUS 0 2
	LANE_8_MARGIN_TYPE_STATUS 3 5
	LANE_8_USAGE_MODEL_STATUS 6 6
	LANE_8_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_9_EQUALIZATION_CNTL_16GT 0 0x1010e 2 0 8
	LANE_9_DSP_16GT_TX_PRESET 0 3
	LANE_9_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF0_0_LANE_9_MARGINING_LANE_CNTL 0 0x1011f 4 0 8
	LANE_9_RECEIVER_NUMBER 0 2
	LANE_9_MARGIN_TYPE 3 5
	LANE_9_USAGE_MODEL 6 6
	LANE_9_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_9_MARGINING_LANE_STATUS 0 0x1011f 4 0 8
	LANE_9_RECEIVER_NUMBER_STATUS 0 2
	LANE_9_MARGIN_TYPE_STATUS 3 5
	LANE_9_USAGE_MODEL_STATUS 6 6
	LANE_9_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF0_0_LATENCY 0 0x10003 1 0 8
	LATENCY_TIMER 0 7
regBIF_CFG_DEV0_EPF0_0_LINK_CAP 0 0x1001c 11 0 8
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
regBIF_CFG_DEV0_EPF0_0_LINK_CAP2 0 0x10024 7 0 8
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF0_0_LINK_CAP_16GT 0 0x10105 1 0 8
	RESERVED 0 31
regBIF_CFG_DEV0_EPF0_0_LINK_CAP_32GT 0 0x10141 6 0 8
	EQ_BYPASS_TO_HIGHEST_RATE_SUPPORTED 0 0
	NO_EQ_NEEDED_SUPPORTED 1 1
	MODIFIED_TS_USAGE_MODE0_SUPPORTED 8 8
	MODIFIED_TS_USAGE_MODE1_SUPPORTED 9 9
	MODIFIED_TS_USAGE_MODE2_SUPPORTED 10 10
	MODIFIED_TS_RESERVED_USAGE_MODES 11 15
regBIF_CFG_DEV0_EPF0_0_LINK_CNTL 0 0x1001d 12 0 8
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
regBIF_CFG_DEV0_EPF0_0_LINK_CNTL2 0 0x10025 8 0 8
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
regBIF_CFG_DEV0_EPF0_0_LINK_CNTL_16GT 0 0x10106 1 0 8
	RESERVED 0 31
regBIF_CFG_DEV0_EPF0_0_LINK_CNTL_32GT 0 0x10142 3 0 8
	EQ_BYPASS_TO_HIGHEST_RATE_DIS 0 0
	NO_EQ_NEEDED_DIS 1 1
	MODIFIED_TS_USAGE_MODE_SEL 8 10
regBIF_CFG_DEV0_EPF0_0_LINK_STATUS 0 0x1001d 7 0 8
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
regBIF_CFG_DEV0_EPF0_0_LINK_STATUS2 0 0x10025 11 0 8
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
regBIF_CFG_DEV0_EPF0_0_LINK_STATUS_16GT 0 0x10107 5 0 8
	EQUALIZATION_COMPLETE_16GT 0 0
	EQUALIZATION_PHASE1_SUCCESS_16GT 1 1
	EQUALIZATION_PHASE2_SUCCESS_16GT 2 2
	EQUALIZATION_PHASE3_SUCCESS_16GT 3 3
	LINK_EQUALIZATION_REQUEST_16GT 4 4
regBIF_CFG_DEV0_EPF0_0_LINK_STATUS_32GT 0 0x10143 10 0 8
	EQUALIZATION_COMPLETE_32GT 0 0
	EQUALIZATION_PHASE1_SUCCESS_32GT 1 1
	EQUALIZATION_PHASE2_SUCCESS_32GT 2 2
	EQUALIZATION_PHASE3_SUCCESS_32GT 3 3
	LINK_EQUALIZATION_REQUEST_32GT 4 4
	MODIFIED_TS_RECEIVED 5 5
	RECEIVED_ENHANCED_LINK_BEHAVIOR_CNTL 6 7
	TRANSMITTER_PRECODING_ON 8 8
	TRANSMITTER_PRECODE_REQUEST 9 9
	NO_EQ_NEEDED_RECEIVED 10 10
regBIF_CFG_DEV0_EPF0_0_LOCAL_PARITY_MISMATCH_STATUS_16GT 0 0x10108 1 0 8
	LOCAL_PARITY_MISMATCH_STATUS_BITS 0 15
regBIF_CFG_DEV0_EPF0_0_MARGINING_PORT_CAP 0 0x10115 1 0 8
	MARGINING_USES_SOFTWARE 0 0
regBIF_CFG_DEV0_EPF0_0_MARGINING_PORT_STATUS 0 0x10115 2 0 8
	MARGINING_READY 0 0
	MARGINING_SOFTWARE_READY 1 1
regBIF_CFG_DEV0_EPF0_0_MAX_LATENCY 0 0x1000f 1 0 8
	MAX_LAT 0 7
regBIF_CFG_DEV0_EPF0_0_MIN_GRANT 0 0x1000f 1 0 8
	MIN_GNT 0 7
regBIF_CFG_DEV0_EPF0_0_MSIX_CAP_LIST 0 0x10030 2 0 8
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_0_MSIX_MSG_CNTL 0 0x10030 3 0 8
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
regBIF_CFG_DEV0_EPF0_0_MSIX_PBA 0 0x10032 2 0 8
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
regBIF_CFG_DEV0_EPF0_0_MSIX_TABLE 0 0x10031 2 0 8
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
regBIF_CFG_DEV0_EPF0_0_MSI_CAP_LIST 0 0x10028 2 0 8
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_0_MSI_EXT_MSG_DATA 0 0x1002a 1 0 8
	MSI_EXT_DATA 0 15
regBIF_CFG_DEV0_EPF0_0_MSI_EXT_MSG_DATA_64 0 0x1002b 1 0 8
	MSI_EXT_DATA_64 0 15
regBIF_CFG_DEV0_EPF0_0_MSI_MASK 0 0x1002b 1 0 8
	MSI_MASK 0 31
regBIF_CFG_DEV0_EPF0_0_MSI_MASK_64 0 0x1002c 1 0 8
	MSI_MASK_64 0 31
regBIF_CFG_DEV0_EPF0_0_MSI_MSG_ADDR_HI 0 0x1002a 1 0 8
	MSI_MSG_ADDR_HI 0 31
regBIF_CFG_DEV0_EPF0_0_MSI_MSG_ADDR_LO 0 0x10029 1 0 8
	MSI_MSG_ADDR_LO 2 31
regBIF_CFG_DEV0_EPF0_0_MSI_MSG_CNTL 0 0x10028 7 0 8
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
regBIF_CFG_DEV0_EPF0_0_MSI_MSG_DATA 0 0x1002a 1 0 8
	MSI_DATA 0 15
regBIF_CFG_DEV0_EPF0_0_MSI_MSG_DATA_64 0 0x1002b 1 0 8
	MSI_DATA_64 0 15
regBIF_CFG_DEV0_EPF0_0_MSI_PENDING 0 0x1002c 1 0 8
	MSI_PENDING 0 31
regBIF_CFG_DEV0_EPF0_0_MSI_PENDING_64 0 0x1002d 1 0 8
	MSI_PENDING_64 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_ACS_CAP 0 0x100a9 9 0 8
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	ENHANCED_CAPABILITY 7 7
	EGRESS_CONTROL_VECTOR_SIZE 8 15
regBIF_CFG_DEV0_EPF0_0_PCIE_ACS_CNTL 0 0x100a9 11 0 8
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
	IO_REQUEST_BLOCKING_EN 7 7
	DSP_MEMORY_TARGET_ACCESS_CNTL 8 9
	USP_MEMORY_TARGET_ACCESS_CNTL 10 11
	UNCLAIMED_REQUEST_REDIRECT_CNTL 12 12
regBIF_CFG_DEV0_EPF0_0_PCIE_ACS_ENH_CAP_LIST 0 0x100a8 3 0 8
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_0_PCIE_ADV_ERR_CAP_CNTL 0 0x1005a 9 0 8
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
regBIF_CFG_DEV0_EPF0_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x10054 3 0 8
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_0_PCIE_ARI_CAP 0 0x100cb 3 0 8
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
regBIF_CFG_DEV0_EPF0_0_PCIE_ARI_CNTL 0 0x100cb 3 0 8
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
regBIF_CFG_DEV0_EPF0_0_PCIE_ARI_ENH_CAP_LIST 0 0x100ca 3 0 8
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_0_PCIE_ATS_CAP 0 0x100ad 4 0 8
	INVALIDATE_Q_DEPTH 0 4
	PAGE_ALIGNED_REQUEST 5 5
	GLOBAL_INVALIDATE_SUPPORTED 6 6
	RELAXED_ORDERING_SUPPORTED 7 7
regBIF_CFG_DEV0_EPF0_0_PCIE_ATS_CNTL 0 0x100ad 2 0 8
	STU 0 4
	ATC_ENABLE 15 15
regBIF_CFG_DEV0_EPF0_0_PCIE_ATS_ENH_CAP_LIST 0 0x100ac 3 0 8
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_0_PCIE_BAR1_CAP 0 0x10081 1 0 8
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF0_0_PCIE_BAR1_CNTL 0 0x10082 4 0 8
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF0_0_PCIE_BAR2_CAP 0 0x10083 1 0 8
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF0_0_PCIE_BAR2_CNTL 0 0x10084 4 0 8
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF0_0_PCIE_BAR3_CAP 0 0x10085 1 0 8
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF0_0_PCIE_BAR3_CNTL 0 0x10086 4 0 8
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF0_0_PCIE_BAR4_CAP 0 0x10087 1 0 8
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF0_0_PCIE_BAR4_CNTL 0 0x10088 4 0 8
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF0_0_PCIE_BAR5_CAP 0 0x10089 1 0 8
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF0_0_PCIE_BAR5_CNTL 0 0x1008a 4 0 8
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF0_0_PCIE_BAR6_CAP 0 0x1008b 1 0 8
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF0_0_PCIE_BAR6_CNTL 0 0x1008c 4 0 8
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF0_0_PCIE_BAR_ENH_CAP_LIST 0 0x10080 3 0 8
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_0_PCIE_CAP 0 0x10019 4 0 8
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
regBIF_CFG_DEV0_EPF0_0_PCIE_CAP_LIST 0 0x10019 2 0 8
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_0_PCIE_CORR_ERR_MASK 0 0x10059 8 0 8
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
regBIF_CFG_DEV0_EPF0_0_PCIE_CORR_ERR_STATUS 0 0x10058 8 0 8
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
regBIF_CFG_DEV0_EPF0_0_PCIE_DEV_SERIAL_NUM_DW1 0 0x10051 1 0 8
	SERIAL_NUMBER_LO 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_DEV_SERIAL_NUM_DW2 0 0x10052 1 0 8
	SERIAL_NUMBER_HI 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST 0 0x10050 3 0 8
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_0_PCIE_DLF_ENH_CAP_LIST 0 0x10100 3 0 8
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_0_PCIE_DPA_CAP 0 0x10095 5 0 8
	SUBSTATE_MAX 0 4
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
regBIF_CFG_DEV0_EPF0_0_PCIE_DPA_CNTL 0 0x10097 1 0 8
	SUBSTATE_CNTL 0 4
regBIF_CFG_DEV0_EPF0_0_PCIE_DPA_ENH_CAP_LIST 0 0x10094 3 0 8
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_0_PCIE_DPA_LATENCY_INDICATOR 0 0x10096 1 0 8
	TRANS_LAT_INDICATOR_BITS 0 7
regBIF_CFG_DEV0_EPF0_0_PCIE_DPA_STATUS 0 0x10097 2 0 8
	SUBSTATE_STATUS 0 4
	SUBSTATE_CNTL_ENABLED 8 8
regBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 0 0x10098 1 0 8
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 0 0x10098 1 0 8
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 0 0x10098 1 0 8
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 0 0x10098 1 0 8
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 0 0x10099 1 0 8
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 0 0x10099 1 0 8
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 0 0x10099 1 0 8
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 0 0x10099 1 0 8
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF0_0_PCIE_HDR_LOG0 0 0x1005b 1 0 8
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_HDR_LOG1 0 0x1005c 1 0 8
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_HDR_LOG2 0 0x1005d 1 0 8
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_HDR_LOG3 0 0x1005e 1 0 8
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_0_EQUALIZATION_CNTL 0 0x1009f 4 0 8
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_10_EQUALIZATION_CNTL 0 0x100a4 4 0 8
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_11_EQUALIZATION_CNTL 0 0x100a4 4 0 8
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_12_EQUALIZATION_CNTL 0 0x100a5 4 0 8
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_13_EQUALIZATION_CNTL 0 0x100a5 4 0 8
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_14_EQUALIZATION_CNTL 0 0x100a6 4 0 8
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_15_EQUALIZATION_CNTL 0 0x100a6 4 0 8
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_1_EQUALIZATION_CNTL 0 0x1009f 4 0 8
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_2_EQUALIZATION_CNTL 0 0x100a0 4 0 8
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_3_EQUALIZATION_CNTL 0 0x100a0 4 0 8
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_4_EQUALIZATION_CNTL 0 0x100a1 4 0 8
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_5_EQUALIZATION_CNTL 0 0x100a1 4 0 8
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_6_EQUALIZATION_CNTL 0 0x100a2 4 0 8
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_7_EQUALIZATION_CNTL 0 0x100a2 4 0 8
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_8_EQUALIZATION_CNTL 0 0x100a3 4 0 8
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_9_EQUALIZATION_CNTL 0 0x100a3 4 0 8
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_ERROR_STATUS 0 0x1009e 1 0 8
	LANE_ERROR_STATUS_BITS 0 15
regBIF_CFG_DEV0_EPF0_0_PCIE_LINK_CNTL3 0 0x1009d 3 0 8
	PERFORM_EQUALIZATION 0 0
	LINK_EQUALIZATION_REQ_INT_EN 1 1
	ENABLE_LOWER_SKP_OS_GEN 9 15
regBIF_CFG_DEV0_EPF0_0_PCIE_LTR_CAP 0 0x100c9 4 0 8
	LTR_MAX_S_LATENCY_VALUE 0 9
	LTR_MAX_S_LATENCY_SCALE 10 12
	LTR_MAX_NS_LATENCY_VALUE 16 25
	LTR_MAX_NS_LATENCY_SCALE 26 28
regBIF_CFG_DEV0_EPF0_0_PCIE_LTR_ENH_CAP_LIST 0 0x100c8 3 0 8
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_0_PCIE_MARGINING_ENH_CAP_LIST 0 0x10114 3 0 8
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_0_PCIE_MC_ADDR0 0 0x100be 2 0 8
	MC_INDEX_POS 0 5
	MC_BASE_ADDR_0 12 31
regBIF_CFG_DEV0_EPF0_0_PCIE_MC_ADDR1 0 0x100bf 1 0 8
	MC_BASE_ADDR_1 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_MC_BLOCK_ALL0 0 0x100c2 1 0 8
	MC_BLOCK_ALL_0 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_MC_BLOCK_ALL1 0 0x100c3 1 0 8
	MC_BLOCK_ALL_1 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_MC_BLOCK_UNTRANSLATED_0 0 0x100c4 1 0 8
	MC_BLOCK_UNTRANSLATED_0 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_MC_BLOCK_UNTRANSLATED_1 0 0x100c5 1 0 8
	MC_BLOCK_UNTRANSLATED_1 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_MC_CAP 0 0x100bd 3 0 8
	MC_MAX_GROUP 0 5
	MC_WIN_SIZE_REQ 8 13
	MC_ECRC_REGEN_SUPP 15 15
regBIF_CFG_DEV0_EPF0_0_PCIE_MC_CNTL 0 0x100bd 2 0 8
	MC_NUM_GROUP 0 5
	MC_ENABLE 15 15
regBIF_CFG_DEV0_EPF0_0_PCIE_MC_ENH_CAP_LIST 0 0x100bc 3 0 8
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_0_PCIE_MC_RCV0 0 0x100c0 1 0 8
	MC_RECEIVE_0 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_MC_RCV1 0 0x100c1 1 0 8
	MC_RECEIVE_1 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_OUTSTAND_PAGE_REQ_ALLOC 0 0x100b3 1 0 8
	OUTSTAND_PAGE_REQ_ALLOC 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_OUTSTAND_PAGE_REQ_CAPACITY 0 0x100b2 1 0 8
	OUTSTAND_PAGE_REQ_CAPACITY 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_PAGE_REQ_CNTL 0 0x100b1 2 0 8
	PRI_ENABLE 0 0
	PRI_RESET 1 1
regBIF_CFG_DEV0_EPF0_0_PCIE_PAGE_REQ_ENH_CAP_LIST 0 0x100b0 3 0 8
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_0_PCIE_PAGE_REQ_STATUS 0 0x100b1 4 0 8
	RESPONSE_FAILURE 0 0
	UNEXPECTED_PAGE_REQ_GRP_INDEX 1 1
	STOPPED 8 8
	PRG_RESPONSE_PASID_REQUIRED 15 15
regBIF_CFG_DEV0_EPF0_0_PCIE_PASID_CAP 0 0x100b5 3 0 8
	PASID_EXE_PERMISSION_SUPPORTED 1 1
	PASID_PRIV_MODE_SUPPORTED 2 2
	MAX_PASID_WIDTH 8 12
regBIF_CFG_DEV0_EPF0_0_PCIE_PASID_CNTL 0 0x100b5 3 0 8
	PASID_ENABLE 0 0
	PASID_EXE_PERMISSION_ENABLE 1 1
	PASID_PRIV_MODE_SUPPORTED_ENABLE 2 2
regBIF_CFG_DEV0_EPF0_0_PCIE_PASID_ENH_CAP_LIST 0 0x100b4 3 0 8
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_0_PCIE_PHY_16GT_ENH_CAP_LIST 0 0x10104 3 0 8
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_0_PCIE_PORT_VC_CAP_REG1 0 0x10045 4 0 8
	EXT_VC_COUNT 0 2
	LOW_PRIORITY_EXT_VC_COUNT 4 6
	REF_CLK 8 9
	PORT_ARB_TABLE_ENTRY_SIZE 10 11
regBIF_CFG_DEV0_EPF0_0_PCIE_PORT_VC_CAP_REG2 0 0x10046 2 0 8
	VC_ARB_CAP 0 7
	VC_ARB_TABLE_OFFSET 24 31
regBIF_CFG_DEV0_EPF0_0_PCIE_PORT_VC_CNTL 0 0x10047 2 0 8
	LOAD_VC_ARB_TABLE 0 0
	VC_ARB_SELECT 1 3
regBIF_CFG_DEV0_EPF0_0_PCIE_PORT_VC_STATUS 0 0x10047 1 0 8
	VC_ARB_TABLE_STATUS 0 0
regBIF_CFG_DEV0_EPF0_0_PCIE_PWR_BUDGET_CAP 0 0x10093 1 0 8
	SYSTEM_ALLOCATED 0 0
regBIF_CFG_DEV0_EPF0_0_PCIE_PWR_BUDGET_DATA 0 0x10092 6 0 8
	BASE_POWER 0 7
	DATA_SCALE 8 9
	PM_SUB_STATE 10 12
	PM_STATE 13 14
	TYPE 15 17
	POWER_RAIL 18 20
regBIF_CFG_DEV0_EPF0_0_PCIE_PWR_BUDGET_DATA_SELECT 0 0x10091 1 0 8
	DATA_SELECT 0 7
regBIF_CFG_DEV0_EPF0_0_PCIE_PWR_BUDGET_ENH_CAP_LIST 0 0x10090 3 0 8
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_0_PCIE_SECONDARY_ENH_CAP_LIST 0 0x1009c 3 0 8
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_CAP 0 0x100cd 4 0 8
	SRIOV_VF_MIGRATION_CAP 0 0
	SRIOV_ARI_CAP_HIERARCHY_PRESERVED 1 1
	SRIOV_VF_TEN_BIT_TAG_REQUESTER_SUPPORTED 2 2
	SRIOV_VF_MIGRATION_INTR_MSG_NUM 21 31
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_CONTROL 0 0x100ce 6 0 8
	SRIOV_VF_ENABLE 0 0
	SRIOV_VF_MIGRATION_ENABLE 1 1
	SRIOV_VF_MIGRATION_INTR_ENABLE 2 2
	SRIOV_VF_MSE 3 3
	SRIOV_ARI_CAP_HIERARCHY 4 4
	SRIOV_VF_TEN_BIT_TAG_REQUESTER_ENABLE 5 5
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_ENH_CAP_LIST 0 0x100cc 3 0 8
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_FIRST_VF_OFFSET 0 0x100d1 1 0 8
	SRIOV_FIRST_VF_OFFSET 0 15
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_FUNC_DEP_LINK 0 0x100d0 1 0 8
	SRIOV_FUNC_DEP_LINK 0 7
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_INITIAL_VFS 0 0x100cf 1 0 8
	SRIOV_INITIAL_VFS 0 15
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_NUM_VFS 0 0x100d0 1 0 8
	SRIOV_NUM_VFS 0 15
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_STATUS 0 0x100ce 1 0 8
	SRIOV_VF_MIGRATION_STATUS 0 0
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_SUPPORTED_PAGE_SIZE 0 0x100d3 1 0 8
	SRIOV_SUPPORTED_PAGE_SIZE 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_SYSTEM_PAGE_SIZE 0 0x100d4 1 0 8
	SRIOV_SYSTEM_PAGE_SIZE 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_TOTAL_VFS 0 0x100cf 1 0 8
	SRIOV_TOTAL_VFS 0 15
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_VF_BASE_ADDR_0 0 0x100d5 1 0 8
	VF_BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_VF_BASE_ADDR_1 0 0x100d6 1 0 8
	VF_BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_VF_BASE_ADDR_2 0 0x100d7 1 0 8
	VF_BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_VF_BASE_ADDR_3 0 0x100d8 1 0 8
	VF_BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_VF_BASE_ADDR_4 0 0x100d9 1 0 8
	VF_BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_VF_BASE_ADDR_5 0 0x100da 1 0 8
	VF_BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_VF_DEVICE_ID 0 0x100d2 1 0 8
	SRIOV_VF_DEVICE_ID 0 15
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET 0 0x100db 2 0 8
	SRIOV_VF_MIGRATION_STATE_BIR 0 2
	SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET 3 31
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_VF_STRIDE 0 0x100d1 1 0 8
	SRIOV_VF_STRIDE 0 15
regBIF_CFG_DEV0_EPF0_0_PCIE_TLP_PREFIX_LOG0 0 0x10062 1 0 8
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_TLP_PREFIX_LOG1 0 0x10063 1 0 8
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_TLP_PREFIX_LOG2 0 0x10064 1 0 8
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_TLP_PREFIX_LOG3 0 0x10065 1 0 8
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_UNCORR_ERR_MASK 0 0x10056 17 0 8
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
regBIF_CFG_DEV0_EPF0_0_PCIE_UNCORR_ERR_SEVERITY 0 0x10057 17 0 8
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
regBIF_CFG_DEV0_EPF0_0_PCIE_UNCORR_ERR_STATUS 0 0x10055 17 0 8
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
regBIF_CFG_DEV0_EPF0_0_PCIE_VC0_RESOURCE_CAP 0 0x10048 4 0 8
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 22
	PORT_ARB_TABLE_OFFSET 24 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VC0_RESOURCE_CNTL 0 0x10049 6 0 8
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VC0_RESOURCE_STATUS 0 0x1004a 2 0 8
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
regBIF_CFG_DEV0_EPF0_0_PCIE_VC1_RESOURCE_CAP 0 0x1004b 4 0 8
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 21
	PORT_ARB_TABLE_OFFSET 24 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VC1_RESOURCE_CNTL 0 0x1004c 6 0 8
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VC1_RESOURCE_STATUS 0 0x1004d 2 0 8
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
regBIF_CFG_DEV0_EPF0_0_PCIE_VC_ENH_CAP_LIST 0 0x10044 3 0 8
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC1 0 0x10042 1 0 8
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC2 0 0x10043 1 0 8
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x10040 3 0 8
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_GPUIOV 0 0x101c0 3 0 8
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR 0 0x10041 3 0 8
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV 0 0x101c1 3 0 8
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_CONTEXT 0 0x101c9 3 0 8
	CONTEXT_SIZE 0 6
	LOC 7 7
	CONTEXT_OFFSET 10 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_ENGA_A0_7_INTR_ENABLE 0 0x10300 32 0 8
	ENGA_A0_CMD_COMPLETE_INTR_EN 0 0
	ENGA_A0_HANG_SELF_RECOVERED_INTR_EN 1 1
	ENGA_A0_HANG_NEED_FLR_INTR_EN 2 2
	ENGA_A0_VM_BUSY_TRANSITION_INTR_EN 3 3
	ENGA_A1_CMD_COMPLETE_INTR_EN 4 4
	ENGA_A1_HANG_SELF_RECOVERED_INTR_EN 5 5
	ENGA_A1_HANG_NEED_FLR_INTR_EN 6 6
	ENGA_A1_VM_BUSY_TRANSITION_INTR_EN 7 7
	ENGA_A2_CMD_COMPLETE_INTR_EN 8 8
	ENGA_A2_HANG_SELF_RECOVERED_INTR_EN 9 9
	ENGA_A2_HANG_NEED_FLR_INTR_EN 10 10
	ENGA_A2_VM_BUSY_TRANSITION_INTR_EN 11 11
	ENGA_A3_CMD_COMPLETE_INTR_EN 12 12
	ENGA_A3_HANG_SELF_RECOVERED_INTR_EN 13 13
	ENGA_A3_HANG_NEED_FLR_INTR_EN 14 14
	ENGA_A3_VM_BUSY_TRANSITION_INTR_EN 15 15
	ENGA_A4_CMD_COMPLETE_INTR_EN 16 16
	ENGA_A4_HANG_SELF_RECOVERED_INTR_EN 17 17
	ENGA_A4_HANG_NEED_FLR_INTR_EN 18 18
	ENGA_A4_VM_BUSY_TRANSITION_INTR_EN 19 19
	ENGA_A5_CMD_COMPLETE_INTR_EN 20 20
	ENGA_A5_HANG_SELF_RECOVERED_INTR_EN 21 21
	ENGA_A5_HANG_NEED_FLR_INTR_EN 22 22
	ENGA_A5_VM_BUSY_TRANSITION_INTR_EN 23 23
	ENGA_A6_CMD_COMPLETE_INTR_EN 24 24
	ENGA_A6_HANG_SELF_RECOVERED_INTR_EN 25 25
	ENGA_A6_HANG_NEED_FLR_INTR_EN 26 26
	ENGA_A6_VM_BUSY_TRANSITION_INTR_EN 27 27
	ENGA_A7_CMD_COMPLETE_INTR_EN 28 28
	ENGA_A7_HANG_SELF_RECOVERED_INTR_EN 29 29
	ENGA_A7_HANG_NEED_FLR_INTR_EN 30 30
	ENGA_A7_VM_BUSY_TRANSITION_INTR_EN 31 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_ENGA_A0_7_INTR_STATUS 0 0x10304 32 0 8
	ENGA_A0_CMD_COMPLETE_INTR_STATUS 0 0
	ENGA_A0_HANG_SELF_RECOVERED_INTR_STATUS 1 1
	ENGA_A0_HANG_NEED_FLR_INTR_STATUS 2 2
	ENGA_A0_VM_BUSY_TRANSITION_INTR_STATUS 3 3
	ENGA_A1_CMD_COMPLETE_INTR_STATUS 4 4
	ENGA_A1_HANG_SELF_RECOVERED_INTR_STATUS 5 5
	ENGA_A1_HANG_NEED_FLR_INTR_STATUS 6 6
	ENGA_A1_VM_BUSY_TRANSITION_INTR_STATUS 7 7
	ENGA_A2_CMD_COMPLETE_INTR_STATUS 8 8
	ENGA_A2_HANG_SELF_RECOVERED_INTR_STATUS 9 9
	ENGA_A2_HANG_NEED_FLR_INTR_STATUS 10 10
	ENGA_A2_VM_BUSY_TRANSITION_INTR_STATUS 11 11
	ENGA_A3_CMD_COMPLETE_INTR_STATUS 12 12
	ENGA_A3_HANG_SELF_RECOVERED_INTR_STATUS 13 13
	ENGA_A3_HANG_NEED_FLR_INTR_STATUS 14 14
	ENGA_A3_VM_BUSY_TRANSITION_INTR_STATUS 15 15
	ENGA_A4_CMD_COMPLETE_INTR_STATUS 16 16
	ENGA_A4_HANG_SELF_RECOVERED_INTR_STATUS 17 17
	ENGA_A4_HANG_NEED_FLR_INTR_STATUS 18 18
	ENGA_A4_VM_BUSY_TRANSITION_INTR_STATUS 19 19
	ENGA_A5_CMD_COMPLETE_INTR_STATUS 20 20
	ENGA_A5_HANG_SELF_RECOVERED_INTR_STATUS 21 21
	ENGA_A5_HANG_NEED_FLR_INTR_STATUS 22 22
	ENGA_A5_VM_BUSY_TRANSITION_INTR_STATUS 23 23
	ENGA_A6_CMD_COMPLETE_INTR_STATUS 24 24
	ENGA_A6_HANG_SELF_RECOVERED_INTR_STATUS 25 25
	ENGA_A6_HANG_NEED_FLR_INTR_STATUS 26 26
	ENGA_A6_VM_BUSY_TRANSITION_INTR_STATUS 27 27
	ENGA_A7_CMD_COMPLETE_INTR_STATUS 28 28
	ENGA_A7_HANG_SELF_RECOVERED_INTR_STATUS 29 29
	ENGA_A7_HANG_NEED_FLR_INTR_STATUS 30 30
	ENGA_A7_VM_BUSY_TRANSITION_INTR_STATUS 31 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_ENGA_A8_15_INTR_ENABLE 0 0x10301 0 0 8
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_ENGA_A8_15_INTR_STATUS 0 0x10305 0 0 8
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_ENGB_B0_7_INTR_ENABLE 0 0x10302 32 0 8
	ENGB_B0_CMD_COMPLETE_INTR_EN 0 0
	ENGB_B0_HANG_SELF_RECOVERED_INTR_EN 1 1
	ENGB_B0_HANG_NEED_FLR_INTR_EN 2 2
	ENGB_B0_VM_BUSY_TRANSITION_INTR_EN 3 3
	ENGB_B1_CMD_COMPLETE_INTR_EN 4 4
	ENGB_B1_HANG_SELF_RECOVERED_INTR_EN 5 5
	ENGB_B1_HANG_NEED_FLR_INTR_EN 6 6
	ENGB_B1_VM_BUSY_TRANSITION_INTR_EN 7 7
	ENGB_B2_CMD_COMPLETE_INTR_EN 8 8
	ENGB_B2_HANG_SELF_RECOVERED_INTR_EN 9 9
	ENGB_B2_HANG_NEED_FLR_INTR_EN 10 10
	ENGB_B2_VM_BUSY_TRANSITION_INTR_EN 11 11
	ENGB_B3_CMD_COMPLETE_INTR_EN 12 12
	ENGB_B3_HANG_SELF_RECOVERED_INTR_EN 13 13
	ENGB_B3_HANG_NEED_FLR_INTR_EN 14 14
	ENGB_B3_VM_BUSY_TRANSITION_INTR_EN 15 15
	ENGB_B4_CMD_COMPLETE_INTR_EN 16 16
	ENGB_B4_HANG_SELF_RECOVERED_INTR_EN 17 17
	ENGB_B4_HANG_NEED_FLR_INTR_EN 18 18
	ENGB_B4_VM_BUSY_TRANSITION_INTR_EN 19 19
	ENGB_B5_CMD_COMPLETE_INTR_EN 20 20
	ENGB_B5_HANG_SELF_RECOVERED_INTR_EN 21 21
	ENGB_B5_HANG_NEED_FLR_INTR_EN 22 22
	ENGB_B5_VM_BUSY_TRANSITION_INTR_EN 23 23
	ENGB_B6_CMD_COMPLETE_INTR_EN 24 24
	ENGB_B6_HANG_SELF_RECOVERED_INTR_EN 25 25
	ENGB_B6_HANG_NEED_FLR_INTR_EN 26 26
	ENGB_B6_VM_BUSY_TRANSITION_INTR_EN 27 27
	ENGB_B7_CMD_COMPLETE_INTR_EN 28 28
	ENGB_B7_HANG_SELF_RECOVERED_INTR_EN 29 29
	ENGB_B7_HANG_NEED_FLR_INTR_EN 30 30
	ENGB_B7_VM_BUSY_TRANSITION_INTR_EN 31 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_ENGB_B0_7_INTR_STATUS 0 0x10306 32 0 8
	ENGB_B0_CMD_COMPLETE_INTR_STATUS 0 0
	ENGB_B0_HANG_SELF_RECOVERED_INTR_STATUS 1 1
	ENGB_B0_HANG_NEED_FLR_INTR_STATUS 2 2
	ENGB_B0_VM_BUSY_TRANSITION_INTR_STATUS 3 3
	ENGB_B1_CMD_COMPLETE_INTR_STATUS 4 4
	ENGB_B1_HANG_SELF_RECOVERED_INTR_STATUS 5 5
	ENGB_B1_HANG_NEED_FLR_INTR_STATUS 6 6
	ENGB_B1_VM_BUSY_TRANSITION_INTR_STATUS 7 7
	ENGB_B2_CMD_COMPLETE_INTR_STATUS 8 8
	ENGB_B2_HANG_SELF_RECOVERED_INTR_STATUS 9 9
	ENGB_B2_HANG_NEED_FLR_INTR_STATUS 10 10
	ENGB_B2_VM_BUSY_TRANSITION_INTR_STATUS 11 11
	ENGB_B3_CMD_COMPLETE_INTR_STATUS 12 12
	ENGB_B3_HANG_SELF_RECOVERED_INTR_STATUS 13 13
	ENGB_B3_HANG_NEED_FLR_INTR_STATUS 14 14
	ENGB_B3_VM_BUSY_TRANSITION_INTR_STATUS 15 15
	ENGB_B4_CMD_COMPLETE_INTR_STATUS 16 16
	ENGB_B4_HANG_SELF_RECOVERED_INTR_STATUS 17 17
	ENGB_B4_HANG_NEED_FLR_INTR_STATUS 18 18
	ENGB_B4_VM_BUSY_TRANSITION_INTR_STATUS 19 19
	ENGB_B5_CMD_COMPLETE_INTR_STATUS 20 20
	ENGB_B5_HANG_SELF_RECOVERED_INTR_STATUS 21 21
	ENGB_B5_HANG_NEED_FLR_INTR_STATUS 22 22
	ENGB_B5_VM_BUSY_TRANSITION_INTR_STATUS 23 23
	ENGB_B6_CMD_COMPLETE_INTR_STATUS 24 24
	ENGB_B6_HANG_SELF_RECOVERED_INTR_STATUS 25 25
	ENGB_B6_HANG_NEED_FLR_INTR_STATUS 26 26
	ENGB_B6_VM_BUSY_TRANSITION_INTR_STATUS 27 27
	ENGB_B7_CMD_COMPLETE_INTR_STATUS 28 28
	ENGB_B7_HANG_SELF_RECOVERED_INTR_STATUS 29 29
	ENGB_B7_HANG_NEED_FLR_INTR_STATUS 30 30
	ENGB_B7_VM_BUSY_TRANSITION_INTR_STATUS 31 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_ENGB_B8_15_INTR_ENABLE 0 0x10303 16 0 8
	ENGB_B8_CMD_COMPLETE_INTR_EN 0 0
	ENGB_B8_HANG_SELF_RECOVERED_INTR_EN 1 1
	ENGB_B8_HANG_NEED_FLR_INTR_EN 2 2
	ENGB_B8_VM_BUSY_TRANSITION_INTR_EN 3 3
	ENGB_B9_CMD_COMPLETE_INTR_EN 4 4
	ENGB_B9_HANG_SELF_RECOVERED_INTR_EN 5 5
	ENGB_B9_HANG_NEED_FLR_INTR_EN 6 6
	ENGB_B9_VM_BUSY_TRANSITION_INTR_EN 7 7
	ENGB_B10_CMD_COMPLETE_INTR_EN 8 8
	ENGB_B10_HANG_SELF_RECOVERED_INTR_EN 9 9
	ENGB_B10_HANG_NEED_FLR_INTR_EN 10 10
	ENGB_B10_VM_BUSY_TRANSITION_INTR_EN 11 11
	ENGB_B11_CMD_COMPLETE_INTR_EN 12 12
	ENGB_B11_HANG_SELF_RECOVERED_INTR_EN 13 13
	ENGB_B11_HANG_NEED_FLR_INTR_EN 14 14
	ENGB_B11_VM_BUSY_TRANSITION_INTR_EN 15 15
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_ENGB_B8_15_INTR_STATUS 0 0x10307 16 0 8
	ENGB_B8_CMD_COMPLETE_INTR_STATUS 0 0
	ENGB_B8_HANG_SELF_RECOVERED_INTR_STATUS 1 1
	ENGB_B8_HANG_NEED_FLR_INTR_STATUS 2 2
	ENGB_B8_VM_BUSY_TRANSITION_INTR_STATUS 3 3
	ENGB_B9_CMD_COMPLETE_INTR_STATUS 4 4
	ENGB_B9_HANG_SELF_RECOVERED_INTR_STATUS 5 5
	ENGB_B9_HANG_NEED_FLR_INTR_STATUS 6 6
	ENGB_B9_VM_BUSY_TRANSITION_INTR_STATUS 7 7
	ENGB_B10_CMD_COMPLETE_INTR_STATUS 8 8
	ENGB_B10_HANG_SELF_RECOVERED_INTR_STATUS 9 9
	ENGB_B10_HANG_NEED_FLR_INTR_STATUS 10 10
	ENGB_B10_VM_BUSY_TRANSITION_INTR_STATUS 11 11
	ENGB_B11_CMD_COMPLETE_INTR_STATUS 12 12
	ENGB_B11_HANG_SELF_RECOVERED_INTR_STATUS 13 13
	ENGB_B11_HANG_NEED_FLR_INTR_STATUS 14 14
	ENGB_B11_VM_BUSY_TRANSITION_INTR_STATUS 15 15
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX0SCH_DW0 0 0x1028c 1 0 8
	DW0 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX0SCH_DW1 0 0x1028d 1 0 8
	DW1 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX0SCH_DW2 0 0x1028e 1 0 8
	DW2 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX0SCH_DW3 0 0x1028f 1 0 8
	DW3 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX0SCH_DW4 0 0x10290 1 0 8
	DW4 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX0SCH_DW5 0 0x10291 1 0 8
	DW5 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX0SCH_DW6 0 0x10292 1 0 8
	DW6 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX0SCH_DW7 0 0x10293 1 0 8
	DW7 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX0SCH_DW8 0 0x10294 1 0 8
	DW8 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX1SCH_DW0 0 0x10298 1 0 8
	DW0 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX1SCH_DW1 0 0x10299 1 0 8
	DW1 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX1SCH_DW2 0 0x1029a 1 0 8
	DW2 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX1SCH_DW3 0 0x1029b 1 0 8
	DW3 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX1SCH_DW4 0 0x1029c 1 0 8
	DW4 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX1SCH_DW5 0 0x1029d 1 0 8
	DW5 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX1SCH_DW6 0 0x1029e 1 0 8
	DW6 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX1SCH_DW7 0 0x1029f 1 0 8
	DW7 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX1SCH_DW8 0 0x102a0 1 0 8
	DW8 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX2SCH_DW0 0 0x102a4 1 0 8
	DW0 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX2SCH_DW1 0 0x102a5 1 0 8
	DW1 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX2SCH_DW2 0 0x102a6 1 0 8
	DW2 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX2SCH_DW3 0 0x102a7 1 0 8
	DW3 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX2SCH_DW4 0 0x102a8 1 0 8
	DW4 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX2SCH_DW5 0 0x102a9 1 0 8
	DW5 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX2SCH_DW6 0 0x102aa 1 0 8
	DW6 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX2SCH_DW7 0 0x102ab 1 0 8
	DW7 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX2SCH_DW8 0 0x102ac 1 0 8
	DW8 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX3SCH_DW0 0 0x102b0 1 0 8
	DW0 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX3SCH_DW1 0 0x102b1 1 0 8
	DW1 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX3SCH_DW2 0 0x102b2 1 0 8
	DW2 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX3SCH_DW3 0 0x102b3 1 0 8
	DW3 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX3SCH_DW4 0 0x102b4 1 0 8
	DW4 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX3SCH_DW5 0 0x102b5 1 0 8
	DW5 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX3SCH_DW6 0 0x102b6 1 0 8
	DW6 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX3SCH_DW7 0 0x102b7 1 0 8
	DW7 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX3SCH_DW8 0 0x102b8 1 0 8
	DW8 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX4SCH_DW0 0 0x102bc 1 0 8
	DW0 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX4SCH_DW1 0 0x102bd 1 0 8
	DW1 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX4SCH_DW2 0 0x102be 1 0 8
	DW2 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX4SCH_DW3 0 0x102bf 1 0 8
	DW3 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX4SCH_DW4 0 0x102c0 1 0 8
	DW4 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX4SCH_DW5 0 0x102c1 1 0 8
	DW5 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX4SCH_DW6 0 0x102c2 1 0 8
	DW6 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX4SCH_DW7 0 0x102c3 1 0 8
	DW7 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX4SCH_DW8 0 0x102c4 1 0 8
	DW8 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX5SCH_DW0 0 0x102c8 1 0 8
	DW0 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX5SCH_DW1 0 0x102c9 1 0 8
	DW1 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX5SCH_DW2 0 0x102ca 1 0 8
	DW2 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX5SCH_DW3 0 0x102cb 1 0 8
	DW3 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX5SCH_DW4 0 0x102cc 1 0 8
	DW4 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX5SCH_DW5 0 0x102cd 1 0 8
	DW5 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX5SCH_DW6 0 0x102ce 1 0 8
	DW6 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX5SCH_DW7 0 0x102cf 1 0 8
	DW7 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX5SCH_DW8 0 0x102d0 1 0 8
	DW8 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX6SCH_DW0 0 0x102d4 1 0 8
	DW0 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX6SCH_DW1 0 0x102d5 1 0 8
	DW1 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX6SCH_DW2 0 0x102d6 1 0 8
	DW2 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX6SCH_DW3 0 0x102d7 1 0 8
	DW3 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX6SCH_DW4 0 0x102d8 1 0 8
	DW4 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX6SCH_DW5 0 0x102d9 1 0 8
	DW5 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX6SCH_DW6 0 0x102da 1 0 8
	DW6 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX6SCH_DW7 0 0x102db 1 0 8
	DW7 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX6SCH_DW8 0 0x102dc 1 0 8
	DW8 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX7SCH_DW0 0 0x102e0 1 0 8
	DW0 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX7SCH_DW1 0 0x102e1 1 0 8
	DW1 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX7SCH_DW2 0 0x102e2 1 0 8
	DW2 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX7SCH_DW3 0 0x102e3 1 0 8
	DW3 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX7SCH_DW4 0 0x102e4 1 0 8
	DW4 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX7SCH_DW5 0 0x102e5 1 0 8
	DW5 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX7SCH_DW6 0 0x102e6 1 0 8
	DW6 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX7SCH_DW7 0 0x102e7 1 0 8
	DW7 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX7SCH_DW8 0 0x102e8 1 0 8
	DW8 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW0 0 0x101c6 5 0 8
	VF_INDEX 0 7
	TRN_MSG_DATA 8 11
	TRN_MSG_VALID 15 15
	RCV_MSG_DATA 16 19
	RCV_MSG_ACK 24 24
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1 0 0x101c7 32 0 8
	VF0_TRN_ACK 0 0
	VF0_RCV_VALID 1 1
	VF1_TRN_ACK 2 2
	VF1_RCV_VALID 3 3
	VF2_TRN_ACK 4 4
	VF2_RCV_VALID 5 5
	VF3_TRN_ACK 6 6
	VF3_RCV_VALID 7 7
	VF4_TRN_ACK 8 8
	VF4_RCV_VALID 9 9
	VF5_TRN_ACK 10 10
	VF5_RCV_VALID 11 11
	VF6_TRN_ACK 12 12
	VF6_RCV_VALID 13 13
	VF7_TRN_ACK 14 14
	VF7_RCV_VALID 15 15
	VF8_TRN_ACK 16 16
	VF8_RCV_VALID 17 17
	VF9_TRN_ACK 18 18
	VF9_RCV_VALID 19 19
	VF10_TRN_ACK 20 20
	VF10_RCV_VALID 21 21
	VF11_TRN_ACK 22 22
	VF11_RCV_VALID 23 23
	VF12_TRN_ACK 24 24
	VF12_RCV_VALID 25 25
	VF13_TRN_ACK 26 26
	VF13_RCV_VALID 27 27
	VF14_TRN_ACK 28 28
	VF14_RCV_VALID 29 29
	VF15_TRN_ACK 30 30
	VF15_RCV_VALID 31 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW2 0 0x101c8 32 0 8
	VF16_TRN_ACK 0 0
	VF16_RCV_VALID 1 1
	VF17_TRN_ACK 2 2
	VF17_RCV_VALID 3 3
	VF18_TRN_ACK 4 4
	VF18_RCV_VALID 5 5
	VF19_TRN_ACK 6 6
	VF19_RCV_VALID 7 7
	VF20_TRN_ACK 8 8
	VF20_RCV_VALID 9 9
	VF21_TRN_ACK 10 10
	VF21_RCV_VALID 11 11
	VF22_TRN_ACK 12 12
	VF22_RCV_VALID 13 13
	VF23_TRN_ACK 14 14
	VF23_RCV_VALID 15 15
	VF24_TRN_ACK 16 16
	VF24_RCV_VALID 17 17
	VF25_TRN_ACK 18 18
	VF25_RCV_VALID 19 19
	VF26_TRN_ACK 20 20
	VF26_RCV_VALID 21 21
	VF27_TRN_ACK 22 22
	VF27_RCV_VALID 23 23
	VF28_TRN_ACK 24 24
	VF28_RCV_VALID 25 25
	VF29_TRN_ACK 26 26
	VF29_RCV_VALID 27 27
	VF30_TRN_ACK 28 28
	VF30_RCV_VALID 29 29
	PF_TRN_ACK 30 30
	PF_RCV_VALID 31 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_ENABLE 0 0x101c3 2 0 8
	HVVM_MAILBOX_TRN_ACK_INTR_EN 24 24
	HVVM_MAILBOX_RCV_VALID_INTR_EN 25 25
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_STATUS 0 0x101c4 2 0 8
	HVVM_MAILBOX_TRN_ACK_INTR_STATUS 24 24
	HVVM_MAILBOX_RCV_VALID_INTR_STATUS 25 25
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_OFFSETS 0 0x101f0 4 0 8
	VCN0SCH_OFFSET 0 7
	VCN1SCH_OFFSET 8 15
	VCN2SCH_OFFSET 16 23
	VCN3SCH_OFFSET 24 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_OFFSETS1 0 0x101f1 4 0 8
	VCN4SCH_OFFSET 0 7
	VCN5SCH_OFFSET 8 15
	VCN6SCH_OFFSET 16 23
	VCN7SCH_OFFSET 24 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_OFFSETS2 0 0x101f2 4 0 8
	VCN8SCH_OFFSET 0 7
	VCN9SCH_OFFSET 8 15
	VCN10SCH_OFFSET 16 23
	VCN11SCH_OFFSET 24 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_OFFSETS3 0 0x101f3 4 0 8
	GFX0SCH_OFFSET 0 7
	GFX1SCH_OFFSET 8 15
	GFX2SCH_OFFSET 16 23
	GFX3SCH_OFFSET 24 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_OFFSETS4 0 0x101f4 4 0 8
	GFX4SCH_OFFSET 0 7
	GFX5SCH_OFFSET 8 15
	GFX6SCH_OFFSET 16 23
	GFX7SCH_OFFSET 24 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_P2P_OVER_XGMI_ENABLE 0 0x101cd 2 0 8
	P2P_OVER_XGMI_ENABLE_VF 0 30
	P2P_OVER_XGMI_ENABLE_PF 31 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_REGION 0 0x101cc 2 0 8
	LFB_REGION 0 3
	MAX_REGION 4 7
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_RESET_CONTROL 0 0x101c5 1 0 8
	SOFT_PF_FLR 0 0
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_TOTAL_FB 0 0x101ca 2 0 8
	TOTAL_FB_AVAILABLE 0 15
	TOTAL_FB_CONSUMED 16 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD0SCH_DW0 0 0x101fc 1 0 8
	DW0 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD0SCH_DW1 0 0x101fd 1 0 8
	DW1 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD0SCH_DW2 0 0x101fe 1 0 8
	DW2 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD0SCH_DW3 0 0x101ff 1 0 8
	DW3 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD0SCH_DW4 0 0x10200 1 0 8
	DW4 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD0SCH_DW5 0 0x10201 1 0 8
	DW5 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD0SCH_DW6 0 0x10202 1 0 8
	DW6 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD0SCH_DW7 0 0x10203 1 0 8
	DW7 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD0SCH_DW8 0 0x10204 1 0 8
	DW8 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD10SCH_DW0 0 0x10274 1 0 8
	DW0 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD10SCH_DW1 0 0x10275 1 0 8
	DW1 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD10SCH_DW2 0 0x10276 1 0 8
	DW2 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD10SCH_DW3 0 0x10277 1 0 8
	DW3 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD10SCH_DW4 0 0x10278 1 0 8
	DW4 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD10SCH_DW5 0 0x10279 1 0 8
	DW5 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD10SCH_DW6 0 0x1027a 1 0 8
	DW6 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD10SCH_DW7 0 0x1027b 1 0 8
	DW7 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD10SCH_DW8 0 0x1027c 1 0 8
	DW8 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD11SCH_DW0 0 0x10280 1 0 8
	DW0 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD11SCH_DW1 0 0x10281 1 0 8
	DW1 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD11SCH_DW2 0 0x10282 1 0 8
	DW2 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD11SCH_DW3 0 0x10283 1 0 8
	DW3 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD11SCH_DW4 0 0x10284 1 0 8
	DW4 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD11SCH_DW5 0 0x10285 1 0 8
	DW5 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD11SCH_DW6 0 0x10286 1 0 8
	DW6 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD11SCH_DW7 0 0x10287 1 0 8
	DW7 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD11SCH_DW8 0 0x10288 1 0 8
	DW8 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW0 0 0x10208 1 0 8
	DW0 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW1 0 0x10209 1 0 8
	DW1 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW2 0 0x1020a 1 0 8
	DW2 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW3 0 0x1020b 1 0 8
	DW3 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW4 0 0x1020c 1 0 8
	DW4 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW5 0 0x1020d 1 0 8
	DW5 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW6 0 0x1020e 1 0 8
	DW6 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW7 0 0x1020f 1 0 8
	DW7 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW8 0 0x10210 1 0 8
	DW8 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD2SCH_DW0 0 0x10214 1 0 8
	DW0 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD2SCH_DW1 0 0x10215 1 0 8
	DW1 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD2SCH_DW2 0 0x10216 1 0 8
	DW2 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD2SCH_DW3 0 0x10217 1 0 8
	DW3 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD2SCH_DW4 0 0x10218 1 0 8
	DW4 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD2SCH_DW5 0 0x10219 1 0 8
	DW5 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD2SCH_DW6 0 0x1021a 1 0 8
	DW6 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD2SCH_DW7 0 0x1021b 1 0 8
	DW7 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD2SCH_DW8 0 0x1021c 1 0 8
	DW8 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD3SCH_DW0 0 0x10220 1 0 8
	DW0 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD3SCH_DW1 0 0x10221 1 0 8
	DW1 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD3SCH_DW2 0 0x10222 1 0 8
	DW2 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD3SCH_DW3 0 0x10223 1 0 8
	DW3 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD3SCH_DW4 0 0x10224 1 0 8
	DW4 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD3SCH_DW5 0 0x10225 1 0 8
	DW5 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD3SCH_DW6 0 0x10226 1 0 8
	DW6 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD3SCH_DW7 0 0x10227 1 0 8
	DW7 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD3SCH_DW8 0 0x10228 1 0 8
	DW8 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD4SCH_DW0 0 0x1022c 1 0 8
	DW0 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD4SCH_DW1 0 0x1022d 1 0 8
	DW1 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD4SCH_DW2 0 0x1022e 1 0 8
	DW2 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD4SCH_DW3 0 0x1022f 1 0 8
	DW3 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD4SCH_DW4 0 0x10230 1 0 8
	DW4 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD4SCH_DW5 0 0x10231 1 0 8
	DW5 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD4SCH_DW6 0 0x10232 1 0 8
	DW6 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD4SCH_DW7 0 0x10233 1 0 8
	DW7 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD4SCH_DW8 0 0x10234 1 0 8
	DW8 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD5SCH_DW0 0 0x10238 1 0 8
	DW0 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD5SCH_DW1 0 0x10239 1 0 8
	DW1 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD5SCH_DW2 0 0x1023a 1 0 8
	DW2 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD5SCH_DW3 0 0x1023b 1 0 8
	DW3 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD5SCH_DW4 0 0x1023c 1 0 8
	DW4 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD5SCH_DW5 0 0x1023d 1 0 8
	DW5 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD5SCH_DW6 0 0x1023e 1 0 8
	DW6 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD5SCH_DW7 0 0x1023f 1 0 8
	DW7 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD5SCH_DW8 0 0x10240 1 0 8
	DW8 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD6SCH_DW0 0 0x10244 1 0 8
	DW0 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD6SCH_DW1 0 0x10245 1 0 8
	DW1 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD6SCH_DW2 0 0x10246 1 0 8
	DW2 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD6SCH_DW3 0 0x10247 1 0 8
	DW3 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD6SCH_DW4 0 0x10248 1 0 8
	DW4 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD6SCH_DW5 0 0x10249 1 0 8
	DW5 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD6SCH_DW6 0 0x1024a 1 0 8
	DW6 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD6SCH_DW7 0 0x1024b 1 0 8
	DW7 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD6SCH_DW8 0 0x1024c 1 0 8
	DW8 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD7SCH_DW0 0 0x10250 1 0 8
	DW0 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD7SCH_DW1 0 0x10251 1 0 8
	DW1 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD7SCH_DW2 0 0x10252 1 0 8
	DW2 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD7SCH_DW3 0 0x10253 1 0 8
	DW3 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD7SCH_DW4 0 0x10254 1 0 8
	DW4 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD7SCH_DW5 0 0x10255 1 0 8
	DW5 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD7SCH_DW6 0 0x10256 1 0 8
	DW6 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD7SCH_DW7 0 0x10257 1 0 8
	DW7 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD7SCH_DW8 0 0x10258 1 0 8
	DW8 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD8SCH_DW0 0 0x1025c 1 0 8
	DW0 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD8SCH_DW1 0 0x1025d 1 0 8
	DW1 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD8SCH_DW2 0 0x1025e 1 0 8
	DW2 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD8SCH_DW3 0 0x1025f 1 0 8
	DW3 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD8SCH_DW4 0 0x10260 1 0 8
	DW4 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD8SCH_DW5 0 0x10261 1 0 8
	DW5 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD8SCH_DW6 0 0x10262 1 0 8
	DW6 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD8SCH_DW7 0 0x10263 1 0 8
	DW7 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD8SCH_DW8 0 0x10264 1 0 8
	DW8 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD9SCH_DW0 0 0x10268 1 0 8
	DW0 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD9SCH_DW1 0 0x10269 1 0 8
	DW1 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD9SCH_DW2 0 0x1026a 1 0 8
	DW2 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD9SCH_DW3 0 0x1026b 1 0 8
	DW3 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD9SCH_DW4 0 0x1026c 1 0 8
	DW4 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD9SCH_DW5 0 0x1026d 1 0 8
	DW5 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD9SCH_DW6 0 0x1026e 1 0 8
	DW6 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD9SCH_DW7 0 0x1026f 1 0 8
	DW7 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD9SCH_DW8 0 0x10270 1 0 8
	DW8 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF0_FB 0 0x101ce 2 0 8
	VF0_FB_SIZE 0 15
	VF0_FB_OFFSET 16 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF10_FB 0 0x101d8 2 0 8
	VF10_FB_SIZE 0 15
	VF10_FB_OFFSET 16 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF11_FB 0 0x101d9 2 0 8
	VF11_FB_SIZE 0 15
	VF11_FB_OFFSET 16 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF12_FB 0 0x101da 2 0 8
	VF12_FB_SIZE 0 15
	VF12_FB_OFFSET 16 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF13_FB 0 0x101db 2 0 8
	VF13_FB_SIZE 0 15
	VF13_FB_OFFSET 16 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF14_FB 0 0x101dc 2 0 8
	VF14_FB_SIZE 0 15
	VF14_FB_OFFSET 16 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF15_FB 0 0x101dd 2 0 8
	VF15_FB_SIZE 0 15
	VF15_FB_OFFSET 16 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF16_FB 0 0x101de 2 0 8
	VF16_FB_SIZE 0 15
	VF16_FB_OFFSET 16 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF17_FB 0 0x101df 2 0 8
	VF17_FB_SIZE 0 15
	VF17_FB_OFFSET 16 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF18_FB 0 0x101e0 2 0 8
	VF18_FB_SIZE 0 15
	VF18_FB_OFFSET 16 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF19_FB 0 0x101e1 2 0 8
	VF19_FB_SIZE 0 15
	VF19_FB_OFFSET 16 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF1_FB 0 0x101cf 2 0 8
	VF1_FB_SIZE 0 15
	VF1_FB_OFFSET 16 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF20_FB 0 0x101e2 2 0 8
	VF20_FB_SIZE 0 15
	VF20_FB_OFFSET 16 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF21_FB 0 0x101e3 2 0 8
	VF21_FB_SIZE 0 15
	VF21_FB_OFFSET 16 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF22_FB 0 0x101e4 2 0 8
	VF22_FB_SIZE 0 15
	VF22_FB_OFFSET 16 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF23_FB 0 0x101e5 2 0 8
	VF23_FB_SIZE 0 15
	VF23_FB_OFFSET 16 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF24_FB 0 0x101e6 2 0 8
	VF24_FB_SIZE 0 15
	VF24_FB_OFFSET 16 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF25_FB 0 0x101e7 2 0 8
	VF25_FB_SIZE 0 15
	VF25_FB_OFFSET 16 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF26_FB 0 0x101e8 2 0 8
	VF26_FB_SIZE 0 15
	VF26_FB_OFFSET 16 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF27_FB 0 0x101e9 2 0 8
	VF27_FB_SIZE 0 15
	VF27_FB_OFFSET 16 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF28_FB 0 0x101ea 2 0 8
	VF28_FB_SIZE 0 15
	VF28_FB_OFFSET 16 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF29_FB 0 0x101eb 2 0 8
	VF29_FB_SIZE 0 15
	VF29_FB_OFFSET 16 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF2_FB 0 0x101d0 2 0 8
	VF2_FB_SIZE 0 15
	VF2_FB_OFFSET 16 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF30_FB 0 0x101ec 2 0 8
	VF30_FB_SIZE 0 15
	VF30_FB_OFFSET 16 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF3_FB 0 0x101d1 2 0 8
	VF3_FB_SIZE 0 15
	VF3_FB_OFFSET 16 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF4_FB 0 0x101d2 2 0 8
	VF4_FB_SIZE 0 15
	VF4_FB_OFFSET 16 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF5_FB 0 0x101d3 2 0 8
	VF5_FB_SIZE 0 15
	VF5_FB_OFFSET 16 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF6_FB 0 0x101d4 2 0 8
	VF6_FB_SIZE 0 15
	VF6_FB_OFFSET 16 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF7_FB 0 0x101d5 2 0 8
	VF7_FB_SIZE 0 15
	VF7_FB_OFFSET 16 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF8_FB 0 0x101d6 2 0 8
	VF8_FB_SIZE 0 15
	VF8_FB_OFFSET 16 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF9_FB 0 0x101d7 2 0 8
	VF9_FB_SIZE 0 15
	VF9_FB_OFFSET 16 31
regBIF_CFG_DEV0_EPF0_0_PMI_CAP 0 0x10014 8 0 8
	VERSION 0 2
	PME_CLOCK 3 3
	IMMEDIATE_READINESS_ON_RETURN_TO_D0 4 4
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
regBIF_CFG_DEV0_EPF0_0_PMI_CAP_LIST 0 0x10014 2 0 8
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_0_PMI_STATUS_CNTL 0 0x10015 9 0 8
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
regBIF_CFG_DEV0_EPF0_0_PROG_INTERFACE 0 0x10002 1 0 8
	PROG_INTERFACE 0 7
regBIF_CFG_DEV0_EPF0_0_REVISION_ID 0 0x10002 2 0 8
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
regBIF_CFG_DEV0_EPF0_0_ROM_BASE_ADDR 0 0x1000c 4 0 8
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
regBIF_CFG_DEV0_EPF0_0_RTM1_PARITY_MISMATCH_STATUS_16GT 0 0x10109 1 0 8
	RTM1_PARITY_MISMATCH_STATUS_BITS 0 15
regBIF_CFG_DEV0_EPF0_0_RTM2_PARITY_MISMATCH_STATUS_16GT 0 0x1010a 1 0 8
	RTM2_PARITY_MISMATCH_STATUS_BITS 0 15
regBIF_CFG_DEV0_EPF0_0_STATUS 0 0x10001 12 0 8
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
regBIF_CFG_DEV0_EPF0_0_SUB_CLASS 0 0x10002 1 0 8
	SUB_CLASS 0 7
regBIF_CFG_DEV0_EPF0_0_VENDOR_CAP_LIST 0 0x10012 3 0 8
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
regBIF_CFG_DEV0_EPF0_0_VENDOR_ID 0 0x10000 1 0 8
	VENDOR_ID 0 15
regBIF_CFG_DEV0_EPF1_0_ADAPTER_ID 0 0x1040b 2 0 8
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_EPF1_0_ADAPTER_ID_W 0 0x10413 2 0 8
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_EPF1_0_BASE_ADDR_1 0 0x10404 1 0 8
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF1_0_BASE_ADDR_2 0 0x10405 1 0 8
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF1_0_BASE_ADDR_3 0 0x10406 1 0 8
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF1_0_BASE_ADDR_4 0 0x10407 1 0 8
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF1_0_BASE_ADDR_5 0 0x10408 1 0 8
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF1_0_BASE_ADDR_6 0 0x10409 1 0 8
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF1_0_BASE_CLASS 0 0x10402 1 0 8
	BASE_CLASS 0 7
regBIF_CFG_DEV0_EPF1_0_BIST 0 0x10403 3 0 8
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
regBIF_CFG_DEV0_EPF1_0_CACHE_LINE 0 0x10403 1 0 8
	CACHE_LINE_SIZE 0 7
regBIF_CFG_DEV0_EPF1_0_CAP_PTR 0 0x1040d 1 0 8
	CAP_PTR 0 7
regBIF_CFG_DEV0_EPF1_0_CARDBUS_CIS_PTR 0 0x1040a 1 0 8
	CARDBUS_CIS_PTR 0 31
regBIF_CFG_DEV0_EPF1_0_COMMAND 0 0x10401 11 0 8
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
regBIF_CFG_DEV0_EPF1_0_DEVICE_CAP 0 0x1041a 10 0 8
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
regBIF_CFG_DEV0_EPF1_0_DEVICE_CAP2 0 0x10422 20 0 8
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF1_0_DEVICE_CNTL 0 0x1041b 12 0 8
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
regBIF_CFG_DEV0_EPF1_0_DEVICE_CNTL2 0 0x10423 12 0 8
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
regBIF_CFG_DEV0_EPF1_0_DEVICE_ID 0 0x10400 1 0 8
	DEVICE_ID 0 15
regBIF_CFG_DEV0_EPF1_0_DEVICE_STATUS 0 0x1041b 7 0 8
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
regBIF_CFG_DEV0_EPF1_0_DEVICE_STATUS2 0 0x10423 1 0 8
	RESERVED 0 15
regBIF_CFG_DEV0_EPF1_0_HEADER 0 0x10403 2 0 8
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
regBIF_CFG_DEV0_EPF1_0_INTERRUPT_LINE 0 0x1040f 1 0 8
	INTERRUPT_LINE 0 7
regBIF_CFG_DEV0_EPF1_0_INTERRUPT_PIN 0 0x1040f 1 0 8
	INTERRUPT_PIN 0 7
regBIF_CFG_DEV0_EPF1_0_LATENCY 0 0x10403 1 0 8
	LATENCY_TIMER 0 7
regBIF_CFG_DEV0_EPF1_0_LINK_CAP 0 0x1041c 11 0 8
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
regBIF_CFG_DEV0_EPF1_0_LINK_CAP2 0 0x10424 7 0 8
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF1_0_LINK_CNTL 0 0x1041d 12 0 8
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
regBIF_CFG_DEV0_EPF1_0_LINK_CNTL2 0 0x10425 8 0 8
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
regBIF_CFG_DEV0_EPF1_0_LINK_STATUS 0 0x1041d 7 0 8
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
regBIF_CFG_DEV0_EPF1_0_LINK_STATUS2 0 0x10425 11 0 8
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
regBIF_CFG_DEV0_EPF1_0_MAX_LATENCY 0 0x1040f 1 0 8
	MAX_LAT 0 7
regBIF_CFG_DEV0_EPF1_0_MIN_GRANT 0 0x1040f 1 0 8
	MIN_GNT 0 7
regBIF_CFG_DEV0_EPF1_0_MSIX_CAP_LIST 0 0x10430 2 0 8
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF1_0_MSIX_MSG_CNTL 0 0x10430 3 0 8
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
regBIF_CFG_DEV0_EPF1_0_MSIX_PBA 0 0x10432 2 0 8
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
regBIF_CFG_DEV0_EPF1_0_MSIX_TABLE 0 0x10431 2 0 8
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
regBIF_CFG_DEV0_EPF1_0_MSI_CAP_LIST 0 0x10428 2 0 8
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF1_0_MSI_EXT_MSG_DATA 0 0x1042a 1 0 8
	MSI_EXT_DATA 0 15
regBIF_CFG_DEV0_EPF1_0_MSI_EXT_MSG_DATA_64 0 0x1042b 1 0 8
	MSI_EXT_DATA_64 0 15
regBIF_CFG_DEV0_EPF1_0_MSI_MASK 0 0x1042b 1 0 8
	MSI_MASK 0 31
regBIF_CFG_DEV0_EPF1_0_MSI_MASK_64 0 0x1042c 1 0 8
	MSI_MASK_64 0 31
regBIF_CFG_DEV0_EPF1_0_MSI_MSG_ADDR_HI 0 0x1042a 1 0 8
	MSI_MSG_ADDR_HI 0 31
regBIF_CFG_DEV0_EPF1_0_MSI_MSG_ADDR_LO 0 0x10429 1 0 8
	MSI_MSG_ADDR_LO 2 31
regBIF_CFG_DEV0_EPF1_0_MSI_MSG_CNTL 0 0x10428 7 0 8
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
regBIF_CFG_DEV0_EPF1_0_MSI_MSG_DATA 0 0x1042a 1 0 8
	MSI_DATA 0 15
regBIF_CFG_DEV0_EPF1_0_MSI_MSG_DATA_64 0 0x1042b 1 0 8
	MSI_DATA_64 0 15
regBIF_CFG_DEV0_EPF1_0_MSI_PENDING 0 0x1042c 1 0 8
	MSI_PENDING 0 31
regBIF_CFG_DEV0_EPF1_0_MSI_PENDING_64 0 0x1042d 1 0 8
	MSI_PENDING_64 0 31
regBIF_CFG_DEV0_EPF1_0_PCIE_ACS_CAP 0 0x104a9 9 0 8
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	ENHANCED_CAPABILITY 7 7
	EGRESS_CONTROL_VECTOR_SIZE 8 15
regBIF_CFG_DEV0_EPF1_0_PCIE_ACS_CNTL 0 0x104a9 11 0 8
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
	IO_REQUEST_BLOCKING_EN 7 7
	DSP_MEMORY_TARGET_ACCESS_CNTL 8 9
	USP_MEMORY_TARGET_ACCESS_CNTL 10 11
	UNCLAIMED_REQUEST_REDIRECT_CNTL 12 12
regBIF_CFG_DEV0_EPF1_0_PCIE_ACS_ENH_CAP_LIST 0 0x104a8 3 0 8
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF1_0_PCIE_ADV_ERR_CAP_CNTL 0 0x1045a 9 0 8
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
regBIF_CFG_DEV0_EPF1_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x10454 3 0 8
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF1_0_PCIE_ARI_CAP 0 0x104cb 3 0 8
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
regBIF_CFG_DEV0_EPF1_0_PCIE_ARI_CNTL 0 0x104cb 3 0 8
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
regBIF_CFG_DEV0_EPF1_0_PCIE_ARI_ENH_CAP_LIST 0 0x104ca 3 0 8
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF1_0_PCIE_BAR1_CAP 0 0x10481 1 0 8
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF1_0_PCIE_BAR1_CNTL 0 0x10482 4 0 8
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF1_0_PCIE_BAR2_CAP 0 0x10483 1 0 8
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF1_0_PCIE_BAR2_CNTL 0 0x10484 4 0 8
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF1_0_PCIE_BAR3_CAP 0 0x10485 1 0 8
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF1_0_PCIE_BAR3_CNTL 0 0x10486 4 0 8
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF1_0_PCIE_BAR4_CAP 0 0x10487 1 0 8
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF1_0_PCIE_BAR4_CNTL 0 0x10488 4 0 8
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF1_0_PCIE_BAR5_CAP 0 0x10489 1 0 8
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF1_0_PCIE_BAR5_CNTL 0 0x1048a 4 0 8
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF1_0_PCIE_BAR6_CAP 0 0x1048b 1 0 8
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF1_0_PCIE_BAR6_CNTL 0 0x1048c 4 0 8
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF1_0_PCIE_BAR_ENH_CAP_LIST 0 0x10480 3 0 8
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF1_0_PCIE_CAP 0 0x10419 4 0 8
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
regBIF_CFG_DEV0_EPF1_0_PCIE_CAP_LIST 0 0x10419 2 0 8
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF1_0_PCIE_CORR_ERR_MASK 0 0x10459 8 0 8
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
regBIF_CFG_DEV0_EPF1_0_PCIE_CORR_ERR_STATUS 0 0x10458 8 0 8
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
regBIF_CFG_DEV0_EPF1_0_PCIE_DPA_CAP 0 0x10495 5 0 8
	SUBSTATE_MAX 0 4
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
regBIF_CFG_DEV0_EPF1_0_PCIE_DPA_CNTL 0 0x10497 1 0 8
	SUBSTATE_CNTL 0 4
regBIF_CFG_DEV0_EPF1_0_PCIE_DPA_ENH_CAP_LIST 0 0x10494 3 0 8
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF1_0_PCIE_DPA_LATENCY_INDICATOR 0 0x10496 1 0 8
	TRANS_LAT_INDICATOR_BITS 0 7
regBIF_CFG_DEV0_EPF1_0_PCIE_DPA_STATUS 0 0x10497 2 0 8
	SUBSTATE_STATUS 0 4
	SUBSTATE_CNTL_ENABLED 8 8
regBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 0 0x10498 1 0 8
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 0 0x10498 1 0 8
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 0 0x10498 1 0 8
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 0 0x10498 1 0 8
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 0 0x10499 1 0 8
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 0 0x10499 1 0 8
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 0 0x10499 1 0 8
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 0 0x10499 1 0 8
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF1_0_PCIE_HDR_LOG0 0 0x1045b 1 0 8
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF1_0_PCIE_HDR_LOG1 0 0x1045c 1 0 8
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF1_0_PCIE_HDR_LOG2 0 0x1045d 1 0 8
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF1_0_PCIE_HDR_LOG3 0 0x1045e 1 0 8
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF1_0_PCIE_PASID_CAP 0 0x104b5 3 0 8
	PASID_EXE_PERMISSION_SUPPORTED 1 1
	PASID_PRIV_MODE_SUPPORTED 2 2
	MAX_PASID_WIDTH 8 12
regBIF_CFG_DEV0_EPF1_0_PCIE_PASID_CNTL 0 0x104b5 3 0 8
	PASID_ENABLE 0 0
	PASID_EXE_PERMISSION_ENABLE 1 1
	PASID_PRIV_MODE_SUPPORTED_ENABLE 2 2
regBIF_CFG_DEV0_EPF1_0_PCIE_PASID_ENH_CAP_LIST 0 0x104b4 3 0 8
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF1_0_PCIE_PWR_BUDGET_CAP 0 0x10493 1 0 8
	SYSTEM_ALLOCATED 0 0
regBIF_CFG_DEV0_EPF1_0_PCIE_PWR_BUDGET_DATA 0 0x10492 6 0 8
	BASE_POWER 0 7
	DATA_SCALE 8 9
	PM_SUB_STATE 10 12
	PM_STATE 13 14
	TYPE 15 17
	POWER_RAIL 18 20
regBIF_CFG_DEV0_EPF1_0_PCIE_PWR_BUDGET_DATA_SELECT 0 0x10491 1 0 8
	DATA_SELECT 0 7
regBIF_CFG_DEV0_EPF1_0_PCIE_PWR_BUDGET_ENH_CAP_LIST 0 0x10490 3 0 8
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF1_0_PCIE_TLP_PREFIX_LOG0 0 0x10462 1 0 8
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF1_0_PCIE_TLP_PREFIX_LOG1 0 0x10463 1 0 8
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF1_0_PCIE_TLP_PREFIX_LOG2 0 0x10464 1 0 8
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF1_0_PCIE_TLP_PREFIX_LOG3 0 0x10465 1 0 8
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF1_0_PCIE_UNCORR_ERR_MASK 0 0x10456 17 0 8
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
regBIF_CFG_DEV0_EPF1_0_PCIE_UNCORR_ERR_SEVERITY 0 0x10457 17 0 8
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
regBIF_CFG_DEV0_EPF1_0_PCIE_UNCORR_ERR_STATUS 0 0x10455 17 0 8
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
regBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC1 0 0x10442 1 0 8
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC2 0 0x10443 1 0 8
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x10440 3 0 8
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR 0 0x10441 3 0 8
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
regBIF_CFG_DEV0_EPF1_0_PMI_CAP 0 0x10414 8 0 8
	VERSION 0 2
	PME_CLOCK 3 3
	IMMEDIATE_READINESS_ON_RETURN_TO_D0 4 4
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
regBIF_CFG_DEV0_EPF1_0_PMI_CAP_LIST 0 0x10414 2 0 8
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF1_0_PMI_STATUS_CNTL 0 0x10415 9 0 8
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
regBIF_CFG_DEV0_EPF1_0_PROG_INTERFACE 0 0x10402 1 0 8
	PROG_INTERFACE 0 7
regBIF_CFG_DEV0_EPF1_0_REVISION_ID 0 0x10402 2 0 8
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
regBIF_CFG_DEV0_EPF1_0_ROM_BASE_ADDR 0 0x1040c 4 0 8
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
regBIF_CFG_DEV0_EPF1_0_STATUS 0 0x10401 12 0 8
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
regBIF_CFG_DEV0_EPF1_0_SUB_CLASS 0 0x10402 1 0 8
	SUB_CLASS 0 7
regBIF_CFG_DEV0_EPF1_0_VENDOR_CAP_LIST 0 0x10412 3 0 8
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
regBIF_CFG_DEV0_EPF1_0_VENDOR_ID 0 0x10400 1 0 8
	VENDOR_ID 0 15
regBIF_CFG_DEV0_RC0_BASE_ADDR_1 0 0x4 1 0 8
	BASE_ADDR 0 31
regBIF_CFG_DEV0_RC0_BASE_ADDR_2 0 0x5 1 0 8
	BASE_ADDR 0 31
regBIF_CFG_DEV0_RC0_BASE_CLASS 0 0x2 1 0 8
	BASE_CLASS 0 7
regBIF_CFG_DEV0_RC0_BIST 0 0x3 3 0 8
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
regBIF_CFG_DEV0_RC0_CACHE_LINE 0 0x3 1 0 8
	CACHE_LINE_SIZE 0 7
regBIF_CFG_DEV0_RC0_CAP_PTR 0 0xd 1 0 8
	CAP_PTR 0 7
regBIF_CFG_DEV0_RC0_COMMAND 0 0x1 11 0 8
	IOEN_DN 0 0
	MEMEN_DN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
regBIF_CFG_DEV0_RC0_DATA_LINK_FEATURE_CAP 0 0x101 2 0 8
	LOCAL_DLF_SUPPORTED 0 22
	DLF_EXCHANGE_ENABLE 31 31
regBIF_CFG_DEV0_RC0_DATA_LINK_FEATURE_STATUS 0 0x102 2 0 8
	REMOTE_DLF_SUPPORTED 0 22
	REMOTE_DLF_SUPPORTED_VALID 31 31
regBIF_CFG_DEV0_RC0_DEVICE_CAP 0 0x17 10 0 8
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
regBIF_CFG_DEV0_RC0_DEVICE_CAP2 0 0x1f 20 0 8
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
regBIF_CFG_DEV0_RC0_DEVICE_CNTL 0 0x18 12 0 8
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	BRIDGE_CFG_RETRY_EN 15 15
regBIF_CFG_DEV0_RC0_DEVICE_CNTL2 0 0x20 12 0 8
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
regBIF_CFG_DEV0_RC0_DEVICE_ID 0 0x0 1 0 8
	DEVICE_ID 0 15
regBIF_CFG_DEV0_RC0_DEVICE_STATUS 0 0x18 7 0 8
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
regBIF_CFG_DEV0_RC0_DEVICE_STATUS2 0 0x20 1 0 8
	RESERVED 0 15
regBIF_CFG_DEV0_RC0_EXT_BRIDGE_CNTL 0 0x10 1 0 8
	IO_PORT_80_EN 0 0
regBIF_CFG_DEV0_RC0_HEADER 0 0x3 2 0 8
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
regBIF_CFG_DEV0_RC0_INTERRUPT_LINE 0 0xf 1 0 8
	INTERRUPT_LINE 0 7
regBIF_CFG_DEV0_RC0_INTERRUPT_PIN 0 0xf 1 0 8
	INTERRUPT_PIN 0 7
regBIF_CFG_DEV0_RC0_IO_BASE_LIMIT 0 0x7 4 0 8
	IO_BASE_TYPE 0 3
	IO_BASE 4 7
	IO_LIMIT_TYPE 8 11
	IO_LIMIT 12 15
regBIF_CFG_DEV0_RC0_IO_BASE_LIMIT_HI 0 0xc 2 0 8
	IO_BASE_31_16 0 15
	IO_LIMIT_31_16 16 31
regBIF_CFG_DEV0_RC0_IRQ_BRIDGE_CNTL 0 0xf 12 0 8
	PARITY_RESPONSE_EN 0 0
	SERR_EN 1 1
	ISA_EN 2 2
	VGA_EN 3 3
	VGA_DEC 4 4
	MASTER_ABORT_MODE 5 5
	SECONDARY_BUS_RESET 6 6
	FAST_B2B_EN 7 7
	PRIMARY_DISCARD_TIMER 8 8
	SECONDARY_DISCARD_TIMER 9 9
	DISCARD_TIMER_STATUS 10 10
	DISCARD_TIMER_SERR_ENABLE 11 11
regBIF_CFG_DEV0_RC0_LANE_0_EQUALIZATION_CNTL_16GT 0 0x10c 2 0 8
	LANE_0_DSP_16GT_TX_PRESET 0 3
	LANE_0_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_RC0_LANE_0_MARGINING_LANE_CNTL 0 0x116 4 0 8
	LANE_0_RECEIVER_NUMBER 0 2
	LANE_0_MARGIN_TYPE 3 5
	LANE_0_USAGE_MODEL 6 6
	LANE_0_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_RC0_LANE_0_MARGINING_LANE_STATUS 0 0x116 4 0 8
	LANE_0_RECEIVER_NUMBER_STATUS 0 2
	LANE_0_MARGIN_TYPE_STATUS 3 5
	LANE_0_USAGE_MODEL_STATUS 6 6
	LANE_0_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_RC0_LANE_10_EQUALIZATION_CNTL_16GT 0 0x10e 2 0 8
	LANE_10_DSP_16GT_TX_PRESET 0 3
	LANE_10_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_RC0_LANE_10_MARGINING_LANE_CNTL 0 0x120 4 0 8
	LANE_10_RECEIVER_NUMBER 0 2
	LANE_10_MARGIN_TYPE 3 5
	LANE_10_USAGE_MODEL 6 6
	LANE_10_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_RC0_LANE_10_MARGINING_LANE_STATUS 0 0x120 4 0 8
	LANE_10_RECEIVER_NUMBER_STATUS 0 2
	LANE_10_MARGIN_TYPE_STATUS 3 5
	LANE_10_USAGE_MODEL_STATUS 6 6
	LANE_10_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_RC0_LANE_11_EQUALIZATION_CNTL_16GT 0 0x10e 2 0 8
	LANE_11_DSP_16GT_TX_PRESET 0 3
	LANE_11_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_RC0_LANE_11_MARGINING_LANE_CNTL 0 0x121 4 0 8
	LANE_11_RECEIVER_NUMBER 0 2
	LANE_11_MARGIN_TYPE 3 5
	LANE_11_USAGE_MODEL 6 6
	LANE_11_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_RC0_LANE_11_MARGINING_LANE_STATUS 0 0x121 4 0 8
	LANE_11_RECEIVER_NUMBER_STATUS 0 2
	LANE_11_MARGIN_TYPE_STATUS 3 5
	LANE_11_USAGE_MODEL_STATUS 6 6
	LANE_11_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_RC0_LANE_12_EQUALIZATION_CNTL_16GT 0 0x10f 2 0 8
	LANE_12_DSP_16GT_TX_PRESET 0 3
	LANE_12_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_RC0_LANE_12_MARGINING_LANE_CNTL 0 0x122 4 0 8
	LANE_12_RECEIVER_NUMBER 0 2
	LANE_12_MARGIN_TYPE 3 5
	LANE_12_USAGE_MODEL 6 6
	LANE_12_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_RC0_LANE_12_MARGINING_LANE_STATUS 0 0x122 4 0 8
	LANE_12_RECEIVER_NUMBER_STATUS 0 2
	LANE_12_MARGIN_TYPE_STATUS 3 5
	LANE_12_USAGE_MODEL_STATUS 6 6
	LANE_12_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_RC0_LANE_13_EQUALIZATION_CNTL_16GT 0 0x10f 2 0 8
	LANE_13_DSP_16GT_TX_PRESET 0 3
	LANE_13_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_RC0_LANE_13_MARGINING_LANE_CNTL 0 0x123 4 0 8
	LANE_13_RECEIVER_NUMBER 0 2
	LANE_13_MARGIN_TYPE 3 5
	LANE_13_USAGE_MODEL 6 6
	LANE_13_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_RC0_LANE_13_MARGINING_LANE_STATUS 0 0x123 4 0 8
	LANE_13_RECEIVER_NUMBER_STATUS 0 2
	LANE_13_MARGIN_TYPE_STATUS 3 5
	LANE_13_USAGE_MODEL_STATUS 6 6
	LANE_13_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_RC0_LANE_14_EQUALIZATION_CNTL_16GT 0 0x10f 2 0 8
	LANE_14_DSP_16GT_TX_PRESET 0 3
	LANE_14_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_RC0_LANE_14_MARGINING_LANE_CNTL 0 0x124 4 0 8
	LANE_14_RECEIVER_NUMBER 0 2
	LANE_14_MARGIN_TYPE 3 5
	LANE_14_USAGE_MODEL 6 6
	LANE_14_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_RC0_LANE_14_MARGINING_LANE_STATUS 0 0x124 4 0 8
	LANE_14_RECEIVER_NUMBER_STATUS 0 2
	LANE_14_MARGIN_TYPE_STATUS 3 5
	LANE_14_USAGE_MODEL_STATUS 6 6
	LANE_14_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_RC0_LANE_15_EQUALIZATION_CNTL_16GT 0 0x10f 2 0 8
	LANE_15_DSP_16GT_TX_PRESET 0 3
	LANE_15_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_RC0_LANE_15_MARGINING_LANE_CNTL 0 0x125 4 0 8
	LANE_15_RECEIVER_NUMBER 0 2
	LANE_15_MARGIN_TYPE 3 5
	LANE_15_USAGE_MODEL 6 6
	LANE_15_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_RC0_LANE_15_MARGINING_LANE_STATUS 0 0x125 4 0 8
	LANE_15_RECEIVER_NUMBER_STATUS 0 2
	LANE_15_MARGIN_TYPE_STATUS 3 5
	LANE_15_USAGE_MODEL_STATUS 6 6
	LANE_15_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_RC0_LANE_1_EQUALIZATION_CNTL_16GT 0 0x10c 2 0 8
	LANE_1_DSP_16GT_TX_PRESET 0 3
	LANE_1_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_RC0_LANE_1_MARGINING_LANE_CNTL 0 0x117 4 0 8
	LANE_1_RECEIVER_NUMBER 0 2
	LANE_1_MARGIN_TYPE 3 5
	LANE_1_USAGE_MODEL 6 6
	LANE_1_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_RC0_LANE_1_MARGINING_LANE_STATUS 0 0x117 4 0 8
	LANE_1_RECEIVER_NUMBER_STATUS 0 2
	LANE_1_MARGIN_TYPE_STATUS 3 5
	LANE_1_USAGE_MODEL_STATUS 6 6
	LANE_1_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_RC0_LANE_2_EQUALIZATION_CNTL_16GT 0 0x10c 2 0 8
	LANE_2_DSP_16GT_TX_PRESET 0 3
	LANE_2_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_RC0_LANE_2_MARGINING_LANE_CNTL 0 0x118 4 0 8
	LANE_2_RECEIVER_NUMBER 0 2
	LANE_2_MARGIN_TYPE 3 5
	LANE_2_USAGE_MODEL 6 6
	LANE_2_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_RC0_LANE_2_MARGINING_LANE_STATUS 0 0x118 4 0 8
	LANE_2_RECEIVER_NUMBER_STATUS 0 2
	LANE_2_MARGIN_TYPE_STATUS 3 5
	LANE_2_USAGE_MODEL_STATUS 6 6
	LANE_2_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_RC0_LANE_3_EQUALIZATION_CNTL_16GT 0 0x10c 2 0 8
	LANE_3_DSP_16GT_TX_PRESET 0 3
	LANE_3_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_RC0_LANE_3_MARGINING_LANE_CNTL 0 0x119 4 0 8
	LANE_3_RECEIVER_NUMBER 0 2
	LANE_3_MARGIN_TYPE 3 5
	LANE_3_USAGE_MODEL 6 6
	LANE_3_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_RC0_LANE_3_MARGINING_LANE_STATUS 0 0x119 4 0 8
	LANE_3_RECEIVER_NUMBER_STATUS 0 2
	LANE_3_MARGIN_TYPE_STATUS 3 5
	LANE_3_USAGE_MODEL_STATUS 6 6
	LANE_3_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_RC0_LANE_4_EQUALIZATION_CNTL_16GT 0 0x10d 2 0 8
	LANE_4_DSP_16GT_TX_PRESET 0 3
	LANE_4_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_RC0_LANE_4_MARGINING_LANE_CNTL 0 0x11a 4 0 8
	LANE_4_RECEIVER_NUMBER 0 2
	LANE_4_MARGIN_TYPE 3 5
	LANE_4_USAGE_MODEL 6 6
	LANE_4_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_RC0_LANE_4_MARGINING_LANE_STATUS 0 0x11a 4 0 8
	LANE_4_RECEIVER_NUMBER_STATUS 0 2
	LANE_4_MARGIN_TYPE_STATUS 3 5
	LANE_4_USAGE_MODEL_STATUS 6 6
	LANE_4_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_RC0_LANE_5_EQUALIZATION_CNTL_16GT 0 0x10d 2 0 8
	LANE_5_DSP_16GT_TX_PRESET 0 3
	LANE_5_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_RC0_LANE_5_MARGINING_LANE_CNTL 0 0x11b 4 0 8
	LANE_5_RECEIVER_NUMBER 0 2
	LANE_5_MARGIN_TYPE 3 5
	LANE_5_USAGE_MODEL 6 6
	LANE_5_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_RC0_LANE_5_MARGINING_LANE_STATUS 0 0x11b 4 0 8
	LANE_5_RECEIVER_NUMBER_STATUS 0 2
	LANE_5_MARGIN_TYPE_STATUS 3 5
	LANE_5_USAGE_MODEL_STATUS 6 6
	LANE_5_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_RC0_LANE_6_EQUALIZATION_CNTL_16GT 0 0x10d 2 0 8
	LANE_6_DSP_16GT_TX_PRESET 0 3
	LANE_6_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_RC0_LANE_6_MARGINING_LANE_CNTL 0 0x11c 4 0 8
	LANE_6_RECEIVER_NUMBER 0 2
	LANE_6_MARGIN_TYPE 3 5
	LANE_6_USAGE_MODEL 6 6
	LANE_6_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_RC0_LANE_6_MARGINING_LANE_STATUS 0 0x11c 4 0 8
	LANE_6_RECEIVER_NUMBER_STATUS 0 2
	LANE_6_MARGIN_TYPE_STATUS 3 5
	LANE_6_USAGE_MODEL_STATUS 6 6
	LANE_6_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_RC0_LANE_7_EQUALIZATION_CNTL_16GT 0 0x10d 2 0 8
	LANE_7_DSP_16GT_TX_PRESET 0 3
	LANE_7_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_RC0_LANE_7_MARGINING_LANE_CNTL 0 0x11d 4 0 8
	LANE_7_RECEIVER_NUMBER 0 2
	LANE_7_MARGIN_TYPE 3 5
	LANE_7_USAGE_MODEL 6 6
	LANE_7_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_RC0_LANE_7_MARGINING_LANE_STATUS 0 0x11d 4 0 8
	LANE_7_RECEIVER_NUMBER_STATUS 0 2
	LANE_7_MARGIN_TYPE_STATUS 3 5
	LANE_7_USAGE_MODEL_STATUS 6 6
	LANE_7_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_RC0_LANE_8_EQUALIZATION_CNTL_16GT 0 0x10e 2 0 8
	LANE_8_DSP_16GT_TX_PRESET 0 3
	LANE_8_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_RC0_LANE_8_MARGINING_LANE_CNTL 0 0x11e 4 0 8
	LANE_8_RECEIVER_NUMBER 0 2
	LANE_8_MARGIN_TYPE 3 5
	LANE_8_USAGE_MODEL 6 6
	LANE_8_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_RC0_LANE_8_MARGINING_LANE_STATUS 0 0x11e 4 0 8
	LANE_8_RECEIVER_NUMBER_STATUS 0 2
	LANE_8_MARGIN_TYPE_STATUS 3 5
	LANE_8_USAGE_MODEL_STATUS 6 6
	LANE_8_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_RC0_LANE_9_EQUALIZATION_CNTL_16GT 0 0x10e 2 0 8
	LANE_9_DSP_16GT_TX_PRESET 0 3
	LANE_9_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_RC0_LANE_9_MARGINING_LANE_CNTL 0 0x11f 4 0 8
	LANE_9_RECEIVER_NUMBER 0 2
	LANE_9_MARGIN_TYPE 3 5
	LANE_9_USAGE_MODEL 6 6
	LANE_9_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_RC0_LANE_9_MARGINING_LANE_STATUS 0 0x11f 4 0 8
	LANE_9_RECEIVER_NUMBER_STATUS 0 2
	LANE_9_MARGIN_TYPE_STATUS 3 5
	LANE_9_USAGE_MODEL_STATUS 6 6
	LANE_9_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_RC0_LATENCY 0 0x3 1 0 8
	LATENCY_TIMER 0 7
regBIF_CFG_DEV0_RC0_LINK_CAP 0 0x19 11 0 8
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
regBIF_CFG_DEV0_RC0_LINK_CAP2 0 0x21 7 0 8
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
regBIF_CFG_DEV0_RC0_LINK_CAP_16GT 0 0x105 1 0 8
	RESERVED 0 31
regBIF_CFG_DEV0_RC0_LINK_CAP_32GT 0 0x141 6 0 8
	EQ_BYPASS_TO_HIGHEST_RATE_SUPPORTED 0 0
	NO_EQ_NEEDED_SUPPORTED 1 1
	MODIFIED_TS_USAGE_MODE0_SUPPORTED 8 8
	MODIFIED_TS_USAGE_MODE1_SUPPORTED 9 9
	MODIFIED_TS_USAGE_MODE2_SUPPORTED 10 10
	MODIFIED_TS_RESERVED_USAGE_MODES 11 15
regBIF_CFG_DEV0_RC0_LINK_CNTL 0 0x1a 12 0 8
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
regBIF_CFG_DEV0_RC0_LINK_CNTL2 0 0x22 8 0 8
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
regBIF_CFG_DEV0_RC0_LINK_CNTL_16GT 0 0x106 1 0 8
	RESERVED 0 31
regBIF_CFG_DEV0_RC0_LINK_CNTL_32GT 0 0x142 3 0 8
	EQ_BYPASS_TO_HIGHEST_RATE_DIS 0 0
	NO_EQ_NEEDED_DIS 1 1
	MODIFIED_TS_USAGE_MODE_SEL 8 10
regBIF_CFG_DEV0_RC0_LINK_STATUS 0 0x1a 7 0 8
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
regBIF_CFG_DEV0_RC0_LINK_STATUS2 0 0x22 11 0 8
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
regBIF_CFG_DEV0_RC0_LINK_STATUS_16GT 0 0x107 5 0 8
	EQUALIZATION_COMPLETE_16GT 0 0
	EQUALIZATION_PHASE1_SUCCESS_16GT 1 1
	EQUALIZATION_PHASE2_SUCCESS_16GT 2 2
	EQUALIZATION_PHASE3_SUCCESS_16GT 3 3
	LINK_EQUALIZATION_REQUEST_16GT 4 4
regBIF_CFG_DEV0_RC0_LINK_STATUS_32GT 0 0x143 10 0 8
	EQUALIZATION_COMPLETE_32GT 0 0
	EQUALIZATION_PHASE1_SUCCESS_32GT 1 1
	EQUALIZATION_PHASE2_SUCCESS_32GT 2 2
	EQUALIZATION_PHASE3_SUCCESS_32GT 3 3
	LINK_EQUALIZATION_REQUEST_32GT 4 4
	MODIFIED_TS_RECEIVED 5 5
	RECEIVED_ENHANCED_LINK_BEHAVIOR_CNTL 6 7
	TRANSMITTER_PRECODING_ON 8 8
	TRANSMITTER_PRECODE_REQUEST 9 9
	NO_EQ_NEEDED_RECEIVED 10 10
regBIF_CFG_DEV0_RC0_LOCAL_PARITY_MISMATCH_STATUS_16GT 0 0x108 1 0 8
	LOCAL_PARITY_MISMATCH_STATUS_BITS 0 15
regBIF_CFG_DEV0_RC0_MARGINING_PORT_CAP 0 0x115 1 0 8
	MARGINING_USES_SOFTWARE 0 0
regBIF_CFG_DEV0_RC0_MARGINING_PORT_STATUS 0 0x115 2 0 8
	MARGINING_READY 0 0
	MARGINING_SOFTWARE_READY 1 1
regBIF_CFG_DEV0_RC0_MEM_BASE_LIMIT 0 0x8 4 0 8
	MEM_BASE_TYPE 0 3
	MEM_BASE_31_20 4 15
	MEM_LIMIT_TYPE 16 19
	MEM_LIMIT_31_20 20 31
regBIF_CFG_DEV0_RC0_MSI_CAP_LIST 0 0x28 2 0 8
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_RC0_MSI_EXT_MSG_DATA 0 0x2a 1 0 8
	MSI_EXT_DATA 0 15
regBIF_CFG_DEV0_RC0_MSI_EXT_MSG_DATA_64 0 0x2b 1 0 8
	MSI_EXT_DATA_64 0 15
regBIF_CFG_DEV0_RC0_MSI_MSG_ADDR_HI 0 0x2a 1 0 8
	MSI_MSG_ADDR_HI 0 31
regBIF_CFG_DEV0_RC0_MSI_MSG_ADDR_LO 0 0x29 1 0 8
	MSI_MSG_ADDR_LO 2 31
regBIF_CFG_DEV0_RC0_MSI_MSG_CNTL 0 0x28 7 0 8
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
regBIF_CFG_DEV0_RC0_MSI_MSG_DATA 0 0x2a 1 0 8
	MSI_DATA 0 15
regBIF_CFG_DEV0_RC0_MSI_MSG_DATA_64 0 0x2b 1 0 8
	MSI_DATA_64 0 15
regBIF_CFG_DEV0_RC0_PCIE_ACS_CAP 0 0xa9 9 0 8
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	ENHANCED_CAPABILITY 7 7
	EGRESS_CONTROL_VECTOR_SIZE 8 15
regBIF_CFG_DEV0_RC0_PCIE_ACS_CNTL 0 0xa9 11 0 8
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
	IO_REQUEST_BLOCKING_EN 7 7
	DSP_MEMORY_TARGET_ACCESS_CNTL 8 9
	USP_MEMORY_TARGET_ACCESS_CNTL 10 11
	UNCLAIMED_REQUEST_REDIRECT_CNTL 12 12
regBIF_CFG_DEV0_RC0_PCIE_ACS_ENH_CAP_LIST 0 0xa8 3 0 8
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_RC0_PCIE_ADV_ERR_CAP_CNTL 0 0x5a 9 0 8
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
regBIF_CFG_DEV0_RC0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x54 3 0 8
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_RC0_PCIE_CAP 0 0x16 4 0 8
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
regBIF_CFG_DEV0_RC0_PCIE_CAP_LIST 0 0x16 2 0 8
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_RC0_PCIE_CORR_ERR_MASK 0 0x59 8 0 8
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
regBIF_CFG_DEV0_RC0_PCIE_CORR_ERR_STATUS 0 0x58 8 0 8
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
regBIF_CFG_DEV0_RC0_PCIE_DEV_SERIAL_NUM_DW1 0 0x51 1 0 8
	SERIAL_NUMBER_LO 0 31
regBIF_CFG_DEV0_RC0_PCIE_DEV_SERIAL_NUM_DW2 0 0x52 1 0 8
	SERIAL_NUMBER_HI 0 31
regBIF_CFG_DEV0_RC0_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST 0 0x50 3 0 8
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_RC0_PCIE_DLF_ENH_CAP_LIST 0 0x100 3 0 8
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_RC0_PCIE_ERR_SRC_ID 0 0x61 2 0 8
	ERR_CORR_SRC_ID 0 15
	ERR_FATAL_NONFATAL_SRC_ID 16 31
regBIF_CFG_DEV0_RC0_PCIE_HDR_LOG0 0 0x5b 1 0 8
	TLP_HDR 0 31
regBIF_CFG_DEV0_RC0_PCIE_HDR_LOG1 0 0x5c 1 0 8
	TLP_HDR 0 31
regBIF_CFG_DEV0_RC0_PCIE_HDR_LOG2 0 0x5d 1 0 8
	TLP_HDR 0 31
regBIF_CFG_DEV0_RC0_PCIE_HDR_LOG3 0 0x5e 1 0 8
	TLP_HDR 0 31
regBIF_CFG_DEV0_RC0_PCIE_LANE_0_EQUALIZATION_CNTL 0 0x9f 4 0 8
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_RC0_PCIE_LANE_10_EQUALIZATION_CNTL 0 0xa4 4 0 8
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_RC0_PCIE_LANE_11_EQUALIZATION_CNTL 0 0xa4 4 0 8
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_RC0_PCIE_LANE_12_EQUALIZATION_CNTL 0 0xa5 4 0 8
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_RC0_PCIE_LANE_13_EQUALIZATION_CNTL 0 0xa5 4 0 8
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_RC0_PCIE_LANE_14_EQUALIZATION_CNTL 0 0xa6 4 0 8
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_RC0_PCIE_LANE_15_EQUALIZATION_CNTL 0 0xa6 4 0 8
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_RC0_PCIE_LANE_1_EQUALIZATION_CNTL 0 0x9f 4 0 8
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_RC0_PCIE_LANE_2_EQUALIZATION_CNTL 0 0xa0 4 0 8
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_RC0_PCIE_LANE_3_EQUALIZATION_CNTL 0 0xa0 4 0 8
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_RC0_PCIE_LANE_4_EQUALIZATION_CNTL 0 0xa1 4 0 8
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_RC0_PCIE_LANE_5_EQUALIZATION_CNTL 0 0xa1 4 0 8
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_RC0_PCIE_LANE_6_EQUALIZATION_CNTL 0 0xa2 4 0 8
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_RC0_PCIE_LANE_7_EQUALIZATION_CNTL 0 0xa2 4 0 8
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_RC0_PCIE_LANE_8_EQUALIZATION_CNTL 0 0xa3 4 0 8
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_RC0_PCIE_LANE_9_EQUALIZATION_CNTL 0 0xa3 4 0 8
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_RC0_PCIE_LANE_ERROR_STATUS 0 0x9e 1 0 8
	LANE_ERROR_STATUS_BITS 0 15
regBIF_CFG_DEV0_RC0_PCIE_LINK_CNTL3 0 0x9d 3 0 8
	PERFORM_EQUALIZATION 0 0
	LINK_EQUALIZATION_REQ_INT_EN 1 1
	ENABLE_LOWER_SKP_OS_GEN 9 15
regBIF_CFG_DEV0_RC0_PCIE_MARGINING_ENH_CAP_LIST 0 0x114 3 0 8
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_RC0_PCIE_PHY_16GT_ENH_CAP_LIST 0 0x104 3 0 8
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_RC0_PCIE_PORT_VC_CAP_REG1 0 0x45 4 0 8
	EXT_VC_COUNT 0 2
	LOW_PRIORITY_EXT_VC_COUNT 4 6
	REF_CLK 8 9
	PORT_ARB_TABLE_ENTRY_SIZE 10 11
regBIF_CFG_DEV0_RC0_PCIE_PORT_VC_CAP_REG2 0 0x46 2 0 8
	VC_ARB_CAP 0 7
	VC_ARB_TABLE_OFFSET 24 31
regBIF_CFG_DEV0_RC0_PCIE_PORT_VC_CNTL 0 0x47 2 0 8
	LOAD_VC_ARB_TABLE 0 0
	VC_ARB_SELECT 1 3
regBIF_CFG_DEV0_RC0_PCIE_PORT_VC_STATUS 0 0x47 1 0 8
	VC_ARB_TABLE_STATUS 0 0
regBIF_CFG_DEV0_RC0_PCIE_ROOT_ERR_CMD 0 0x5f 3 0 8
	CORR_ERR_REP_EN 0 0
	NONFATAL_ERR_REP_EN 1 1
	FATAL_ERR_REP_EN 2 2
regBIF_CFG_DEV0_RC0_PCIE_ROOT_ERR_STATUS 0 0x60 9 0 8
	ERR_CORR_RCVD 0 0
	MULT_ERR_CORR_RCVD 1 1
	ERR_FATAL_NONFATAL_RCVD 2 2
	MULT_ERR_FATAL_NONFATAL_RCVD 3 3
	FIRST_UNCORRECTABLE_FATAL 4 4
	NONFATAL_ERROR_MSG_RCVD 5 5
	FATAL_ERROR_MSG_RCVD 6 6
	ERR_COR_SUBCLASS 7 8
	ADV_ERR_INT_MSG_NUM 27 31
regBIF_CFG_DEV0_RC0_PCIE_SECONDARY_ENH_CAP_LIST 0 0x9c 3 0 8
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_RC0_PCIE_TLP_PREFIX_LOG0 0 0x62 1 0 8
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_RC0_PCIE_TLP_PREFIX_LOG1 0 0x63 1 0 8
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_RC0_PCIE_TLP_PREFIX_LOG2 0 0x64 1 0 8
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_RC0_PCIE_TLP_PREFIX_LOG3 0 0x65 1 0 8
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_RC0_PCIE_UNCORR_ERR_MASK 0 0x56 17 0 8
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
regBIF_CFG_DEV0_RC0_PCIE_UNCORR_ERR_SEVERITY 0 0x57 17 0 8
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
regBIF_CFG_DEV0_RC0_PCIE_UNCORR_ERR_STATUS 0 0x55 17 0 8
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
regBIF_CFG_DEV0_RC0_PCIE_VC0_RESOURCE_CAP 0 0x48 4 0 8
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 22
	PORT_ARB_TABLE_OFFSET 24 31
regBIF_CFG_DEV0_RC0_PCIE_VC0_RESOURCE_CNTL 0 0x49 6 0 8
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
regBIF_CFG_DEV0_RC0_PCIE_VC0_RESOURCE_STATUS 0 0x4a 2 0 8
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
regBIF_CFG_DEV0_RC0_PCIE_VC1_RESOURCE_CAP 0 0x4b 4 0 8
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 21
	PORT_ARB_TABLE_OFFSET 24 31
regBIF_CFG_DEV0_RC0_PCIE_VC1_RESOURCE_CNTL 0 0x4c 6 0 8
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
regBIF_CFG_DEV0_RC0_PCIE_VC1_RESOURCE_STATUS 0 0x4d 2 0 8
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
regBIF_CFG_DEV0_RC0_PCIE_VC_ENH_CAP_LIST 0 0x44 3 0 8
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_RC0_PCIE_VENDOR_SPECIFIC1 0 0x42 1 0 8
	SCRATCH 0 31
regBIF_CFG_DEV0_RC0_PCIE_VENDOR_SPECIFIC2 0 0x43 1 0 8
	SCRATCH 0 31
regBIF_CFG_DEV0_RC0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x40 3 0 8
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_RC0_PCIE_VENDOR_SPECIFIC_HDR 0 0x41 3 0 8
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
regBIF_CFG_DEV0_RC0_PMI_CAP 0 0x14 8 0 8
	VERSION 0 2
	PME_CLOCK 3 3
	IMMEDIATE_READINESS_ON_RETURN_TO_D0 4 4
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
regBIF_CFG_DEV0_RC0_PMI_CAP_LIST 0 0x14 2 0 8
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_RC0_PMI_STATUS_CNTL 0 0x15 9 0 8
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
regBIF_CFG_DEV0_RC0_PREF_BASE_LIMIT 0 0x9 4 0 8
	PREF_MEM_BASE_TYPE 0 3
	PREF_MEM_BASE_31_20 4 15
	PREF_MEM_LIMIT_TYPE 16 19
	PREF_MEM_LIMIT_31_20 20 31
regBIF_CFG_DEV0_RC0_PREF_BASE_UPPER 0 0xa 1 0 8
	PREF_BASE_UPPER 0 31
regBIF_CFG_DEV0_RC0_PREF_LIMIT_UPPER 0 0xb 1 0 8
	PREF_LIMIT_UPPER 0 31
regBIF_CFG_DEV0_RC0_PROG_INTERFACE 0 0x2 1 0 8
	PROG_INTERFACE 0 7
regBIF_CFG_DEV0_RC0_REVISION_ID 0 0x2 2 0 8
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
regBIF_CFG_DEV0_RC0_ROM_BASE_ADDR 0 0xe 4 0 8
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
regBIF_CFG_DEV0_RC0_ROOT_CAP 0 0x1d 1 0 8
	CRS_SOFTWARE_VISIBILITY 0 0
regBIF_CFG_DEV0_RC0_ROOT_CNTL 0 0x1d 5 0 8
	SERR_ON_CORR_ERR_EN 0 0
	SERR_ON_NONFATAL_ERR_EN 1 1
	SERR_ON_FATAL_ERR_EN 2 2
	PM_INTERRUPT_EN 3 3
	CRS_SOFTWARE_VISIBILITY_EN 4 4
regBIF_CFG_DEV0_RC0_ROOT_STATUS 0 0x1e 3 0 8
	PME_REQUESTOR_ID 0 15
	PME_STATUS 16 16
	PME_PENDING 17 17
regBIF_CFG_DEV0_RC0_RTM1_PARITY_MISMATCH_STATUS_16GT 0 0x109 1 0 8
	RTM1_PARITY_MISMATCH_STATUS_BITS 0 15
regBIF_CFG_DEV0_RC0_RTM2_PARITY_MISMATCH_STATUS_16GT 0 0x10a 1 0 8
	RTM2_PARITY_MISMATCH_STATUS_BITS 0 15
regBIF_CFG_DEV0_RC0_SECONDARY_STATUS 0 0x7 9 0 8
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	RECEIVED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
regBIF_CFG_DEV0_RC0_SLOT_CAP 0 0x1b 12 0 8
	ATTN_BUTTON_PRESENT 0 0
	PWR_CONTROLLER_PRESENT 1 1
	MRL_SENSOR_PRESENT 2 2
	ATTN_INDICATOR_PRESENT 3 3
	PWR_INDICATOR_PRESENT 4 4
	HOTPLUG_SURPRISE 5 5
	HOTPLUG_CAPABLE 6 6
	SLOT_PWR_LIMIT_VALUE 7 14
	SLOT_PWR_LIMIT_SCALE 15 16
	ELECTROMECH_INTERLOCK_PRESENT 17 17
	NO_COMMAND_COMPLETED_SUPPORTED 18 18
	PHYSICAL_SLOT_NUM 19 31
regBIF_CFG_DEV0_RC0_SLOT_CAP2 0 0x23 1 0 8
	INBAND_PD_DISABLE_SUPPORTED 0 0
regBIF_CFG_DEV0_RC0_SLOT_CNTL 0 0x1c 13 0 8
	ATTN_BUTTON_PRESSED_EN 0 0
	PWR_FAULT_DETECTED_EN 1 1
	MRL_SENSOR_CHANGED_EN 2 2
	PRESENCE_DETECT_CHANGED_EN 3 3
	COMMAND_COMPLETED_INTR_EN 4 4
	HOTPLUG_INTR_EN 5 5
	ATTN_INDICATOR_CNTL 6 7
	PWR_INDICATOR_CNTL 8 9
	PWR_CONTROLLER_CNTL 10 10
	ELECTROMECH_INTERLOCK_CNTL 11 11
	DL_STATE_CHANGED_EN 12 12
	AUTO_SLOT_PWR_LIMIT_DISABLE 13 13
	INBAND_PD_DISABLE 14 14
regBIF_CFG_DEV0_RC0_SLOT_CNTL2 0 0x24 1 0 8
	RESERVED 0 15
regBIF_CFG_DEV0_RC0_SLOT_STATUS 0 0x1c 9 0 8
	ATTN_BUTTON_PRESSED 0 0
	PWR_FAULT_DETECTED 1 1
	MRL_SENSOR_CHANGED 2 2
	PRESENCE_DETECT_CHANGED 3 3
	COMMAND_COMPLETED 4 4
	MRL_SENSOR_STATE 5 5
	PRESENCE_DETECT_STATE 6 6
	ELECTROMECH_INTERLOCK_STATUS 7 7
	DL_STATE_CHANGED 8 8
regBIF_CFG_DEV0_RC0_SLOT_STATUS2 0 0x24 1 0 8
	RESERVED 0 15
regBIF_CFG_DEV0_RC0_SSID_CAP 0 0x31 2 0 8
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_RC0_SSID_CAP_LIST 0 0x30 2 0 8
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_RC0_STATUS 0 0x1 12 0 8
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
regBIF_CFG_DEV0_RC0_SUB_BUS_NUMBER_LATENCY 0 0x6 4 0 8
	PRIMARY_BUS 0 7
	SECONDARY_BUS 8 15
	SUB_BUS_NUM 16 23
	SECONDARY_LATENCY_TIMER 24 31
regBIF_CFG_DEV0_RC0_SUB_CLASS 0 0x2 1 0 8
	SUB_CLASS 0 7
regBIF_CFG_DEV0_RC0_VENDOR_ID 0 0x0 1 0 8
	VENDOR_ID 0 15
regBIF_D3HOTD0_INTR_MASK 0 0xe022 2 0 8
	DEV0_PF0_D3HOTD0_INTR_MASK 0 0
	DEV0_PF1_D3HOTD0_INTR_MASK 1 1
regBIF_D3HOTD0_INTR_STS 0 0xe012 2 0 8
	DEV0_PF0_D3HOTD0_INTR_STS 0 0
	DEV0_PF1_D3HOTD0_INTR_STS 1 1
regBIF_DEV0_PF0_DSTATE_VALUE 0 0xe050 3 0 8
	DEV0_PF0_DSTATE_TGT_VALUE 0 1
	DEV0_PF0_DSTATE_NEED_D3TOD0_RESET 2 2
	DEV0_PF0_DSTATE_ACK_VALUE 16 17
regBIF_DEV0_PF1_DSTATE_VALUE 0 0xe051 3 0 8
	DEV0_PF1_DSTATE_TGT_VALUE 0 1
	DEV0_PF1_DSTATE_NEED_D3TOD0_RESET 2 2
	DEV0_PF1_DSTATE_ACK_VALUE 16 17
regBIF_DMA_MP4_ERR_LOG 0 0xe870 4 0 8
	MP4SDP_VC4_NON_DVM_ERR 0 0
	MP4SDP_ATOMIC_REQEN_LOW_ERR 1 1
	CLEAR_MP4SDP_VC4_NON_DVM_ERR 16 16
	CLEAR_MP4SDP_ATOMIC_REQEN_LOW_ERR 17 17
regBIF_GFX_DRV_VPU_RST 0 0xe003 8 0 8
	DRV_MODE1_PF_CFG_RST 0 0
	DRV_MODE1_PF_CFG_FLR_EXC_RST 1 1
	DRV_MODE1_PF_CFG_STICKY_RST 2 2
	DRV_MODE1_PF_PRV_RST 3 3
	DRV_MODE1_PF_PRV_STICKY_RST 4 4
	DRV_MODE1_VF_CFG_RST 5 5
	DRV_MODE1_VF_CFG_STICKY_RST 6 6
	DRV_MODE1_VF_PRV_RST 7 7
regBIF_GMI_WRR_WEIGHT 0 0xe848 3 0 8
	GMI_REQ_WRR_LRG_COUNTER_MODE 29 29
	GMI_REQ_WRR_LRG_MODE 30 30
	GMI_REQ_WRR_LRG_SIZE_MODE 31 31
regBIF_GMI_WRR_WEIGHT2 0 0xe849 4 0 8
	GMI_REQ_ENTRY0_WEIGHT 0 7
	GMI_REQ_ENTRY1_WEIGHT 8 15
	GMI_REQ_ENTRY2_WEIGHT 16 23
	GMI_REQ_ENTRY3_WEIGHT 24 31
regBIF_GMI_WRR_WEIGHT3 0 0xe84a 4 0 8
	GMI_REQ_ENTRY4_WEIGHT 0 7
	GMI_REQ_ENTRY5_WEIGHT 8 15
	GMI_REQ_ENTRY6_WEIGHT 16 23
	GMI_REQ_ENTRY7_WEIGHT 24 31
regBIF_INST_RESET_INTR_MASK 0 0xe020 5 0 8
	EP0_LINK_RESET_INTR_MASK 0 0
	EP0_LINK_RESET_CFG_ONLY_INTR_MASK 1 1
	DRV_RESET_M0_INTR_MASK 2 2
	DRV_RESET_M1_INTR_MASK 3 3
	DRV_RESET_M2_INTR_MASK 4 4
regBIF_INST_RESET_INTR_STS 0 0xe010 5 0 8
	EP0_LINK_RESET_INTR_STS 0 0
	EP0_LINK_RESET_CFG_ONLY_INTR_STS 1 1
	DRV_RESET_M0_INTR_STS 2 2
	DRV_RESET_M1_INTR_STS 3 3
	DRV_RESET_M2_INTR_STS 4 4
regBIF_PASID_ERR_CLR 0 0xe872 2 0 8
	PASID_ERR_CLR_DEV0_F0 0 0
	PASID_ERR_CLR_DEV0_F1 1 1
regBIF_PASID_ERR_LOG 0 0xe871 2 0 8
	PASID_ERR_DEV0_F0 0 0
	PASID_ERR_DEV0_F1 1 1
regBIF_PF_DSTATE_INTR_MASK 0 0xe025 8 0 8
	DEV0_PF0_DSTATE_INTR_MASK 0 0
	DEV0_PF1_DSTATE_INTR_MASK 1 1
	DEV0_PF2_DSTATE_INTR_MASK 2 2
	DEV0_PF3_DSTATE_INTR_MASK 3 3
	DEV0_PF4_DSTATE_INTR_MASK 4 4
	DEV0_PF5_DSTATE_INTR_MASK 5 5
	DEV0_PF6_DSTATE_INTR_MASK 6 6
	DEV0_PF7_DSTATE_INTR_MASK 7 7
regBIF_PF_DSTATE_INTR_STS 0 0xe015 8 0 8
	DEV0_PF0_DSTATE_INTR_STS 0 0
	DEV0_PF1_DSTATE_INTR_STS 1 1
	DEV0_PF2_DSTATE_INTR_STS 2 2
	DEV0_PF3_DSTATE_INTR_STS 3 3
	DEV0_PF4_DSTATE_INTR_STS 4 4
	DEV0_PF5_DSTATE_INTR_STS 5 5
	DEV0_PF6_DSTATE_INTR_STS 6 6
	DEV0_PF7_DSTATE_INTR_STS 7 7
regBIF_PF_FLR_INTR_MASK 0 0xe021 2 0 8
	DEV0_PF0_FLR_INTR_MASK 0 0
	DEV0_PF1_FLR_INTR_MASK 1 1
regBIF_PF_FLR_INTR_STS 0 0xe011 2 0 8
	DEV0_PF0_FLR_INTR_STS 0 0
	DEV0_PF1_FLR_INTR_STS 1 1
regBIF_PF_FLR_RST 0 0xe040 2 0 8
	DEV0_PF0_FLR_RST 0 0
	DEV0_PF1_FLR_RST 1 1
regBIF_PORT0_DSTATE_VALUE 0 0xe230 2 0 8
	PORT0_DSTATE_TGT_VALUE 0 1
	PORT0_DSTATE_ACK_VALUE 16 17
regBIF_POWER_INTR_MASK 0 0xe024 2 0 8
	DEV0_PME_TURN_OFF_INTR_MASK 0 0
	PORT0_DSTATE_INTR_MASK 16 16
regBIF_POWER_INTR_STS 0 0xe014 2 0 8
	DEV0_PME_TURN_OFF_INTR_STS 0 0
	PORT0_DSTATE_INTR_STS 16 16
regBIF_RST_MISC_CTRL 0 0xe004 13 0 8
	ERRSTATUS_KEPT_IN_PERSTB 0 0
	DRV_RST_MODE 2 3
	DRV_RST_CFG_MASK 4 4
	DRV_RST_BITS_AUTO_CLEAR 5 5
	FLR_RST_BIT_AUTO_CLEAR 6 6
	STRAP_EP_LNK_RST_IOV_EN 8 8
	LNK_RST_GRACE_MODE 9 9
	LNK_RST_GRACE_TIMEOUT 10 12
	LNK_RST_TIMER_SEL 13 14
	LNK_RST_TIMER2_SEL 15 16
	SRIOV_SAVE_VFS_ON_VFENABLE_CLR 17 19
	LNK_RST_DMA_DUMMY_DIS 23 23
	LNK_RST_DMA_DUMMY_RSPSTS 24 25
regBIF_RST_MISC_CTRL2 0 0xe005 9 0 8
	SWUS_LNK_RST_PROTECT 0 0
	SWDS_LNK_RST_PROTECT 1 1
	ENDP0_LNK_RST_PROTECT 2 2
	ALL_RST_PROTECT 15 15
	SWUS_LNK_RST_TRANS_IDLE 16 16
	SWDS_LNK_RST_TRANS_IDLE 17 17
	ENDP0_LNK_RST_TRANS_IDLE 18 18
	ALL_RST_PROTECT_DIS 30 30
	ALL_RST_TRANS_IDLE 31 31
regBIF_RST_MISC_CTRL3 0 0xe006 6 0 8
	TIMER_SCALE 0 3
	PME_TURNOFF_TIMEOUT 4 5
	PME_TURNOFF_MODE 6 6
	RELOAD_STRAP_DELAY_HARD 7 9
	RELOAD_STRAP_DELAY_SOFT 10 12
	RELOAD_STRAP_DELAY_SELF 13 15
regBIF_SELFRING_BUFFER_VID 0 0xe840 3 0 8
	DOORBELL_MONITOR_CID 0 7
	RAS_CNTLR_INTR_CID 8 15
	RAS_ATHUB_ERR_EVENT_INTR_CID 16 23
regBIF_SELFRING_VECTOR_CNTL 0 0xe841 2 0 8
	MISC_DB_MNTR_INTR_DIS 0 0
	DB_MNTR_TS_FROM 1 1
regBME_DUMMY_CNTL_0 0 0xe825 8 0 8
	BME_DUMMY_RSPSTS_DEV0_F0 0 1
	BME_DUMMY_RSPSTS_DEV0_F1 2 3
	BME_DUMMY_RSPSTS_DEV0_F2 4 5
	BME_DUMMY_RSPSTS_DEV0_F3 6 7
	BME_DUMMY_RSPSTS_DEV0_F4 8 9
	BME_DUMMY_RSPSTS_DEV0_F5 10 11
	BME_DUMMY_RSPSTS_DEV0_F6 12 13
	BME_DUMMY_RSPSTS_DEV0_F7 14 15
regCAM_CONTROL 0 0xe84052 6 0 8
	CAM_En 0 0
	Op 1 1
	AccessType 2 2
	DataMatchEn 3 3
	VC 4 6
	CrossTrigger 8 11
regCAM_TARGET_DATA 0 0xe8405a 1 0 8
	Data 0 31
regCAM_TARGET_DATA_ADDR_BOTTOM 0 0xe84057 1 0 8
	DataAddrBottom 0 31
regCAM_TARGET_DATA_ADDR_TOP 0 0xe84059 1 0 8
	DataAddrTop 0 31
regCAM_TARGET_DATA_MASK 0 0xe8405b 1 0 8
	DataMask 0 31
regCAM_TARGET_INDEX_ADDR_BOTTOM 0 0xe84053 1 0 8
	IndexAddrBottom 0 31
regCAM_TARGET_INDEX_ADDR_TOP 0 0xe84054 1 0 8
	IndexAddrTop 0 31
regCAM_TARGET_INDEX_DATA 0 0xe84055 1 0 8
	IndexData 0 31
regCAM_TARGET_INDEX_DATA_MASK 0 0xe84056 1 0 8
	IndexDataMask 0 31
regDEV0_PF0_D3HOTD0_RST_CTRL 0 0xe078 5 0 8
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
regDEV0_PF0_FLR_RST_CTRL 0 0xe008 22 0 8
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
	VF_CFG_EN 5 5
	VF_CFG_STICKY_EN 6 6
	VF_PRV_EN 7 7
	SOFT_PF_CFG_EN 8 8
	SOFT_PF_CFG_FLR_EXC_EN 9 9
	SOFT_PF_CFG_STICKY_EN 10 10
	SOFT_PF_PRV_EN 11 11
	SOFT_PF_PRV_STICKY_EN 12 12
	VF_VF_CFG_EN 13 13
	VF_VF_CFG_STICKY_EN 14 14
	VF_VF_PRV_EN 15 15
	FLR_TWICE_EN 16 16
	FLR_GRACE_MODE 17 17
	FLR_GRACE_TIMEOUT 18 20
	FLR_DMA_DUMMY_RSPSTS 23 24
	FLR_HST_DUMMY_RSPSTS 25 26
	SOFT_PF_PFCOPY_PRV_EN 31 31
regDEV0_PF1_D3HOTD0_RST_CTRL 0 0xe079 5 0 8
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
regDEV0_PF1_FLR_RST_CTRL 0 0xe009 9 0 8
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
	FLR_GRACE_MODE 17 17
	FLR_GRACE_TIMEOUT 18 20
	FLR_DMA_DUMMY_RSPSTS 23 24
	FLR_HST_DUMMY_RSPSTS 25 26
regDISCON_HYSTERESIS_HEAD_CTRL 0 0xe8c6 2 0 8
	GMI_DNS_SDP_DISCON_HYSTERESIS_H 0 3
	GMI_UPS_SDP_DISCON_HYSTERESIS_H 8 11
regDMA_CLK0_SW0_CL0_CNTL 0 0x4240 6 0 5
	FLR_ON_RS_RESET_EN 0 0
	LKRST_ON_RS_RESET_EN 1 1
	QOS_STATIC_OVERRIDE_EN 8 8
	QOS_STATIC_OVERRIDE_VALUE 9 12
	READ_WRR_WEIGHT 16 23
	WRITE_WRR_WEIGHT 24 31
regDMA_CLK0_SW0_CL1_CNTL 0 0x4241 6 0 5
	FLR_ON_RS_RESET_EN 0 0
	LKRST_ON_RS_RESET_EN 1 1
	QOS_STATIC_OVERRIDE_EN 8 8
	QOS_STATIC_OVERRIDE_VALUE 9 12
	READ_WRR_WEIGHT 16 23
	WRITE_WRR_WEIGHT 24 31
regDOORBELL0_CTRL_ENTRY_0 0 0xcd00 3 0 8
	BIF_DOORBELL0_RANGE_OFFSET_ENTRY 0 9
	BIF_DOORBELL0_RANGE_SIZE_ENTRY 10 14
	DOORBELL0_FENCE_ENABLE_ENTRY 16 20
regDOORBELL0_CTRL_ENTRY_1 0 0xcd01 3 0 8
	BIF_DOORBELL1_RANGE_OFFSET_ENTRY 0 9
	BIF_DOORBELL1_RANGE_SIZE_ENTRY 10 14
	DOORBELL1_FENCE_ENABLE_ENTRY 16 20
regDOORBELL0_CTRL_ENTRY_10 0 0xcd0a 3 0 8
	BIF_DOORBELL10_RANGE_OFFSET_ENTRY 0 9
	BIF_DOORBELL10_RANGE_SIZE_ENTRY 10 14
	DOORBELL10_FENCE_ENABLE_ENTRY 16 20
regDOORBELL0_CTRL_ENTRY_11 0 0xcd0b 3 0 8
	BIF_DOORBELL11_RANGE_OFFSET_ENTRY 0 9
	BIF_DOORBELL11_RANGE_SIZE_ENTRY 10 14
	DOORBELL11_FENCE_ENABLE_ENTRY 16 20
regDOORBELL0_CTRL_ENTRY_12 0 0xcd0c 3 0 8
	BIF_DOORBELL12_RANGE_OFFSET_ENTRY 0 9
	BIF_DOORBELL12_RANGE_SIZE_ENTRY 10 14
	DOORBELL12_FENCE_ENABLE_ENTRY 16 20
regDOORBELL0_CTRL_ENTRY_13 0 0xcd0d 3 0 8
	BIF_DOORBELL13_RANGE_OFFSET_ENTRY 0 9
	BIF_DOORBELL13_RANGE_SIZE_ENTRY 10 14
	DOORBELL13_FENCE_ENABLE_ENTRY 16 20
regDOORBELL0_CTRL_ENTRY_14 0 0xcd0e 3 0 8
	BIF_DOORBELL14_RANGE_OFFSET_ENTRY 0 9
	BIF_DOORBELL14_RANGE_SIZE_ENTRY 10 14
	DOORBELL14_FENCE_ENABLE_ENTRY 16 20
regDOORBELL0_CTRL_ENTRY_15 0 0xcd0f 3 0 8
	BIF_DOORBELL15_RANGE_OFFSET_ENTRY 0 9
	BIF_DOORBELL15_RANGE_SIZE_ENTRY 10 14
	DOORBELL15_FENCE_ENABLE_ENTRY 16 20
regDOORBELL0_CTRL_ENTRY_16 0 0xcd10 3 0 8
	BIF_DOORBELL16_RANGE_OFFSET_ENTRY 0 9
	BIF_DOORBELL16_RANGE_SIZE_ENTRY 10 14
	DOORBELL16_FENCE_ENABLE_ENTRY 16 20
regDOORBELL0_CTRL_ENTRY_17 0 0xcd11 3 0 8
	BIF_DOORBELL17_RANGE_OFFSET_ENTRY 0 9
	BIF_DOORBELL17_RANGE_SIZE_ENTRY 10 14
	DOORBELL17_FENCE_ENABLE_ENTRY 16 20
regDOORBELL0_CTRL_ENTRY_18 0 0xcd12 3 0 8
	BIF_DOORBELL18_RANGE_OFFSET_ENTRY 0 9
	BIF_DOORBELL18_RANGE_SIZE_ENTRY 10 14
	DOORBELL18_FENCE_ENABLE_ENTRY 16 20
regDOORBELL0_CTRL_ENTRY_19 0 0xcd13 3 0 8
	BIF_DOORBELL19_RANGE_OFFSET_ENTRY 0 9
	BIF_DOORBELL19_RANGE_SIZE_ENTRY 10 14
	DOORBELL19_FENCE_ENABLE_ENTRY 16 20
regDOORBELL0_CTRL_ENTRY_2 0 0xcd02 3 0 8
	BIF_DOORBELL2_RANGE_OFFSET_ENTRY 0 9
	BIF_DOORBELL2_RANGE_SIZE_ENTRY 10 14
	DOORBELL2_FENCE_ENABLE_ENTRY 16 20
regDOORBELL0_CTRL_ENTRY_20 0 0xcd14 3 0 8
	BIF_DOORBELL20_RANGE_OFFSET_ENTRY 0 9
	BIF_DOORBELL20_RANGE_SIZE_ENTRY 10 14
	DOORBELL20_FENCE_ENABLE_ENTRY 16 20
regDOORBELL0_CTRL_ENTRY_3 0 0xcd03 3 0 8
	BIF_DOORBELL3_RANGE_OFFSET_ENTRY 0 9
	BIF_DOORBELL3_RANGE_SIZE_ENTRY 10 14
	DOORBELL3_FENCE_ENABLE_ENTRY 16 20
regDOORBELL0_CTRL_ENTRY_4 0 0xcd04 3 0 8
	BIF_DOORBELL4_RANGE_OFFSET_ENTRY 0 9
	BIF_DOORBELL4_RANGE_SIZE_ENTRY 10 14
	DOORBELL4_FENCE_ENABLE_ENTRY 16 20
regDOORBELL0_CTRL_ENTRY_5 0 0xcd05 3 0 8
	BIF_DOORBELL5_RANGE_OFFSET_ENTRY 0 9
	BIF_DOORBELL5_RANGE_SIZE_ENTRY 10 14
	DOORBELL5_FENCE_ENABLE_ENTRY 16 20
regDOORBELL0_CTRL_ENTRY_6 0 0xcd06 3 0 8
	BIF_DOORBELL6_RANGE_OFFSET_ENTRY 0 9
	BIF_DOORBELL6_RANGE_SIZE_ENTRY 10 14
	DOORBELL6_FENCE_ENABLE_ENTRY 16 20
regDOORBELL0_CTRL_ENTRY_7 0 0xcd07 3 0 8
	BIF_DOORBELL7_RANGE_OFFSET_ENTRY 0 9
	BIF_DOORBELL7_RANGE_SIZE_ENTRY 10 14
	DOORBELL7_FENCE_ENABLE_ENTRY 16 20
regDOORBELL0_CTRL_ENTRY_8 0 0xcd08 3 0 8
	BIF_DOORBELL8_RANGE_OFFSET_ENTRY 0 9
	BIF_DOORBELL8_RANGE_SIZE_ENTRY 10 14
	DOORBELL8_FENCE_ENABLE_ENTRY 16 20
regDOORBELL0_CTRL_ENTRY_9 0 0xcd09 3 0 8
	BIF_DOORBELL9_RANGE_OFFSET_ENTRY 0 9
	BIF_DOORBELL9_RANGE_SIZE_ENTRY 10 14
	DOORBELL9_FENCE_ENABLE_ENTRY 16 20
regEGRESS_POISON_MASK_HI 0 0xe8820b 1 0 8
	EgressPoisonMaskHi 0 31
regEGRESS_POISON_MASK_LO 0 0xe8820a 1 0 8
	EgressPoisonMaskLo 0 31
regEGRESS_POISON_SEVERITY_DOWN 0 0xe8820c 1 0 8
	EgressPoisonSeverityDown 0 31
regEGRESS_POISON_SEVERITY_UPPER 0 0xe8820d 1 0 8
	EgressPoisonSeverityUpper 0 31
regEGRESS_POISON_STATUS_HI 0 0xe88209 32 0 8
	EgressPoisonStatusHi_0 0 0
	EgressPoisonStatusHi_1 1 1
	EgressPoisonStatusHi_2 2 2
	EgressPoisonStatusHi_3 3 3
	EgressPoisonStatusHi_4 4 4
	EgressPoisonStatusHi_5 5 5
	EgressPoisonStatusHi_6 6 6
	EgressPoisonStatusHi_7 7 7
	EgressPoisonStatusHi_8 8 8
	EgressPoisonStatusHi_9 9 9
	EgressPoisonStatusHi_10 10 10
	EgressPoisonStatusHi_11 11 11
	EgressPoisonStatusHi_12 12 12
	EgressPoisonStatusHi_13 13 13
	EgressPoisonStatusHi_14 14 14
	EgressPoisonStatusHi_15 15 15
	EgressPoisonStatusHi_16 16 16
	EgressPoisonStatusHi_17 17 17
	EgressPoisonStatusHi_18 18 18
	EgressPoisonStatusHi_19 19 19
	EgressPoisonStatusHi_20 20 20
	EgressPoisonStatusHi_21 21 21
	EgressPoisonStatusHi_22 22 22
	EgressPoisonStatusHi_23 23 23
	EgressPoisonStatusHi_24 24 24
	EgressPoisonStatusHi_25 25 25
	EgressPoisonStatusHi_26 26 26
	EgressPoisonStatusHi_27 27 27
	EgressPoisonStatusHi_28 28 28
	EgressPoisonStatusHi_29 29 29
	EgressPoisonStatusHi_30 30 30
	EgressPoisonStatusHi_31 31 31
regEGRESS_POISON_STATUS_LO 0 0xe88208 32 0 8
	EgressPoisonStatusLo_0 0 0
	EgressPoisonStatusLo_1 1 1
	EgressPoisonStatusLo_2 2 2
	EgressPoisonStatusLo_3 3 3
	EgressPoisonStatusLo_4 4 4
	EgressPoisonStatusLo_5 5 5
	EgressPoisonStatusLo_6 6 6
	EgressPoisonStatusLo_7 7 7
	EgressPoisonStatusLo_8 8 8
	EgressPoisonStatusLo_9 9 9
	EgressPoisonStatusLo_10 10 10
	EgressPoisonStatusLo_11 11 11
	EgressPoisonStatusLo_12 12 12
	EgressPoisonStatusLo_13 13 13
	EgressPoisonStatusLo_14 14 14
	EgressPoisonStatusLo_15 15 15
	EgressPoisonStatusLo_16 16 16
	EgressPoisonStatusLo_17 17 17
	EgressPoisonStatusLo_18 18 18
	EgressPoisonStatusLo_19 19 19
	EgressPoisonStatusLo_20 20 20
	EgressPoisonStatusLo_21 21 21
	EgressPoisonStatusLo_22 22 22
	EgressPoisonStatusLo_23 23 23
	EgressPoisonStatusLo_24 24 24
	EgressPoisonStatusLo_25 25 25
	EgressPoisonStatusLo_26 26 26
	EgressPoisonStatusLo_27 27 27
	EgressPoisonStatusLo_28 28 28
	EgressPoisonStatusLo_29 29 29
	EgressPoisonStatusLo_30 30 30
	EgressPoisonStatusLo_31 31 31
regErrEvent_ACTION_CONTROL 0 0xe8805d 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regFEATURES_ENABLE 0 0x1080000 5 0 8
	Ioapic_id_ext_en 2 2
	Ioapic_sb_feature_en 4 4
	Ioapic_secondary_en 5 5
	Ioapic_processor_mode 8 8
	INTx_LevelOnlyMode 9 9
regGDC0_A2S_CNTL3_CL0 0 0x18 4 0 3
	FORCE_WR_PH 0 1
	FORCE_WR_STEERING 2 2
	WR_ST_TAG_MODE 3 3
	FORCE_WR_ST_ENTRY 4 9
regGDC0_A2S_CNTL3_CL1 0 0x19 4 0 3
	FORCE_WR_PH 0 1
	FORCE_WR_STEERING 2 2
	WR_ST_TAG_MODE 3 3
	FORCE_WR_ST_ENTRY 4 9
regGDC0_A2S_CNTL_CL0 0 0x0 15 0 3
	NSNOOP_MAP 0 1
	REQPASSPW_VC0_MAP 2 3
	REQPASSPW_NVC0_MAP 4 5
	REQRSPPASSPW_VC0_MAP 6 7
	REQRSPPASSPW_NVC0_MAP 8 9
	BLKLVL_MAP 10 11
	DATERR_MAP 12 13
	EXOKAY_WR_MAP 14 15
	EXOKAY_RD_MAP 16 17
	RESP_WR_MAP 18 19
	RESP_RD_MAP 20 21
	RDRSP_ERRMAP 22 23
	RDRSP_SEL_MODE 24 26
	STATIC_VC_ENABLE 27 27
	STATIC_VC_VALUE 28 30
regGDC0_A2S_CNTL_CL1 0 0x1 15 0 3
	NSNOOP_MAP 0 1
	REQPASSPW_VC0_MAP 2 3
	REQPASSPW_NVC0_MAP 4 5
	REQRSPPASSPW_VC0_MAP 6 7
	REQRSPPASSPW_NVC0_MAP 8 9
	BLKLVL_MAP 10 11
	DATERR_MAP 12 13
	EXOKAY_WR_MAP 14 15
	EXOKAY_RD_MAP 16 17
	RESP_WR_MAP 18 19
	RESP_RD_MAP 20 21
	RDRSP_ERRMAP 22 23
	RDRSP_SEL_MODE 24 26
	STATIC_VC_ENABLE 27 27
	STATIC_VC_VALUE 28 30
regGDC0_A2S_CNTL_SW0 0 0x30 9 0 3
	STATIC_VC_ENABLE 0 0
	STATIC_VC_VALUE 1 3
	FORCE_RSP_REORDER_EN 6 6
	SDP_WR_CHAIN_DIS 9 9
	WR_TAG_FOR_CHAIN_ENABLE 10 10
	WR_TAG_FOR_NONCHAIN_ENABLE 11 11
	SDP_DYNAMIC_VC_WR_CHAIN_DIS 12 12
	WRR_RD_WEIGHT 16 23
	WRR_WR_WEIGHT 24 31
regGDC0_A2S_CNTL_SW1 0 0x31 9 0 3
	STATIC_VC_ENABLE 0 0
	STATIC_VC_VALUE 1 3
	FORCE_RSP_REORDER_EN 6 6
	SDP_WR_CHAIN_DIS 9 9
	WR_TAG_FOR_CHAIN_ENABLE 10 10
	WR_TAG_FOR_NONCHAIN_ENABLE 11 11
	SDP_DYNAMIC_VC_WR_CHAIN_DIS 12 12
	WRR_RD_WEIGHT 16 23
	WRR_WR_WEIGHT 24 31
regGDC0_A2S_CNTL_SW2 0 0x32 9 0 3
	STATIC_VC_ENABLE 0 0
	STATIC_VC_VALUE 1 3
	FORCE_RSP_REORDER_EN 6 6
	SDP_WR_CHAIN_DIS 9 9
	WR_TAG_FOR_CHAIN_ENABLE 10 10
	WR_TAG_FOR_NONCHAIN_ENABLE 11 11
	SDP_DYNAMIC_VC_WR_CHAIN_DIS 12 12
	WRR_RD_WEIGHT 16 23
	WRR_WR_WEIGHT 24 31
regGDC0_A2S_MISC_CNTL 0 0x41 14 0 3
	BLKLVL_FOR_MSG 0 1
	RESERVE_2_CRED_FOR_NPWR_REQ_DIS 2 2
	WRR_LRG_SIZE_MODE 3 3
	FORCE_RSP_REORDER_EN 4 4
	RSP_REORDER_DIS 5 5
	WRRSP_ACCUM_SEL 6 6
	WRRSP_TAGFIFO_CONT_RD_DIS 7 7
	RDRSP_TAGFIFO_CONT_RD_DIS 8 8
	RDRSP_STS_DATSTS_PRIORITY 9 9
	INSERT_RD_ON_2ND_WDAT_EN 10 10
	WR_TAG_SET_MIN 16 20
	RD_TAG_SET_MIN 21 25
	WRR_LRG_MODE 26 26
	WRR_LRG_COUNTER_MODE 27 27
regGDC0_A2S_TAG_ALLOC_0 0 0x3d 3 0 3
	TAG_ALLOC_FOR_VC0_WR 0 7
	TAG_ALLOC_FOR_VC0_RD 8 15
	TAG_ALLOC_FOR_VC1_WR 16 23
regGDC0_A2S_TAG_ALLOC_1 0 0x3e 3 0 3
	TAG_ALLOC_FOR_VC3_WR 0 7
	TAG_ALLOC_FOR_VC7_WR 16 23
	TAG_ALLOC_FOR_VC7_RD 24 31
regGDC0_ATDMA_MISC_CNTL 0 0x5d 6 0 3
	WRR_ARB_MODE 0 0
	INSERT_RD_ON_2ND_WDAT_EN 1 1
	RDRSP_ARB_MODE 2 3
	WRR_VC6_WEIGHT 8 15
	WRR_VC0_WEIGHT 16 23
	WRR_VC1_WEIGHT 24 31
regGDC0_NBIF_GFX_DOORBELL_STATUS 0 0x4f 1 0 3
	NBIF_GFX_DOORBELL_SENT 0 15
regGDC0_NGDC_MGCG_CTRL 0 0x4a 8 0 3
	NGDC_MGCG_EN 0 0
	NGDC_MGCG_MODE 1 1
	NGDC_MGCG_HYSTERESIS 2 9
	NGDC_MGCG_HST_DIS 10 10
	NGDC_MGCG_DMA_DIS 11 11
	NGDC_MGCG_REG_DIS 12 12
	NGDC_MGCG_AER_DIS 13 13
	NGDC_SRAM_FGCG_EN 14 14
regGDC0_NGDC_PGMST_CTRL 0 0x79 4 0 3
	NGDC_CFG_PG_HYSTERESIS 0 7
	NGDC_CFG_PG_EN 8 8
	NGDC_CFG_IDLENESS_COUNT_EN 10 13
	NGDC_CFG_FW_PG_EXIT_EN 14 15
regGDC0_NGDC_PGSLV_CTRL 0 0x7a 3 0 3
	NGDC_CFG_SHUBCLK_0_IDLE_HYSTERESIS 0 4
	NGDC_CFG_SHUBCLK_1_IDLE_HYSTERESIS 5 9
	NGDC_CFG_GDCCLK_IDLE_HYSTERESIS 10 14
regGDC0_NGDC_PG_MISC_CTRL 0 0x78 6 0 3
	NGDC_PG_ENDP_D3_ONLY 10 10
	NGDC_PG_CLK_PERM1 13 13
	NGDC_PG_DS_ALLOW_DIS 14 14
	NGDC_PG_CLK_PERM2 16 16
	NGDC_CFG_REFCLK_CYCLE_FOR_200NS 24 29
	NGDC_CFG_PG_EXIT_OVERRIDE 31 31
regGDC0_NGDC_RESERVED_0 0 0x4b 1 0 3
	RESERVED 0 31
regGDC0_NGDC_RESERVED_1 0 0x4c 1 0 3
	RESERVED 0 31
regGDC0_S2A_MISC_CNTL 0 0x5f 6 0 3
	AXI_HST_CPL_EP_DIS 3 3
	ATM_ARB_MODE 8 9
	RB_ARB_MODE 10 11
	HSTR_ARB_MODE 12 13
	HDP_PERF_ENH_DIS 15 15
	WRSP_ARB_MODE 16 19
regGDC0_SHUB_REGS_IF_CTL 0 0x43 2 0 3
	SHUB_REGS_DROP_NONPF_MMREGREQ_SETERR_DIS 0 0
	SHUB_REGS_VF_PROTECTION_DIS 1 1
regGDC1_A2S_CNTL3_CL0 0 0xeb8 4 0 5
	FORCE_WR_PH 0 1
	FORCE_WR_STEERING 2 2
	WR_ST_TAG_MODE 3 3
	FORCE_WR_ST_ENTRY 4 9
regGDC1_A2S_CNTL3_CL1 0 0xeb9 4 0 5
	FORCE_WR_PH 0 1
	FORCE_WR_STEERING 2 2
	WR_ST_TAG_MODE 3 3
	FORCE_WR_ST_ENTRY 4 9
regGDC1_A2S_CNTL_CL0 0 0xea0 15 0 5
	NSNOOP_MAP 0 1
	REQPASSPW_VC0_MAP 2 3
	REQPASSPW_NVC0_MAP 4 5
	REQRSPPASSPW_VC0_MAP 6 7
	REQRSPPASSPW_NVC0_MAP 8 9
	BLKLVL_MAP 10 11
	DATERR_MAP 12 13
	EXOKAY_WR_MAP 14 15
	EXOKAY_RD_MAP 16 17
	RESP_WR_MAP 18 19
	RESP_RD_MAP 20 21
	RDRSP_ERRMAP 22 23
	RDRSP_SEL_MODE 24 26
	STATIC_VC_ENABLE 27 27
	STATIC_VC_VALUE 28 30
regGDC1_A2S_CNTL_CL1 0 0xea1 15 0 5
	NSNOOP_MAP 0 1
	REQPASSPW_VC0_MAP 2 3
	REQPASSPW_NVC0_MAP 4 5
	REQRSPPASSPW_VC0_MAP 6 7
	REQRSPPASSPW_NVC0_MAP 8 9
	BLKLVL_MAP 10 11
	DATERR_MAP 12 13
	EXOKAY_WR_MAP 14 15
	EXOKAY_RD_MAP 16 17
	RESP_WR_MAP 18 19
	RESP_RD_MAP 20 21
	RDRSP_ERRMAP 22 23
	RDRSP_SEL_MODE 24 26
	STATIC_VC_ENABLE 27 27
	STATIC_VC_VALUE 28 30
regGDC1_A2S_CNTL_SW0 0 0xed0 9 0 5
	STATIC_VC_ENABLE 0 0
	STATIC_VC_VALUE 1 3
	FORCE_RSP_REORDER_EN 6 6
	SDP_WR_CHAIN_DIS 9 9
	WR_TAG_FOR_CHAIN_ENABLE 10 10
	WR_TAG_FOR_NONCHAIN_ENABLE 11 11
	SDP_DYNAMIC_VC_WR_CHAIN_DIS 12 12
	WRR_RD_WEIGHT 16 23
	WRR_WR_WEIGHT 24 31
regGDC1_A2S_CNTL_SW1 0 0xed1 9 0 5
	STATIC_VC_ENABLE 0 0
	STATIC_VC_VALUE 1 3
	FORCE_RSP_REORDER_EN 6 6
	SDP_WR_CHAIN_DIS 9 9
	WR_TAG_FOR_CHAIN_ENABLE 10 10
	WR_TAG_FOR_NONCHAIN_ENABLE 11 11
	SDP_DYNAMIC_VC_WR_CHAIN_DIS 12 12
	WRR_RD_WEIGHT 16 23
	WRR_WR_WEIGHT 24 31
regGDC1_A2S_CNTL_SW2 0 0xed2 9 0 5
	STATIC_VC_ENABLE 0 0
	STATIC_VC_VALUE 1 3
	FORCE_RSP_REORDER_EN 6 6
	SDP_WR_CHAIN_DIS 9 9
	WR_TAG_FOR_CHAIN_ENABLE 10 10
	WR_TAG_FOR_NONCHAIN_ENABLE 11 11
	SDP_DYNAMIC_VC_WR_CHAIN_DIS 12 12
	WRR_RD_WEIGHT 16 23
	WRR_WR_WEIGHT 24 31
regGDC1_A2S_MISC_CNTL 0 0xee1 14 0 5
	BLKLVL_FOR_MSG 0 1
	RESERVE_2_CRED_FOR_NPWR_REQ_DIS 2 2
	WRR_LRG_SIZE_MODE 3 3
	FORCE_RSP_REORDER_EN 4 4
	RSP_REORDER_DIS 5 5
	WRRSP_ACCUM_SEL 6 6
	WRRSP_TAGFIFO_CONT_RD_DIS 7 7
	RDRSP_TAGFIFO_CONT_RD_DIS 8 8
	RDRSP_STS_DATSTS_PRIORITY 9 9
	INSERT_RD_ON_2ND_WDAT_EN 10 10
	WR_TAG_SET_MIN 16 20
	RD_TAG_SET_MIN 21 25
	WRR_LRG_MODE 26 26
	WRR_LRG_COUNTER_MODE 27 27
regGDC1_A2S_TAG_ALLOC_0 0 0xedd 3 0 5
	TAG_ALLOC_FOR_VC0_WR 0 7
	TAG_ALLOC_FOR_VC0_RD 8 15
	TAG_ALLOC_FOR_VC1_WR 16 23
regGDC1_A2S_TAG_ALLOC_1 0 0xede 3 0 5
	TAG_ALLOC_FOR_VC3_WR 0 7
	TAG_ALLOC_FOR_VC7_WR 16 23
	TAG_ALLOC_FOR_VC7_RD 24 31
regGDC1_ATDMA_MISC_CNTL 0 0xefd 6 0 5
	WRR_ARB_MODE 0 0
	INSERT_RD_ON_2ND_WDAT_EN 1 1
	RDRSP_ARB_MODE 2 3
	WRR_VC6_WEIGHT 8 15
	WRR_VC0_WEIGHT 16 23
	WRR_VC1_WEIGHT 24 31
regGDC1_NBIF_GFX_DOORBELL_STATUS 0 0xeef 1 0 5
	NBIF_GFX_DOORBELL_SENT 0 15
regGDC1_NGDC_EARLY_WAKEUP_CTRL 0 0xf01 3 0 5
	NGDC_EARLY_WAKEUP_BY_CLIENT_ACTIVE 0 0
	NGDC_EARLY_WAKEUP_BY_CLIENT_DS_EXIT 1 1
	NGDC_EARLY_WAKEUP_ALLOW_AER_ACTIVE 2 2
regGDC1_NGDC_MGCG_CTRL 0 0xeea 8 0 5
	NGDC_MGCG_EN 0 0
	NGDC_MGCG_MODE 1 1
	NGDC_MGCG_HYSTERESIS 2 9
	NGDC_MGCG_HST_DIS 10 10
	NGDC_MGCG_DMA_DIS 11 11
	NGDC_MGCG_REG_DIS 12 12
	NGDC_MGCG_AER_DIS 13 13
	NGDC_SRAM_FGCG_EN 14 14
regGDC1_NGDC_PGMST_CTRL 0 0xf19 4 0 5
	NGDC_CFG_PG_HYSTERESIS 0 7
	NGDC_CFG_PG_EN 8 8
	NGDC_CFG_IDLENESS_COUNT_EN 10 13
	NGDC_CFG_FW_PG_EXIT_EN 14 15
regGDC1_NGDC_PGSLV_CTRL 0 0xf1a 3 0 5
	NGDC_CFG_SHUBCLK_0_IDLE_HYSTERESIS 0 4
	NGDC_CFG_SHUBCLK_1_IDLE_HYSTERESIS 5 9
	NGDC_CFG_GDCCLK_IDLE_HYSTERESIS 10 14
regGDC1_NGDC_PG_MISC_CTRL 0 0xf18 6 0 5
	NGDC_PG_ENDP_D3_ONLY 10 10
	NGDC_PG_CLK_PERM1 13 13
	NGDC_PG_DS_ALLOW_DIS 14 14
	NGDC_PG_CLK_PERM2 16 16
	NGDC_CFG_REFCLK_CYCLE_FOR_200NS 24 29
	NGDC_CFG_PG_EXIT_OVERRIDE 31 31
regGDC1_NGDC_RESERVED_0 0 0xeeb 1 0 5
	RESERVED 0 31
regGDC1_NGDC_RESERVED_1 0 0xeec 1 0 5
	RESERVED 0 31
regGDC1_S2A_MISC_CNTL 0 0xeff 6 0 5
	AXI_HST_CPL_EP_DIS 3 3
	ATM_ARB_MODE 8 9
	RB_ARB_MODE 10 11
	HSTR_ARB_MODE 12 13
	HDP_PERF_ENH_DIS 15 15
	WRSP_ARB_MODE 16 19
regGDC1_SHUB_REGS_IF_CTL 0 0xee3 2 0 5
	SHUB_REGS_DROP_NONPF_MMREGREQ_SETERR_DIS 0 0
	SHUB_REGS_VF_PROTECTION_DIS 1 1
regHARD_RST_CTRL 0 0xe000 14 0 8
	DSPT_CFG_RST_EN 0 0
	DSPT_CFG_STICKY_RST_EN 1 1
	DSPT_PRV_RST_EN 2 2
	DSPT_PRV_STICKY_RST_EN 3 3
	EP_CFG_RST_EN 4 4
	EP_CFG_STICKY_RST_EN 5 5
	EP_PRV_RST_EN 6 6
	EP_PRV_STICKY_RST_EN 7 7
	SDP_PORT_RESET_EN 9 9
	SION_AON_RESET_EN 10 10
	STRAP_RST_EN 23 23
	CORE_STICKY_RST_EN 29 29
	RELOAD_STRAP_EN 30 30
	CORE_RST_EN 31 31
regHST_CLK0_SW0_CL0_CNTL 0 0x4140 2 0 5
	FLR_ON_RS_RESET_EN 0 0
	LKRST_ON_RS_RESET_EN 1 1
regHST_CLK0_SW1_CL0_CNTL 0 0x4160 2 0 5
	FLR_ON_RS_RESET_EN 0 0
	LKRST_ON_RS_RESET_EN 1 1
regHST_CLK0_SW1_CL1_CNTL 0 0x4161 2 0 5
	FLR_ON_RS_RESET_EN 0 0
	LKRST_ON_RS_RESET_EN 1 1
regHST_CLK0_SW1_CL2_CNTL 0 0x4162 2 0 5
	FLR_ON_RS_RESET_EN 0 0
	LKRST_ON_RS_RESET_EN 1 1
regINTERNAL_POISON_MASK 0 0xe88207 1 0 8
	IntPoisonMask 0 7
regINTERNAL_POISON_STATUS 0 0xe88206 8 0 8
	IntPoisonStatus_0 0 0
	IntPoisonStatus_1 1 1
	IntPoisonStatus_2 2 2
	IntPoisonStatus_3 3 3
	IntPoisonStatus_4 4 4
	IntPoisonStatus_5 5 5
	IntPoisonStatus_6 6 6
	IntPoisonStatus_7 7 7
regINTR_LINE_ENABLE 0 0xe802 1 0 8
	INTR_LINE_ENABLE_DEV0 0 7
regINTR_LINE_POLARITY 0 0xe801 1 0 8
	INTR_LINE_POLARITY_DEV0 0 7
regL2A_UPDATE_FILTER_CNTL 0 0x1580022 2 0 8
	L2a_Update_Filter_Bypass 0 0
	L2a_Update_Filter_RdLatency 1 4
regL2B_SDP_PARITY_ERROR_EN 0 0xf804a2 5 0 8
	DVM_PARITY_ERROR_EN 0 0
	CP_PARITY_ERROR_EN 1 1
	TWW_PARITY_ERROR_EN 2 2
	VFMMIO_PARITY_ERROR_EN 3 3
	MSG_PARITY_ERROR_EN 4 4
regL2B_UPDATE_FILTER_CNTL 0 0xf80453 2 0 8
	L2b_Update_Filter_Bypass 0 0
	L2b_Update_Filter_RdLatency 1 4
regL2_CONTROL_0 0 0x158000c 8 0 8
	AllowL1CacheVZero 1 1
	AllowL1CacheATSRsp 2 2
	DTCHitVZeroOrIVZero 3 3
	SIDEPTEOnUntransExcl 10 10
	SIDEPTEOnAddrTransExcl 11 11
	AllowL1CacheLargePagemode0 19 19
	IFifoBurstLength 20 23
	IFifoClientPriority 24 31
regL2_CONTROL_1 0 0x158000d 5 0 8
	SeqInvBurstLimitInv 0 7
	SeqInvBurstLimitL2Req 8 15
	SeqInvBurstLimitEn 16 16
	DBUSDis 17 17
	PerfThreshold 24 31
regL2_CONTROL_5 0 0xf8044c 10 0 8
	QueueArbFBPri 0 0
	FC1Dis 2 2
	DTCUpdateVOneIVZero 3 3
	DTCUpdateVZeroIVOne 4 4
	FC3Dis 6 6
	ForceTWonVCQoS 11 11
	GST_partial_ptc_cntrl 12 18
	STORE_PDPE_QOS_PTC 20 20
	DTCUpdatePri 25 25
	L2B_L2A_v1_trans_credits 26 31
regL2_CONTROL_6 0 0xf8044f 4 0 8
	SeqInvBurstLimitInv 0 7
	SeqInvBurstLimitPDCReq 8 15
	SeqInvBurstLimitEn 16 16
	Perf2Threshold 24 31
regL2_CP_CONTROL 0 0xf80456 7 0 8
	CPPrefetchDis 0 0
	CPFlushOnWait 1 1
	CPFlushOnInv 2 2
	CPStallCmdErrForIOTLBCmpl 3 3
	CPForceReqPassPW 4 4
	CPForceOneOutstandingCommand 5 5
	CPRdDelay 16 31
regL2_CP_CONTROL_1 0 0xf80457 2 0 8
	CPL1Off 0 15
	Reserved 16 31
regL2_CP_CONTROL_2 0 0xf804bf 7 0 8
	OVERCONSTRAIN_CMD_WQ_ON_INV 0 0
	LEGACY_CWWB_PATH 1 1
	gstcp_always_refetch_v1 2 2
	inv_waitcmpl_mode 22 23
	inv_dvmsync_mode 24 25
	inv_pspflush_mode 26 27
	wqmask_propagation_latency 28 31
regL2_CP_CONTROL_3 0 0xf804c0 4 0 8
	INV_CMD_PRIORITY 0 3
	WAIT_CMD_PRIORITY 4 7
	SYNC_CMD_PRIORITY 8 11
	PSP_CMD_PRIORITY 12 15
regL2_CREDIT_CONTROL_0 0 0xf80470 4 0 8
	FC1Credits 0 6
	FC1Override 7 7
	FC3Credits 15 20
	FC3Override 21 21
regL2_CREDIT_CONTROL_1 0 0xf80471 2 0 8
	CP_PREFETCH_credits 16 19
	PPR_MCIF_credits 20 23
regL2_DTC_CONTROL 0 0x1580010 8 0 8
	DTCLRUUpdatePri 3 3
	DTCParityEn 4 4
	DTCInvalidationSel 8 9
	DTCSoftInvalidate 10 10
	DTCBypass 13 13
	DTCParitySupport 15 15
	DTCWays 16 23
	DTCEntries 28 31
regL2_DTC_HASH_CONTROL 0 0x1580011 1 0 8
	DTCAddressMask 16 31
regL2_DTC_WAY_CONTROL 0 0x1580012 2 0 8
	DTCWayDisable 0 15
	DTCWayAccessDisable 16 31
regL2_ECO_CNTRL_0 0 0x1580042 1 0 8
	L2_ECO_0 0 31
regL2_ECO_CNTRL_1 0 0xf804a3 1 0 8
	L2_ECO_1 0 31
regL2_ERR_RULE_CONTROL_0 0 0xf80480 2 0 8
	ERRRuleLock0 0 0
	ERRRuleDisable0 1 31
regL2_ERR_RULE_CONTROL_1 0 0xf80481 1 0 8
	ERRRuleDisable1 0 31
regL2_ERR_RULE_CONTROL_2 0 0xf80482 1 0 8
	ERRRuleDisable2 0 31
regL2_ERR_RULE_CONTROL_3 0 0x1580030 2 0 8
	ERRRuleLock1 0 0
	ERRRuleDisable3 4 31
regL2_ERR_RULE_CONTROL_4 0 0x1580031 1 0 8
	ERRRuleDisable4 0 31
regL2_ERR_RULE_CONTROL_5 0 0x1580032 1 0 8
	ERRRuleDisable5 0 31
regL2_ITC_CONTROL 0 0x1580014 8 0 8
	ITCLRUUpdatePri 3 3
	ITCParityEn 4 4
	ITCInvalidationSel 8 9
	ITCSoftInvalidate 10 10
	ITCBypass 13 13
	ITCParitySupport 15 15
	ITCWays 16 23
	ITCEntries 28 31
regL2_ITC_HASH_CONTROL 0 0x1580015 1 0 8
	ITCAddressMask 16 31
regL2_ITC_WAY_CONTROL 0 0x1580016 2 0 8
	ITCWayDisable 0 15
	ITCWayAccessDisable 16 31
regL2_L2A_CK_GATE_CONTROL 0 0x1580033 8 0 8
	CKGateL2ARegsDisable 0 0
	CKGateL2ADynamicDisable 1 1
	CKGateL2ACacheDisable 2 2
	CKGateL2APerfDisable 3 3
	CKGateL2ALength 16 17
	CKGateL2AStop 18 19
	CKGateL2APortClkDis 20 20
	Reserved 21 31
regL2_L2A_PGSIZE_CONTROL 0 0x1580034 3 0 8
	L2AREG_GST_PGSIZE 0 6
	L2AREG_HOST_PGSIZE 8 14
	L2AREG_PTCSCAN_MODE 17 19
regL2_L2B_CK_GATE_CONTROL 0 0xf80490 10 0 8
	CKGateL2BRegsDisable 0 0
	CKGateL2BDynamicDisable 1 1
	CKGateL2BMiscDisable 2 2
	CKGateL2BCacheDisable 3 3
	CKGateL2BAPCDisable 4 4
	CKGateL2BPerfDisable 5 5
	CKGateL2BPortClkDis 6 6
	CKGateL2BLength 16 17
	CKGateL2BStop 18 19
	Reserved 20 31
regL2_L2B_PGSIZE_CONTROL 0 0xf80494 2 0 8
	L2BREG_GST_PGSIZE 0 6
	L2BREG_HOST_PGSIZE 8 14
regL2_PDC_CONTROL 0 0xf80450 11 0 8
	PDCLRUUpdatePri 3 3
	PDCParityEn 4 4
	PDCInvalidationSel 8 9
	PDCSoftInvalidate 10 10
	PDC_Inv_Overlapping_Pages 11 11
	PDCSearchDirection 12 12
	PDCBypass 13 13
	PDCModeLookupFix 14 14
	PDCParitySupport 15 15
	PDCWays 16 23
	PDCEntries 28 31
regL2_PDC_HASH_CONTROL 0 0xf80451 1 0 8
	PDCAddressMask 16 31
regL2_PDC_WAY_CONTROL 0 0xf80452 2 0 8
	PDCWayDisable 0 15
	PDCWayAccessDisable 16 31
regL2_PERF_CNTL_0 0 0x1580000 4 0 8
	L2PerfEvent0 0 7
	L2PerfEvent1 8 15
	L2PerfCountUpper0 16 23
	L2PerfCountUpper1 24 31
regL2_PERF_CNTL_1 0 0x1580003 4 0 8
	L2PerfEvent2 0 7
	L2PerfEvent3 8 15
	L2PerfCountUpper2 16 23
	L2PerfCountUpper3 24 31
regL2_PERF_CNTL_2 0 0xf80499 4 0 8
	L2PerfEvent4 0 7
	L2PerfEvent5 8 15
	L2PerfCountUpper4 16 23
	L2PerfCountUpper5 24 31
regL2_PERF_CNTL_3 0 0xf8049c 4 0 8
	L2PerfEvent6 0 7
	L2PerfEvent7 8 15
	L2PerfCountUpper6 16 23
	L2PerfCountUpper7 24 31
regL2_PERF_COUNT_0 0 0x1580001 1 0 8
	L2PerfCount0 0 31
regL2_PERF_COUNT_1 0 0x1580002 1 0 8
	L2PerfCount1 0 31
regL2_PERF_COUNT_2 0 0x1580004 1 0 8
	L2PerfCount2 0 31
regL2_PERF_COUNT_3 0 0x1580005 1 0 8
	L2PerfCount3 0 31
regL2_PERF_COUNT_4 0 0xf8049a 1 0 8
	L2PerfCount4 0 31
regL2_PERF_COUNT_5 0 0xf8049b 1 0 8
	L2PerfCount5 0 31
regL2_PERF_COUNT_6 0 0xf8049d 1 0 8
	L2PerfCount6 0 31
regL2_PERF_COUNT_7 0 0xf8049e 1 0 8
	L2PerfCount7 0 31
regL2_PTC_A_CONTROL 0 0x1580018 13 0 8
	PTCAStoreFinalATSeperate 1 1
	PTCAStorePartialATSeperate 2 2
	PTCALRUUpdatePri 3 3
	PTCAParityEn 4 4
	PTCAInvalidationSel 8 9
	PTCASoftInvalidate 10 10
	PTCA2MMode 11 11
	PCTA_Inv_Overlapping_Pages 12 12
	PTCABypass 13 13
	PTCAFastInvalidateGuest 14 14
	PTCAParitySupport 15 15
	PTCAWays 16 23
	PTCAEntries 28 31
regL2_PTC_A_HASH_CONTROL 0 0x1580019 1 0 8
	PTCAAddressMask 16 31
regL2_PTC_A_WAY_CONTROL 0 0x158001a 2 0 8
	PTCAWayDisable 0 15
	PTCAWayAccessDisable 16 31
regL2_PWRGATE_CNTRL_REG_0 0 0x158003e 1 0 8
	IP_PG_thres 0 31
regL2_PWRGATE_CNTRL_REG_3 0 0x1580041 4 0 8
	IP_PG_en 0 0
	IP_PG_busy 1 1
	L2_PG_STATUS 2 2
	CFG_FW_PG_EXIT_EN 3 4
regL2_SB_LOCATION 0 0xf8044b 2 0 8
	SBlocated_Port 0 15
	SBlocated_Core 16 31
regL2_STATUS_0 0 0x1580008 1 0 8
	L2STATUS0 0 31
regL2_STATUS_1 0 0xf80448 1 0 8
	L2STATUS1 0 31
regL2_TW_CONTROL 0 0xf80454 13 0 8
	RESERVED 0 5
	TWForceCoherent 6 6
	TWPrefetchEn 8 8
	TWPrefetchOnly4KDis 9 9
	TWPTEOnUntransExcl 10 10
	TWPTEOnAddrTransExcl 11 11
	TWPrefetchRange 12 14
	TWFilter_Dis 16 16
	TWFilter_64B_Dis 17 17
	TWContWalkOnPErrDis 18 18
	TWSetAccessBit_Dis 19 19
	TWClearAPBit_Dis 20 20
	TWCacheNestedPTE 25 25
regL2_TW_CONTROL_1 0 0xf8045a 4 0 8
	TWTraceEn 0 0
	TWTraceNoWrap 1 1
	TWTraceForceDisable 2 2
	TWTraceMask 15 31
regL2_TW_CONTROL_2 0 0xf80461 1 0 8
	TWTraceAddrLo 12 31
regL2_TW_CONTROL_3 0 0xf80462 1 0 8
	TWTraceAddrHi 0 31
regMCA_SMN_INT_APERTUREID 0 0xe85022 1 0 8
	SMN_INT_APERTUREID 0 11
regMCA_SMN_INT_CONTROL 0 0xe85023 1 0 8
	MCACrossTrigger 0 3
regMCA_SMN_INT_MCM_ADDR 0 0xe85021 1 0 8
	SMN_INT_MCM_ADDR 0 7
regMCA_SMN_INT_REQ_ADDR 0 0xe85020 1 0 8
	SMN_INT_REQ_ADDR 0 19
regMISC_RAS_CONTROL 0 0xe8805a 11 0 8
	PIN_NMI_SyncFlood_En 2 2
	GNB_SB_LinkNeverDis 3 3
	InterruptOutputDis 9 9
	LinkDisOutputDis 10 10
	SyncFldOutputDis 11 11
	PCIe_NMI_En 12 12
	PCIe_SCI_En 13 13
	PCIe_SMI_En 14 14
	SW_SCI_En 15 15
	SW_SMI_En 16 16
	SW_NMI_En 17 17
regMISC_SCRATCH 0 0xe800 1 0 8
	MISC_SCRATCH0 0 31
regMISC_SEVERITY_CONTROL 0 0xe88059 2 0 8
	ErrEventErrSev 4 5
	PcieParityErrSev 6 7
regNBIF1PortAExtCorr_ACTION_CONTROL 0 0xe880d0 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regNBIF1PortAExtFatal_ACTION_CONTROL 0 0xe880ce 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regNBIF1PortAExtNonFatal_ACTION_CONTROL 0 0xe880cf 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regNBIF1PortAIntCorr_ACTION_CONTROL 0 0xe880cd 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regNBIF1PortAIntFatal_ACTION_CONTROL 0 0xe880cb 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regNBIF1PortAIntNonFatal_ACTION_CONTROL 0 0xe880cc 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regNBIF1PortAParityErr_ACTION_CONTROL 0 0xe880d1 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regNBIF1PortASerr_ACTION_CONTROL 0 0xe880ca 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regNBIF_DS_CTRL_LCLK 0 0xe888 3 0 8
	NBIF_LCLK_DS_EN 0 0
	ATHUB_LCLK_DEEPSLEEP_ALLOW_ENABLE 1 1
	NBIF_LCLK_DS_TIMER 16 31
regNBIF_INTX_DSTATE_MISC_CNTL 0 0xe846 8 0 8
	DEASRT_INTX_DSTATE_CHK_DIS_EP 0 0
	DEASRT_INTX_DSTATE_CHK_DIS_DN 1 1
	DEASRT_INTX_DSTATE_CHK_DIS_SWUS 2 2
	DEASRT_INTX_IN_NOND0_EN_EP 3 3
	DEASRT_INTX_IN_NOND0_EN_DN 4 4
	PMI_INT_DIS_EP 5 5
	PMI_INT_DIS_DN 6 6
	PMI_INT_DIS_SWUS 7 7
regNBIF_MGCG_CTRL_LCLK 0 0xe887 8 0 8
	NBIF_MGCG_EN_LCLK 0 0
	NBIF_MGCG_MODE_LCLK 1 1
	NBIF_MGCG_HYSTERESIS_LCLK 2 9
	NBIF_MGCG_HST_DIS_LCLK 10 10
	NBIF_MGCG_DMA_DIS_LCLK 11 11
	NBIF_MGCG_REG_DIS_LCLK 12 12
	NBIF_MGCG_AER_DIS_LCLK 13 13
	NBIF_SRAM_FGCG_EN_LCLK 14 14
regNBIF_PENDING_MISC_CNTL 0 0xe847 2 0 8
	FLR_MST_PEND_CHK_DIS 0 0
	FLR_SLV_PEND_CHK_DIS 1 1
regNBIF_PGMST_CTRL 0 0xe838 4 0 8
	NBIF_CFG_PG_HYSTERESIS 0 7
	NBIF_CFG_PG_EN 8 8
	NBIF_CFG_IDLENESS_COUNT_EN 10 13
	NBIF_CFG_FW_PG_EXIT_EN 14 15
regNBIF_PGSLV_CTRL 0 0xe839 1 0 8
	NBIF_CFG_IDLE_HYSTERESIS 0 4
regNBIF_PG_MISC_CTRL 0 0xe83a 9 0 8
	NBIF_CFG_SHUBCLK_0_IDLE_HYSTERESIS 0 4
	NBIF_CFG_SHUBCLK_1_IDLE_HYSTERESIS 5 9
	NBIF_PG_ENDP_D3_ONLY 10 10
	NBIF_PG_CLK_PERM1 13 13
	NBIF_PG_DS_ALLOW_DIS 14 14
	NBIF_PG_CLK_PERM2 16 16
	NBIF_CFG_REFCLK_CYCLE_FOR_200NS 24 29
	NBIF_PG_PCIE_NBIF_LD_MASK 30 30
	NBIF_CFG_PG_EXIT_OVERRIDE 31 31
regNBIF_PWRBRK_REQUEST 0 0xe84c 1 0 8
	NBIF_PWRBRK_REQUEST 0 0
regNBIF_REGIF_ERRSET_CTRL 0 0xe836 1 0 8
	DROP_NONPF_MMREGREQ_SETERR_DIS 0 0
regNBIF_RRMT_CNTL 0 0xcddc 4 0 8
	PARTITION_MODE 0 2
	AID_DIE_ID 4 5
	RRMT_ENABLE 8 8
	RRMT_Invalid_Address_H 24 31
regNBIF_SDP_VWR_VCHG_DIS_CTRL 0 0xe88c 9 0 8
	SDP_VWR_VCHG_ENDP_F0_DIS 0 0
	SDP_VWR_VCHG_ENDP_F1_DIS 1 1
	SDP_VWR_VCHG_ENDP_F2_DIS 2 2
	SDP_VWR_VCHG_ENDP_F3_DIS 3 3
	SDP_VWR_VCHG_ENDP_F4_DIS 4 4
	SDP_VWR_VCHG_ENDP_F5_DIS 5 5
	SDP_VWR_VCHG_ENDP_F6_DIS 6 6
	SDP_VWR_VCHG_ENDP_F7_DIS 7 7
	SDP_VWR_VCHG_SWDS_P0_DIS 24 24
regNBIF_SDP_VWR_VCHG_RST_CTRL0 0 0xe88d 9 0 8
	SDP_VWR_VCHG_ENDP_F0_RST_OVRD_EN 0 0
	SDP_VWR_VCHG_ENDP_F1_RST_OVRD_EN 1 1
	SDP_VWR_VCHG_ENDP_F2_RST_OVRD_EN 2 2
	SDP_VWR_VCHG_ENDP_F3_RST_OVRD_EN 3 3
	SDP_VWR_VCHG_ENDP_F4_RST_OVRD_EN 4 4
	SDP_VWR_VCHG_ENDP_F5_RST_OVRD_EN 5 5
	SDP_VWR_VCHG_ENDP_F6_RST_OVRD_EN 6 6
	SDP_VWR_VCHG_ENDP_F7_RST_OVRD_EN 7 7
	SDP_VWR_VCHG_SWDS_P0_RST_OVRD_EN 24 24
regNBIF_SDP_VWR_VCHG_RST_CTRL1 0 0xe88e 9 0 8
	SDP_VWR_VCHG_ENDP_F0_RST_OVRD_VAL 0 0
	SDP_VWR_VCHG_ENDP_F1_RST_OVRD_VAL 1 1
	SDP_VWR_VCHG_ENDP_F2_RST_OVRD_VAL 2 2
	SDP_VWR_VCHG_ENDP_F3_RST_OVRD_VAL 3 3
	SDP_VWR_VCHG_ENDP_F4_RST_OVRD_VAL 4 4
	SDP_VWR_VCHG_ENDP_F5_RST_OVRD_VAL 5 5
	SDP_VWR_VCHG_ENDP_F6_RST_OVRD_VAL 6 6
	SDP_VWR_VCHG_ENDP_F7_RST_OVRD_VAL 7 7
	SDP_VWR_VCHG_SWDS_P0_RST_OVRD_VAL 24 24
regNBIF_SDP_VWR_VCHG_TRIG 0 0xe88f 9 0 8
	SDP_VWR_VCHG_ENDP_F0_TRIG 0 0
	SDP_VWR_VCHG_ENDP_F1_TRIG 1 1
	SDP_VWR_VCHG_ENDP_F2_TRIG 2 2
	SDP_VWR_VCHG_ENDP_F3_TRIG 3 3
	SDP_VWR_VCHG_ENDP_F4_TRIG 4 4
	SDP_VWR_VCHG_ENDP_F5_TRIG 5 5
	SDP_VWR_VCHG_ENDP_F6_TRIG 6 6
	SDP_VWR_VCHG_ENDP_F7_TRIG 7 7
	SDP_VWR_VCHG_SWDS_P0_TRIG 24 24
regNBIF_SHUB_TODET_CLIENT_CTRL 0 0xe899 1 0 8
	NBIF_SHUB_TODET_SLVERR_EN 0 31
regNBIF_SHUB_TODET_CLIENT_CTRL2 0 0xe89c 1 0 8
	NBIF_SHUB_TODET_SLVERR_EN2 0 31
regNBIF_SHUB_TODET_CLIENT_STATUS 0 0xe89a 1 0 8
	NBIF_SHUB_TODET_CLIENT_STATUS 0 31
regNBIF_SHUB_TODET_CLIENT_STATUS2 0 0xe89d 1 0 8
	NBIF_SHUB_TODET_CLIENT_STATUS2 0 31
regNBIF_SHUB_TODET_CTRL 0 0xe898 4 0 8
	NBIF_SHUB_TODET_EN 0 0
	NBIF_SHUB_TODET_AER_LOG_EN 1 1
	NBIF_SHUB_TODET_TIMER_UNIT 8 10
	NBIF_SHUB_TIMEOUT_COUNT 16 31
regNBIF_SHUB_TODET_SYNCFLOOD_CTRL 0 0xe89b 1 0 8
	NBIF_SHUB_TODET_SYNCFLOOD_EN 0 31
regNBIF_SHUB_TODET_SYNCFLOOD_CTRL2 0 0xe89e 1 0 8
	NBIF_SHUB_TODET_SYNCFLOOD_EN2 0 31
regNBIF_SMN_VWR_VCHG_DIS_CTRL 0 0xe881 7 0 8
	SMN_VWR_VCHG_SET0_DIS 0 0
	SMN_VWR_VCHG_SET1_DIS 1 1
	SMN_VWR_VCHG_SET2_DIS 2 2
	SMN_VWR_VCHG_SET3_DIS 3 3
	SMN_VWR_VCHG_SET4_DIS 4 4
	SMN_VWR_VCHG_SET5_DIS 5 5
	SMN_VWR_VCHG_SET6_DIS 6 6
regNBIF_SMN_VWR_VCHG_DIS_CTRL_1 0 0xe886 7 0 8
	SMN_VWR_VCHG_SET0_DIFFDET_DEF_REV 0 0
	SMN_VWR_VCHG_SET1_DIFFDET_DEF_REV 1 1
	SMN_VWR_VCHG_SET2_DIFFDET_DEF_REV 2 2
	SMN_VWR_VCHG_SET3_DIFFDET_DEF_REV 3 3
	SMN_VWR_VCHG_SET4_DIFFDET_DEF_REV 4 4
	SMN_VWR_VCHG_SET5_DIFFDET_DEF_REV 5 5
	SMN_VWR_VCHG_SET6_DIFFDET_DEF_REV 6 6
regNBIF_SMN_VWR_VCHG_RST_CTRL0 0 0xe882 7 0 8
	SMN_VWR_VCHG_SET0_RST_DEF_REV 0 0
	SMN_VWR_VCHG_SET1_RST_DEF_REV 1 1
	SMN_VWR_VCHG_SET2_RST_DEF_REV 2 2
	SMN_VWR_VCHG_SET3_RST_DEF_REV 3 3
	SMN_VWR_VCHG_SET4_RST_DEF_REV 4 4
	SMN_VWR_VCHG_SET5_RST_DEF_REV 5 5
	SMN_VWR_VCHG_SET6_RST_DEF_REV 6 6
regNBIF_SMN_VWR_VCHG_TRIG 0 0xe884 7 0 8
	SMN_VWR_VCHG_SET0_TRIG 0 0
	SMN_VWR_VCHG_SET1_TRIG 1 1
	SMN_VWR_VCHG_SET2_TRIG 2 2
	SMN_VWR_VCHG_SET3_TRIG 3 3
	SMN_VWR_VCHG_SET4_TRIG 4 4
	SMN_VWR_VCHG_SET5_TRIG 5 5
	SMN_VWR_VCHG_SET6_TRIG 6 6
regNBIF_SMN_VWR_WTRIG_CNTL 0 0xe885 7 0 8
	SMN_VWR_WTRIG_SET0_DIS 0 0
	SMN_VWR_WTRIG_SET1_DIS 1 1
	SMN_VWR_WTRIG_SET2_DIS 2 2
	SMN_VWR_WTRIG_SET3_DIS 3 3
	SMN_VWR_WTRIG_SET4_DIS 4 4
	SMN_VWR_WTRIG_SET5_DIS 5 5
	SMN_VWR_WTRIG_SET6_DIS 6 6
regNBIF_STRAP_BIOS_CNTL 0 0xcc81 2 0 8
	NBIF_STRAP_BIOS_EN 0 0
	NBIF_STRAP_PCIE_ID_BIOS_EN 1 1
regNBIF_STRAP_WRITE_CTRL 0 0xe845 1 0 8
	NBIF_STRAP_WRITE_ONCE_ENABLE 0 0
regNBIF_VWIRE_CTRL 0 0xe880 6 0 8
	NBIF_SMN_VWR_DIS 0 0
	SMN_VWR_RESET_DELAY_CNT 4 7
	SMN_VWR_POSTED 8 8
	NBIF_SDP_UPS_VWR_DIS 16 16
	SDP_VWR_RESET_DELAY_CNT 20 23
	SDP_VWR_BLOCKLVL 26 27
regNBIO_LCLK_DS_MASK 0 0xe84009 1 0 8
	LCLK_DS_MASK 0 31
regNB_BUS_NUM_CNTL 0 0xe84011 3 0 8
	NB_BUS_NUM 0 7
	NB_BUS_LAT_Mode 8 8
	NB_SEGMENT 16 23
regNB_CNTL 0 0xe84000 1 0 8
	HWINIT_WR_LOCK 7 7
regNB_DRAM3_BASE 0 0xe840b1 1 0 8
	DRAM3_BASE 0 29
regNB_INTSBDEVINDCFG0_STEERING_CNTL 0 0xe8f003 2 0 8
	ForceSteering 0 0
	SteeringValue 8 15
regNB_LOWER_DRAM2_BASE 0 0xe8401b 1 0 8
	LOWER_DRAM2_BASE 23 31
regNB_LOWER_TOP_OF_DRAM2 0 0xe84019 2 0 8
	ENABLE 0 0
	LOWER_TOM2 23 31
regNB_MMIOBASE 0 0xe84017 1 0 8
	MMIOBASE 0 31
regNB_MMIOLIMIT 0 0xe84018 1 0 8
	MMIOLIMIT 0 31
regNB_NBCFG0_NBCFG_SCRATCH_4 0 0xe8001e 1 0 8
	NBCFG_SCRATCH_4 0 31
regNB_NBIF1DEVINDCFG0_STEERING_CNTL 0 0xe8e003 2 0 8
	ForceSteering 0 0
	SteeringValue 8 15
regNB_NBIF1RCBDG_INDCFG0_RC_SMN_DATA 0 0xe9fcb9 1 0 8
	RC_SMN_DATA 0 31
regNB_NBIF1RCBDG_INDCFG0_RC_SMN_INDEX 0 0xe9fcb8 1 0 8
	RC_SMN_INDEX 0 31
regNB_NBIF1RCBDG_INDCFG0_RC_SMN_INDEX_EXTENSION 0 0xe9fcb7 1 0 8
	RC_SMN_INDEX_EXTENSION 0 7
regNB_PCIE0DEVINDCFG0_STEERING_CNTL 0 0xe8c403 2 0 8
	ForceSteering 0 0
	SteeringValue 8 15
regNB_PCIE0DEVINDCFG1_STEERING_CNTL 0 0xe8c503 2 0 8
	ForceSteering 0 0
	SteeringValue 8 15
regNB_PCIE0DEVINDCFG2_STEERING_CNTL 0 0xe8c603 2 0 8
	ForceSteering 0 0
	SteeringValue 8 15
regNB_PCIE0DEVINDCFG3_STEERING_CNTL 0 0xe8c703 2 0 8
	ForceSteering 0 0
	SteeringValue 8 15
regNB_PCIE0DEVINDCFG4_STEERING_CNTL 0 0xe8c803 2 0 8
	ForceSteering 0 0
	SteeringValue 8 15
regNB_PCIE0DEVINDCFG5_STEERING_CNTL 0 0xe8c903 2 0 8
	ForceSteering 0 0
	SteeringValue 8 15
regNB_PCIE0DEVINDCFG6_STEERING_CNTL 0 0xe8ca03 2 0 8
	ForceSteering 0 0
	SteeringValue 8 15
regNB_PCIE0RCBDG_INDCFG0_RC_SMN_DATA 0 0xe9f5b9 1 0 8
	RC_SMN_DATA 0 31
regNB_PCIE0RCBDG_INDCFG0_RC_SMN_INDEX 0 0xe9f5b8 1 0 8
	RC_SMN_INDEX 0 31
regNB_PCIE0RCBDG_INDCFG0_RC_SMN_INDEX_EXTENSION 0 0xe9f5b7 1 0 8
	RC_SMN_INDEX_EXTENSION 0 7
regNB_PCIE0RCBDG_INDCFG1_RC_SMN_DATA 0 0xe9f5f9 1 0 8
	RC_SMN_DATA 0 31
regNB_PCIE0RCBDG_INDCFG1_RC_SMN_INDEX 0 0xe9f5f8 1 0 8
	RC_SMN_INDEX 0 31
regNB_PCIE0RCBDG_INDCFG1_RC_SMN_INDEX_EXTENSION 0 0xe9f5f7 1 0 8
	RC_SMN_INDEX_EXTENSION 0 7
regNB_PCIE0RCBDG_INDCFG2_RC_SMN_DATA 0 0xe9f639 1 0 8
	RC_SMN_DATA 0 31
regNB_PCIE0RCBDG_INDCFG2_RC_SMN_INDEX 0 0xe9f638 1 0 8
	RC_SMN_INDEX 0 31
regNB_PCIE0RCBDG_INDCFG2_RC_SMN_INDEX_EXTENSION 0 0xe9f637 1 0 8
	RC_SMN_INDEX_EXTENSION 0 7
regNB_PCIE0RCBDG_INDCFG3_RC_SMN_DATA 0 0xe9f679 1 0 8
	RC_SMN_DATA 0 31
regNB_PCIE0RCBDG_INDCFG3_RC_SMN_INDEX 0 0xe9f678 1 0 8
	RC_SMN_INDEX 0 31
regNB_PCIE0RCBDG_INDCFG3_RC_SMN_INDEX_EXTENSION 0 0xe9f677 1 0 8
	RC_SMN_INDEX_EXTENSION 0 7
regNB_PCIE0RCBDG_INDCFG4_RC_SMN_DATA 0 0xe9f6b9 1 0 8
	RC_SMN_DATA 0 31
regNB_PCIE0RCBDG_INDCFG4_RC_SMN_INDEX 0 0xe9f6b8 1 0 8
	RC_SMN_INDEX 0 31
regNB_PCIE0RCBDG_INDCFG4_RC_SMN_INDEX_EXTENSION 0 0xe9f6b7 1 0 8
	RC_SMN_INDEX_EXTENSION 0 7
regNB_PCIE0RCBDG_INDCFG5_RC_SMN_DATA 0 0xe9f6f9 1 0 8
	RC_SMN_DATA 0 31
regNB_PCIE0RCBDG_INDCFG5_RC_SMN_INDEX 0 0xe9f6f8 1 0 8
	RC_SMN_INDEX 0 31
regNB_PCIE0RCBDG_INDCFG5_RC_SMN_INDEX_EXTENSION 0 0xe9f6f7 1 0 8
	RC_SMN_INDEX_EXTENSION 0 7
regNB_PCIE0RCBDG_INDCFG6_RC_SMN_DATA 0 0xe9f739 1 0 8
	RC_SMN_DATA 0 31
regNB_PCIE0RCBDG_INDCFG6_RC_SMN_INDEX 0 0xe9f738 1 0 8
	RC_SMN_INDEX 0 31
regNB_PCIE0RCBDG_INDCFG6_RC_SMN_INDEX_EXTENSION 0 0xe9f737 1 0 8
	RC_SMN_INDEX_EXTENSION 0 7
regNB_PROG_DEVICE_REMAP_PBr0 0 0xe8402e 1 0 8
	PBr0_DevFnMap 0 7
regNB_PROG_DEVICE_REMAP_PBr1 0 0xe8402f 1 0 8
	PBr1_DevFnMap 0 7
regNB_PROG_DEVICE_REMAP_PBr10 0 0xe84038 1 0 8
	PBr10_DevFnMap 0 7
regNB_PROG_DEVICE_REMAP_PBr11 0 0xe84039 1 0 8
	PBr11_DevFnMap 0 7
regNB_PROG_DEVICE_REMAP_PBr12 0 0xe8403a 1 0 8
	PBr12_DevFnMap 0 7
regNB_PROG_DEVICE_REMAP_PBr13 0 0xe8403b 1 0 8
	PBr13_DevFnMap 0 7
regNB_PROG_DEVICE_REMAP_PBr2 0 0xe84030 1 0 8
	PBr2_DevFnMap 0 7
regNB_PROG_DEVICE_REMAP_PBr3 0 0xe84031 1 0 8
	PBr3_DevFnMap 0 7
regNB_PROG_DEVICE_REMAP_PBr4 0 0xe84032 1 0 8
	PBr4_DevFnMap 0 7
regNB_PROG_DEVICE_REMAP_PBr5 0 0xe84033 1 0 8
	PBr5_DevFnMap 0 7
regNB_PROG_DEVICE_REMAP_PBr6 0 0xe84034 1 0 8
	PBr6_DevFnMap 0 7
regNB_PROG_DEVICE_REMAP_PBr7 0 0xe84035 1 0 8
	PBr7_DevFnMap 0 7
regNB_PROG_DEVICE_REMAP_PBr8 0 0xe84036 1 0 8
	PBr8_DevFnMap 0 7
regNB_REVID 0 0xe84005 1 0 8
	REVISION_ID 0 9
regNB_SPARE1 0 0xe84003 1 0 8
	NB_SPARE1_RW 0 31
regNB_SPARE2 0 0xe84004 32 0 8
	NB_SPARE2_RW1C_0 0 0
	NB_SPARE2_RW1C_1 1 1
	NB_SPARE2_RW1C_2 2 2
	NB_SPARE2_RW1C_3 3 3
	NB_SPARE2_RW1C_4 4 4
	NB_SPARE2_RW1C_5 5 5
	NB_SPARE2_RW1C_6 6 6
	NB_SPARE2_RW1C_7 7 7
	NB_SPARE2_RW1C_8 8 8
	NB_SPARE2_RW1C_9 9 9
	NB_SPARE2_RW1C_10 10 10
	NB_SPARE2_RW1C_11 11 11
	NB_SPARE2_RW1C_12 12 12
	NB_SPARE2_RW1C_13 13 13
	NB_SPARE2_RW1C_14 14 14
	NB_SPARE2_RW1C_15 15 15
	NB_SPARE2_RW1C_16 16 16
	NB_SPARE2_RW1C_17 17 17
	NB_SPARE2_RW1C_18 18 18
	NB_SPARE2_RW1C_19 19 19
	NB_SPARE2_RW1C_20 20 20
	NB_SPARE2_RW1C_21 21 21
	NB_SPARE2_RW1C_22 22 22
	NB_SPARE2_RW1C_23 23 23
	NB_SPARE2_RW1C_24 24 24
	NB_SPARE2_RW1C_25 25 25
	NB_SPARE2_RW1C_26 26 26
	NB_SPARE2_RW1C_27 27 27
	NB_SPARE2_RW1C_28 28 28
	NB_SPARE2_RW1C_29 29 29
	NB_SPARE2_RW1C_30 30 30
	NB_SPARE2_RW1C_31 31 31
regNB_TOP_OF_DRAM3 0 0xe8404e 2 0 8
	TOM3_LIMIT 0 29
	TOM3_ENABLE 31 31
regNB_UPPER_DRAM2_BASE 0 0xe8401c 1 0 8
	UPPER_DRAM2_BASE 0 8
regNB_UPPER_TOP_OF_DRAM2 0 0xe8401a 1 0 8
	UPPER_TOM2 0 8
regNIC400_1_ASIB_0_FN_MOD 0 0xc042 2 0 5
	read_iss_override 0 0
	write_iss_override 1 1
regNIC400_1_IB_0_FN_MOD 0 0xfc42 2 0 5
	read_iss_override 0 0
	write_iss_override 1 1
regNIC400_2_ASIB_0_AR_B 0 0x10c4a 1 0 5
	ar_b 0 15
regNIC400_2_ASIB_0_AR_P 0 0x10c49 1 0 5
	ar_p 24 31
regNIC400_2_ASIB_0_AR_R 0 0x10c4b 1 0 5
	ar_r 20 31
regNIC400_2_ASIB_0_AW_B 0 0x10c47 1 0 5
	aw_b 0 15
regNIC400_2_ASIB_0_AW_P 0 0x10c46 1 0 5
	aw_p 24 31
regNIC400_2_ASIB_0_AW_R 0 0x10c48 1 0 5
	aw_r 20 31
regNIC400_2_ASIB_0_FN_MOD 0 0x10c42 2 0 5
	read_iss_override 0 0
	write_iss_override 1 1
regNIC400_2_ASIB_0_KI_FC 0 0x10c4d 2 0 5
	aw_tgt_latency 0 2
	ar_tgt_latency 8 10
regNIC400_2_ASIB_0_MAX_COMB_OT 0 0x10c45 2 0 5
	awar_max_otf 0 7
	awar_max_oti 8 14
regNIC400_2_ASIB_0_MAX_OT 0 0x10c44 4 0 5
	aw_max_otf 0 7
	aw_max_oti 8 13
	ar_max_otf 16 23
	ar_max_oti 24 29
regNIC400_2_ASIB_0_QOS_CNTL 0 0x10c43 10 0 5
	en_aw_rate 0 0
	en_ar_rate 1 1
	en_awar_rate 2 2
	en_aw_fc 3 3
	en_ar_fc 4 4
	en_aw_ot 5 5
	en_ar_ot 6 6
	en_awar_ot 7 7
	mode_aw_fc 16 16
	mode_ar_fc 20 20
regNIC400_2_ASIB_0_QOS_RANGE 0 0x10c4e 4 0 5
	aw_min_qos 0 3
	aw_max_qos 8 11
	ar_min_qos 16 19
	ar_max_qos 24 27
regNIC400_2_ASIB_0_TARGET_FC 0 0x10c4c 2 0 5
	aw_tgt_latency 0 11
	ar_tgt_latency 16 27
regNIC400_2_ASIB_1_AR_B 0 0x1104a 1 0 5
	ar_b 0 15
regNIC400_2_ASIB_1_AR_P 0 0x11049 1 0 5
	ar_p 24 31
regNIC400_2_ASIB_1_AR_R 0 0x1104b 1 0 5
	ar_r 20 31
regNIC400_2_ASIB_1_AW_B 0 0x11047 1 0 5
	aw_b 0 15
regNIC400_2_ASIB_1_AW_P 0 0x11046 1 0 5
	aw_p 24 31
regNIC400_2_ASIB_1_AW_R 0 0x11048 1 0 5
	aw_r 20 31
regNIC400_2_ASIB_1_FN_MOD 0 0x11042 2 0 5
	read_iss_override 0 0
	write_iss_override 1 1
regNIC400_2_ASIB_1_KI_FC 0 0x1104d 2 0 5
	aw_tgt_latency 0 2
	ar_tgt_latency 8 10
regNIC400_2_ASIB_1_MAX_COMB_OT 0 0x11045 2 0 5
	awar_max_otf 0 7
	awar_max_oti 8 14
regNIC400_2_ASIB_1_MAX_OT 0 0x11044 4 0 5
	aw_max_otf 0 7
	aw_max_oti 8 13
	ar_max_otf 16 23
	ar_max_oti 24 29
regNIC400_2_ASIB_1_QOS_CNTL 0 0x11043 10 0 5
	en_aw_rate 0 0
	en_ar_rate 1 1
	en_awar_rate 2 2
	en_aw_fc 3 3
	en_ar_fc 4 4
	en_aw_ot 5 5
	en_ar_ot 6 6
	en_awar_ot 7 7
	mode_aw_fc 16 16
	mode_ar_fc 20 20
regNIC400_2_ASIB_1_QOS_RANGE 0 0x1104e 4 0 5
	aw_min_qos 0 3
	aw_max_qos 8 11
	ar_min_qos 16 19
	ar_max_qos 24 27
regNIC400_2_ASIB_1_TARGET_FC 0 0x1104c 2 0 5
	aw_tgt_latency 0 11
	ar_tgt_latency 16 27
regNIC400_2_IB_0_FN_MOD 0 0x13c42 2 0 5
	read_iss_override 0 0
	write_iss_override 1 1
regNMI_STATUS 0 0xe88201 1 0 8
	NMIFromPin 0 0
regNP_DMA_DROPPED_LOG_LOWER 0 0xe84062 32 0 8
	NP_DMA_DROPPED_LOG_LOWER_0 0 0
	NP_DMA_DROPPED_LOG_LOWER_1 1 1
	NP_DMA_DROPPED_LOG_LOWER_2 2 2
	NP_DMA_DROPPED_LOG_LOWER_3 3 3
	NP_DMA_DROPPED_LOG_LOWER_4 4 4
	NP_DMA_DROPPED_LOG_LOWER_5 5 5
	NP_DMA_DROPPED_LOG_LOWER_6 6 6
	NP_DMA_DROPPED_LOG_LOWER_7 7 7
	NP_DMA_DROPPED_LOG_LOWER_8 8 8
	NP_DMA_DROPPED_LOG_LOWER_9 9 9
	NP_DMA_DROPPED_LOG_LOWER_10 10 10
	NP_DMA_DROPPED_LOG_LOWER_11 11 11
	NP_DMA_DROPPED_LOG_LOWER_12 12 12
	NP_DMA_DROPPED_LOG_LOWER_13 13 13
	NP_DMA_DROPPED_LOG_LOWER_14 14 14
	NP_DMA_DROPPED_LOG_LOWER_15 15 15
	NP_DMA_DROPPED_LOG_LOWER_16 16 16
	NP_DMA_DROPPED_LOG_LOWER_17 17 17
	NP_DMA_DROPPED_LOG_LOWER_18 18 18
	NP_DMA_DROPPED_LOG_LOWER_19 19 19
	NP_DMA_DROPPED_LOG_LOWER_20 20 20
	NP_DMA_DROPPED_LOG_LOWER_21 21 21
	NP_DMA_DROPPED_LOG_LOWER_22 22 22
	NP_DMA_DROPPED_LOG_LOWER_23 23 23
	NP_DMA_DROPPED_LOG_LOWER_24 24 24
	NP_DMA_DROPPED_LOG_LOWER_25 25 25
	NP_DMA_DROPPED_LOG_LOWER_26 26 26
	NP_DMA_DROPPED_LOG_LOWER_27 27 27
	NP_DMA_DROPPED_LOG_LOWER_28 28 28
	NP_DMA_DROPPED_LOG_LOWER_29 29 29
	NP_DMA_DROPPED_LOG_LOWER_30 30 30
	NP_DMA_DROPPED_LOG_LOWER_31 31 31
regNP_DMA_DROPPED_LOG_UPPER 0 0xe84063 32 0 8
	NP_DMA_DROPPED_LOG_UPPER_0 0 0
	NP_DMA_DROPPED_LOG_UPPER_1 1 1
	NP_DMA_DROPPED_LOG_UPPER_2 2 2
	NP_DMA_DROPPED_LOG_UPPER_3 3 3
	NP_DMA_DROPPED_LOG_UPPER_4 4 4
	NP_DMA_DROPPED_LOG_UPPER_5 5 5
	NP_DMA_DROPPED_LOG_UPPER_6 6 6
	NP_DMA_DROPPED_LOG_UPPER_7 7 7
	NP_DMA_DROPPED_LOG_UPPER_8 8 8
	NP_DMA_DROPPED_LOG_UPPER_9 9 9
	NP_DMA_DROPPED_LOG_UPPER_10 10 10
	NP_DMA_DROPPED_LOG_UPPER_11 11 11
	NP_DMA_DROPPED_LOG_UPPER_12 12 12
	NP_DMA_DROPPED_LOG_UPPER_13 13 13
	NP_DMA_DROPPED_LOG_UPPER_14 14 14
	NP_DMA_DROPPED_LOG_UPPER_15 15 15
	NP_DMA_DROPPED_LOG_UPPER_16 16 16
	NP_DMA_DROPPED_LOG_UPPER_17 17 17
	NP_DMA_DROPPED_LOG_UPPER_18 18 18
	NP_DMA_DROPPED_LOG_UPPER_19 19 19
	NP_DMA_DROPPED_LOG_UPPER_20 20 20
	NP_DMA_DROPPED_LOG_UPPER_21 21 21
	NP_DMA_DROPPED_LOG_UPPER_22 22 22
	NP_DMA_DROPPED_LOG_UPPER_23 23 23
	NP_DMA_DROPPED_LOG_UPPER_24 24 24
	NP_DMA_DROPPED_LOG_UPPER_25 25 25
	NP_DMA_DROPPED_LOG_UPPER_26 26 26
	NP_DMA_DROPPED_LOG_UPPER_27 27 27
	NP_DMA_DROPPED_LOG_UPPER_28 28 28
	NP_DMA_DROPPED_LOG_UPPER_29 29 29
	NP_DMA_DROPPED_LOG_UPPER_30 30 30
	NP_DMA_DROPPED_LOG_UPPER_31 31 31
regOUTSTANDING_VC_ALLOC 0 0xe803 12 0 8
	DMA_OUTSTANDING_VC0_ALLOC 0 1
	DMA_OUTSTANDING_VC1_ALLOC 2 3
	DMA_OUTSTANDING_VC2_ALLOC 4 5
	DMA_OUTSTANDING_VC3_ALLOC 6 7
	DMA_OUTSTANDING_VC4_ALLOC 8 9
	DMA_OUTSTANDING_VC5_ALLOC 10 11
	DMA_OUTSTANDING_VC6_ALLOC 12 13
	DMA_OUTSTANDING_VC7_ALLOC 14 15
	DMA_OUTSTANDING_THRD 16 19
	HST_OUTSTANDING_VC0_ALLOC 24 25
	HST_OUTSTANDING_VC1_ALLOC 26 27
	HST_OUTSTANDING_THRD 28 31
regParityCorr_ACTION_CONTROL 0 0xe88061 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regParityFatal_ACTION_CONTROL 0 0xe8805f 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regParityNonFatal_ACTION_CONTROL 0 0xe88060 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regParitySerr_ACTION_CONTROL 0 0xe8805e 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPARITY_CONTROL_0 0 0xe88000 2 0 8
	ParityCorrThreshold 0 15
	ParityUCPThreshold 16 31
regPARITY_CONTROL_1 0 0xe88001 6 0 8
	ParityErrGenGroupSel 0 7
	ParityErrGenGroupTypeSel 8 8
	ParityErrGenIdSel 11 15
	ParityErrGenCmd 16 19
	ParityErrGenTrigger 30 30
	ParityErrGenInjectAllow 31 31
regPARITY_COUNTER_CORR_GRP0 0 0xe8802d 2 0 8
	ThresholdCounter 0 15
	ResetEn 31 31
regPARITY_COUNTER_CORR_GRP1 0 0xe8802e 2 0 8
	ThresholdCounter 0 15
	ResetEn 31 31
regPARITY_COUNTER_CORR_GRP10 0 0xe88037 2 0 8
	ThresholdCounter 0 15
	ResetEn 31 31
regPARITY_COUNTER_CORR_GRP11 0 0xe88038 2 0 8
	ThresholdCounter 0 15
	ResetEn 31 31
regPARITY_COUNTER_CORR_GRP12 0 0xe88039 2 0 8
	ThresholdCounter 0 15
	ResetEn 31 31
regPARITY_COUNTER_CORR_GRP13 0 0xe8803a 2 0 8
	ThresholdCounter 0 15
	ResetEn 31 31
regPARITY_COUNTER_CORR_GRP14 0 0xe8803b 2 0 8
	ThresholdCounter 0 15
	ResetEn 31 31
regPARITY_COUNTER_CORR_GRP15 0 0xe8803c 2 0 8
	ThresholdCounter 0 15
	ResetEn 31 31
regPARITY_COUNTER_CORR_GRP16 0 0xe8803d 2 0 8
	ThresholdCounter 0 15
	ResetEn 31 31
regPARITY_COUNTER_CORR_GRP17 0 0xe8803e 2 0 8
	ThresholdCounter 0 15
	ResetEn 31 31
regPARITY_COUNTER_CORR_GRP2 0 0xe8802f 2 0 8
	ThresholdCounter 0 15
	ResetEn 31 31
regPARITY_COUNTER_CORR_GRP3 0 0xe88030 2 0 8
	ThresholdCounter 0 15
	ResetEn 31 31
regPARITY_COUNTER_CORR_GRP4 0 0xe88031 2 0 8
	ThresholdCounter 0 15
	ResetEn 31 31
regPARITY_COUNTER_CORR_GRP5 0 0xe88032 2 0 8
	ThresholdCounter 0 15
	ResetEn 31 31
regPARITY_COUNTER_CORR_GRP6 0 0xe88033 2 0 8
	ThresholdCounter 0 15
	ResetEn 31 31
regPARITY_COUNTER_CORR_GRP7 0 0xe88034 2 0 8
	ThresholdCounter 0 15
	ResetEn 31 31
regPARITY_COUNTER_UCP_GRP0 0 0xe8804c 2 0 8
	ThresholdCounter 0 15
	ResetEn 31 31
regPARITY_COUNTER_UCP_GRP1 0 0xe8804d 2 0 8
	ThresholdCounter 0 15
	ResetEn 31 31
regPARITY_COUNTER_UCP_GRP10 0 0xe88056 2 0 8
	ThresholdCounter 0 15
	ResetEn 31 31
regPARITY_COUNTER_UCP_GRP11 0 0xe88057 2 0 8
	ThresholdCounter 0 15
	ResetEn 31 31
regPARITY_COUNTER_UCP_GRP12 0 0xe88058 2 0 8
	ThresholdCounter 0 15
	ResetEn 31 31
regPARITY_COUNTER_UCP_GRP2 0 0xe8804e 2 0 8
	ThresholdCounter 0 15
	ResetEn 31 31
regPARITY_COUNTER_UCP_GRP3 0 0xe8804f 2 0 8
	ThresholdCounter 0 15
	ResetEn 31 31
regPARITY_COUNTER_UCP_GRP4 0 0xe88050 2 0 8
	ThresholdCounter 0 15
	ResetEn 31 31
regPARITY_COUNTER_UCP_GRP5 0 0xe88051 2 0 8
	ThresholdCounter 0 15
	ResetEn 31 31
regPARITY_COUNTER_UCP_GRP6 0 0xe88052 2 0 8
	ThresholdCounter 0 15
	ResetEn 31 31
regPARITY_COUNTER_UCP_GRP7 0 0xe88053 2 0 8
	ThresholdCounter 0 15
	ResetEn 31 31
regPARITY_ERROR_STATUS_CORR_GRP0 0 0xe8801b 32 0 8
	ParityErrDetected_Id0 0 0
	ParityErrDetected_Id1 1 1
	ParityErrDetected_Id2 2 2
	ParityErrDetected_Id3 3 3
	ParityErrDetected_Id4 4 4
	ParityErrDetected_Id5 5 5
	ParityErrDetected_Id6 6 6
	ParityErrDetected_Id7 7 7
	ParityErrDetected_Id8 8 8
	ParityErrDetected_Id9 9 9
	ParityErrDetected_Id10 10 10
	ParityErrDetected_Id11 11 11
	ParityErrDetected_Id12 12 12
	ParityErrDetected_Id13 13 13
	ParityErrDetected_Id14 14 14
	ParityErrDetected_Id15 15 15
	ParityErrDetected_Id16 16 16
	ParityErrDetected_Id17 17 17
	ParityErrDetected_Id18 18 18
	ParityErrDetected_Id19 19 19
	ParityErrDetected_Id20 20 20
	ParityErrDetected_Id21 21 21
	ParityErrDetected_Id22 22 22
	ParityErrDetected_Id23 23 23
	ParityErrDetected_Id24 24 24
	ParityErrDetected_Id25 25 25
	ParityErrDetected_Id26 26 26
	ParityErrDetected_Id27 27 27
	ParityErrDetected_Id28 28 28
	ParityErrDetected_Id29 29 29
	ParityErrDetected_Id30 30 30
	ParityErrDetected_Id31 31 31
regPARITY_ERROR_STATUS_CORR_GRP1 0 0xe8801c 32 0 8
	ParityErrDetected_Id0 0 0
	ParityErrDetected_Id1 1 1
	ParityErrDetected_Id2 2 2
	ParityErrDetected_Id3 3 3
	ParityErrDetected_Id4 4 4
	ParityErrDetected_Id5 5 5
	ParityErrDetected_Id6 6 6
	ParityErrDetected_Id7 7 7
	ParityErrDetected_Id8 8 8
	ParityErrDetected_Id9 9 9
	ParityErrDetected_Id10 10 10
	ParityErrDetected_Id11 11 11
	ParityErrDetected_Id12 12 12
	ParityErrDetected_Id13 13 13
	ParityErrDetected_Id14 14 14
	ParityErrDetected_Id15 15 15
	ParityErrDetected_Id16 16 16
	ParityErrDetected_Id17 17 17
	ParityErrDetected_Id18 18 18
	ParityErrDetected_Id19 19 19
	ParityErrDetected_Id20 20 20
	ParityErrDetected_Id21 21 21
	ParityErrDetected_Id22 22 22
	ParityErrDetected_Id23 23 23
	ParityErrDetected_Id24 24 24
	ParityErrDetected_Id25 25 25
	ParityErrDetected_Id26 26 26
	ParityErrDetected_Id27 27 27
	ParityErrDetected_Id28 28 28
	ParityErrDetected_Id29 29 29
	ParityErrDetected_Id30 30 30
	ParityErrDetected_Id31 31 31
regPARITY_ERROR_STATUS_CORR_GRP10 0 0xe88025 32 0 8
	ParityErrDetected_Id0 0 0
	ParityErrDetected_Id1 1 1
	ParityErrDetected_Id2 2 2
	ParityErrDetected_Id3 3 3
	ParityErrDetected_Id4 4 4
	ParityErrDetected_Id5 5 5
	ParityErrDetected_Id6 6 6
	ParityErrDetected_Id7 7 7
	ParityErrDetected_Id8 8 8
	ParityErrDetected_Id9 9 9
	ParityErrDetected_Id10 10 10
	ParityErrDetected_Id11 11 11
	ParityErrDetected_Id12 12 12
	ParityErrDetected_Id13 13 13
	ParityErrDetected_Id14 14 14
	ParityErrDetected_Id15 15 15
	ParityErrDetected_Id16 16 16
	ParityErrDetected_Id17 17 17
	ParityErrDetected_Id18 18 18
	ParityErrDetected_Id19 19 19
	ParityErrDetected_Id20 20 20
	ParityErrDetected_Id21 21 21
	ParityErrDetected_Id22 22 22
	ParityErrDetected_Id23 23 23
	ParityErrDetected_Id24 24 24
	ParityErrDetected_Id25 25 25
	ParityErrDetected_Id26 26 26
	ParityErrDetected_Id27 27 27
	ParityErrDetected_Id28 28 28
	ParityErrDetected_Id29 29 29
	ParityErrDetected_Id30 30 30
	ParityErrDetected_Id31 31 31
regPARITY_ERROR_STATUS_CORR_GRP11 0 0xe88026 32 0 8
	ParityErrDetected_Id0 0 0
	ParityErrDetected_Id1 1 1
	ParityErrDetected_Id2 2 2
	ParityErrDetected_Id3 3 3
	ParityErrDetected_Id4 4 4
	ParityErrDetected_Id5 5 5
	ParityErrDetected_Id6 6 6
	ParityErrDetected_Id7 7 7
	ParityErrDetected_Id8 8 8
	ParityErrDetected_Id9 9 9
	ParityErrDetected_Id10 10 10
	ParityErrDetected_Id11 11 11
	ParityErrDetected_Id12 12 12
	ParityErrDetected_Id13 13 13
	ParityErrDetected_Id14 14 14
	ParityErrDetected_Id15 15 15
	ParityErrDetected_Id16 16 16
	ParityErrDetected_Id17 17 17
	ParityErrDetected_Id18 18 18
	ParityErrDetected_Id19 19 19
	ParityErrDetected_Id20 20 20
	ParityErrDetected_Id21 21 21
	ParityErrDetected_Id22 22 22
	ParityErrDetected_Id23 23 23
	ParityErrDetected_Id24 24 24
	ParityErrDetected_Id25 25 25
	ParityErrDetected_Id26 26 26
	ParityErrDetected_Id27 27 27
	ParityErrDetected_Id28 28 28
	ParityErrDetected_Id29 29 29
	ParityErrDetected_Id30 30 30
	ParityErrDetected_Id31 31 31
regPARITY_ERROR_STATUS_CORR_GRP12 0 0xe88027 32 0 8
	ParityErrDetected_Id0 0 0
	ParityErrDetected_Id1 1 1
	ParityErrDetected_Id2 2 2
	ParityErrDetected_Id3 3 3
	ParityErrDetected_Id4 4 4
	ParityErrDetected_Id5 5 5
	ParityErrDetected_Id6 6 6
	ParityErrDetected_Id7 7 7
	ParityErrDetected_Id8 8 8
	ParityErrDetected_Id9 9 9
	ParityErrDetected_Id10 10 10
	ParityErrDetected_Id11 11 11
	ParityErrDetected_Id12 12 12
	ParityErrDetected_Id13 13 13
	ParityErrDetected_Id14 14 14
	ParityErrDetected_Id15 15 15
	ParityErrDetected_Id16 16 16
	ParityErrDetected_Id17 17 17
	ParityErrDetected_Id18 18 18
	ParityErrDetected_Id19 19 19
	ParityErrDetected_Id20 20 20
	ParityErrDetected_Id21 21 21
	ParityErrDetected_Id22 22 22
	ParityErrDetected_Id23 23 23
	ParityErrDetected_Id24 24 24
	ParityErrDetected_Id25 25 25
	ParityErrDetected_Id26 26 26
	ParityErrDetected_Id27 27 27
	ParityErrDetected_Id28 28 28
	ParityErrDetected_Id29 29 29
	ParityErrDetected_Id30 30 30
	ParityErrDetected_Id31 31 31
regPARITY_ERROR_STATUS_CORR_GRP13 0 0xe88028 32 0 8
	ParityErrDetected_Id0 0 0
	ParityErrDetected_Id1 1 1
	ParityErrDetected_Id2 2 2
	ParityErrDetected_Id3 3 3
	ParityErrDetected_Id4 4 4
	ParityErrDetected_Id5 5 5
	ParityErrDetected_Id6 6 6
	ParityErrDetected_Id7 7 7
	ParityErrDetected_Id8 8 8
	ParityErrDetected_Id9 9 9
	ParityErrDetected_Id10 10 10
	ParityErrDetected_Id11 11 11
	ParityErrDetected_Id12 12 12
	ParityErrDetected_Id13 13 13
	ParityErrDetected_Id14 14 14
	ParityErrDetected_Id15 15 15
	ParityErrDetected_Id16 16 16
	ParityErrDetected_Id17 17 17
	ParityErrDetected_Id18 18 18
	ParityErrDetected_Id19 19 19
	ParityErrDetected_Id20 20 20
	ParityErrDetected_Id21 21 21
	ParityErrDetected_Id22 22 22
	ParityErrDetected_Id23 23 23
	ParityErrDetected_Id24 24 24
	ParityErrDetected_Id25 25 25
	ParityErrDetected_Id26 26 26
	ParityErrDetected_Id27 27 27
	ParityErrDetected_Id28 28 28
	ParityErrDetected_Id29 29 29
	ParityErrDetected_Id30 30 30
	ParityErrDetected_Id31 31 31
regPARITY_ERROR_STATUS_CORR_GRP14 0 0xe88029 32 0 8
	ParityErrDetected_Id0 0 0
	ParityErrDetected_Id1 1 1
	ParityErrDetected_Id2 2 2
	ParityErrDetected_Id3 3 3
	ParityErrDetected_Id4 4 4
	ParityErrDetected_Id5 5 5
	ParityErrDetected_Id6 6 6
	ParityErrDetected_Id7 7 7
	ParityErrDetected_Id8 8 8
	ParityErrDetected_Id9 9 9
	ParityErrDetected_Id10 10 10
	ParityErrDetected_Id11 11 11
	ParityErrDetected_Id12 12 12
	ParityErrDetected_Id13 13 13
	ParityErrDetected_Id14 14 14
	ParityErrDetected_Id15 15 15
	ParityErrDetected_Id16 16 16
	ParityErrDetected_Id17 17 17
	ParityErrDetected_Id18 18 18
	ParityErrDetected_Id19 19 19
	ParityErrDetected_Id20 20 20
	ParityErrDetected_Id21 21 21
	ParityErrDetected_Id22 22 22
	ParityErrDetected_Id23 23 23
	ParityErrDetected_Id24 24 24
	ParityErrDetected_Id25 25 25
	ParityErrDetected_Id26 26 26
	ParityErrDetected_Id27 27 27
	ParityErrDetected_Id28 28 28
	ParityErrDetected_Id29 29 29
	ParityErrDetected_Id30 30 30
	ParityErrDetected_Id31 31 31
regPARITY_ERROR_STATUS_CORR_GRP15 0 0xe8802a 32 0 8
	ParityErrDetected_Id0 0 0
	ParityErrDetected_Id1 1 1
	ParityErrDetected_Id2 2 2
	ParityErrDetected_Id3 3 3
	ParityErrDetected_Id4 4 4
	ParityErrDetected_Id5 5 5
	ParityErrDetected_Id6 6 6
	ParityErrDetected_Id7 7 7
	ParityErrDetected_Id8 8 8
	ParityErrDetected_Id9 9 9
	ParityErrDetected_Id10 10 10
	ParityErrDetected_Id11 11 11
	ParityErrDetected_Id12 12 12
	ParityErrDetected_Id13 13 13
	ParityErrDetected_Id14 14 14
	ParityErrDetected_Id15 15 15
	ParityErrDetected_Id16 16 16
	ParityErrDetected_Id17 17 17
	ParityErrDetected_Id18 18 18
	ParityErrDetected_Id19 19 19
	ParityErrDetected_Id20 20 20
	ParityErrDetected_Id21 21 21
	ParityErrDetected_Id22 22 22
	ParityErrDetected_Id23 23 23
	ParityErrDetected_Id24 24 24
	ParityErrDetected_Id25 25 25
	ParityErrDetected_Id26 26 26
	ParityErrDetected_Id27 27 27
	ParityErrDetected_Id28 28 28
	ParityErrDetected_Id29 29 29
	ParityErrDetected_Id30 30 30
	ParityErrDetected_Id31 31 31
regPARITY_ERROR_STATUS_CORR_GRP16 0 0xe8802b 32 0 8
	ParityErrDetected_Id0 0 0
	ParityErrDetected_Id1 1 1
	ParityErrDetected_Id2 2 2
	ParityErrDetected_Id3 3 3
	ParityErrDetected_Id4 4 4
	ParityErrDetected_Id5 5 5
	ParityErrDetected_Id6 6 6
	ParityErrDetected_Id7 7 7
	ParityErrDetected_Id8 8 8
	ParityErrDetected_Id9 9 9
	ParityErrDetected_Id10 10 10
	ParityErrDetected_Id11 11 11
	ParityErrDetected_Id12 12 12
	ParityErrDetected_Id13 13 13
	ParityErrDetected_Id14 14 14
	ParityErrDetected_Id15 15 15
	ParityErrDetected_Id16 16 16
	ParityErrDetected_Id17 17 17
	ParityErrDetected_Id18 18 18
	ParityErrDetected_Id19 19 19
	ParityErrDetected_Id20 20 20
	ParityErrDetected_Id21 21 21
	ParityErrDetected_Id22 22 22
	ParityErrDetected_Id23 23 23
	ParityErrDetected_Id24 24 24
	ParityErrDetected_Id25 25 25
	ParityErrDetected_Id26 26 26
	ParityErrDetected_Id27 27 27
	ParityErrDetected_Id28 28 28
	ParityErrDetected_Id29 29 29
	ParityErrDetected_Id30 30 30
	ParityErrDetected_Id31 31 31
regPARITY_ERROR_STATUS_CORR_GRP17 0 0xe8802c 32 0 8
	ParityErrDetected_Id0 0 0
	ParityErrDetected_Id1 1 1
	ParityErrDetected_Id2 2 2
	ParityErrDetected_Id3 3 3
	ParityErrDetected_Id4 4 4
	ParityErrDetected_Id5 5 5
	ParityErrDetected_Id6 6 6
	ParityErrDetected_Id7 7 7
	ParityErrDetected_Id8 8 8
	ParityErrDetected_Id9 9 9
	ParityErrDetected_Id10 10 10
	ParityErrDetected_Id11 11 11
	ParityErrDetected_Id12 12 12
	ParityErrDetected_Id13 13 13
	ParityErrDetected_Id14 14 14
	ParityErrDetected_Id15 15 15
	ParityErrDetected_Id16 16 16
	ParityErrDetected_Id17 17 17
	ParityErrDetected_Id18 18 18
	ParityErrDetected_Id19 19 19
	ParityErrDetected_Id20 20 20
	ParityErrDetected_Id21 21 21
	ParityErrDetected_Id22 22 22
	ParityErrDetected_Id23 23 23
	ParityErrDetected_Id24 24 24
	ParityErrDetected_Id25 25 25
	ParityErrDetected_Id26 26 26
	ParityErrDetected_Id27 27 27
	ParityErrDetected_Id28 28 28
	ParityErrDetected_Id29 29 29
	ParityErrDetected_Id30 30 30
	ParityErrDetected_Id31 31 31
regPARITY_ERROR_STATUS_CORR_GRP2 0 0xe8801d 32 0 8
	ParityErrDetected_Id0 0 0
	ParityErrDetected_Id1 1 1
	ParityErrDetected_Id2 2 2
	ParityErrDetected_Id3 3 3
	ParityErrDetected_Id4 4 4
	ParityErrDetected_Id5 5 5
	ParityErrDetected_Id6 6 6
	ParityErrDetected_Id7 7 7
	ParityErrDetected_Id8 8 8
	ParityErrDetected_Id9 9 9
	ParityErrDetected_Id10 10 10
	ParityErrDetected_Id11 11 11
	ParityErrDetected_Id12 12 12
	ParityErrDetected_Id13 13 13
	ParityErrDetected_Id14 14 14
	ParityErrDetected_Id15 15 15
	ParityErrDetected_Id16 16 16
	ParityErrDetected_Id17 17 17
	ParityErrDetected_Id18 18 18
	ParityErrDetected_Id19 19 19
	ParityErrDetected_Id20 20 20
	ParityErrDetected_Id21 21 21
	ParityErrDetected_Id22 22 22
	ParityErrDetected_Id23 23 23
	ParityErrDetected_Id24 24 24
	ParityErrDetected_Id25 25 25
	ParityErrDetected_Id26 26 26
	ParityErrDetected_Id27 27 27
	ParityErrDetected_Id28 28 28
	ParityErrDetected_Id29 29 29
	ParityErrDetected_Id30 30 30
	ParityErrDetected_Id31 31 31
regPARITY_ERROR_STATUS_CORR_GRP3 0 0xe8801e 32 0 8
	ParityErrDetected_Id0 0 0
	ParityErrDetected_Id1 1 1
	ParityErrDetected_Id2 2 2
	ParityErrDetected_Id3 3 3
	ParityErrDetected_Id4 4 4
	ParityErrDetected_Id5 5 5
	ParityErrDetected_Id6 6 6
	ParityErrDetected_Id7 7 7
	ParityErrDetected_Id8 8 8
	ParityErrDetected_Id9 9 9
	ParityErrDetected_Id10 10 10
	ParityErrDetected_Id11 11 11
	ParityErrDetected_Id12 12 12
	ParityErrDetected_Id13 13 13
	ParityErrDetected_Id14 14 14
	ParityErrDetected_Id15 15 15
	ParityErrDetected_Id16 16 16
	ParityErrDetected_Id17 17 17
	ParityErrDetected_Id18 18 18
	ParityErrDetected_Id19 19 19
	ParityErrDetected_Id20 20 20
	ParityErrDetected_Id21 21 21
	ParityErrDetected_Id22 22 22
	ParityErrDetected_Id23 23 23
	ParityErrDetected_Id24 24 24
	ParityErrDetected_Id25 25 25
	ParityErrDetected_Id26 26 26
	ParityErrDetected_Id27 27 27
	ParityErrDetected_Id28 28 28
	ParityErrDetected_Id29 29 29
	ParityErrDetected_Id30 30 30
	ParityErrDetected_Id31 31 31
regPARITY_ERROR_STATUS_CORR_GRP4 0 0xe8801f 32 0 8
	ParityErrDetected_Id0 0 0
	ParityErrDetected_Id1 1 1
	ParityErrDetected_Id2 2 2
	ParityErrDetected_Id3 3 3
	ParityErrDetected_Id4 4 4
	ParityErrDetected_Id5 5 5
	ParityErrDetected_Id6 6 6
	ParityErrDetected_Id7 7 7
	ParityErrDetected_Id8 8 8
	ParityErrDetected_Id9 9 9
	ParityErrDetected_Id10 10 10
	ParityErrDetected_Id11 11 11
	ParityErrDetected_Id12 12 12
	ParityErrDetected_Id13 13 13
	ParityErrDetected_Id14 14 14
	ParityErrDetected_Id15 15 15
	ParityErrDetected_Id16 16 16
	ParityErrDetected_Id17 17 17
	ParityErrDetected_Id18 18 18
	ParityErrDetected_Id19 19 19
	ParityErrDetected_Id20 20 20
	ParityErrDetected_Id21 21 21
	ParityErrDetected_Id22 22 22
	ParityErrDetected_Id23 23 23
	ParityErrDetected_Id24 24 24
	ParityErrDetected_Id25 25 25
	ParityErrDetected_Id26 26 26
	ParityErrDetected_Id27 27 27
	ParityErrDetected_Id28 28 28
	ParityErrDetected_Id29 29 29
	ParityErrDetected_Id30 30 30
	ParityErrDetected_Id31 31 31
regPARITY_ERROR_STATUS_CORR_GRP5 0 0xe88020 32 0 8
	ParityErrDetected_Id0 0 0
	ParityErrDetected_Id1 1 1
	ParityErrDetected_Id2 2 2
	ParityErrDetected_Id3 3 3
	ParityErrDetected_Id4 4 4
	ParityErrDetected_Id5 5 5
	ParityErrDetected_Id6 6 6
	ParityErrDetected_Id7 7 7
	ParityErrDetected_Id8 8 8
	ParityErrDetected_Id9 9 9
	ParityErrDetected_Id10 10 10
	ParityErrDetected_Id11 11 11
	ParityErrDetected_Id12 12 12
	ParityErrDetected_Id13 13 13
	ParityErrDetected_Id14 14 14
	ParityErrDetected_Id15 15 15
	ParityErrDetected_Id16 16 16
	ParityErrDetected_Id17 17 17
	ParityErrDetected_Id18 18 18
	ParityErrDetected_Id19 19 19
	ParityErrDetected_Id20 20 20
	ParityErrDetected_Id21 21 21
	ParityErrDetected_Id22 22 22
	ParityErrDetected_Id23 23 23
	ParityErrDetected_Id24 24 24
	ParityErrDetected_Id25 25 25
	ParityErrDetected_Id26 26 26
	ParityErrDetected_Id27 27 27
	ParityErrDetected_Id28 28 28
	ParityErrDetected_Id29 29 29
	ParityErrDetected_Id30 30 30
	ParityErrDetected_Id31 31 31
regPARITY_ERROR_STATUS_CORR_GRP6 0 0xe88021 32 0 8
	ParityErrDetected_Id0 0 0
	ParityErrDetected_Id1 1 1
	ParityErrDetected_Id2 2 2
	ParityErrDetected_Id3 3 3
	ParityErrDetected_Id4 4 4
	ParityErrDetected_Id5 5 5
	ParityErrDetected_Id6 6 6
	ParityErrDetected_Id7 7 7
	ParityErrDetected_Id8 8 8
	ParityErrDetected_Id9 9 9
	ParityErrDetected_Id10 10 10
	ParityErrDetected_Id11 11 11
	ParityErrDetected_Id12 12 12
	ParityErrDetected_Id13 13 13
	ParityErrDetected_Id14 14 14
	ParityErrDetected_Id15 15 15
	ParityErrDetected_Id16 16 16
	ParityErrDetected_Id17 17 17
	ParityErrDetected_Id18 18 18
	ParityErrDetected_Id19 19 19
	ParityErrDetected_Id20 20 20
	ParityErrDetected_Id21 21 21
	ParityErrDetected_Id22 22 22
	ParityErrDetected_Id23 23 23
	ParityErrDetected_Id24 24 24
	ParityErrDetected_Id25 25 25
	ParityErrDetected_Id26 26 26
	ParityErrDetected_Id27 27 27
	ParityErrDetected_Id28 28 28
	ParityErrDetected_Id29 29 29
	ParityErrDetected_Id30 30 30
	ParityErrDetected_Id31 31 31
regPARITY_ERROR_STATUS_CORR_GRP7 0 0xe88022 32 0 8
	ParityErrDetected_Id0 0 0
	ParityErrDetected_Id1 1 1
	ParityErrDetected_Id2 2 2
	ParityErrDetected_Id3 3 3
	ParityErrDetected_Id4 4 4
	ParityErrDetected_Id5 5 5
	ParityErrDetected_Id6 6 6
	ParityErrDetected_Id7 7 7
	ParityErrDetected_Id8 8 8
	ParityErrDetected_Id9 9 9
	ParityErrDetected_Id10 10 10
	ParityErrDetected_Id11 11 11
	ParityErrDetected_Id12 12 12
	ParityErrDetected_Id13 13 13
	ParityErrDetected_Id14 14 14
	ParityErrDetected_Id15 15 15
	ParityErrDetected_Id16 16 16
	ParityErrDetected_Id17 17 17
	ParityErrDetected_Id18 18 18
	ParityErrDetected_Id19 19 19
	ParityErrDetected_Id20 20 20
	ParityErrDetected_Id21 21 21
	ParityErrDetected_Id22 22 22
	ParityErrDetected_Id23 23 23
	ParityErrDetected_Id24 24 24
	ParityErrDetected_Id25 25 25
	ParityErrDetected_Id26 26 26
	ParityErrDetected_Id27 27 27
	ParityErrDetected_Id28 28 28
	ParityErrDetected_Id29 29 29
	ParityErrDetected_Id30 30 30
	ParityErrDetected_Id31 31 31
regPARITY_ERROR_STATUS_UCP_GRP0 0 0xe8803f 32 0 8
	ParityErrDetected_Id0 0 0
	ParityErrDetected_Id1 1 1
	ParityErrDetected_Id2 2 2
	ParityErrDetected_Id3 3 3
	ParityErrDetected_Id4 4 4
	ParityErrDetected_Id5 5 5
	ParityErrDetected_Id6 6 6
	ParityErrDetected_Id7 7 7
	ParityErrDetected_Id8 8 8
	ParityErrDetected_Id9 9 9
	ParityErrDetected_Id10 10 10
	ParityErrDetected_Id11 11 11
	ParityErrDetected_Id12 12 12
	ParityErrDetected_Id13 13 13
	ParityErrDetected_Id14 14 14
	ParityErrDetected_Id15 15 15
	ParityErrDetected_Id16 16 16
	ParityErrDetected_Id17 17 17
	ParityErrDetected_Id18 18 18
	ParityErrDetected_Id19 19 19
	ParityErrDetected_Id20 20 20
	ParityErrDetected_Id21 21 21
	ParityErrDetected_Id22 22 22
	ParityErrDetected_Id23 23 23
	ParityErrDetected_Id24 24 24
	ParityErrDetected_Id25 25 25
	ParityErrDetected_Id26 26 26
	ParityErrDetected_Id27 27 27
	ParityErrDetected_Id28 28 28
	ParityErrDetected_Id29 29 29
	ParityErrDetected_Id30 30 30
	ParityErrDetected_Id31 31 31
regPARITY_ERROR_STATUS_UCP_GRP1 0 0xe88040 32 0 8
	ParityErrDetected_Id0 0 0
	ParityErrDetected_Id1 1 1
	ParityErrDetected_Id2 2 2
	ParityErrDetected_Id3 3 3
	ParityErrDetected_Id4 4 4
	ParityErrDetected_Id5 5 5
	ParityErrDetected_Id6 6 6
	ParityErrDetected_Id7 7 7
	ParityErrDetected_Id8 8 8
	ParityErrDetected_Id9 9 9
	ParityErrDetected_Id10 10 10
	ParityErrDetected_Id11 11 11
	ParityErrDetected_Id12 12 12
	ParityErrDetected_Id13 13 13
	ParityErrDetected_Id14 14 14
	ParityErrDetected_Id15 15 15
	ParityErrDetected_Id16 16 16
	ParityErrDetected_Id17 17 17
	ParityErrDetected_Id18 18 18
	ParityErrDetected_Id19 19 19
	ParityErrDetected_Id20 20 20
	ParityErrDetected_Id21 21 21
	ParityErrDetected_Id22 22 22
	ParityErrDetected_Id23 23 23
	ParityErrDetected_Id24 24 24
	ParityErrDetected_Id25 25 25
	ParityErrDetected_Id26 26 26
	ParityErrDetected_Id27 27 27
	ParityErrDetected_Id28 28 28
	ParityErrDetected_Id29 29 29
	ParityErrDetected_Id30 30 30
	ParityErrDetected_Id31 31 31
regPARITY_ERROR_STATUS_UCP_GRP10 0 0xe88049 32 0 8
	ParityErrDetected_Id0 0 0
	ParityErrDetected_Id1 1 1
	ParityErrDetected_Id2 2 2
	ParityErrDetected_Id3 3 3
	ParityErrDetected_Id4 4 4
	ParityErrDetected_Id5 5 5
	ParityErrDetected_Id6 6 6
	ParityErrDetected_Id7 7 7
	ParityErrDetected_Id8 8 8
	ParityErrDetected_Id9 9 9
	ParityErrDetected_Id10 10 10
	ParityErrDetected_Id11 11 11
	ParityErrDetected_Id12 12 12
	ParityErrDetected_Id13 13 13
	ParityErrDetected_Id14 14 14
	ParityErrDetected_Id15 15 15
	ParityErrDetected_Id16 16 16
	ParityErrDetected_Id17 17 17
	ParityErrDetected_Id18 18 18
	ParityErrDetected_Id19 19 19
	ParityErrDetected_Id20 20 20
	ParityErrDetected_Id21 21 21
	ParityErrDetected_Id22 22 22
	ParityErrDetected_Id23 23 23
	ParityErrDetected_Id24 24 24
	ParityErrDetected_Id25 25 25
	ParityErrDetected_Id26 26 26
	ParityErrDetected_Id27 27 27
	ParityErrDetected_Id28 28 28
	ParityErrDetected_Id29 29 29
	ParityErrDetected_Id30 30 30
	ParityErrDetected_Id31 31 31
regPARITY_ERROR_STATUS_UCP_GRP11 0 0xe8804a 32 0 8
	ParityErrDetected_Id0 0 0
	ParityErrDetected_Id1 1 1
	ParityErrDetected_Id2 2 2
	ParityErrDetected_Id3 3 3
	ParityErrDetected_Id4 4 4
	ParityErrDetected_Id5 5 5
	ParityErrDetected_Id6 6 6
	ParityErrDetected_Id7 7 7
	ParityErrDetected_Id8 8 8
	ParityErrDetected_Id9 9 9
	ParityErrDetected_Id10 10 10
	ParityErrDetected_Id11 11 11
	ParityErrDetected_Id12 12 12
	ParityErrDetected_Id13 13 13
	ParityErrDetected_Id14 14 14
	ParityErrDetected_Id15 15 15
	ParityErrDetected_Id16 16 16
	ParityErrDetected_Id17 17 17
	ParityErrDetected_Id18 18 18
	ParityErrDetected_Id19 19 19
	ParityErrDetected_Id20 20 20
	ParityErrDetected_Id21 21 21
	ParityErrDetected_Id22 22 22
	ParityErrDetected_Id23 23 23
	ParityErrDetected_Id24 24 24
	ParityErrDetected_Id25 25 25
	ParityErrDetected_Id26 26 26
	ParityErrDetected_Id27 27 27
	ParityErrDetected_Id28 28 28
	ParityErrDetected_Id29 29 29
	ParityErrDetected_Id30 30 30
	ParityErrDetected_Id31 31 31
regPARITY_ERROR_STATUS_UCP_GRP12 0 0xe8804b 32 0 8
	ParityErrDetected_Id0 0 0
	ParityErrDetected_Id1 1 1
	ParityErrDetected_Id2 2 2
	ParityErrDetected_Id3 3 3
	ParityErrDetected_Id4 4 4
	ParityErrDetected_Id5 5 5
	ParityErrDetected_Id6 6 6
	ParityErrDetected_Id7 7 7
	ParityErrDetected_Id8 8 8
	ParityErrDetected_Id9 9 9
	ParityErrDetected_Id10 10 10
	ParityErrDetected_Id11 11 11
	ParityErrDetected_Id12 12 12
	ParityErrDetected_Id13 13 13
	ParityErrDetected_Id14 14 14
	ParityErrDetected_Id15 15 15
	ParityErrDetected_Id16 16 16
	ParityErrDetected_Id17 17 17
	ParityErrDetected_Id18 18 18
	ParityErrDetected_Id19 19 19
	ParityErrDetected_Id20 20 20
	ParityErrDetected_Id21 21 21
	ParityErrDetected_Id22 22 22
	ParityErrDetected_Id23 23 23
	ParityErrDetected_Id24 24 24
	ParityErrDetected_Id25 25 25
	ParityErrDetected_Id26 26 26
	ParityErrDetected_Id27 27 27
	ParityErrDetected_Id28 28 28
	ParityErrDetected_Id29 29 29
	ParityErrDetected_Id30 30 30
	ParityErrDetected_Id31 31 31
regPARITY_ERROR_STATUS_UCP_GRP2 0 0xe88041 32 0 8
	ParityErrDetected_Id0 0 0
	ParityErrDetected_Id1 1 1
	ParityErrDetected_Id2 2 2
	ParityErrDetected_Id3 3 3
	ParityErrDetected_Id4 4 4
	ParityErrDetected_Id5 5 5
	ParityErrDetected_Id6 6 6
	ParityErrDetected_Id7 7 7
	ParityErrDetected_Id8 8 8
	ParityErrDetected_Id9 9 9
	ParityErrDetected_Id10 10 10
	ParityErrDetected_Id11 11 11
	ParityErrDetected_Id12 12 12
	ParityErrDetected_Id13 13 13
	ParityErrDetected_Id14 14 14
	ParityErrDetected_Id15 15 15
	ParityErrDetected_Id16 16 16
	ParityErrDetected_Id17 17 17
	ParityErrDetected_Id18 18 18
	ParityErrDetected_Id19 19 19
	ParityErrDetected_Id20 20 20
	ParityErrDetected_Id21 21 21
	ParityErrDetected_Id22 22 22
	ParityErrDetected_Id23 23 23
	ParityErrDetected_Id24 24 24
	ParityErrDetected_Id25 25 25
	ParityErrDetected_Id26 26 26
	ParityErrDetected_Id27 27 27
	ParityErrDetected_Id28 28 28
	ParityErrDetected_Id29 29 29
	ParityErrDetected_Id30 30 30
	ParityErrDetected_Id31 31 31
regPARITY_ERROR_STATUS_UCP_GRP3 0 0xe88042 32 0 8
	ParityErrDetected_Id0 0 0
	ParityErrDetected_Id1 1 1
	ParityErrDetected_Id2 2 2
	ParityErrDetected_Id3 3 3
	ParityErrDetected_Id4 4 4
	ParityErrDetected_Id5 5 5
	ParityErrDetected_Id6 6 6
	ParityErrDetected_Id7 7 7
	ParityErrDetected_Id8 8 8
	ParityErrDetected_Id9 9 9
	ParityErrDetected_Id10 10 10
	ParityErrDetected_Id11 11 11
	ParityErrDetected_Id12 12 12
	ParityErrDetected_Id13 13 13
	ParityErrDetected_Id14 14 14
	ParityErrDetected_Id15 15 15
	ParityErrDetected_Id16 16 16
	ParityErrDetected_Id17 17 17
	ParityErrDetected_Id18 18 18
	ParityErrDetected_Id19 19 19
	ParityErrDetected_Id20 20 20
	ParityErrDetected_Id21 21 21
	ParityErrDetected_Id22 22 22
	ParityErrDetected_Id23 23 23
	ParityErrDetected_Id24 24 24
	ParityErrDetected_Id25 25 25
	ParityErrDetected_Id26 26 26
	ParityErrDetected_Id27 27 27
	ParityErrDetected_Id28 28 28
	ParityErrDetected_Id29 29 29
	ParityErrDetected_Id30 30 30
	ParityErrDetected_Id31 31 31
regPARITY_ERROR_STATUS_UCP_GRP4 0 0xe88043 32 0 8
	ParityErrDetected_Id0 0 0
	ParityErrDetected_Id1 1 1
	ParityErrDetected_Id2 2 2
	ParityErrDetected_Id3 3 3
	ParityErrDetected_Id4 4 4
	ParityErrDetected_Id5 5 5
	ParityErrDetected_Id6 6 6
	ParityErrDetected_Id7 7 7
	ParityErrDetected_Id8 8 8
	ParityErrDetected_Id9 9 9
	ParityErrDetected_Id10 10 10
	ParityErrDetected_Id11 11 11
	ParityErrDetected_Id12 12 12
	ParityErrDetected_Id13 13 13
	ParityErrDetected_Id14 14 14
	ParityErrDetected_Id15 15 15
	ParityErrDetected_Id16 16 16
	ParityErrDetected_Id17 17 17
	ParityErrDetected_Id18 18 18
	ParityErrDetected_Id19 19 19
	ParityErrDetected_Id20 20 20
	ParityErrDetected_Id21 21 21
	ParityErrDetected_Id22 22 22
	ParityErrDetected_Id23 23 23
	ParityErrDetected_Id24 24 24
	ParityErrDetected_Id25 25 25
	ParityErrDetected_Id26 26 26
	ParityErrDetected_Id27 27 27
	ParityErrDetected_Id28 28 28
	ParityErrDetected_Id29 29 29
	ParityErrDetected_Id30 30 30
	ParityErrDetected_Id31 31 31
regPARITY_ERROR_STATUS_UCP_GRP5 0 0xe88044 32 0 8
	ParityErrDetected_Id0 0 0
	ParityErrDetected_Id1 1 1
	ParityErrDetected_Id2 2 2
	ParityErrDetected_Id3 3 3
	ParityErrDetected_Id4 4 4
	ParityErrDetected_Id5 5 5
	ParityErrDetected_Id6 6 6
	ParityErrDetected_Id7 7 7
	ParityErrDetected_Id8 8 8
	ParityErrDetected_Id9 9 9
	ParityErrDetected_Id10 10 10
	ParityErrDetected_Id11 11 11
	ParityErrDetected_Id12 12 12
	ParityErrDetected_Id13 13 13
	ParityErrDetected_Id14 14 14
	ParityErrDetected_Id15 15 15
	ParityErrDetected_Id16 16 16
	ParityErrDetected_Id17 17 17
	ParityErrDetected_Id18 18 18
	ParityErrDetected_Id19 19 19
	ParityErrDetected_Id20 20 20
	ParityErrDetected_Id21 21 21
	ParityErrDetected_Id22 22 22
	ParityErrDetected_Id23 23 23
	ParityErrDetected_Id24 24 24
	ParityErrDetected_Id25 25 25
	ParityErrDetected_Id26 26 26
	ParityErrDetected_Id27 27 27
	ParityErrDetected_Id28 28 28
	ParityErrDetected_Id29 29 29
	ParityErrDetected_Id30 30 30
	ParityErrDetected_Id31 31 31
regPARITY_ERROR_STATUS_UCP_GRP6 0 0xe88045 32 0 8
	ParityErrDetected_Id0 0 0
	ParityErrDetected_Id1 1 1
	ParityErrDetected_Id2 2 2
	ParityErrDetected_Id3 3 3
	ParityErrDetected_Id4 4 4
	ParityErrDetected_Id5 5 5
	ParityErrDetected_Id6 6 6
	ParityErrDetected_Id7 7 7
	ParityErrDetected_Id8 8 8
	ParityErrDetected_Id9 9 9
	ParityErrDetected_Id10 10 10
	ParityErrDetected_Id11 11 11
	ParityErrDetected_Id12 12 12
	ParityErrDetected_Id13 13 13
	ParityErrDetected_Id14 14 14
	ParityErrDetected_Id15 15 15
	ParityErrDetected_Id16 16 16
	ParityErrDetected_Id17 17 17
	ParityErrDetected_Id18 18 18
	ParityErrDetected_Id19 19 19
	ParityErrDetected_Id20 20 20
	ParityErrDetected_Id21 21 21
	ParityErrDetected_Id22 22 22
	ParityErrDetected_Id23 23 23
	ParityErrDetected_Id24 24 24
	ParityErrDetected_Id25 25 25
	ParityErrDetected_Id26 26 26
	ParityErrDetected_Id27 27 27
	ParityErrDetected_Id28 28 28
	ParityErrDetected_Id29 29 29
	ParityErrDetected_Id30 30 30
	ParityErrDetected_Id31 31 31
regPARITY_ERROR_STATUS_UCP_GRP7 0 0xe88046 32 0 8
	ParityErrDetected_Id0 0 0
	ParityErrDetected_Id1 1 1
	ParityErrDetected_Id2 2 2
	ParityErrDetected_Id3 3 3
	ParityErrDetected_Id4 4 4
	ParityErrDetected_Id5 5 5
	ParityErrDetected_Id6 6 6
	ParityErrDetected_Id7 7 7
	ParityErrDetected_Id8 8 8
	ParityErrDetected_Id9 9 9
	ParityErrDetected_Id10 10 10
	ParityErrDetected_Id11 11 11
	ParityErrDetected_Id12 12 12
	ParityErrDetected_Id13 13 13
	ParityErrDetected_Id14 14 14
	ParityErrDetected_Id15 15 15
	ParityErrDetected_Id16 16 16
	ParityErrDetected_Id17 17 17
	ParityErrDetected_Id18 18 18
	ParityErrDetected_Id19 19 19
	ParityErrDetected_Id20 20 20
	ParityErrDetected_Id21 21 21
	ParityErrDetected_Id22 22 22
	ParityErrDetected_Id23 23 23
	ParityErrDetected_Id24 24 24
	ParityErrDetected_Id25 25 25
	ParityErrDetected_Id26 26 26
	ParityErrDetected_Id27 27 27
	ParityErrDetected_Id28 28 28
	ParityErrDetected_Id29 29 29
	ParityErrDetected_Id30 30 30
	ParityErrDetected_Id31 31 31
regPARITY_ERROR_STATUS_UNCORR_GRP0 0 0xe8800a 32 0 8
	ParityErrDetected_Id0 0 0
	ParityErrDetected_Id1 1 1
	ParityErrDetected_Id2 2 2
	ParityErrDetected_Id3 3 3
	ParityErrDetected_Id4 4 4
	ParityErrDetected_Id5 5 5
	ParityErrDetected_Id6 6 6
	ParityErrDetected_Id7 7 7
	ParityErrDetected_Id8 8 8
	ParityErrDetected_Id9 9 9
	ParityErrDetected_Id10 10 10
	ParityErrDetected_Id11 11 11
	ParityErrDetected_Id12 12 12
	ParityErrDetected_Id13 13 13
	ParityErrDetected_Id14 14 14
	ParityErrDetected_Id15 15 15
	ParityErrDetected_Id16 16 16
	ParityErrDetected_Id17 17 17
	ParityErrDetected_Id18 18 18
	ParityErrDetected_Id19 19 19
	ParityErrDetected_Id20 20 20
	ParityErrDetected_Id21 21 21
	ParityErrDetected_Id22 22 22
	ParityErrDetected_Id23 23 23
	ParityErrDetected_Id24 24 24
	ParityErrDetected_Id25 25 25
	ParityErrDetected_Id26 26 26
	ParityErrDetected_Id27 27 27
	ParityErrDetected_Id28 28 28
	ParityErrDetected_Id29 29 29
	ParityErrDetected_Id30 30 30
	ParityErrDetected_Id31 31 31
regPARITY_ERROR_STATUS_UNCORR_GRP1 0 0xe8800b 32 0 8
	ParityErrDetected_Id0 0 0
	ParityErrDetected_Id1 1 1
	ParityErrDetected_Id2 2 2
	ParityErrDetected_Id3 3 3
	ParityErrDetected_Id4 4 4
	ParityErrDetected_Id5 5 5
	ParityErrDetected_Id6 6 6
	ParityErrDetected_Id7 7 7
	ParityErrDetected_Id8 8 8
	ParityErrDetected_Id9 9 9
	ParityErrDetected_Id10 10 10
	ParityErrDetected_Id11 11 11
	ParityErrDetected_Id12 12 12
	ParityErrDetected_Id13 13 13
	ParityErrDetected_Id14 14 14
	ParityErrDetected_Id15 15 15
	ParityErrDetected_Id16 16 16
	ParityErrDetected_Id17 17 17
	ParityErrDetected_Id18 18 18
	ParityErrDetected_Id19 19 19
	ParityErrDetected_Id20 20 20
	ParityErrDetected_Id21 21 21
	ParityErrDetected_Id22 22 22
	ParityErrDetected_Id23 23 23
	ParityErrDetected_Id24 24 24
	ParityErrDetected_Id25 25 25
	ParityErrDetected_Id26 26 26
	ParityErrDetected_Id27 27 27
	ParityErrDetected_Id28 28 28
	ParityErrDetected_Id29 29 29
	ParityErrDetected_Id30 30 30
	ParityErrDetected_Id31 31 31
regPARITY_ERROR_STATUS_UNCORR_GRP10 0 0xe88014 32 0 8
	ParityErrDetected_Id0 0 0
	ParityErrDetected_Id1 1 1
	ParityErrDetected_Id2 2 2
	ParityErrDetected_Id3 3 3
	ParityErrDetected_Id4 4 4
	ParityErrDetected_Id5 5 5
	ParityErrDetected_Id6 6 6
	ParityErrDetected_Id7 7 7
	ParityErrDetected_Id8 8 8
	ParityErrDetected_Id9 9 9
	ParityErrDetected_Id10 10 10
	ParityErrDetected_Id11 11 11
	ParityErrDetected_Id12 12 12
	ParityErrDetected_Id13 13 13
	ParityErrDetected_Id14 14 14
	ParityErrDetected_Id15 15 15
	ParityErrDetected_Id16 16 16
	ParityErrDetected_Id17 17 17
	ParityErrDetected_Id18 18 18
	ParityErrDetected_Id19 19 19
	ParityErrDetected_Id20 20 20
	ParityErrDetected_Id21 21 21
	ParityErrDetected_Id22 22 22
	ParityErrDetected_Id23 23 23
	ParityErrDetected_Id24 24 24
	ParityErrDetected_Id25 25 25
	ParityErrDetected_Id26 26 26
	ParityErrDetected_Id27 27 27
	ParityErrDetected_Id28 28 28
	ParityErrDetected_Id29 29 29
	ParityErrDetected_Id30 30 30
	ParityErrDetected_Id31 31 31
regPARITY_ERROR_STATUS_UNCORR_GRP11 0 0xe88015 32 0 8
	ParityErrDetected_Id0 0 0
	ParityErrDetected_Id1 1 1
	ParityErrDetected_Id2 2 2
	ParityErrDetected_Id3 3 3
	ParityErrDetected_Id4 4 4
	ParityErrDetected_Id5 5 5
	ParityErrDetected_Id6 6 6
	ParityErrDetected_Id7 7 7
	ParityErrDetected_Id8 8 8
	ParityErrDetected_Id9 9 9
	ParityErrDetected_Id10 10 10
	ParityErrDetected_Id11 11 11
	ParityErrDetected_Id12 12 12
	ParityErrDetected_Id13 13 13
	ParityErrDetected_Id14 14 14
	ParityErrDetected_Id15 15 15
	ParityErrDetected_Id16 16 16
	ParityErrDetected_Id17 17 17
	ParityErrDetected_Id18 18 18
	ParityErrDetected_Id19 19 19
	ParityErrDetected_Id20 20 20
	ParityErrDetected_Id21 21 21
	ParityErrDetected_Id22 22 22
	ParityErrDetected_Id23 23 23
	ParityErrDetected_Id24 24 24
	ParityErrDetected_Id25 25 25
	ParityErrDetected_Id26 26 26
	ParityErrDetected_Id27 27 27
	ParityErrDetected_Id28 28 28
	ParityErrDetected_Id29 29 29
	ParityErrDetected_Id30 30 30
	ParityErrDetected_Id31 31 31
regPARITY_ERROR_STATUS_UNCORR_GRP12 0 0xe88016 32 0 8
	ParityErrDetected_Id0 0 0
	ParityErrDetected_Id1 1 1
	ParityErrDetected_Id2 2 2
	ParityErrDetected_Id3 3 3
	ParityErrDetected_Id4 4 4
	ParityErrDetected_Id5 5 5
	ParityErrDetected_Id6 6 6
	ParityErrDetected_Id7 7 7
	ParityErrDetected_Id8 8 8
	ParityErrDetected_Id9 9 9
	ParityErrDetected_Id10 10 10
	ParityErrDetected_Id11 11 11
	ParityErrDetected_Id12 12 12
	ParityErrDetected_Id13 13 13
	ParityErrDetected_Id14 14 14
	ParityErrDetected_Id15 15 15
	ParityErrDetected_Id16 16 16
	ParityErrDetected_Id17 17 17
	ParityErrDetected_Id18 18 18
	ParityErrDetected_Id19 19 19
	ParityErrDetected_Id20 20 20
	ParityErrDetected_Id21 21 21
	ParityErrDetected_Id22 22 22
	ParityErrDetected_Id23 23 23
	ParityErrDetected_Id24 24 24
	ParityErrDetected_Id25 25 25
	ParityErrDetected_Id26 26 26
	ParityErrDetected_Id27 27 27
	ParityErrDetected_Id28 28 28
	ParityErrDetected_Id29 29 29
	ParityErrDetected_Id30 30 30
	ParityErrDetected_Id31 31 31
regPARITY_ERROR_STATUS_UNCORR_GRP13 0 0xe88017 32 0 8
	ParityErrDetected_Id0 0 0
	ParityErrDetected_Id1 1 1
	ParityErrDetected_Id2 2 2
	ParityErrDetected_Id3 3 3
	ParityErrDetected_Id4 4 4
	ParityErrDetected_Id5 5 5
	ParityErrDetected_Id6 6 6
	ParityErrDetected_Id7 7 7
	ParityErrDetected_Id8 8 8
	ParityErrDetected_Id9 9 9
	ParityErrDetected_Id10 10 10
	ParityErrDetected_Id11 11 11
	ParityErrDetected_Id12 12 12
	ParityErrDetected_Id13 13 13
	ParityErrDetected_Id14 14 14
	ParityErrDetected_Id15 15 15
	ParityErrDetected_Id16 16 16
	ParityErrDetected_Id17 17 17
	ParityErrDetected_Id18 18 18
	ParityErrDetected_Id19 19 19
	ParityErrDetected_Id20 20 20
	ParityErrDetected_Id21 21 21
	ParityErrDetected_Id22 22 22
	ParityErrDetected_Id23 23 23
	ParityErrDetected_Id24 24 24
	ParityErrDetected_Id25 25 25
	ParityErrDetected_Id26 26 26
	ParityErrDetected_Id27 27 27
	ParityErrDetected_Id28 28 28
	ParityErrDetected_Id29 29 29
	ParityErrDetected_Id30 30 30
	ParityErrDetected_Id31 31 31
regPARITY_ERROR_STATUS_UNCORR_GRP14 0 0xe88018 32 0 8
	ParityErrDetected_Id0 0 0
	ParityErrDetected_Id1 1 1
	ParityErrDetected_Id2 2 2
	ParityErrDetected_Id3 3 3
	ParityErrDetected_Id4 4 4
	ParityErrDetected_Id5 5 5
	ParityErrDetected_Id6 6 6
	ParityErrDetected_Id7 7 7
	ParityErrDetected_Id8 8 8
	ParityErrDetected_Id9 9 9
	ParityErrDetected_Id10 10 10
	ParityErrDetected_Id11 11 11
	ParityErrDetected_Id12 12 12
	ParityErrDetected_Id13 13 13
	ParityErrDetected_Id14 14 14
	ParityErrDetected_Id15 15 15
	ParityErrDetected_Id16 16 16
	ParityErrDetected_Id17 17 17
	ParityErrDetected_Id18 18 18
	ParityErrDetected_Id19 19 19
	ParityErrDetected_Id20 20 20
	ParityErrDetected_Id21 21 21
	ParityErrDetected_Id22 22 22
	ParityErrDetected_Id23 23 23
	ParityErrDetected_Id24 24 24
	ParityErrDetected_Id25 25 25
	ParityErrDetected_Id26 26 26
	ParityErrDetected_Id27 27 27
	ParityErrDetected_Id28 28 28
	ParityErrDetected_Id29 29 29
	ParityErrDetected_Id30 30 30
	ParityErrDetected_Id31 31 31
regPARITY_ERROR_STATUS_UNCORR_GRP15 0 0xe88019 32 0 8
	ParityErrDetected_Id0 0 0
	ParityErrDetected_Id1 1 1
	ParityErrDetected_Id2 2 2
	ParityErrDetected_Id3 3 3
	ParityErrDetected_Id4 4 4
	ParityErrDetected_Id5 5 5
	ParityErrDetected_Id6 6 6
	ParityErrDetected_Id7 7 7
	ParityErrDetected_Id8 8 8
	ParityErrDetected_Id9 9 9
	ParityErrDetected_Id10 10 10
	ParityErrDetected_Id11 11 11
	ParityErrDetected_Id12 12 12
	ParityErrDetected_Id13 13 13
	ParityErrDetected_Id14 14 14
	ParityErrDetected_Id15 15 15
	ParityErrDetected_Id16 16 16
	ParityErrDetected_Id17 17 17
	ParityErrDetected_Id18 18 18
	ParityErrDetected_Id19 19 19
	ParityErrDetected_Id20 20 20
	ParityErrDetected_Id21 21 21
	ParityErrDetected_Id22 22 22
	ParityErrDetected_Id23 23 23
	ParityErrDetected_Id24 24 24
	ParityErrDetected_Id25 25 25
	ParityErrDetected_Id26 26 26
	ParityErrDetected_Id27 27 27
	ParityErrDetected_Id28 28 28
	ParityErrDetected_Id29 29 29
	ParityErrDetected_Id30 30 30
	ParityErrDetected_Id31 31 31
regPARITY_ERROR_STATUS_UNCORR_GRP16 0 0xe8801a 32 0 8
	ParityErrDetected_Id0 0 0
	ParityErrDetected_Id1 1 1
	ParityErrDetected_Id2 2 2
	ParityErrDetected_Id3 3 3
	ParityErrDetected_Id4 4 4
	ParityErrDetected_Id5 5 5
	ParityErrDetected_Id6 6 6
	ParityErrDetected_Id7 7 7
	ParityErrDetected_Id8 8 8
	ParityErrDetected_Id9 9 9
	ParityErrDetected_Id10 10 10
	ParityErrDetected_Id11 11 11
	ParityErrDetected_Id12 12 12
	ParityErrDetected_Id13 13 13
	ParityErrDetected_Id14 14 14
	ParityErrDetected_Id15 15 15
	ParityErrDetected_Id16 16 16
	ParityErrDetected_Id17 17 17
	ParityErrDetected_Id18 18 18
	ParityErrDetected_Id19 19 19
	ParityErrDetected_Id20 20 20
	ParityErrDetected_Id21 21 21
	ParityErrDetected_Id22 22 22
	ParityErrDetected_Id23 23 23
	ParityErrDetected_Id24 24 24
	ParityErrDetected_Id25 25 25
	ParityErrDetected_Id26 26 26
	ParityErrDetected_Id27 27 27
	ParityErrDetected_Id28 28 28
	ParityErrDetected_Id29 29 29
	ParityErrDetected_Id30 30 30
	ParityErrDetected_Id31 31 31
regPARITY_ERROR_STATUS_UNCORR_GRP2 0 0xe8800c 32 0 8
	ParityErrDetected_Id0 0 0
	ParityErrDetected_Id1 1 1
	ParityErrDetected_Id2 2 2
	ParityErrDetected_Id3 3 3
	ParityErrDetected_Id4 4 4
	ParityErrDetected_Id5 5 5
	ParityErrDetected_Id6 6 6
	ParityErrDetected_Id7 7 7
	ParityErrDetected_Id8 8 8
	ParityErrDetected_Id9 9 9
	ParityErrDetected_Id10 10 10
	ParityErrDetected_Id11 11 11
	ParityErrDetected_Id12 12 12
	ParityErrDetected_Id13 13 13
	ParityErrDetected_Id14 14 14
	ParityErrDetected_Id15 15 15
	ParityErrDetected_Id16 16 16
	ParityErrDetected_Id17 17 17
	ParityErrDetected_Id18 18 18
	ParityErrDetected_Id19 19 19
	ParityErrDetected_Id20 20 20
	ParityErrDetected_Id21 21 21
	ParityErrDetected_Id22 22 22
	ParityErrDetected_Id23 23 23
	ParityErrDetected_Id24 24 24
	ParityErrDetected_Id25 25 25
	ParityErrDetected_Id26 26 26
	ParityErrDetected_Id27 27 27
	ParityErrDetected_Id28 28 28
	ParityErrDetected_Id29 29 29
	ParityErrDetected_Id30 30 30
	ParityErrDetected_Id31 31 31
regPARITY_ERROR_STATUS_UNCORR_GRP3 0 0xe8800d 32 0 8
	ParityErrDetected_Id0 0 0
	ParityErrDetected_Id1 1 1
	ParityErrDetected_Id2 2 2
	ParityErrDetected_Id3 3 3
	ParityErrDetected_Id4 4 4
	ParityErrDetected_Id5 5 5
	ParityErrDetected_Id6 6 6
	ParityErrDetected_Id7 7 7
	ParityErrDetected_Id8 8 8
	ParityErrDetected_Id9 9 9
	ParityErrDetected_Id10 10 10
	ParityErrDetected_Id11 11 11
	ParityErrDetected_Id12 12 12
	ParityErrDetected_Id13 13 13
	ParityErrDetected_Id14 14 14
	ParityErrDetected_Id15 15 15
	ParityErrDetected_Id16 16 16
	ParityErrDetected_Id17 17 17
	ParityErrDetected_Id18 18 18
	ParityErrDetected_Id19 19 19
	ParityErrDetected_Id20 20 20
	ParityErrDetected_Id21 21 21
	ParityErrDetected_Id22 22 22
	ParityErrDetected_Id23 23 23
	ParityErrDetected_Id24 24 24
	ParityErrDetected_Id25 25 25
	ParityErrDetected_Id26 26 26
	ParityErrDetected_Id27 27 27
	ParityErrDetected_Id28 28 28
	ParityErrDetected_Id29 29 29
	ParityErrDetected_Id30 30 30
	ParityErrDetected_Id31 31 31
regPARITY_ERROR_STATUS_UNCORR_GRP4 0 0xe8800e 32 0 8
	ParityErrDetected_Id0 0 0
	ParityErrDetected_Id1 1 1
	ParityErrDetected_Id2 2 2
	ParityErrDetected_Id3 3 3
	ParityErrDetected_Id4 4 4
	ParityErrDetected_Id5 5 5
	ParityErrDetected_Id6 6 6
	ParityErrDetected_Id7 7 7
	ParityErrDetected_Id8 8 8
	ParityErrDetected_Id9 9 9
	ParityErrDetected_Id10 10 10
	ParityErrDetected_Id11 11 11
	ParityErrDetected_Id12 12 12
	ParityErrDetected_Id13 13 13
	ParityErrDetected_Id14 14 14
	ParityErrDetected_Id15 15 15
	ParityErrDetected_Id16 16 16
	ParityErrDetected_Id17 17 17
	ParityErrDetected_Id18 18 18
	ParityErrDetected_Id19 19 19
	ParityErrDetected_Id20 20 20
	ParityErrDetected_Id21 21 21
	ParityErrDetected_Id22 22 22
	ParityErrDetected_Id23 23 23
	ParityErrDetected_Id24 24 24
	ParityErrDetected_Id25 25 25
	ParityErrDetected_Id26 26 26
	ParityErrDetected_Id27 27 27
	ParityErrDetected_Id28 28 28
	ParityErrDetected_Id29 29 29
	ParityErrDetected_Id30 30 30
	ParityErrDetected_Id31 31 31
regPARITY_ERROR_STATUS_UNCORR_GRP5 0 0xe8800f 32 0 8
	ParityErrDetected_Id0 0 0
	ParityErrDetected_Id1 1 1
	ParityErrDetected_Id2 2 2
	ParityErrDetected_Id3 3 3
	ParityErrDetected_Id4 4 4
	ParityErrDetected_Id5 5 5
	ParityErrDetected_Id6 6 6
	ParityErrDetected_Id7 7 7
	ParityErrDetected_Id8 8 8
	ParityErrDetected_Id9 9 9
	ParityErrDetected_Id10 10 10
	ParityErrDetected_Id11 11 11
	ParityErrDetected_Id12 12 12
	ParityErrDetected_Id13 13 13
	ParityErrDetected_Id14 14 14
	ParityErrDetected_Id15 15 15
	ParityErrDetected_Id16 16 16
	ParityErrDetected_Id17 17 17
	ParityErrDetected_Id18 18 18
	ParityErrDetected_Id19 19 19
	ParityErrDetected_Id20 20 20
	ParityErrDetected_Id21 21 21
	ParityErrDetected_Id22 22 22
	ParityErrDetected_Id23 23 23
	ParityErrDetected_Id24 24 24
	ParityErrDetected_Id25 25 25
	ParityErrDetected_Id26 26 26
	ParityErrDetected_Id27 27 27
	ParityErrDetected_Id28 28 28
	ParityErrDetected_Id29 29 29
	ParityErrDetected_Id30 30 30
	ParityErrDetected_Id31 31 31
regPARITY_ERROR_STATUS_UNCORR_GRP6 0 0xe88010 32 0 8
	ParityErrDetected_Id0 0 0
	ParityErrDetected_Id1 1 1
	ParityErrDetected_Id2 2 2
	ParityErrDetected_Id3 3 3
	ParityErrDetected_Id4 4 4
	ParityErrDetected_Id5 5 5
	ParityErrDetected_Id6 6 6
	ParityErrDetected_Id7 7 7
	ParityErrDetected_Id8 8 8
	ParityErrDetected_Id9 9 9
	ParityErrDetected_Id10 10 10
	ParityErrDetected_Id11 11 11
	ParityErrDetected_Id12 12 12
	ParityErrDetected_Id13 13 13
	ParityErrDetected_Id14 14 14
	ParityErrDetected_Id15 15 15
	ParityErrDetected_Id16 16 16
	ParityErrDetected_Id17 17 17
	ParityErrDetected_Id18 18 18
	ParityErrDetected_Id19 19 19
	ParityErrDetected_Id20 20 20
	ParityErrDetected_Id21 21 21
	ParityErrDetected_Id22 22 22
	ParityErrDetected_Id23 23 23
	ParityErrDetected_Id24 24 24
	ParityErrDetected_Id25 25 25
	ParityErrDetected_Id26 26 26
	ParityErrDetected_Id27 27 27
	ParityErrDetected_Id28 28 28
	ParityErrDetected_Id29 29 29
	ParityErrDetected_Id30 30 30
	ParityErrDetected_Id31 31 31
regPARITY_ERROR_STATUS_UNCORR_GRP7 0 0xe88011 32 0 8
	ParityErrDetected_Id0 0 0
	ParityErrDetected_Id1 1 1
	ParityErrDetected_Id2 2 2
	ParityErrDetected_Id3 3 3
	ParityErrDetected_Id4 4 4
	ParityErrDetected_Id5 5 5
	ParityErrDetected_Id6 6 6
	ParityErrDetected_Id7 7 7
	ParityErrDetected_Id8 8 8
	ParityErrDetected_Id9 9 9
	ParityErrDetected_Id10 10 10
	ParityErrDetected_Id11 11 11
	ParityErrDetected_Id12 12 12
	ParityErrDetected_Id13 13 13
	ParityErrDetected_Id14 14 14
	ParityErrDetected_Id15 15 15
	ParityErrDetected_Id16 16 16
	ParityErrDetected_Id17 17 17
	ParityErrDetected_Id18 18 18
	ParityErrDetected_Id19 19 19
	ParityErrDetected_Id20 20 20
	ParityErrDetected_Id21 21 21
	ParityErrDetected_Id22 22 22
	ParityErrDetected_Id23 23 23
	ParityErrDetected_Id24 24 24
	ParityErrDetected_Id25 25 25
	ParityErrDetected_Id26 26 26
	ParityErrDetected_Id27 27 27
	ParityErrDetected_Id28 28 28
	ParityErrDetected_Id29 29 29
	ParityErrDetected_Id30 30 30
	ParityErrDetected_Id31 31 31
regPARITY_SEVERITY_CONTROL_CORR_0 0 0xe88004 16 0 8
	ParityErrSevCorrGrp0 0 1
	ParityErrSevCorrGrp1 2 3
	ParityErrSevCorrGrp2 4 5
	ParityErrSevCorrGrp3 6 7
	ParityErrSevCorrGrp4 8 9
	ParityErrSevCorrGrp5 10 11
	ParityErrSevCorrGrp6 12 13
	ParityErrSevCorrGrp7 14 15
	ParityErrSevCorrGrp8 16 17
	ParityErrSevCorrGrp9 18 19
	ParityErrSevCorrGrp10 20 21
	ParityErrSevCorrGrp11 22 23
	ParityErrSevCorrGrp12 24 25
	ParityErrSevCorrGrp13 26 27
	ParityErrSevCorrGrp14 28 29
	ParityErrSevCorrGrp15 30 31
regPARITY_SEVERITY_CONTROL_UCP_0 0 0xe88006 13 0 8
	ParityErrSevUCPGrp0 0 1
	ParityErrSevUCPGrp1 2 3
	ParityErrSevUCPGrp2 4 5
	ParityErrSevUCPGrp3 6 7
	ParityErrSevUCPGrp4 8 9
	ParityErrSevUCPGrp5 10 11
	ParityErrSevUCPGrp6 12 13
	ParityErrSevUCPGrp7 14 15
	ParityErrSevUCPGrp8 16 17
	ParityErrSevUCPGrp9 18 19
	ParityErrSevUCPGrp10 20 21
	ParityErrSevUCPGrp11 22 23
	ParityErrSevUCPGrp12 24 25
regPARITY_SEVERITY_CONTROL_UNCORR_0 0 0xe88002 16 0 8
	ParityErrSevUnCorrGrp0 0 1
	ParityErrSevUnCorrGrp1 2 3
	ParityErrSevUnCorrGrp2 4 5
	ParityErrSevUnCorrGrp3 6 7
	ParityErrSevUnCorrGrp4 8 9
	ParityErrSevUnCorrGrp5 10 11
	ParityErrSevUnCorrGrp6 12 13
	ParityErrSevUnCorrGrp7 14 15
	ParityErrSevUnCorrGrp8 16 17
	ParityErrSevUnCorrGrp9 18 19
	ParityErrSevUnCorrGrp10 20 21
	ParityErrSevUnCorrGrp11 22 23
	ParityErrSevUnCorrGrp12 24 25
	ParityErrSevUnCorrGrp13 26 27
	ParityErrSevUnCorrGrp14 28 29
	ParityErrSevUnCorrGrp15 30 31
regPCIE0PortAExtCorr_ACTION_CONTROL 0 0xe88068 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortAExtFatal_ACTION_CONTROL 0 0xe88066 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortAExtNonFatal_ACTION_CONTROL 0 0xe88067 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortAIntCorr_ACTION_CONTROL 0 0xe88065 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortAIntFatal_ACTION_CONTROL 0 0xe88063 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortAIntNonFatal_ACTION_CONTROL 0 0xe88064 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortAParityErr_ACTION_CONTROL 0 0xe88069 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortASerr_ACTION_CONTROL 0 0xe88062 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortBExtCorr_ACTION_CONTROL 0 0xe88070 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortBExtFatal_ACTION_CONTROL 0 0xe8806e 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortBExtNonFatal_ACTION_CONTROL 0 0xe8806f 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortBIntCorr_ACTION_CONTROL 0 0xe8806d 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortBIntFatal_ACTION_CONTROL 0 0xe8806b 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortBIntNonFatal_ACTION_CONTROL 0 0xe8806c 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortBParityErr_ACTION_CONTROL 0 0xe88071 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortBSerr_ACTION_CONTROL 0 0xe8806a 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortCExtCorr_ACTION_CONTROL 0 0xe88078 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortCExtFatal_ACTION_CONTROL 0 0xe88076 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortCExtNonFatal_ACTION_CONTROL 0 0xe88077 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortCIntCorr_ACTION_CONTROL 0 0xe88075 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortCIntFatal_ACTION_CONTROL 0 0xe88073 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortCIntNonFatal_ACTION_CONTROL 0 0xe88074 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortCParityErr_ACTION_CONTROL 0 0xe88079 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortCSerr_ACTION_CONTROL 0 0xe88072 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortDExtCorr_ACTION_CONTROL 0 0xe88080 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortDExtFatal_ACTION_CONTROL 0 0xe8807e 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortDExtNonFatal_ACTION_CONTROL 0 0xe8807f 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortDIntCorr_ACTION_CONTROL 0 0xe8807d 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortDIntFatal_ACTION_CONTROL 0 0xe8807b 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortDIntNonFatal_ACTION_CONTROL 0 0xe8807c 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortDParityErr_ACTION_CONTROL 0 0xe88081 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortDSerr_ACTION_CONTROL 0 0xe8807a 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortEExtCorr_ACTION_CONTROL 0 0xe88088 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortEExtFatal_ACTION_CONTROL 0 0xe88086 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortEExtNonFatal_ACTION_CONTROL 0 0xe88087 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortEIntCorr_ACTION_CONTROL 0 0xe88085 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortEIntFatal_ACTION_CONTROL 0 0xe88083 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortEIntNonFatal_ACTION_CONTROL 0 0xe88084 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortEParityErr_ACTION_CONTROL 0 0xe88089 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortESerr_ACTION_CONTROL 0 0xe88082 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortFExtCorr_ACTION_CONTROL 0 0xe88090 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortFExtFatal_ACTION_CONTROL 0 0xe8808e 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortFExtNonFatal_ACTION_CONTROL 0 0xe8808f 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortFIntCorr_ACTION_CONTROL 0 0xe8808d 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortFIntFatal_ACTION_CONTROL 0 0xe8808b 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortFIntNonFatal_ACTION_CONTROL 0 0xe8808c 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortFParityErr_ACTION_CONTROL 0 0xe88091 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortFSerr_ACTION_CONTROL 0 0xe8808a 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortGExtCorr_ACTION_CONTROL 0 0xe88098 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortGExtFatal_ACTION_CONTROL 0 0xe88096 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortGExtNonFatal_ACTION_CONTROL 0 0xe88097 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortGIntCorr_ACTION_CONTROL 0 0xe88095 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortGIntFatal_ACTION_CONTROL 0 0xe88093 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortGIntNonFatal_ACTION_CONTROL 0 0xe88094 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortGParityErr_ACTION_CONTROL 0 0xe88099 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIE0PortGSerr_ACTION_CONTROL 0 0xe88092 4 0 8
	APML_ERR_En 0 0
	IntrGenSel 1 2
	LinkDis_En 3 3
	SyncFlood_En 4 4
regPCIEMSIX_PBA_0 0 0x1a400 1 0 8
	MSIX_PENDING_BITS 0 31
regPCIEMSIX_PBA_1 0 0x1a401 1 0 8
	MSIX_PENDING_BITS 0 31
regPCIEMSIX_PBA_2 0 0x1a402 1 0 8
	MSIX_PENDING_BITS 0 31
regPCIEMSIX_PBA_3 0 0x1a403 1 0 8
	MSIX_PENDING_BITS 0 31
regPCIEMSIX_PBA_4 0 0x1a404 1 0 8
	MSIX_PENDING_BITS 0 31
regPCIEMSIX_PBA_5 0 0x1a405 1 0 8
	MSIX_PENDING_BITS 0 31
regPCIEMSIX_PBA_6 0 0x1a406 1 0 8
	MSIX_PENDING_BITS 0 31
regPCIEMSIX_PBA_7 0 0x1a407 1 0 8
	MSIX_PENDING_BITS 0 31
regPCIEMSIX_VECT0_ADDR_HI 0 0x1a001 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT0_ADDR_LO 0 0x1a000 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT0_CONTROL 0 0x1a003 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT0_MSG_DATA 0 0x1a002 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT100_ADDR_HI 0 0x1a191 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT100_ADDR_LO 0 0x1a190 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT100_CONTROL 0 0x1a193 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT100_MSG_DATA 0 0x1a192 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT101_ADDR_HI 0 0x1a195 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT101_ADDR_LO 0 0x1a194 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT101_CONTROL 0 0x1a197 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT101_MSG_DATA 0 0x1a196 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT102_ADDR_HI 0 0x1a199 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT102_ADDR_LO 0 0x1a198 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT102_CONTROL 0 0x1a19b 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT102_MSG_DATA 0 0x1a19a 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT103_ADDR_HI 0 0x1a19d 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT103_ADDR_LO 0 0x1a19c 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT103_CONTROL 0 0x1a19f 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT103_MSG_DATA 0 0x1a19e 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT104_ADDR_HI 0 0x1a1a1 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT104_ADDR_LO 0 0x1a1a0 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT104_CONTROL 0 0x1a1a3 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT104_MSG_DATA 0 0x1a1a2 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT105_ADDR_HI 0 0x1a1a5 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT105_ADDR_LO 0 0x1a1a4 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT105_CONTROL 0 0x1a1a7 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT105_MSG_DATA 0 0x1a1a6 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT106_ADDR_HI 0 0x1a1a9 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT106_ADDR_LO 0 0x1a1a8 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT106_CONTROL 0 0x1a1ab 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT106_MSG_DATA 0 0x1a1aa 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT107_ADDR_HI 0 0x1a1ad 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT107_ADDR_LO 0 0x1a1ac 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT107_CONTROL 0 0x1a1af 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT107_MSG_DATA 0 0x1a1ae 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT108_ADDR_HI 0 0x1a1b1 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT108_ADDR_LO 0 0x1a1b0 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT108_CONTROL 0 0x1a1b3 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT108_MSG_DATA 0 0x1a1b2 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT109_ADDR_HI 0 0x1a1b5 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT109_ADDR_LO 0 0x1a1b4 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT109_CONTROL 0 0x1a1b7 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT109_MSG_DATA 0 0x1a1b6 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT10_ADDR_HI 0 0x1a029 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT10_ADDR_LO 0 0x1a028 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT10_CONTROL 0 0x1a02b 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT10_MSG_DATA 0 0x1a02a 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT110_ADDR_HI 0 0x1a1b9 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT110_ADDR_LO 0 0x1a1b8 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT110_CONTROL 0 0x1a1bb 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT110_MSG_DATA 0 0x1a1ba 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT111_ADDR_HI 0 0x1a1bd 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT111_ADDR_LO 0 0x1a1bc 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT111_CONTROL 0 0x1a1bf 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT111_MSG_DATA 0 0x1a1be 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT112_ADDR_HI 0 0x1a1c1 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT112_ADDR_LO 0 0x1a1c0 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT112_CONTROL 0 0x1a1c3 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT112_MSG_DATA 0 0x1a1c2 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT113_ADDR_HI 0 0x1a1c5 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT113_ADDR_LO 0 0x1a1c4 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT113_CONTROL 0 0x1a1c7 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT113_MSG_DATA 0 0x1a1c6 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT114_ADDR_HI 0 0x1a1c9 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT114_ADDR_LO 0 0x1a1c8 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT114_CONTROL 0 0x1a1cb 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT114_MSG_DATA 0 0x1a1ca 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT115_ADDR_HI 0 0x1a1cd 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT115_ADDR_LO 0 0x1a1cc 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT115_CONTROL 0 0x1a1cf 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT115_MSG_DATA 0 0x1a1ce 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT116_ADDR_HI 0 0x1a1d1 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT116_ADDR_LO 0 0x1a1d0 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT116_CONTROL 0 0x1a1d3 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT116_MSG_DATA 0 0x1a1d2 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT117_ADDR_HI 0 0x1a1d5 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT117_ADDR_LO 0 0x1a1d4 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT117_CONTROL 0 0x1a1d7 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT117_MSG_DATA 0 0x1a1d6 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT118_ADDR_HI 0 0x1a1d9 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT118_ADDR_LO 0 0x1a1d8 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT118_CONTROL 0 0x1a1db 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT118_MSG_DATA 0 0x1a1da 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT119_ADDR_HI 0 0x1a1dd 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT119_ADDR_LO 0 0x1a1dc 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT119_CONTROL 0 0x1a1df 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT119_MSG_DATA 0 0x1a1de 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT11_ADDR_HI 0 0x1a02d 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT11_ADDR_LO 0 0x1a02c 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT11_CONTROL 0 0x1a02f 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT11_MSG_DATA 0 0x1a02e 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT120_ADDR_HI 0 0x1a1e1 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT120_ADDR_LO 0 0x1a1e0 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT120_CONTROL 0 0x1a1e3 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT120_MSG_DATA 0 0x1a1e2 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT121_ADDR_HI 0 0x1a1e5 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT121_ADDR_LO 0 0x1a1e4 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT121_CONTROL 0 0x1a1e7 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT121_MSG_DATA 0 0x1a1e6 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT122_ADDR_HI 0 0x1a1e9 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT122_ADDR_LO 0 0x1a1e8 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT122_CONTROL 0 0x1a1eb 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT122_MSG_DATA 0 0x1a1ea 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT123_ADDR_HI 0 0x1a1ed 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT123_ADDR_LO 0 0x1a1ec 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT123_CONTROL 0 0x1a1ef 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT123_MSG_DATA 0 0x1a1ee 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT124_ADDR_HI 0 0x1a1f1 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT124_ADDR_LO 0 0x1a1f0 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT124_CONTROL 0 0x1a1f3 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT124_MSG_DATA 0 0x1a1f2 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT125_ADDR_HI 0 0x1a1f5 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT125_ADDR_LO 0 0x1a1f4 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT125_CONTROL 0 0x1a1f7 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT125_MSG_DATA 0 0x1a1f6 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT126_ADDR_HI 0 0x1a1f9 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT126_ADDR_LO 0 0x1a1f8 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT126_CONTROL 0 0x1a1fb 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT126_MSG_DATA 0 0x1a1fa 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT127_ADDR_HI 0 0x1a1fd 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT127_ADDR_LO 0 0x1a1fc 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT127_CONTROL 0 0x1a1ff 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT127_MSG_DATA 0 0x1a1fe 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT128_ADDR_HI 0 0x1a201 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT128_ADDR_LO 0 0x1a200 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT128_CONTROL 0 0x1a203 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT128_MSG_DATA 0 0x1a202 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT129_ADDR_HI 0 0x1a205 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT129_ADDR_LO 0 0x1a204 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT129_CONTROL 0 0x1a207 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT129_MSG_DATA 0 0x1a206 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT12_ADDR_HI 0 0x1a031 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT12_ADDR_LO 0 0x1a030 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT12_CONTROL 0 0x1a033 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT12_MSG_DATA 0 0x1a032 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT130_ADDR_HI 0 0x1a209 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT130_ADDR_LO 0 0x1a208 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT130_CONTROL 0 0x1a20b 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT130_MSG_DATA 0 0x1a20a 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT131_ADDR_HI 0 0x1a20d 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT131_ADDR_LO 0 0x1a20c 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT131_CONTROL 0 0x1a20f 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT131_MSG_DATA 0 0x1a20e 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT132_ADDR_HI 0 0x1a211 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT132_ADDR_LO 0 0x1a210 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT132_CONTROL 0 0x1a213 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT132_MSG_DATA 0 0x1a212 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT133_ADDR_HI 0 0x1a215 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT133_ADDR_LO 0 0x1a214 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT133_CONTROL 0 0x1a217 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT133_MSG_DATA 0 0x1a216 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT134_ADDR_HI 0 0x1a219 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT134_ADDR_LO 0 0x1a218 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT134_CONTROL 0 0x1a21b 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT134_MSG_DATA 0 0x1a21a 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT135_ADDR_HI 0 0x1a21d 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT135_ADDR_LO 0 0x1a21c 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT135_CONTROL 0 0x1a21f 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT135_MSG_DATA 0 0x1a21e 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT136_ADDR_HI 0 0x1a221 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT136_ADDR_LO 0 0x1a220 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT136_CONTROL 0 0x1a223 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT136_MSG_DATA 0 0x1a222 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT137_ADDR_HI 0 0x1a225 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT137_ADDR_LO 0 0x1a224 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT137_CONTROL 0 0x1a227 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT137_MSG_DATA 0 0x1a226 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT138_ADDR_HI 0 0x1a229 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT138_ADDR_LO 0 0x1a228 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT138_CONTROL 0 0x1a22b 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT138_MSG_DATA 0 0x1a22a 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT139_ADDR_HI 0 0x1a22d 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT139_ADDR_LO 0 0x1a22c 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT139_CONTROL 0 0x1a22f 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT139_MSG_DATA 0 0x1a22e 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT13_ADDR_HI 0 0x1a035 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT13_ADDR_LO 0 0x1a034 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT13_CONTROL 0 0x1a037 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT13_MSG_DATA 0 0x1a036 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT140_ADDR_HI 0 0x1a231 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT140_ADDR_LO 0 0x1a230 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT140_CONTROL 0 0x1a233 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT140_MSG_DATA 0 0x1a232 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT141_ADDR_HI 0 0x1a235 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT141_ADDR_LO 0 0x1a234 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT141_CONTROL 0 0x1a237 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT141_MSG_DATA 0 0x1a236 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT142_ADDR_HI 0 0x1a239 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT142_ADDR_LO 0 0x1a238 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT142_CONTROL 0 0x1a23b 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT142_MSG_DATA 0 0x1a23a 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT143_ADDR_HI 0 0x1a23d 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT143_ADDR_LO 0 0x1a23c 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT143_CONTROL 0 0x1a23f 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT143_MSG_DATA 0 0x1a23e 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT144_ADDR_HI 0 0x1a241 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT144_ADDR_LO 0 0x1a240 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT144_CONTROL 0 0x1a243 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT144_MSG_DATA 0 0x1a242 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT145_ADDR_HI 0 0x1a245 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT145_ADDR_LO 0 0x1a244 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT145_CONTROL 0 0x1a247 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT145_MSG_DATA 0 0x1a246 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT146_ADDR_HI 0 0x1a249 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT146_ADDR_LO 0 0x1a248 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT146_CONTROL 0 0x1a24b 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT146_MSG_DATA 0 0x1a24a 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT147_ADDR_HI 0 0x1a24d 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT147_ADDR_LO 0 0x1a24c 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT147_CONTROL 0 0x1a24f 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT147_MSG_DATA 0 0x1a24e 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT148_ADDR_HI 0 0x1a251 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT148_ADDR_LO 0 0x1a250 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT148_CONTROL 0 0x1a253 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT148_MSG_DATA 0 0x1a252 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT149_ADDR_HI 0 0x1a255 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT149_ADDR_LO 0 0x1a254 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT149_CONTROL 0 0x1a257 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT149_MSG_DATA 0 0x1a256 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT14_ADDR_HI 0 0x1a039 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT14_ADDR_LO 0 0x1a038 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT14_CONTROL 0 0x1a03b 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT14_MSG_DATA 0 0x1a03a 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT150_ADDR_HI 0 0x1a259 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT150_ADDR_LO 0 0x1a258 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT150_CONTROL 0 0x1a25b 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT150_MSG_DATA 0 0x1a25a 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT151_ADDR_HI 0 0x1a25d 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT151_ADDR_LO 0 0x1a25c 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT151_CONTROL 0 0x1a25f 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT151_MSG_DATA 0 0x1a25e 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT152_ADDR_HI 0 0x1a261 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT152_ADDR_LO 0 0x1a260 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT152_CONTROL 0 0x1a263 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT152_MSG_DATA 0 0x1a262 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT153_ADDR_HI 0 0x1a265 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT153_ADDR_LO 0 0x1a264 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT153_CONTROL 0 0x1a267 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT153_MSG_DATA 0 0x1a266 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT154_ADDR_HI 0 0x1a269 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT154_ADDR_LO 0 0x1a268 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT154_CONTROL 0 0x1a26b 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT154_MSG_DATA 0 0x1a26a 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT155_ADDR_HI 0 0x1a26d 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT155_ADDR_LO 0 0x1a26c 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT155_CONTROL 0 0x1a26f 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT155_MSG_DATA 0 0x1a26e 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT156_ADDR_HI 0 0x1a271 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT156_ADDR_LO 0 0x1a270 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT156_CONTROL 0 0x1a273 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT156_MSG_DATA 0 0x1a272 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT157_ADDR_HI 0 0x1a275 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT157_ADDR_LO 0 0x1a274 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT157_CONTROL 0 0x1a277 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT157_MSG_DATA 0 0x1a276 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT158_ADDR_HI 0 0x1a279 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT158_ADDR_LO 0 0x1a278 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT158_CONTROL 0 0x1a27b 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT158_MSG_DATA 0 0x1a27a 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT159_ADDR_HI 0 0x1a27d 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT159_ADDR_LO 0 0x1a27c 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT159_CONTROL 0 0x1a27f 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT159_MSG_DATA 0 0x1a27e 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT15_ADDR_HI 0 0x1a03d 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT15_ADDR_LO 0 0x1a03c 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT15_CONTROL 0 0x1a03f 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT15_MSG_DATA 0 0x1a03e 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT160_ADDR_HI 0 0x1a281 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT160_ADDR_LO 0 0x1a280 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT160_CONTROL 0 0x1a283 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT160_MSG_DATA 0 0x1a282 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT161_ADDR_HI 0 0x1a285 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT161_ADDR_LO 0 0x1a284 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT161_CONTROL 0 0x1a287 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT161_MSG_DATA 0 0x1a286 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT162_ADDR_HI 0 0x1a289 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT162_ADDR_LO 0 0x1a288 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT162_CONTROL 0 0x1a28b 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT162_MSG_DATA 0 0x1a28a 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT163_ADDR_HI 0 0x1a28d 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT163_ADDR_LO 0 0x1a28c 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT163_CONTROL 0 0x1a28f 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT163_MSG_DATA 0 0x1a28e 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT164_ADDR_HI 0 0x1a291 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT164_ADDR_LO 0 0x1a290 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT164_CONTROL 0 0x1a293 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT164_MSG_DATA 0 0x1a292 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT165_ADDR_HI 0 0x1a295 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT165_ADDR_LO 0 0x1a294 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT165_CONTROL 0 0x1a297 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT165_MSG_DATA 0 0x1a296 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT166_ADDR_HI 0 0x1a299 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT166_ADDR_LO 0 0x1a298 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT166_CONTROL 0 0x1a29b 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT166_MSG_DATA 0 0x1a29a 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT167_ADDR_HI 0 0x1a29d 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT167_ADDR_LO 0 0x1a29c 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT167_CONTROL 0 0x1a29f 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT167_MSG_DATA 0 0x1a29e 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT168_ADDR_HI 0 0x1a2a1 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT168_ADDR_LO 0 0x1a2a0 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT168_CONTROL 0 0x1a2a3 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT168_MSG_DATA 0 0x1a2a2 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT169_ADDR_HI 0 0x1a2a5 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT169_ADDR_LO 0 0x1a2a4 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT169_CONTROL 0 0x1a2a7 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT169_MSG_DATA 0 0x1a2a6 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT16_ADDR_HI 0 0x1a041 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT16_ADDR_LO 0 0x1a040 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT16_CONTROL 0 0x1a043 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT16_MSG_DATA 0 0x1a042 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT170_ADDR_HI 0 0x1a2a9 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT170_ADDR_LO 0 0x1a2a8 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT170_CONTROL 0 0x1a2ab 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT170_MSG_DATA 0 0x1a2aa 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT171_ADDR_HI 0 0x1a2ad 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT171_ADDR_LO 0 0x1a2ac 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT171_CONTROL 0 0x1a2af 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT171_MSG_DATA 0 0x1a2ae 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT172_ADDR_HI 0 0x1a2b1 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT172_ADDR_LO 0 0x1a2b0 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT172_CONTROL 0 0x1a2b3 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT172_MSG_DATA 0 0x1a2b2 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT173_ADDR_HI 0 0x1a2b5 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT173_ADDR_LO 0 0x1a2b4 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT173_CONTROL 0 0x1a2b7 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT173_MSG_DATA 0 0x1a2b6 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT174_ADDR_HI 0 0x1a2b9 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT174_ADDR_LO 0 0x1a2b8 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT174_CONTROL 0 0x1a2bb 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT174_MSG_DATA 0 0x1a2ba 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT175_ADDR_HI 0 0x1a2bd 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT175_ADDR_LO 0 0x1a2bc 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT175_CONTROL 0 0x1a2bf 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT175_MSG_DATA 0 0x1a2be 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT176_ADDR_HI 0 0x1a2c1 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT176_ADDR_LO 0 0x1a2c0 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT176_CONTROL 0 0x1a2c3 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT176_MSG_DATA 0 0x1a2c2 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT177_ADDR_HI 0 0x1a2c5 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT177_ADDR_LO 0 0x1a2c4 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT177_CONTROL 0 0x1a2c7 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT177_MSG_DATA 0 0x1a2c6 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT178_ADDR_HI 0 0x1a2c9 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT178_ADDR_LO 0 0x1a2c8 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT178_CONTROL 0 0x1a2cb 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT178_MSG_DATA 0 0x1a2ca 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT179_ADDR_HI 0 0x1a2cd 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT179_ADDR_LO 0 0x1a2cc 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT179_CONTROL 0 0x1a2cf 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT179_MSG_DATA 0 0x1a2ce 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT17_ADDR_HI 0 0x1a045 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT17_ADDR_LO 0 0x1a044 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT17_CONTROL 0 0x1a047 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT17_MSG_DATA 0 0x1a046 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT180_ADDR_HI 0 0x1a2d1 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT180_ADDR_LO 0 0x1a2d0 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT180_CONTROL 0 0x1a2d3 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT180_MSG_DATA 0 0x1a2d2 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT181_ADDR_HI 0 0x1a2d5 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT181_ADDR_LO 0 0x1a2d4 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT181_CONTROL 0 0x1a2d7 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT181_MSG_DATA 0 0x1a2d6 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT182_ADDR_HI 0 0x1a2d9 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT182_ADDR_LO 0 0x1a2d8 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT182_CONTROL 0 0x1a2db 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT182_MSG_DATA 0 0x1a2da 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT183_ADDR_HI 0 0x1a2dd 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT183_ADDR_LO 0 0x1a2dc 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT183_CONTROL 0 0x1a2df 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT183_MSG_DATA 0 0x1a2de 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT184_ADDR_HI 0 0x1a2e1 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT184_ADDR_LO 0 0x1a2e0 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT184_CONTROL 0 0x1a2e3 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT184_MSG_DATA 0 0x1a2e2 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT185_ADDR_HI 0 0x1a2e5 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT185_ADDR_LO 0 0x1a2e4 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT185_CONTROL 0 0x1a2e7 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT185_MSG_DATA 0 0x1a2e6 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT186_ADDR_HI 0 0x1a2e9 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT186_ADDR_LO 0 0x1a2e8 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT186_CONTROL 0 0x1a2eb 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT186_MSG_DATA 0 0x1a2ea 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT187_ADDR_HI 0 0x1a2ed 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT187_ADDR_LO 0 0x1a2ec 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT187_CONTROL 0 0x1a2ef 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT187_MSG_DATA 0 0x1a2ee 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT188_ADDR_HI 0 0x1a2f1 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT188_ADDR_LO 0 0x1a2f0 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT188_CONTROL 0 0x1a2f3 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT188_MSG_DATA 0 0x1a2f2 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT189_ADDR_HI 0 0x1a2f5 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT189_ADDR_LO 0 0x1a2f4 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT189_CONTROL 0 0x1a2f7 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT189_MSG_DATA 0 0x1a2f6 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT18_ADDR_HI 0 0x1a049 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT18_ADDR_LO 0 0x1a048 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT18_CONTROL 0 0x1a04b 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT18_MSG_DATA 0 0x1a04a 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT190_ADDR_HI 0 0x1a2f9 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT190_ADDR_LO 0 0x1a2f8 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT190_CONTROL 0 0x1a2fb 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT190_MSG_DATA 0 0x1a2fa 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT191_ADDR_HI 0 0x1a2fd 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT191_ADDR_LO 0 0x1a2fc 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT191_CONTROL 0 0x1a2ff 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT191_MSG_DATA 0 0x1a2fe 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT192_ADDR_HI 0 0x1a301 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT192_ADDR_LO 0 0x1a300 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT192_CONTROL 0 0x1a303 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT192_MSG_DATA 0 0x1a302 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT193_ADDR_HI 0 0x1a305 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT193_ADDR_LO 0 0x1a304 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT193_CONTROL 0 0x1a307 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT193_MSG_DATA 0 0x1a306 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT194_ADDR_HI 0 0x1a309 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT194_ADDR_LO 0 0x1a308 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT194_CONTROL 0 0x1a30b 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT194_MSG_DATA 0 0x1a30a 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT195_ADDR_HI 0 0x1a30d 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT195_ADDR_LO 0 0x1a30c 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT195_CONTROL 0 0x1a30f 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT195_MSG_DATA 0 0x1a30e 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT196_ADDR_HI 0 0x1a311 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT196_ADDR_LO 0 0x1a310 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT196_CONTROL 0 0x1a313 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT196_MSG_DATA 0 0x1a312 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT197_ADDR_HI 0 0x1a315 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT197_ADDR_LO 0 0x1a314 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT197_CONTROL 0 0x1a317 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT197_MSG_DATA 0 0x1a316 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT198_ADDR_HI 0 0x1a319 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT198_ADDR_LO 0 0x1a318 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT198_CONTROL 0 0x1a31b 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT198_MSG_DATA 0 0x1a31a 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT199_ADDR_HI 0 0x1a31d 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT199_ADDR_LO 0 0x1a31c 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT199_CONTROL 0 0x1a31f 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT199_MSG_DATA 0 0x1a31e 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT19_ADDR_HI 0 0x1a04d 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT19_ADDR_LO 0 0x1a04c 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT19_CONTROL 0 0x1a04f 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT19_MSG_DATA 0 0x1a04e 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT1_ADDR_HI 0 0x1a005 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT1_ADDR_LO 0 0x1a004 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT1_CONTROL 0 0x1a007 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT1_MSG_DATA 0 0x1a006 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT200_ADDR_HI 0 0x1a321 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT200_ADDR_LO 0 0x1a320 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT200_CONTROL 0 0x1a323 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT200_MSG_DATA 0 0x1a322 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT201_ADDR_HI 0 0x1a325 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT201_ADDR_LO 0 0x1a324 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT201_CONTROL 0 0x1a327 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT201_MSG_DATA 0 0x1a326 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT202_ADDR_HI 0 0x1a329 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT202_ADDR_LO 0 0x1a328 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT202_CONTROL 0 0x1a32b 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT202_MSG_DATA 0 0x1a32a 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT203_ADDR_HI 0 0x1a32d 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT203_ADDR_LO 0 0x1a32c 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT203_CONTROL 0 0x1a32f 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT203_MSG_DATA 0 0x1a32e 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT204_ADDR_HI 0 0x1a331 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT204_ADDR_LO 0 0x1a330 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT204_CONTROL 0 0x1a333 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT204_MSG_DATA 0 0x1a332 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT205_ADDR_HI 0 0x1a335 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT205_ADDR_LO 0 0x1a334 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT205_CONTROL 0 0x1a337 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT205_MSG_DATA 0 0x1a336 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT206_ADDR_HI 0 0x1a339 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT206_ADDR_LO 0 0x1a338 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT206_CONTROL 0 0x1a33b 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT206_MSG_DATA 0 0x1a33a 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT207_ADDR_HI 0 0x1a33d 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT207_ADDR_LO 0 0x1a33c 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT207_CONTROL 0 0x1a33f 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT207_MSG_DATA 0 0x1a33e 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT208_ADDR_HI 0 0x1a341 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT208_ADDR_LO 0 0x1a340 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT208_CONTROL 0 0x1a343 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT208_MSG_DATA 0 0x1a342 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT209_ADDR_HI 0 0x1a345 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT209_ADDR_LO 0 0x1a344 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT209_CONTROL 0 0x1a347 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT209_MSG_DATA 0 0x1a346 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT20_ADDR_HI 0 0x1a051 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT20_ADDR_LO 0 0x1a050 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT20_CONTROL 0 0x1a053 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT20_MSG_DATA 0 0x1a052 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT210_ADDR_HI 0 0x1a349 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT210_ADDR_LO 0 0x1a348 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT210_CONTROL 0 0x1a34b 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT210_MSG_DATA 0 0x1a34a 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT211_ADDR_HI 0 0x1a34d 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT211_ADDR_LO 0 0x1a34c 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT211_CONTROL 0 0x1a34f 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT211_MSG_DATA 0 0x1a34e 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT212_ADDR_HI 0 0x1a351 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT212_ADDR_LO 0 0x1a350 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT212_CONTROL 0 0x1a353 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT212_MSG_DATA 0 0x1a352 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT213_ADDR_HI 0 0x1a355 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT213_ADDR_LO 0 0x1a354 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT213_CONTROL 0 0x1a357 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT213_MSG_DATA 0 0x1a356 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT214_ADDR_HI 0 0x1a359 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT214_ADDR_LO 0 0x1a358 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT214_CONTROL 0 0x1a35b 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT214_MSG_DATA 0 0x1a35a 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT215_ADDR_HI 0 0x1a35d 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT215_ADDR_LO 0 0x1a35c 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT215_CONTROL 0 0x1a35f 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT215_MSG_DATA 0 0x1a35e 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT216_ADDR_HI 0 0x1a361 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT216_ADDR_LO 0 0x1a360 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT216_CONTROL 0 0x1a363 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT216_MSG_DATA 0 0x1a362 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT217_ADDR_HI 0 0x1a365 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT217_ADDR_LO 0 0x1a364 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT217_CONTROL 0 0x1a367 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT217_MSG_DATA 0 0x1a366 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT218_ADDR_HI 0 0x1a369 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT218_ADDR_LO 0 0x1a368 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT218_CONTROL 0 0x1a36b 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT218_MSG_DATA 0 0x1a36a 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT219_ADDR_HI 0 0x1a36d 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT219_ADDR_LO 0 0x1a36c 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT219_CONTROL 0 0x1a36f 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT219_MSG_DATA 0 0x1a36e 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT21_ADDR_HI 0 0x1a055 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT21_ADDR_LO 0 0x1a054 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT21_CONTROL 0 0x1a057 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT21_MSG_DATA 0 0x1a056 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT220_ADDR_HI 0 0x1a371 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT220_ADDR_LO 0 0x1a370 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT220_CONTROL 0 0x1a373 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT220_MSG_DATA 0 0x1a372 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT221_ADDR_HI 0 0x1a375 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT221_ADDR_LO 0 0x1a374 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT221_CONTROL 0 0x1a377 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT221_MSG_DATA 0 0x1a376 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT222_ADDR_HI 0 0x1a379 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT222_ADDR_LO 0 0x1a378 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT222_CONTROL 0 0x1a37b 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT222_MSG_DATA 0 0x1a37a 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT223_ADDR_HI 0 0x1a37d 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT223_ADDR_LO 0 0x1a37c 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT223_CONTROL 0 0x1a37f 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT223_MSG_DATA 0 0x1a37e 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT224_ADDR_HI 0 0x1a381 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT224_ADDR_LO 0 0x1a380 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT224_CONTROL 0 0x1a383 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT224_MSG_DATA 0 0x1a382 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT225_ADDR_HI 0 0x1a385 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT225_ADDR_LO 0 0x1a384 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT225_CONTROL 0 0x1a387 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT225_MSG_DATA 0 0x1a386 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT226_ADDR_HI 0 0x1a389 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT226_ADDR_LO 0 0x1a388 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT226_CONTROL 0 0x1a38b 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT226_MSG_DATA 0 0x1a38a 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT227_ADDR_HI 0 0x1a38d 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT227_ADDR_LO 0 0x1a38c 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT227_CONTROL 0 0x1a38f 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT227_MSG_DATA 0 0x1a38e 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT228_ADDR_HI 0 0x1a391 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT228_ADDR_LO 0 0x1a390 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT228_CONTROL 0 0x1a393 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT228_MSG_DATA 0 0x1a392 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT229_ADDR_HI 0 0x1a395 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT229_ADDR_LO 0 0x1a394 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT229_CONTROL 0 0x1a397 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT229_MSG_DATA 0 0x1a396 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT22_ADDR_HI 0 0x1a059 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT22_ADDR_LO 0 0x1a058 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT22_CONTROL 0 0x1a05b 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT22_MSG_DATA 0 0x1a05a 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT230_ADDR_HI 0 0x1a399 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT230_ADDR_LO 0 0x1a398 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT230_CONTROL 0 0x1a39b 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT230_MSG_DATA 0 0x1a39a 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT231_ADDR_HI 0 0x1a39d 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT231_ADDR_LO 0 0x1a39c 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT231_CONTROL 0 0x1a39f 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT231_MSG_DATA 0 0x1a39e 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT232_ADDR_HI 0 0x1a3a1 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT232_ADDR_LO 0 0x1a3a0 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT232_CONTROL 0 0x1a3a3 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT232_MSG_DATA 0 0x1a3a2 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT233_ADDR_HI 0 0x1a3a5 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT233_ADDR_LO 0 0x1a3a4 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT233_CONTROL 0 0x1a3a7 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT233_MSG_DATA 0 0x1a3a6 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT234_ADDR_HI 0 0x1a3a9 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT234_ADDR_LO 0 0x1a3a8 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT234_CONTROL 0 0x1a3ab 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT234_MSG_DATA 0 0x1a3aa 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT235_ADDR_HI 0 0x1a3ad 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT235_ADDR_LO 0 0x1a3ac 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT235_CONTROL 0 0x1a3af 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT235_MSG_DATA 0 0x1a3ae 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT236_ADDR_HI 0 0x1a3b1 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT236_ADDR_LO 0 0x1a3b0 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT236_CONTROL 0 0x1a3b3 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT236_MSG_DATA 0 0x1a3b2 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT237_ADDR_HI 0 0x1a3b5 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT237_ADDR_LO 0 0x1a3b4 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT237_CONTROL 0 0x1a3b7 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT237_MSG_DATA 0 0x1a3b6 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT238_ADDR_HI 0 0x1a3b9 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT238_ADDR_LO 0 0x1a3b8 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT238_CONTROL 0 0x1a3bb 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT238_MSG_DATA 0 0x1a3ba 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT239_ADDR_HI 0 0x1a3bd 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT239_ADDR_LO 0 0x1a3bc 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT239_CONTROL 0 0x1a3bf 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT239_MSG_DATA 0 0x1a3be 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT23_ADDR_HI 0 0x1a05d 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT23_ADDR_LO 0 0x1a05c 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT23_CONTROL 0 0x1a05f 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT23_MSG_DATA 0 0x1a05e 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT240_ADDR_HI 0 0x1a3c1 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT240_ADDR_LO 0 0x1a3c0 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT240_CONTROL 0 0x1a3c3 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT240_MSG_DATA 0 0x1a3c2 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT241_ADDR_HI 0 0x1a3c5 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT241_ADDR_LO 0 0x1a3c4 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT241_CONTROL 0 0x1a3c7 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT241_MSG_DATA 0 0x1a3c6 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT242_ADDR_HI 0 0x1a3c9 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT242_ADDR_LO 0 0x1a3c8 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT242_CONTROL 0 0x1a3cb 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT242_MSG_DATA 0 0x1a3ca 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT243_ADDR_HI 0 0x1a3cd 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT243_ADDR_LO 0 0x1a3cc 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT243_CONTROL 0 0x1a3cf 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT243_MSG_DATA 0 0x1a3ce 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT244_ADDR_HI 0 0x1a3d1 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT244_ADDR_LO 0 0x1a3d0 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT244_CONTROL 0 0x1a3d3 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT244_MSG_DATA 0 0x1a3d2 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT245_ADDR_HI 0 0x1a3d5 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT245_ADDR_LO 0 0x1a3d4 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT245_CONTROL 0 0x1a3d7 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT245_MSG_DATA 0 0x1a3d6 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT246_ADDR_HI 0 0x1a3d9 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT246_ADDR_LO 0 0x1a3d8 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT246_CONTROL 0 0x1a3db 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT246_MSG_DATA 0 0x1a3da 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT247_ADDR_HI 0 0x1a3dd 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT247_ADDR_LO 0 0x1a3dc 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT247_CONTROL 0 0x1a3df 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT247_MSG_DATA 0 0x1a3de 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT248_ADDR_HI 0 0x1a3e1 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT248_ADDR_LO 0 0x1a3e0 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT248_CONTROL 0 0x1a3e3 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT248_MSG_DATA 0 0x1a3e2 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT249_ADDR_HI 0 0x1a3e5 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT249_ADDR_LO 0 0x1a3e4 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT249_CONTROL 0 0x1a3e7 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT249_MSG_DATA 0 0x1a3e6 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT24_ADDR_HI 0 0x1a061 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT24_ADDR_LO 0 0x1a060 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT24_CONTROL 0 0x1a063 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT24_MSG_DATA 0 0x1a062 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT250_ADDR_HI 0 0x1a3e9 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT250_ADDR_LO 0 0x1a3e8 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT250_CONTROL 0 0x1a3eb 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT250_MSG_DATA 0 0x1a3ea 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT251_ADDR_HI 0 0x1a3ed 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT251_ADDR_LO 0 0x1a3ec 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT251_CONTROL 0 0x1a3ef 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT251_MSG_DATA 0 0x1a3ee 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT252_ADDR_HI 0 0x1a3f1 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT252_ADDR_LO 0 0x1a3f0 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT252_CONTROL 0 0x1a3f3 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT252_MSG_DATA 0 0x1a3f2 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT253_ADDR_HI 0 0x1a3f5 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT253_ADDR_LO 0 0x1a3f4 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT253_CONTROL 0 0x1a3f7 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT253_MSG_DATA 0 0x1a3f6 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT254_ADDR_HI 0 0x1a3f9 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT254_ADDR_LO 0 0x1a3f8 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT254_CONTROL 0 0x1a3fb 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT254_MSG_DATA 0 0x1a3fa 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT255_ADDR_HI 0 0x1a3fd 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT255_ADDR_LO 0 0x1a3fc 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT255_CONTROL 0 0x1a3ff 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT255_MSG_DATA 0 0x1a3fe 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT25_ADDR_HI 0 0x1a065 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT25_ADDR_LO 0 0x1a064 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT25_CONTROL 0 0x1a067 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT25_MSG_DATA 0 0x1a066 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT26_ADDR_HI 0 0x1a069 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT26_ADDR_LO 0 0x1a068 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT26_CONTROL 0 0x1a06b 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT26_MSG_DATA 0 0x1a06a 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT27_ADDR_HI 0 0x1a06d 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT27_ADDR_LO 0 0x1a06c 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT27_CONTROL 0 0x1a06f 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT27_MSG_DATA 0 0x1a06e 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT28_ADDR_HI 0 0x1a071 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT28_ADDR_LO 0 0x1a070 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT28_CONTROL 0 0x1a073 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT28_MSG_DATA 0 0x1a072 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT29_ADDR_HI 0 0x1a075 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT29_ADDR_LO 0 0x1a074 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT29_CONTROL 0 0x1a077 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT29_MSG_DATA 0 0x1a076 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT2_ADDR_HI 0 0x1a009 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT2_ADDR_LO 0 0x1a008 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT2_CONTROL 0 0x1a00b 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT2_MSG_DATA 0 0x1a00a 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT30_ADDR_HI 0 0x1a079 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT30_ADDR_LO 0 0x1a078 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT30_CONTROL 0 0x1a07b 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT30_MSG_DATA 0 0x1a07a 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT31_ADDR_HI 0 0x1a07d 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT31_ADDR_LO 0 0x1a07c 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT31_CONTROL 0 0x1a07f 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT31_MSG_DATA 0 0x1a07e 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT32_ADDR_HI 0 0x1a081 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT32_ADDR_LO 0 0x1a080 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT32_CONTROL 0 0x1a083 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT32_MSG_DATA 0 0x1a082 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT33_ADDR_HI 0 0x1a085 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT33_ADDR_LO 0 0x1a084 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT33_CONTROL 0 0x1a087 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT33_MSG_DATA 0 0x1a086 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT34_ADDR_HI 0 0x1a089 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT34_ADDR_LO 0 0x1a088 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT34_CONTROL 0 0x1a08b 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT34_MSG_DATA 0 0x1a08a 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT35_ADDR_HI 0 0x1a08d 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT35_ADDR_LO 0 0x1a08c 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT35_CONTROL 0 0x1a08f 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT35_MSG_DATA 0 0x1a08e 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT36_ADDR_HI 0 0x1a091 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT36_ADDR_LO 0 0x1a090 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT36_CONTROL 0 0x1a093 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT36_MSG_DATA 0 0x1a092 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT37_ADDR_HI 0 0x1a095 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT37_ADDR_LO 0 0x1a094 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT37_CONTROL 0 0x1a097 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT37_MSG_DATA 0 0x1a096 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT38_ADDR_HI 0 0x1a099 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT38_ADDR_LO 0 0x1a098 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT38_CONTROL 0 0x1a09b 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT38_MSG_DATA 0 0x1a09a 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT39_ADDR_HI 0 0x1a09d 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT39_ADDR_LO 0 0x1a09c 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT39_CONTROL 0 0x1a09f 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT39_MSG_DATA 0 0x1a09e 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT3_ADDR_HI 0 0x1a00d 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT3_ADDR_LO 0 0x1a00c 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT3_CONTROL 0 0x1a00f 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT3_MSG_DATA 0 0x1a00e 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT40_ADDR_HI 0 0x1a0a1 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT40_ADDR_LO 0 0x1a0a0 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT40_CONTROL 0 0x1a0a3 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT40_MSG_DATA 0 0x1a0a2 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT41_ADDR_HI 0 0x1a0a5 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT41_ADDR_LO 0 0x1a0a4 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT41_CONTROL 0 0x1a0a7 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT41_MSG_DATA 0 0x1a0a6 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT42_ADDR_HI 0 0x1a0a9 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT42_ADDR_LO 0 0x1a0a8 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT42_CONTROL 0 0x1a0ab 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT42_MSG_DATA 0 0x1a0aa 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT43_ADDR_HI 0 0x1a0ad 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT43_ADDR_LO 0 0x1a0ac 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT43_CONTROL 0 0x1a0af 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT43_MSG_DATA 0 0x1a0ae 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT44_ADDR_HI 0 0x1a0b1 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT44_ADDR_LO 0 0x1a0b0 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT44_CONTROL 0 0x1a0b3 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT44_MSG_DATA 0 0x1a0b2 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT45_ADDR_HI 0 0x1a0b5 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT45_ADDR_LO 0 0x1a0b4 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT45_CONTROL 0 0x1a0b7 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT45_MSG_DATA 0 0x1a0b6 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT46_ADDR_HI 0 0x1a0b9 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT46_ADDR_LO 0 0x1a0b8 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT46_CONTROL 0 0x1a0bb 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT46_MSG_DATA 0 0x1a0ba 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT47_ADDR_HI 0 0x1a0bd 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT47_ADDR_LO 0 0x1a0bc 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT47_CONTROL 0 0x1a0bf 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT47_MSG_DATA 0 0x1a0be 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT48_ADDR_HI 0 0x1a0c1 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT48_ADDR_LO 0 0x1a0c0 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT48_CONTROL 0 0x1a0c3 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT48_MSG_DATA 0 0x1a0c2 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT49_ADDR_HI 0 0x1a0c5 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT49_ADDR_LO 0 0x1a0c4 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT49_CONTROL 0 0x1a0c7 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT49_MSG_DATA 0 0x1a0c6 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT4_ADDR_HI 0 0x1a011 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT4_ADDR_LO 0 0x1a010 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT4_CONTROL 0 0x1a013 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT4_MSG_DATA 0 0x1a012 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT50_ADDR_HI 0 0x1a0c9 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT50_ADDR_LO 0 0x1a0c8 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT50_CONTROL 0 0x1a0cb 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT50_MSG_DATA 0 0x1a0ca 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT51_ADDR_HI 0 0x1a0cd 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT51_ADDR_LO 0 0x1a0cc 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT51_CONTROL 0 0x1a0cf 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT51_MSG_DATA 0 0x1a0ce 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT52_ADDR_HI 0 0x1a0d1 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT52_ADDR_LO 0 0x1a0d0 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT52_CONTROL 0 0x1a0d3 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT52_MSG_DATA 0 0x1a0d2 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT53_ADDR_HI 0 0x1a0d5 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT53_ADDR_LO 0 0x1a0d4 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT53_CONTROL 0 0x1a0d7 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT53_MSG_DATA 0 0x1a0d6 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT54_ADDR_HI 0 0x1a0d9 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT54_ADDR_LO 0 0x1a0d8 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT54_CONTROL 0 0x1a0db 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT54_MSG_DATA 0 0x1a0da 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT55_ADDR_HI 0 0x1a0dd 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT55_ADDR_LO 0 0x1a0dc 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT55_CONTROL 0 0x1a0df 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT55_MSG_DATA 0 0x1a0de 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT56_ADDR_HI 0 0x1a0e1 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT56_ADDR_LO 0 0x1a0e0 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT56_CONTROL 0 0x1a0e3 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT56_MSG_DATA 0 0x1a0e2 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT57_ADDR_HI 0 0x1a0e5 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT57_ADDR_LO 0 0x1a0e4 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT57_CONTROL 0 0x1a0e7 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT57_MSG_DATA 0 0x1a0e6 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT58_ADDR_HI 0 0x1a0e9 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT58_ADDR_LO 0 0x1a0e8 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT58_CONTROL 0 0x1a0eb 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT58_MSG_DATA 0 0x1a0ea 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT59_ADDR_HI 0 0x1a0ed 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT59_ADDR_LO 0 0x1a0ec 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT59_CONTROL 0 0x1a0ef 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT59_MSG_DATA 0 0x1a0ee 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT5_ADDR_HI 0 0x1a015 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT5_ADDR_LO 0 0x1a014 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT5_CONTROL 0 0x1a017 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT5_MSG_DATA 0 0x1a016 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT60_ADDR_HI 0 0x1a0f1 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT60_ADDR_LO 0 0x1a0f0 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT60_CONTROL 0 0x1a0f3 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT60_MSG_DATA 0 0x1a0f2 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT61_ADDR_HI 0 0x1a0f5 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT61_ADDR_LO 0 0x1a0f4 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT61_CONTROL 0 0x1a0f7 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT61_MSG_DATA 0 0x1a0f6 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT62_ADDR_HI 0 0x1a0f9 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT62_ADDR_LO 0 0x1a0f8 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT62_CONTROL 0 0x1a0fb 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT62_MSG_DATA 0 0x1a0fa 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT63_ADDR_HI 0 0x1a0fd 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT63_ADDR_LO 0 0x1a0fc 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT63_CONTROL 0 0x1a0ff 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT63_MSG_DATA 0 0x1a0fe 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT64_ADDR_HI 0 0x1a101 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT64_ADDR_LO 0 0x1a100 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT64_CONTROL 0 0x1a103 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT64_MSG_DATA 0 0x1a102 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT65_ADDR_HI 0 0x1a105 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT65_ADDR_LO 0 0x1a104 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT65_CONTROL 0 0x1a107 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT65_MSG_DATA 0 0x1a106 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT66_ADDR_HI 0 0x1a109 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT66_ADDR_LO 0 0x1a108 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT66_CONTROL 0 0x1a10b 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT66_MSG_DATA 0 0x1a10a 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT67_ADDR_HI 0 0x1a10d 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT67_ADDR_LO 0 0x1a10c 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT67_CONTROL 0 0x1a10f 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT67_MSG_DATA 0 0x1a10e 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT68_ADDR_HI 0 0x1a111 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT68_ADDR_LO 0 0x1a110 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT68_CONTROL 0 0x1a113 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT68_MSG_DATA 0 0x1a112 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT69_ADDR_HI 0 0x1a115 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT69_ADDR_LO 0 0x1a114 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT69_CONTROL 0 0x1a117 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT69_MSG_DATA 0 0x1a116 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT6_ADDR_HI 0 0x1a019 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT6_ADDR_LO 0 0x1a018 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT6_CONTROL 0 0x1a01b 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT6_MSG_DATA 0 0x1a01a 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT70_ADDR_HI 0 0x1a119 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT70_ADDR_LO 0 0x1a118 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT70_CONTROL 0 0x1a11b 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT70_MSG_DATA 0 0x1a11a 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT71_ADDR_HI 0 0x1a11d 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT71_ADDR_LO 0 0x1a11c 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT71_CONTROL 0 0x1a11f 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT71_MSG_DATA 0 0x1a11e 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT72_ADDR_HI 0 0x1a121 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT72_ADDR_LO 0 0x1a120 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT72_CONTROL 0 0x1a123 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT72_MSG_DATA 0 0x1a122 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT73_ADDR_HI 0 0x1a125 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT73_ADDR_LO 0 0x1a124 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT73_CONTROL 0 0x1a127 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT73_MSG_DATA 0 0x1a126 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT74_ADDR_HI 0 0x1a129 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT74_ADDR_LO 0 0x1a128 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT74_CONTROL 0 0x1a12b 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT74_MSG_DATA 0 0x1a12a 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT75_ADDR_HI 0 0x1a12d 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT75_ADDR_LO 0 0x1a12c 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT75_CONTROL 0 0x1a12f 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT75_MSG_DATA 0 0x1a12e 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT76_ADDR_HI 0 0x1a131 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT76_ADDR_LO 0 0x1a130 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT76_CONTROL 0 0x1a133 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT76_MSG_DATA 0 0x1a132 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT77_ADDR_HI 0 0x1a135 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT77_ADDR_LO 0 0x1a134 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT77_CONTROL 0 0x1a137 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT77_MSG_DATA 0 0x1a136 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT78_ADDR_HI 0 0x1a139 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT78_ADDR_LO 0 0x1a138 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT78_CONTROL 0 0x1a13b 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT78_MSG_DATA 0 0x1a13a 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT79_ADDR_HI 0 0x1a13d 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT79_ADDR_LO 0 0x1a13c 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT79_CONTROL 0 0x1a13f 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT79_MSG_DATA 0 0x1a13e 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT7_ADDR_HI 0 0x1a01d 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT7_ADDR_LO 0 0x1a01c 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT7_CONTROL 0 0x1a01f 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT7_MSG_DATA 0 0x1a01e 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT80_ADDR_HI 0 0x1a141 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT80_ADDR_LO 0 0x1a140 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT80_CONTROL 0 0x1a143 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT80_MSG_DATA 0 0x1a142 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT81_ADDR_HI 0 0x1a145 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT81_ADDR_LO 0 0x1a144 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT81_CONTROL 0 0x1a147 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT81_MSG_DATA 0 0x1a146 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT82_ADDR_HI 0 0x1a149 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT82_ADDR_LO 0 0x1a148 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT82_CONTROL 0 0x1a14b 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT82_MSG_DATA 0 0x1a14a 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT83_ADDR_HI 0 0x1a14d 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT83_ADDR_LO 0 0x1a14c 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT83_CONTROL 0 0x1a14f 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT83_MSG_DATA 0 0x1a14e 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT84_ADDR_HI 0 0x1a151 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT84_ADDR_LO 0 0x1a150 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT84_CONTROL 0 0x1a153 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT84_MSG_DATA 0 0x1a152 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT85_ADDR_HI 0 0x1a155 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT85_ADDR_LO 0 0x1a154 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT85_CONTROL 0 0x1a157 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT85_MSG_DATA 0 0x1a156 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT86_ADDR_HI 0 0x1a159 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT86_ADDR_LO 0 0x1a158 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT86_CONTROL 0 0x1a15b 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT86_MSG_DATA 0 0x1a15a 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT87_ADDR_HI 0 0x1a15d 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT87_ADDR_LO 0 0x1a15c 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT87_CONTROL 0 0x1a15f 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT87_MSG_DATA 0 0x1a15e 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT88_ADDR_HI 0 0x1a161 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT88_ADDR_LO 0 0x1a160 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT88_CONTROL 0 0x1a163 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT88_MSG_DATA 0 0x1a162 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT89_ADDR_HI 0 0x1a165 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT89_ADDR_LO 0 0x1a164 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT89_CONTROL 0 0x1a167 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT89_MSG_DATA 0 0x1a166 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT8_ADDR_HI 0 0x1a021 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT8_ADDR_LO 0 0x1a020 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT8_CONTROL 0 0x1a023 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT8_MSG_DATA 0 0x1a022 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT90_ADDR_HI 0 0x1a169 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT90_ADDR_LO 0 0x1a168 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT90_CONTROL 0 0x1a16b 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT90_MSG_DATA 0 0x1a16a 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT91_ADDR_HI 0 0x1a16d 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT91_ADDR_LO 0 0x1a16c 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT91_CONTROL 0 0x1a16f 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT91_MSG_DATA 0 0x1a16e 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT92_ADDR_HI 0 0x1a171 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT92_ADDR_LO 0 0x1a170 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT92_CONTROL 0 0x1a173 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT92_MSG_DATA 0 0x1a172 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT93_ADDR_HI 0 0x1a175 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT93_ADDR_LO 0 0x1a174 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT93_CONTROL 0 0x1a177 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT93_MSG_DATA 0 0x1a176 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT94_ADDR_HI 0 0x1a179 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT94_ADDR_LO 0 0x1a178 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT94_CONTROL 0 0x1a17b 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT94_MSG_DATA 0 0x1a17a 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT95_ADDR_HI 0 0x1a17d 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT95_ADDR_LO 0 0x1a17c 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT95_CONTROL 0 0x1a17f 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT95_MSG_DATA 0 0x1a17e 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT96_ADDR_HI 0 0x1a181 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT96_ADDR_LO 0 0x1a180 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT96_CONTROL 0 0x1a183 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT96_MSG_DATA 0 0x1a182 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT97_ADDR_HI 0 0x1a185 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT97_ADDR_LO 0 0x1a184 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT97_CONTROL 0 0x1a187 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT97_MSG_DATA 0 0x1a186 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT98_ADDR_HI 0 0x1a189 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT98_ADDR_LO 0 0x1a188 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT98_CONTROL 0 0x1a18b 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT98_MSG_DATA 0 0x1a18a 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT99_ADDR_HI 0 0x1a18d 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT99_ADDR_LO 0 0x1a18c 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT99_CONTROL 0 0x1a18f 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT99_MSG_DATA 0 0x1a18e 1 0 8
	MSG_DATA 0 31
regPCIEMSIX_VECT9_ADDR_HI 0 0x1a025 1 0 8
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT9_ADDR_LO 0 0x1a024 1 0 8
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT9_CONTROL 0 0x1a027 1 0 8
	MASK_BIT 0 0
regPCIEMSIX_VECT9_MSG_DATA 0 0x1a026 1 0 8
	MSG_DATA 0 31
regPCIE_VDM_CNTL2 0 0xe8408c 9 0 8
	VdmP2pMode 0 1
	MCTPEndpointEn 2 2
	MCTPMultiSegEn 3 3
	MCTPT2SMUEn 4 4
	AMDVDM2SMUEn 5 5
	OtherVDM2SMUEn 6 6
	RouteAllToMCTPMaster 7 7
	MCTPMasterSeg 8 15
	MCTPMasterID 16 31
regPCIE_VDM_CNTL3 0 0xe8408d 2 0 8
	APMTPMasterValid 15 15
	APMTPMasterID 16 31
regPCIE_VDM_NODE0_CTRL4 0 0xe84064 3 0 8
	BUS_RANGE_BASE 0 7
	BUS_RANGE_LIMIT 8 15
	NODE0_PRESENT 31 31
regPOISON_ACTION_CONTROL 0 0xe88205 12 0 8
	IntPoisonAPMLErrEn 0 0
	IntPoisonIntrGenSel 1 2
	IntPoisonLinkDisEn 3 3
	IntPoisonSyncFloodEn 4 4
	EgressPoisonLSAPMLErrEn 8 8
	EgressPoisonLSIntrGenSel 9 10
	EgressPoisonLSLinkDisEn 11 11
	EgressPoisonLSSyncFloodEn 12 12
	EgressPoisonHSAPMLErrEn 16 16
	EgressPoisonHSIntrGenSel 17 18
	EgressPoisonHSLinkDisEn 19 19
	EgressPoisonHSSyncFloodEn 20 20
regPPR_CONTROL 0 0xf80492 3 0 8
	PPR_IntTimeDelay 0 7
	PPR_IntReqDelay 8 15
	PPR_IntCoallesce_En 16 16
regPSP_BASE_ADDR_HI 0 0xe840b9 1 0 8
	PSP_BASE_ADDR_HI 0 15
regPSP_BASE_ADDR_LO 0 0xe840b8 3 0 8
	PSP_MMIO_EN 0 0
	PSP_MMIO_LOCK 8 8
	PSP_BASE_ADDR_LO 20 31
regP_DMA_DROPPED_LOG_LOWER 0 0xe84060 32 0 8
	P_DMA_DROPPED_LOG_LOWER_0 0 0
	P_DMA_DROPPED_LOG_LOWER_1 1 1
	P_DMA_DROPPED_LOG_LOWER_2 2 2
	P_DMA_DROPPED_LOG_LOWER_3 3 3
	P_DMA_DROPPED_LOG_LOWER_4 4 4
	P_DMA_DROPPED_LOG_LOWER_5 5 5
	P_DMA_DROPPED_LOG_LOWER_6 6 6
	P_DMA_DROPPED_LOG_LOWER_7 7 7
	P_DMA_DROPPED_LOG_LOWER_8 8 8
	P_DMA_DROPPED_LOG_LOWER_9 9 9
	P_DMA_DROPPED_LOG_LOWER_10 10 10
	P_DMA_DROPPED_LOG_LOWER_11 11 11
	P_DMA_DROPPED_LOG_LOWER_12 12 12
	P_DMA_DROPPED_LOG_LOWER_13 13 13
	P_DMA_DROPPED_LOG_LOWER_14 14 14
	P_DMA_DROPPED_LOG_LOWER_15 15 15
	P_DMA_DROPPED_LOG_LOWER_16 16 16
	P_DMA_DROPPED_LOG_LOWER_17 17 17
	P_DMA_DROPPED_LOG_LOWER_18 18 18
	P_DMA_DROPPED_LOG_LOWER_19 19 19
	P_DMA_DROPPED_LOG_LOWER_20 20 20
	P_DMA_DROPPED_LOG_LOWER_21 21 21
	P_DMA_DROPPED_LOG_LOWER_22 22 22
	P_DMA_DROPPED_LOG_LOWER_23 23 23
	P_DMA_DROPPED_LOG_LOWER_24 24 24
	P_DMA_DROPPED_LOG_LOWER_25 25 25
	P_DMA_DROPPED_LOG_LOWER_26 26 26
	P_DMA_DROPPED_LOG_LOWER_27 27 27
	P_DMA_DROPPED_LOG_LOWER_28 28 28
	P_DMA_DROPPED_LOG_LOWER_29 29 29
	P_DMA_DROPPED_LOG_LOWER_30 30 30
	P_DMA_DROPPED_LOG_LOWER_31 31 31
regP_DMA_DROPPED_LOG_UPPER 0 0xe84061 32 0 8
	P_DMA_DROPPED_LOG_UPPER_0 0 0
	P_DMA_DROPPED_LOG_UPPER_1 1 1
	P_DMA_DROPPED_LOG_UPPER_2 2 2
	P_DMA_DROPPED_LOG_UPPER_3 3 3
	P_DMA_DROPPED_LOG_UPPER_4 4 4
	P_DMA_DROPPED_LOG_UPPER_5 5 5
	P_DMA_DROPPED_LOG_UPPER_6 6 6
	P_DMA_DROPPED_LOG_UPPER_7 7 7
	P_DMA_DROPPED_LOG_UPPER_8 8 8
	P_DMA_DROPPED_LOG_UPPER_9 9 9
	P_DMA_DROPPED_LOG_UPPER_10 10 10
	P_DMA_DROPPED_LOG_UPPER_11 11 11
	P_DMA_DROPPED_LOG_UPPER_12 12 12
	P_DMA_DROPPED_LOG_UPPER_13 13 13
	P_DMA_DROPPED_LOG_UPPER_14 14 14
	P_DMA_DROPPED_LOG_UPPER_15 15 15
	P_DMA_DROPPED_LOG_UPPER_16 16 16
	P_DMA_DROPPED_LOG_UPPER_17 17 17
	P_DMA_DROPPED_LOG_UPPER_18 18 18
	P_DMA_DROPPED_LOG_UPPER_19 19 19
	P_DMA_DROPPED_LOG_UPPER_20 20 20
	P_DMA_DROPPED_LOG_UPPER_21 21 21
	P_DMA_DROPPED_LOG_UPPER_22 22 22
	P_DMA_DROPPED_LOG_UPPER_23 23 23
	P_DMA_DROPPED_LOG_UPPER_24 24 24
	P_DMA_DROPPED_LOG_UPPER_25 25 25
	P_DMA_DROPPED_LOG_UPPER_26 26 26
	P_DMA_DROPPED_LOG_UPPER_27 27 27
	P_DMA_DROPPED_LOG_UPPER_28 28 28
	P_DMA_DROPPED_LOG_UPPER_29 29 29
	P_DMA_DROPPED_LOG_UPPER_30 30 30
	P_DMA_DROPPED_LOG_UPPER_31 31 31
regRAS_GLOBAL_STATUS_HI 0 0xe88009 14 0 8
	PCIE0PortAErr 0 0
	PCIE0PortBErr 1 1
	PCIE0PortCErr 2 2
	PCIE0PortDErr 3 3
	PCIE0PortEErr 4 4
	PCIE0PortFErr 5 5
	PCIE0PortGErr 6 6
	PCIE0PortHErr 7 7
	PCIE0PortIErr 8 8
	PCIE1PortAErr 9 9
	PCIE1PortBErr 10 10
	PCIE1PortCErr 11 11
	PCIE1PortDErr 12 12
	NBIF1PortAErr 13 13
regRAS_GLOBAL_STATUS_LO 0 0xe88008 14 0 8
	ParityErrCorr 0 0
	ParityErrNonFatal 1 1
	ParityErrFatal 2 2
	ParityErrSerr 3 3
	HPLGWA_NMI 6 6
	HPLGWA_SCI 7 7
	HPLGWA_SMI 8 8
	SW_SMI 9 9
	SW_SCI 10 10
	SW_NMI 11 11
	APML_NMI 12 12
	APML_SyncFld 13 13
	PIN_SyncFld_NMI 14 14
	APML_SyncFld_Private 15 15
regRAS_SCRATCH_0 0 0xe8805b 1 0 8
	SCRATCH_0 0 31
regRAS_SCRATCH_1 0 0xe8805c 1 0 8
	SCRATCH_1 0 31
regRCC_DEV0_0_RCC_BACO_CNTL_MISC 0 0x87 2 0 2
	BIF_ROM_REQ_DIS 0 0
	BIF_AZ_REQ_DIS 1 1
regRCC_DEV0_0_RCC_BUSNUM_CNTL1 0 0xcc 1 0 2
	ID_MASK 0 7
regRCC_DEV0_0_RCC_BUSNUM_CNTL2 0 0xcf 4 0 2
	AUTOUPDATE_SEL 0 7
	AUTOUPDATE_EN 8 8
	HDPREG_CNTL 16 16
	ERROR_MULTIPLE_ID_MATCH 17 17
regRCC_DEV0_0_RCC_BUSNUM_LIST0 0 0xcd 4 0 2
	ID0 0 7
	ID1 8 15
	ID2 16 23
	ID3 24 31
regRCC_DEV0_0_RCC_BUSNUM_LIST1 0 0xce 4 0 2
	ID4 0 7
	ID5 8 15
	ID6 16 23
	ID7 24 31
regRCC_DEV0_0_RCC_BUS_CNTL 0 0xc1 19 0 2
	PMI_IO_DIS 2 2
	PMI_MEM_DIS 3 3
	PMI_BM_DIS 4 4
	PMI_IO_DIS_DN 5 5
	PMI_MEM_DIS_DN 6 6
	PMI_IO_DIS_UP 7 7
	PMI_MEM_DIS_UP 8 8
	ROOT_ERR_LOG_ON_EVENT 12 12
	HOST_CPL_POISONED_LOG_IN_RC 13 13
	DN_SEC_SIG_CPLCA_WITH_EP_ERR 16 16
	DN_SEC_RCV_CPLCA_WITH_EP_ERR 17 17
	DN_SEC_RCV_CPLUR_WITH_EP_ERR 18 18
	DN_PRI_SIG_CPLCA_WITH_EP_ERR 19 19
	DN_PRI_RCV_CPLCA_WITH_EP_ERR 20 20
	DN_PRI_RCV_CPLUR_WITH_EP_ERR 21 21
	MAX_PAYLOAD_SIZE_MODE 24 24
	PRIV_MAX_PAYLOAD_SIZE 25 27
	MAX_READ_REQUEST_SIZE_MODE 28 28
	PRIV_MAX_READ_REQUEST_SIZE 29 31
regRCC_DEV0_0_RCC_CAPTURE_HOST_BUSNUM 0 0xd0 1 0 2
	CHECK_EN 0 0
regRCC_DEV0_0_RCC_CMN_LINK_CNTL 0 0xde 5 0 2
	BLOCK_PME_ON_L0S_DIS 0 0
	BLOCK_PME_ON_L1_DIS 1 1
	BLOCK_PME_ON_LDN_DIS 2 2
	PM_L1_IDLE_CHECK_DMA_EN 3 3
	VLINK_IN_L1LTR_TIMER 16 31
regRCC_DEV0_0_RCC_CONFIG_APER_SIZE 0 0xc7 1 0 2
	APER_SIZE 0 31
regRCC_DEV0_0_RCC_CONFIG_CNTL 0 0xc2 3 0 2
	CFG_VGA_RAM_EN 0 0
	GENMO_MONO_ADDRESS_B 2 2
	GRPH_ADRSEL 3 4
regRCC_DEV0_0_RCC_CONFIG_F0_BASE 0 0xc6 1 0 2
	F0_BASE 0 31
regRCC_DEV0_0_RCC_CONFIG_REG_APER_SIZE 0 0xc8 1 0 2
	REG_APER_SIZE 0 26
regRCC_DEV0_0_RCC_CONSOLE_IOV_FIRST_VF_OFFSET 0 0x8f 1 0 2
	CONSOLE_IOV_FIRST_VF_OFFSET 0 15
regRCC_DEV0_0_RCC_CONSOLE_IOV_MODE_CNTL 0 0x8e 2 0 2
	RCC_CONSOLE_IOV_MODE_ENABLE 0 0
	MULTIOS_IH_SUPPORT_EN 1 1
regRCC_DEV0_0_RCC_CONSOLE_IOV_VF_STRIDE 0 0x8f 1 0 2
	CONSOLE_IOV_VF_STRIDE 0 15
regRCC_DEV0_0_RCC_DEV0_LINK_CNTL 0 0xdd 4 0 2
	LINK_DOWN_EXIT 0 0
	LINK_DOWN_ENTRY 8 8
	SWUS_SRB_RST_TLS_DIS 16 16
	SWUS_LDN_RST_TLS_DIS 17 17
regRCC_DEV0_0_RCC_DEVFUNCNUM_LIST0 0 0xda 4 0 2
	DEVFUNC_ID0 0 7
	DEVFUNC_ID1 8 15
	DEVFUNC_ID2 16 23
	DEVFUNC_ID3 24 31
regRCC_DEV0_0_RCC_DEVFUNCNUM_LIST1 0 0xdb 4 0 2
	DEVFUNC_ID4 0 7
	DEVFUNC_ID5 8 15
	DEVFUNC_ID6 16 23
	DEVFUNC_ID7 24 31
regRCC_DEV0_0_RCC_EP_REQUESTERID_RESTORE 0 0xdf 2 0 2
	EP_REQID_BUS 0 7
	EP_REQID_DEV 8 12
regRCC_DEV0_0_RCC_ERR_INT_CNTL 0 0x86 1 0 2
	INVALID_REG_ACCESS_IN_SRIOV_INT_EN 0 0
regRCC_DEV0_0_RCC_FEATURES_CONTROL_MISC 0 0xcb 13 0 2
	INIT_PFFLR_CRS_RET_DIS 7 7
	ATC_PRG_RESP_PASID_UR_EN 8 8
	RX_IGNORE_TRANSMRD_UR 9 9
	RX_IGNORE_TRANSMWR_UR 10 10
	RX_IGNORE_ATSTRANSREQ_UR 11 11
	RX_IGNORE_PAGEREQMSG_UR 12 12
	RX_IGNORE_INVCPL_UR 13 13
	CLR_MSI_X_PENDING_WHEN_DISABLED_DIS 14 14
	CHECK_BME_ON_PENDING_PKT_GEN_DIS 15 15
	PSN_CHECK_ON_PAYLOAD_DIS 16 16
	CLR_MSI_PENDING_ON_MULTIEN_DIS 17 17
	SET_DEVICE_ERR_FOR_ECRC_EN 18 18
	HOST_POISON_FLAG_CHECK_FOR_CHAIN_DIS 19 19
regRCC_DEV0_0_RCC_GPUIOV_REGION 0 0x8c 2 0 2
	LFB_REGION 0 3
	MAX_REGION 4 7
regRCC_DEV0_0_RCC_GPU_HOSTVM_EN 0 0x8d 1 0 2
	GPU_HOSTVM_EN 0 0
regRCC_DEV0_0_RCC_HOST_BUSNUM 0 0xd1 1 0 2
	HOST_ID 0 15
regRCC_DEV0_0_RCC_LTR_LSWITCH_CNTL 0 0xe0 1 0 2
	LSWITCH_LATENCY_VALUE 0 9
regRCC_DEV0_0_RCC_MARGIN_PARAM_CNTL0 0 0x8a 9 0 2
	MARGINING_VOLTAGE_SUPPORTED 0 0
	MARGINING_IND_LEFTRIGHT_TIMING 1 1
	MARGINING_IND_UPDOWN_VOLTAGE 2 2
	MARGINING_IND_ERROR_SAMPLER 3 3
	MARGINING_SAMPLE_REPORTING_METHOD 4 4
	MARGINING_NUM_TIMING_STEPS 5 10
	MARGINING_MAX_TIMING_OFFSET 11 17
	MARGINING_NUM_VOLTAGE_STEPS 18 24
	MARGINING_MAX_VOLTAGE_OFFSET 25 31
regRCC_DEV0_0_RCC_MARGIN_PARAM_CNTL1 0 0x8b 4 0 2
	MARGINING_SAMPLING_RATE_VOLTAGE 0 5
	MARGINING_SAMPLING_RATE_TIMING 6 11
	MARGINING_MAX_LANES 12 16
	MARGINING_SAMPLE_COUNT 17 23
regRCC_DEV0_0_RCC_MH_ARB_CNTL 0 0xe1 2 0 2
	MH_ARB_MODE 0 0
	MH_ARB_FIX_PRIORITY 1 14
regRCC_DEV0_0_RCC_PEER0_FB_OFFSET_HI 0 0xd2 1 0 2
	PEER0_FB_OFFSET_HI 0 19
regRCC_DEV0_0_RCC_PEER0_FB_OFFSET_LO 0 0xd3 2 0 2
	PEER0_FB_OFFSET_LO 0 19
	PEER0_FB_EN 31 31
regRCC_DEV0_0_RCC_PEER1_FB_OFFSET_HI 0 0xd4 1 0 2
	PEER1_FB_OFFSET_HI 0 19
regRCC_DEV0_0_RCC_PEER1_FB_OFFSET_LO 0 0xd5 2 0 2
	PEER1_FB_OFFSET_LO 0 19
	PEER1_FB_EN 31 31
regRCC_DEV0_0_RCC_PEER2_FB_OFFSET_HI 0 0xd6 1 0 2
	PEER2_FB_OFFSET_HI 0 19
regRCC_DEV0_0_RCC_PEER2_FB_OFFSET_LO 0 0xd7 2 0 2
	PEER2_FB_OFFSET_LO 0 19
	PEER2_FB_EN 31 31
regRCC_DEV0_0_RCC_PEER3_FB_OFFSET_HI 0 0xd8 1 0 2
	PEER3_FB_OFFSET_HI 0 19
regRCC_DEV0_0_RCC_PEER3_FB_OFFSET_LO 0 0xd9 2 0 2
	PEER3_FB_OFFSET_LO 0 19
	PEER3_FB_EN 31 31
regRCC_DEV0_0_RCC_PEER_REG_RANGE0 0 0xbe 2 0 2
	START_ADDR 0 15
	END_ADDR 16 31
regRCC_DEV0_0_RCC_PEER_REG_RANGE1 0 0xbf 2 0 2
	START_ADDR 0 15
	END_ADDR 16 31
regRCC_DEV0_0_RCC_RESET_EN 0 0x88 1 0 2
	DB_APER_RESET_EN 15 15
regRCC_DEV0_0_RCC_VDM_SUPPORT 0 0x89 5 0 2
	MCTP_SUPPORT 0 0
	AMPTP_SUPPORT 1 1
	OTHER_VDM_SUPPORT 2 2
	ROUTE_TO_RC_CHECK_IN_RCMODE 3 3
	ROUTE_BROADCAST_CHECK_IN_RCMODE 4 4
regRCC_DEV0_0_RCC_XDMA_HI 0 0xca 1 0 2
	BIF_XDMA_UPPER_BOUND 0 30
regRCC_DEV0_0_RCC_XDMA_LO 0 0xc9 2 0 2
	BIF_XDMA_LOWER_BOUND 0 30
	BIF_XDMA_APER_EN 31 31
regRCC_DEV0_1_RCC_BACO_CNTL_MISC 0 0x8da7 2 0 8
	BIF_ROM_REQ_DIS 0 0
	BIF_AZ_REQ_DIS 1 1
regRCC_DEV0_1_RCC_BUSNUM_CNTL1 0 0x8dec 1 0 8
	ID_MASK 0 7
regRCC_DEV0_1_RCC_BUSNUM_CNTL2 0 0x8def 4 0 8
	AUTOUPDATE_SEL 0 7
	AUTOUPDATE_EN 8 8
	HDPREG_CNTL 16 16
	ERROR_MULTIPLE_ID_MATCH 17 17
regRCC_DEV0_1_RCC_BUSNUM_LIST0 0 0x8ded 4 0 8
	ID0 0 7
	ID1 8 15
	ID2 16 23
	ID3 24 31
regRCC_DEV0_1_RCC_BUSNUM_LIST1 0 0x8dee 4 0 8
	ID4 0 7
	ID5 8 15
	ID6 16 23
	ID7 24 31
regRCC_DEV0_1_RCC_BUS_CNTL 0 0xc441 19 0 8
	PMI_IO_DIS 2 2
	PMI_MEM_DIS 3 3
	PMI_BM_DIS 4 4
	PMI_IO_DIS_DN 5 5
	PMI_MEM_DIS_DN 6 6
	PMI_IO_DIS_UP 7 7
	PMI_MEM_DIS_UP 8 8
	ROOT_ERR_LOG_ON_EVENT 12 12
	HOST_CPL_POISONED_LOG_IN_RC 13 13
	DN_SEC_SIG_CPLCA_WITH_EP_ERR 16 16
	DN_SEC_RCV_CPLCA_WITH_EP_ERR 17 17
	DN_SEC_RCV_CPLUR_WITH_EP_ERR 18 18
	DN_PRI_SIG_CPLCA_WITH_EP_ERR 19 19
	DN_PRI_RCV_CPLCA_WITH_EP_ERR 20 20
	DN_PRI_RCV_CPLUR_WITH_EP_ERR 21 21
	MAX_PAYLOAD_SIZE_MODE 24 24
	PRIV_MAX_PAYLOAD_SIZE 25 27
	MAX_READ_REQUEST_SIZE_MODE 28 28
	PRIV_MAX_READ_REQUEST_SIZE 29 31
regRCC_DEV0_1_RCC_CAPTURE_HOST_BUSNUM 0 0x8df0 1 0 8
	CHECK_EN 0 0
regRCC_DEV0_1_RCC_CMN_LINK_CNTL 0 0xc444 5 0 8
	BLOCK_PME_ON_L0S_DIS 0 0
	BLOCK_PME_ON_L1_DIS 1 1
	BLOCK_PME_ON_LDN_DIS 2 2
	PM_L1_IDLE_CHECK_DMA_EN 3 3
	VLINK_IN_L1LTR_TIMER 16 31
regRCC_DEV0_1_RCC_CONFIG_APER_SIZE 0 0x8de7 1 0 8
	APER_SIZE 0 31
regRCC_DEV0_1_RCC_CONFIG_CNTL 0 0x8de2 3 0 8
	CFG_VGA_RAM_EN 0 0
	GENMO_MONO_ADDRESS_B 2 2
	GRPH_ADRSEL 3 4
regRCC_DEV0_1_RCC_CONFIG_F0_BASE 0 0x8de6 1 0 8
	F0_BASE 0 31
regRCC_DEV0_1_RCC_CONFIG_REG_APER_SIZE 0 0x8de8 1 0 8
	REG_APER_SIZE 0 26
regRCC_DEV0_1_RCC_CONSOLE_IOV_FIRST_VF_OFFSET 0 0x8daf 1 0 8
	CONSOLE_IOV_FIRST_VF_OFFSET 0 15
regRCC_DEV0_1_RCC_CONSOLE_IOV_MODE_CNTL 0 0x8dae 2 0 8
	RCC_CONSOLE_IOV_MODE_ENABLE 0 0
	MULTIOS_IH_SUPPORT_EN 1 1
regRCC_DEV0_1_RCC_CONSOLE_IOV_VF_STRIDE 0 0x8daf 1 0 8
	CONSOLE_IOV_VF_STRIDE 0 15
regRCC_DEV0_1_RCC_DEV0_LINK_CNTL 0 0xc443 4 0 8
	LINK_DOWN_EXIT 0 0
	LINK_DOWN_ENTRY 8 8
	SWUS_SRB_RST_TLS_DIS 16 16
	SWUS_LDN_RST_TLS_DIS 17 17
regRCC_DEV0_1_RCC_DEVFUNCNUM_LIST0 0 0x8dfa 4 0 8
	DEVFUNC_ID0 0 7
	DEVFUNC_ID1 8 15
	DEVFUNC_ID2 16 23
	DEVFUNC_ID3 24 31
regRCC_DEV0_1_RCC_DEVFUNCNUM_LIST1 0 0x8dfb 4 0 8
	DEVFUNC_ID4 0 7
	DEVFUNC_ID5 8 15
	DEVFUNC_ID6 16 23
	DEVFUNC_ID7 24 31
regRCC_DEV0_1_RCC_EP_REQUESTERID_RESTORE 0 0xc445 2 0 8
	EP_REQID_BUS 0 7
	EP_REQID_DEV 8 12
regRCC_DEV0_1_RCC_ERR_INT_CNTL 0 0x8da6 1 0 8
	INVALID_REG_ACCESS_IN_SRIOV_INT_EN 0 0
regRCC_DEV0_1_RCC_FEATURES_CONTROL_MISC 0 0xc442 13 0 8
	INIT_PFFLR_CRS_RET_DIS 7 7
	ATC_PRG_RESP_PASID_UR_EN 8 8
	RX_IGNORE_TRANSMRD_UR 9 9
	RX_IGNORE_TRANSMWR_UR 10 10
	RX_IGNORE_ATSTRANSREQ_UR 11 11
	RX_IGNORE_PAGEREQMSG_UR 12 12
	RX_IGNORE_INVCPL_UR 13 13
	CLR_MSI_X_PENDING_WHEN_DISABLED_DIS 14 14
	CHECK_BME_ON_PENDING_PKT_GEN_DIS 15 15
	PSN_CHECK_ON_PAYLOAD_DIS 16 16
	CLR_MSI_PENDING_ON_MULTIEN_DIS 17 17
	SET_DEVICE_ERR_FOR_ECRC_EN 18 18
	HOST_POISON_FLAG_CHECK_FOR_CHAIN_DIS 19 19
regRCC_DEV0_1_RCC_GPUIOV_REGION 0 0x8dac 2 0 8
	LFB_REGION 0 3
	MAX_REGION 4 7
regRCC_DEV0_1_RCC_GPU_HOSTVM_EN 0 0x8dad 1 0 8
	GPU_HOSTVM_EN 0 0
regRCC_DEV0_1_RCC_HOST_BUSNUM 0 0x8df1 1 0 8
	HOST_ID 0 15
regRCC_DEV0_1_RCC_LTR_LSWITCH_CNTL 0 0xc446 1 0 8
	LSWITCH_LATENCY_VALUE 0 9
regRCC_DEV0_1_RCC_MARGIN_PARAM_CNTL0 0 0xc448 9 0 8
	MARGINING_VOLTAGE_SUPPORTED 0 0
	MARGINING_IND_LEFTRIGHT_TIMING 1 1
	MARGINING_IND_UPDOWN_VOLTAGE 2 2
	MARGINING_IND_ERROR_SAMPLER 3 3
	MARGINING_SAMPLE_REPORTING_METHOD 4 4
	MARGINING_NUM_TIMING_STEPS 5 10
	MARGINING_MAX_TIMING_OFFSET 11 17
	MARGINING_NUM_VOLTAGE_STEPS 18 24
	MARGINING_MAX_VOLTAGE_OFFSET 25 31
regRCC_DEV0_1_RCC_MARGIN_PARAM_CNTL1 0 0xc449 4 0 8
	MARGINING_SAMPLING_RATE_VOLTAGE 0 5
	MARGINING_SAMPLING_RATE_TIMING 6 11
	MARGINING_MAX_LANES 12 16
	MARGINING_SAMPLE_COUNT 17 23
regRCC_DEV0_1_RCC_MH_ARB_CNTL 0 0xc447 2 0 8
	MH_ARB_MODE 0 0
	MH_ARB_FIX_PRIORITY 1 14
regRCC_DEV0_1_RCC_PEER0_FB_OFFSET_HI 0 0x8df2 1 0 8
	PEER0_FB_OFFSET_HI 0 19
regRCC_DEV0_1_RCC_PEER0_FB_OFFSET_LO 0 0x8df3 2 0 8
	PEER0_FB_OFFSET_LO 0 19
	PEER0_FB_EN 31 31
regRCC_DEV0_1_RCC_PEER1_FB_OFFSET_HI 0 0x8df4 1 0 8
	PEER1_FB_OFFSET_HI 0 19
regRCC_DEV0_1_RCC_PEER1_FB_OFFSET_LO 0 0x8df5 2 0 8
	PEER1_FB_OFFSET_LO 0 19
	PEER1_FB_EN 31 31
regRCC_DEV0_1_RCC_PEER2_FB_OFFSET_HI 0 0x8df6 1 0 8
	PEER2_FB_OFFSET_HI 0 19
regRCC_DEV0_1_RCC_PEER2_FB_OFFSET_LO 0 0x8df7 2 0 8
	PEER2_FB_OFFSET_LO 0 19
	PEER2_FB_EN 31 31
regRCC_DEV0_1_RCC_PEER3_FB_OFFSET_HI 0 0x8df8 1 0 8
	PEER3_FB_OFFSET_HI 0 19
regRCC_DEV0_1_RCC_PEER3_FB_OFFSET_LO 0 0x8df9 2 0 8
	PEER3_FB_OFFSET_LO 0 19
	PEER3_FB_EN 31 31
regRCC_DEV0_1_RCC_PEER_REG_RANGE0 0 0x8dde 2 0 8
	START_ADDR 0 15
	END_ADDR 16 31
regRCC_DEV0_1_RCC_PEER_REG_RANGE1 0 0x8ddf 2 0 8
	START_ADDR 0 15
	END_ADDR 16 31
regRCC_DEV0_1_RCC_RESET_EN 0 0x8da8 1 0 8
	DB_APER_RESET_EN 15 15
regRCC_DEV0_1_RCC_VDM_SUPPORT 0 0xc440 5 0 8
	MCTP_SUPPORT 0 0
	AMPTP_SUPPORT 1 1
	OTHER_VDM_SUPPORT 2 2
	ROUTE_TO_RC_CHECK_IN_RCMODE 3 3
	ROUTE_BROADCAST_CHECK_IN_RCMODE 4 4
regRCC_DEV0_1_RCC_XDMA_HI 0 0x8dea 1 0 8
	BIF_XDMA_UPPER_BOUND 0 30
regRCC_DEV0_1_RCC_XDMA_LO 0 0x8de9 2 0 8
	BIF_XDMA_LOWER_BOUND 0 30
	BIF_XDMA_APER_EN 31 31
regRCC_DEV0_2_RCC_BUS_CNTL 0 0x8de1 19 0 8
	PMI_IO_DIS 2 2
	PMI_MEM_DIS 3 3
	PMI_BM_DIS 4 4
	PMI_IO_DIS_DN 5 5
	PMI_MEM_DIS_DN 6 6
	PMI_IO_DIS_UP 7 7
	PMI_MEM_DIS_UP 8 8
	ROOT_ERR_LOG_ON_EVENT 12 12
	HOST_CPL_POISONED_LOG_IN_RC 13 13
	DN_SEC_SIG_CPLCA_WITH_EP_ERR 16 16
	DN_SEC_RCV_CPLCA_WITH_EP_ERR 17 17
	DN_SEC_RCV_CPLUR_WITH_EP_ERR 18 18
	DN_PRI_SIG_CPLCA_WITH_EP_ERR 19 19
	DN_PRI_RCV_CPLCA_WITH_EP_ERR 20 20
	DN_PRI_RCV_CPLUR_WITH_EP_ERR 21 21
	MAX_PAYLOAD_SIZE_MODE 24 24
	PRIV_MAX_PAYLOAD_SIZE 25 27
	MAX_READ_REQUEST_SIZE_MODE 28 28
	PRIV_MAX_READ_REQUEST_SIZE 29 31
regRCC_DEV0_2_RCC_CMN_LINK_CNTL 0 0x8dfe 5 0 8
	BLOCK_PME_ON_L0S_DIS 0 0
	BLOCK_PME_ON_L1_DIS 1 1
	BLOCK_PME_ON_LDN_DIS 2 2
	PM_L1_IDLE_CHECK_DMA_EN 3 3
	VLINK_IN_L1LTR_TIMER 16 31
regRCC_DEV0_2_RCC_DEV0_LINK_CNTL 0 0x8dfd 4 0 8
	LINK_DOWN_EXIT 0 0
	LINK_DOWN_ENTRY 8 8
	SWUS_SRB_RST_TLS_DIS 16 16
	SWUS_LDN_RST_TLS_DIS 17 17
regRCC_DEV0_2_RCC_EP_REQUESTERID_RESTORE 0 0x8dff 2 0 8
	EP_REQID_BUS 0 7
	EP_REQID_DEV 8 12
regRCC_DEV0_2_RCC_FEATURES_CONTROL_MISC 0 0x8deb 13 0 8
	INIT_PFFLR_CRS_RET_DIS 7 7
	ATC_PRG_RESP_PASID_UR_EN 8 8
	RX_IGNORE_TRANSMRD_UR 9 9
	RX_IGNORE_TRANSMWR_UR 10 10
	RX_IGNORE_ATSTRANSREQ_UR 11 11
	RX_IGNORE_PAGEREQMSG_UR 12 12
	RX_IGNORE_INVCPL_UR 13 13
	CLR_MSI_X_PENDING_WHEN_DISABLED_DIS 14 14
	CHECK_BME_ON_PENDING_PKT_GEN_DIS 15 15
	PSN_CHECK_ON_PAYLOAD_DIS 16 16
	CLR_MSI_PENDING_ON_MULTIEN_DIS 17 17
	SET_DEVICE_ERR_FOR_ECRC_EN 18 18
	HOST_POISON_FLAG_CHECK_FOR_CHAIN_DIS 19 19
regRCC_DEV0_2_RCC_LTR_LSWITCH_CNTL 0 0x8e00 1 0 8
	LSWITCH_LATENCY_VALUE 0 9
regRCC_DEV0_2_RCC_MARGIN_PARAM_CNTL0 0 0x8daa 9 0 8
	MARGINING_VOLTAGE_SUPPORTED 0 0
	MARGINING_IND_LEFTRIGHT_TIMING 1 1
	MARGINING_IND_UPDOWN_VOLTAGE 2 2
	MARGINING_IND_ERROR_SAMPLER 3 3
	MARGINING_SAMPLE_REPORTING_METHOD 4 4
	MARGINING_NUM_TIMING_STEPS 5 10
	MARGINING_MAX_TIMING_OFFSET 11 17
	MARGINING_NUM_VOLTAGE_STEPS 18 24
	MARGINING_MAX_VOLTAGE_OFFSET 25 31
regRCC_DEV0_2_RCC_MARGIN_PARAM_CNTL1 0 0x8dab 4 0 8
	MARGINING_SAMPLING_RATE_VOLTAGE 0 5
	MARGINING_SAMPLING_RATE_TIMING 6 11
	MARGINING_MAX_LANES 12 16
	MARGINING_SAMPLE_COUNT 17 23
regRCC_DEV0_2_RCC_MH_ARB_CNTL 0 0x8e01 2 0 8
	MH_ARB_MODE 0 0
	MH_ARB_FIX_PRIORITY 1 14
regRCC_DEV0_2_RCC_VDM_SUPPORT 0 0x8da9 5 0 8
	MCTP_SUPPORT 0 0
	AMPTP_SUPPORT 1 1
	OTHER_VDM_SUPPORT 2 2
	ROUTE_TO_RC_CHECK_IN_RCMODE 3 3
	ROUTE_BROADCAST_CHECK_IN_RCMODE 4 4
regRCC_DEV0_EPF0_GFXMSIX_PBA 0 0x800 4 0 4
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
	MSIX_PENDING_BITS_2 2 2
	MSIX_PENDING_BITS_3 3 3
regRCC_DEV0_EPF0_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 4
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 4
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 4
	MASK_BIT 0 0
regRCC_DEV0_EPF0_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 4
	MSG_DATA 0 31
regRCC_DEV0_EPF0_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 4
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 4
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 4
	MASK_BIT 0 0
regRCC_DEV0_EPF0_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 4
	MSG_DATA 0 31
regRCC_DEV0_EPF0_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 4
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 4
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 4
	MASK_BIT 0 0
regRCC_DEV0_EPF0_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 4
	MSG_DATA 0 31
regRCC_DEV0_EPF0_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 4
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 4
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 4
	MASK_BIT 0 0
regRCC_DEV0_EPF0_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 4
	MSG_DATA 0 31
regRCC_DEV0_EPF0_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF0_VF0_GFXMSIX_PBA 0 0x800 2 0 4
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 4
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 4
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 4
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 4
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 4
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 4
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 4
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 4
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 4
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 4
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 4
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 4
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 4
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 4
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 4
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 4
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF0_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_VF0_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_VF0_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_VF0_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_VF0_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF0_VF1_GFXMSIX_PBA 0 0x800 2 0 4
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 4
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 4
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 4
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 4
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 4
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 4
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 4
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 4
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 4
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 4
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 4
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 4
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 4
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 4
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 4
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 4
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF1_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_VF1_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_VF1_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_VF1_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_VF1_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF0_VF2_GFXMSIX_PBA 0 0x800 2 0 4
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 4
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 4
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 4
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 4
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 4
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 4
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 4
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 4
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 4
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 4
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 4
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 4
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 4
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 4
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 4
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 4
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF2_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_VF2_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_VF2_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_VF2_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_VF2_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF0_VF3_GFXMSIX_PBA 0 0x800 2 0 4
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 4
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 4
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 4
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 4
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 4
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 4
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 4
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 4
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 4
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 4
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 4
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 4
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 4
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 4
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 4
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 4
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF3_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_VF3_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_VF3_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_VF3_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_VF3_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF0_VF4_GFXMSIX_PBA 0 0x800 2 0 4
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 4
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 4
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 4
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 4
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 4
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 4
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 4
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 4
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 4
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 4
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 4
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 4
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 4
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 4
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 4
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 4
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF4_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_VF4_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_VF4_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_VF4_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_VF4_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF0_VF5_GFXMSIX_PBA 0 0x800 2 0 4
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 4
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 4
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 4
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 4
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 4
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 4
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 4
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 4
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 4
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 4
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 4
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 4
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 4
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 4
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 4
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 4
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF5_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_VF5_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_VF5_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_VF5_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_VF5_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF0_VF6_GFXMSIX_PBA 0 0x800 2 0 4
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 4
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 4
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 4
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 4
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 4
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 4
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 4
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 4
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 4
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 4
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 4
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 4
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 4
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 4
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 4
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 4
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF6_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_VF6_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_VF6_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_VF6_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_VF6_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF0_VF7_GFXMSIX_PBA 0 0x800 2 0 4
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 4
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 4
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 4
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 4
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 4
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 4
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 4
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 4
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 4
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 4
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 4
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 4
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 4
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 4
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 4
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 4
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF7_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_VF7_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_VF7_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_VF7_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_VF7_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF2_STRAP0 0 0xd100 0 0 8
regRCC_DEV0_EPF2_STRAP10 0 0xd10a 0 0 8
regRCC_DEV0_EPF2_STRAP11 0 0xd10b 0 0 8
regRCC_DEV0_EPF2_STRAP12 0 0xd10c 0 0 8
regRCC_DEV0_EPF2_STRAP13 0 0xd10d 0 0 8
regRCC_DEV0_EPF2_STRAP14 0 0xd10e 0 0 8
regRCC_DEV0_EPF2_STRAP2 0 0xd102 0 0 8
regRCC_DEV0_EPF2_STRAP20 0 0xd114 0 0 8
regRCC_DEV0_EPF2_STRAP3 0 0xd103 0 0 8
regRCC_DEV0_EPF2_STRAP4 0 0xd104 0 0 8
regRCC_DEV0_EPF2_STRAP5 0 0xd105 0 0 8
regRCC_DEV0_EPF2_STRAP6 0 0xd106 0 0 8
regRCC_DEV0_EPF2_STRAP7 0 0xd107 0 0 8
regRCC_DEV0_EPF3_STRAP0 0 0xd180 0 0 8
regRCC_DEV0_EPF3_STRAP10 0 0xd18a 0 0 8
regRCC_DEV0_EPF3_STRAP11 0 0xd18b 0 0 8
regRCC_DEV0_EPF3_STRAP12 0 0xd18c 0 0 8
regRCC_DEV0_EPF3_STRAP13 0 0xd18d 0 0 8
regRCC_DEV0_EPF3_STRAP14 0 0xd18e 0 0 8
regRCC_DEV0_EPF3_STRAP2 0 0xd182 0 0 8
regRCC_DEV0_EPF3_STRAP20 0 0xd194 0 0 8
regRCC_DEV0_EPF3_STRAP3 0 0xd183 0 0 8
regRCC_DEV0_EPF3_STRAP4 0 0xd184 0 0 8
regRCC_DEV0_EPF3_STRAP5 0 0xd185 0 0 8
regRCC_DEV0_EPF3_STRAP6 0 0xd186 0 0 8
regRCC_DEV0_EPF3_STRAP7 0 0xd187 0 0 8
regRCC_DEV0_EPF4_STRAP0 0 0xd200 0 0 8
regRCC_DEV0_EPF4_STRAP13 0 0xd20d 0 0 8
regRCC_DEV0_EPF4_STRAP14 0 0xd20e 0 0 8
regRCC_DEV0_EPF4_STRAP2 0 0xd202 0 0 8
regRCC_DEV0_EPF4_STRAP3 0 0xd203 0 0 8
regRCC_DEV0_EPF4_STRAP4 0 0xd204 0 0 8
regRCC_DEV0_EPF4_STRAP5 0 0xd205 0 0 8
regRCC_DEV0_EPF4_STRAP6 0 0xd206 0 0 8
regRCC_DEV0_EPF4_STRAP7 0 0xd207 0 0 8
regRCC_DEV0_EPF5_STRAP0 0 0xd280 0 0 8
regRCC_DEV0_EPF5_STRAP13 0 0xd28d 0 0 8
regRCC_DEV0_EPF5_STRAP14 0 0xd28e 0 0 8
regRCC_DEV0_EPF5_STRAP2 0 0xd282 0 0 8
regRCC_DEV0_EPF5_STRAP3 0 0xd283 0 0 8
regRCC_DEV0_EPF5_STRAP4 0 0xd284 0 0 8
regRCC_DEV0_EPF5_STRAP5 0 0xd285 0 0 8
regRCC_DEV0_EPF5_STRAP6 0 0xd286 0 0 8
regRCC_DEV0_EPF5_STRAP7 0 0xd287 0 0 8
regRCC_DEV0_EPF6_STRAP0 0 0xd300 0 0 8
regRCC_DEV0_EPF6_STRAP13 0 0xd30d 0 0 8
regRCC_DEV0_EPF6_STRAP14 0 0xd30e 0 0 8
regRCC_DEV0_EPF6_STRAP2 0 0xd302 0 0 8
regRCC_DEV0_EPF6_STRAP3 0 0xd303 0 0 8
regRCC_DEV0_EPF6_STRAP4 0 0xd304 0 0 8
regRCC_DEV0_EPF6_STRAP5 0 0xd305 0 0 8
regRCC_DEV0_EPF6_STRAP6 0 0xd306 0 0 8
regRCC_DEV0_EPF7_STRAP0 0 0xd380 0 0 8
regRCC_DEV0_EPF7_STRAP13 0 0xd38d 0 0 8
regRCC_DEV0_EPF7_STRAP14 0 0xd38e 0 0 8
regRCC_DEV0_EPF7_STRAP2 0 0xd382 0 0 8
regRCC_DEV0_EPF7_STRAP3 0 0xd383 0 0 8
regRCC_DEV0_EPF7_STRAP4 0 0xd384 0 0 8
regRCC_DEV0_EPF7_STRAP5 0 0xd385 0 0 8
regRCC_DEV0_EPF7_STRAP6 0 0xd386 0 0 8
regRCC_DEV0_EPF7_STRAP7 0 0xd387 0 0 8
regRCC_DEV1_EPF0_STRAP0 0 0xd400 0 0 8
regRCC_DEV1_EPF0_STRAP13 0 0xd40d 0 0 8
regRCC_DEV1_EPF0_STRAP14 0 0xd40e 0 0 8
regRCC_DEV1_EPF0_STRAP2 0 0xd402 0 0 8
regRCC_DEV1_EPF0_STRAP3 0 0xd403 0 0 8
regRCC_DEV1_EPF0_STRAP4 0 0xd404 0 0 8
regRCC_DEV1_EPF0_STRAP5 0 0xd405 0 0 8
regRCC_DEV1_EPF0_STRAP6 0 0xd406 0 0 8
regRCC_DEV1_EPF0_STRAP7 0 0xd407 0 0 8
regRCC_DEV1_EPF1_STRAP0 0 0xd480 0 0 8
regRCC_DEV1_EPF1_STRAP13 0 0xd48d 0 0 8
regRCC_DEV1_EPF1_STRAP14 0 0xd48e 0 0 8
regRCC_DEV1_EPF1_STRAP2 0 0xd482 0 0 8
regRCC_DEV1_EPF1_STRAP3 0 0xd483 0 0 8
regRCC_DEV1_EPF1_STRAP4 0 0xd484 0 0 8
regRCC_DEV1_EPF1_STRAP5 0 0xd485 0 0 8
regRCC_DEV1_EPF1_STRAP6 0 0xd486 0 0 8
regRCC_DEV1_EPF1_STRAP7 0 0xd487 0 0 8
regRCC_DEV1_PORT_STRAP0 0 0xc480 0 0 8
regRCC_DEV1_PORT_STRAP1 0 0xc481 0 0 8
regRCC_DEV1_PORT_STRAP10 0 0xc48a 0 0 8
regRCC_DEV1_PORT_STRAP11 0 0xc48b 0 0 8
regRCC_DEV1_PORT_STRAP12 0 0xc48c 0 0 8
regRCC_DEV1_PORT_STRAP13 0 0xc48d 0 0 8
regRCC_DEV1_PORT_STRAP14 0 0xc48e 0 0 8
regRCC_DEV1_PORT_STRAP2 0 0xc482 0 0 8
regRCC_DEV1_PORT_STRAP3 0 0xc483 0 0 8
regRCC_DEV1_PORT_STRAP4 0 0xc484 0 0 8
regRCC_DEV1_PORT_STRAP5 0 0xc485 0 0 8
regRCC_DEV1_PORT_STRAP6 0 0xc486 0 0 8
regRCC_DEV1_PORT_STRAP7 0 0xc487 0 0 8
regRCC_DEV1_PORT_STRAP8 0 0xc488 0 0 8
regRCC_DEV1_PORT_STRAP9 0 0xc489 0 0 8
regRCC_DEV2_EPF0_STRAP0 0 0xd800 0 0 8
regRCC_DEV2_EPF0_STRAP13 0 0xd80d 0 0 8
regRCC_DEV2_EPF0_STRAP14 0 0xd80e 0 0 8
regRCC_DEV2_EPF0_STRAP2 0 0xd802 0 0 8
regRCC_DEV2_EPF0_STRAP3 0 0xd803 0 0 8
regRCC_DEV2_EPF0_STRAP4 0 0xd804 0 0 8
regRCC_DEV2_EPF0_STRAP5 0 0xd805 0 0 8
regRCC_DEV2_EPF0_STRAP6 0 0xd806 0 0 8
regRCC_DEV2_EPF0_STRAP7 0 0xd807 0 0 8
regRCC_DEV2_EPF1_STRAP0 0 0xd880 0 0 8
regRCC_DEV2_EPF1_STRAP13 0 0xd88d 0 0 8
regRCC_DEV2_EPF1_STRAP14 0 0xd88e 0 0 8
regRCC_DEV2_EPF1_STRAP2 0 0xd882 0 0 8
regRCC_DEV2_EPF1_STRAP3 0 0xd883 0 0 8
regRCC_DEV2_EPF1_STRAP4 0 0xd884 0 0 8
regRCC_DEV2_EPF1_STRAP5 0 0xd885 0 0 8
regRCC_DEV2_EPF1_STRAP6 0 0xd886 0 0 8
regRCC_DEV2_EPF2_STRAP0 0 0xd900 0 0 8
regRCC_DEV2_EPF2_STRAP13 0 0xd90d 0 0 8
regRCC_DEV2_EPF2_STRAP14 0 0xd90e 0 0 8
regRCC_DEV2_EPF2_STRAP2 0 0xd902 0 0 8
regRCC_DEV2_EPF2_STRAP3 0 0xd903 0 0 8
regRCC_DEV2_EPF2_STRAP4 0 0xd904 0 0 8
regRCC_DEV2_EPF2_STRAP5 0 0xd905 0 0 8
regRCC_DEV2_EPF2_STRAP6 0 0xd906 0 0 8
regRCC_DEV2_PORT_STRAP0 0 0xc500 0 0 8
regRCC_DEV2_PORT_STRAP1 0 0xc501 0 0 8
regRCC_DEV2_PORT_STRAP10 0 0xc50a 0 0 8
regRCC_DEV2_PORT_STRAP11 0 0xc50b 0 0 8
regRCC_DEV2_PORT_STRAP12 0 0xc50c 0 0 8
regRCC_DEV2_PORT_STRAP13 0 0xc50d 0 0 8
regRCC_DEV2_PORT_STRAP14 0 0xc50e 0 0 8
regRCC_DEV2_PORT_STRAP2 0 0xc502 0 0 8
regRCC_DEV2_PORT_STRAP3 0 0xc503 0 0 8
regRCC_DEV2_PORT_STRAP4 0 0xc504 0 0 8
regRCC_DEV2_PORT_STRAP5 0 0xc505 0 0 8
regRCC_DEV2_PORT_STRAP6 0 0xc506 0 0 8
regRCC_DEV2_PORT_STRAP7 0 0xc507 0 0 8
regRCC_DEV2_PORT_STRAP8 0 0xc508 0 0 8
regRCC_DEV2_PORT_STRAP9 0 0xc509 0 0 8
regRCC_DWNP_DEV0_0_LTR_MSG_INFO_FROM_EP 0 0x71 1 0 2
	LTR_MSG_INFO_FROM_EP 0 31
regRCC_DWNP_DEV0_0_PCIEP_STRAP_MISC 0 0x70 1 0 2
	STRAP_MULTI_FUNC_EN 10 10
regRCC_DWNP_DEV0_0_PCIE_ERR_CNTL 0 0x6c 7 0 2
	ERR_REPORTING_DIS 0 0
	AER_HDR_LOG_TIMEOUT 8 10
	AER_HDR_LOG_F0_TIMER_EXPIRED 11 11
	SEND_ERR_MSG_IMMEDIATELY 17 17
	ERR_CORR_RCVD_CLR 18 18
	NONFATAL_ERR_RCVD_CLR 19 19
	FATAL_ERR_RCVD_CLR 20 20
regRCC_DWNP_DEV0_0_PCIE_LC_CNTL2 0 0x6f 2 0 2
	DL_STATE_CHANGED_NOTIFICATION_DIS 0 0
	LC_LINK_BW_NOTIFICATION_DIS 27 27
regRCC_DWNP_DEV0_0_PCIE_LC_SPEED_CNTL 0 0x6e 4 0 2
	LC_GEN2_EN_STRAP 0 0
	LC_GEN3_EN_STRAP 1 1
	LC_GEN4_EN_STRAP 2 2
	LC_GEN5_EN_STRAP 3 3
regRCC_DWNP_DEV0_0_PCIE_RX_CNTL 0 0x6d 5 0 2
	RX_IGNORE_MAX_PAYLOAD_ERR 8 8
	RX_IGNORE_TC_ERR_DN 9 9
	RX_PCIE_CPL_TIMEOUT_DIS 20 20
	RX_IGNORE_SHORTPREFIX_ERR_DN 21 21
	RX_RCB_FLR_TIMEOUT_DIS 27 27
regRCC_DWNP_DEV0_1_LTR_MSG_INFO_FROM_EP 0 0xc47a 1 0 8
	LTR_MSG_INFO_FROM_EP 0 31
regRCC_DWNP_DEV0_1_PCIEP_STRAP_MISC 0 0xc479 1 0 8
	STRAP_MULTI_FUNC_EN 10 10
regRCC_DWNP_DEV0_1_PCIE_ERR_CNTL 0 0xc475 7 0 8
	ERR_REPORTING_DIS 0 0
	AER_HDR_LOG_TIMEOUT 8 10
	AER_HDR_LOG_F0_TIMER_EXPIRED 11 11
	SEND_ERR_MSG_IMMEDIATELY 17 17
	ERR_CORR_RCVD_CLR 18 18
	NONFATAL_ERR_RCVD_CLR 19 19
	FATAL_ERR_RCVD_CLR 20 20
regRCC_DWNP_DEV0_1_PCIE_LC_CNTL2 0 0xc478 2 0 8
	DL_STATE_CHANGED_NOTIFICATION_DIS 0 0
	LC_LINK_BW_NOTIFICATION_DIS 27 27
regRCC_DWNP_DEV0_1_PCIE_LC_SPEED_CNTL 0 0xc477 4 0 8
	LC_GEN2_EN_STRAP 0 0
	LC_GEN3_EN_STRAP 1 1
	LC_GEN4_EN_STRAP 2 2
	LC_GEN5_EN_STRAP 3 3
regRCC_DWNP_DEV0_1_PCIE_RX_CNTL 0 0xc476 5 0 8
	RX_IGNORE_MAX_PAYLOAD_ERR 8 8
	RX_IGNORE_TC_ERR_DN 9 9
	RX_PCIE_CPL_TIMEOUT_DIS 20 20
	RX_IGNORE_SHORTPREFIX_ERR_DN 21 21
	RX_RCB_FLR_TIMEOUT_DIS 27 27
regRCC_DWNP_DEV0_2_LTR_MSG_INFO_FROM_EP 0 0x8d91 1 0 8
	LTR_MSG_INFO_FROM_EP 0 31
regRCC_DWNP_DEV0_2_PCIEP_STRAP_MISC 0 0x8d90 1 0 8
	STRAP_MULTI_FUNC_EN 10 10
regRCC_DWNP_DEV0_2_PCIE_ERR_CNTL 0 0x8d8c 7 0 8
	ERR_REPORTING_DIS 0 0
	AER_HDR_LOG_TIMEOUT 8 10
	AER_HDR_LOG_F0_TIMER_EXPIRED 11 11
	SEND_ERR_MSG_IMMEDIATELY 17 17
	ERR_CORR_RCVD_CLR 18 18
	NONFATAL_ERR_RCVD_CLR 19 19
	FATAL_ERR_RCVD_CLR 20 20
regRCC_DWNP_DEV0_2_PCIE_LC_CNTL2 0 0x8d8f 2 0 8
	DL_STATE_CHANGED_NOTIFICATION_DIS 0 0
	LC_LINK_BW_NOTIFICATION_DIS 27 27
regRCC_DWNP_DEV0_2_PCIE_LC_SPEED_CNTL 0 0x8d8e 4 0 8
	LC_GEN2_EN_STRAP 0 0
	LC_GEN3_EN_STRAP 1 1
	LC_GEN4_EN_STRAP 2 2
	LC_GEN5_EN_STRAP 3 3
regRCC_DWNP_DEV0_2_PCIE_RX_CNTL 0 0x8d8d 5 0 8
	RX_IGNORE_MAX_PAYLOAD_ERR 8 8
	RX_IGNORE_TC_ERR_DN 9 9
	RX_PCIE_CPL_TIMEOUT_DIS 20 20
	RX_IGNORE_SHORTPREFIX_ERR_DN 21 21
	RX_RCB_FLR_TIMEOUT_DIS 27 27
regRCC_DWN_DEV0_0_DN_PCIE_BUS_CNTL 0 0x66 2 0 2
	IMMEDIATE_PMI_DIS 7 7
	AER_CPL_TIMEOUT_RO_DIS_SWDN 8 8
regRCC_DWN_DEV0_0_DN_PCIE_CFG_CNTL 0 0x67 5 0 2
	CFG_EN_DEC_TO_HIDDEN_REG 0 0
	CFG_EN_DEC_TO_GEN2_HIDDEN_REG 1 1
	CFG_EN_DEC_TO_GEN3_HIDDEN_REG 2 2
	CFG_EN_DEC_TO_GEN4_HIDDEN_REG 3 3
	CFG_EN_DEC_TO_GEN5_HIDDEN_REG 4 4
regRCC_DWN_DEV0_0_DN_PCIE_CNTL 0 0x63 3 0 2
	HWINIT_WR_LOCK 0 0
	UR_ERR_REPORT_DIS_DN 7 7
	RX_IGNORE_LTR_MSG_UR 30 30
regRCC_DWN_DEV0_0_DN_PCIE_CONFIG_CNTL 0 0x64 1 0 2
	CI_EXTENDED_TAG_EN_OVERRIDE 25 26
regRCC_DWN_DEV0_0_DN_PCIE_RESERVED 0 0x60 1 0 2
	PCIE_RESERVED 0 31
regRCC_DWN_DEV0_0_DN_PCIE_RX_CNTL2 0 0x65 1 0 2
	FLR_EXTEND_MODE 28 30
regRCC_DWN_DEV0_0_DN_PCIE_SCRATCH 0 0x61 1 0 2
	PCIE_SCRATCH 0 31
regRCC_DWN_DEV0_0_DN_PCIE_STRAP_F0 0 0x68 3 0 2
	STRAP_F0_EN 0 0
	STRAP_F0_MC_EN 17 17
	STRAP_F0_MSI_MULTI_CAP 21 23
regRCC_DWN_DEV0_0_DN_PCIE_STRAP_MISC 0 0x69 2 0 2
	STRAP_CLK_PM_EN 24 24
	STRAP_MST_ADR64_EN 29 29
regRCC_DWN_DEV0_0_DN_PCIE_STRAP_MISC2 0 0x6a 1 0 2
	STRAP_MSTCPL_TIMEOUT_EN 2 2
regRCC_DWN_DEV0_1_DN_PCIE_BUS_CNTL 0 0xc46e 2 0 8
	IMMEDIATE_PMI_DIS 7 7
	AER_CPL_TIMEOUT_RO_DIS_SWDN 8 8
regRCC_DWN_DEV0_1_DN_PCIE_CFG_CNTL 0 0xc46f 5 0 8
	CFG_EN_DEC_TO_HIDDEN_REG 0 0
	CFG_EN_DEC_TO_GEN2_HIDDEN_REG 1 1
	CFG_EN_DEC_TO_GEN3_HIDDEN_REG 2 2
	CFG_EN_DEC_TO_GEN4_HIDDEN_REG 3 3
	CFG_EN_DEC_TO_GEN5_HIDDEN_REG 4 4
regRCC_DWN_DEV0_1_DN_PCIE_CNTL 0 0xc46b 3 0 8
	HWINIT_WR_LOCK 0 0
	UR_ERR_REPORT_DIS_DN 7 7
	RX_IGNORE_LTR_MSG_UR 30 30
regRCC_DWN_DEV0_1_DN_PCIE_CONFIG_CNTL 0 0xc46c 1 0 8
	CI_EXTENDED_TAG_EN_OVERRIDE 25 26
regRCC_DWN_DEV0_1_DN_PCIE_RESERVED 0 0xc468 1 0 8
	PCIE_RESERVED 0 31
regRCC_DWN_DEV0_1_DN_PCIE_RX_CNTL2 0 0xc46d 1 0 8
	FLR_EXTEND_MODE 28 30
regRCC_DWN_DEV0_1_DN_PCIE_SCRATCH 0 0xc469 1 0 8
	PCIE_SCRATCH 0 31
regRCC_DWN_DEV0_1_DN_PCIE_STRAP_F0 0 0xc470 3 0 8
	STRAP_F0_EN 0 0
	STRAP_F0_MC_EN 17 17
	STRAP_F0_MSI_MULTI_CAP 21 23
regRCC_DWN_DEV0_1_DN_PCIE_STRAP_MISC 0 0xc471 2 0 8
	STRAP_CLK_PM_EN 24 24
	STRAP_MST_ADR64_EN 29 29
regRCC_DWN_DEV0_1_DN_PCIE_STRAP_MISC2 0 0xc472 1 0 8
	STRAP_MSTCPL_TIMEOUT_EN 2 2
regRCC_DWN_DEV0_2_DN_PCIE_BUS_CNTL 0 0x8d86 2 0 8
	IMMEDIATE_PMI_DIS 7 7
	AER_CPL_TIMEOUT_RO_DIS_SWDN 8 8
regRCC_DWN_DEV0_2_DN_PCIE_CFG_CNTL 0 0x8d87 5 0 8
	CFG_EN_DEC_TO_HIDDEN_REG 0 0
	CFG_EN_DEC_TO_GEN2_HIDDEN_REG 1 1
	CFG_EN_DEC_TO_GEN3_HIDDEN_REG 2 2
	CFG_EN_DEC_TO_GEN4_HIDDEN_REG 3 3
	CFG_EN_DEC_TO_GEN5_HIDDEN_REG 4 4
regRCC_DWN_DEV0_2_DN_PCIE_CNTL 0 0x8d83 3 0 8
	HWINIT_WR_LOCK 0 0
	UR_ERR_REPORT_DIS_DN 7 7
	RX_IGNORE_LTR_MSG_UR 30 30
regRCC_DWN_DEV0_2_DN_PCIE_CONFIG_CNTL 0 0x8d84 1 0 8
	CI_EXTENDED_TAG_EN_OVERRIDE 25 26
regRCC_DWN_DEV0_2_DN_PCIE_RESERVED 0 0x8d80 1 0 8
	PCIE_RESERVED 0 31
regRCC_DWN_DEV0_2_DN_PCIE_RX_CNTL2 0 0x8d85 1 0 8
	FLR_EXTEND_MODE 28 30
regRCC_DWN_DEV0_2_DN_PCIE_SCRATCH 0 0x8d81 1 0 8
	PCIE_SCRATCH 0 31
regRCC_DWN_DEV0_2_DN_PCIE_STRAP_F0 0 0x8d88 3 0 8
	STRAP_F0_EN 0 0
	STRAP_F0_MC_EN 17 17
	STRAP_F0_MSI_MULTI_CAP 21 23
regRCC_DWN_DEV0_2_DN_PCIE_STRAP_MISC 0 0x8d89 2 0 8
	STRAP_CLK_PM_EN 24 24
	STRAP_MST_ADR64_EN 29 29
regRCC_DWN_DEV0_2_DN_PCIE_STRAP_MISC2 0 0x8d8a 1 0 8
	STRAP_MSTCPL_TIMEOUT_EN 2 2
regRCC_EP_DEV0_0_EP_PCIEP_RESERVED 0 0x53 1 0 2
	PCIEP_RESERVED 0 31
regRCC_EP_DEV0_0_EP_PCIE_BUS_CNTL 0 0x46 1 0 2
	IMMEDIATE_PMI_DIS 7 7
regRCC_EP_DEV0_0_EP_PCIE_CFG_CNTL 0 0x47 5 0 2
	CFG_EN_DEC_TO_HIDDEN_REG 0 0
	CFG_EN_DEC_TO_GEN2_HIDDEN_REG 1 1
	CFG_EN_DEC_TO_GEN3_HIDDEN_REG 2 2
	CFG_EN_DEC_TO_GEN4_HIDDEN_REG 3 3
	CFG_EN_DEC_TO_GEN5_HIDDEN_REG 4 4
regRCC_EP_DEV0_0_EP_PCIE_CNTL 0 0x42 3 0 2
	UR_ERR_REPORT_DIS 7 7
	PCIE_MALFORM_ATOMIC_OPS 8 8
	RX_IGNORE_LTR_MSG_UR 30 30
regRCC_EP_DEV0_0_EP_PCIE_ERR_CNTL 0 0x57 12 0 2
	ERR_REPORTING_DIS 0 0
	AER_HDR_LOG_TIMEOUT 8 10
	SEND_ERR_MSG_IMMEDIATELY 17 17
	STRAP_POISONED_ADVISORY_NONFATAL 18 18
	AER_HDR_LOG_F0_TIMER_EXPIRED 24 24
	AER_HDR_LOG_F1_TIMER_EXPIRED 25 25
	AER_HDR_LOG_F2_TIMER_EXPIRED 26 26
	AER_HDR_LOG_F3_TIMER_EXPIRED 27 27
	AER_HDR_LOG_F4_TIMER_EXPIRED 28 28
	AER_HDR_LOG_F5_TIMER_EXPIRED 29 29
	AER_HDR_LOG_F6_TIMER_EXPIRED 30 30
	AER_HDR_LOG_F7_TIMER_EXPIRED 31 31
regRCC_EP_DEV0_0_EP_PCIE_F0_DPA_CAP 0 0x4f 4 0 2
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
regRCC_EP_DEV0_0_EP_PCIE_F0_DPA_CNTL 0 0x50 2 0 2
	SUBSTATE_STATUS 0 4
	DPA_COMPLIANCE_MODE 8 8
regRCC_EP_DEV0_0_EP_PCIE_F0_DPA_LATENCY_INDICATOR 0 0x50 1 0 2
	TRANS_LAT_INDICATOR_BITS 0 7
regRCC_EP_DEV0_0_EP_PCIE_INT_CNTL 0 0x43 6 0 2
	CORR_ERR_INT_EN 0 0
	NON_FATAL_ERR_INT_EN 1 1
	FATAL_ERR_INT_EN 2 2
	USR_DETECTED_INT_EN 3 3
	MISC_ERR_INT_EN 4 4
	POWER_STATE_CHG_INT_EN 6 6
regRCC_EP_DEV0_0_EP_PCIE_INT_STATUS 0 0x44 7 0 2
	CORR_ERR_INT_STATUS 0 0
	NON_FATAL_ERR_INT_STATUS 1 1
	FATAL_ERR_INT_STATUS 2 2
	USR_DETECTED_INT_STATUS 3 3
	MISC_ERR_INT_STATUS 4 4
	POWER_STATE_CHG_INT_STATUS 6 6
	POWER_STATE_CHG_INT_STATUS_F0 7 7
regRCC_EP_DEV0_0_EP_PCIE_LC_SPEED_CNTL 0 0x59 4 0 2
	LC_GEN2_EN_STRAP 0 0
	LC_GEN3_EN_STRAP 1 1
	LC_GEN4_EN_STRAP 2 2
	LC_GEN5_EN_STRAP 3 3
regRCC_EP_DEV0_0_EP_PCIE_PME_CONTROL 0 0x52 1 0 2
	PME_SERVICE_TIMER 0 4
regRCC_EP_DEV0_0_EP_PCIE_RX_CNTL 0 0x58 8 0 2
	RX_IGNORE_MAX_PAYLOAD_ERR 8 8
	RX_IGNORE_TC_ERR 9 9
	RX_PCIE_CPL_TIMEOUT_DIS 20 20
	RX_IGNORE_SHORTPREFIX_ERR 21 21
	RX_IGNORE_MAXPREFIX_ERR 22 22
	RX_IGNORE_INVALIDPASID_ERR 24 24
	RX_IGNORE_NOT_PASID_UR 25 25
	RX_TPH_DIS 26 26
regRCC_EP_DEV0_0_EP_PCIE_RX_CNTL2 0 0x45 1 0 2
	RX_IGNORE_EP_INVALIDPASID_UR 0 0
regRCC_EP_DEV0_0_EP_PCIE_SCRATCH 0 0x40 1 0 2
	PCIE_SCRATCH 0 31
regRCC_EP_DEV0_0_EP_PCIE_STRAP_MISC 0 0x4c 1 0 2
	STRAP_MST_ADR64_EN 29 29
regRCC_EP_DEV0_0_EP_PCIE_STRAP_MISC2 0 0x4d 1 0 2
	STRAP_TPH_SUPPORTED 4 4
regRCC_EP_DEV0_0_EP_PCIE_TX_CNTL 0 0x55 5 0 2
	TX_SNR_OVERRIDE 10 11
	TX_RO_OVERRIDE 12 13
	TX_F0_TPH_DIS 24 24
	TX_F1_TPH_DIS 25 25
	TX_F2_TPH_DIS 26 26
regRCC_EP_DEV0_0_EP_PCIE_TX_LTR_CNTL 0 0x49 10 0 2
	LTR_PRIV_S_SHORT_VALUE 0 2
	LTR_PRIV_S_LONG_VALUE 3 5
	LTR_PRIV_S_REQUIREMENT 6 6
	LTR_PRIV_NS_SHORT_VALUE 7 9
	LTR_PRIV_NS_LONG_VALUE 10 12
	LTR_PRIV_NS_REQUIREMENT 13 13
	LTR_PRIV_MSG_DIS_IN_PM_NON_D0 14 14
	LTR_PRIV_RST_LTR_IN_DL_DOWN 15 15
	TX_CHK_FC_FOR_L1 16 16
	LTR_DSTATE_USING_WDATA_EN 17 17
regRCC_EP_DEV0_0_EP_PCIE_TX_REQUESTER_ID 0 0x56 3 0 2
	TX_REQUESTER_ID_FUNCTION 0 2
	TX_REQUESTER_ID_DEVICE 3 7
	TX_REQUESTER_ID_BUS 8 15
regRCC_EP_DEV0_0_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0 0 0x50 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1 0 0x51 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2 0 0x51 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3 0 0x51 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4 0 0x51 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5 0 0x52 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6 0 0x52 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7 0 0x52 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_0 0 0x4a 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_1 0 0x4a 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_2 0 0x4a 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_3 0 0x4a 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_4 0 0x4b 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_5 0 0x4b 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_6 0 0x4b 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_7 0 0x4b 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_EP_PCIEP_RESERVED 0 0xc45d 1 0 8
	PCIEP_RESERVED 0 31
regRCC_EP_DEV0_1_EP_PCIE_BUS_CNTL 0 0xc452 1 0 8
	IMMEDIATE_PMI_DIS 7 7
regRCC_EP_DEV0_1_EP_PCIE_CFG_CNTL 0 0xc453 5 0 8
	CFG_EN_DEC_TO_HIDDEN_REG 0 0
	CFG_EN_DEC_TO_GEN2_HIDDEN_REG 1 1
	CFG_EN_DEC_TO_GEN3_HIDDEN_REG 2 2
	CFG_EN_DEC_TO_GEN4_HIDDEN_REG 3 3
	CFG_EN_DEC_TO_GEN5_HIDDEN_REG 4 4
regRCC_EP_DEV0_1_EP_PCIE_CNTL 0 0xc44e 3 0 8
	UR_ERR_REPORT_DIS 7 7
	PCIE_MALFORM_ATOMIC_OPS 8 8
	RX_IGNORE_LTR_MSG_UR 30 30
regRCC_EP_DEV0_1_EP_PCIE_ERR_CNTL 0 0xc461 12 0 8
	ERR_REPORTING_DIS 0 0
	AER_HDR_LOG_TIMEOUT 8 10
	SEND_ERR_MSG_IMMEDIATELY 17 17
	STRAP_POISONED_ADVISORY_NONFATAL 18 18
	AER_HDR_LOG_F0_TIMER_EXPIRED 24 24
	AER_HDR_LOG_F1_TIMER_EXPIRED 25 25
	AER_HDR_LOG_F2_TIMER_EXPIRED 26 26
	AER_HDR_LOG_F3_TIMER_EXPIRED 27 27
	AER_HDR_LOG_F4_TIMER_EXPIRED 28 28
	AER_HDR_LOG_F5_TIMER_EXPIRED 29 29
	AER_HDR_LOG_F6_TIMER_EXPIRED 30 30
	AER_HDR_LOG_F7_TIMER_EXPIRED 31 31
regRCC_EP_DEV0_1_EP_PCIE_F0_DPA_CAP 0 0xc457 4 0 8
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
regRCC_EP_DEV0_1_EP_PCIE_F0_DPA_CNTL 0 0xc458 2 0 8
	SUBSTATE_STATUS 0 4
	DPA_COMPLIANCE_MODE 8 8
regRCC_EP_DEV0_1_EP_PCIE_F0_DPA_LATENCY_INDICATOR 0 0xc458 1 0 8
	TRANS_LAT_INDICATOR_BITS 0 7
regRCC_EP_DEV0_1_EP_PCIE_INT_CNTL 0 0xc44f 6 0 8
	CORR_ERR_INT_EN 0 0
	NON_FATAL_ERR_INT_EN 1 1
	FATAL_ERR_INT_EN 2 2
	USR_DETECTED_INT_EN 3 3
	MISC_ERR_INT_EN 4 4
	POWER_STATE_CHG_INT_EN 6 6
regRCC_EP_DEV0_1_EP_PCIE_INT_STATUS 0 0xc450 7 0 8
	CORR_ERR_INT_STATUS 0 0
	NON_FATAL_ERR_INT_STATUS 1 1
	FATAL_ERR_INT_STATUS 2 2
	USR_DETECTED_INT_STATUS 3 3
	MISC_ERR_INT_STATUS 4 4
	POWER_STATE_CHG_INT_STATUS 6 6
	POWER_STATE_CHG_INT_STATUS_F0 7 7
regRCC_EP_DEV0_1_EP_PCIE_LC_SPEED_CNTL 0 0xc463 4 0 8
	LC_GEN2_EN_STRAP 0 0
	LC_GEN3_EN_STRAP 1 1
	LC_GEN4_EN_STRAP 2 2
	LC_GEN5_EN_STRAP 3 3
regRCC_EP_DEV0_1_EP_PCIE_PME_CONTROL 0 0xc45c 1 0 8
	PME_SERVICE_TIMER 0 4
regRCC_EP_DEV0_1_EP_PCIE_RX_CNTL 0 0xc462 8 0 8
	RX_IGNORE_MAX_PAYLOAD_ERR 8 8
	RX_IGNORE_TC_ERR 9 9
	RX_PCIE_CPL_TIMEOUT_DIS 20 20
	RX_IGNORE_SHORTPREFIX_ERR 21 21
	RX_IGNORE_MAXPREFIX_ERR 22 22
	RX_IGNORE_INVALIDPASID_ERR 24 24
	RX_IGNORE_NOT_PASID_UR 25 25
	RX_TPH_DIS 26 26
regRCC_EP_DEV0_1_EP_PCIE_RX_CNTL2 0 0xc451 1 0 8
	RX_IGNORE_EP_INVALIDPASID_UR 0 0
regRCC_EP_DEV0_1_EP_PCIE_SCRATCH 0 0xc44c 1 0 8
	PCIE_SCRATCH 0 31
regRCC_EP_DEV0_1_EP_PCIE_STRAP_MISC 0 0xc455 1 0 8
	STRAP_MST_ADR64_EN 29 29
regRCC_EP_DEV0_1_EP_PCIE_STRAP_MISC2 0 0xc456 1 0 8
	STRAP_TPH_SUPPORTED 4 4
regRCC_EP_DEV0_1_EP_PCIE_TX_CNTL 0 0xc45f 5 0 8
	TX_SNR_OVERRIDE 10 11
	TX_RO_OVERRIDE 12 13
	TX_F0_TPH_DIS 24 24
	TX_F1_TPH_DIS 25 25
	TX_F2_TPH_DIS 26 26
regRCC_EP_DEV0_1_EP_PCIE_TX_LTR_CNTL 0 0xc454 10 0 8
	LTR_PRIV_S_SHORT_VALUE 0 2
	LTR_PRIV_S_LONG_VALUE 3 5
	LTR_PRIV_S_REQUIREMENT 6 6
	LTR_PRIV_NS_SHORT_VALUE 7 9
	LTR_PRIV_NS_LONG_VALUE 10 12
	LTR_PRIV_NS_REQUIREMENT 13 13
	LTR_PRIV_MSG_DIS_IN_PM_NON_D0 14 14
	LTR_PRIV_RST_LTR_IN_DL_DOWN 15 15
	TX_CHK_FC_FOR_L1 16 16
	LTR_DSTATE_USING_WDATA_EN 17 17
regRCC_EP_DEV0_1_EP_PCIE_TX_REQUESTER_ID 0 0xc460 3 0 8
	TX_REQUESTER_ID_FUNCTION 0 2
	TX_REQUESTER_ID_DEVICE 3 7
	TX_REQUESTER_ID_BUS 8 15
regRCC_EP_DEV0_1_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0 0 0xc458 1 0 8
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1 0 0xc459 1 0 8
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2 0 0xc459 1 0 8
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3 0 0xc459 1 0 8
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4 0 0xc459 1 0 8
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5 0 0xc45a 1 0 8
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6 0 0xc45a 1 0 8
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7 0 0xc45a 1 0 8
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_0 0 0x8d6a 1 0 8
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_1 0 0x8d6a 1 0 8
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_2 0 0x8d6a 1 0 8
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_3 0 0x8d6a 1 0 8
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_4 0 0x8d6b 1 0 8
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_5 0 0x8d6b 1 0 8
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_6 0 0x8d6b 1 0 8
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_7 0 0x8d6b 1 0 8
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_2_EP_PCIEP_RESERVED 0 0x8d73 1 0 8
	PCIEP_RESERVED 0 31
regRCC_EP_DEV0_2_EP_PCIE_BUS_CNTL 0 0x8d66 1 0 8
	IMMEDIATE_PMI_DIS 7 7
regRCC_EP_DEV0_2_EP_PCIE_CFG_CNTL 0 0x8d67 5 0 8
	CFG_EN_DEC_TO_HIDDEN_REG 0 0
	CFG_EN_DEC_TO_GEN2_HIDDEN_REG 1 1
	CFG_EN_DEC_TO_GEN3_HIDDEN_REG 2 2
	CFG_EN_DEC_TO_GEN4_HIDDEN_REG 3 3
	CFG_EN_DEC_TO_GEN5_HIDDEN_REG 4 4
regRCC_EP_DEV0_2_EP_PCIE_CNTL 0 0x8d62 3 0 8
	UR_ERR_REPORT_DIS 7 7
	PCIE_MALFORM_ATOMIC_OPS 8 8
	RX_IGNORE_LTR_MSG_UR 30 30
regRCC_EP_DEV0_2_EP_PCIE_ERR_CNTL 0 0x8d77 12 0 8
	ERR_REPORTING_DIS 0 0
	AER_HDR_LOG_TIMEOUT 8 10
	SEND_ERR_MSG_IMMEDIATELY 17 17
	STRAP_POISONED_ADVISORY_NONFATAL 18 18
	AER_HDR_LOG_F0_TIMER_EXPIRED 24 24
	AER_HDR_LOG_F1_TIMER_EXPIRED 25 25
	AER_HDR_LOG_F2_TIMER_EXPIRED 26 26
	AER_HDR_LOG_F3_TIMER_EXPIRED 27 27
	AER_HDR_LOG_F4_TIMER_EXPIRED 28 28
	AER_HDR_LOG_F5_TIMER_EXPIRED 29 29
	AER_HDR_LOG_F6_TIMER_EXPIRED 30 30
	AER_HDR_LOG_F7_TIMER_EXPIRED 31 31
regRCC_EP_DEV0_2_EP_PCIE_F0_DPA_CAP 0 0x8d6f 4 0 8
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
regRCC_EP_DEV0_2_EP_PCIE_F0_DPA_CNTL 0 0x8d70 2 0 8
	SUBSTATE_STATUS 0 4
	DPA_COMPLIANCE_MODE 8 8
regRCC_EP_DEV0_2_EP_PCIE_F0_DPA_LATENCY_INDICATOR 0 0x8d70 1 0 8
	TRANS_LAT_INDICATOR_BITS 0 7
regRCC_EP_DEV0_2_EP_PCIE_INT_CNTL 0 0x8d63 6 0 8
	CORR_ERR_INT_EN 0 0
	NON_FATAL_ERR_INT_EN 1 1
	FATAL_ERR_INT_EN 2 2
	USR_DETECTED_INT_EN 3 3
	MISC_ERR_INT_EN 4 4
	POWER_STATE_CHG_INT_EN 6 6
regRCC_EP_DEV0_2_EP_PCIE_INT_STATUS 0 0x8d64 7 0 8
	CORR_ERR_INT_STATUS 0 0
	NON_FATAL_ERR_INT_STATUS 1 1
	FATAL_ERR_INT_STATUS 2 2
	USR_DETECTED_INT_STATUS 3 3
	MISC_ERR_INT_STATUS 4 4
	POWER_STATE_CHG_INT_STATUS 6 6
	POWER_STATE_CHG_INT_STATUS_F0 7 7
regRCC_EP_DEV0_2_EP_PCIE_LC_SPEED_CNTL 0 0x8d79 4 0 8
	LC_GEN2_EN_STRAP 0 0
	LC_GEN3_EN_STRAP 1 1
	LC_GEN4_EN_STRAP 2 2
	LC_GEN5_EN_STRAP 3 3
regRCC_EP_DEV0_2_EP_PCIE_PME_CONTROL 0 0x8d72 1 0 8
	PME_SERVICE_TIMER 0 4
regRCC_EP_DEV0_2_EP_PCIE_RX_CNTL 0 0x8d78 8 0 8
	RX_IGNORE_MAX_PAYLOAD_ERR 8 8
	RX_IGNORE_TC_ERR 9 9
	RX_PCIE_CPL_TIMEOUT_DIS 20 20
	RX_IGNORE_SHORTPREFIX_ERR 21 21
	RX_IGNORE_MAXPREFIX_ERR 22 22
	RX_IGNORE_INVALIDPASID_ERR 24 24
	RX_IGNORE_NOT_PASID_UR 25 25
	RX_TPH_DIS 26 26
regRCC_EP_DEV0_2_EP_PCIE_RX_CNTL2 0 0x8d65 1 0 8
	RX_IGNORE_EP_INVALIDPASID_UR 0 0
regRCC_EP_DEV0_2_EP_PCIE_SCRATCH 0 0x8d60 1 0 8
	PCIE_SCRATCH 0 31
regRCC_EP_DEV0_2_EP_PCIE_STRAP_MISC 0 0x8d6c 1 0 8
	STRAP_MST_ADR64_EN 29 29
regRCC_EP_DEV0_2_EP_PCIE_STRAP_MISC2 0 0x8d6d 1 0 8
	STRAP_TPH_SUPPORTED 4 4
regRCC_EP_DEV0_2_EP_PCIE_TX_CNTL 0 0x8d75 5 0 8
	TX_SNR_OVERRIDE 10 11
	TX_RO_OVERRIDE 12 13
	TX_F0_TPH_DIS 24 24
	TX_F1_TPH_DIS 25 25
	TX_F2_TPH_DIS 26 26
regRCC_EP_DEV0_2_EP_PCIE_TX_LTR_CNTL 0 0x8d69 10 0 8
	LTR_PRIV_S_SHORT_VALUE 0 2
	LTR_PRIV_S_LONG_VALUE 3 5
	LTR_PRIV_S_REQUIREMENT 6 6
	LTR_PRIV_NS_SHORT_VALUE 7 9
	LTR_PRIV_NS_LONG_VALUE 10 12
	LTR_PRIV_NS_REQUIREMENT 13 13
	LTR_PRIV_MSG_DIS_IN_PM_NON_D0 14 14
	LTR_PRIV_RST_LTR_IN_DL_DOWN 15 15
	TX_CHK_FC_FOR_L1 16 16
	LTR_DSTATE_USING_WDATA_EN 17 17
regRCC_EP_DEV0_2_EP_PCIE_TX_REQUESTER_ID 0 0x8d76 3 0 8
	TX_REQUESTER_ID_FUNCTION 0 2
	TX_REQUESTER_ID_DEVICE 3 7
	TX_REQUESTER_ID_BUS 8 15
regRCC_EP_DEV0_2_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0 0 0x8d70 1 0 8
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_2_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1 0 0x8d71 1 0 8
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_2_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2 0 0x8d71 1 0 8
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_2_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3 0 0x8d71 1 0 8
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_2_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4 0 0x8d71 1 0 8
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_2_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5 0 0x8d72 1 0 8
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_2_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6 0 0x8d72 1 0 8
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_2_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7 0 0x8d72 1 0 8
	SUBSTATE_PWR_ALLOC 0 7
regRCC_PFC_AMDGFX_RCC_PFC_AUXPWR_CNTL 0 0xd048 2 0 8
	AUX_CURRENT_OVERRIDE 0 2
	AUX_POWER_DETECTED_OVERRIDE 3 3
regRCC_PFC_AMDGFX_RCC_PFC_LTR_CNTL 0 0xd040 6 0 8
	SNOOP_LATENCY_VALUE 0 9
	SNOOP_LATENCY_SCALE 10 12
	SNOOP_REQUIREMENT 15 15
	NONSNOOP_LATENCY_VALUE 16 25
	NONSNOOP_LATENCY_SCALE 26 28
	NONSNOOP_REQUIREMENT 31 31
regRCC_PFC_AMDGFX_RCC_PFC_PME_RESTORE 0 0xd041 2 0 8
	PME_RESTORE_PME_EN 0 0
	PME_RESTORE_PME_STATUS 8 8
regRCC_PFC_AMDGFX_RCC_PFC_STICKY_RESTORE_0 0 0xd042 8 0 8
	RESTORE_PSN_ERR_STATUS 0 0
	RESTORE_CPL_TIMEOUT_STATUS 1 1
	RESTORE_CPL_ABORT_ERR_STATUS 2 2
	RESTORE_UNEXP_CPL_STATUS 3 3
	RESTORE_MAL_TLP_STATUS 4 4
	RESTORE_ECRC_ERR_STATUS 5 5
	RESTORE_UNSUPP_REQ_ERR_STATUS 6 6
	RESTORE_ADVISORY_NONFATAL_ERR_STATUS 7 7
regRCC_PFC_AMDGFX_RCC_PFC_STICKY_RESTORE_1 0 0xd043 1 0 8
	RESTORE_TLP_HDR_0 0 31
regRCC_PFC_AMDGFX_RCC_PFC_STICKY_RESTORE_2 0 0xd044 1 0 8
	RESTORE_TLP_HDR_1 0 31
regRCC_PFC_AMDGFX_RCC_PFC_STICKY_RESTORE_3 0 0xd045 1 0 8
	RESTORE_TLP_HDR_2 0 31
regRCC_PFC_AMDGFX_RCC_PFC_STICKY_RESTORE_4 0 0xd046 1 0 8
	RESTORE_TLP_HDR_3 0 31
regRCC_PFC_AMDGFX_RCC_PFC_STICKY_RESTORE_5 0 0xd047 1 0 8
	RESTORE_TLP_PREFIX 0 31
regRCC_STRAP0_RCC_BIF_STRAP0 0 0x0 25 0 2
	STRAP_GEN4_DIS 0 0
	STRAP_EXPANSION_ROM_VALIDATION_SUPPORT 1 1
	STRAP_VGA_DIS_PIN 2 2
	STRAP_MEM_AP_SIZE_PIN 3 5
	STRAP_BIOS_ROM_EN_PIN 6 6
	STRAP_PX_CAPABLE 7 7
	STRAP_BIF_KILL_GEN3 8 8
	STRAP_MSI_FIRST_BE_FULL_PAYLOAD_EN 9 9
	STRAP_NBIF_IGNORE_ERR_INFLR 10 10
	STRAP_PME_SUPPORT_COMPLIANCE_EN 11 11
	STRAP_RX_IGNORE_EP_ERR 12 12
	STRAP_RX_IGNORE_MSG_ERR 13 13
	STRAP_RX_IGNORE_MAX_PAYLOAD_ERR 14 14
	STRAP_RX_IGNORE_SHORTPREFIX_ERR_DN 15 15
	STRAP_RX_IGNORE_TC_ERR 16 16
	STRAP_RX_IGNORE_TC_ERR_DN 17 17
	STRAP_AUD_PIN 18 19
	STRAP_GEN3_DIS 24 24
	STRAP_BIF_KILL_GEN4 25 25
	STRAP_QUICKSIM_START 26 26
	STRAP_NO_RO_ENABLED_P2P_PASSING 27 27
	STRAP_IGNORE_LOCAL_PREFIX_UR_SWUS 28 28
	STRAP_CFG0_RD_VF_BUSNUM_CHK_EN 29 29
	STRAP_BIGAPU_MODE 30 30
	STRAP_LINK_DOWN_RESET_EN 31 31
regRCC_STRAP0_RCC_BIF_STRAP1 0 0x1 27 0 2
	FUSESTRAP_VALID 0 0
	ROMSTRAP_VALID 1 1
	WRITE_DISABLE 2 2
	STRAP_ECRC_INTERMEDIATE_CHK_EN 3 3
	STRAP_IGNORE_E2E_PREFIX_UR_SWUS 5 5
	STRAP_MARGINING_USES_SOFTWARE 6 6
	STRAP_MARGINING_READY 7 7
	STRAP_SWUS_APER_EN 8 8
	STRAP_SWUS_64BAR_EN 9 9
	STRAP_SWUS_AP_SIZE 10 11
	STRAP_SWUS_APER_PREFETCHABLE 12 12
	STRAP_HWREV_LSB2 13 14
	STRAP_SWREV_LSB2 15 16
	STRAP_LINK_RST_CFG_ONLY 17 17
	STRAP_BIF_IOV_LKRST_DIS 18 18
	STRAP_DLF_EN 19 19
	STRAP_PHY_16GT_EN 20 20
	STRAP_MARGIN_EN 21 21
	STRAP_BIF_PSN_UR_RPT_EN 22 22
	STRAP_BIF_SLOT_POWER_SUPPORT_EN 23 23
	STRAP_S5_REGS_ACCESS_DIS 24 24
	STRAP_S5_MMREG_WR_POSTED_EN 25 25
	STRAP_GFX_FUNC_LTR_MODE 26 26
	STRAP_GSI_SMN_POSTWR_MULTI_EN 27 28
	STRAP_DLF_EN_EP 29 29
	STRAP_AP_EN 30 30
	STRAP_AP_EN_DN 31 31
regRCC_STRAP0_RCC_BIF_STRAP2 0 0x2 15 0 2
	STRAP_PCIESWUS_INDEX_APER_RANGE 0 0
	STRAP_SUC_IND_ACCESS_DIS 3 3
	STRAP_SUM_IND_ACCESS_DIS 4 4
	STRAP_ENDP_LINKDOWN_DROP_DMA 5 5
	STRAP_SWITCH_LINKDOWN_DROP_DMA 6 6
	STRAP_SWUS_SEC_LVL_OVRD_EN 7 7
	STRAP_GMI_DNS_SDP_CLKREQ_TOGGLE_DIS 8 8
	STRAP_ACS_MSKSEV_EP_HIDE_DIS 9 9
	STRAP_CFG_PG_FW_INTERLOCK_EXIT_EN 10 11
	RESERVED_BIF_STRAP2 13 13
	STRAP_LTR_IN_ASPML1_DIS 14 14
	STRAP_GFXAZ_POWERSTATE_INTERLOCK_EN 15 15
	STRAP_PWRBRK_DEGLITCH_CYCLE 16 23
	STRAP_PWRBRK_DEGLITCH_BYPASS 24 24
	STRAP_VLINK_PMETO_LDN_EXIT_BY_LNKRST_DIS 31 31
regRCC_STRAP0_RCC_BIF_STRAP3 0 0x3 2 0 2
	STRAP_VLINK_ASPM_IDLE_TIMER 0 15
	STRAP_VLINK_PM_L1_ENTRY_TIMER 16 31
regRCC_STRAP0_RCC_BIF_STRAP4 0 0x4 2 0 2
	STRAP_VLINK_L0S_EXIT_TIMER 0 15
	STRAP_VLINK_L1_EXIT_TIMER 16 31
regRCC_STRAP0_RCC_BIF_STRAP5 0 0x5 12 0 2
	STRAP_VLINK_LDN_ENTRY_TIMER 0 15
	STRAP_VLINK_LDN_ON_SWUS_LDN_EN 16 16
	STRAP_VLINK_LDN_ON_SWUS_SECRST_EN 17 17
	STRAP_VLINK_ENTER_COMPLIANCE_DIS 18 18
	STRAP_IGNORE_PSN_ON_VDM1_DIS 19 19
	STRAP_SMN_ERR_STATUS_MASK_EN_UPS 20 20
	STRAP_REG_PROTECTION_DIS 21 21
	STRAP_SMN_ERRRSP_DATA_FORCE 22 23
	STRAP_INTERMEDIATERSP_DATA_ALLF_DATA_FORCE 24 24
	STRAP_EMER_POWER_REDUCTION_SUPPORTED 25 26
	STRAP_EMER_POWER_REDUCTION_INIT_REQ 27 27
	STRAP_PWRBRK_STATUS_TIMER 28 30
regRCC_STRAP0_RCC_BIF_STRAP6 0 0x6 3 0 2
	STRAP_GEN5_DIS 0 0
	STRAP_BIF_KILL_GEN5 1 1
	STRAP_PHY_32GT_EN 2 2
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP0 0 0x16 8 0 2
	STRAP_DEVICE_ID_DEV0_F0 0 15
	STRAP_MAJOR_REV_ID_DEV0_F0 16 19
	STRAP_MINOR_REV_ID_DEV0_F0 20 23
	STRAP_ATI_REV_ID_DEV0_F0 24 27
	STRAP_FUNC_EN_DEV0_F0 28 28
	STRAP_LEGACY_DEVICE_TYPE_EN_DEV0_F0 29 29
	STRAP_D1_SUPPORT_DEV0_F0 30 30
	STRAP_D2_SUPPORT_DEV0_F0 31 31
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP1 0 0x17 2 0 2
	STRAP_SRIOV_VF_DEVICE_ID_DEV0_F0 0 15
	STRAP_SRIOV_SUPPORTED_PAGE_SIZE_DEV0_F0 16 31
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP13 0 0x18 4 0 2
	STRAP_CLASS_CODE_PIF_DEV0_F0 0 7
	STRAP_CLASS_CODE_SUB_DEV0_F0 8 15
	STRAP_CLASS_CODE_BASE_DEV0_F0 16 23
	STRAP_SRIOV_TOTAL_VFS_DEV0_F0 24 31
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP14 0 0x19 1 0 2
	STRAP_VENDOR_ID_DEV0_F0 0 15
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP15 0 0x1a 5 0 2
	STRAP_RTR_RESET_TIME_DEV0_F0 0 11
	STRAP_RTR_DLUP_TIME_DEV0_F0 12 23
	STRAP_RTR_VALID_DEV0_F0 24 24
	STRAP_ATS_INVALIDATE_QUEUE_DEPTH_DEV0_F0 25 29
	STRAP_ATS_PAGE_ALIGNED_REQUEST_DEV0_F0 30 30
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP16 0 0x1b 2 0 2
	STRAP_RTR_FLR_TIME_DEV0_F0 0 11
	STRAP_RTR_D3HOTD0_TIME_DEV0_F0 12 23
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP17 0 0x1c 3 0 2
	STRAP_RTR_VF_RESET_TIME_DEV0_F0 0 11
	STRAP_RTR_VF_VALID_DEV0_F0 12 12
	STRAP_RTR_VF_FLR_TIME_DEV0_F0 13 24
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP18 0 0x1d 1 0 2
	STRAP_RTR_VF_D3HOTD0_TIME_DEV0_F0 0 11
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP2 0 0x1e 20 0 2
	STRAP_SRIOV_EN_DEV0_F0 0 0
	STRAP_64BAR_DIS_DEV0_F0 6 6
	STRAP_NO_SOFT_RESET_DEV0_F0 7 7
	STRAP_RESIZE_BAR_EN_DEV0_F0 8 8
	STRAP_MAX_PASID_WIDTH_DEV0_F0 9 13
	STRAP_MSI_PERVECTOR_MASK_CAP_DEV0_F0 14 14
	STRAP_ARI_EN_DEV0_F0 15 15
	STRAP_AER_EN_DEV0_F0 16 16
	STRAP_ACS_EN_DEV0_F0 17 17
	STRAP_ATS_EN_DEV0_F0 18 18
	STRAP_CPL_ABORT_ERR_EN_DEV0_F0 20 20
	STRAP_DPA_EN_DEV0_F0 21 21
	STRAP_DSN_EN_DEV0_F0 22 22
	STRAP_VC_EN_DEV0_F0 23 23
	STRAP_MSI_MULTI_CAP_DEV0_F0 24 26
	STRAP_PAGE_REQ_EN_DEV0_F0 27 27
	STRAP_PASID_EN_DEV0_F0 28 28
	STRAP_PASID_EXE_PERMISSION_SUPPORTED_DEV0_F0 29 29
	STRAP_PASID_GLOBAL_INVALIDATE_SUPPORTED_DEV0_F0 30 30
	STRAP_PASID_PRIV_MODE_SUPPORTED_DEV0_F0 31 31
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP26 0 0x1f 1 0 2
	STRAP_GPUIOV_VSEC_LENGTH_DEV0_F0 0 11
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP3 0 0x20 14 0 2
	STRAP_SUBSYS_ID_DEV0_F0 0 15
	STRAP_POISONED_ADVISORY_NONFATAL_DEV0_F0 16 16
	STRAP_PWR_EN_DEV0_F0 17 17
	STRAP_MSI_EN_DEV0_F0 18 18
	STRAP_MSI_CLR_PENDING_EN_DEV0_F0 19 19
	STRAP_MSIX_EN_DEV0_F0 20 20
	STRAP_MSIX_TABLE_BIR_DEV0_F0 21 23
	STRAP_PMC_DSI_DEV0_F0 24 24
	STRAP_ALL_MSI_EVENT_SUPPORT_EN_DEV0_F0 26 26
	STRAP_SMN_ERR_STATUS_MASK_EN_EP_DEV0_F0 27 27
	STRAP_VF_RESIZE_BAR_EN_DEV0_F0 28 28
	STRAP_CLK_PM_EN_DEV0_F0 29 29
	STRAP_TRUE_PM_STATUS_EN_DEV0_F0 30 30
	STRAP_RTR_EN_DEV0_F0 31 31
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP4 0 0x21 7 0 2
	STRAP_RESERVED_STRAP4_DEV0_F0 0 9
	STRAP_DOE_EN_DEV0_F0 10 10
	STRAP_ATOMIC_64BIT_EN_DEV0_F0 20 20
	STRAP_ATOMIC_EN_DEV0_F0 21 21
	STRAP_FLR_EN_DEV0_F0 22 22
	STRAP_PME_SUPPORT_DEV0_F0 23 27
	STRAP_INTERRUPT_PIN_DEV0_F0 28 30
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP5 0 0x22 2 0 2
	STRAP_SUBSYS_VEN_ID_DEV0_F0 0 15
	STRAP_MSI_EXT_MSG_DATA_CAP_DEV0_F0 30 30
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP8 0 0x24 13 0 2
	STRAP_DOORBELL_APER_SIZE_DEV0_F0 0 2
	STRAP_DOORBELL_BAR_DIS_DEV0_F0 3 3
	STRAP_ROM_AP_SIZE_DEV0_F0 4 6
	STRAP_IO_BAR_DIS_DEV0_F0 7 7
	STRAP_LFB_ERRMSG_EN_DEV0_F0 8 8
	STRAP_MEM_AP_SIZE_DEV0_F0 9 12
	STRAP_REG_AP_SIZE_DEV0_F0 13 15
	STRAP_VF_DOORBELL_APER_SIZE_DEV0_F0 16 18
	STRAP_VF_MEM_AP_SIZE_DEV0_F0 19 22
	STRAP_VF_REG_AP_SIZE_DEV0_F0 23 25
	STRAP_VGA_DIS_DEV0_F0 26 26
	STRAP_VF_MSI_MULTI_CAP_DEV0_F0 27 29
	STRAP_SRIOV_VF_MAPPING_MODE_DEV0_F0 30 31
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP9 0 0x25 7 0 2
	STRAP_OUTSTAND_PAGE_REQ_CAP_DEV0_F0 0 15
	STRAP_BAR_COMPLIANCE_EN_DEV0_F0 18 18
	STRAP_NBIF_ROM_BAR_DIS_CHICKEN_DEV0_F0 19 19
	STRAP_VF_REG_PROT_DIS_DEV0_F0 20 20
	STRAP_FB_ALWAYS_ON_DEV0_F0 21 21
	STRAP_FB_CPL_TYPE_SEL_DEV0_F0 22 23
	STRAP_GPUIOV_VSEC_REV_DEV0_F0 24 27
regRCC_STRAP0_RCC_DEV0_EPF1_STRAP0 0 0x26 7 0 2
	STRAP_DEVICE_ID_DEV0_F1 0 15
	STRAP_MAJOR_REV_ID_DEV0_F1 16 19
	STRAP_MINOR_REV_ID_DEV0_F1 20 23
	STRAP_FUNC_EN_DEV0_F1 28 28
	STRAP_LEGACY_DEVICE_TYPE_EN_DEV0_F1 29 29
	STRAP_D1_SUPPORT_DEV0_F1 30 30
	STRAP_D2_SUPPORT_DEV0_F1 31 31
regRCC_STRAP0_RCC_DEV0_EPF1_STRAP2 0 0x32 14 0 2
	STRAP_NO_SOFT_RESET_DEV0_F1 7 7
	STRAP_RESIZE_BAR_EN_DEV0_F1 8 8
	STRAP_MAX_PASID_WIDTH_DEV0_F1 9 13
	STRAP_MSI_PERVECTOR_MASK_CAP_DEV0_F1 14 14
	STRAP_AER_EN_DEV0_F1 16 16
	STRAP_ACS_EN_DEV0_F1 17 17
	STRAP_CPL_ABORT_ERR_EN_DEV0_F1 20 20
	STRAP_DPA_EN_DEV0_F1 21 21
	STRAP_VC_EN_DEV0_F1 23 23
	STRAP_MSI_MULTI_CAP_DEV0_F1 24 26
	STRAP_PASID_EN_DEV0_F1 28 28
	STRAP_PASID_EXE_PERMISSION_SUPPORTED_DEV0_F1 29 29
	STRAP_PASID_GLOBAL_INVALIDATE_SUPPORTED_DEV0_F1 30 30
	STRAP_PASID_PRIV_MODE_SUPPORTED_DEV0_F1 31 31
regRCC_STRAP0_RCC_DEV0_EPF1_STRAP20 0 0x33 0 0 2
regRCC_STRAP0_RCC_DEV0_EPF1_STRAP21 0 0x34 0 0 2
regRCC_STRAP0_RCC_DEV0_EPF1_STRAP22 0 0x35 0 0 2
regRCC_STRAP0_RCC_DEV0_EPF1_STRAP23 0 0x36 0 0 2
regRCC_STRAP0_RCC_DEV0_EPF1_STRAP24 0 0x37 0 0 2
regRCC_STRAP0_RCC_DEV0_EPF1_STRAP25 0 0x38 0 0 2
regRCC_STRAP0_RCC_DEV0_EPF1_STRAP3 0 0x39 12 0 2
	STRAP_SUBSYS_ID_DEV0_F1 0 15
	STRAP_POISONED_ADVISORY_NONFATAL_DEV0_F1 16 16
	STRAP_PWR_EN_DEV0_F1 17 17
	STRAP_MSI_EN_DEV0_F1 18 18
	STRAP_MSI_CLR_PENDING_EN_DEV0_F1 19 19
	STRAP_MSIX_EN_DEV0_F1 20 20
	STRAP_PMC_DSI_DEV0_F1 24 24
	STRAP_ALL_MSI_EVENT_SUPPORT_EN_DEV0_F1 26 26
	STRAP_SMN_ERR_STATUS_MASK_EN_EP_DEV0_F1 27 27
	STRAP_CLK_PM_EN_DEV0_F1 29 29
	STRAP_TRUE_PM_STATUS_EN_DEV0_F1 30 30
	STRAP_RTR_EN_DEV0_F1 31 31
regRCC_STRAP0_RCC_DEV0_EPF1_STRAP4 0 0x3a 6 0 2
	STRAP_ATOMIC_64BIT_EN_DEV0_F1 20 20
	STRAP_ATOMIC_EN_DEV0_F1 21 21
	STRAP_FLR_EN_DEV0_F1 22 22
	STRAP_PME_SUPPORT_DEV0_F1 23 27
	STRAP_INTERRUPT_PIN_DEV0_F1 28 30
	STRAP_AUXPWR_SUPPORT_DEV0_F1 31 31
regRCC_STRAP0_RCC_DEV0_EPF1_STRAP5 0 0x3b 3 0 2
	STRAP_SUBSYS_VEN_ID_DEV0_F1 0 15
	STRAP_AUX_CURRENT_DEV0_F1 27 29
	STRAP_MSI_EXT_MSG_DATA_CAP_DEV0_F1 30 30
regRCC_STRAP0_RCC_DEV0_EPF1_STRAP6 0 0x3c 1 0 2
	STRAP_APER0_EN_DEV0_F1 0 0
regRCC_STRAP0_RCC_DEV0_EPF1_STRAP7 0 0x3d 0 0 2
regRCC_STRAP0_RCC_DEV0_PORT_STRAP0 0 0x7 10 0 2
	STRAP_DEVICE_ID_DN_DEV0 0 15
	STRAP_ARI_EN_DN_DEV0 16 16
	STRAP_ACS_EN_DN_DEV0 17 17
	STRAP_AER_EN_DN_DEV0 18 18
	STRAP_CPL_ABORT_ERR_EN_DN_DEV0 19 19
	STRAP_INTERRUPT_PIN_DN_DEV0 21 23
	STRAP_IGNORE_E2E_PREFIX_UR_DN_DEV0 24 24
	STRAP_MAX_PAYLOAD_SUPPORT_DN_DEV0 25 27
	STRAP_MAX_LINK_WIDTH_SUPPORT_DEV0 28 30
	STRAP_EPF0_DUMMY_EN_DEV0 31 31
regRCC_STRAP0_RCC_DEV0_PORT_STRAP1 0 0x8 2 0 2
	STRAP_SUBSYS_ID_DN_DEV0 0 15
	STRAP_SUBSYS_VEN_ID_DN_DEV0 16 31
regRCC_STRAP0_RCC_DEV0_PORT_STRAP10 0 0x9 7 0 2
	STRAP_NO_EQ_NEED_SUPPORTED_DEV0 0 0
	STRAP_NO_EQ_NEED_SUPPORTED_DN_DEV0 1 1
	STRAP_MODIFID_TS_USAGE_MODE1_SUPPORTED_DEV0 2 2
	STRAP_MODIFID_TS_USAGE_MODE2_SUPPORTED_DEV0 3 3
	STRAP_TRANSMITTER_PRECODEING_ON_DEV0 4 4
	STRAP_TRANSMITTER_PRECODE_REQUEST_DEV0 5 5
	STRAP_MODIFIED_TS_INFOR1_DEV0 6 18
regRCC_STRAP0_RCC_DEV0_PORT_STRAP11 0 0xa 5 0 2
	STRAP_MODIFIED_TS_VENDOR_ID_DEV0 0 15
	STRAP_RTR_RESET_TIME_DN_DEV0 16 27
	STRAP_RTR_VALID_DN_DEV0 28 28
	STRAP_RTR_EN_DN_DEV0 29 29
	STRAP_SDPVW_REG_UPDATE_EN_DEV0 30 30
regRCC_STRAP0_RCC_DEV0_PORT_STRAP12 0 0xb 1 0 2
	STRAP_MODIFIED_TS_INFOR2_DEV0 0 23
regRCC_STRAP0_RCC_DEV0_PORT_STRAP13 0 0xc 4 0 2
	STRAP_ALTERNATE_PROTOCOL_COUNT_DEV0 0 7
	STRAP_ALTERNATE_PROTOCOL_SELECTIVE_ENABLE_SUPPORTED_DEV0 8 8
	STRAP_ALTERNATE_PROTOCOL_DETAILS_DEV0 9 19
	STRAP_RTR_D3HOTD0_TIME_DN_DEV0 20 31
regRCC_STRAP0_RCC_DEV0_PORT_STRAP14 0 0xd 5 0 2
	STRAP_CTO_LOGGING_SUPPORT_DEV0 0 0
	STRAP_ACS_ENH_CAPABILITY_DN_DEV0 1 1
	STRAP_COMMAND_COMPLETED_DEV0 2 2
	STRAP_ERR_COR_SUBCLASS_CAPABLE_DEV0 3 3
	STRAP_DOE_EN_UP_DEV0 4 4
regRCC_STRAP0_RCC_DEV0_PORT_STRAP2 0 0xe 20 0 2
	STRAP_DE_EMPHASIS_SEL_DN_DEV0 0 0
	STRAP_DSN_EN_DN_DEV0 1 1
	STRAP_E2E_PREFIX_EN_DEV0 2 2
	STRAP_ECN1P1_EN_DEV0 3 3
	STRAP_ECRC_CHECK_EN_DEV0 4 4
	STRAP_ECRC_GEN_EN_DEV0 5 5
	STRAP_ERR_REPORTING_DIS_DEV0 6 6
	STRAP_EXTENDED_FMT_SUPPORTED_DEV0 7 7
	STRAP_EXTENDED_TAG_ECN_EN_DEV0 8 8
	STRAP_EXT_VC_COUNT_DN_DEV0 9 11
	STRAP_FIRST_RCVD_ERR_LOG_DN_DEV0 12 12
	STRAP_POISONED_ADVISORY_NONFATAL_DN_DEV0 13 13
	STRAP_GEN2_COMPLIANCE_DEV0 14 14
	STRAP_GEN2_EN_DEV0 15 15
	STRAP_GEN3_COMPLIANCE_DEV0 16 16
	STRAP_GEN4_COMPLIANCE_DEV0 17 17
	STRAP_L0S_ACCEPTABLE_LATENCY_DEV0 20 22
	STRAP_L0S_EXIT_LATENCY_DEV0 23 25
	STRAP_L1_ACCEPTABLE_LATENCY_DEV0 26 28
	STRAP_L1_EXIT_LATENCY_DEV0 29 31
regRCC_STRAP0_RCC_DEV0_PORT_STRAP3 0 0xf 16 0 2
	STRAP_LINK_BW_NOTIFICATION_CAP_DN_EN_DEV0 0 0
	STRAP_LTR_EN_DEV0 1 1
	STRAP_LTR_EN_DN_DEV0 2 2
	STRAP_MAX_PAYLOAD_SUPPORT_DEV0 3 5
	STRAP_MSI_EN_DN_DEV0 6 6
	STRAP_MSTCPL_TIMEOUT_EN_DEV0 7 7
	STRAP_NO_SOFT_RESET_DN_DEV0 8 8
	STRAP_OBFF_SUPPORTED_DEV0 9 10
	STRAP_PCIE_LANE_EQUALIZATION_CNTL_DOWNSTREAM_PORT_RX_PRESET_HINT_DEV0 11 13
	STRAP_PCIE_LANE_EQUALIZATION_CNTL_DOWNSTREAM_PORT_TX_PRESET_DEV0 14 17
	STRAP_PCIE_LANE_EQUALIZATION_CNTL_UPSTREAM_PORT_RX_PRESET_HINT_DEV0 18 20
	STRAP_PCIE_LANE_EQUALIZATION_CNTL_UPSTREAM_PORT_TX_PRESET_DEV0 21 24
	STRAP_PM_SUPPORT_DEV0 25 26
	STRAP_PM_SUPPORT_DN_DEV0 27 28
	STRAP_ATOMIC_EN_DN_DEV0 29 29
	STRAP_PMC_DSI_DN_DEV0 31 31
regRCC_STRAP0_RCC_DEV0_PORT_STRAP4 0 0x10 4 0 2
	STRAP_PWR_BUDGET_DATA_8T0_0_DEV0 0 7
	STRAP_PWR_BUDGET_DATA_8T0_1_DEV0 8 15
	STRAP_PWR_BUDGET_DATA_8T0_2_DEV0 16 23
	STRAP_PWR_BUDGET_DATA_8T0_3_DEV0 24 31
regRCC_STRAP0_RCC_DEV0_PORT_STRAP5 0 0x11 17 0 2
	STRAP_PWR_BUDGET_DATA_8T0_4_DEV0 0 7
	STRAP_PWR_BUDGET_DATA_8T0_5_DEV0 8 15
	STRAP_PWR_BUDGET_SYSTEM_ALLOCATED_DEV0 16 16
	STRAP_ATOMIC_64BIT_EN_DN_DEV0 17 17
	STRAP_ATOMIC_ROUTING_EN_DEV0 18 18
	STRAP_VC_EN_DN_DEV0 19 19
	STRAP_TwoVC_EN_DEV0 20 20
	STRAP_TwoVC_EN_DN_DEV0 21 21
	STRAP_LOCAL_DLF_SUPPORTED_DEV0 22 22
	STRAP_ACS_SOURCE_VALIDATION_DN_DEV0 23 23
	STRAP_ACS_TRANSLATION_BLOCKING_DN_DEV0 24 24
	STRAP_ACS_P2P_REQUEST_REDIRECT_DN_DEV0 25 25
	STRAP_ACS_P2P_COMPLETION_REDIRECT_DN_DEV0 26 26
	STRAP_ACS_UPSTREAM_FORWARDING_DN_DEV0 27 27
	STRAP_ACS_P2P_EGRESS_CONTROL_DN_DEV0 28 28
	STRAP_ACS_DIRECT_TRANSLATED_P2P_DN_DEV0 29 29
	STRAP_SSID_EN_DEV0 31 31
regRCC_STRAP0_RCC_DEV0_PORT_STRAP6 0 0x12 17 0 2
	STRAP_CFG_CRS_EN_DEV0 0 0
	STRAP_SMN_ERR_STATUS_MASK_EN_DNS_DEV0 1 1
	STRAP_INTERNAL_ERR_EN_DEV0 2 2
	STRAP_RTM1_PRESENCE_DET_SUPPORT_DEV0 3 3
	STRAP_RTM2_PRESENCE_DET_SUPPORT_DEV0 4 4
	STRAP_10BIT_TAG_COMPLETER_SUPPORTED_DEV0 5 5
	STRAP_10BIT_TAG_REQUESTER_SUPPORTED_DEV0 6 6
	STRAP_VF_10BIT_TAG_REQUESTER_SUPPORTED_DEV0 7 7
	STRAP_PCIE_16GT_LANE_EQUALIZATION_CNTL_DSP_TX_PRESET_DEV0 8 11
	STRAP_PCIE_16GT_LANE_EQUALIZATION_CNTL_USP_TX_PRESET_DEV0 12 15
	STRAP_TPH_CPLR_SUPPORTED_DN_DEV0 16 17
	STRAP_MSI_EXT_MSG_DATA_CAP_DN_DEV0 18 18
	STRAP_NO_COMMAND_COMPLETED_SUPPORTED_DEV0 19 19
	STRAP_GEN5_COMPLIANCE_DEV0 20 20
	STRAP_TARGET_LINK_SPEED_DEV0 21 23
	STRAP_PCIE_32GT_LANE_EQUALIZATION_CNTL_DSP_TX_PRESET_DEV0 24 27
	STRAP_PCIE_32GT_LANE_EQUALIZATION_CNTL_USP_TX_PRESET_DEV0 28 31
regRCC_STRAP0_RCC_DEV0_PORT_STRAP7 0 0x13 6 0 2
	STRAP_PORT_NUMBER_DEV0 0 7
	STRAP_MAJOR_REV_ID_DN_DEV0 8 11
	STRAP_MINOR_REV_ID_DN_DEV0 12 15
	STRAP_RP_BUSNUM_DEV0 16 23
	STRAP_DN_DEVNUM_DEV0 24 28
	STRAP_DN_FUNCID_DEV0 29 31
regRCC_STRAP0_RCC_DEV0_PORT_STRAP8 0 0x14 4 0 2
	STRAP_PWR_BUDGET_DATA_8T0_6_DEV0 0 7
	STRAP_PWR_BUDGET_DATA_8T0_7_DEV0 8 15
	STRAP_PWR_BUDGET_DATA_8T0_8_DEV0 16 23
	STRAP_PWR_BUDGET_DATA_8T0_9_DEV0 24 31
regRCC_STRAP0_RCC_DEV0_PORT_STRAP9 0 0x15 3 0 2
	STRAP_PWR_BUDGET_DATA_8T0_a_DEV0 0 7
	STRAP_PWR_BUDGET_DATA_8T0_b_DEV0 8 15
	STRAP_VENDOR_ID_DN_DEV0 16 31
regRCC_STRAP1_RCC_BIF_STRAP0 0 0xc600 25 0 8
	STRAP_GEN4_DIS 0 0
	STRAP_EXPANSION_ROM_VALIDATION_SUPPORT 1 1
	STRAP_VGA_DIS_PIN 2 2
	STRAP_MEM_AP_SIZE_PIN 3 5
	STRAP_BIOS_ROM_EN_PIN 6 6
	STRAP_PX_CAPABLE 7 7
	STRAP_BIF_KILL_GEN3 8 8
	STRAP_MSI_FIRST_BE_FULL_PAYLOAD_EN 9 9
	STRAP_NBIF_IGNORE_ERR_INFLR 10 10
	STRAP_PME_SUPPORT_COMPLIANCE_EN 11 11
	STRAP_RX_IGNORE_EP_ERR 12 12
	STRAP_RX_IGNORE_MSG_ERR 13 13
	STRAP_RX_IGNORE_MAX_PAYLOAD_ERR 14 14
	STRAP_RX_IGNORE_SHORTPREFIX_ERR_DN 15 15
	STRAP_RX_IGNORE_TC_ERR 16 16
	STRAP_RX_IGNORE_TC_ERR_DN 17 17
	STRAP_AUD_PIN 18 19
	STRAP_GEN3_DIS 24 24
	STRAP_BIF_KILL_GEN4 25 25
	STRAP_QUICKSIM_START 26 26
	STRAP_NO_RO_ENABLED_P2P_PASSING 27 27
	STRAP_IGNORE_LOCAL_PREFIX_UR_SWUS 28 28
	STRAP_CFG0_RD_VF_BUSNUM_CHK_EN 29 29
	STRAP_BIGAPU_MODE 30 30
	STRAP_LINK_DOWN_RESET_EN 31 31
regRCC_STRAP1_RCC_BIF_STRAP1 0 0xc601 27 0 8
	FUSESTRAP_VALID 0 0
	ROMSTRAP_VALID 1 1
	WRITE_DISABLE 2 2
	STRAP_ECRC_INTERMEDIATE_CHK_EN 3 3
	STRAP_IGNORE_E2E_PREFIX_UR_SWUS 5 5
	STRAP_MARGINING_USES_SOFTWARE 6 6
	STRAP_MARGINING_READY 7 7
	STRAP_SWUS_APER_EN 8 8
	STRAP_SWUS_64BAR_EN 9 9
	STRAP_SWUS_AP_SIZE 10 11
	STRAP_SWUS_APER_PREFETCHABLE 12 12
	STRAP_HWREV_LSB2 13 14
	STRAP_SWREV_LSB2 15 16
	STRAP_LINK_RST_CFG_ONLY 17 17
	STRAP_BIF_IOV_LKRST_DIS 18 18
	STRAP_DLF_EN 19 19
	STRAP_PHY_16GT_EN 20 20
	STRAP_MARGIN_EN 21 21
	STRAP_BIF_PSN_UR_RPT_EN 22 22
	STRAP_BIF_SLOT_POWER_SUPPORT_EN 23 23
	STRAP_S5_REGS_ACCESS_DIS 24 24
	STRAP_S5_MMREG_WR_POSTED_EN 25 25
	STRAP_GFX_FUNC_LTR_MODE 26 26
	STRAP_GSI_SMN_POSTWR_MULTI_EN 27 28
	STRAP_DLF_EN_EP 29 29
	STRAP_AP_EN 30 30
	STRAP_AP_EN_DN 31 31
regRCC_STRAP1_RCC_BIF_STRAP2 0 0xc602 15 0 8
	STRAP_PCIESWUS_INDEX_APER_RANGE 0 0
	STRAP_SUC_IND_ACCESS_DIS 3 3
	STRAP_SUM_IND_ACCESS_DIS 4 4
	STRAP_ENDP_LINKDOWN_DROP_DMA 5 5
	STRAP_SWITCH_LINKDOWN_DROP_DMA 6 6
	STRAP_SWUS_SEC_LVL_OVRD_EN 7 7
	STRAP_GMI_DNS_SDP_CLKREQ_TOGGLE_DIS 8 8
	STRAP_ACS_MSKSEV_EP_HIDE_DIS 9 9
	STRAP_CFG_PG_FW_INTERLOCK_EXIT_EN 10 11
	RESERVED_BIF_STRAP2 13 13
	STRAP_LTR_IN_ASPML1_DIS 14 14
	STRAP_GFXAZ_POWERSTATE_INTERLOCK_EN 15 15
	STRAP_PWRBRK_DEGLITCH_CYCLE 16 23
	STRAP_PWRBRK_DEGLITCH_BYPASS 24 24
	STRAP_VLINK_PMETO_LDN_EXIT_BY_LNKRST_DIS 31 31
regRCC_STRAP1_RCC_BIF_STRAP3 0 0xc603 2 0 8
	STRAP_VLINK_ASPM_IDLE_TIMER 0 15
	STRAP_VLINK_PM_L1_ENTRY_TIMER 16 31
regRCC_STRAP1_RCC_BIF_STRAP4 0 0xc604 2 0 8
	STRAP_VLINK_L0S_EXIT_TIMER 0 15
	STRAP_VLINK_L1_EXIT_TIMER 16 31
regRCC_STRAP1_RCC_BIF_STRAP5 0 0xc605 12 0 8
	STRAP_VLINK_LDN_ENTRY_TIMER 0 15
	STRAP_VLINK_LDN_ON_SWUS_LDN_EN 16 16
	STRAP_VLINK_LDN_ON_SWUS_SECRST_EN 17 17
	STRAP_VLINK_ENTER_COMPLIANCE_DIS 18 18
	STRAP_IGNORE_PSN_ON_VDM1_DIS 19 19
	STRAP_SMN_ERR_STATUS_MASK_EN_UPS 20 20
	STRAP_REG_PROTECTION_DIS 21 21
	STRAP_SMN_ERRRSP_DATA_FORCE 22 23
	STRAP_INTERMEDIATERSP_DATA_ALLF_DATA_FORCE 24 24
	STRAP_EMER_POWER_REDUCTION_SUPPORTED 25 26
	STRAP_EMER_POWER_REDUCTION_INIT_REQ 27 27
	STRAP_PWRBRK_STATUS_TIMER 28 30
regRCC_STRAP1_RCC_BIF_STRAP6 0 0xc606 3 0 8
	STRAP_GEN5_DIS 0 0
	STRAP_BIF_KILL_GEN5 1 1
	STRAP_PHY_32GT_EN 2 2
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP0 0 0xd000 8 0 8
	STRAP_DEVICE_ID_DEV0_F0 0 15
	STRAP_MAJOR_REV_ID_DEV0_F0 16 19
	STRAP_MINOR_REV_ID_DEV0_F0 20 23
	STRAP_ATI_REV_ID_DEV0_F0 24 27
	STRAP_FUNC_EN_DEV0_F0 28 28
	STRAP_LEGACY_DEVICE_TYPE_EN_DEV0_F0 29 29
	STRAP_D1_SUPPORT_DEV0_F0 30 30
	STRAP_D2_SUPPORT_DEV0_F0 31 31
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP1 0 0xd001 2 0 8
	STRAP_SRIOV_VF_DEVICE_ID_DEV0_F0 0 15
	STRAP_SRIOV_SUPPORTED_PAGE_SIZE_DEV0_F0 16 31
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP13 0 0xd00d 4 0 8
	STRAP_CLASS_CODE_PIF_DEV0_F0 0 7
	STRAP_CLASS_CODE_SUB_DEV0_F0 8 15
	STRAP_CLASS_CODE_BASE_DEV0_F0 16 23
	STRAP_SRIOV_TOTAL_VFS_DEV0_F0 24 31
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP14 0 0xd00e 1 0 8
	STRAP_VENDOR_ID_DEV0_F0 0 15
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP15 0 0xd00f 5 0 8
	STRAP_RTR_RESET_TIME_DEV0_F0 0 11
	STRAP_RTR_DLUP_TIME_DEV0_F0 12 23
	STRAP_RTR_VALID_DEV0_F0 24 24
	STRAP_ATS_INVALIDATE_QUEUE_DEPTH_DEV0_F0 25 29
	STRAP_ATS_PAGE_ALIGNED_REQUEST_DEV0_F0 30 30
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP16 0 0xd010 2 0 8
	STRAP_RTR_FLR_TIME_DEV0_F0 0 11
	STRAP_RTR_D3HOTD0_TIME_DEV0_F0 12 23
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP17 0 0xd011 3 0 8
	STRAP_RTR_VF_RESET_TIME_DEV0_F0 0 11
	STRAP_RTR_VF_VALID_DEV0_F0 12 12
	STRAP_RTR_VF_FLR_TIME_DEV0_F0 13 24
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP18 0 0xd012 1 0 8
	STRAP_RTR_VF_D3HOTD0_TIME_DEV0_F0 0 11
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP2 0 0xd002 20 0 8
	STRAP_SRIOV_EN_DEV0_F0 0 0
	STRAP_64BAR_DIS_DEV0_F0 6 6
	STRAP_NO_SOFT_RESET_DEV0_F0 7 7
	STRAP_RESIZE_BAR_EN_DEV0_F0 8 8
	STRAP_MAX_PASID_WIDTH_DEV0_F0 9 13
	STRAP_MSI_PERVECTOR_MASK_CAP_DEV0_F0 14 14
	STRAP_ARI_EN_DEV0_F0 15 15
	STRAP_AER_EN_DEV0_F0 16 16
	STRAP_ACS_EN_DEV0_F0 17 17
	STRAP_ATS_EN_DEV0_F0 18 18
	STRAP_CPL_ABORT_ERR_EN_DEV0_F0 20 20
	STRAP_DPA_EN_DEV0_F0 21 21
	STRAP_DSN_EN_DEV0_F0 22 22
	STRAP_VC_EN_DEV0_F0 23 23
	STRAP_MSI_MULTI_CAP_DEV0_F0 24 26
	STRAP_PAGE_REQ_EN_DEV0_F0 27 27
	STRAP_PASID_EN_DEV0_F0 28 28
	STRAP_PASID_EXE_PERMISSION_SUPPORTED_DEV0_F0 29 29
	STRAP_PASID_GLOBAL_INVALIDATE_SUPPORTED_DEV0_F0 30 30
	STRAP_PASID_PRIV_MODE_SUPPORTED_DEV0_F0 31 31
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP26 0 0xd01a 1 0 8
	STRAP_GPUIOV_VSEC_LENGTH_DEV0_F0 0 11
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP3 0 0xd003 14 0 8
	STRAP_SUBSYS_ID_DEV0_F0 0 15
	STRAP_POISONED_ADVISORY_NONFATAL_DEV0_F0 16 16
	STRAP_PWR_EN_DEV0_F0 17 17
	STRAP_MSI_EN_DEV0_F0 18 18
	STRAP_MSI_CLR_PENDING_EN_DEV0_F0 19 19
	STRAP_MSIX_EN_DEV0_F0 20 20
	STRAP_MSIX_TABLE_BIR_DEV0_F0 21 23
	STRAP_PMC_DSI_DEV0_F0 24 24
	STRAP_ALL_MSI_EVENT_SUPPORT_EN_DEV0_F0 26 26
	STRAP_SMN_ERR_STATUS_MASK_EN_EP_DEV0_F0 27 27
	STRAP_VF_RESIZE_BAR_EN_DEV0_F0 28 28
	STRAP_CLK_PM_EN_DEV0_F0 29 29
	STRAP_TRUE_PM_STATUS_EN_DEV0_F0 30 30
	STRAP_RTR_EN_DEV0_F0 31 31
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP4 0 0xd004 7 0 8
	STRAP_RESERVED_STRAP4_DEV0_F0 0 9
	STRAP_DOE_EN_DEV0_F0 10 10
	STRAP_ATOMIC_64BIT_EN_DEV0_F0 20 20
	STRAP_ATOMIC_EN_DEV0_F0 21 21
	STRAP_FLR_EN_DEV0_F0 22 22
	STRAP_PME_SUPPORT_DEV0_F0 23 27
	STRAP_INTERRUPT_PIN_DEV0_F0 28 30
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP5 0 0xd005 2 0 8
	STRAP_SUBSYS_VEN_ID_DEV0_F0 0 15
	STRAP_MSI_EXT_MSG_DATA_CAP_DEV0_F0 30 30
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP8 0 0xd008 13 0 8
	STRAP_DOORBELL_APER_SIZE_DEV0_F0 0 2
	STRAP_DOORBELL_BAR_DIS_DEV0_F0 3 3
	STRAP_ROM_AP_SIZE_DEV0_F0 4 6
	STRAP_IO_BAR_DIS_DEV0_F0 7 7
	STRAP_LFB_ERRMSG_EN_DEV0_F0 8 8
	STRAP_MEM_AP_SIZE_DEV0_F0 9 12
	STRAP_REG_AP_SIZE_DEV0_F0 13 15
	STRAP_VF_DOORBELL_APER_SIZE_DEV0_F0 16 18
	STRAP_VF_MEM_AP_SIZE_DEV0_F0 19 22
	STRAP_VF_REG_AP_SIZE_DEV0_F0 23 25
	STRAP_VGA_DIS_DEV0_F0 26 26
	STRAP_VF_MSI_MULTI_CAP_DEV0_F0 27 29
	STRAP_SRIOV_VF_MAPPING_MODE_DEV0_F0 30 31
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP9 0 0xd009 7 0 8
	STRAP_OUTSTAND_PAGE_REQ_CAP_DEV0_F0 0 15
	STRAP_BAR_COMPLIANCE_EN_DEV0_F0 18 18
	STRAP_NBIF_ROM_BAR_DIS_CHICKEN_DEV0_F0 19 19
	STRAP_VF_REG_PROT_DIS_DEV0_F0 20 20
	STRAP_FB_ALWAYS_ON_DEV0_F0 21 21
	STRAP_FB_CPL_TYPE_SEL_DEV0_F0 22 23
	STRAP_GPUIOV_VSEC_REV_DEV0_F0 24 27
regRCC_STRAP1_RCC_DEV0_EPF1_STRAP0 0 0xd080 7 0 8
	STRAP_DEVICE_ID_DEV0_F1 0 15
	STRAP_MAJOR_REV_ID_DEV0_F1 16 19
	STRAP_MINOR_REV_ID_DEV0_F1 20 23
	STRAP_FUNC_EN_DEV0_F1 28 28
	STRAP_LEGACY_DEVICE_TYPE_EN_DEV0_F1 29 29
	STRAP_D1_SUPPORT_DEV0_F1 30 30
	STRAP_D2_SUPPORT_DEV0_F1 31 31
regRCC_STRAP1_RCC_DEV0_EPF1_STRAP2 0 0xd082 14 0 8
	STRAP_NO_SOFT_RESET_DEV0_F1 7 7
	STRAP_RESIZE_BAR_EN_DEV0_F1 8 8
	STRAP_MAX_PASID_WIDTH_DEV0_F1 9 13
	STRAP_MSI_PERVECTOR_MASK_CAP_DEV0_F1 14 14
	STRAP_AER_EN_DEV0_F1 16 16
	STRAP_ACS_EN_DEV0_F1 17 17
	STRAP_CPL_ABORT_ERR_EN_DEV0_F1 20 20
	STRAP_DPA_EN_DEV0_F1 21 21
	STRAP_VC_EN_DEV0_F1 23 23
	STRAP_MSI_MULTI_CAP_DEV0_F1 24 26
	STRAP_PASID_EN_DEV0_F1 28 28
	STRAP_PASID_EXE_PERMISSION_SUPPORTED_DEV0_F1 29 29
	STRAP_PASID_GLOBAL_INVALIDATE_SUPPORTED_DEV0_F1 30 30
	STRAP_PASID_PRIV_MODE_SUPPORTED_DEV0_F1 31 31
regRCC_STRAP1_RCC_DEV0_EPF1_STRAP20 0 0xd094 0 0 8
regRCC_STRAP1_RCC_DEV0_EPF1_STRAP21 0 0xd095 0 0 8
regRCC_STRAP1_RCC_DEV0_EPF1_STRAP22 0 0xd096 0 0 8
regRCC_STRAP1_RCC_DEV0_EPF1_STRAP23 0 0xd097 0 0 8
regRCC_STRAP1_RCC_DEV0_EPF1_STRAP24 0 0xd098 0 0 8
regRCC_STRAP1_RCC_DEV0_EPF1_STRAP25 0 0xd099 0 0 8
regRCC_STRAP1_RCC_DEV0_EPF1_STRAP3 0 0xd083 12 0 8
	STRAP_SUBSYS_ID_DEV0_F1 0 15
	STRAP_POISONED_ADVISORY_NONFATAL_DEV0_F1 16 16
	STRAP_PWR_EN_DEV0_F1 17 17
	STRAP_MSI_EN_DEV0_F1 18 18
	STRAP_MSI_CLR_PENDING_EN_DEV0_F1 19 19
	STRAP_MSIX_EN_DEV0_F1 20 20
	STRAP_PMC_DSI_DEV0_F1 24 24
	STRAP_ALL_MSI_EVENT_SUPPORT_EN_DEV0_F1 26 26
	STRAP_SMN_ERR_STATUS_MASK_EN_EP_DEV0_F1 27 27
	STRAP_CLK_PM_EN_DEV0_F1 29 29
	STRAP_TRUE_PM_STATUS_EN_DEV0_F1 30 30
	STRAP_RTR_EN_DEV0_F1 31 31
regRCC_STRAP1_RCC_DEV0_EPF1_STRAP4 0 0xd084 6 0 8
	STRAP_ATOMIC_64BIT_EN_DEV0_F1 20 20
	STRAP_ATOMIC_EN_DEV0_F1 21 21
	STRAP_FLR_EN_DEV0_F1 22 22
	STRAP_PME_SUPPORT_DEV0_F1 23 27
	STRAP_INTERRUPT_PIN_DEV0_F1 28 30
	STRAP_AUXPWR_SUPPORT_DEV0_F1 31 31
regRCC_STRAP1_RCC_DEV0_EPF1_STRAP5 0 0xd085 3 0 8
	STRAP_SUBSYS_VEN_ID_DEV0_F1 0 15
	STRAP_AUX_CURRENT_DEV0_F1 27 29
	STRAP_MSI_EXT_MSG_DATA_CAP_DEV0_F1 30 30
regRCC_STRAP1_RCC_DEV0_EPF1_STRAP6 0 0xd086 1 0 8
	STRAP_APER0_EN_DEV0_F1 0 0
regRCC_STRAP1_RCC_DEV0_EPF1_STRAP7 0 0xd087 0 0 8
regRCC_STRAP1_RCC_DEV0_PORT_STRAP0 0 0xc400 10 0 8
	STRAP_DEVICE_ID_DN_DEV0 0 15
	STRAP_ARI_EN_DN_DEV0 16 16
	STRAP_ACS_EN_DN_DEV0 17 17
	STRAP_AER_EN_DN_DEV0 18 18
	STRAP_CPL_ABORT_ERR_EN_DN_DEV0 19 19
	STRAP_INTERRUPT_PIN_DN_DEV0 21 23
	STRAP_IGNORE_E2E_PREFIX_UR_DN_DEV0 24 24
	STRAP_MAX_PAYLOAD_SUPPORT_DN_DEV0 25 27
	STRAP_MAX_LINK_WIDTH_SUPPORT_DEV0 28 30
	STRAP_EPF0_DUMMY_EN_DEV0 31 31
regRCC_STRAP1_RCC_DEV0_PORT_STRAP1 0 0xc401 2 0 8
	STRAP_SUBSYS_ID_DN_DEV0 0 15
	STRAP_SUBSYS_VEN_ID_DN_DEV0 16 31
regRCC_STRAP1_RCC_DEV0_PORT_STRAP10 0 0xc40a 7 0 8
	STRAP_NO_EQ_NEED_SUPPORTED_DEV0 0 0
	STRAP_NO_EQ_NEED_SUPPORTED_DN_DEV0 1 1
	STRAP_MODIFID_TS_USAGE_MODE1_SUPPORTED_DEV0 2 2
	STRAP_MODIFID_TS_USAGE_MODE2_SUPPORTED_DEV0 3 3
	STRAP_TRANSMITTER_PRECODEING_ON_DEV0 4 4
	STRAP_TRANSMITTER_PRECODE_REQUEST_DEV0 5 5
	STRAP_MODIFIED_TS_INFOR1_DEV0 6 18
regRCC_STRAP1_RCC_DEV0_PORT_STRAP11 0 0xc40b 5 0 8
	STRAP_MODIFIED_TS_VENDOR_ID_DEV0 0 15
	STRAP_RTR_RESET_TIME_DN_DEV0 16 27
	STRAP_RTR_VALID_DN_DEV0 28 28
	STRAP_RTR_EN_DN_DEV0 29 29
	STRAP_SDPVW_REG_UPDATE_EN_DEV0 30 30
regRCC_STRAP1_RCC_DEV0_PORT_STRAP12 0 0xc40c 1 0 8
	STRAP_MODIFIED_TS_INFOR2_DEV0 0 23
regRCC_STRAP1_RCC_DEV0_PORT_STRAP13 0 0xc40d 4 0 8
	STRAP_ALTERNATE_PROTOCOL_COUNT_DEV0 0 7
	STRAP_ALTERNATE_PROTOCOL_SELECTIVE_ENABLE_SUPPORTED_DEV0 8 8
	STRAP_ALTERNATE_PROTOCOL_DETAILS_DEV0 9 19
	STRAP_RTR_D3HOTD0_TIME_DN_DEV0 20 31
regRCC_STRAP1_RCC_DEV0_PORT_STRAP14 0 0xc40e 5 0 8
	STRAP_CTO_LOGGING_SUPPORT_DEV0 0 0
	STRAP_ACS_ENH_CAPABILITY_DN_DEV0 1 1
	STRAP_COMMAND_COMPLETED_DEV0 2 2
	STRAP_ERR_COR_SUBCLASS_CAPABLE_DEV0 3 3
	STRAP_DOE_EN_UP_DEV0 4 4
regRCC_STRAP1_RCC_DEV0_PORT_STRAP2 0 0xc402 20 0 8
	STRAP_DE_EMPHASIS_SEL_DN_DEV0 0 0
	STRAP_DSN_EN_DN_DEV0 1 1
	STRAP_E2E_PREFIX_EN_DEV0 2 2
	STRAP_ECN1P1_EN_DEV0 3 3
	STRAP_ECRC_CHECK_EN_DEV0 4 4
	STRAP_ECRC_GEN_EN_DEV0 5 5
	STRAP_ERR_REPORTING_DIS_DEV0 6 6
	STRAP_EXTENDED_FMT_SUPPORTED_DEV0 7 7
	STRAP_EXTENDED_TAG_ECN_EN_DEV0 8 8
	STRAP_EXT_VC_COUNT_DN_DEV0 9 11
	STRAP_FIRST_RCVD_ERR_LOG_DN_DEV0 12 12
	STRAP_POISONED_ADVISORY_NONFATAL_DN_DEV0 13 13
	STRAP_GEN2_COMPLIANCE_DEV0 14 14
	STRAP_GEN2_EN_DEV0 15 15
	STRAP_GEN3_COMPLIANCE_DEV0 16 16
	STRAP_GEN4_COMPLIANCE_DEV0 17 17
	STRAP_L0S_ACCEPTABLE_LATENCY_DEV0 20 22
	STRAP_L0S_EXIT_LATENCY_DEV0 23 25
	STRAP_L1_ACCEPTABLE_LATENCY_DEV0 26 28
	STRAP_L1_EXIT_LATENCY_DEV0 29 31
regRCC_STRAP1_RCC_DEV0_PORT_STRAP3 0 0xc403 16 0 8
	STRAP_LINK_BW_NOTIFICATION_CAP_DN_EN_DEV0 0 0
	STRAP_LTR_EN_DEV0 1 1
	STRAP_LTR_EN_DN_DEV0 2 2
	STRAP_MAX_PAYLOAD_SUPPORT_DEV0 3 5
	STRAP_MSI_EN_DN_DEV0 6 6
	STRAP_MSTCPL_TIMEOUT_EN_DEV0 7 7
	STRAP_NO_SOFT_RESET_DN_DEV0 8 8
	STRAP_OBFF_SUPPORTED_DEV0 9 10
	STRAP_PCIE_LANE_EQUALIZATION_CNTL_DOWNSTREAM_PORT_RX_PRESET_HINT_DEV0 11 13
	STRAP_PCIE_LANE_EQUALIZATION_CNTL_DOWNSTREAM_PORT_TX_PRESET_DEV0 14 17
	STRAP_PCIE_LANE_EQUALIZATION_CNTL_UPSTREAM_PORT_RX_PRESET_HINT_DEV0 18 20
	STRAP_PCIE_LANE_EQUALIZATION_CNTL_UPSTREAM_PORT_TX_PRESET_DEV0 21 24
	STRAP_PM_SUPPORT_DEV0 25 26
	STRAP_PM_SUPPORT_DN_DEV0 27 28
	STRAP_ATOMIC_EN_DN_DEV0 29 29
	STRAP_PMC_DSI_DN_DEV0 31 31
regRCC_STRAP1_RCC_DEV0_PORT_STRAP4 0 0xc404 4 0 8
	STRAP_PWR_BUDGET_DATA_8T0_0_DEV0 0 7
	STRAP_PWR_BUDGET_DATA_8T0_1_DEV0 8 15
	STRAP_PWR_BUDGET_DATA_8T0_2_DEV0 16 23
	STRAP_PWR_BUDGET_DATA_8T0_3_DEV0 24 31
regRCC_STRAP1_RCC_DEV0_PORT_STRAP5 0 0xc405 17 0 8
	STRAP_PWR_BUDGET_DATA_8T0_4_DEV0 0 7
	STRAP_PWR_BUDGET_DATA_8T0_5_DEV0 8 15
	STRAP_PWR_BUDGET_SYSTEM_ALLOCATED_DEV0 16 16
	STRAP_ATOMIC_64BIT_EN_DN_DEV0 17 17
	STRAP_ATOMIC_ROUTING_EN_DEV0 18 18
	STRAP_VC_EN_DN_DEV0 19 19
	STRAP_TwoVC_EN_DEV0 20 20
	STRAP_TwoVC_EN_DN_DEV0 21 21
	STRAP_LOCAL_DLF_SUPPORTED_DEV0 22 22
	STRAP_ACS_SOURCE_VALIDATION_DN_DEV0 23 23
	STRAP_ACS_TRANSLATION_BLOCKING_DN_DEV0 24 24
	STRAP_ACS_P2P_REQUEST_REDIRECT_DN_DEV0 25 25
	STRAP_ACS_P2P_COMPLETION_REDIRECT_DN_DEV0 26 26
	STRAP_ACS_UPSTREAM_FORWARDING_DN_DEV0 27 27
	STRAP_ACS_P2P_EGRESS_CONTROL_DN_DEV0 28 28
	STRAP_ACS_DIRECT_TRANSLATED_P2P_DN_DEV0 29 29
	STRAP_SSID_EN_DEV0 31 31
regRCC_STRAP1_RCC_DEV0_PORT_STRAP6 0 0xc406 17 0 8
	STRAP_CFG_CRS_EN_DEV0 0 0
	STRAP_SMN_ERR_STATUS_MASK_EN_DNS_DEV0 1 1
	STRAP_INTERNAL_ERR_EN_DEV0 2 2
	STRAP_RTM1_PRESENCE_DET_SUPPORT_DEV0 3 3
	STRAP_RTM2_PRESENCE_DET_SUPPORT_DEV0 4 4
	STRAP_10BIT_TAG_COMPLETER_SUPPORTED_DEV0 5 5
	STRAP_10BIT_TAG_REQUESTER_SUPPORTED_DEV0 6 6
	STRAP_VF_10BIT_TAG_REQUESTER_SUPPORTED_DEV0 7 7
	STRAP_PCIE_16GT_LANE_EQUALIZATION_CNTL_DSP_TX_PRESET_DEV0 8 11
	STRAP_PCIE_16GT_LANE_EQUALIZATION_CNTL_USP_TX_PRESET_DEV0 12 15
	STRAP_TPH_CPLR_SUPPORTED_DN_DEV0 16 17
	STRAP_MSI_EXT_MSG_DATA_CAP_DN_DEV0 18 18
	STRAP_NO_COMMAND_COMPLETED_SUPPORTED_DEV0 19 19
	STRAP_GEN5_COMPLIANCE_DEV0 20 20
	STRAP_TARGET_LINK_SPEED_DEV0 21 23
	STRAP_PCIE_32GT_LANE_EQUALIZATION_CNTL_DSP_TX_PRESET_DEV0 24 27
	STRAP_PCIE_32GT_LANE_EQUALIZATION_CNTL_USP_TX_PRESET_DEV0 28 31
regRCC_STRAP1_RCC_DEV0_PORT_STRAP7 0 0xc407 6 0 8
	STRAP_PORT_NUMBER_DEV0 0 7
	STRAP_MAJOR_REV_ID_DN_DEV0 8 11
	STRAP_MINOR_REV_ID_DN_DEV0 12 15
	STRAP_RP_BUSNUM_DEV0 16 23
	STRAP_DN_DEVNUM_DEV0 24 28
	STRAP_DN_FUNCID_DEV0 29 31
regRCC_STRAP1_RCC_DEV0_PORT_STRAP8 0 0xc408 4 0 8
	STRAP_PWR_BUDGET_DATA_8T0_6_DEV0 0 7
	STRAP_PWR_BUDGET_DATA_8T0_7_DEV0 8 15
	STRAP_PWR_BUDGET_DATA_8T0_8_DEV0 16 23
	STRAP_PWR_BUDGET_DATA_8T0_9_DEV0 24 31
regRCC_STRAP1_RCC_DEV0_PORT_STRAP9 0 0xc409 3 0 8
	STRAP_PWR_BUDGET_DATA_8T0_a_DEV0 0 7
	STRAP_PWR_BUDGET_DATA_8T0_b_DEV0 8 15
	STRAP_VENDOR_ID_DN_DEV0 16 31
regRCC_STRAP2_RCC_BIF_STRAP0 0 0x8d20 25 0 8
	STRAP_GEN4_DIS 0 0
	STRAP_EXPANSION_ROM_VALIDATION_SUPPORT 1 1
	STRAP_VGA_DIS_PIN 2 2
	STRAP_MEM_AP_SIZE_PIN 3 5
	STRAP_BIOS_ROM_EN_PIN 6 6
	STRAP_PX_CAPABLE 7 7
	STRAP_BIF_KILL_GEN3 8 8
	STRAP_MSI_FIRST_BE_FULL_PAYLOAD_EN 9 9
	STRAP_NBIF_IGNORE_ERR_INFLR 10 10
	STRAP_PME_SUPPORT_COMPLIANCE_EN 11 11
	STRAP_RX_IGNORE_EP_ERR 12 12
	STRAP_RX_IGNORE_MSG_ERR 13 13
	STRAP_RX_IGNORE_MAX_PAYLOAD_ERR 14 14
	STRAP_RX_IGNORE_SHORTPREFIX_ERR_DN 15 15
	STRAP_RX_IGNORE_TC_ERR 16 16
	STRAP_RX_IGNORE_TC_ERR_DN 17 17
	STRAP_AUD_PIN 18 19
	STRAP_GEN3_DIS 24 24
	STRAP_BIF_KILL_GEN4 25 25
	STRAP_QUICKSIM_START 26 26
	STRAP_NO_RO_ENABLED_P2P_PASSING 27 27
	STRAP_IGNORE_LOCAL_PREFIX_UR_SWUS 28 28
	STRAP_CFG0_RD_VF_BUSNUM_CHK_EN 29 29
	STRAP_BIGAPU_MODE 30 30
	STRAP_LINK_DOWN_RESET_EN 31 31
regRCC_STRAP2_RCC_BIF_STRAP1 0 0x8d21 27 0 8
	FUSESTRAP_VALID 0 0
	ROMSTRAP_VALID 1 1
	WRITE_DISABLE 2 2
	STRAP_ECRC_INTERMEDIATE_CHK_EN 3 3
	STRAP_IGNORE_E2E_PREFIX_UR_SWUS 5 5
	STRAP_MARGINING_USES_SOFTWARE 6 6
	STRAP_MARGINING_READY 7 7
	STRAP_SWUS_APER_EN 8 8
	STRAP_SWUS_64BAR_EN 9 9
	STRAP_SWUS_AP_SIZE 10 11
	STRAP_SWUS_APER_PREFETCHABLE 12 12
	STRAP_HWREV_LSB2 13 14
	STRAP_SWREV_LSB2 15 16
	STRAP_LINK_RST_CFG_ONLY 17 17
	STRAP_BIF_IOV_LKRST_DIS 18 18
	STRAP_DLF_EN 19 19
	STRAP_PHY_16GT_EN 20 20
	STRAP_MARGIN_EN 21 21
	STRAP_BIF_PSN_UR_RPT_EN 22 22
	STRAP_BIF_SLOT_POWER_SUPPORT_EN 23 23
	STRAP_S5_REGS_ACCESS_DIS 24 24
	STRAP_S5_MMREG_WR_POSTED_EN 25 25
	STRAP_GFX_FUNC_LTR_MODE 26 26
	STRAP_GSI_SMN_POSTWR_MULTI_EN 27 28
	STRAP_DLF_EN_EP 29 29
	STRAP_AP_EN 30 30
	STRAP_AP_EN_DN 31 31
regRCC_STRAP2_RCC_BIF_STRAP2 0 0x8d22 15 0 8
	STRAP_PCIESWUS_INDEX_APER_RANGE 0 0
	STRAP_SUC_IND_ACCESS_DIS 3 3
	STRAP_SUM_IND_ACCESS_DIS 4 4
	STRAP_ENDP_LINKDOWN_DROP_DMA 5 5
	STRAP_SWITCH_LINKDOWN_DROP_DMA 6 6
	STRAP_SWUS_SEC_LVL_OVRD_EN 7 7
	STRAP_GMI_DNS_SDP_CLKREQ_TOGGLE_DIS 8 8
	STRAP_ACS_MSKSEV_EP_HIDE_DIS 9 9
	STRAP_CFG_PG_FW_INTERLOCK_EXIT_EN 10 11
	RESERVED_BIF_STRAP2 13 13
	STRAP_LTR_IN_ASPML1_DIS 14 14
	STRAP_GFXAZ_POWERSTATE_INTERLOCK_EN 15 15
	STRAP_PWRBRK_DEGLITCH_CYCLE 16 23
	STRAP_PWRBRK_DEGLITCH_BYPASS 24 24
	STRAP_VLINK_PMETO_LDN_EXIT_BY_LNKRST_DIS 31 31
regRCC_STRAP2_RCC_BIF_STRAP3 0 0x8d23 2 0 8
	STRAP_VLINK_ASPM_IDLE_TIMER 0 15
	STRAP_VLINK_PM_L1_ENTRY_TIMER 16 31
regRCC_STRAP2_RCC_BIF_STRAP4 0 0x8d24 2 0 8
	STRAP_VLINK_L0S_EXIT_TIMER 0 15
	STRAP_VLINK_L1_EXIT_TIMER 16 31
regRCC_STRAP2_RCC_BIF_STRAP5 0 0x8d25 12 0 8
	STRAP_VLINK_LDN_ENTRY_TIMER 0 15
	STRAP_VLINK_LDN_ON_SWUS_LDN_EN 16 16
	STRAP_VLINK_LDN_ON_SWUS_SECRST_EN 17 17
	STRAP_VLINK_ENTER_COMPLIANCE_DIS 18 18
	STRAP_IGNORE_PSN_ON_VDM1_DIS 19 19
	STRAP_SMN_ERR_STATUS_MASK_EN_UPS 20 20
	STRAP_REG_PROTECTION_DIS 21 21
	STRAP_SMN_ERRRSP_DATA_FORCE 22 23
	STRAP_INTERMEDIATERSP_DATA_ALLF_DATA_FORCE 24 24
	STRAP_EMER_POWER_REDUCTION_SUPPORTED 25 26
	STRAP_EMER_POWER_REDUCTION_INIT_REQ 27 27
	STRAP_PWRBRK_STATUS_TIMER 28 30
regRCC_STRAP2_RCC_BIF_STRAP6 0 0x8d26 3 0 8
	STRAP_GEN5_DIS 0 0
	STRAP_BIF_KILL_GEN5 1 1
	STRAP_PHY_32GT_EN 2 2
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP0 0 0x8d36 8 0 8
	STRAP_DEVICE_ID_DEV0_F0 0 15
	STRAP_MAJOR_REV_ID_DEV0_F0 16 19
	STRAP_MINOR_REV_ID_DEV0_F0 20 23
	STRAP_ATI_REV_ID_DEV0_F0 24 27
	STRAP_FUNC_EN_DEV0_F0 28 28
	STRAP_LEGACY_DEVICE_TYPE_EN_DEV0_F0 29 29
	STRAP_D1_SUPPORT_DEV0_F0 30 30
	STRAP_D2_SUPPORT_DEV0_F0 31 31
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP1 0 0x8d37 2 0 8
	STRAP_SRIOV_VF_DEVICE_ID_DEV0_F0 0 15
	STRAP_SRIOV_SUPPORTED_PAGE_SIZE_DEV0_F0 16 31
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP13 0 0x8d38 4 0 8
	STRAP_CLASS_CODE_PIF_DEV0_F0 0 7
	STRAP_CLASS_CODE_SUB_DEV0_F0 8 15
	STRAP_CLASS_CODE_BASE_DEV0_F0 16 23
	STRAP_SRIOV_TOTAL_VFS_DEV0_F0 24 31
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP14 0 0x8d39 1 0 8
	STRAP_VENDOR_ID_DEV0_F0 0 15
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP15 0 0x8d3a 5 0 8
	STRAP_RTR_RESET_TIME_DEV0_F0 0 11
	STRAP_RTR_DLUP_TIME_DEV0_F0 12 23
	STRAP_RTR_VALID_DEV0_F0 24 24
	STRAP_ATS_INVALIDATE_QUEUE_DEPTH_DEV0_F0 25 29
	STRAP_ATS_PAGE_ALIGNED_REQUEST_DEV0_F0 30 30
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP16 0 0x8d3b 2 0 8
	STRAP_RTR_FLR_TIME_DEV0_F0 0 11
	STRAP_RTR_D3HOTD0_TIME_DEV0_F0 12 23
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP17 0 0x8d3c 3 0 8
	STRAP_RTR_VF_RESET_TIME_DEV0_F0 0 11
	STRAP_RTR_VF_VALID_DEV0_F0 12 12
	STRAP_RTR_VF_FLR_TIME_DEV0_F0 13 24
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP18 0 0x8d3d 1 0 8
	STRAP_RTR_VF_D3HOTD0_TIME_DEV0_F0 0 11
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP2 0 0x8d3e 20 0 8
	STRAP_SRIOV_EN_DEV0_F0 0 0
	STRAP_64BAR_DIS_DEV0_F0 6 6
	STRAP_NO_SOFT_RESET_DEV0_F0 7 7
	STRAP_RESIZE_BAR_EN_DEV0_F0 8 8
	STRAP_MAX_PASID_WIDTH_DEV0_F0 9 13
	STRAP_MSI_PERVECTOR_MASK_CAP_DEV0_F0 14 14
	STRAP_ARI_EN_DEV0_F0 15 15
	STRAP_AER_EN_DEV0_F0 16 16
	STRAP_ACS_EN_DEV0_F0 17 17
	STRAP_ATS_EN_DEV0_F0 18 18
	STRAP_CPL_ABORT_ERR_EN_DEV0_F0 20 20
	STRAP_DPA_EN_DEV0_F0 21 21
	STRAP_DSN_EN_DEV0_F0 22 22
	STRAP_VC_EN_DEV0_F0 23 23
	STRAP_MSI_MULTI_CAP_DEV0_F0 24 26
	STRAP_PAGE_REQ_EN_DEV0_F0 27 27
	STRAP_PASID_EN_DEV0_F0 28 28
	STRAP_PASID_EXE_PERMISSION_SUPPORTED_DEV0_F0 29 29
	STRAP_PASID_GLOBAL_INVALIDATE_SUPPORTED_DEV0_F0 30 30
	STRAP_PASID_PRIV_MODE_SUPPORTED_DEV0_F0 31 31
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP26 0 0x8d3f 1 0 8
	STRAP_GPUIOV_VSEC_LENGTH_DEV0_F0 0 11
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP3 0 0x8d40 14 0 8
	STRAP_SUBSYS_ID_DEV0_F0 0 15
	STRAP_POISONED_ADVISORY_NONFATAL_DEV0_F0 16 16
	STRAP_PWR_EN_DEV0_F0 17 17
	STRAP_MSI_EN_DEV0_F0 18 18
	STRAP_MSI_CLR_PENDING_EN_DEV0_F0 19 19
	STRAP_MSIX_EN_DEV0_F0 20 20
	STRAP_MSIX_TABLE_BIR_DEV0_F0 21 23
	STRAP_PMC_DSI_DEV0_F0 24 24
	STRAP_ALL_MSI_EVENT_SUPPORT_EN_DEV0_F0 26 26
	STRAP_SMN_ERR_STATUS_MASK_EN_EP_DEV0_F0 27 27
	STRAP_VF_RESIZE_BAR_EN_DEV0_F0 28 28
	STRAP_CLK_PM_EN_DEV0_F0 29 29
	STRAP_TRUE_PM_STATUS_EN_DEV0_F0 30 30
	STRAP_RTR_EN_DEV0_F0 31 31
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP4 0 0x8d41 7 0 8
	STRAP_RESERVED_STRAP4_DEV0_F0 0 9
	STRAP_DOE_EN_DEV0_F0 10 10
	STRAP_ATOMIC_64BIT_EN_DEV0_F0 20 20
	STRAP_ATOMIC_EN_DEV0_F0 21 21
	STRAP_FLR_EN_DEV0_F0 22 22
	STRAP_PME_SUPPORT_DEV0_F0 23 27
	STRAP_INTERRUPT_PIN_DEV0_F0 28 30
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP5 0 0x8d42 2 0 8
	STRAP_SUBSYS_VEN_ID_DEV0_F0 0 15
	STRAP_MSI_EXT_MSG_DATA_CAP_DEV0_F0 30 30
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP8 0 0x8d44 13 0 8
	STRAP_DOORBELL_APER_SIZE_DEV0_F0 0 2
	STRAP_DOORBELL_BAR_DIS_DEV0_F0 3 3
	STRAP_ROM_AP_SIZE_DEV0_F0 4 6
	STRAP_IO_BAR_DIS_DEV0_F0 7 7
	STRAP_LFB_ERRMSG_EN_DEV0_F0 8 8
	STRAP_MEM_AP_SIZE_DEV0_F0 9 12
	STRAP_REG_AP_SIZE_DEV0_F0 13 15
	STRAP_VF_DOORBELL_APER_SIZE_DEV0_F0 16 18
	STRAP_VF_MEM_AP_SIZE_DEV0_F0 19 22
	STRAP_VF_REG_AP_SIZE_DEV0_F0 23 25
	STRAP_VGA_DIS_DEV0_F0 26 26
	STRAP_VF_MSI_MULTI_CAP_DEV0_F0 27 29
	STRAP_SRIOV_VF_MAPPING_MODE_DEV0_F0 30 31
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP9 0 0x8d45 7 0 8
	STRAP_OUTSTAND_PAGE_REQ_CAP_DEV0_F0 0 15
	STRAP_BAR_COMPLIANCE_EN_DEV0_F0 18 18
	STRAP_NBIF_ROM_BAR_DIS_CHICKEN_DEV0_F0 19 19
	STRAP_VF_REG_PROT_DIS_DEV0_F0 20 20
	STRAP_FB_ALWAYS_ON_DEV0_F0 21 21
	STRAP_FB_CPL_TYPE_SEL_DEV0_F0 22 23
	STRAP_GPUIOV_VSEC_REV_DEV0_F0 24 27
regRCC_STRAP2_RCC_DEV0_EPF1_STRAP0 0 0x8d46 7 0 8
	STRAP_DEVICE_ID_DEV0_F1 0 15
	STRAP_MAJOR_REV_ID_DEV0_F1 16 19
	STRAP_MINOR_REV_ID_DEV0_F1 20 23
	STRAP_FUNC_EN_DEV0_F1 28 28
	STRAP_LEGACY_DEVICE_TYPE_EN_DEV0_F1 29 29
	STRAP_D1_SUPPORT_DEV0_F1 30 30
	STRAP_D2_SUPPORT_DEV0_F1 31 31
regRCC_STRAP2_RCC_DEV0_EPF1_STRAP2 0 0x8d52 14 0 8
	STRAP_NO_SOFT_RESET_DEV0_F1 7 7
	STRAP_RESIZE_BAR_EN_DEV0_F1 8 8
	STRAP_MAX_PASID_WIDTH_DEV0_F1 9 13
	STRAP_MSI_PERVECTOR_MASK_CAP_DEV0_F1 14 14
	STRAP_AER_EN_DEV0_F1 16 16
	STRAP_ACS_EN_DEV0_F1 17 17
	STRAP_CPL_ABORT_ERR_EN_DEV0_F1 20 20
	STRAP_DPA_EN_DEV0_F1 21 21
	STRAP_VC_EN_DEV0_F1 23 23
	STRAP_MSI_MULTI_CAP_DEV0_F1 24 26
	STRAP_PASID_EN_DEV0_F1 28 28
	STRAP_PASID_EXE_PERMISSION_SUPPORTED_DEV0_F1 29 29
	STRAP_PASID_GLOBAL_INVALIDATE_SUPPORTED_DEV0_F1 30 30
	STRAP_PASID_PRIV_MODE_SUPPORTED_DEV0_F1 31 31
regRCC_STRAP2_RCC_DEV0_EPF1_STRAP20 0 0x8d53 0 0 8
regRCC_STRAP2_RCC_DEV0_EPF1_STRAP21 0 0x8d54 0 0 8
regRCC_STRAP2_RCC_DEV0_EPF1_STRAP22 0 0x8d55 0 0 8
regRCC_STRAP2_RCC_DEV0_EPF1_STRAP23 0 0x8d56 0 0 8
regRCC_STRAP2_RCC_DEV0_EPF1_STRAP24 0 0x8d57 0 0 8
regRCC_STRAP2_RCC_DEV0_EPF1_STRAP25 0 0x8d58 0 0 8
regRCC_STRAP2_RCC_DEV0_EPF1_STRAP3 0 0x8d59 12 0 8
	STRAP_SUBSYS_ID_DEV0_F1 0 15
	STRAP_POISONED_ADVISORY_NONFATAL_DEV0_F1 16 16
	STRAP_PWR_EN_DEV0_F1 17 17
	STRAP_MSI_EN_DEV0_F1 18 18
	STRAP_MSI_CLR_PENDING_EN_DEV0_F1 19 19
	STRAP_MSIX_EN_DEV0_F1 20 20
	STRAP_PMC_DSI_DEV0_F1 24 24
	STRAP_ALL_MSI_EVENT_SUPPORT_EN_DEV0_F1 26 26
	STRAP_SMN_ERR_STATUS_MASK_EN_EP_DEV0_F1 27 27
	STRAP_CLK_PM_EN_DEV0_F1 29 29
	STRAP_TRUE_PM_STATUS_EN_DEV0_F1 30 30
	STRAP_RTR_EN_DEV0_F1 31 31
regRCC_STRAP2_RCC_DEV0_EPF1_STRAP4 0 0x8d5a 6 0 8
	STRAP_ATOMIC_64BIT_EN_DEV0_F1 20 20
	STRAP_ATOMIC_EN_DEV0_F1 21 21
	STRAP_FLR_EN_DEV0_F1 22 22
	STRAP_PME_SUPPORT_DEV0_F1 23 27
	STRAP_INTERRUPT_PIN_DEV0_F1 28 30
	STRAP_AUXPWR_SUPPORT_DEV0_F1 31 31
regRCC_STRAP2_RCC_DEV0_EPF1_STRAP5 0 0x8d5b 3 0 8
	STRAP_SUBSYS_VEN_ID_DEV0_F1 0 15
	STRAP_AUX_CURRENT_DEV0_F1 27 29
	STRAP_MSI_EXT_MSG_DATA_CAP_DEV0_F1 30 30
regRCC_STRAP2_RCC_DEV0_EPF1_STRAP6 0 0x8d5c 1 0 8
	STRAP_APER0_EN_DEV0_F1 0 0
regRCC_STRAP2_RCC_DEV0_EPF1_STRAP7 0 0x8d5d 0 0 8
regRCC_STRAP2_RCC_DEV0_PORT_STRAP0 0 0x8d27 10 0 8
	STRAP_DEVICE_ID_DN_DEV0 0 15
	STRAP_ARI_EN_DN_DEV0 16 16
	STRAP_ACS_EN_DN_DEV0 17 17
	STRAP_AER_EN_DN_DEV0 18 18
	STRAP_CPL_ABORT_ERR_EN_DN_DEV0 19 19
	STRAP_INTERRUPT_PIN_DN_DEV0 21 23
	STRAP_IGNORE_E2E_PREFIX_UR_DN_DEV0 24 24
	STRAP_MAX_PAYLOAD_SUPPORT_DN_DEV0 25 27
	STRAP_MAX_LINK_WIDTH_SUPPORT_DEV0 28 30
	STRAP_EPF0_DUMMY_EN_DEV0 31 31
regRCC_STRAP2_RCC_DEV0_PORT_STRAP1 0 0x8d28 2 0 8
	STRAP_SUBSYS_ID_DN_DEV0 0 15
	STRAP_SUBSYS_VEN_ID_DN_DEV0 16 31
regRCC_STRAP2_RCC_DEV0_PORT_STRAP10 0 0x8d29 7 0 8
	STRAP_NO_EQ_NEED_SUPPORTED_DEV0 0 0
	STRAP_NO_EQ_NEED_SUPPORTED_DN_DEV0 1 1
	STRAP_MODIFID_TS_USAGE_MODE1_SUPPORTED_DEV0 2 2
	STRAP_MODIFID_TS_USAGE_MODE2_SUPPORTED_DEV0 3 3
	STRAP_TRANSMITTER_PRECODEING_ON_DEV0 4 4
	STRAP_TRANSMITTER_PRECODE_REQUEST_DEV0 5 5
	STRAP_MODIFIED_TS_INFOR1_DEV0 6 18
regRCC_STRAP2_RCC_DEV0_PORT_STRAP11 0 0x8d2a 5 0 8
	STRAP_MODIFIED_TS_VENDOR_ID_DEV0 0 15
	STRAP_RTR_RESET_TIME_DN_DEV0 16 27
	STRAP_RTR_VALID_DN_DEV0 28 28
	STRAP_RTR_EN_DN_DEV0 29 29
	STRAP_SDPVW_REG_UPDATE_EN_DEV0 30 30
regRCC_STRAP2_RCC_DEV0_PORT_STRAP12 0 0x8d2b 1 0 8
	STRAP_MODIFIED_TS_INFOR2_DEV0 0 23
regRCC_STRAP2_RCC_DEV0_PORT_STRAP13 0 0x8d2c 4 0 8
	STRAP_ALTERNATE_PROTOCOL_COUNT_DEV0 0 7
	STRAP_ALTERNATE_PROTOCOL_SELECTIVE_ENABLE_SUPPORTED_DEV0 8 8
	STRAP_ALTERNATE_PROTOCOL_DETAILS_DEV0 9 19
	STRAP_RTR_D3HOTD0_TIME_DN_DEV0 20 31
regRCC_STRAP2_RCC_DEV0_PORT_STRAP14 0 0x8d2d 5 0 8
	STRAP_CTO_LOGGING_SUPPORT_DEV0 0 0
	STRAP_ACS_ENH_CAPABILITY_DN_DEV0 1 1
	STRAP_COMMAND_COMPLETED_DEV0 2 2
	STRAP_ERR_COR_SUBCLASS_CAPABLE_DEV0 3 3
	STRAP_DOE_EN_UP_DEV0 4 4
regRCC_STRAP2_RCC_DEV0_PORT_STRAP2 0 0x8d2e 20 0 8
	STRAP_DE_EMPHASIS_SEL_DN_DEV0 0 0
	STRAP_DSN_EN_DN_DEV0 1 1
	STRAP_E2E_PREFIX_EN_DEV0 2 2
	STRAP_ECN1P1_EN_DEV0 3 3
	STRAP_ECRC_CHECK_EN_DEV0 4 4
	STRAP_ECRC_GEN_EN_DEV0 5 5
	STRAP_ERR_REPORTING_DIS_DEV0 6 6
	STRAP_EXTENDED_FMT_SUPPORTED_DEV0 7 7
	STRAP_EXTENDED_TAG_ECN_EN_DEV0 8 8
	STRAP_EXT_VC_COUNT_DN_DEV0 9 11
	STRAP_FIRST_RCVD_ERR_LOG_DN_DEV0 12 12
	STRAP_POISONED_ADVISORY_NONFATAL_DN_DEV0 13 13
	STRAP_GEN2_COMPLIANCE_DEV0 14 14
	STRAP_GEN2_EN_DEV0 15 15
	STRAP_GEN3_COMPLIANCE_DEV0 16 16
	STRAP_GEN4_COMPLIANCE_DEV0 17 17
	STRAP_L0S_ACCEPTABLE_LATENCY_DEV0 20 22
	STRAP_L0S_EXIT_LATENCY_DEV0 23 25
	STRAP_L1_ACCEPTABLE_LATENCY_DEV0 26 28
	STRAP_L1_EXIT_LATENCY_DEV0 29 31
regRCC_STRAP2_RCC_DEV0_PORT_STRAP3 0 0x8d2f 16 0 8
	STRAP_LINK_BW_NOTIFICATION_CAP_DN_EN_DEV0 0 0
	STRAP_LTR_EN_DEV0 1 1
	STRAP_LTR_EN_DN_DEV0 2 2
	STRAP_MAX_PAYLOAD_SUPPORT_DEV0 3 5
	STRAP_MSI_EN_DN_DEV0 6 6
	STRAP_MSTCPL_TIMEOUT_EN_DEV0 7 7
	STRAP_NO_SOFT_RESET_DN_DEV0 8 8
	STRAP_OBFF_SUPPORTED_DEV0 9 10
	STRAP_PCIE_LANE_EQUALIZATION_CNTL_DOWNSTREAM_PORT_RX_PRESET_HINT_DEV0 11 13
	STRAP_PCIE_LANE_EQUALIZATION_CNTL_DOWNSTREAM_PORT_TX_PRESET_DEV0 14 17
	STRAP_PCIE_LANE_EQUALIZATION_CNTL_UPSTREAM_PORT_RX_PRESET_HINT_DEV0 18 20
	STRAP_PCIE_LANE_EQUALIZATION_CNTL_UPSTREAM_PORT_TX_PRESET_DEV0 21 24
	STRAP_PM_SUPPORT_DEV0 25 26
	STRAP_PM_SUPPORT_DN_DEV0 27 28
	STRAP_ATOMIC_EN_DN_DEV0 29 29
	STRAP_PMC_DSI_DN_DEV0 31 31
regRCC_STRAP2_RCC_DEV0_PORT_STRAP4 0 0x8d30 4 0 8
	STRAP_PWR_BUDGET_DATA_8T0_0_DEV0 0 7
	STRAP_PWR_BUDGET_DATA_8T0_1_DEV0 8 15
	STRAP_PWR_BUDGET_DATA_8T0_2_DEV0 16 23
	STRAP_PWR_BUDGET_DATA_8T0_3_DEV0 24 31
regRCC_STRAP2_RCC_DEV0_PORT_STRAP5 0 0x8d31 17 0 8
	STRAP_PWR_BUDGET_DATA_8T0_4_DEV0 0 7
	STRAP_PWR_BUDGET_DATA_8T0_5_DEV0 8 15
	STRAP_PWR_BUDGET_SYSTEM_ALLOCATED_DEV0 16 16
	STRAP_ATOMIC_64BIT_EN_DN_DEV0 17 17
	STRAP_ATOMIC_ROUTING_EN_DEV0 18 18
	STRAP_VC_EN_DN_DEV0 19 19
	STRAP_TwoVC_EN_DEV0 20 20
	STRAP_TwoVC_EN_DN_DEV0 21 21
	STRAP_LOCAL_DLF_SUPPORTED_DEV0 22 22
	STRAP_ACS_SOURCE_VALIDATION_DN_DEV0 23 23
	STRAP_ACS_TRANSLATION_BLOCKING_DN_DEV0 24 24
	STRAP_ACS_P2P_REQUEST_REDIRECT_DN_DEV0 25 25
	STRAP_ACS_P2P_COMPLETION_REDIRECT_DN_DEV0 26 26
	STRAP_ACS_UPSTREAM_FORWARDING_DN_DEV0 27 27
	STRAP_ACS_P2P_EGRESS_CONTROL_DN_DEV0 28 28
	STRAP_ACS_DIRECT_TRANSLATED_P2P_DN_DEV0 29 29
	STRAP_SSID_EN_DEV0 31 31
regRCC_STRAP2_RCC_DEV0_PORT_STRAP6 0 0x8d32 17 0 8
	STRAP_CFG_CRS_EN_DEV0 0 0
	STRAP_SMN_ERR_STATUS_MASK_EN_DNS_DEV0 1 1
	STRAP_INTERNAL_ERR_EN_DEV0 2 2
	STRAP_RTM1_PRESENCE_DET_SUPPORT_DEV0 3 3
	STRAP_RTM2_PRESENCE_DET_SUPPORT_DEV0 4 4
	STRAP_10BIT_TAG_COMPLETER_SUPPORTED_DEV0 5 5
	STRAP_10BIT_TAG_REQUESTER_SUPPORTED_DEV0 6 6
	STRAP_VF_10BIT_TAG_REQUESTER_SUPPORTED_DEV0 7 7
	STRAP_PCIE_16GT_LANE_EQUALIZATION_CNTL_DSP_TX_PRESET_DEV0 8 11
	STRAP_PCIE_16GT_LANE_EQUALIZATION_CNTL_USP_TX_PRESET_DEV0 12 15
	STRAP_TPH_CPLR_SUPPORTED_DN_DEV0 16 17
	STRAP_MSI_EXT_MSG_DATA_CAP_DN_DEV0 18 18
	STRAP_NO_COMMAND_COMPLETED_SUPPORTED_DEV0 19 19
	STRAP_GEN5_COMPLIANCE_DEV0 20 20
	STRAP_TARGET_LINK_SPEED_DEV0 21 23
	STRAP_PCIE_32GT_LANE_EQUALIZATION_CNTL_DSP_TX_PRESET_DEV0 24 27
	STRAP_PCIE_32GT_LANE_EQUALIZATION_CNTL_USP_TX_PRESET_DEV0 28 31
regRCC_STRAP2_RCC_DEV0_PORT_STRAP7 0 0x8d33 6 0 8
	STRAP_PORT_NUMBER_DEV0 0 7
	STRAP_MAJOR_REV_ID_DN_DEV0 8 11
	STRAP_MINOR_REV_ID_DN_DEV0 12 15
	STRAP_RP_BUSNUM_DEV0 16 23
	STRAP_DN_DEVNUM_DEV0 24 28
	STRAP_DN_FUNCID_DEV0 29 31
regRCC_STRAP2_RCC_DEV0_PORT_STRAP8 0 0x8d34 4 0 8
	STRAP_PWR_BUDGET_DATA_8T0_6_DEV0 0 7
	STRAP_PWR_BUDGET_DATA_8T0_7_DEV0 8 15
	STRAP_PWR_BUDGET_DATA_8T0_8_DEV0 16 23
	STRAP_PWR_BUDGET_DATA_8T0_9_DEV0 24 31
regRCC_STRAP2_RCC_DEV0_PORT_STRAP9 0 0x8d35 3 0 8
	STRAP_PWR_BUDGET_DATA_8T0_a_DEV0 0 7
	STRAP_PWR_BUDGET_DATA_8T0_b_DEV0 8 15
	STRAP_VENDOR_ID_DN_DEV0 16 31
regREGS_ROM_OFFSET_CTRL 0 0xcc23 1 0 8
	ROM_OFFSET 0 6
regS2A_DOORBELL_COMMON_CTRL_REG 0 0x7a90 1 0 5
	S2A_DOORBELL_FENCE_ONCE_TRIGGER_DIS 0 0
regS2A_DOORBELL_ENTRY_0_CTRL 0 0x7a80 8 0 5
	S2A_DOORBELL_PORT0_ENABLE 0 0
	S2A_DOORBELL_PORT0_AWID 1 5
	S2A_DOORBELL_PORT0_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT0_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT0_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT0_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT0_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT0_AWADDR_31_28_VALUE 28 31
regS2A_DOORBELL_ENTRY_10_CTRL 0 0x7a8a 8 0 5
	S2A_DOORBELL_PORT10_ENABLE 0 0
	S2A_DOORBELL_PORT10_AWID 1 5
	S2A_DOORBELL_PORT10_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT10_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT10_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT10_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT10_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT10_AWADDR_31_28_VALUE 28 31
regS2A_DOORBELL_ENTRY_11_CTRL 0 0x7a8b 8 0 5
	S2A_DOORBELL_PORT11_ENABLE 0 0
	S2A_DOORBELL_PORT11_AWID 1 5
	S2A_DOORBELL_PORT11_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT11_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT11_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT11_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT11_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT11_AWADDR_31_28_VALUE 28 31
regS2A_DOORBELL_ENTRY_12_CTRL 0 0x7a8c 8 0 5
	S2A_DOORBELL_PORT12_ENABLE 0 0
	S2A_DOORBELL_PORT12_AWID 1 5
	S2A_DOORBELL_PORT12_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT12_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT12_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT12_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT12_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT12_AWADDR_31_28_VALUE 28 31
regS2A_DOORBELL_ENTRY_13_CTRL 0 0x7a8d 8 0 5
	S2A_DOORBELL_PORT13_ENABLE 0 0
	S2A_DOORBELL_PORT13_AWID 1 5
	S2A_DOORBELL_PORT13_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT13_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT13_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT13_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT13_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT13_AWADDR_31_28_VALUE 28 31
regS2A_DOORBELL_ENTRY_14_CTRL 0 0x7a8e 8 0 5
	S2A_DOORBELL_PORT14_ENABLE 0 0
	S2A_DOORBELL_PORT14_AWID 1 5
	S2A_DOORBELL_PORT14_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT14_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT14_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT14_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT14_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT14_AWADDR_31_28_VALUE 28 31
regS2A_DOORBELL_ENTRY_15_CTRL 0 0x7a8f 8 0 5
	S2A_DOORBELL_PORT15_ENABLE 0 0
	S2A_DOORBELL_PORT15_AWID 1 5
	S2A_DOORBELL_PORT15_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT15_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT15_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT15_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT15_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT15_AWADDR_31_28_VALUE 28 31
regS2A_DOORBELL_ENTRY_1_CTRL 0 0x7a81 8 0 5
	S2A_DOORBELL_PORT1_ENABLE 0 0
	S2A_DOORBELL_PORT1_AWID 1 5
	S2A_DOORBELL_PORT1_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT1_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT1_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT1_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT1_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT1_AWADDR_31_28_VALUE 28 31
regS2A_DOORBELL_ENTRY_2_CTRL 0 0x7a82 8 0 5
	S2A_DOORBELL_PORT2_ENABLE 0 0
	S2A_DOORBELL_PORT2_AWID 1 5
	S2A_DOORBELL_PORT2_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT2_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT2_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT2_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT2_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT2_AWADDR_31_28_VALUE 28 31
regS2A_DOORBELL_ENTRY_3_CTRL 0 0x7a83 8 0 5
	S2A_DOORBELL_PORT3_ENABLE 0 0
	S2A_DOORBELL_PORT3_AWID 1 5
	S2A_DOORBELL_PORT3_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT3_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT3_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT3_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT3_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT3_AWADDR_31_28_VALUE 28 31
regS2A_DOORBELL_ENTRY_4_CTRL 0 0x7a84 8 0 5
	S2A_DOORBELL_PORT4_ENABLE 0 0
	S2A_DOORBELL_PORT4_AWID 1 5
	S2A_DOORBELL_PORT4_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT4_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT4_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT4_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT4_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT4_AWADDR_31_28_VALUE 28 31
regS2A_DOORBELL_ENTRY_5_CTRL 0 0x7a85 8 0 5
	S2A_DOORBELL_PORT5_ENABLE 0 0
	S2A_DOORBELL_PORT5_AWID 1 5
	S2A_DOORBELL_PORT5_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT5_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT5_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT5_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT5_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT5_AWADDR_31_28_VALUE 28 31
regS2A_DOORBELL_ENTRY_6_CTRL 0 0x7a86 8 0 5
	S2A_DOORBELL_PORT6_ENABLE 0 0
	S2A_DOORBELL_PORT6_AWID 1 5
	S2A_DOORBELL_PORT6_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT6_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT6_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT6_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT6_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT6_AWADDR_31_28_VALUE 28 31
regS2A_DOORBELL_ENTRY_7_CTRL 0 0x7a87 8 0 5
	S2A_DOORBELL_PORT7_ENABLE 0 0
	S2A_DOORBELL_PORT7_AWID 1 5
	S2A_DOORBELL_PORT7_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT7_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT7_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT7_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT7_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT7_AWADDR_31_28_VALUE 28 31
regS2A_DOORBELL_ENTRY_8_CTRL 0 0x7a88 8 0 5
	S2A_DOORBELL_PORT8_ENABLE 0 0
	S2A_DOORBELL_PORT8_AWID 1 5
	S2A_DOORBELL_PORT8_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT8_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT8_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT8_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT8_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT8_AWADDR_31_28_VALUE 28 31
regS2A_DOORBELL_ENTRY_9_CTRL 0 0x7a89 8 0 5
	S2A_DOORBELL_PORT9_ENABLE 0 0
	S2A_DOORBELL_PORT9_AWID 1 5
	S2A_DOORBELL_PORT9_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT9_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT9_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT9_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT9_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT9_AWADDR_31_28_VALUE 28 31
regSB_COMMAND 0 0xe85000 3 0 8
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
regSB_DEVICE_CNTL2 0 0xe8500d 1 0 8
	ARI_FORWARDING_EN 5 5
regSB_EXT_BRIDGE_CNTL 0 0xe85009 1 0 8
	IO_PORT_80_EN 0 0
regSB_IO_BASE_LIMIT 0 0xe85002 2 0 8
	IO_BASE 4 7
	IO_LIMIT 12 15
regSB_IO_BASE_LIMIT_HI 0 0xe85007 2 0 8
	IO_BASE_31_16 0 15
	IO_LIMIT_31_16 16 31
regSB_IRQ_BRIDGE_CNTL 0 0xe85008 3 0 8
	ISA_EN 2 2
	VGA_EN 3 3
	VGA_DEC 4 4
regSB_LOCATION 0 0xe8401f 2 0 8
	SBlocated_Port 0 15
	SBlocated_Core 16 31
regSB_MEM_BASE_LIMIT 0 0xe85003 2 0 8
	MEM_BASE_31_20 4 15
	MEM_LIMIT_31_20 20 31
regSB_PMI_STATUS_CNTL 0 0xe8500a 1 0 8
	POWER_STATE 0 1
regSB_PREF_BASE_LIMIT 0 0xe85004 2 0 8
	PREF_MEM_BASE_31_20 4 15
	PREF_MEM_LIMIT_31_20 20 31
regSB_PREF_BASE_UPPER 0 0xe85005 1 0 8
	PREF_BASE_UPPER 0 31
regSB_PREF_LIMIT_UPPER 0 0xe85006 1 0 8
	PREF_LIMIT_UPPER 0 31
regSB_ROOT_CNTL 0 0xe8500c 1 0 8
	CRS_SOFTWARE_VISIBILITY_EN 4 4
regSB_SLOT_CAP 0 0xe8500b 2 0 8
	SLOT_PWR_LIMIT_VALUE 7 14
	SLOT_PWR_LIMIT_SCALE 15 16
regSB_SUB_BUS_NUMBER_LATENCY 0 0xe85001 2 0 8
	SECONDARY_BUS 8 15
	SUB_BUS_NUM 16 23
regSCRATCH_4 0 0xe840fc 1 0 8
	SCRATCH_4 0 31
regSCRATCH_5 0 0xe840fd 1 0 8
	SCRATCH_5 0 31
regSELF_SOFT_RST 0 0xe002 15 0 8
	DSPT0_CFG_RST 0 0
	DSPT0_CFG_STICKY_RST 1 1
	DSPT0_PRV_RST 2 2
	DSPT0_PRV_STICKY_RST 3 3
	EP0_CFG_RST 4 4
	EP0_CFG_STICKY_RST 5 5
	EP0_PRV_RST 6 6
	EP0_PRV_STICKY_RST 7 7
	HRPU_SDP_PORT_RST 24 24
	GSID_SDP_PORT_RST 25 25
	GMIU_SDP_PORT_RST 26 26
	GMID_SDP_PORT_RST 27 27
	CORE_STICKY_RST 29 29
	RELOAD_STRAP 30 30
	CORE_RST 31 31
regSELF_SOFT_RST_2 0 0xe016 10 0 8
	DSPT3_CFG_RST 0 0
	DSPT3_CFG_STICKY_RST 1 1
	DSPT3_PRV_RST 2 2
	DSPT3_PRV_STICKY_RST 3 3
	EP3_CFG_RST 4 4
	EP3_CFG_STICKY_RST 5 5
	EP3_PRV_RST 6 6
	EP3_PRV_STICKY_RST 7 7
	GMISP0_SDP_PORT_RST 24 24
	STRAP_RST 25 25
regSHUB_GFX_DRV_VPU_RST 0 0x7c01 1 0 5
	GFX_DRV_MODE1_RST 0 0
regSHUB_HARD_RST_CTRL 0 0x7c10 6 0 5
	COR_RESET_EN 0 0
	REG_RESET_EN 1 1
	STY_RESET_EN 2 2
	NIC400_RESET_EN 3 3
	SDP_PORT_RESET_EN 4 4
	SION_AON_RESET_EN 5 5
regSHUB_LINK_RESET 0 0x7c02 4 0 5
	LINK_P0_RESET 0 0
	LINK_P1_RESET 1 1
	LINK_P2_RESET 2 2
	LINK_P3_RESET 3 3
regSHUB_PF_FLR_RST 0 0x7c00 2 0 5
	DEV0_PF0_FLR_RST 0 0
	DEV0_PF1_FLR_RST 1 1
regSHUB_RST_MISC_TRL 0 0x7c13 0 0 5
regSHUB_SDP_PORT_RST 0 0x7c12 13 0 5
	A2S_SDP_PORT_RST 0 0
	NBIFSION_BIF_SDP_PORT_RST 1 1
	ATHUB_HST_SDP_PORT_RST 2 2
	ATHUB_DMA_SDP_PORT_RST 3 3
	ATDMA_NBIFSOIN_SDP_PORT_RST 4 4
	MP4SDP_SDP_PORT_RST 6 6
	NTB_HST_SDP_PORT_RST 8 8
	NTB_DMA_SDP_PORT_RST 9 9
	MPDMATF_DMA_SDP_PORT_RST 10 10
	MPDMAPM_DMA_SDP_PORT_RST 11 11
	MPDMATF_HST_SDP_PORT_RST 12 12
	SHUB_CNDI_HST_SDP_PORT_RST 13 13
	SION_AON_RST 24 24
regSHUB_SOFT_RST_CTRL 0 0x7c11 6 0 5
	COR_RESET_EN 0 0
	REG_RESET_EN 1 1
	STY_RESET_EN 2 2
	NIC400_RESET_EN 3 3
	SDP_PORT_RESET_EN 4 4
	SION_AON_RESET_EN 5 5
regSMN_MST_CNTL0 0 0xe889 9 0 8
	SMN_ARB_MODE 0 1
	SMN_ZERO_BE_WR_EN_UPS 8 8
	SMN_ZERO_BE_RD_EN_UPS 9 9
	SMN_POST_MASK_EN_UPS 10 10
	MULTI_SMN_TRANS_ID_DIS_UPS 11 11
	SMN_ZERO_BE_WR_EN_DNS_DEV0 16 16
	SMN_ZERO_BE_RD_EN_DNS_DEV0 20 20
	SMN_POST_MASK_EN_DNS_DEV0 24 24
	MULTI_SMN_TRANS_ID_DIS_DNS_DEV0 28 28
regSMN_MST_CNTL1 0 0xe83e 2 0 8
	SMN_ERRRSP_DATA_ALLF_DIS_UPS 0 0
	SMN_ERRRSP_DATA_ALLF_DIS_DNS_DEV0 16 16
regSMN_MST_EP_CNTL1 0 0xe88a 8 0 8
	SMN_POST_MASK_EN_EP_DEV0_PF0 0 0
	SMN_POST_MASK_EN_EP_DEV0_PF1 1 1
	SMN_POST_MASK_EN_EP_DEV0_PF2 2 2
	SMN_POST_MASK_EN_EP_DEV0_PF3 3 3
	SMN_POST_MASK_EN_EP_DEV0_PF4 4 4
	SMN_POST_MASK_EN_EP_DEV0_PF5 5 5
	SMN_POST_MASK_EN_EP_DEV0_PF6 6 6
	SMN_POST_MASK_EN_EP_DEV0_PF7 7 7
regSMN_MST_EP_CNTL2 0 0xe88b 8 0 8
	MULTI_SMN_TRANS_ID_DIS_EP_DEV0_PF0 0 0
	MULTI_SMN_TRANS_ID_DIS_EP_DEV0_PF1 1 1
	MULTI_SMN_TRANS_ID_DIS_EP_DEV0_PF2 2 2
	MULTI_SMN_TRANS_ID_DIS_EP_DEV0_PF3 3 3
	MULTI_SMN_TRANS_ID_DIS_EP_DEV0_PF4 4 4
	MULTI_SMN_TRANS_ID_DIS_EP_DEV0_PF5 5 5
	MULTI_SMN_TRANS_ID_DIS_EP_DEV0_PF6 6 6
	MULTI_SMN_TRANS_ID_DIS_EP_DEV0_PF7 7 7
regSMN_MST_EP_CNTL3 0 0xe83c 8 0 8
	SMN_ZERO_BE_WR_EN_EP_DEV0_PF0 0 0
	SMN_ZERO_BE_WR_EN_EP_DEV0_PF1 1 1
	SMN_ZERO_BE_WR_EN_EP_DEV0_PF2 2 2
	SMN_ZERO_BE_WR_EN_EP_DEV0_PF3 3 3
	SMN_ZERO_BE_WR_EN_EP_DEV0_PF4 4 4
	SMN_ZERO_BE_WR_EN_EP_DEV0_PF5 5 5
	SMN_ZERO_BE_WR_EN_EP_DEV0_PF6 6 6
	SMN_ZERO_BE_WR_EN_EP_DEV0_PF7 7 7
regSMN_MST_EP_CNTL4 0 0xe83d 8 0 8
	SMN_ZERO_BE_RD_EN_EP_DEV0_PF0 0 0
	SMN_ZERO_BE_RD_EN_EP_DEV0_PF1 1 1
	SMN_ZERO_BE_RD_EN_EP_DEV0_PF2 2 2
	SMN_ZERO_BE_RD_EN_EP_DEV0_PF3 3 3
	SMN_ZERO_BE_RD_EN_EP_DEV0_PF4 4 4
	SMN_ZERO_BE_RD_EN_EP_DEV0_PF5 5 5
	SMN_ZERO_BE_RD_EN_EP_DEV0_PF6 6 6
	SMN_ZERO_BE_RD_EN_EP_DEV0_PF7 7 7
regSMN_MST_EP_CNTL5 0 0xe83f 8 0 8
	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV0_PF0 0 0
	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV0_PF1 1 1
	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV0_PF2 2 2
	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV0_PF3 3 3
	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV0_PF4 4 4
	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV0_PF5 5 5
	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV0_PF6 6 6
	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV0_PF7 7 7
regSMU_BASE_ADDR_HI 0 0xe840bb 1 0 8
	SMU_BASE_ADDR_HI 0 15
regSMU_BASE_ADDR_LO 0 0xe840ba 3 0 8
	SMU_MMIO_EN 0 0
	SMU_MMIO_LOCK 1 1
	SMU_BASE_ADDR_LO 20 31
regSMU_BLOCK_CPU 0 0xe840fe 1 0 8
	SMUBlockCPU_Valid 0 0
regSMU_BLOCK_CPU_STATUS 0 0xe840ff 1 0 8
	SMUBlockCPU_Status 0 0
regSTALL_CONTROL_XBARPORT0_0 0 0xe84090 7 0 8
	StallVC0ReqEn 0 1
	StallVC1ReqEn 4 5
	StallVC2ReqEn 8 9
	StallVC3ReqEn 12 13
	StallVC4ReqEn 16 17
	StallVC5ReqEn 20 21
	StallVC7ReqEn 28 29
regSTALL_CONTROL_XBARPORT0_1 0 0xe84091 7 0 8
	StallVC0RspEn 0 1
	StallVC1RspEn 4 5
	StallVC2RspEn 8 9
	StallVC3RspEn 12 13
	StallVC4RspEn 16 17
	StallVC5RspEn 20 21
	StallVC7RspEn 28 29
regSTALL_CONTROL_XBARPORT1_0 0 0xe84093 7 0 8
	StallVC0ReqEn 0 1
	StallVC1ReqEn 4 5
	StallVC2ReqEn 8 9
	StallVC3ReqEn 12 13
	StallVC4ReqEn 16 17
	StallVC5ReqEn 20 21
	StallVC7ReqEn 28 29
regSTALL_CONTROL_XBARPORT1_1 0 0xe84094 7 0 8
	StallVC0RspEn 0 1
	StallVC1RspEn 4 5
	StallVC2RspEn 8 9
	StallVC3RspEn 12 13
	StallVC4RspEn 16 17
	StallVC5RspEn 20 21
	StallVC7RspEn 28 29
regSTALL_CONTROL_XBARPORT2_0 0 0xe84096 7 0 8
	StallVC0ReqEn 0 1
	StallVC1ReqEn 4 5
	StallVC2ReqEn 8 9
	StallVC3ReqEn 12 13
	StallVC4ReqEn 16 17
	StallVC5ReqEn 20 21
	StallVC7ReqEn 28 29
regSTALL_CONTROL_XBARPORT2_1 0 0xe84097 7 0 8
	StallVC0RspEn 0 1
	StallVC1RspEn 4 5
	StallVC2RspEn 8 9
	StallVC3RspEn 12 13
	StallVC4RspEn 16 17
	StallVC5RspEn 20 21
	StallVC7RspEn 28 29
regSTALL_CONTROL_XBARPORT3_0 0 0xe84099 7 0 8
	StallVC0ReqEn 0 1
	StallVC1ReqEn 4 5
	StallVC2ReqEn 8 9
	StallVC3ReqEn 12 13
	StallVC4ReqEn 16 17
	StallVC5ReqEn 20 21
	StallVC7ReqEn 28 29
regSTALL_CONTROL_XBARPORT3_1 0 0xe8409a 7 0 8
	StallVC0RspEn 0 1
	StallVC1RspEn 4 5
	StallVC2RspEn 8 9
	StallVC3RspEn 12 13
	StallVC4RspEn 16 17
	StallVC5RspEn 20 21
	StallVC7RspEn 28 29
regSTALL_CONTROL_XBARPORT4_0 0 0xe8409c 7 0 8
	StallVC0ReqEn 0 1
	StallVC1ReqEn 4 5
	StallVC2ReqEn 8 9
	StallVC3ReqEn 12 13
	StallVC4ReqEn 16 17
	StallVC5ReqEn 20 21
	StallVC7ReqEn 28 29
regSTALL_CONTROL_XBARPORT4_1 0 0xe8409d 7 0 8
	StallVC0RspEn 0 1
	StallVC1RspEn 4 5
	StallVC2RspEn 8 9
	StallVC3RspEn 12 13
	StallVC4RspEn 16 17
	StallVC5RspEn 20 21
	StallVC7RspEn 28 29
regSTALL_CONTROL_XBARPORT5_0 0 0xe8409f 7 0 8
	StallVC0ReqEn 0 1
	StallVC1ReqEn 4 5
	StallVC2ReqEn 8 9
	StallVC3ReqEn 12 13
	StallVC4ReqEn 16 17
	StallVC5ReqEn 20 21
	StallVC7ReqEn 28 29
regSTALL_CONTROL_XBARPORT5_1 0 0xe840a0 7 0 8
	StallVC0RspEn 0 1
	StallVC1RspEn 4 5
	StallVC2RspEn 8 9
	StallVC3RspEn 12 13
	StallVC4RspEn 16 17
	StallVC5RspEn 20 21
	StallVC7RspEn 28 29
regSUM_DATA 0 0xec39 1 0 8
	SUM_DATA 0 31
regSUM_INDEX 0 0xec38 1 0 8
	SUM_INDEX 0 31
regSUM_INDEX_HI 0 0xec3b 1 0 8
	SUM_INDEX_HI 0 7
regSW_GIC_SPI_CNTL 0 0xe84047 3 0 8
	SW_NMI_GIC_SPI_Vector 0 7
	SW_SMI_GIC_SPI_Vector 8 15
	SW_SCI_GIC_SPI_Vector 16 23
regSW_NMI_CNTL 0 0xe84042 1 0 8
	SW_NMI_Status 0 31
regSW_SCI_CNTL 0 0xe84044 1 0 8
	SW_SCI_Status 0 31
regSW_SMI_CNTL 0 0xe84043 1 0 8
	SW_SMI_Status 0 31
regSW_SYNCFLOOD_CNTL 0 0xe84049 2 0 8
	SW_SYNCFLOOD_PRIVATE 0 0
	SW_SYNCFLOOD_APML 1 1
regSW_US_LOCATION 0 0xe84020 2 0 8
	SW_USlocated_Port 0 15
	SW_USlocated_Core 16 31
regSYNCFLOOD_STATUS 0 0xe88200 5 0 8
	SyncfloodFromRASCntl 0 0
	SyncfloodFromAPML 1 1
	SyncfloodFromPin 2 2
	SyncfloodFromPrivate 4 4
	SyncfloodFromMCA 5 5
regTRAP0_ADDRESS_HI 0 0xe84203 1 0 8
	Trap0AddrHi 0 31
regTRAP0_ADDRESS_HI_MASK 0 0xe84207 1 0 8
	Trap0AddrHiMask 0 31
regTRAP0_ADDRESS_LO 0 0xe84202 1 0 8
	Trap0AddrLo 2 31
regTRAP0_ADDRESS_LO_MASK 0 0xe84206 1 0 8
	Trap0AddrLoMask 2 31
regTRAP0_COMMAND 0 0xe84204 2 0 8
	Trap0Cmd0 0 5
	Trap0Cmd1 8 13
regTRAP0_COMMAND_MASK 0 0xe84208 2 0 8
	Trap0Cmd0Mask 0 5
	Trap0Cmd1Mask 8 13
regTRAP0_CONTROL0 0 0xe84200 5 0 8
	Trap0En 0 0
	Trap0SMUIntr 3 3
	Trap0Stage2Ptr 14 23
	Trap0CrossTrigger 24 27
	Trap0Stage2En 31 31
regTRAP10_ADDRESS_HI 0 0xe842a3 1 0 8
	Trap10AddrHi 0 31
regTRAP10_ADDRESS_HI_MASK 0 0xe842a7 1 0 8
	Trap10AddrHiMask 0 31
regTRAP10_ADDRESS_LO 0 0xe842a2 1 0 8
	Trap10AddrLo 2 31
regTRAP10_ADDRESS_LO_MASK 0 0xe842a6 1 0 8
	Trap10AddrLoMask 2 31
regTRAP10_COMMAND 0 0xe842a4 2 0 8
	Trap10Cmd0 0 5
	Trap10Cmd1 8 13
regTRAP10_COMMAND_MASK 0 0xe842a8 2 0 8
	Trap10Cmd0Mask 0 5
	Trap10Cmd1Mask 8 13
regTRAP10_CONTROL0 0 0xe842a0 5 0 8
	Trap10En 0 0
	Trap10SMUIntr 3 3
	Trap10Stage2Ptr 14 23
	Trap10CrossTrigger 24 27
	Trap10Stage2En 31 31
regTRAP11_ADDRESS_HI 0 0xe842b3 1 0 8
	Trap11AddrHi 0 31
regTRAP11_ADDRESS_HI_MASK 0 0xe842b7 1 0 8
	Trap11AddrHiMask 0 31
regTRAP11_ADDRESS_LO 0 0xe842b2 1 0 8
	Trap11AddrLo 2 31
regTRAP11_ADDRESS_LO_MASK 0 0xe842b6 1 0 8
	Trap11AddrLoMask 2 31
regTRAP11_COMMAND 0 0xe842b4 2 0 8
	Trap11Cmd0 0 5
	Trap11Cmd1 8 13
regTRAP11_COMMAND_MASK 0 0xe842b8 2 0 8
	Trap11Cmd0Mask 0 5
	Trap11Cmd1Mask 8 13
regTRAP11_CONTROL0 0 0xe842b0 5 0 8
	Trap11En 0 0
	Trap11SMUIntr 3 3
	Trap11Stage2Ptr 14 23
	Trap11CrossTrigger 24 27
	Trap11Stage2En 31 31
regTRAP12_ADDRESS_HI 0 0xe842c3 1 0 8
	Trap12AddrHi 0 31
regTRAP12_ADDRESS_HI_MASK 0 0xe842c7 1 0 8
	Trap12AddrHiMask 0 31
regTRAP12_ADDRESS_LO 0 0xe842c2 1 0 8
	Trap12AddrLo 2 31
regTRAP12_ADDRESS_LO_MASK 0 0xe842c6 1 0 8
	Trap12AddrLoMask 2 31
regTRAP12_COMMAND 0 0xe842c4 2 0 8
	Trap12Cmd0 0 5
	Trap12Cmd1 8 13
regTRAP12_COMMAND_MASK 0 0xe842c8 2 0 8
	Trap12Cmd0Mask 0 5
	Trap12Cmd1Mask 8 13
regTRAP12_CONTROL0 0 0xe842c0 5 0 8
	Trap12En 0 0
	Trap12SMUIntr 3 3
	Trap12Stage2Ptr 14 23
	Trap12CrossTrigger 24 27
	Trap12Stage2En 31 31
regTRAP13_ADDRESS_HI 0 0xe842d3 1 0 8
	Trap13AddrHi 0 31
regTRAP13_ADDRESS_HI_MASK 0 0xe842d7 1 0 8
	Trap13AddrHiMask 0 31
regTRAP13_ADDRESS_LO 0 0xe842d2 1 0 8
	Trap13AddrLo 2 31
regTRAP13_ADDRESS_LO_MASK 0 0xe842d6 1 0 8
	Trap13AddrLoMask 2 31
regTRAP13_COMMAND 0 0xe842d4 2 0 8
	Trap13Cmd0 0 5
	Trap13Cmd1 8 13
regTRAP13_COMMAND_MASK 0 0xe842d8 2 0 8
	Trap13Cmd0Mask 0 5
	Trap13Cmd1Mask 8 13
regTRAP13_CONTROL0 0 0xe842d0 5 0 8
	Trap13En 0 0
	Trap13SMUIntr 3 3
	Trap13Stage2Ptr 14 23
	Trap13CrossTrigger 24 27
	Trap13Stage2En 31 31
regTRAP14_ADDRESS_HI 0 0xe842e3 1 0 8
	Trap14AddrHi 0 31
regTRAP14_ADDRESS_HI_MASK 0 0xe842e7 1 0 8
	Trap14AddrHiMask 0 31
regTRAP14_ADDRESS_LO 0 0xe842e2 1 0 8
	Trap14AddrLo 2 31
regTRAP14_ADDRESS_LO_MASK 0 0xe842e6 1 0 8
	Trap14AddrLoMask 2 31
regTRAP14_COMMAND 0 0xe842e4 2 0 8
	Trap14Cmd0 0 5
	Trap14Cmd1 8 13
regTRAP14_COMMAND_MASK 0 0xe842e8 2 0 8
	Trap14Cmd0Mask 0 5
	Trap14Cmd1Mask 8 13
regTRAP14_CONTROL0 0 0xe842e0 5 0 8
	Trap14En 0 0
	Trap14SMUIntr 3 3
	Trap14Stage2Ptr 14 23
	Trap14CrossTrigger 24 27
	Trap14Stage2En 31 31
regTRAP15_ADDRESS_HI 0 0xe842f3 1 0 8
	Trap15AddrHi 0 31
regTRAP15_ADDRESS_HI_MASK 0 0xe842f7 1 0 8
	Trap15AddrHiMask 0 31
regTRAP15_ADDRESS_LO 0 0xe842f2 1 0 8
	Trap15AddrLo 2 31
regTRAP15_ADDRESS_LO_MASK 0 0xe842f6 1 0 8
	Trap15AddrLoMask 2 31
regTRAP15_COMMAND 0 0xe842f4 2 0 8
	Trap15Cmd0 0 5
	Trap15Cmd1 8 13
regTRAP15_COMMAND_MASK 0 0xe842f8 2 0 8
	Trap15Cmd0Mask 0 5
	Trap15Cmd1Mask 8 13
regTRAP15_CONTROL0 0 0xe842f0 5 0 8
	Trap15En 0 0
	Trap15SMUIntr 3 3
	Trap15Stage2Ptr 14 23
	Trap15CrossTrigger 24 27
	Trap15Stage2En 31 31
regTRAP1_ADDRESS_HI 0 0xe84213 1 0 8
	Trap1AddrHi 0 31
regTRAP1_ADDRESS_HI_MASK 0 0xe84217 1 0 8
	Trap1AddrHiMask 0 31
regTRAP1_ADDRESS_LO 0 0xe84212 1 0 8
	Trap1AddrLo 2 31
regTRAP1_ADDRESS_LO_MASK 0 0xe84216 1 0 8
	Trap1AddrLoMask 2 31
regTRAP1_COMMAND 0 0xe84214 2 0 8
	Trap1Cmd0 0 5
	Trap1Cmd1 8 13
regTRAP1_COMMAND_MASK 0 0xe84218 2 0 8
	Trap1Cmd0Mask 0 5
	Trap1Cmd1Mask 8 13
regTRAP1_CONTROL0 0 0xe84210 5 0 8
	Trap1En 0 0
	Trap1SMUIntr 3 3
	Trap1Stage2Ptr 14 23
	Trap1CrossTrigger 24 27
	Trap1Stage2En 31 31
regTRAP2_ADDRESS_HI 0 0xe84223 1 0 8
	Trap2AddrHi 0 31
regTRAP2_ADDRESS_HI_MASK 0 0xe84227 1 0 8
	Trap2AddrHiMask 0 31
regTRAP2_ADDRESS_LO 0 0xe84222 1 0 8
	Trap2AddrLo 2 31
regTRAP2_ADDRESS_LO_MASK 0 0xe84226 1 0 8
	Trap2AddrLoMask 2 31
regTRAP2_COMMAND 0 0xe84224 2 0 8
	Trap2Cmd0 0 5
	Trap2Cmd1 8 13
regTRAP2_COMMAND_MASK 0 0xe84228 2 0 8
	Trap2Cmd0Mask 0 5
	Trap2Cmd1Mask 8 13
regTRAP2_CONTROL0 0 0xe84220 5 0 8
	Trap2En 0 0
	Trap2SMUIntr 3 3
	Trap2Stage2Ptr 14 23
	Trap2CrossTrigger 24 27
	Trap2Stage2En 31 31
regTRAP3_ADDRESS_HI 0 0xe84233 1 0 8
	Trap3AddrHi 0 31
regTRAP3_ADDRESS_HI_MASK 0 0xe84237 1 0 8
	Trap3AddrHiMask 0 31
regTRAP3_ADDRESS_LO 0 0xe84232 1 0 8
	Trap3AddrLo 2 31
regTRAP3_ADDRESS_LO_MASK 0 0xe84236 1 0 8
	Trap3AddrLoMask 2 31
regTRAP3_COMMAND 0 0xe84234 2 0 8
	Trap3Cmd0 0 5
	Trap3Cmd1 8 13
regTRAP3_COMMAND_MASK 0 0xe84238 2 0 8
	Trap3Cmd0Mask 0 5
	Trap3Cmd1Mask 8 13
regTRAP3_CONTROL0 0 0xe84230 5 0 8
	Trap3En 0 0
	Trap3SMUIntr 3 3
	Trap3Stage2Ptr 14 23
	Trap3CrossTrigger 24 27
	Trap3Stage2En 31 31
regTRAP4_ADDRESS_HI 0 0xe84243 1 0 8
	Trap4AddrHi 0 31
regTRAP4_ADDRESS_HI_MASK 0 0xe84247 1 0 8
	Trap4AddrHiMask 0 31
regTRAP4_ADDRESS_LO 0 0xe84242 1 0 8
	Trap4AddrLo 2 31
regTRAP4_ADDRESS_LO_MASK 0 0xe84246 1 0 8
	Trap4AddrLoMask 2 31
regTRAP4_COMMAND 0 0xe84244 2 0 8
	Trap4Cmd0 0 5
	Trap4Cmd1 8 13
regTRAP4_COMMAND_MASK 0 0xe84248 2 0 8
	Trap4Cmd0Mask 0 5
	Trap4Cmd1Mask 8 13
regTRAP4_CONTROL0 0 0xe84240 5 0 8
	Trap4En 0 0
	Trap4SMUIntr 3 3
	Trap4Stage2Ptr 14 23
	Trap4CrossTrigger 24 27
	Trap4Stage2En 31 31
regTRAP5_ADDRESS_HI 0 0xe84253 1 0 8
	Trap5AddrHi 0 31
regTRAP5_ADDRESS_HI_MASK 0 0xe84257 1 0 8
	Trap5AddrHiMask 0 31
regTRAP5_ADDRESS_LO 0 0xe84252 1 0 8
	Trap5AddrLo 2 31
regTRAP5_ADDRESS_LO_MASK 0 0xe84256 1 0 8
	Trap5AddrLoMask 2 31
regTRAP5_COMMAND 0 0xe84254 2 0 8
	Trap5Cmd0 0 5
	Trap5Cmd1 8 13
regTRAP5_COMMAND_MASK 0 0xe84258 2 0 8
	Trap5Cmd0Mask 0 5
	Trap5Cmd1Mask 8 13
regTRAP5_CONTROL0 0 0xe84250 5 0 8
	Trap5En 0 0
	Trap5SMUIntr 3 3
	Trap5Stage2Ptr 14 23
	Trap5CrossTrigger 24 27
	Trap5Stage2En 31 31
regTRAP6_ADDRESS_HI 0 0xe84263 1 0 8
	Trap6AddrHi 0 31
regTRAP6_ADDRESS_HI_MASK 0 0xe84267 1 0 8
	Trap6AddrHiMask 0 31
regTRAP6_ADDRESS_LO 0 0xe84262 1 0 8
	Trap6AddrLo 2 31
regTRAP6_ADDRESS_LO_MASK 0 0xe84266 1 0 8
	Trap6AddrLoMask 2 31
regTRAP6_COMMAND 0 0xe84264 2 0 8
	Trap6Cmd0 0 5
	Trap6Cmd1 8 13
regTRAP6_COMMAND_MASK 0 0xe84268 2 0 8
	Trap6Cmd0Mask 0 5
	Trap6Cmd1Mask 8 13
regTRAP6_CONTROL0 0 0xe84260 5 0 8
	Trap6En 0 0
	Trap6SMUIntr 3 3
	Trap6Stage2Ptr 14 23
	Trap6CrossTrigger 24 27
	Trap6Stage2En 31 31
regTRAP7_ADDRESS_HI 0 0xe84273 1 0 8
	Trap7AddrHi 0 31
regTRAP7_ADDRESS_HI_MASK 0 0xe84277 1 0 8
	Trap7AddrHiMask 0 31
regTRAP7_ADDRESS_LO 0 0xe84272 1 0 8
	Trap7AddrLo 2 31
regTRAP7_ADDRESS_LO_MASK 0 0xe84276 1 0 8
	Trap7AddrLoMask 2 31
regTRAP7_COMMAND 0 0xe84274 2 0 8
	Trap7Cmd0 0 5
	Trap7Cmd1 8 13
regTRAP7_COMMAND_MASK 0 0xe84278 2 0 8
	Trap7Cmd0Mask 0 5
	Trap7Cmd1Mask 8 13
regTRAP7_CONTROL0 0 0xe84270 5 0 8
	Trap7En 0 0
	Trap7SMUIntr 3 3
	Trap7Stage2Ptr 14 23
	Trap7CrossTrigger 24 27
	Trap7Stage2En 31 31
regTRAP8_ADDRESS_HI 0 0xe84283 1 0 8
	Trap8AddrHi 0 31
regTRAP8_ADDRESS_HI_MASK 0 0xe84287 1 0 8
	Trap8AddrHiMask 0 31
regTRAP8_ADDRESS_LO 0 0xe84282 1 0 8
	Trap8AddrLo 2 31
regTRAP8_ADDRESS_LO_MASK 0 0xe84286 1 0 8
	Trap8AddrLoMask 2 31
regTRAP8_COMMAND 0 0xe84284 2 0 8
	Trap8Cmd0 0 5
	Trap8Cmd1 8 13
regTRAP8_COMMAND_MASK 0 0xe84288 2 0 8
	Trap8Cmd0Mask 0 5
	Trap8Cmd1Mask 8 13
regTRAP8_CONTROL0 0 0xe84280 5 0 8
	Trap8En 0 0
	Trap8SMUIntr 3 3
	Trap8Stage2Ptr 14 23
	Trap8CrossTrigger 24 27
	Trap8Stage2En 31 31
regTRAP9_ADDRESS_HI 0 0xe84293 1 0 8
	Trap9AddrHi 0 31
regTRAP9_ADDRESS_HI_MASK 0 0xe84297 1 0 8
	Trap9AddrHiMask 0 31
regTRAP9_ADDRESS_LO 0 0xe84292 1 0 8
	Trap9AddrLo 2 31
regTRAP9_ADDRESS_LO_MASK 0 0xe84296 1 0 8
	Trap9AddrLoMask 2 31
regTRAP9_COMMAND 0 0xe84294 2 0 8
	Trap9Cmd0 0 5
	Trap9Cmd1 8 13
regTRAP9_COMMAND_MASK 0 0xe84298 2 0 8
	Trap9Cmd0Mask 0 5
	Trap9Cmd1Mask 8 13
regTRAP9_CONTROL0 0 0xe84290 5 0 8
	Trap9En 0 0
	Trap9SMUIntr 3 3
	Trap9Stage2Ptr 14 23
	Trap9CrossTrigger 24 27
	Trap9Stage2En 31 31
regTRAP_REQUEST0 0 0xe84101 1 0 8
	TrapReqAddrLo 2 31
regTRAP_REQUEST1 0 0xe84102 1 0 8
	TrapReqAddrHi 0 31
regTRAP_REQUEST2 0 0xe84103 3 0 8
	TrapReqCmd 0 5
	TrapAttr 8 15
	TrapReqLen 16 21
regTRAP_REQUEST3 0 0xe84104 7 0 8
	TrapReqVC 0 2
	TrapReqBlockLevel 4 5
	TrapReqChain 6 6
	TrapReqIO 7 7
	TrapReqPassPW 8 8
	TrapReqRspPassPW 9 9
	TrapReqUnitID 16 21
regTRAP_REQUEST4 0 0xe84105 1 0 8
	TrapReqSecLevel 0 3
regTRAP_REQUEST5 0 0xe84106 3 0 8
	TrapReqDataVC 0 2
	TrapReqDataErr 4 4
	TrapReqDataParity 8 15
regTRAP_REQUEST_DATA0 0 0xe84110 1 0 8
	TrapReqData0 0 31
regTRAP_REQUEST_DATA1 0 0xe84111 1 0 8
	TrapReqData1 0 31
regTRAP_REQUEST_DATA10 0 0xe8411a 1 0 8
	TrapReqData10 0 31
regTRAP_REQUEST_DATA11 0 0xe8411b 1 0 8
	TrapReqData11 0 31
regTRAP_REQUEST_DATA12 0 0xe8411c 1 0 8
	TrapReqData12 0 31
regTRAP_REQUEST_DATA13 0 0xe8411d 1 0 8
	TrapReqData13 0 31
regTRAP_REQUEST_DATA14 0 0xe8411e 1 0 8
	TrapReqData14 0 31
regTRAP_REQUEST_DATA15 0 0xe8411f 1 0 8
	TrapReqData15 0 31
regTRAP_REQUEST_DATA2 0 0xe84112 1 0 8
	TrapReqData2 0 31
regTRAP_REQUEST_DATA3 0 0xe84113 1 0 8
	TrapReqData3 0 31
regTRAP_REQUEST_DATA4 0 0xe84114 1 0 8
	TrapReqData4 0 31
regTRAP_REQUEST_DATA5 0 0xe84115 1 0 8
	TrapReqData5 0 31
regTRAP_REQUEST_DATA6 0 0xe84116 1 0 8
	TrapReqData6 0 31
regTRAP_REQUEST_DATA7 0 0xe84117 1 0 8
	TrapReqData7 0 31
regTRAP_REQUEST_DATA8 0 0xe84118 1 0 8
	TrapReqData8 0 31
regTRAP_REQUEST_DATA9 0 0xe84119 1 0 8
	TrapReqData9 0 31
regTRAP_REQUEST_DATASTRB0 0 0xe84108 1 0 8
	TrapReqDataBytEn0 0 31
regTRAP_REQUEST_DATASTRB1 0 0xe84109 1 0 8
	TrapReqDataBytEn1 0 31
regTRAP_RESPONSE0 0 0xe84131 3 0 8
	TrapRspPassPW 0 0
	TrapRspStatus 4 7
	TrapRspDataStatus 16 23
regTRAP_RESPONSE_CONTROL 0 0xe84130 2 0 8
	TrapRspTrigger 0 0
	TrapRspReqPassthru 1 1
regTRAP_RESPONSE_DATA0 0 0xe84140 1 0 8
	TrapRdRspData0 0 31
regTRAP_RESPONSE_DATA1 0 0xe84141 1 0 8
	TrapRdRspData1 0 31
regTRAP_RESPONSE_DATA10 0 0xe8414a 1 0 8
	TrapRdRspData10 0 31
regTRAP_RESPONSE_DATA11 0 0xe8414b 1 0 8
	TrapRdRspData11 0 31
regTRAP_RESPONSE_DATA12 0 0xe8414c 1 0 8
	TrapRdRspData12 0 31
regTRAP_RESPONSE_DATA13 0 0xe8414d 1 0 8
	TrapRdRspData13 0 31
regTRAP_RESPONSE_DATA14 0 0xe8414e 1 0 8
	TrapRdRspData14 0 31
regTRAP_RESPONSE_DATA15 0 0xe8414f 1 0 8
	TrapRdRspData15 0 31
regTRAP_RESPONSE_DATA2 0 0xe84142 1 0 8
	TrapRdRspData2 0 31
regTRAP_RESPONSE_DATA3 0 0xe84143 1 0 8
	TrapRdRspData3 0 31
regTRAP_RESPONSE_DATA4 0 0xe84144 1 0 8
	TrapRdRspData4 0 31
regTRAP_RESPONSE_DATA5 0 0xe84145 1 0 8
	TrapRdRspData5 0 31
regTRAP_RESPONSE_DATA6 0 0xe84146 1 0 8
	TrapRdRspData6 0 31
regTRAP_RESPONSE_DATA7 0 0xe84147 1 0 8
	TrapRdRspData7 0 31
regTRAP_RESPONSE_DATA8 0 0xe84148 1 0 8
	TrapRdRspData8 0 31
regTRAP_RESPONSE_DATA9 0 0xe84149 1 0 8
	TrapRdRspData9 0 31
regTRAP_STATUS 0 0xe84100 4 0 8
	TrapReqValid 0 0
	TrapNumber 8 11
	TrapS2Vld 12 12
	TrapS2Number 16 25
regXCC_DOORBELL_FENCE 0 0x740c 20 0 5
	XCC_0_DOORBELL_FENCE 0 0
	XCC_1_DOORBELL_FENCE 1 1
	XCC_2_DOORBELL_FENCE 2 2
	XCC_3_DOORBELL_FENCE 3 3
	XCC_4_DOORBELL_FENCE 4 4
	XCC_5_DOORBELL_FENCE 5 5
	XCC_6_DOORBELL_FENCE 6 6
	XCC_7_DOORBELL_FENCE 7 7
	SHUB_SLV_MODE 16 16
	RMOTE_CP_SENT 17 17
	CP_0_SENT 18 18
	CP_1_SENT 19 19
	CP_2_SENT 20 20
	CP_3_SENT 21 21
	CP_4_SENT 22 22
	CP_5_SENT 23 23
	CP_6_SENT 24 24
	CP_7_SENT 25 25
	REMOTE_CLIENT_SENT 26 26
	REMOTE_CLIENT_CLR_PENDING 27 27
