# Interactive Plan Mode - ì‚¬ìš© ê°€ì´ë“œ

## ğŸ¯ ê°œìš”

Interactive Plan ModeëŠ” ë³µì¡í•œ ì‘ì—…ì„ ìˆ˜í–‰í•˜ê¸° ì „ì— ì‚¬ìš©ìì™€ ëŒ€í™”í•˜ë©° ê³„íšì„ ìˆ˜ë¦½í•˜ê³  ê°œì„ í•˜ëŠ” ê¸°ëŠ¥ì…ë‹ˆë‹¤.

### ì£¼ìš” íŠ¹ì§•

- âœ… **ëŒ€í™”í˜• Plan ê°œì„ **: ì‚¬ìš©ì í”¼ë“œë°±ìœ¼ë¡œ planì„ ë°˜ë³µì ìœ¼ë¡œ ê°œì„ 
- âœ… **ìë™ ì½”ë“œ íƒìƒ‰**: Plan Agentê°€ í•„ìš” ì‹œ spawn_explore ìë™ í˜¸ì¶œ
- âœ… **Plan ì €ì¥**: Planì„ íŒŒì¼ë¡œ ì €ì¥í•˜ì—¬ ì¬ì‚¬ìš© ê°€ëŠ¥
- âœ… **Main Agent í†µí•©**: ìŠ¹ì¸ëœ planì„ Main Agentê°€ ìë™ ì‹¤í–‰
- âœ… **TodoWrite ì—°ë™**: Stepsë¥¼ ìë™ìœ¼ë¡œ todo listë¡œ tracking
- âœ… **ê°•ë ¥í•œ Error Handling**: ì‹¤íŒ¨ ì‹œ graceful degradation

---

## ğŸš€ ë¹ ë¥¸ ì‹œì‘

### 1. Plan Mode ì§„ì…

```bash
python3 brian_coder/src/main.py
```

```
You: /plan Create a simple 4-bit up counter with enable signal
```

### 2. Plan ê²€í†  ë° ê°œì„ 

Plan Agentê°€ ì´ˆì•ˆì„ ìƒì„±í•©ë‹ˆë‹¤:

```
============================================================
[Plan Mode] Entering interactive planning mode
Commands: approve | cancel | show
============================================================

[Plan Mode] Draft plan created:

## Task Analysis
Create a simple 4-bit up counter module with enable signal...

## Implementation Steps
1. Create module skeleton with 4-bit counter register
2. Implement counter logic with enable control
3. Add testbench with enable/disable test cases
4. Compile with iverilog
5. Run simulation and verify waveforms

## Verification Strategy
- Test counting from 0 to 15
- Test enable=0 holds value
- Test rollover from 15 to 0

## Success Criteria
- Counter increments on clock when enable=1
- Counter holds when enable=0
- Clean rollover at max value

Plan feedback (or approve/cancel/show):
```

### 3-1. Plan ê°œì„  (ì„ íƒ)

```
Plan feedback: Step 2ë¥¼ ë” êµ¬ì²´ì ìœ¼ë¡œ ì„¤ëª…í•´ì£¼ì„¸ìš”
```

Plan Agentê°€ planì„ ê°œì„ í•©ë‹ˆë‹¤:

```
[Plan Mode] Refining plan...

[Plan Mode] Updated plan:

## Implementation Steps
1. Create module skeleton with 4-bit counter register
2. Implement counter logic with enable control
   - Declare 4-bit counter register (reg [3:0] count)
   - On posedge clk: if enable=1, increment count
   - If enable=0, hold current value
   - Automatic rollover on overflow (4'hF -> 4'h0)
3. Add testbench with enable/disable test cases
...
```

### 3-2. Plan ìŠ¹ì¸

```
Plan feedback: approve
```

### 4. Main Agent ìë™ ì‹¤í–‰

Planì´ ì €ì¥ë˜ê³  Main Agentê°€ ìë™ìœ¼ë¡œ ì‹¤í–‰í•©ë‹ˆë‹¤:

```
[Plan Mode] Plan approved and saved: ~/.brian_coder/plans/create-a-simple-4-bit-20251221-205123.md

[Main Agent] Executing plan...

[Todos]
â–¶ï¸  1. Create module skeleton with 4-bit counter register
â¸   2. Implement counter logic with enable control
â¸   3. Add testbench with enable/disable test cases
â¸   4. Compile with iverilog
â¸   5. Run simulation and verify waveforms

[Step 1/5] Creating module skeleton...
```

---

## ğŸ“ ì‚¬ìš© ê°€ëŠ¥í•œ ëª…ë ¹ì–´

Plan Modeì—ì„œ ì‚¬ìš©í•  ìˆ˜ ìˆëŠ” ëª…ë ¹ì–´:

| ëª…ë ¹ì–´ | ì„¤ëª… |
|--------|------|
| `approve` | Planì„ ìŠ¹ì¸í•˜ê³  Main Agent ì‹¤í–‰ |
| `cancel` | Plan Mode ì·¨ì†Œí•˜ê³  Main chatë¡œ ë³µê·€ |
| `show` | í˜„ì¬ plan ë‹¤ì‹œ ë³´ê¸° |
| í”¼ë“œë°± ì…ë ¥ | Plan ê°œì„  ìš”ì²­ (ì˜ˆ: "Step 2ë¥¼ ë” êµ¬ì²´ì ìœ¼ë¡œ") |

---

## âš™ï¸ ê³ ê¸‰ ì„¤ì •

### í™˜ê²½ë³€ìˆ˜ ì„¤ì •

`~/.brian_coder/.config` ë˜ëŠ” í™˜ê²½ë³€ìˆ˜ë¡œ ì„¤ì •:

```bash
# Plan ì €ì¥ ë””ë ‰í† ë¦¬
export PLAN_DIR="~/.brian_coder/plans"

# Debug ëª¨ë“œ (ìƒì„¸ ë¡œê·¸ ì¶œë ¥)
export PLAN_MODE_DEBUG=true

# Full debug (ëª¨ë“  prompt/response ì¶œë ¥)
export PLAN_MODE_DEBUG_FULL=true

# Stream ëª¨ë“œ (ì‹¤ì‹œê°„ ì¶œë ¥)
export PLAN_MODE_STREAM=true

# Context mode
export PLAN_MODE_CONTEXT_MODE="full"  # full, summary, recent
export PLAN_MODE_CONTEXT_RECENT_N=12   # recent mode ì‹œ ìµœê·¼ Nê°œ ë©”ì‹œì§€

# Context ìµœëŒ€ ê¸¸ì´
export PLAN_MODE_CONTEXT_MAX_CHARS=10000
```

### Context Mode ì„¤ëª…

- **full** (ê¸°ë³¸): ì „ì²´ ëŒ€í™” íˆìŠ¤í† ë¦¬ ì „ë‹¬
- **summary**: ëŒ€í™” íˆìŠ¤í† ë¦¬ë¥¼ LLMìœ¼ë¡œ ìš”ì•½í•˜ì—¬ ì „ë‹¬
- **recent**: ìµœê·¼ Nê°œ ë©”ì‹œì§€ë§Œ ì „ë‹¬

---

## ğŸ’¡ ì‚¬ìš© ì˜ˆì‹œ

### ì˜ˆì‹œ 1: Verilog ëª¨ë“ˆ ì„¤ê³„

```
You: /plan Design async FIFO with Gray code pointers

[Plan Agentê°€ ì´ˆì•ˆ ìƒì„±]

Plan feedback: Add CDC (Clock Domain Crossing) details to Step 3

[Plan Agentê°€ ê°œì„ ]

Plan feedback: Include formal verification steps

[Plan Agentê°€ ì¶”ê°€ ê°œì„ ]

Plan feedback: approve

[Main Agent ì‹¤í–‰]
```

### ì˜ˆì‹œ 2: ê¸°ì¡´ ì½”ë“œ ì°¸ì¡°

Plan Agentê°€ ìë™ìœ¼ë¡œ ê¸°ì¡´ ì½”ë“œë¥¼ íƒìƒ‰í•©ë‹ˆë‹¤:

```
You: /plan Create SPI slave similar to existing I2C slave

[Plan Agentê°€ ìë™ìœ¼ë¡œ spawn_explore("I2C slave") í˜¸ì¶œ]
[ê¸°ì¡´ ì½”ë“œë¥¼ ì°¸ì¡°í•˜ì—¬ plan ìƒì„±]

Plan feedback: Use same register interface as I2C

[Plan ê°œì„ ]

Plan feedback: approve
```

### ì˜ˆì‹œ 3: ë³µì¡í•œ ì‹œìŠ¤í…œ

```
You: /plan Create complete AXI4-Lite bridge with register file and interrupt controller

[Plan Agentê°€ ìƒì„¸í•œ plan ìƒì„±]

Plan feedback: Split into multiple phases with milestones

[Phaseë³„ë¡œ êµ¬ì¡°í™”ëœ plan]

Plan feedback: Add unit test for each phase

[ê° phaseë³„ í…ŒìŠ¤íŠ¸ ì¶”ê°€]

Plan feedback: approve
```

---

## ğŸ”§ ë¬¸ì œ í•´ê²°

### ë¬¸ì œ 1: Plan Modeê°€ ì‘ë™í•˜ì§€ ì•ŠìŒ

**ì¦ìƒ:**
```
You: /plan Create counter
Unknown command: /plan
```

**í•´ê²°:**
- Brian Coderê°€ ìµœì‹  ë²„ì „ì¸ì§€ í™•ì¸
- `brian_coder/core/slash_commands.py`ì—ì„œ `/plan` ë“±ë¡ í™•ì¸

### ë¬¸ì œ 2: Plan ìƒì„±ì´ ë„ˆë¬´ ëŠë¦¼

**í•´ê²°:**
```bash
# Context modeë¥¼ recentë¡œ ë³€ê²½
export PLAN_MODE_CONTEXT_MODE="recent"
export PLAN_MODE_CONTEXT_RECENT_N=8

# ë˜ëŠ” summary ì‚¬ìš©
export PLAN_MODE_CONTEXT_MODE="summary"
```

### ë¬¸ì œ 3: Planì´ ë„ˆë¬´ ê°„ë‹¨í•¨

**í•´ê²°:**
- ë” êµ¬ì²´ì ì¸ task ì„¤ëª… ì œê³µ
- Plan feedbackìœ¼ë¡œ ìƒì„¸í™” ìš”ì²­:
  ```
  Plan feedback: Please provide more detailed steps for each implementation phase
  ```

### ë¬¸ì œ 4: spawn_exploreê°€ ì‘ë™í•˜ì§€ ì•ŠìŒ

**í•´ê²°:**
- Debug mode í™œì„±í™”í•˜ì—¬ í™•ì¸:
  ```bash
  export PLAN_MODE_DEBUG=true
  ```
- Plan Agentì˜ ALLOWED_TOOLS í™•ì¸

---

## ğŸ“Š Best Practices

### 1. Task ì„¤ëª…ì€ ëª…í™•í•˜ê²Œ

âŒ **ë‚˜ìœ ì˜ˆ:**
```
/plan counter
```

âœ… **ì¢‹ì€ ì˜ˆ:**
```
/plan Create a 16-bit up/down counter with enable, reset, and overflow flag
```

### 2. ë‹¨ê³„ì ìœ¼ë¡œ ê°œì„ 

âŒ **ë‚˜ìœ ì˜ˆ:**
```
Plan feedback: ì „ì²´ ë‹¤ì‹œ ì‘ì„±í•´ì£¼ì„¸ìš”
```

âœ… **ì¢‹ì€ ì˜ˆ:**
```
Plan feedback: Step 2ì˜ Gray code ë³€í™˜ ë¡œì§ì„ ë” êµ¬ì²´ì ìœ¼ë¡œ ì„¤ëª…í•´ì£¼ì„¸ìš”
Plan feedback: Testbenchì— corner case ì¶”ê°€í•´ì£¼ì„¸ìš”
```

### 3. í•„ìš”í•œ ê²½ìš°ì—ë§Œ ì‚¬ìš©

**Plan Modeë¥¼ ì‚¬ìš©í•˜ë©´ ì¢‹ì€ ê²½ìš°:**
- ë³µì¡í•œ multi-step ì‘ì—…
- ì—¬ëŸ¬ íŒŒì¼ì„ ìˆ˜ì •í•˜ëŠ” ì‘ì—…
- ì•„í‚¤í…ì²˜ ê²°ì •ì´ í•„ìš”í•œ ì‘ì—…
- ê¸°ì¡´ ì½”ë“œ íŒ¨í„´ì„ ë”°ë¼ì•¼ í•˜ëŠ” ì‘ì—…

**Plan Modeê°€ í•„ìš” ì—†ëŠ” ê²½ìš°:**
- ë‹¨ìˆœí•œ ë²„ê·¸ ìˆ˜ì •
- í•œ ì¤„ ì½”ë“œ ìˆ˜ì •
- ëª…í™•í•œ ë‹¨ì¼ ì‘ì—…

### 4. Plan íŒŒì¼ ì¬ì‚¬ìš©

Plan íŒŒì¼ì€ `~/.brian_coder/plans/`ì— ì €ì¥ë©ë‹ˆë‹¤:

```bash
# ì €ì¥ëœ plan í™•ì¸
ls ~/.brian_coder/plans/

# Plan ì¬ì‚¬ìš© (ì§ì ‘ íŒŒì¼ ê²½ë¡œ ì „ë‹¬)
# í˜„ì¬ëŠ” ìˆ˜ë™ìœ¼ë¡œ íŒŒì¼ ë‚´ìš©ì„ ë³µì‚¬í•˜ì—¬ ì‚¬ìš©
```

---

## ğŸ“ˆ ì„±ëŠ¥ ìµœì í™”

### Context í¬ê¸° ì œí•œ

ëŒ€í™” íˆìŠ¤í† ë¦¬ê°€ ê¸¸ë©´ ëŠë ¤ì§ˆ ìˆ˜ ìˆìŠµë‹ˆë‹¤:

```bash
# ìµœê·¼ ë©”ì‹œì§€ë§Œ ì‚¬ìš©
export PLAN_MODE_CONTEXT_MODE="recent"
export PLAN_MODE_CONTEXT_RECENT_N=10

# ë˜ëŠ” ìµœëŒ€ ë¬¸ì ìˆ˜ ì œí•œ
export PLAN_MODE_CONTEXT_MAX_CHARS=5000
```

### Refinement íšŸìˆ˜ ì œí•œ

plan_mode_loop()ì˜ max_rounds íŒŒë¼ë¯¸í„°ë¡œ ì œí•œ ê°€ëŠ¥ (ê¸°ë³¸: 10)

---

## ğŸ“ í•™ìŠµ ìë£Œ

### ê´€ë ¨ ë¬¸ì„œ

- **PLAN_MODE_E2E_TEST_GUIDE.md**: E2E í…ŒìŠ¤íŠ¸ ê°€ì´ë“œ ë° ì˜ˆì œ
- **PLAN_MODE_IMPROVEMENTS.md**: Error handling ê°œì„  ë‚´ì—­
- **test_plan_mode_e2e.py**: ìë™ í…ŒìŠ¤íŠ¸ ìŠ¤í¬ë¦½íŠ¸

### ì‹¤ìŠµ ì˜ˆì œ

1. **ê°„ë‹¨í•œ ì˜ˆì œ**: 4-bit counter
2. **ì¤‘ê¸‰ ì˜ˆì œ**: Async FIFO with Gray code
3. **ê³ ê¸‰ ì˜ˆì œ**: Complete AXI4-Lite bridge

---

## â“ FAQ

**Q: Plan Modeì™€ ì¼ë°˜ ëª¨ë“œì˜ ì°¨ì´ëŠ”?**

A: Plan ModeëŠ” ë¨¼ì € planì„ ìˆ˜ë¦½í•˜ê³  ì‚¬ìš©ì ìŠ¹ì¸ í›„ ì‹¤í–‰í•©ë‹ˆë‹¤. ì¼ë°˜ ëª¨ë“œëŠ” ì¦‰ì‹œ ì‹¤í–‰í•©ë‹ˆë‹¤.

**Q: Planì„ ìˆ˜ì •í•˜ë ¤ë©´?**

A: Plan feedbackìœ¼ë¡œ ê°œì„  ìš”ì²­í•˜ê±°ë‚˜, cancel í›„ ë‹¤ì‹œ ì‹œì‘í•˜ì„¸ìš”.

**Q: Plan íŒŒì¼ì€ ì–´ë””ì— ì €ì¥ë˜ë‚˜ìš”?**

A: ê¸°ë³¸ì ìœ¼ë¡œ `~/.brian_coder/plans/`ì— ì €ì¥ë©ë‹ˆë‹¤. `PLAN_DIR` í™˜ê²½ë³€ìˆ˜ë¡œ ë³€ê²½ ê°€ëŠ¥í•©ë‹ˆë‹¤.

**Q: spawn_exploreëŠ” ìë™ìœ¼ë¡œ í˜¸ì¶œë˜ë‚˜ìš”?**

A: Plan Agentê°€ í•„ìš”í•˜ë‹¤ê³  íŒë‹¨í•˜ë©´ ìë™ìœ¼ë¡œ í˜¸ì¶œí•©ë‹ˆë‹¤. ì‚¬ìš©ìê°€ ëª…ì‹œì ìœ¼ë¡œ ìš”ì²­í•  ìˆ˜ë„ ìˆìŠµë‹ˆë‹¤.

**Q: Plan Mode ì¤‘ì— ì—ëŸ¬ê°€ ë°œìƒí•˜ë©´?**

A: Error handlingì´ ê°•í™”ë˜ì–´ ìˆì–´ ëŒ€ë¶€ë¶„ì˜ ì—ëŸ¬ëŠ” gracefulí•˜ê²Œ ì²˜ë¦¬ë©ë‹ˆë‹¤. Debug modeì—ì„œ ìƒì„¸ ì •ë³´ë¥¼ í™•ì¸í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.

---

## ğŸ¤ ê¸°ì—¬ ë° í”¼ë“œë°±

Plan Mode ì‚¬ìš© ì¤‘ ë°œê²¬í•œ ë²„ê·¸ë‚˜ ê°œì„  ì•„ì´ë””ì–´ëŠ” ì´ìŠˆë¡œ ë“±ë¡í•´ì£¼ì„¸ìš”.

---

## ğŸ“„ ë¼ì´ì„ ìŠ¤

Brian Coderì™€ ë™ì¼í•œ ë¼ì´ì„ ìŠ¤ë¥¼ ë”°ë¦…ë‹ˆë‹¤.

---

**Happy Planning! ğŸš€**
