[
    {
        "id": "119_10_0884",
        "sva1": "@(posedge clk_signal)    $changed(process_mon) |-> ($past(adapt_time) > 0)",
        "sva2": "@(posedge clk_signal)     $changed(process_mon) |-> $past(adapt_time) > 0"
    },
    {
        "id": "120_7_0893",
        "sva1": "@(posedge phase2_clk)    $past(data_valid, 1) |-> ##1 (data_in >= ($past(hold_time) >> 1))",
        "sva2": "@(posedge phase2_clk)         $past(data_valid, 1) == 1 |-> ##1 data_in >= ($past(hold_time) >> 1)"
    },
    {
        "id": "12_2_0092",
        "sva1": "@(posedge clk)    $isunknown(state) |-> err_flag == 1'b1",
        "sva2": "@(posedge clk)         $isunknown(state) |-> err_flag == 1'b1"
    },
    {
        "id": "155_12_1196",
        "sva1": "@(posedge clk)        interrupt_request == 1'b1 |-> ##2 interrupt_ack == 1'b1",
        "sva2": "@(posedge clk)         interrupt_request == 1'b1 |-> ##2 interrupt_ack == 1'b1"
    },
    {
        "id": "157_2_1203",
        "sva1": "@(posedge clk_signal) disable iff (test_mode)    req_signal == 1'b1 |-> ##[1:4] ack_signal == 1'b1",
        "sva2": "@(posedge clk_signal) disable iff (test_mode)         (test_mode == 0 && req_signal == 1'b1) |-> ##[1:4] ack_signal == 1'b1"
    },
    {
        "id": "159_7_1263",
        "sva1": "@(posedge clk)        reg_write_en == 1'b1 |-> ##1 (reg_addr inside {[8'h00:8'h3F]} && reg_wdata != '0)",
        "sva2": "@(posedge clk)         reg_write_en == 1'b1 |-> ##1 (reg_addr >= 8'h00 && reg_addr <= 8'h3F) && (reg_wdata != '0)"
    },
    {
        "id": "160_5_1246",
        "sva1": "@(posedge clk) disable iff (async_rst)    wr_en == 1'b1 |-> !fifo_full",
        "sva2": "@(posedge clk) disable iff (async_rst)         (async_rst == 0 && wr_en == 1) |-> (fifo_full == 0)"
    },
    {
        "id": "165_8_1288",
        "sva1": "@(posedge data_clk) disable iff (crc_reset)        data_valid == 1'b1 |-> crc_match == 1'b1",
        "sva2": "@(posedge data_clk) disable iff (crc_reset)         (crc_reset == 0 && data_valid == 1'b1) |-> (crc_match == 1'b1)"
    },
    {
        "id": "166_6_1320",
        "sva1": "@(posedge clk)    ecc_correct == 1'b1 |-> prev_error_detected == 1'b1",
        "sva2": "@(posedge clk)         ecc_correct == 1'b1 |-> prev_error_detected == 1'b1"
    },
    {
        "id": "167_9_1307",
        "sva1": "@(posedge clk) disable iff (soft_reset)    $changed(wr_ptr_gray) |-> ##[1:3] $changed(wr_ptr_sync)",
        "sva2": "@(posedge clk) disable iff (soft_reset)         (soft_reset == 0 && $changed(wr_ptr_gray)) |-> ##[1:3] $changed(wr_ptr_sync)"
    },
    {
        "id": "198_9_1637",
        "sva1": "@(posedge clk_signal)    auth_complete == 1'b1 |-> ##[2:10] !auth_start_trigger",
        "sva2": "@(posedge clk_signal)     auth_complete == 1'b1 |-> ##[2:10] !auth_start_trigger"
    },
    {
        "id": "168_3_1321",
        "sva1": "@(posedge clk_bist) disable iff (manual_mode_en)    bist_done_ack == 1'b1 |-> $past(bist_run_active, 1) == 1'b1",
        "sva2": "@(posedge clk_bist) disable iff (manual_mode_en)         (manual_mode_en == 0 && bist_done_ack == 1) |-> $past(bist_run_active) == 1"
    },
    {
        "id": "207_9_1705",
        "sva1": "@(posedge clk_signal)    ($rose(bus_req) && !bus_gnt) |-> ##32 $fell(bus_req)",
        "sva2": "@(posedge clk_signal)         ($rose(bus_req) && bus_gnt == 0) |-> ##32 $fell(bus_req)"
    },
    {
        "id": "208_7_1714",
        "sva1": "@(posedge clk)    $stable(sel) |-> $stable(out)",
        "sva2": "@(posedge clk)         $stable(sel) |-> $stable(out)"
    },
    {
        "id": "21_4_0173",
        "sva1": "@(posedge clk)    $onehot0(reg_b) |=> !$isunknown(reg_b)",
        "sva2": "@(posedge clk)         $onehot0(reg_b) |=> !$isunknown(reg_b)"
    },
    {
        "id": "222_8_1866",
        "sva1": "@(posedge clk)    req_grant_ == 1'b1 |-> $past(req_, 2)",
        "sva2": "@(posedge clk)         req_grant_ == 1'b1 |-> $past(req_, 2) == 1'b1"
    },
    {
        "id": "240_9_2066",
        "sva1": "@(posedge clk_primary)    $rose(clk_switch_req) |-> ##1 $fell(clk_primary) ##0 $rose(clk_secondary)",
        "sva2": "@(posedge clk_primary)     $rose(clk_switch_req) |-> ##1 ($fell(clk_primary) && $rose(clk_secondary))"
    },
    {
        "id": "24_4_0190",
        "sva1": "@(posedge clk)    ($changed(state) && ($past(state) == 4'b0000)) |-> !$onehot(state)",
        "sva2": "@(posedge clk)         ($changed(state) && $past(state) == 4'b0000) |-> !$onehot(state)"
    },
    {
        "id": "281_1_2379",
        "sva1": "@(posedge hdmi_clk)    $rose(video_blanking) |-> ##[1:4] $rose(data_island_period)",
        "sva2": "@(posedge hdmi_clk)         $rose(video_blanking) |-> ##[1:4] $rose(data_island_period)"
    },
    {
        "id": "287_1_2447",
        "sva1": "@(posedge csi2_clk)    csi2_valid_packet_start |-> ##[1:16] (csi2_checksum == csi2_header_payload_len)",
        "sva2": "@(posedge csi2_clk)         csi2_valid_packet_start == 1 |-> ##[1:16] (csi2_checksum == csi2_header_payload_len)"
    },
    {
        "id": "287_5_2435",
        "sva1": "@(posedge csi2_clk)        csi2_packet_end |=> $stable(csi2_checksum)",
        "sva2": "@(posedge csi2_clk)         csi2_packet_end == 1 |-> ##1 csi2_checksum == $past(csi2_checksum)"
    },
    {
        "id": "69_4_0487",
        "sva1": "@(posedge pll_clk)        bypass_en == 1'b1 |-> !lock_stable",
        "sva2": "@(posedge pll_clk)         bypass_en == 1'b1 |-> lock_stable == 1'b0"
    },
    {
        "id": "7_5_0038",
        "sva1": "@(posedge clk) disable iff (rst_n == 0)    data_valid == 1'b1 |-> $past(burst_start, 1) && !$past(burst_abort, 1)",
        "sva2": "@(posedge clk) disable iff (!rst_n)     data_valid == 1'b1 |-> $past(burst_start) && !$past(burst_abort)"
    },
    {
        "id": "96_4_0720",
        "sva1": "@(posedge clk_signal)        $rose(return_signal) |-> $past(pulse_signal)",
        "sva2": "@(posedge clk_signal)         $rose(return_signal) |-> $past(pulse_signal)"
    },
    {
        "id": "10_17_0322",
        "sva1": "@(negedge clk) disable iff (!reset_n)     $stable(config_reg) |-> !config_update;",
        "sva2": "@(negedge clk) disable iff (!reset_n)         (reset_n == 1 && $stable(config_reg)) |-> config_update == 0"
    },
    {
        "id": "10_9_0320",
        "sva1": "@(posedge clk) disable iff (rst)     (first_phase & second_phase) |-> ##1 third_phase;",
        "sva2": "@(posedge clk) disable iff (rst)         (rst == 0 && first_phase == 1 && second_phase == 1) |-> ##1 (third_phase == 1)"
    },
    {
        "id": "1_25_0025",
        "sva1": "@(posedge clk)         (watchdog_timeout && !debug_mode) |-> ##1 system_reset;",
        "sva2": "@(posedge clk)         (watchdog_timeout == 1 && debug_mode == 0) |-> ##1 (system_reset == 1)"
    },
    {
        "id": "2_19_0057",
        "sva1": "@(posedge clk)         voltage_change == 1'b1 |-> ##[8:24] voltage_stable == 1'b1;",
        "sva2": "@(posedge clk)     voltage_change == 1'b1 |=> ##[8:24] voltage_stable == 1'b1"
    },
    {
        "id": "3_30_0100",
        "sva1": "@(posedge clk)         (sensor_calibration && reference_available) |-> ##15 calibration_complete;",
        "sva2": "@(posedge clk)         (sensor_calibration == 1 && reference_available == 1) |-> ##15 (calibration_complete == 1)"
    },
    {
        "id": "5_23_0176",
        "sva1": "@(posedge clk)         (pipeline_flush && !stall_condition) |-> ##2 pipeline_clear;",
        "sva2": "@(posedge clk)         (pipeline_flush == 1 && stall_condition == 0) |-> ##2 (pipeline_clear == 1)"
    },
    {
        "id": "5_25_0199",
        "sva1": "@(posedge clk)         (data_match && pattern_enable) |-> ##1 match_interrupt;",
        "sva2": "@(posedge clk)         (data_match == 1 && pattern_enable == 1) |-> ##1 (match_interrupt == 1)"
    },
    {
        "id": "5_27_0165",
        "sva1": "@(posedge clk)         (encryption_start && key_loaded) |-> ##[1:8] encryption_done;",
        "sva2": "@(posedge clk)         (encryption_start == 1 && key_loaded == 1) |-> ##[1:8] encryption_done == 1"
    },
    {
        "id": "8_18_0258",
        "sva1": "@(posedge clk)         $past(burst_term, 1) |-> $past(burst_cnt, 1) == 0;",
        "sva2": "@(posedge clk)         $past(burst_term, 1) == 1 |-> $past(burst_cnt, 1) == 0"
    },
    {
        "id": "8_21_0252",
        "sva1": "@(posedge clk)         $past(ram_we, 1) |-> $past(ram_addr, 2) != ram_addr;",
        "sva2": "@(posedge clk)         $past(ram_we, 1) |-> ($past(ram_addr, 2) != ram_addr)"
    },
    {
        "id": "2_23_0001",
        "sva1": "@(posedge clk)     not (pattern ##1 pattern ##1 pattern);",
        "sva2": "@(posedge clk)     not (pattern ##1 pattern ##1 pattern)"
    },
    {
        "id": "2_21_0225",
        "sva1": "@(posedge clk)         (cache_miss && !cache_busy) |-> ##3 cache_fill;",
        "sva2": "@(posedge clk)         (cache_miss == 1 && cache_busy == 0) |-> ##3 (cache_fill == 1)"
    },
    {
        "id": "3_21_0257",
        "sva1": "@(posedge clk)     $rose(req) |-> ##[1:8] $rose(ack) ##1 $fell(req);",
        "sva2": "@(posedge clk)    $rose(req) |-> ##[1:8] $rose(ack) ##1 $fell(req)"
    },
    {
        "id": "5_10_0315",
        "sva1": "@(posedge clk)     (dma_request && !bus_busy) |-> ##7 dma_ack;",
        "sva2": "@(posedge clk)         (dma_request == 1 && bus_busy == 0) |-> ##7 (dma_ack == 1)"
    },
    {
        "id": "5_12_0310",
        "sva1": "@(posedge clk)         (sensor_trigger && calibration_done) |-> ##9 sensor_data_valid;",
        "sva2": "@(posedge clk)         (sensor_trigger == 1 && calibration_done == 1) |-> ##9 (sensor_data_valid == 1)"
    },
    {
        "id": "5_30_0319",
        "sva1": "@(posedge clk)         (security_check && policy_loaded) |-> ##5 access_granted;",
        "sva2": "@(posedge clk)         (security_check == 1 && policy_loaded == 1) |-> ##5 (access_granted == 1)"
    },
    {
        "id": "5_9_0308",
        "sva1": "@(posedge clk)     tx_start && baud_locked |-> ##12 tx_done;",
        "sva2": "@(posedge clk)         (tx_start == 1 && baud_locked == 1) |-> ##12 (tx_done == 1)"
    },
    {
        "id": "6_24_0340",
        "sva1": "@(posedge clk)         (voltage_threshold_crossed && monitoring_en) |-> ##[5:10] alert_triggered;",
        "sva2": "@(posedge clk)         (voltage_threshold_crossed == 1 && monitoring_en == 1) |-> ##[5:10] alert_triggered == 1"
    },
    {
        "id": "6_5_0360",
        "sva1": "@(posedge clk)     (power_up && !reset) |-> ##[5:10] initialization_complete;",
        "sva2": "@(posedge clk)         (power_up == 1 && reset == 0) |-> ##[5:10] initialization_complete == 1"
    },
    {
        "id": "7_26_0380",
        "sva1": "@(posedge clk) disable iff (!rst_n)         ($changed(bus_priority) && !arb_active) |-> ##1 arb_reset;",
        "sva2": "@(posedge clk) disable iff (!rst_n)         ($changed(bus_priority) && arb_active == 0 && rst_n == 1) |-> ##1 arb_reset == 1"
    },
    {
        "id": "9_10_0421",
        "sva1": "@(posedge clk)         pkt_start == 1'b1 |-> ($past(pkt_sync, 3) == 1'b1) && ($past(pkt_sync, 2) == 1'b0);",
        "sva2": "@(posedge clk)         pkt_start == 1'b1 |-> $past(pkt_sync, 3) == 1'b1 && $past(pkt_sync, 2) == 1'b0"
    },
    {
        "id": "9_28_0437",
        "sva1": "@(posedge clk)         ram_wr_en == 1'b1 |-> $past(ram_wr_pending, 1) == 1'b1;",
        "sva2": "@(posedge clk)         ram_wr_en == 1'b1 |-> $past(ram_wr_pending, 1) == 1'b1"
    },
    {
        "id": "10_34_0802",
        "sva1": "@(posedge clk)         sensor_trigger == 1'b1 |=> $onehot0(sensor_select)",
        "sva2": "@(posedge clk)         sensor_trigger == 1'b1 |-> ##1 $onehot0(sensor_select)"
    },
    {
        "id": "10_58_0818",
        "sva1": "@(posedge clk)         gps_fix == 1'b1 |=> $onehot0(gps_satellites)",
        "sva2": "@(posedge clk)         gps_fix == 1'b1 |-> ##1 $onehot0(gps_satellites)"
    },
    {
        "id": "10_68_0823",
        "sva1": "@(posedge clk)     ultrasonic_ping |=> $onehot0(ultrasonic_sensors)",
        "sva2": "@(posedge clk)         ultrasonic_ping == 1 |-> ##1 $onehot0($past(ultrasonic_sensors))"
    },
    {
        "id": "10_72_0841",
        "sva1": "@(posedge clk)     logic_analyzer |=> $onehot0(probe_points)",
        "sva2": "@(posedge clk)         logic_analyzer == 1 |-> ##1 $onehot0(probe_points)"
    },
    {
        "id": "1_35_0129",
        "sva1": "@(posedge clk) $fell(sig_a) |=> $fell(sig_b)",
        "sva2": "@(posedge clk)     $fell(sig_a) |-> ##1 $fell(sig_b)"
    },
    {
        "id": "0003",
        "sva1": "@(negedge rst) disable iff (!enable)    counter_max |-> (overflow_detect ? reset_counter : increment_counter)",
        "sva2": "@(negedge rst) disable iff (!enable)         (enable == 1 && counter_max == 1) |->          (overflow_detect == 1 ? reset_counter == 1 : increment_counter == 1)"
    },
    {
        "id": "0008",
        "sva1": "@(posedge clock) disable iff (power_down)    flow_control |-> (buffer_threshold ? pause_transmission : resume_flow)",
        "sva2": "@(posedge clock) disable iff (power_down)    flow_control |-> (buffer_threshold ? pause_transmission : resume_flow)"
    },
    {
        "id": "0024",
        "sva1": "@(posedge clk) disable iff (reset)    branch_predict |-> (prediction_correct ? update_predictor : flush_pipeline)",
        "sva2": "@(posedge clk) disable iff (reset)         (reset == 0 && branch_predict == 1) |->          (prediction_correct == 1 ? update_predictor == 1 : flush_pipeline == 1)"
    },
    {
        "id": "0037",
        "sva1": "@(posedge clock) disable iff (!power_good)    sensor_reading |-> (threshold_exceeded ? alarm_active : normal_status)",
        "sva2": "@(posedge clock) disable iff (!power_good)         (power_good == 1 && sensor_reading == 1) |->          (threshold_exceeded == 1 ? alarm_active == 1 : normal_status == 1)"
    },
    {
        "id": "0055",
        "sva1": "@(posedge clk) disable iff (reset)    tx_ready == 1'b1 |-> (tx_buf_empty ? send_data : wait_buf)",
        "sva2": "@(posedge clk) disable iff (reset)    tx_ready == 1'b1 |->         if (tx_buf_empty == 1'b1)             send_data == 1'b1        else            wait_buf == 1'b1"
    },
    {
        "id": "0152",
        "sva1": "@(negedge neural_clk) disable iff (!learning_enable)    weight_update |-> (gradient_magnitude[15:0] > 16'h1000 ? large_step : small_step)",
        "sva2": "@(negedge neural_clk) disable iff (!learning_enable)         (learning_enable == 1 && weight_update == 1) |->          (gradient_magnitude[15:0] > 16'h1000) ? large_step : small_step"
    },
    {
        "id": "0197",
        "sva1": "@(negedge enzyme_clk) disable iff (!catalyst_present)    biochemical_reactor |-> (substrate_level[7:0] ? enzymatic_reaction : inhibited_state)",
        "sva2": "@(negedge enzyme_clk) disable iff (!catalyst_present)    biochemical_reactor |->         if (substrate_level[7:0] != 8'b0)             enzymatic_reaction        else            inhibited_state"
    },
    {
        "id": "0166",
        "sva1": "@(posedge gesture_clk) disable iff (calibration_needed)    motion_recognition |-> (confidence_score[7:0] > 8'd180) ? gesture_detected : false_positive",
        "sva2": "@(posedge gesture_clk) disable iff (calibration_needed)         (calibration_needed == 0 && motion_recognition == 1) |->          (confidence_score[7:0] > 8'd180) ? (gesture_detected == 1) : (false_positive == 1)"
    },
    {
        "id": "0214",
        "sva1": "@(negedge optimization_clk) disable iff (!compiler_hints)    code_transformer |-> (hot_path_detected ? inline_function : call_overhead)",
        "sva2": "@(negedge optimization_clk) disable iff (!compiler_hints)    code_transformer |->         if (hot_path_detected)             inline_function        else            call_overhead"
    },
    {
        "id": "0204",
        "sva1": "@(posedge core_clock) disable iff (!system_rst_n)    branch_predictor |-> (mispredict_rate[7:0] > 8'd15 ? flush_frontend : continue_fetch)",
        "sva2": "@(posedge core_clock) disable iff (!system_rst_n)         (system_rst_n == 1 && branch_predictor == 1) |->          (mispredict_rate[7:0] > 8'd15) ? flush_frontend == 1 : continue_fetch == 1"
    },
    {
        "id": "0234",
        "sva1": "@(posedge orchestration_clk)    disable iff (service_degraded)    microservice_mesh |-> (load_balancer[7:0] != 8'b0 ? distribute_request : circuit_breaker)",
        "sva2": "@(posedge orchestration_clk) disable iff (service_degraded)         (service_degraded == 0 && microservice_mesh == 1) |->          (load_balancer[7:0] != 0 ? distribute_request == 1 : circuit_breaker == 1)"
    },
    {
        "id": "0265",
        "sva1": "@(posedge oceanic_clk) disable iff (!pressure_hull_intact)    submarine_control |-> (|depth_limit[11:0] ? emergency_surface : continue_descent)",
        "sva2": "@(posedge oceanic_clk) disable iff (!pressure_hull_intact)         (pressure_hull_intact == 1 && submarine_control == 1) |->          (|depth_limit[11:0] ? emergency_surface == 1 : continue_descent == 1)"
    },
    {
        "id": "0267",
        "sva1": "@(posedge marine_clk) disable iff (!ballast_system_ready)    vessel_stability |-> (list_angle[7:0] > 8'd15 ? counter_ballast : maintain_trim)",
        "sva2": "@(posedge marine_clk) disable iff (!ballast_system_ready)         (ballast_system_ready == 1 && vessel_stability == 1) |->          (list_angle[7:0] > 8'd15 ? counter_ballast == 1 : maintain_trim == 1)"
    },
    {
        "id": "0271",
        "sva1": "@(negedge sonar_clk) disable iff (acoustic_interference)    underwater_navigation |-> (echo_return[15:0] ? object_detected : clear_water)",
        "sva2": "@(negedge sonar_clk) disable iff (acoustic_interference)         (acoustic_interference == 0 && underwater_navigation == 1) |->          (echo_return[15:0] != 16'b0) ? object_detected : clear_water"
    },
    {
        "id": "0272",
        "sva1": "@(negedge pipeline_clk) disable iff (leak_detected)    flow_monitor == 1'b1 |-> (pressure_differential[11:0] ? isolation_valve : maintain_flow)",
        "sva2": "@(negedge pipeline_clk) disable iff (leak_detected)         (leak_detected == 0 && flow_monitor == 1) |->          (pressure_differential[11:0] != 0 ? isolation_valve : maintain_flow)"
    },
    {
        "id": "0295",
        "sva1": "@(negedge social_clk) disable iff (privacy_mode_on)    friend_activity |-> (online_status ? show_presence : appear_offline)",
        "sva2": "@(negedge social_clk) disable iff (privacy_mode_on)         (privacy_mode_on == 0 && friend_activity == 1) |->          (online_status == 1 ? show_presence == 1 : appear_offline == 1)"
    },
    {
        "id": "0296",
        "sva1": "@(posedge streaming_clk)    disable iff (!network_stable)    video_encoder |-> (bandwidth_available[15:0] ? high_bitrate : adaptive_quality)",
        "sva2": "@(posedge streaming_clk) disable iff (!network_stable)         (network_stable == 1 && video_encoder == 1) |->          (bandwidth_available[15:0] != 0 ? high_bitrate == 1 : adaptive_quality == 1)"
    },
    {
        "id": "0333",
        "sva1": "@(posedge sleep_clk) disable iff (!sleep_stage_detection)    circadian_regulator |-> (rem_sleep_detected ? preserve_cycle : optimize_deep_sleep)",
        "sva2": "@(posedge sleep_clk) disable iff (!sleep_stage_detection)         (sleep_stage_detection == 1 && circadian_regulator == 1) |->          (rem_sleep_detected == 1 ? preserve_cycle == 1 : optimize_deep_sleep == 1)"
    },
    {
        "id": "0339",
        "sva1": "@(negedge privacy_clk) disable iff (gdpr_compliance_expired)    data_processing |-> (user_consent_valid ? process_data : anonymize_records)",
        "sva2": "@(negedge privacy_clk) disable iff (gdpr_compliance_expired)    data_processing |->         if (user_consent_valid)             process_data        else            anonymize_records"
    },
    {
        "id": "0334",
        "sva1": "@(posedge fitness_clk) disable iff (!heart_rate_monitor_connected)    exercise_tracker |-> (target_zone_reached ? maintain_intensity : increase_effort)",
        "sva2": "@(posedge fitness_clk) disable iff (!heart_rate_monitor_connected)         (heart_rate_monitor_connected == 1 && exercise_tracker == 1) |->          (target_zone_reached == 1 ? maintain_intensity == 1 : increase_effort == 1)"
    },
    {
        "id": "0341",
        "sva1": "@(negedge disaster_clk) disable iff (communication_down)    crisis_management |-> (evacuation_needed ? emergency_broadcast : shelter_in_place)",
        "sva2": "@(negedge disaster_clk) disable iff (communication_down)         (communication_down == 0 && crisis_management == 1) |->          (evacuation_needed == 1 ? emergency_broadcast == 1 : shelter_in_place == 1)"
    },
    {
        "id": "0436",
        "sva1": "@(posedge midi_clk) disable iff (!instrument_connected)    musical_interface |->         (system_exclusive ?             (manufacturer_id_valid ? device_specific_message :                 (universal_sysex ? global_parameter : ignore_message))         : channel_message)",
        "sva2": "@(posedge midi_clk) disable iff (!instrument_connected)    musical_interface == 1 |->     if (system_exclusive == 1)         if (manufacturer_id_valid == 1)             device_specific_message == 1        else if (universal_sysex == 1)             global_parameter == 1        else            ignore_message == 1    else        channel_message == 1"
    },
    {
        "id": "0410",
        "sva1": "@(negedge cellular_clk) disable iff (tower_maintenance)    basestation_controller |->         (handover_required ? (target_cell_available ? execute_handover : call_drop) : continue_service)",
        "sva2": "@(negedge cellular_clk) disable iff (tower_maintenance)         (tower_maintenance == 0 && basestation_controller == 1) |->          (handover_required == 1 && target_cell_available == 1) ? execute_handover == 1 :          (handover_required == 1 && target_cell_available == 0) ? call_drop == 1 :          (handover_required == 0) ? continue_service == 1 :          1"
    },
    {
        "id": "0467",
        "sva1": "@(negedge codec_clk) disable iff (buffer_underrun)    audio_encoder |-> (quality_priority ? (bitrate_sufficient ? lossless_encoding : high_quality_lossy) : low_bitrate_compression)",
        "sva2": "@(negedge codec_clk) disable iff (buffer_underrun)         (buffer_underrun == 0 && audio_encoder == 1) |->          (quality_priority == 1) ?              (bitrate_sufficient == 1) ? lossless_encoding == 1 : high_quality_lossy == 1          : low_bitrate_compression == 1"
    },
    {
        "id": "0521",
        "sva1": "@(posedge inventory_clk) disable iff (!scanner_functional)    stock_tracker |-> (        item_count[15:0] ? (            reorder_point_reached ? generate_purchase_order : update_database        ) : count_discrepancy    )",
        "sva2": "@(posedge inventory_clk) disable iff (!scanner_functional)    stock_tracker |->         if (item_count[15:0] != 16'b0)             if (reorder_point_reached)                 generate_purchase_order            else                update_database        else            count_discrepancy"
    },
    {
        "id": "0505",
        "sva1": "@(posedge regression_clk) disable iff (!training_samples_adequate)    function_approximation |->         (linear_relationship ? (least_squares_stable ? analytical_solution : regularized_regression) : polynomial_features)",
        "sva2": "@(posedge regression_clk) disable iff (!training_samples_adequate)         (training_samples_adequate == 1 && function_approximation == 1) |->          (linear_relationship == 1 && least_squares_stable == 1) ? analytical_solution :          (linear_relationship == 1 && least_squares_stable == 0) ? regularized_regression :          (linear_relationship == 0) ? polynomial_features :          1"
    },
    {
        "id": "0551",
        "sva1": "@(posedge dairy_clk) disable iff (!milk_quality_tested)    cheese_maker |-> (        acidity_level[7:0] != 0 ? (            curd_formation_proper ? aging_process : adjust_culture        ) : add_starter    )",
        "sva2": "@(posedge dairy_clk) disable iff (!milk_quality_tested)    cheese_maker |->         if (acidity_level[7:0] != 8'b0)             if (curd_formation_proper)                 aging_process            else                adjust_culture        else            add_starter"
    },
    {
        "id": "0579",
        "sva1": "@(negedge archive_clk) disable iff (preservation_environment_unstable)    historical_storage |-> (        digitization_priority[7:0] ?             (fragile_condition ? immediate_scanning : scheduled_digitization) :             physical_preservation    )",
        "sva2": "@(negedge archive_clk) disable iff (preservation_environment_unstable)    historical_storage == 1'b1 |->     if (digitization_priority[7:0] != 8'b0)         if (fragile_condition == 1'b1)             immediate_scanning == 1'b1        else            scheduled_digitization == 1'b1    else        physical_preservation == 1'b1"
    },
    {
        "id": "0603",
        "sva1": "@(negedge boundary_clk) disable iff (jtag_disabled)    ieee1149_controller |->         (instruction_register[3:0] == 4'b0001 ?             (bypass_mode ? single_bit_path : full_scan_chain) :             normal_operation)",
        "sva2": "@(negedge boundary_clk) disable iff (jtag_disabled)         (jtag_disabled == 0 && ieee1149_controller == 1) |->          (instruction_register[3:0] == 4'b0001) ?              (bypass_mode == 1 ? single_bit_path : full_scan_chain) :              normal_operation"
    },
    {
        "id": "0664",
        "sva1": "@(posedge signal_clk) disable iff (!adc_powered)    analog_to_digital |->         (reference_voltage[11:0] == 12'hFFF ?             (overrange_condition ? clamp_output : saturated_conversion) :             linear_conversion)",
        "sva2": "@(posedge signal_clk) disable iff (!adc_powered)         (adc_powered == 1 && analog_to_digital == 1) |->          (reference_voltage[11:0] == 12'hFFF) ?              (overrange_condition ? clamp_output : saturated_conversion) :              linear_conversion"
    },
    {
        "id": "0731",
        "sva1": "@(posedge consciousness_clock) disable iff (!global_workspace_active)    cognitive_architecture |->         (attention_focus[9:0] ?             (working_memory_active ? conscious_processing :                 (implicit_processing ? unconscious_computation : dormant_state))         : distributed_processing)",
        "sva2": "@(posedge consciousness_clock) disable iff (!global_workspace_active)    cognitive_architecture |->         if (attention_focus[9:0] != 10'b0)             if (working_memory_active)                 conscious_processing            else if (implicit_processing)                 unconscious_computation            else                dormant_state        else            distributed_processing"
    },
    {
        "id": "0732",
        "sva1": "disable iff (complexity_threshold_not_met)    @(negedge emergence_clock)    complex_system |->         (phase_transition_indicator[11:0] ?             (critical_point_reached ? emergent_behavior :                 (self_organization ? pattern_formation : random_dynamics))             : simple_behavior)",
        "sva2": "@(negedge emergence_clock) disable iff (complexity_threshold_not_met)    complex_system |->         if (phase_transition_indicator[11:0] != 0)             if (critical_point_reached)                 emergent_behavior            else if (self_organization)                 pattern_formation            else                random_dynamics        else            simple_behavior"
    },
    {
        "id": "0894",
        "sva1": "@(posedge voltage_clk) disable iff (!regulator_stable)    voltage_monitor |-> (measurement_complete ? (within_tolerance ? voltage_ok : voltage_fault) : measuring)",
        "sva2": "@(posedge voltage_clk) disable iff (!regulator_stable)         (regulator_stable == 1 && voltage_monitor == 1) |->          (measurement_complete == 1 ? (within_tolerance == 1 ? voltage_ok == 1 : voltage_fault == 1) : measuring == 1)"
    },
    {
        "id": "0953",
        "sva1": "@(posedge swarm_clk) disable iff (communication_lost)    particle_swarm |->         (velocity_update[15:0] && position_bounds) ?             (global_best_found ? exploitation_phase : exploration_phase) :             swarm_convergence",
        "sva2": "@(posedge swarm_clk) disable iff (communication_lost)         (communication_lost == 0 && particle_swarm == 1) |->          (velocity_update[15:0] != 0 && position_bounds == 1) ?              (global_best_found ? exploitation_phase : exploration_phase) :              swarm_convergence"
    },
    {
        "id": "0012",
        "sva1": "@(posedge clk) disable iff (!rst)     timer_expired == 1'b1 |-> $past(counter_enable) && ($past(reload_value) > 0)",
        "sva2": "@(posedge clk) disable iff (!rst)         (rst == 1 && timer_expired == 1'b1) |-> ($past(counter_enable) == 1 && $past(reload_value) > 0)"
    },
    {
        "id": "0906",
        "sva1": "@(negedge pump_clk) disable iff (dry_run_protection)    pump_controller |->         (flow_request ? (pressure_ok ? maintain_flow : pressure_fault) : pump_standby)",
        "sva2": "@(negedge pump_clk) disable iff (dry_run_protection)         (dry_run_protection == 0 && pump_controller == 1) |->          (flow_request == 1 && pressure_ok == 1) ? maintain_flow == 1 :          (flow_request == 1 && pressure_ok == 0) ? pressure_fault == 1 :          (flow_request == 0) ? pump_standby == 1 :          1"
    },
    {
        "id": "0061",
        "sva1": "@(posedge clk) disable iff (!chip_enable)     spi_transaction |-> ($past(cs_active) && $past(clock_ready, 1)) |=> $past(data_setup)",
        "sva2": "@(posedge clk) disable iff (!chip_enable)         (chip_enable == 1 && spi_transaction == 1 && $past(cs_active) == 1 && $past(clock_ready) == 1) |-> ##1 $past(data_setup) == 1"
    },
    {
        "id": "0104",
        "sva1": "@(posedge clk_sys)     request_active == 1'b1 |-> $past(acknowledge_pending) && ($past(state_reg) == 4'h5)",
        "sva2": "@(posedge clk_sys)         request_active == 1'b1 |-> $past(acknowledge_pending) == 1'b1 && $past(state_reg) == 4'h5"
    },
    {
        "id": "0095",
        "sva1": "@(posedge clk_can) disable iff (can_error)     can_message_tx == 1'b1 |->      ($past(arbitration_won) && $past(bus_idle, 1)) && !$past(error_passive_mode, 2)",
        "sva2": "@(posedge clk_can) disable iff (can_error)         (can_error == 0 && can_message_tx == 1'b1) |->          ($past(arbitration_won, 1) == 1'b1 && $past(bus_idle, 1) == 1'b1 && $past(error_passive_mode, 2) == 1'b0)"
    },
    {
        "id": "0183",
        "sva1": "@(posedge clk_can) disable iff (can_bus_off)     message_send == 1'b1 |-> ($past(bus_arbitration) && $past(dominant_bit, 1)) && !$past(error_passive, 2)",
        "sva2": "@(posedge clk_can) disable iff (can_bus_off)         (can_bus_off == 0 && message_send == 1'b1) |->          ($past(bus_arbitration, 1) == 1 && $past(dominant_bit, 1) == 1 && $past(error_passive, 2) == 0)"
    },
    {
        "id": "0184",
        "sva1": "@(negedge clk_phy) disable iff (phy_fault)     link_establishment |-> ($past(signal_detect, 2) && ($past(training_complete) && !$past(symbol_error)))",
        "sva2": "@(negedge clk_phy) disable iff (phy_fault)         (phy_fault == 0 && link_establishment == 1) |->          ($past(signal_detect, 2) == 1) &&          ($past(training_complete, 1) == 1) &&          ($past(symbol_error, 1) == 0)"
    },
    {
        "id": "0217",
        "sva1": "@(posedge clk) disable iff (watchdog_rst)     cpu_pipeline == 1'b1 |-> ($past(pc_increment) && (!$past(pipeline_stall, 2) || $past(exception_flush)))",
        "sva2": "@(posedge clk) disable iff (watchdog_rst)         (watchdog_rst == 0 && cpu_pipeline == 1) |-> ($past(pc_increment) == 1 && ($past(pipeline_stall, 2) == 0 || $past(exception_flush) == 1))"
    },
    {
        "id": "0218",
        "sva1": "@(negedge sampling_clk) disable iff (!rst_async)     adc_sample == 1'b1 |->          $past(input_stable) &&          $past(reference_voltage, 2) &&          $past(converter_ready)",
        "sva2": "@(negedge sampling_clk) disable iff (!rst_async)         (rst_async == 1 && adc_sample == 1) |->          ($past(input_stable, 1) == 1) &&          ($past(reference_voltage, 2) == 1) &&          ($past(converter_ready, 1) == 1)"
    },
    {
        "id": "0259",
        "sva1": "@(posedge clk_mem) disable iff (mem_power_down)     bank_precharge == 1'b1 |->          ($past(row_active_time, 1) > $past(minimum_ras, 1)) &&          $past(no_pending_access, 1)",
        "sva2": "@(posedge clk_mem) disable iff (mem_power_down)         (mem_power_down == 0 && bank_precharge == 1'b1) |->          ($past(row_active_time) > $past(minimum_ras) && $past(no_pending_access) == 1'b1)"
    },
    {
        "id": "0284",
        "sva1": "@(posedge clk_dma) disable iff (dma_abort)     transfer_engine == 1'b1 |->      $past(descriptor_valid, 1) |=>      ($past(source_ready) && $past(destination_ready) && !$past(bus_error))",
        "sva2": "@(posedge clk_dma) disable iff (dma_abort)     transfer_engine == 1'b1 |->      $past(descriptor_valid) |=> ($past(source_ready) && $past(destination_ready) && !$past(bus_error))"
    },
    {
        "id": "0263",
        "sva1": "@(posedge clk_network) disable iff (!network_reset_n)     routing_table |-> $past(topology_update, 1) && ($past(convergence_timer) && !$past(loop_detection, 3))",
        "sva2": "@(posedge clk_network) disable iff (!network_reset_n)         (network_reset_n == 1 && routing_table == 1) |->          ($past(topology_update, 1) == 1 && $past(convergence_timer, 1) == 1 && $past(loop_detection, 3) == 0)"
    },
    {
        "id": "0285",
        "sva1": "@(negedge clk_comp) disable iff (!comparator_on)     threshold_detection |->          $past(input_signal, 1) &&          ($past(hysteresis_band, 1) && !$past(noise_filter_active, 3))",
        "sva2": "@(negedge clk_comp) disable iff (!comparator_on)         (comparator_on == 1 && threshold_detection == 1) |->          ($past(input_signal, 1) == 1 && $past(hysteresis_band, 1) == 1 && $past(noise_filter_active, 3) == 0)"
    },
    {
        "id": "0318",
        "sva1": "@(posedge clk_turbo) disable iff (turbo_disable)     iterative_decode == 1'b1 |-> ($past(extrinsic_information, 1) && $past(interleaver, 3)) && $past(stopping_criterion)",
        "sva2": "@(posedge clk_turbo) disable iff (turbo_disable)         (turbo_disable == 0 && iterative_decode == 1'b1) |->          ($past(extrinsic_information, 1) == 1'b1) &&          ($past(interleaver, 3) == 1'b1) &&          ($past(stopping_criterion, 1) == 1'b1)"
    },
    {
        "id": "0328",
        "sva1": "@(posedge clk_equalizer) disable iff (eq_bypass)     adaptive_filter == 1'b1 |->      ($past(error_signal, 2) && $past(tap_weight_update)) |=> !$past(filter_instability)",
        "sva2": "@(posedge clk_equalizer) disable iff (eq_bypass)         (eq_bypass == 0 && adaptive_filter == 1'b1 && $past(error_signal, 2) == 1'b1 && $past(tap_weight_update, 1) == 1'b1) |-> ##1 $past(filter_instability, 1) == 1'b0"
    },
    {
        "id": "0422",
        "sva1": "@(posedge clk) disable iff (thermal_fluctuation)     brownian_motor == 1'b1 |->          $past(ratchet_potential, 2) &&          $past(thermal_noise) &&          $past(directional_motion, 1)",
        "sva2": "@(posedge clk) disable iff (thermal_fluctuation)         (thermal_fluctuation == 0 && brownian_motor == 1) |->          ($past(ratchet_potential, 2) == 1) &&          ($past(thermal_noise, 1) == 1) &&          ($past(directional_motion, 1) == 1)"
    },
    {
        "id": "0435",
        "sva1": "@(negedge clk_ferroelectric) disable iff (!ferroelectric_switching)     memory_storage |-> $past(polarization_reversal, 3) |=> ($past(retention_time) && $past(endurance_cycles))",
        "sva2": "@(negedge clk_ferroelectric) disable iff (!ferroelectric_switching)         (ferroelectric_switching == 1 && memory_storage == 1 && $past(polarization_reversal, 3)) |-> ##1 ($past(retention_time, 1) == 1 && $past(endurance_cycles, 1) == 1)"
    },
    {
        "id": "0468",
        "sva1": "@(posedge clk_gesture) disable iff (gesture_sensor_fault)     human_robot_interaction == 1'b1 |->     $past(hand_tracking, 1) &&      $past(gesture_vocabulary, 2) &&      $past(intent_recognition, 3)",
        "sva2": "@(posedge clk_gesture) disable iff (gesture_sensor_fault)         (gesture_sensor_fault == 0 && human_robot_interaction == 1'b1) |->          ($past(hand_tracking, 1) == 1'b1) &&          ($past(gesture_vocabulary, 2) == 1'b1) &&          ($past(intent_recognition, 3) == 1'b1)"
    },
    {
        "id": "0469",
        "sva1": "@(posedge clk_biocomputing) disable iff (enzyme_inhibition)     dna_computing |-> ($past(hybridization_reaction, 1) && $past(strand_displacement, 2)) && !$past(cross_hybridization, 3)",
        "sva2": "@(posedge clk_biocomputing) disable iff (enzyme_inhibition)         (enzyme_inhibition == 0 && dna_computing == 1) |->          ($past(hybridization_reaction, 1) == 1) &&          ($past(strand_displacement, 2) == 1) &&          ($past(cross_hybridization, 3) == 0)"
    },
    {
        "id": "0538",
        "sva1": "@(posedge clk_brain_interface) disable iff (neural_noise_high)     thought_controlled_computing |->          ($past(eeg_signal_processing, 1) && $past(motor_imagery, 3)) && $past(classification_accuracy)",
        "sva2": "@(posedge clk_brain_interface) disable iff (neural_noise_high)         (neural_noise_high == 0 && thought_controlled_computing == 1) |->          ($past(eeg_signal_processing, 1) == 1) &&          ($past(motor_imagery, 3) == 1) &&          ($past(classification_accuracy, 1) == 1)"
    },
    {
        "id": "0584",
        "sva1": "@(posedge clk_galaxy_formation) disable iff (dark_energy_dominance)     cosmological_structure |->      ($past(dark_matter_halo, 2) && $past(baryonic_matter_accretion)) |=> !$past(galaxy_collision)",
        "sva2": "@(posedge clk_galaxy_formation) disable iff (dark_energy_dominance)         (dark_energy_dominance == 0 && cosmological_structure == 1 && $past(baryonic_matter_accretion, 1) == 1 && $past(dark_matter_halo, 2) == 1) |-> ##1 $past(galaxy_collision, 1) == 0"
    },
    {
        "id": "0642",
        "sva1": "@(posedge clk_vehicle_access) disable iff (vehicle_theft_attempt)     automotive_biometrics == 1'b1 |->     $past(driver_face_recognition, 1) &&     $past(steering_wheel_grip, 2) &&     !$past(unauthorized_access, 3)",
        "sva2": "@(posedge clk_vehicle_access) disable iff (vehicle_theft_attempt)         (vehicle_theft_attempt == 0 && automotive_biometrics == 1) |->          ($past(driver_face_recognition, 1) == 1) &&          ($past(steering_wheel_grip, 2) == 1) &&          ($past(unauthorized_access, 3) == 0)"
    },
    {
        "id": "0663",
        "sva1": "@(posedge clk_insurance) disable iff (insurance_fraud_detected)     claim_verification == 1'b1 |->     ($past(claimant_identity_verification, 1) && $past(injury_assessment, 2)) &&      !$past(fraudulent_claim, 3)",
        "sva2": "@(posedge clk_insurance) disable iff (insurance_fraud_detected)         (insurance_fraud_detected == 0 && claim_verification == 1) |->          ($past(claimant_identity_verification, 1) == 1) &&          ($past(injury_assessment, 2) == 1) &&          ($past(fraudulent_claim, 3) == 0)"
    },
    {
        "id": "0676",
        "sva1": "@(posedge clk_casino_surveillance) disable iff (gambling_regulation_breach)     gaming_security == 1'b1 |->      ($past(card_counter_identification, 2) && $past(collusion_detection)) |=>      !$past(cheating_activity)",
        "sva2": "@(posedge clk_casino_surveillance) disable iff (gambling_regulation_breach)     gaming_security |->          ($past(card_counter_identification, 2) &&           $past(collusion_detection)) |=> !$past(cheating_activity)"
    },
    {
        "id": "0674",
        "sva1": "@(posedge clk_water_cycle) disable iff (hydrological_disruption)     freshwater_management == 1'b1 |->      ($past(precipitation_pattern, 2) && $past(groundwater_depletion)) |=>      !$past(water_scarcity_crisis)",
        "sva2": "@(posedge clk_water_cycle) disable iff (hydrological_disruption)         (hydrological_disruption == 0 && freshwater_management == 1 && $past(precipitation_pattern, 2) == 1 && $past(groundwater_depletion, 1) == 1) |-> ##1 $past(water_scarcity_crisis, 1) == 0"
    },
    {
        "id": "0688",
        "sva1": "@(posedge clk) disable iff (!sustainable_development_goals_tracking)     global_sustainability_index == 1'b1 |->      $past(poverty_reduction_rate, 1) &&      ($past(education_access_improvement, 3) && $past(gender_equality_progress))",
        "sva2": "@(posedge clk) disable iff (!sustainable_development_goals_tracking)         (sustainable_development_goals_tracking == 1 && global_sustainability_index == 1) |->          ($past(poverty_reduction_rate, 1) == 1) &&          ($past(education_access_improvement, 3) == 1) &&          ($past(gender_equality_progress, 1) == 1)"
    },
    {
        "id": "0731",
        "sva1": "@(posedge clk) disable iff (!one_health_approach_implemented)     zoonotic_disease_prevention == 1'b1 |->      $past(animal_human_interface_surveillance, 2) &&      ($past(environmental_reservoir_monitoring) && $past(cross_species_transmission_risk, 1))",
        "sva2": "@(posedge clk) disable iff (!one_health_approach_implemented)         (one_health_approach_implemented == 1 && zoonotic_disease_prevention == 1) |->          ($past(animal_human_interface_surveillance, 2) == 1) &&          ($past(environmental_reservoir_monitoring, 1) == 1 && $past(cross_species_transmission_risk, 1) == 1)"
    },
    {
        "id": "0782",
        "sva1": "@(posedge clk_gaming) disable iff (game_economy_imbalance)     blockchain_gaming |-> (         $past(in_game_asset_ownership, 1) &&         $past(play_to_earn_mechanism, 3) &&         $past(economic_sustainability, 1)     )",
        "sva2": "@(posedge clk_gaming) disable iff (game_economy_imbalance)         (game_economy_imbalance == 0 && blockchain_gaming == 1) |->          ($past(in_game_asset_ownership, 1) == 1) &&          ($past(play_to_earn_mechanism, 3) == 1) &&          ($past(economic_sustainability, 1) == 1)"
    },
    {
        "id": "0831",
        "sva1": "@(posedge clk_dao_treasury) disable iff (treasury_governance_attack)     decentralized_treasury |-> ($past(spending_proposal_evaluation, 1) && $past(multi_sig_approval, 2)) && !$past(fund_misappropriation, 3)",
        "sva2": "@(posedge clk_dao_treasury) disable iff (treasury_governance_attack)         (treasury_governance_attack == 0 && decentralized_treasury == 1) |->          ($past(spending_proposal_evaluation, 1) == 1) &&          ($past(multi_sig_approval, 2) == 1) &&          ($past(fund_misappropriation, 3) == 0)"
    },
    {
        "id": "0924",
        "sva1": "@(negedge clk_distillation) disable iff (alcohol_concentration_deviation)     spirit_production == 1'b1 |->     $past(vapor_temperature_monitoring, 2) |=>      ($past(congener_separation_efficiency) && $past(product_purity_achievement))",
        "sva2": "@(negedge clk_distillation) disable iff (alcohol_concentration_deviation == 1'b1)     spirit_production == 1'b1 |->      $past(vapor_temperature_monitoring, 2) |=>      ($past(congener_separation_efficiency) && $past(product_purity_achievement))"
    },
    {
        "id": "0855",
        "sva1": "@(negedge clk_sonic_branding) disable iff (brand_identity_inconsistency)     audio_logo_recognition |->      $past(acoustic_signature_extraction, 3) &&      ($past(brand_association_strength) || $past(memorability_index, 1))",
        "sva2": "@(negedge clk_sonic_branding) disable iff (brand_identity_inconsistency)         (brand_identity_inconsistency == 0 && audio_logo_recognition == 1) |->          ($past(acoustic_signature_extraction, 3) == 1) &&          ($past(brand_association_strength, 1) == 1 || $past(memorability_index, 1) == 1)"
    },
    {
        "id": "1045",
        "sva1": "@(posedge clk)         (branch_taken && $past(condition_met)) |-> ($past(branch_predict) == prediction)",
        "sva2": "@(posedge clk)         (branch_taken == 1 && $past(condition_met) == 1) |-> (prediction == $past(branch_predict))"
    },
    {
        "id": "0994",
        "sva1": "@(posedge clk) disable iff (rst == 1'b1)     mem_access == 1'b1 |-> $past(addr_valid) && $past(data_setup)",
        "sva2": "@(posedge clk) disable iff (rst)         (rst == 0 && mem_access == 1) |-> ($past(addr_valid) == 1 && $past(data_setup) == 1)"
    },
    {
        "id": "1059",
        "sva1": "@(posedge clk) disable iff (!rst)     arbitration_grant == 1'b1 |-> $past(request_priority) == highest_priority",
        "sva2": "@(posedge clk) disable iff (rst == 0)         (arbitration_grant == 1'b1 && rst == 1) |-> ($past(request_priority) == highest_priority)"
    },
    {
        "id": "1070",
        "sva1": "@(posedge clk)         (motor_control && $past(feedback_stable) && $past(pid_compute)) |-> pwm_output_update",
        "sva2": "@(posedge clk)         (motor_control == 1 && $past(feedback_stable) == 1 && $past(pid_compute) == 1) |-> (pwm_output_update == 1)"
    },
    {
        "id": "1097",
        "sva1": "@(posedge clock) disable iff (calibration_mode)     lidar_point_cloud_gen && $past(laser_pulse_timing) |-> distance_calculation",
        "sva2": "@(posedge clock) disable iff (calibration_mode)         (calibration_mode == 0 && lidar_point_cloud_gen == 1 && $past(laser_pulse_timing) == 1) |-> distance_calculation == 1"
    },
    {
        "id": "1102",
        "sva1": "@(posedge clk) disable iff (rst == 1'b1)         (automotive_ecu_diagnostic && $past(obd_request_received)) |-> dtc_code_retrieval",
        "sva2": "@(posedge clk) disable iff (rst)         (rst == 0 && automotive_ecu_diagnostic == 1'b1 && $past(obd_request_received) == 1'b1) |-> dtc_code_retrieval == 1'b1"
    },
    {
        "id": "1107",
        "sva1": "@(posedge clock) disable iff (!reset_n)     (neural_network_backprop && $past(forward_pass_complete)) |-> gradient_computation",
        "sva2": "@(posedge clock) disable iff (!reset_n)         (reset_n == 1 && neural_network_backprop == 1 && $past(forward_pass_complete) == 1) |-> gradient_computation == 1"
    },
    {
        "id": "1108",
        "sva1": "@(negedge sys_clock)     (voice_codec_encode && $past(audio_sample_ready, 4) && $past(bit_rate_config)) |-> compression_algorithm_start",
        "sva2": "@(negedge sys_clock)         (voice_codec_encode == 1 && $past(audio_sample_ready, 4) == 1 && $past(bit_rate_config, 1) == 1) |-> compression_algorithm_start == 1"
    },
    {
        "id": "1122",
        "sva1": "@(negedge clock) disable iff (!hw_rst)     (magnetic_stripe_reader && $past(card_swipe_detect)) |-> track_data_extraction",
        "sva2": "@(negedge clock) disable iff (hw_rst == 0)         (hw_rst == 1 && magnetic_stripe_reader == 1 && $past(card_swipe_detect) == 1) |-> track_data_extraction == 1"
    },
    {
        "id": "1124",
        "sva1": "@(posedge clk) disable iff (rst == 1'b1)         underwater_sonar_ping && $past(transducer_calibration) |-> acoustic_beam_formation",
        "sva2": "@(posedge clk) disable iff (rst)         (rst == 0 && underwater_sonar_ping == 1 && $past(transducer_calibration) == 1) |-> acoustic_beam_formation == 1"
    },
    {
        "id": "1134",
        "sva1": "@(posedge clock) disable iff (!hw_reset)         ultrasonic_distance_measure && $past(echo_time_capture) |-> range_calculation_complete",
        "sva2": "@(posedge clock) disable iff (!hw_reset)         (hw_reset == 1 && ultrasonic_distance_measure == 1 && $past(echo_time_capture) == 1) |-> range_calculation_complete == 1"
    },
    {
        "id": "1149",
        "sva1": "@(negedge clock) disable iff (!reset_enable)     quantum_error_correction && $past(syndrome_measurement_complete, 8) |-> logical_qubit_recovery",
        "sva2": "@(negedge clock) disable iff (reset_enable == 0)         (reset_enable == 1 && quantum_error_correction == 1 && $past(syndrome_measurement_complete, 8) == 1) |-> logical_qubit_recovery == 1"
    },
    {
        "id": "1173",
        "sva1": "@(posedge system_clock) disable iff (!power_on_reset)     (matrix_vector_multiply && $past(weight_buffer_loaded, 6)) |-> dot_product_computation",
        "sva2": "@(posedge system_clock) disable iff (!power_on_reset)         (power_on_reset == 1 && matrix_vector_multiply == 1 && $past(weight_buffer_loaded, 6) == 1) |-> dot_product_computation == 1"
    },
    {
        "id": "1178",
        "sva1": "@(posedge clock) disable iff (!rst_control)         biosensor_immunoassay && $past(antigen_binding_kinetics, 15) |-> concentration_measurement_output",
        "sva2": "@(posedge clock) disable iff (rst_control == 0)         (rst_control == 1 && biosensor_immunoassay == 1 && $past(antigen_binding_kinetics, 15) == 1) |-> concentration_measurement_output == 1"
    },
    {
        "id": "1187",
        "sva1": "@(posedge audio_clk) disable iff (rst_audio)     digital_signal_processing && $past(sample_rate_conversion, 8) |-> filter_bank_computation",
        "sva2": "@(posedge audio_clk) disable iff (rst_audio)         (rst_audio == 0 && digital_signal_processing == 1 && $past(sample_rate_conversion, 8) == 1) |-> filter_bank_computation == 1"
    },
    {
        "id": "1202",
        "sva1": "@(negedge clk_thermal) disable iff (!thermal_sensor_valid)     dynamic_voltage_frequency_scaling |-> $past(workload_prediction_model, 9) && power_state_transition",
        "sva2": "@(negedge clk_thermal) disable iff (!thermal_sensor_valid)     dynamic_voltage_frequency_scaling |->          ($past(workload_prediction_model, 9) && power_state_transition)"
    },
    {
        "id": "1201",
        "sva1": "@(negedge dsp_clock) disable iff (rst_domain)         fir_filter_coefficient_update && $past(tap_weight_calculation, 7) |-> filter_response_reconfigure",
        "sva2": "@(negedge dsp_clock) disable iff (rst_domain)         (rst_domain == 0 && fir_filter_coefficient_update == 1 && $past(tap_weight_calculation, 7) == 1) |-> filter_response_reconfigure == 1"
    },
    {
        "id": "1203",
        "sva1": "@(posedge clk_satellite) disable iff (!ground_station_lock)     telemetry_data_compression && $past(error_resilient_encoding, 18) |-> downlink_transmission_start",
        "sva2": "@(posedge clk_satellite) disable iff (!ground_station_lock)         (ground_station_lock == 1 && telemetry_data_compression == 1 && $past(error_resilient_encoding, 18) == 1) |-> downlink_transmission_start == 1"
    },
    {
        "id": "1226",
        "sva1": "@(posedge clk_industrial) disable iff (rst_emergency == 1'b1)     predictive_maintenance_analysis && $past(vibration_signature_learning, 14) |-> fault_prediction_output",
        "sva2": "@(posedge clk_industrial) disable iff (rst_emergency)         (rst_emergency == 0 && predictive_maintenance_analysis == 1 && $past(vibration_signature_learning, 14) == 1) |-> fault_prediction_output == 1"
    },
    {
        "id": "1217",
        "sva1": "@(negedge clk_optical) disable iff (rst_photonic == 1'b1)     wavelength_division_multiplexing == 1'b1 |->      $past(channel_spacing_optimization, 12) && optical_switch_control",
        "sva2": "@(negedge clk_optical) disable iff (rst_photonic)         (rst_photonic == 0 && wavelength_division_multiplexing == 1'b1) |->          ($past(channel_spacing_optimization, 12) == 1'b1) && optical_switch_control == 1'b1"
    },
    {
        "id": "1244",
        "sva1": "@(posedge clk_video_decoder) disable iff (rst_codec)         (motion_compensation_unit && $past(reference_frame_available, 4)) |-> interpolation_filter_apply",
        "sva2": "@(posedge clk_video_decoder) disable iff (rst_codec)         (rst_codec == 0 && motion_compensation_unit == 1 && $past(reference_frame_available, 4) == 1) |-> interpolation_filter_apply == 1"
    },
    {
        "id": "1247",
        "sva1": "@(posedge clk_audio_dsp) disable iff (!codec_reset)     noise_reduction_adaptive && $past(spectral_subtraction_coefficients, 6) |-> enhanced_signal_reconstruction",
        "sva2": "@(posedge clk_audio_dsp) disable iff (!codec_reset)         (codec_reset == 1 && noise_reduction_adaptive == 1 && $past(spectral_subtraction_coefficients, 6) == 1) |-> enhanced_signal_reconstruction == 1"
    },
    {
        "id": "1253",
        "sva1": "@(negedge clk_superconducting_qubit) disable iff (rst_cryogenic)         (josephson_junction_control && $past(microwave_pulse_calibration, 6)) |-> quantum_gate_fidelity_measurement",
        "sva2": "@(negedge clk_superconducting_qubit) disable iff (rst_cryogenic)         (rst_cryogenic == 0 && josephson_junction_control == 1 && $past(microwave_pulse_calibration, 6) == 1) |-> quantum_gate_fidelity_measurement == 1"
    },
    {
        "id": "1318",
        "sva1": "@(posedge clk_register_file_banking) disable iff (rst_multi_port_register == 1'b1)     port_conflict_arbitration |-> $past(read_write_port_scheduling, 8) && register_file_bandwidth_optimization",
        "sva2": "@(posedge clk_register_file_banking) disable iff (rst_multi_port_register)         (rst_multi_port_register == 0 && port_conflict_arbitration == 1) |->          ($past(read_write_port_scheduling, 8) == 1 && register_file_bandwidth_optimization == 1)"
    },
    {
        "id": "1336",
        "sva1": "@(posedge clk_mimo_processing) disable iff (!multiple_antenna_reset)     spatial_multiplexing_detection && $past(channel_matrix_decomposition, 6) |-> interference_cancellation_algorithm",
        "sva2": "@(posedge clk_mimo_processing) disable iff (!multiple_antenna_reset)         (multiple_antenna_reset == 1 && spatial_multiplexing_detection == 1 && $past(channel_matrix_decomposition, 6) == 1) |-> interference_cancellation_algorithm == 1"
    },
    {
        "id": "1344",
        "sva1": "@(posedge clk_channel_coding) disable iff (!forward_error_correction_reset)     (low_density_parity_check_decoder && $past(belief_propagation_iteration, 6)) |-> bit_error_rate_improvement",
        "sva2": "@(posedge clk_channel_coding) disable iff (!forward_error_correction_reset)         (forward_error_correction_reset == 1 && low_density_parity_check_decoder == 1 && $past(belief_propagation_iteration, 6) == 1) |-> bit_error_rate_improvement == 1"
    },
    {
        "id": "1348",
        "sva1": "@(posedge clk_channel_estimation) disable iff (rst_pilot_extraction)         least_squares_channel_estimation && $past(pilot_symbol_interpolation, 6) |-> frequency_domain_equalization",
        "sva2": "@(posedge clk_channel_estimation) disable iff (rst_pilot_extraction)         (rst_pilot_extraction == 0 && least_squares_channel_estimation == 1 && $past(pilot_symbol_interpolation, 6) == 1) |-> frequency_domain_equalization == 1"
    },
    {
        "id": "1357",
        "sva1": "@(posedge clk_underwater_acoustic) disable iff (!marine_communication_reset)     doppler_shift_compensation && $past(multipath_propagation_modeling, 11) |-> underwater_network_connectivity",
        "sva2": "@(posedge clk_underwater_acoustic) disable iff (marine_communication_reset == 0)         (marine_communication_reset == 1 && doppler_shift_compensation == 1 && $past(multipath_propagation_modeling, 11) == 1) |-> underwater_network_connectivity == 1"
    },
    {
        "id": "1359",
        "sva1": "@(negedge clk_tactile_internet) disable iff (rst_haptic_communication)         (ultra_low_latency_feedback && $past(force_feedback_encoding, 3)) |-> immersive_remote_interaction",
        "sva2": "@(negedge clk_tactile_internet) disable iff (rst_haptic_communication)         (rst_haptic_communication == 0 && ultra_low_latency_feedback == 1 && $past(force_feedback_encoding, 3) == 1) |-> immersive_remote_interaction == 1"
    },
    {
        "id": "1378",
        "sva1": "@(posedge clk_artificial_intelligence) disable iff (rst_machine_learning == 1'b1)     intelligent_resource_management |-> $past(neural_network_inference_complete, 7) && autonomous_network_optimization",
        "sva2": "@(posedge clk_artificial_intelligence) disable iff (rst_machine_learning)         (rst_machine_learning == 0 && intelligent_resource_management == 1) |->          ($past(neural_network_inference_complete, 7) == 1) &&          (autonomous_network_optimization == 1)"
    },
    {
        "id": "1394",
        "sva1": "@(posedge clk_electrochemical) disable iff (rst_biosensor == 1'b1)     glucose_concentration_detection == 1'b1 |->      $past(enzyme_reaction_kinetics, 9) && current_signal_amplification",
        "sva2": "@(posedge clk_electrochemical) disable iff (rst_biosensor)         (rst_biosensor == 0 && glucose_concentration_detection == 1'b1) |->          (current_signal_amplification == 1'b1 && $past(enzyme_reaction_kinetics, 9) == 1'b1)"
    },
    {
        "id": "1398",
        "sva1": "@(posedge clk_strain_gauge) disable iff (!load_cell_reset)         wheatstone_bridge_measurement && $past(temperature_compensation_applied, 7)          |-> mechanical_stress_quantification",
        "sva2": "@(posedge clk_strain_gauge) disable iff (!load_cell_reset)         (load_cell_reset == 1 && wheatstone_bridge_measurement == 1 && $past(temperature_compensation_applied, 7) == 1) |-> mechanical_stress_quantification == 1"
    },
    {
        "id": "1426",
        "sva1": "@(posedge clk_electroretinograph) disable iff (rst_retinal_function == 1'b1)         photoreceptor_response_measurement |-> $past(light_stimulus_standardization, 10) && visual_pathway_assessment",
        "sva2": "@(posedge clk_electroretinograph) disable iff (rst_retinal_function)         (rst_retinal_function == 0 && photoreceptor_response_measurement == 1) |->          (visual_pathway_assessment == 1 && $past(light_stimulus_standardization, 10) == 1)"
    },
    {
        "id": "1403",
        "sva1": "@(posedge clk_space_time_coding) disable iff (!diversity_coding_reset)         alamouti_space_time_block_code && $past(orthogonal_design_matrix, 8) |-> transmit_diversity_gain_achievement",
        "sva2": "@(posedge clk_space_time_coding) disable iff (!diversity_coding_reset)         (diversity_coding_reset == 1 && alamouti_space_time_block_code == 1 && $past(orthogonal_design_matrix, 8) == 1) |-> transmit_diversity_gain_achievement == 1"
    },
    {
        "id": "1490",
        "sva1": "@(negedge clk_industrial_safety) disable iff (!process_safety_reset)         (pressure_relief_valve_testing && $past(overpressure_scenario_simulation, 10)) |-> process_hazard_mitigation",
        "sva2": "@(negedge clk_industrial_safety) disable iff (!process_safety_reset)         (process_safety_reset == 1 && pressure_relief_valve_testing == 1 && $past(overpressure_scenario_simulation, 10) == 1) |-> process_hazard_mitigation == 1"
    },
    {
        "id": "1494",
        "sva1": "@(negedge clk_chemical_plant) disable iff (rst_process_control)     (reaction_temperature_control && $past(catalyst_activity_degradation, 9)) |-> process_optimization_adjustment",
        "sva2": "@(negedge clk_chemical_plant) disable iff (rst_process_control)         (rst_process_control == 0 && reaction_temperature_control == 1 && $past(catalyst_activity_degradation, 9) == 1) |-> process_optimization_adjustment == 1"
    },
    {
        "id": "1507",
        "sva1": "@(negedge clk_livestock_management) disable iff (rst_animal_welfare)         biometric_health_monitoring && $past(feed_conversion_efficiency, 3) |-> precision_livestock_farming",
        "sva2": "@(negedge clk_livestock_management) disable iff (rst_animal_welfare)         (rst_animal_welfare == 0 && biometric_health_monitoring == 1 && $past(feed_conversion_efficiency, 3) == 1) |-> precision_livestock_farming == 1"
    },
    {
        "id": "1517",
        "sva1": "@(posedge clk_dam_safety) disable iff (rst_hydroelectric_structure)     (concrete_deformation_measurement && $past(seepage_flow_monitoring, 5)) |-> structural_stability_assessment",
        "sva2": "@(posedge clk_dam_safety) disable iff (rst_hydroelectric_structure)         (rst_hydroelectric_structure == 0 && concrete_deformation_measurement == 1 && $past(seepage_flow_monitoring, 5) == 1) |-> structural_stability_assessment == 1"
    },
    {
        "id": "1520",
        "sva1": "@(posedge clk_marine_conservation) disable iff (rst_ocean_monitoring)         coral_reef_health_assessment && $past(water_chemistry_analysis, 7) |-> ecosystem_restoration_strategy",
        "sva2": "@(posedge clk_marine_conservation) disable iff (rst_ocean_monitoring)         (rst_ocean_monitoring == 0 && coral_reef_health_assessment == 1 && $past(water_chemistry_analysis, 7) == 1) |-> ecosystem_restoration_strategy == 1"
    },
    {
        "id": "1536",
        "sva1": "@(negedge clk_companion_robot) disable iff (!social_interaction_reset)     emotional_state_recognition && $past(facial_expression_analysis, 12) |-> empathetic_response_generation",
        "sva2": "@(negedge clk_companion_robot) disable iff (!social_interaction_reset)         (social_interaction_reset == 1 && emotional_state_recognition == 1 && $past(facial_expression_analysis, 12) == 1) |-> empathetic_response_generation == 1"
    },
    {
        "id": "1546",
        "sva1": "@(posedge clk_snake_robot) disable iff (rst_serpentine_locomotion)     (undulatory_motion_control && $past(body_wave_propagation, 5)) |-> confined_space_navigation",
        "sva2": "@(posedge clk_snake_robot) disable iff (rst_serpentine_locomotion)         (rst_serpentine_locomotion == 0 && undulatory_motion_control == 1 && $past(body_wave_propagation, 5) == 1) |-> confined_space_navigation == 1"
    },
    {
        "id": "1548",
        "sva1": "@(posedge clk_agricultural_robot) disable iff (!crop_harvesting_reset)         (selective_harvesting_algorithm && $past(fruit_ripeness_detection, 6)) |-> yield_optimization_strategy",
        "sva2": "@(posedge clk_agricultural_robot) disable iff (!crop_harvesting_reset)         (crop_harvesting_reset == 1 && selective_harvesting_algorithm == 1 && $past(fruit_ripeness_detection, 6) == 1) |-> yield_optimization_strategy == 1"
    },
    {
        "id": "1553",
        "sva1": "@(posedge clk_climbing_robot) disable iff (!wall_crawling_reset)     (adhesion_mechanism_control && $past(surface_texture_adaptation, 3)) |-> vertical_mobility_capability",
        "sva2": "@(posedge clk_climbing_robot) disable iff (!wall_crawling_reset)         (wall_crawling_reset == 1 && adhesion_mechanism_control == 1 && $past(surface_texture_adaptation, 3) == 1) |-> vertical_mobility_capability == 1"
    },
    {
        "id": "1567",
        "sva1": "@(negedge clk_painting_robot) disable iff (rst_surface_coating)         (spray_pattern_optimization && $past(paint_viscosity_compensation, 7)) |-> uniform_coating_application",
        "sva2": "@(negedge clk_painting_robot) disable iff (rst_surface_coating)         (rst_surface_coating == 0 && spray_pattern_optimization == 1 && $past(paint_viscosity_compensation, 7) == 1) |-> uniform_coating_application == 1"
    },
    {
        "id": "1579",
        "sva1": "@(posedge clk_transforming_robot) disable iff (rst_morphological_change)     structural_reconfiguration_sequence && $past(mechanical_constraint_verification, 9) |-> multi_modal_functionality",
        "sva2": "@(posedge clk_transforming_robot) disable iff (rst_morphological_change)         (rst_morphological_change == 0 && structural_reconfiguration_sequence == 1 && $past(mechanical_constraint_verification, 9) == 1) |-> multi_modal_functionality == 1"
    },
    {
        "id": "1586",
        "sva1": "@(posedge clk_welding_robot) disable iff (rst_arc_welding_control == 1'b1)         seam_tracking_algorithm |-> $past(weld_pool_monitoring, 5) && joint_quality_assurance",
        "sva2": "@(posedge clk_welding_robot) disable iff (rst_arc_welding_control)         (rst_arc_welding_control == 0 && seam_tracking_algorithm == 1) |->          (joint_quality_assurance == 1 && $past(weld_pool_monitoring, 5) == 1)"
    },
    {
        "id": "1593",
        "sva1": "@(posedge clk_architecture_exploration) disable iff (rst_system_architecture)     performance_power_area_analysis && $past(architectural_template_evaluation, 8) |-> design_methodology_optimization",
        "sva2": "@(posedge clk_architecture_exploration) disable iff (rst_system_architecture)         (rst_system_architecture == 0 && performance_power_area_analysis == 1 && $past(architectural_template_evaluation, 8) == 1) |-> design_methodology_optimization == 1"
    },
    {
        "id": "1633",
        "sva1": "@(posedge clk_analog_synthesis) disable iff (rst_analog_automation == 1'b1)     operational_amplifier_sizing |-> $past(performance_specification_mapping, 9) && analog_circuit_optimization",
        "sva2": "@(posedge clk_analog_synthesis) disable iff (rst_analog_automation)         (rst_analog_automation == 0 && operational_amplifier_sizing == 1) |->          ($past(performance_specification_mapping, 9) == 1) && analog_circuit_optimization == 1"
    },
    {
        "id": "1638",
        "sva1": "@(posedge clk_life_support) disable iff (rst_environmental_control)     (carbon_dioxide_scrubbing && $past(atmospheric_composition_monitoring, 3)) |-> crew_safety_assurance",
        "sva2": "@(posedge clk_life_support) disable iff (rst_environmental_control)         (rst_environmental_control == 0 && carbon_dioxide_scrubbing == 1 && $past(atmospheric_composition_monitoring, 3) == 1) |-> crew_safety_assurance == 1"
    },
    {
        "id": "1649",
        "sva1": "@(posedge clk_spacecraft) disable iff (!attitude_control_rst_n)         reaction_wheel_momentum && $past(gyroscope_drift_compensation, 6) |-> three_axis_stabilization",
        "sva2": "@(posedge clk_spacecraft) disable iff (!attitude_control_rst_n)         (attitude_control_rst_n == 1 && reaction_wheel_momentum == 1 && $past(gyroscope_drift_compensation, 6) == 1) |-> three_axis_stabilization == 1"
    },
    {
        "id": "1652",
        "sva1": "@(negedge clk_atomic_clock) disable iff (!frequency_standard_reset)         cesium_hyperfine_transition && $past(magnetic_field_shielding_effectiveness, 3) |-> precision_timekeeping_reference",
        "sva2": "@(negedge clk_atomic_clock) disable iff (!frequency_standard_reset)         (frequency_standard_reset == 1 && cesium_hyperfine_transition == 1 && $past(magnetic_field_shielding_effectiveness, 3) == 1) |-> precision_timekeeping_reference == 1"
    },
    {
        "id": "1728",
        "sva1": "@(negedge clk_vehicle_dynamics) disable iff (rst_stability_control == 1'b1)     electronic_stability_program == 1'b1 |-> $past(yaw_rate_sensor_validation, 3) && traction_control_intervention",
        "sva2": "@(negedge clk_vehicle_dynamics) disable iff (rst_stability_control)         (rst_stability_control == 0 && electronic_stability_program == 1) |->          ($past(yaw_rate_sensor_validation, 3) == 1 && traction_control_intervention == 1)"
    },
    {
        "id": "1730",
        "sva1": "@(posedge clk_powertrain_control) disable iff (rst_engine_management)     fuel_injection_timing && $past(knock_sensor_threshold_adaptation, 7) |-> combustion_efficiency_optimization",
        "sva2": "@(posedge clk_powertrain_control) disable iff (rst_engine_management)         (rst_engine_management == 0 && fuel_injection_timing == 1 && $past(knock_sensor_threshold_adaptation, 7) == 1) |-> combustion_efficiency_optimization == 1"
    },
    {
        "id": "1740",
        "sva1": "@(posedge clk_equity_research) disable iff (rst_fundamental_analysis)     discounted_cash_flow_model && $past(earnings_forecast_revision, 7) |-> fair_value_estimation",
        "sva2": "@(posedge clk_equity_research) disable iff (rst_fundamental_analysis)         (rst_fundamental_analysis == 0 && discounted_cash_flow_model == 1 && $past(earnings_forecast_revision, 7) == 1) |-> fair_value_estimation == 1"
    },
    {
        "id": "1780",
        "sva1": "@(posedge clk_collision_mitigation) disable iff (rst_pre_crash_system)     airbag_deployment_timing && $past(crash_severity_assessment, 12) |-> occupant_protection_optimization",
        "sva2": "@(posedge clk_collision_mitigation) disable iff (rst_pre_crash_system)         (rst_pre_crash_system == 0 && airbag_deployment_timing == 1 && $past(crash_severity_assessment, 12) == 1) |-> occupant_protection_optimization == 1"
    },
    {
        "id": "1810",
        "sva1": "@(posedge clk_hybrid_powertrain) disable iff (rst_energy_management == 1'b1)     power_split_device_control == 1'b1 |->      $past(battery_state_of_charge_prediction, 6) && fuel_economy_optimization",
        "sva2": "@(posedge clk_hybrid_powertrain) disable iff (rst_energy_management)         (rst_energy_management == 0 && power_split_device_control == 1) |->          ($past(battery_state_of_charge_prediction, 6) == 1) && fuel_economy_optimization == 1"
    },
    {
        "id": "1802",
        "sva1": "@(negedge clk_vehicle_dynamics_control) disable iff (rst_yaw_stability == 1'b1)     understeer_oversteer_mitigation |->      ($past(lateral_acceleration_measurement, 7) && handling_characteristic_enhancement)",
        "sva2": "@(negedge clk_vehicle_dynamics_control) disable iff (rst_yaw_stability)         (rst_yaw_stability == 0 && understeer_oversteer_mitigation == 1) |->          (handling_characteristic_enhancement == 1 && $past(lateral_acceleration_measurement, 7) == 1)"
    },
    {
        "id": "1828",
        "sva1": "@(negedge clk_vehicle_integration) disable iff (rst_system_orchestration == 1'b1)     multi_domain_coordination |-> ($past(inter_ecu_communication_validation, 11) && seamless_functionality_integration)",
        "sva2": "@(negedge clk_vehicle_integration) disable iff (rst_system_orchestration)         (rst_system_orchestration == 0 && multi_domain_coordination == 1) |->          (seamless_functionality_integration == 1 && $past(inter_ecu_communication_validation, 11) == 1)"
    },
    {
        "id": "1848",
        "sva1": "disable iff (rst_streaming_service == 1'b1)     @(negedge clk_content_delivery)         adaptive_bitrate_streaming == 1'b1 |->          $past(network_bandwidth_estimation, 5) && quality_of_service_optimization",
        "sva2": "@(negedge clk_content_delivery) disable iff (rst_streaming_service)         (adaptive_bitrate_streaming == 1'b1 && rst_streaming_service == 1'b0) |->          ($past(network_bandwidth_estimation, 5) == 1'b1) && quality_of_service_optimization == 1'b1"
    },
    {
        "id": "1861",
        "sva1": "@(posedge clk_ray_tracing) disable iff (rst_acceleration_structure == 1'b1)     bounding_volume_hierarchy |-> $past(ray_triangle_intersection_test, 8) && photorealistic_lighting_simulation",
        "sva2": "@(posedge clk_ray_tracing) disable iff (rst_acceleration_structure)         (rst_acceleration_structure == 0 && bounding_volume_hierarchy == 1) |->          (photorealistic_lighting_simulation == 1 && $past(ray_triangle_intersection_test, 8) == 1)"
    },
    {
        "id": "1855",
        "sva1": "@(posedge clk_virtual_reality) disable iff (rst_head_mounted_display == 1'b1)     stereoscopic_rendering_pipeline |-> $past(motion_to_photon_latency_measurement, 3) && presence_illusion_maintenance",
        "sva2": "@(posedge clk_virtual_reality) disable iff (rst_head_mounted_display)         (rst_head_mounted_display == 0 && stereoscopic_rendering_pipeline == 1) |->          ($past(motion_to_photon_latency_measurement, 3) == 1) &&          (presence_illusion_maintenance == 1)"
    },
    {
        "id": "1863",
        "sva1": "@(posedge clk_future_mobility) disable iff (rst_transportation_evolution)     connected_autonomous_shared_electric && $past(mobility_service_optimization, 13) |-> sustainable_transportation_ecosystem",
        "sva2": "@(posedge clk_future_mobility) disable iff (rst_transportation_evolution)         (rst_transportation_evolution == 0 && connected_autonomous_shared_electric == 1 && $past(mobility_service_optimization, 13) == 1) |-> sustainable_transportation_ecosystem == 1"
    },
    {
        "id": "1886",
        "sva1": "@(negedge clk_spatial_audio) disable iff (rst_binaural_rendering == 1'b1)     head_tracking_compensation |-> $past(room_impulse_response_convolution, 10) && immersive_3d_soundscape",
        "sva2": "@(negedge clk_spatial_audio) disable iff (rst_binaural_rendering == 1'b1)     head_tracking_compensation |->          ($past(room_impulse_response_convolution, 10) &&           immersive_3d_soundscape)"
    },
    {
        "id": "1868",
        "sva1": "@(posedge clk_environmental_storytelling) disable iff (!narrative_engine_reset)         procedural_quest_generation && $past(story_branch_coherence_check, 5) |-> emergent_narrative_experience",
        "sva2": "@(posedge clk_environmental_storytelling) disable iff (narrative_engine_reset == 0)         (narrative_engine_reset == 1 && procedural_quest_generation == 1 && $past(story_branch_coherence_check, 5) == 1) |-> emergent_narrative_experience == 1"
    },
    {
        "id": "1879",
        "sva1": "@(negedge clk_eye_tracking) disable iff (!gaze_detection_reset)     foveated_rendering_optimization && $past(pupil_center_estimation, 8) |-> visual_attention_based_performance",
        "sva2": "@(negedge clk_eye_tracking) disable iff (!gaze_detection_reset)         (gaze_detection_reset == 1 && foveated_rendering_optimization == 1 && $past(pupil_center_estimation, 8) == 1) |-> visual_attention_based_performance == 1"
    },
    {
        "id": "1887",
        "sva1": "@(posedge clk_sound_occlusion) disable iff (rst_audio_ray_casting)         geometric_acoustics_simulation && $past(surface_material_absorption, 6) |-> realistic_audio_propagation",
        "sva2": "@(posedge clk_sound_occlusion) disable iff (rst_audio_ray_casting)         (rst_audio_ray_casting == 0 && geometric_acoustics_simulation == 1 && $past(surface_material_absorption, 6) == 1) |-> realistic_audio_propagation == 1"
    },
    {
        "id": "1891",
        "sva1": "@(posedge clk_digital_twin) disable iff (!simulation_engine_rst_n)     (real_time_synchronization && $past(sensor_data_fusion_complete, 5)) |-> virtual_model_state_update",
        "sva2": "@(posedge clk_digital_twin) disable iff (!simulation_engine_rst_n)         (simulation_engine_rst_n == 1 && real_time_synchronization == 1 && $past(sensor_data_fusion_complete, 5) == 1) |-> virtual_model_state_update == 1"
    },
    {
        "id": "1916",
        "sva1": "@(posedge clk_additive_manufacturing) disable iff (rst_3d_printing == 1'b1)     layer_deposition_control |-> $past(material_extrusion_temperature, 11) && dimensional_accuracy_maintenance",
        "sva2": "@(posedge clk_additive_manufacturing) disable iff (rst_3d_printing)         (rst_3d_printing == 0 && layer_deposition_control == 1) |->          ($past(material_extrusion_temperature, 11) == 1) &&          (dimensional_accuracy_maintenance == 1)"
    },
    {
        "id": "1917",
        "sva1": "@(negedge clk_worker_safety) disable iff (rst_personal_protective_equipment)         (hazard_detection_algorithm && $past(environmental_risk_assessment, 3)) |-> accident_prevention_system",
        "sva2": "@(negedge clk_worker_safety) disable iff (rst_personal_protective_equipment)         (rst_personal_protective_equipment == 0 && hazard_detection_algorithm == 1 && $past(environmental_risk_assessment, 3) == 1) |-> accident_prevention_system == 1"
    },
    {
        "id": "1941",
        "sva1": "@(posedge clk_circular_economy) disable iff (rst_waste_to_value)     material_flow_optimization && $past(lifecycle_assessment_calculation, 3) |-> sustainable_business_model",
        "sva2": "@(posedge clk_circular_economy) disable iff (rst_waste_to_value)         (rst_waste_to_value == 0 && material_flow_optimization == 1 && $past(lifecycle_assessment_calculation, 3) == 1) |-> sustainable_business_model == 1"
    },
    {
        "id": "1962",
        "sva1": "@(negedge clk_post_quantum_cryptography) disable iff (!lattice_based_reset)         (quantum_resistant_algorithm && $past(ring_learning_with_errors, 5)) |-> cryptographic_security_future_proofing",
        "sva2": "@(negedge clk_post_quantum_cryptography) disable iff (!lattice_based_reset)         (lattice_based_reset == 1 && quantum_resistant_algorithm == 1 && $past(ring_learning_with_errors, 5) == 1) |-> cryptographic_security_future_proofing == 1"
    },
    {
        "id": "1979",
        "sva1": "@(posedge clk_magnetogenetics) disable iff (rst_magnetic_field_stimulation)         ferritin_based_actuator && $past(magnetic_nanoparticle_heating, 8) |-> remote_neural_modulation",
        "sva2": "@(posedge clk_magnetogenetics) disable iff (rst_magnetic_field_stimulation)         (rst_magnetic_field_stimulation == 0 && ferritin_based_actuator == 1 && $past(magnetic_nanoparticle_heating, 8) == 1) |-> remote_neural_modulation == 1"
    },
    {
        "id": "1994",
        "sva1": "@(posedge clk_neuromorphic_memristor) disable iff (rst_synaptic_plasticity)         (spike_timing_dependent_plasticity && $past(memristive_weight_update, 7)) |-> brain_inspired_learning",
        "sva2": "@(posedge clk_neuromorphic_memristor) disable iff (rst_synaptic_plasticity)         (rst_synaptic_plasticity == 0 && spike_timing_dependent_plasticity == 1 && $past(memristive_weight_update, 7) == 1) |-> brain_inspired_learning == 1"
    },
    {
        "id": "2000",
        "sva1": "@(posedge clk_gene_therapy) disable iff (rst_viral_vector_delivery)         adeno_associated_virus && $past(tissue_specific_promoter, 6) |-> therapeutic_gene_expression",
        "sva2": "@(posedge clk_gene_therapy) disable iff (rst_viral_vector_delivery)         (rst_viral_vector_delivery == 0 && adeno_associated_virus == 1 && $past(tissue_specific_promoter, 6) == 1) |-> therapeutic_gene_expression == 1"
    },
    {
        "id": "2016",
        "sva1": "@(posedge clk_food_waste_valorization) disable iff (rst_circular_economy == 1'b1)     byproduct_utilization |-> $past(value_added_product_development, 7) && resource_efficiency_maximization",
        "sva2": "@(posedge clk_food_waste_valorization) disable iff (rst_circular_economy)         (rst_circular_economy == 0 && byproduct_utilization == 1) |->          ($past(value_added_product_development, 7) == 1) &&          (resource_efficiency_maximization == 1)"
    },
    {
        "id": "2011",
        "sva1": "@(posedge clk_climate_smart_agriculture) disable iff (rst_adaptation_strategy)     (drought_resistant_variety && $past(climate_scenario_modeling, 5)) |-> agricultural_resilience_building",
        "sva2": "@(posedge clk_climate_smart_agriculture) disable iff (rst_adaptation_strategy)         (rst_adaptation_strategy == 0 && drought_resistant_variety == 1 && $past(climate_scenario_modeling, 5) == 1) |-> agricultural_resilience_building == 1"
    },
    {
        "id": "2059",
        "sva1": "@(posedge clk) disable iff (reset_override)         cache_miss == 1'b1 |-> ($past(tag_compare, 1) && !$past(hit_detected, 1))",
        "sva2": "@(posedge clk) disable iff (reset_override)         (reset_override == 0 && cache_miss == 1) |-> ($past(tag_compare) == 1 && $past(hit_detected) == 0)"
    },
    {
        "id": "2064",
        "sva1": "@(posedge clk) disable iff (test_mode)         counter_overflow == 1'b1 |-> $past(counter_value, 1) == 8'hFF",
        "sva2": "@(posedge clk) disable iff (test_mode)         (test_mode == 0 && counter_overflow == 1'b1) |-> ($past(counter_value, 1) == 8'hFF)"
    },
    {
        "id": "2093",
        "sva1": "@(posedge clk_io) disable iff (!io_ready)     transmission_error == 1'b1 |->      $past(tx_data[7:0], 1) != $past(rx_data[7:0], 2)",
        "sva2": "@(posedge clk_io) disable iff (!io_ready)         (io_ready == 1 && transmission_error == 1) |-> ($past(tx_data[7:0], 1) != $past(rx_data[7:0], 2))"
    },
    {
        "id": "2114",
        "sva1": "@(posedge clock_main) disable iff (test_reset)     pipeline_flush == 1'b1 |-> ($past(branch_mispredict, 1) | $past(exception_occurred, 1))",
        "sva2": "@(posedge clock_main) disable iff (test_reset)         (test_reset == 0 && pipeline_flush == 1'b1) |-> ($past(branch_mispredict) == 1'b1 || $past(exception_occurred) == 1'b1)"
    },
    {
        "id": "2118",
        "sva1": "@(posedge clk_dma) disable iff (!dma_enable)     transfer_abort == 1'b1 |-> ($past(bus_error, 1) | $past(address_fault, 1))",
        "sva2": "@(posedge clk_dma) disable iff (!dma_enable)         (dma_enable == 1 && transfer_abort == 1) |-> ($past(bus_error) == 1 || $past(address_fault) == 1)"
    },
    {
        "id": "2127",
        "sva1": "@(posedge clk_radio) disable iff (!rf_enable)     carrier_detect_false |-> ($past(signal_strength[7:0], 1) < noise_floor)",
        "sva2": "@(posedge clk_radio) disable iff (!rf_enable)         (rf_enable == 1 && carrier_detect_false == 1) |-> ($past(signal_strength[7:0], 1) < noise_floor)"
    },
    {
        "id": "2142",
        "sva1": "@(posedge clk_flash) disable iff (!flash_ready)     sector_erase_timeout |-> ($past(erase_command, 1) && $past(busy_timeout, 100))",
        "sva2": "@(posedge clk_flash) disable iff (!flash_ready)         (flash_ready == 1 && sector_erase_timeout == 1) |->          ($past(erase_command, 1) == 1 && $past(busy_timeout, 100) == 1)"
    },
    {
        "id": "2223",
        "sva1": "@(posedge clk_dissolved_oxygen) disable iff (!oxygen_probe)     aquatic_oxygen_content == 1'b1 |-> ($past(oxygen_concentration[11:0], 1) < minimum_viable_level)",
        "sva2": "@(posedge clk_dissolved_oxygen) disable iff (!oxygen_probe)     aquatic_oxygen_content == 1'b1 |->      ($past(oxygen_concentration[11:0], 1) < minimum_viable_level)"
    },
    {
        "id": "2239",
        "sva1": "@(posedge clk) disable iff (validation_override)     functional_safety_monitor |-> ($past(safety_critical_path, 1) && $past(fault_injection_active, 1))",
        "sva2": "@(posedge clk) disable iff (validation_override)     functional_safety_monitor |-> ($past(safety_critical_path) && $past(fault_injection_active))"
    },
    {
        "id": "2335",
        "sva1": "@(posedge clk) disable iff (dft_mode)     design_for_testability |=> ($past(scan_insertion, 1) && $past(bist_controller, 1) && $past(jtag_interface, 1))",
        "sva2": "@(posedge clk) disable iff (dft_mode)     design_for_testability |=> ($past(scan_insertion, 1) && $past(bist_controller, 1) && $past(jtag_interface, 1))"
    },
    {
        "id": "2355",
        "sva1": "@(negedge clk_opentitan) disable iff (!opentitan_rst_n)     open_source_silicon_root_of_trust |=> $past(secure_boot & hardware_security_module & cryptographic_accelerator, 1)",
        "sva2": "@(negedge clk_opentitan) disable iff (!opentitan_rst_n)     open_source_silicon_root_of_trust |=>      ($past(secure_boot & hardware_security_module & cryptographic_accelerator, 1))"
    },
    {
        "id": "2378",
        "sva1": "@(posedge clk) disable iff (agile_development)     continuous_integration_testing == 1'b1 |->      ($past(regression_suite, 1) && $past(automated_testing, 1) && $past(version_control, 1))",
        "sva2": "@(posedge clk) disable iff (agile_development)         (agile_development == 0 && continuous_integration_testing == 1'b1) |->          ($past(regression_suite) == 1'b1 && $past(automated_testing) == 1'b1 && $past(version_control) == 1'b1)"
    },
    {
        "id": "2379",
        "sva1": "@(posedge clk) disable iff (advanced_node)     process_technology_scaling == 1'b1 |->         ($past(design_rule_compliance, 1) && $past(parasitic_extraction, 1) && $past(yield_optimization, 1))",
        "sva2": "@(posedge clk) disable iff (advanced_node)         (advanced_node == 0 && process_technology_scaling == 1) |->          ($past(design_rule_compliance) == 1 && $past(parasitic_extraction) == 1 && $past(yield_optimization) == 1)"
    },
    {
        "id": "2387",
        "sva1": "@(posedge clk_dma_ctrl) disable iff (!dma_rst_async_n)     direct_memory_access_transfer == 1'b1 |->      ($past(dma_src_addr[31:0], 1) && $past(dma_dst_addr[31:0], 1) && $past(transfer_length[15:0], 1))",
        "sva2": "@(posedge clk_dma_ctrl) disable iff (!dma_rst_async_n)         (dma_rst_async_n == 1 && direct_memory_access_transfer == 1) |->          ($past(dma_src_addr[31:0]) != 0 && $past(dma_dst_addr[31:0]) != 0 && $past(transfer_length[15:0]) != 0)"
    },
    {
        "id": "2519",
        "sva1": "@(negedge clk_ferroelectric) disable iff (!ferroelectric_enable)     ferroelectric_field_effect_transistor |->          $past(polarization_state[7:0] & coercive_voltage[11:0] & negative_capacitance, 1)",
        "sva2": "@(negedge clk_ferroelectric) disable iff (!ferroelectric_enable)     ferroelectric_field_effect_transistor |=>      ($past(polarization_state[7:0] & coercive_voltage[11:0] & negative_capacitance, 1))"
    },
    {
        "id": "2522",
        "sva1": "@(posedge clk_fluidic) disable iff (!fluidic_ready)     microfluidic_logic_processor |->          ($past(droplet_formation[7:0], 1) &&           $past(channel_geometry[11:0], 1) &&           $past(surface_tension[15:0], 1))",
        "sva2": "@(posedge clk_fluidic) disable iff (!fluidic_ready)     microfluidic_logic_processor |->          ($past(droplet_formation) != 8'b0) &&          ($past(channel_geometry) != 12'b0) &&          ($past(surface_tension) != 16'b0)"
    },
    {
        "id": "2506",
        "sva1": "@(posedge clk_thermoelectric) disable iff (!thermoelectric_ready)     thermoelectric_generator_interface == 1'b1 |->     ($past(seebeck_voltage[11:0], 1) != 0) &&     ($past(temperature_differential[7:0], 1) != 0) &&     ($past(internal_resistance[7:0], 1) != 0)",
        "sva2": "@(posedge clk_thermoelectric) disable iff (!thermoelectric_ready)         (thermoelectric_ready == 1 && thermoelectric_generator_interface == 1) |->          ($past(seebeck_voltage[11:0], 1) != 0) &&          ($past(temperature_differential[7:0], 1) != 0) &&          ($past(internal_resistance[7:0], 1) != 0)"
    },
    {
        "id": "2539",
        "sva1": "@(posedge clk_magnetostrictive) disable iff (!magnetostrictive_ready)     magnetostrictive_sensor_actuator == 1'b1 |->     ($past(magnetic_field_strength[11:0], 1) != 12'b0) &&     ($past(dimensional_change[7:0], 1) != 8'b0) &&     ($past(coupling_factor[15:0], 1) != 16'b0)",
        "sva2": "@(posedge clk_magnetostrictive) disable iff (!magnetostrictive_ready)         (magnetostrictive_ready == 1 && magnetostrictive_sensor_actuator == 1) |->          ($past(magnetic_field_strength[11:0]) != 0) &&          ($past(dimensional_change[7:0]) != 0) &&          ($past(coupling_factor[15:0]) != 0)"
    },
    {
        "id": "2621",
        "sva1": "@(posedge clk) disable iff (x_ray_crystallography)     single_crystal_diffractometer |=>          ($past(bragg_reflection_intensity[15:0], 1) &&           $past(unit_cell_parameters[31:0], 1) &&           $past(structure_factor[11:0], 1))",
        "sva2": "@(posedge clk) disable iff (x_ray_crystallography)         (x_ray_crystallography == 0 && single_crystal_diffractometer == 1) |->          ($past(bragg_reflection_intensity[15:0]) != 0) &&          ($past(unit_cell_parameters[31:0]) != 0) &&          ($past(structure_factor[11:0]) != 0)"
    },
    {
        "id": "2720",
        "sva1": "@(posedge clk_net_radiation) disable iff (!radiation_balance_rst_n)     net_radiation_measurement |->          ($past(incoming_longwave[15:0], 1) &&           $past(outgoing_longwave[11:0], 1) &&           $past(net_shortwave[7:0], 1))",
        "sva2": "@(posedge clk_net_radiation) disable iff (!radiation_balance_rst_n)         (radiation_balance_rst_n == 1 && net_radiation_measurement == 1) |->          ($past(incoming_longwave[15:0]) != 0 && $past(outgoing_longwave[11:0]) != 0 && $past(net_shortwave[7:0]) != 0)"
    },
    {
        "id": "2761",
        "sva1": "@(posedge clk_radiometric) disable iff (!radiometric_rst_n)         airborne_radiometric_survey |->              ($past(gamma_ray_spectrometry[31:0], 1) &&               $past(potassium_concentration[11:0], 1) &&               $past(uranium_thorium_ratio[15:0], 1))",
        "sva2": "@(posedge clk_radiometric) disable iff (!radiometric_rst_n)         (radiometric_rst_n == 1 && airborne_radiometric_survey == 1) |->          ($past(gamma_ray_spectrometry) != 32'b0) &&          ($past(potassium_concentration) != 12'b0) &&          ($past(uranium_thorium_ratio) != 16'b0)"
    },
    {
        "id": "3047",
        "sva1": "@(posedge clk)         security_breach == 1'b1 |-> !$past(access_granted) && $past(access_attempt)",
        "sva2": "@(posedge clk)         security_breach == 1'b1 |-> $past(access_granted) == 1'b0 && $past(access_attempt) == 1'b1"
    },
    {
        "id": "3069",
        "sva1": "@(posedge clk)         thermal_shutdown == 1'b1 |-> ($past(temperature_sensor) > critical_temp) || ($past(cooling_failed))",
        "sva2": "@(posedge clk)         thermal_shutdown == 1'b1 |-> ($past(temperature_sensor) > critical_temp) || ($past(cooling_failed) == 1'b1)"
    },
    {
        "id": "2985",
        "sva1": "@(posedge clk) disable iff (robotic_surgery)     robotic_surgical_system == 1'b1 |->          ($past(haptic_feedback[15:0], 1) &&           $past(tremor_filtering[11:0], 1) &&           $past(motion_scaling[7:0], 1))",
        "sva2": "@(posedge clk) disable iff (robotic_surgery)         (robotic_surgical_system == 1'b1 && robotic_surgery == 0) |->          ($past(haptic_feedback[15:0]) != 0) &&          ($past(tremor_filtering[11:0]) != 0) &&          ($past(motion_scaling[7:0]) != 0)"
    },
    {
        "id": "3074",
        "sva1": "@(negedge clk_i2c) disable iff (!i2c_enable)     bus_collision == 1'b1 |-> $past(sda_drive) && $past(scl_drive) && !$past(bus_free)",
        "sva2": "@(negedge clk_i2c) disable iff (!i2c_enable)     bus_collision == 1'b1 |->      $past(sda_drive & scl_drive & !bus_free, 1)"
    },
    {
        "id": "3078",
        "sva1": "@(negedge clk_crypto) disable iff (!crypto_enable)     key_expired |-> $past(key_age_counter) >= max_key_age",
        "sva2": "@(negedge clk_crypto) disable iff (!crypto_enable)         (crypto_enable == 1 && key_expired == 1) |-> ($past(key_age_counter) >= max_key_age)"
    },
    {
        "id": "3096",
        "sva1": "@(negedge clk_flash) disable iff (!flash_ready)     erase_failure |-> $past(erase_command) && !$past(erase_complete, 1000)",
        "sva2": "@(negedge clk_flash) disable iff (flash_ready == 0)         (flash_ready == 1 && erase_failure == 1) |-> ($past(erase_command) == 1 && !$past(erase_complete, 1000))"
    },
    {
        "id": "3102",
        "sva1": "@(posedge clk) disable iff (!reset_n)     lock_acquired == 1'b1 |-> $past(lock_request, 3) && !$past(lock_busy)",
        "sva2": "@(posedge clk) disable iff (!reset_n)         (reset_n == 1 && lock_acquired == 1) |-> ($past(lock_request, 3) == 1 && $past(lock_busy, 1) == 0)"
    },
    {
        "id": "3108",
        "sva1": "@(negedge clk_audio) disable iff (!audio_power)     underrun_condition |-> ($past(fifo_level) < min_threshold) && $past(playback_active)",
        "sva2": "@(negedge clk_audio) disable iff (!audio_power)     underrun_condition |-> ($past(fifo_level) < min_threshold) && $past(playback_active)"
    },
    {
        "id": "3133",
        "sva1": "@(posedge clk_crypto) disable iff (crypto_bypass)     key_schedule_error |-> $past(key_expansion) && ($past(round_key) == 0)",
        "sva2": "@(posedge clk_crypto) disable iff (crypto_bypass)         (crypto_bypass == 0 && key_schedule_error == 1) |-> ($past(key_expansion) == 1 && $past(round_key) == 0)"
    },
    {
        "id": "3141",
        "sva1": "@(posedge clk) disable iff (scan_test_mode)     pipeline_bubble_detected == 1'b1 |->      ($past(instruction_valid) && !$past(data_hazard_resolved) && stall_condition)",
        "sva2": "@(posedge clk) disable iff (scan_test_mode)         (scan_test_mode == 0 && pipeline_bubble_detected == 1'b1) |->          ($past(instruction_valid) == 1'b1 && $past(data_hazard_resolved) == 1'b0 && stall_condition == 1'b1)"
    },
    {
        "id": "3145",
        "sva1": "@(posedge clk) disable iff (test_harness_active)     race_condition_detected == 1'b1 |->      $past(signal_a_change) && $past(signal_b_change) && !$past(arbitration_done)",
        "sva2": "@(posedge clk) disable iff (test_harness_active)     race_condition_detected == 1'b1 |->      ($past(signal_a_change) && $past(signal_b_change)) && !$past(arbitration_done)"
    },
    {
        "id": "3144",
        "sva1": "@(posedge clk) disable iff (!rst_n)     load_balancer_switch == 1'b1 |->      ($past(server_load[7:0]) > threshold_high) && $past(alternate_server_ready)",
        "sva2": "@(posedge clk) disable iff (!rst_n)         (rst_n == 1 && load_balancer_switch == 1) |->          ($past(server_load[7:0]) > threshold_high) && ($past(alternate_server_ready) == 1)"
    },
    {
        "id": "3153",
        "sva1": "@(posedge clk) disable iff (burn_in_test)     electromigration_warning |-> ($past(current_density) > em_threshold) && ($past(operating_hours) > reliability_limit)",
        "sva2": "@(posedge clk) disable iff (burn_in_test)         (burn_in_test == 0 && electromigration_warning == 1) |->          ($past(current_density) > em_threshold) && ($past(operating_hours) > reliability_limit)"
    },
    {
        "id": "3168",
        "sva1": "@(posedge clk_mesh) disable iff (mesh_shutdown)     node_isolation == 1'b1 |-> !$past(neighbor_alive[3:0]) && $past(heartbeat_timeout)",
        "sva2": "@(posedge clk_mesh) disable iff (mesh_shutdown)         (mesh_shutdown == 0 && node_isolation == 1) |->          ($past(neighbor_alive[3:0]) == 0 && $past(heartbeat_timeout) == 1)"
    },
    {
        "id": "3237",
        "sva1": "@(posedge clk) disable iff (reliability_test)     single_event_upset_detected == 1'b1 |->          $past(cosmic_ray_strike) && ($past(flip_flop_state) != $past(expected_state))",
        "sva2": "@(posedge clk) disable iff (reliability_test)         (reliability_test == 0 && single_event_upset_detected == 1) |->          ($past(cosmic_ray_strike) == 1 && $past(flip_flop_state) != $past(expected_state))"
    },
    {
        "id": "3255",
        "sva1": "@(negedge clk_exhaust) disable iff (emissions_test_mode)     catalytic_converter_efficiency |->      ($past(upstream_oxygen) != $past(downstream_oxygen)) && $past(converter_temperature_optimal)",
        "sva2": "@(negedge clk_exhaust) disable iff (emissions_test_mode)         (emissions_test_mode == 0 && catalytic_converter_efficiency == 1) |->          ($past(upstream_oxygen) != $past(downstream_oxygen) && $past(converter_temperature_optimal) == 1)"
    },
    {
        "id": "3276",
        "sva1": "@(posedge clk) disable iff (dealer_mode)     fuel_pump_prime_sequence == 1'b1 |->      $past(ignition_key_on) &&      !$past(fuel_pressure_buildup, 15) &&      $past(pump_motor_energized)",
        "sva2": "@(posedge clk) disable iff (dealer_mode)         (dealer_mode == 0 && fuel_pump_prime_sequence == 1'b1) |->          ($past(ignition_key_on) == 1'b1 && !$past(fuel_pressure_buildup, 15) && $past(pump_motor_energized) == 1'b1)"
    },
    {
        "id": "3295",
        "sva1": "@(posedge clk_adblue) disable iff (!adblue_system_ready)     selective_catalytic_reduction |->          ($past(nox_concentration) > emission_limit) && ($past(urea_injection_rate) == 0)",
        "sva2": "@(posedge clk_adblue) disable iff (!adblue_system_ready)         (adblue_system_ready == 1 && selective_catalytic_reduction == 1) |->          ($past(nox_concentration) > emission_limit) &&          ($past(urea_injection_rate) == 0)"
    },
    {
        "id": "3318",
        "sva1": "@(posedge clk) disable iff (research_reactor_mode)     criticality_safety_margin |-> ($past(reactivity_insertion_rate) > max_safe_rate) && !$past(negative_reactivity_applied)",
        "sva2": "@(posedge clk) disable iff (research_reactor_mode)         (research_reactor_mode == 0 && criticality_safety_margin == 1) |->          ($past(reactivity_insertion_rate) > max_safe_rate) &&          ($past(negative_reactivity_applied) == 0)"
    },
    {
        "id": "3328",
        "sva1": "@(negedge clk_meteorological) disable iff (weather_monitoring_unavailable)     atmospheric_dispersion_modeling |->      $past(radioactive_release_in_progress) && ($past(wind_direction_stability) == unfavorable_conditions)",
        "sva2": "@(negedge clk_meteorological) disable iff (weather_monitoring_unavailable)         (weather_monitoring_unavailable == 0 && atmospheric_dispersion_modeling == 1) |->          ($past(radioactive_release_in_progress) == 1 && $past(wind_direction_stability) == unfavorable_conditions)"
    },
    {
        "id": "3329",
        "sva1": "@(posedge clk_waste_handling) disable iff (!waste_system_operational)     radioactive_waste_containment |->          $past(container_seal_integrity) && ($past(radiation_leakage) > acceptable_background)",
        "sva2": "@(posedge clk_waste_handling) disable iff (!waste_system_operational)         (waste_system_operational == 1 && radioactive_waste_containment == 1) |->          ($past(container_seal_integrity) == 1 && $past(radiation_leakage) > acceptable_background)"
    },
    {
        "id": "3340",
        "sva1": "disable iff (steam_dump_unavailable)     @(negedge clk_steam_dump)         plant_cooldown_rate |-> ($past(cooldown_rate) > max_cooldown_rate) && $past(primary_to_secondary_heat_transfer)",
        "sva2": "@(negedge clk_steam_dump) disable iff (steam_dump_unavailable)         (steam_dump_unavailable == 0 && plant_cooldown_rate == 1) |->          ($past(cooldown_rate) > max_cooldown_rate && $past(primary_to_secondary_heat_transfer) == 1)"
    },
    {
        "id": "3361",
        "sva1": "@(posedge clk_control_room) disable iff (!habitability_system_functional)     operator_dose_protection |-> ($past(control_room_radiation_level) > habitability_limit) &&                                  !$past(isolation_mode_activated, 3)",
        "sva2": "@(posedge clk_control_room) disable iff (!habitability_system_functional)         (habitability_system_functional == 1 && operator_dose_protection == 1) |->          ($past(control_room_radiation_level) > habitability_limit) &&          ($past(isolation_mode_activated, 3) == 0)"
    },
    {
        "id": "3365",
        "sva1": "@(posedge clk_satellite) disable iff (satellite_eclipse)     solar_panel_orientation == 1'b1 |->      ($past(sun_angle_azimuth) != $past(panel_azimuth_angle)) && $past(power_generation_suboptimal)",
        "sva2": "@(posedge clk_satellite) disable iff (satellite_eclipse)         (satellite_eclipse == 0 && solar_panel_orientation == 1) |->          ($past(sun_angle_azimuth) != $past(panel_azimuth_angle) && $past(power_generation_suboptimal) == 1)"
    },
    {
        "id": "3421",
        "sva1": "@(negedge clk_targeting_pod) disable iff (targeting_system_fault)     laser_designation_accuracy |-> ($past(target_coordinates_updated) && ($past(laser_spot_tracker_error) > designation_tolerance))",
        "sva2": "@(negedge clk_targeting_pod) disable iff (targeting_system_fault)         (targeting_system_fault == 0 && laser_designation_accuracy == 1) |->          ($past(target_coordinates_updated) == 1 && $past(laser_spot_tracker_error) > designation_tolerance)"
    },
    {
        "id": "3428",
        "sva1": "@(posedge clk_submarine) disable iff (surface_mode)     periscope_depth_control == 1'b1 |->      ($past(hull_pressure_differential) > crush_depth_warning) &&     (!$past(ballast_tank_blow_initiated, 7))",
        "sva2": "@(posedge clk_submarine) disable iff (surface_mode)         (surface_mode == 0 && periscope_depth_control == 1) |->          ($past(hull_pressure_differential) > crush_depth_warning) &&          ($past(ballast_tank_blow_initiated, 7) == 0)"
    },
    {
        "id": "3431",
        "sva1": "@(negedge clk_night_vision) disable iff (daylight_operations)     low_light_imaging_system == 1'b1 |->     ($past(ambient_light_level) < night_vision_threshold) &&     ($past(image_intensifier_gain) == minimum_gain)",
        "sva2": "@(negedge clk_night_vision) disable iff (daylight_operations)         (daylight_operations == 0 && low_light_imaging_system == 1) |->          ($past(ambient_light_level) < night_vision_threshold) &&          ($past(image_intensifier_gain) == minimum_gain)"
    },
    {
        "id": "3516",
        "sva1": "@(negedge clk_stockpile) disable iff (material_handling_system_offline)     ore_stockpile_management |->      ($past(conveyor_belt_load_sensor) > belt_capacity_limit) &&      (!$past(material_flow_diversion_activated, 6))",
        "sva2": "@(negedge clk_stockpile) disable iff (material_handling_system_offline)     ore_stockpile_management |->          ($past(conveyor_belt_load_sensor) > belt_capacity_limit) &&         ($past(material_flow_diversion_activated, 6) == 0)"
    },
    {
        "id": "3538",
        "sva1": "@(negedge clk_continuous_miner) disable iff (cutting_head_inspection_overdue)     underground_coal_extraction == 1'b1 |->     ($past(cutting_head_vibration_level) > acceptable_vibration_threshold) &&     (!$past(cutting_operation_suspended, 5))",
        "sva2": "@(negedge clk_continuous_miner) disable iff (cutting_head_inspection_overdue)         (underground_coal_extraction == 1'b1 && cutting_head_inspection_overdue == 1'b0) |->          ($past(cutting_head_vibration_level) > acceptable_vibration_threshold) &&          ($past(cutting_operation_suspended, 5) == 1'b0)"
    },
    {
        "id": "3552",
        "sva1": "@(negedge clk_seawater_pump) disable iff (pump_cavitation_alarm)     cooling_water_intake_system == 1'b1 |->      ($past(pump_suction_pressure) < net_positive_suction_head_required) &&      $past(pump_motor_overload_detected)",
        "sva2": "@(negedge clk_seawater_pump) disable iff (pump_cavitation_alarm)         (pump_cavitation_alarm == 0 && cooling_water_intake_system == 1) |->          ($past(pump_suction_pressure) < net_positive_suction_head_required) &&          ($past(pump_motor_overload_detected) == 1)"
    },
    {
        "id": "3592",
        "sva1": "@(posedge clk) disable iff (!pest_monitoring_system_active)     integrated_pest_management |->          $past(insect_trap_count_threshold_exceeded) &&          ($past(biological_control_agent_release) == release_not_authorized)",
        "sva2": "@(posedge clk) disable iff (!pest_monitoring_system_active)         (pest_monitoring_system_active == 1 && integrated_pest_management == 1) |->          ($past(insect_trap_count_threshold_exceeded) == 1 &&           $past(biological_control_agent_release) == release_not_authorized)"
    },
    {
        "id": "3612",
        "sva1": "@(posedge clk_seed_planter) disable iff (!field_preparation_complete)     precision_seeding_depth_control == 1'b1 |->          ($past(soil_compaction_measurement) > optimal_seeding_conditions) &&          ($past(planting_depth_adjustment) == no_depth_modification)",
        "sva2": "@(posedge clk_seed_planter) disable iff (!field_preparation_complete)         (field_preparation_complete == 1 && precision_seeding_depth_control == 1) |->          ($past(soil_compaction_measurement) > optimal_seeding_conditions) &&          ($past(planting_depth_adjustment) == no_depth_modification)"
    },
    {
        "id": "3603",
        "sva1": "@(negedge clk_dredging) disable iff (environmental_dredging_permit_suspended)     harbor_depth_maintenance == 1'b1 |->      ($past(sediment_contamination_level) > environmental_disposal_threshold) &&     ($past(contaminated_material_isolation_procedure_initiated, 9) == 1'b0)",
        "sva2": "@(negedge clk_dredging) disable iff (environmental_dredging_permit_suspended)         (environmental_dredging_permit_suspended == 0 && harbor_depth_maintenance == 1'b1) |->          ($past(sediment_contamination_level) > environmental_disposal_threshold) &&          ($past(contaminated_material_isolation_procedure_initiated, 9) == 0)"
    },
    {
        "id": "3613",
        "sva1": "@(posedge clk)     disable iff (maritime_security_alert_level_elevated)     port_facility_access_control == 1'b1 |->          $past(unauthorized_vessel_approach_detected) &&          ($past(security_response_protocol_activation) != threat_assessment_completed)",
        "sva2": "@(posedge clk) disable iff (maritime_security_alert_level_elevated)         (maritime_security_alert_level_elevated == 0 && port_facility_access_control == 1) |->          ($past(unauthorized_vessel_approach_detected) == 1 && $past(security_response_protocol_activation) != threat_assessment_completed)"
    },
    {
        "id": "3646",
        "sva1": "@(negedge clk_mushroom_house) disable iff (controlled_atmosphere_cultivation_system_fault)     mushroom_production_environmental_control == 1'b1 |->     ($past(carbon_dioxide_concentration) != mushroom_growth_optimization_level) &&     ($past(humidity_control_system_response) == setpoint_deviation_excessive)",
        "sva2": "@(negedge clk_mushroom_house) disable iff (controlled_atmosphere_cultivation_system_fault)     mushroom_production_environmental_control == 1'b1 |->      ($past(carbon_dioxide_concentration) != mushroom_growth_optimization_level) &&     ($past(humidity_control_system_response) == setpoint_deviation_excessive)"
    },
    {
        "id": "3621",
        "sva1": "@(posedge clk) disable iff (farm_to_market_traceability_system_offline)     food_safety_cold_chain_monitoring == 1'b1 |->     $past(refrigerated_transport_temperature_log) &&      ($past(temperature_excursion_duration) > food_safety_tolerance_time)",
        "sva2": "@(posedge clk) disable iff (farm_to_market_traceability_system_offline)         (farm_to_market_traceability_system_offline == 0 && food_safety_cold_chain_monitoring == 1) |->          ($past(refrigerated_transport_temperature_log) == 1 && $past(temperature_excursion_duration) > food_safety_tolerance_time)"
    },
    {
        "id": "3663",
        "sva1": "@(posedge clk_agricultural_weather) disable iff (!climate_change_adaptation_strategy_implementation)     extreme_weather_event_preparedness |->          $past(weather_pattern_anomaly_detection) &&          ($past(crop_resilience_measure_effectiveness) < climate_risk_mitigation_adequacy)",
        "sva2": "@(posedge clk_agricultural_weather) disable iff (!climate_change_adaptation_strategy_implementation)         (climate_change_adaptation_strategy_implementation == 1 && extreme_weather_event_preparedness == 1) |->          ($past(weather_pattern_anomaly_detection) == 1 && $past(crop_resilience_measure_effectiveness) < climate_risk_mitigation_adequacy)"
    },
    {
        "id": "3683",
        "sva1": "@(posedge clk_textile_export) disable iff (!international_shipping_logistics_coordination)     global_supply_chain_optimization == 1'b1 |->      $past(delivery_schedule_reliability_performance) &&      ($past(transportation_cost_efficiency) < profit_margin_sustainability_requirement)",
        "sva2": "@(posedge clk_textile_export) disable iff (!international_shipping_logistics_coordination)         (international_shipping_logistics_coordination == 1 && global_supply_chain_optimization == 1) |->          ($past(delivery_schedule_reliability_performance) == 1 &&           $past(transportation_cost_efficiency) < profit_margin_sustainability_requirement)"
    },
    {
        "id": "3771",
        "sva1": "@(negedge clk_plumbing_system) disable iff (!water_supply_connection_authorized)     plumbing_pressure_test_protocol |->          ($past(pipe_joint_integrity_inspection_completion) &&           $past(water_pressure_test_duration_adequate)) &&          ($past(leak_detection_sensitivity) == detection_threshold_insufficient)",
        "sva2": "@(negedge clk_plumbing_system) disable iff (!water_supply_connection_authorized)         (water_supply_connection_authorized == 1 && plumbing_pressure_test_protocol == 1) |->          ($past(pipe_joint_integrity_inspection_completion) == 1) &&          ($past(water_pressure_test_duration_adequate) == 1) &&          ($past(leak_detection_sensitivity) == detection_threshold_insufficient)"
    },
    {
        "id": "3751",
        "sva1": "@(posedge clk)     disable iff (climate_change_tourism_adaptation_strategy_development)     climate_resilient_tourism_planning == 1'b1 |->     ($past(climate_impact_vulnerability_assessment) &       $past(adaptation_measure_implementation_readiness)) &&     ($past(climate_resilience_tourism_infrastructure_development) ==       climate_change_mitigation_tourism_sector_contribution_insufficient)",
        "sva2": "@(posedge clk) disable iff (climate_change_tourism_adaptation_strategy_development)         (climate_resilient_tourism_planning == 1'b1 && climate_change_tourism_adaptation_strategy_development == 1'b0) |->          ($past(climate_impact_vulnerability_assessment) == 1'b1 &&           $past(climate_resilience_tourism_infrastructure_development) == climate_change_mitigation_tourism_sector_contribution_insufficient)"
    },
    {
        "id": "3821",
        "sva1": "@(negedge clk_content_streaming) disable iff (bandwidth_optimization_algorithm_disabled)     game_asset_streaming == 1'b1 |->      ($past(asset_loading_priority_queue_management) && $past(memory_usage_optimization_strategy)) &&      ($past(streaming_performance_efficiency) != seamless_gameplay_experience_maintenance)",
        "sva2": "@(negedge clk_content_streaming) disable iff (bandwidth_optimization_algorithm_disabled)         (bandwidth_optimization_algorithm_disabled == 0 && game_asset_streaming == 1) |->          ($past(asset_loading_priority_queue_management) == 1 &&           $past(memory_usage_optimization_strategy) == 1 &&           $past(streaming_performance_efficiency) != seamless_gameplay_experience_maintenance)"
    },
    {
        "id": "3863",
        "sva1": "@(posedge clk_neutron_source) disable iff (neutron_flux_monitoring_system_fault)     neutron_scattering_experiment |->      ($past(neutron_beam_collimation_accuracy) && $past(sample_positioning_precision)) &&      ($past(scattering_pattern_resolution) < experimental_data_quality_requirement)",
        "sva2": "@(posedge clk_neutron_source) disable iff (neutron_flux_monitoring_system_fault)         (neutron_flux_monitoring_system_fault == 0 && neutron_scattering_experiment == 1) |->          ($past(neutron_beam_collimation_accuracy) == 1 &&           $past(sample_positioning_precision) == 1 &&           $past(scattering_pattern_resolution) < experimental_data_quality_requirement)"
    },
    {
        "id": "3883",
        "sva1": "@(negedge clk_particle_accelerator) disable iff (!beam_injection_system_ready)     high_energy_particle_collision == 1'b1 |->     ($past(beam_energy_ramping_profile) && $past(magnetic_field_synchronization)) &&     ($past(collision_luminosity_achievement) < target_interaction_rate)",
        "sva2": "@(negedge clk_particle_accelerator) disable iff (!beam_injection_system_ready)         (beam_injection_system_ready == 1 && high_energy_particle_collision == 1) |->          ($past(beam_energy_ramping_profile) == 1 && $past(magnetic_field_synchronization) == 1) &&          ($past(collision_luminosity_achievement) < target_interaction_rate)"
    },
    {
        "id": "3892",
        "sva1": "@(negedge clk_nuclear_magnetic_resonance) disable iff (!magnetic_field_homogeneity_shimming_optimized)     high_field_nmr_spectroscopy |->      ($past(magnetic_field_uniformity_measurement) && $past(rf_pulse_sequence_calibration_accuracy)) &&      ($past(spectral_resolution_enhancement) == molecular_structure_analysis_precision_inadequacy)",
        "sva2": "@(negedge clk_nuclear_magnetic_resonance) disable iff (!magnetic_field_homogeneity_shimming_optimized)     high_field_nmr_spectroscopy |->          ($past(magnetic_field_uniformity_measurement) &&           $past(rf_pulse_sequence_calibration_accuracy)) &&         ($past(spectral_resolution_enhancement) == molecular_structure_analysis_precision_inadequacy)"
    },
    {
        "id": "3893",
        "sva1": "@(posedge clk_superconducting_magnet) disable iff (quench_protection_system_armed)     high_field_magnet_operation == 1'b1 |->     ($past(superconducting_wire_current_density, 1) > critical_current_threshold) &&     ($past(magnet_quench_detection_response, 2) == 1'b0)",
        "sva2": "@(posedge clk_superconducting_magnet) disable iff (quench_protection_system_armed)         (quench_protection_system_armed == 0 && high_field_magnet_operation == 1'b1) |->          ($past(superconducting_wire_current_density, 1) > critical_current_threshold) &&          ($past(magnet_quench_detection_response, 2) == 0)"
    },
    {
        "id": "3969",
        "sva1": "@(negedge clk_communication) disable iff (deep_space_network_antenna_maintenance)     interplanetary_communication == 1'b1 |->      ($past(signal_transmission_power_optimization) &&       $past(data_compression_efficiency_maximization)) &&     ($past(communication_link_reliability) < mission_critical_data_transmission_requirement)",
        "sva2": "@(negedge clk_communication) disable iff (deep_space_network_antenna_maintenance)         (deep_space_network_antenna_maintenance == 0 && interplanetary_communication == 1) |->          ($past(signal_transmission_power_optimization) == 1 &&           $past(data_compression_efficiency_maximization) == 1 &&           ($past(communication_link_reliability) < mission_critical_data_transmission_requirement))"
    },
    {
        "id": "304_3_0007",
        "sva1": "@(posedge clk_int)         (irq_high || irq_low) && !int_mask |-> ##1 int_ack",
        "sva2": "@(posedge clk_int)     (irq_high || irq_low) && !int_mask |-> ##1 int_ack"
    },
    {
        "id": "3992",
        "sva1": "@(posedge clk_cardiac_pacemaker) disable iff (!heart_rhythm_sensing_reliability_verified)     cardiac_rhythm_management |->      $past(intrinsic_heart_rate_detection_sensitivity) &&      ($past(pacing_threshold_adjustment_accuracy) < cardiac_stimulation_safety_margin)",
        "sva2": "@(posedge clk_cardiac_pacemaker) disable iff (!heart_rhythm_sensing_reliability_verified)         (heart_rhythm_sensing_reliability_verified == 1 && cardiac_rhythm_management == 1) |->          ($past(intrinsic_heart_rate_detection_sensitivity) == 1 &&           $past(pacing_threshold_adjustment_accuracy) < cardiac_stimulation_safety_margin)"
    },
    {
        "id": "4051",
        "sva1": "@(posedge clk_wearable_health) disable iff (sensor_data_quality_degradation_detected)     continuous_health_monitoring == 1'b1 |->      $past(physiological_parameter_measurement_accuracy) &&      ($past(health_trend_analysis_predictive_capability) < preventive_healthcare_intervention_timing_optimization)",
        "sva2": "@(posedge clk_wearable_health) disable iff (sensor_data_quality_degradation_detected)     continuous_health_monitoring == 1'b1 |->      ($past(physiological_parameter_measurement_accuracy) &&       ($past(health_trend_analysis_predictive_capability) < preventive_healthcare_intervention_timing_optimization))"
    },
    {
        "id": "310_7_0093",
        "sva1": "@(posedge clk_sys)     async_rst_n == 0 |-> $stable(sync_rst_n)",
        "sva2": "@(posedge clk_sys)         async_rst_n == 0 |-> $stable(sync_rst_n)"
    },
    {
        "id": "3995",
        "sva1": "@(negedge clk_time_dilation_compensation) disable iff (relativistic_effects_calculation_uncertainty_excessive)     near_light_speed_travel == 1'b1 |->     ($past(relativistic_propulsion_system_performance_validation) &&       $past(time_synchronization_protocol_effectiveness)) &&     ($past(interstellar_travel_time_optimization) != relativistic_space_travel_feasibility_demonstration_objective_fulfillment_confirmation)",
        "sva2": "@(negedge clk_time_dilation_compensation) disable iff (relativistic_effects_calculation_uncertainty_excessive)         (relativistic_effects_calculation_uncertainty_excessive == 0 && near_light_speed_travel == 1) |->          ($past(relativistic_propulsion_system_performance_validation) == 1 &&           $past(time_synchronization_protocol_effectiveness) == 1 &&           $past(interstellar_travel_time_optimization) != relativistic_space_travel_feasibility_demonstration_objective_fulfillment_confirmation)"
    },
    {
        "id": "327_3_0207",
        "sva1": "@(posedge clk_int)         (int_pending && (global_en || local_en)) |-> int_effective",
        "sva2": "@(posedge clk_int)         (int_pending == 1 && (global_en == 1 || local_en == 1)) |-> int_effective == 1"
    },
    {
        "id": "335_7_0285",
        "sva1": "@(posedge clk_signal)     $stable(bus_request ^ bus_grant) |-> $stable(bus_ack)",
        "sva2": "@(posedge clk_signal)         $stable(bus_request ^ bus_grant) |-> $stable(bus_ack)"
    },
    {
        "id": "336_2_0299",
        "sva1": "@(posedge clk_sys)     (boot_sel[0] && !(direct_boot || secure_boot)) |=> $fell(boot_sel[0])",
        "sva2": "@(posedge clk_sys)         (boot_sel[0] == 1 && direct_boot == 0 && secure_boot == 0) |-> ##1 (boot_sel[0] == 0 && $past(boot_sel[0]) == 1)"
    },
    {
        "id": "353_10_0421",
        "sva1": "@(posedge clk_ddr) !(cal_done ^ cal_valid)",
        "sva2": "@(posedge clk_ddr)         1 |-> (cal_done == cal_valid)"
    },
    {
        "id": "349_7_0397",
        "sva1": "@(posedge clk)         (trigger_A && trigger_B && threshold_exceed) |-> ##1 ack_received",
        "sva2": "@(posedge clk)         (trigger_A == 1 && trigger_B == 1 && threshold_exceed == 1) |-> ##1 (ack_received == 1)"
    },
    {
        "id": "361_1_0485",
        "sva1": "@(posedge clk_crc)     data_valid == 1'b1 |-> ((crc_result ^ golden_crc) == 0)",
        "sva2": "@(posedge clk_crc)         data_valid == 1'b1 |-> (crc_result ^ golden_crc) == 0"
    },
    {
        "id": "362_9_0509",
        "sva1": "@(posedge clk_sys)     (parity_err && timeout_err) |-> global_err_int",
        "sva2": "@(posedge clk_sys)         (parity_err == 1 && timeout_err == 1) |-> (global_err_int == 1)"
    },
    {
        "id": "368_8_0556",
        "sva1": "@(posedge clk_sys)     (gpio_wakeup || rtc_wakeup || comm_wakeup) |-> ##[1:3] system_wakeup",
        "sva2": "@(posedge clk_sys)         (gpio_wakeup == 1 || rtc_wakeup == 1 || comm_wakeup == 1) |-> ##[1:3] system_wakeup == 1"
    },
    {
        "id": "370_1_0572",
        "sva1": "@(posedge clk_signal)     $rose(even_parity) |-> (odd_parity != even_parity)",
        "sva2": "@(posedge clk_signal)         $rose(even_parity) |-> (odd_parity != even_parity)"
    },
    {
        "id": "379_4_0673",
        "sva1": "@(posedge clk)         !rst_n || !scramble_en || (raw_data ^ scrambler_out == poly)",
        "sva2": "@(posedge clk)         (rst_n == 1 && scramble_en == 1) |-> (raw_data ^ scrambler_out) == poly"
    },
    {
        "id": "379_6_0662",
        "sva1": "@(posedge clk)     scramble_en == 1'b1 |->          ((raw_data ^ scrambler_out == poly) and         (##1 scramble_en |-> (raw_data ^ scrambler_out == poly)))",
        "sva2": "@(posedge clk)         scramble_en == 1'b1 |-> (raw_data ^ scrambler_out) == poly"
    },
    {
        "id": "380_3_0688",
        "sva1": "@(posedge clk_signal)     !wdt_expire |=> (wdt_timeout || $past(!wdt_expire))",
        "sva2": "@(posedge clk_signal)     !wdt_expire |-> ##1 (wdt_timeout || $past(!wdt_expire))"
    },
    {
        "id": "384_1_0691",
        "sva1": "@(posedge clk_signal)         $rose(cfg_lock) |-> !reg_write",
        "sva2": "@(posedge clk_signal)         $rose(cfg_lock) |-> reg_write == 0"
    },
    {
        "id": "385_7_0712",
        "sva1": "@(posedge sys_clk)         ((bus_request ^ bus_grant) && !$stable(bus_grant)) |-> bus_ack",
        "sva2": "@(posedge sys_clk)         (bus_request ^ bus_grant) && !$stable(bus_grant) |-> bus_ack == 1"
    },
    {
        "id": "385_8_0717",
        "sva1": "@(negedge bus_clk)     $past(bus_request ^ bus_grant, 1) |-> bus_ack",
        "sva2": "@(negedge bus_clk)         $past(bus_request ^ bus_grant) |-> bus_ack == 1"
    },
    {
        "id": "393_4_0764",
        "sva1": "@(posedge clk_main)         $rose(secure_region) |-> !untrusted_access",
        "sva2": "@(posedge clk_main)         $rose(secure_region) |-> untrusted_access == 0"
    },
    {
        "id": "394_1_0762",
        "sva1": "@(posedge clk_sys)     (core_1_result ^ core_2_result) == 0",
        "sva2": "@(posedge clk_sys)         1 |-> (core_1_result == core_2_result)"
    },
    {
        "id": "394_6_0784",
        "sva1": "@(posedge clk_sys)         $changed(core_1_result) |-> !$changed(core_2_result)",
        "sva2": "@(posedge clk_sys)         $changed(core_1_result) |-> !$changed(core_2_result)"
    },
    {
        "id": "399_6_0841",
        "sva1": "@(posedge clk_signal)         (trigger_A && trigger_B && threshold_exceed) |-> ##2 response_signal",
        "sva2": "@(posedge clk_signal)     (trigger_A && trigger_B && threshold_exceed) |=> ##2 response_signal"
    },
    {
        "id": "401_3_0848",
        "sva1": "@(posedge clk_signal)         mode_sel == 2'b10 |-> (debug_mode && !normal_mode && !test_mode)",
        "sva2": "@(posedge clk_signal)         mode_sel == 2'b10 |-> debug_mode == 1 && normal_mode == 0 && test_mode == 0"
    },
    {
        "id": "428_8_1047",
        "sva1": "@(posedge clk)         (bus_transfer_active && !bus_transfer_done) |-> (transfer_count[5:0] != 6'b0)",
        "sva2": "@(posedge clk)         (bus_transfer_active == 1 && bus_transfer_done == 0) |-> (transfer_count[5:0] != 6'b0)"
    },
    {
        "id": "436_5_1106",
        "sva1": "@(posedge clk_core)     !aes_round_en_i |=> aes_round_cnt_o == $past(aes_round_cnt_o)",
        "sva2": "@(posedge clk_core)         aes_round_en_i == 0 |-> ##1 aes_round_cnt_o == $past(aes_round_cnt_o)"
    },
    {
        "id": "479_2_1473",
        "sva1": "@(posedge clk_signal)     $stable(pn_sequence) |-> ##[100:500] $rose(decoder_lock)",
        "sva2": "@(posedge clk_signal)         $stable(pn_sequence) |-> ##[100:500] $rose(decoder_lock)"
    },
    {
        "id": "483_5_1494",
        "sva1": "@(posedge clk_sys)     $fell(stream_reserve) |->      ##1 (!buffer_overflow throughout          (##[1:5] $stable(qos_class)          ##[100:200] $rose(timesync_ready)          ##1 $fell(stream_active)))",
        "sva2": "@(posedge clk_sys)     $fell(stream_reserve) |->      ##1 (!buffer_overflow throughout (         ##[1:5] $stable(qos_class) ##[100:200] $rose(timesync_ready)     )) ##1 $fell(stream_active)"
    },
    {
        "id": "502_6_0078",
        "sva1": "@(posedge ddr_clk)     $rose(ddr_cmd) |->      ##2 (cas_n ##[2:8] ras_n ##1 cas_n ##[2:8] ras_n ##1 cas_n ##[2:8] ras_n ##1 cas_n ##[2:8] ras_n) ##2 burst_term",
        "sva2": "@(posedge ddr_clk)    $rose(ddr_cmd) |-> ##2 (        (cas_n ##[2:8] ras_n)[*4] ##2 burst_term    )"
    },
    {
        "id": "503_2_0016",
        "sva1": "@(posedge clk)     header_valid == 1'b1 |-> ##[1:2] data_valid",
        "sva2": "@(posedge clk)         header_valid == 1'b1 |-> ##[1:2] data_valid == 1'b1"
    },
    {
        "id": "515_8_0116",
        "sva1": "@(posedge clk_signal)     (fir_enable ##2 (coeff_load ##[1:3] mac_cycle)[*16]) |-> ##1 result_valid",
        "sva2": "@(posedge clk_signal)         fir_enable == 1 |-> ##2 ((             (coeff_load == 1) [*16] ##[1:3] (mac_cycle == 1)         ) ##1 (result_valid == 1)"
    },
    {
        "id": "574_4_0505",
        "sva1": "@(posedge clk)         $changed(simd_mul) && simd_mul |-> simd_result == (src0 * src1)",
        "sva2": "@(posedge clk)         $changed(simd_mul) && simd_mul |-> simd_result == (src0 * src1)"
    },
    {
        "id": "521_10_0163",
        "sva1": "@(posedge clk_signal)     conv_start == 1'b1 |-> ##2 (weight_load[*9] ##1 pool_en)[*3]",
        "sva2": "@(posedge clk_signal)         conv_start == 1'b1 |-> ##2 ((             (weight_load == 1'b1 [*9]) ##1 (pool_en == 1'b1)         ) [*3])"
    },
    {
        "id": "590_5_0660",
        "sva1": "@(posedge clk_simd)     $changed(src0_data) |-> ##[1:2] $rose(simd_cmp)",
        "sva2": "@(posedge clk_simd)     $changed(src0_data) |-> ##[1:2] $rose(simd_cmp)"
    },
    {
        "id": "597_10_0711",
        "sva1": "@(posedge clk)     $rose(simd_thread_issue) |-> ($countones(thread_id ^ (thread_id - 1)) == 1)",
        "sva2": "@(posedge clk)         $rose(simd_thread_issue) |-> $countones(thread_id ^ (thread_id - 1)) == 1"
    },
    {
        "id": "602_6_0738",
        "sva1": "@(posedge clk)         $rose(simd_issue) |-> ##1 !illegal_opcode",
        "sva2": "@(posedge clk)         $rose(simd_issue) |-> ##1 illegal_opcode == 0"
    },
    {
        "id": "603_5_0763",
        "sva1": "@(posedge clk)     $changed(simd_priority) |-> !$past(simd_issue)",
        "sva2": "@(posedge clk)         $changed(simd_priority) |-> !$past(simd_issue)"
    },
    {
        "id": "615_4_0833",
        "sva1": "@(posedge clk)         $rose(simd_ewidth_set) |-> ewidth_cfg == 64",
        "sva2": "@(posedge clk)         $rose(simd_ewidth_set) |-> (ewidth_cfg == 64)"
    },
    {
        "id": "615_5_0859",
        "sva1": "@(posedge clk)         $rose(simd_ewidth_set) |-> ewidth_cfg inside {8, 16, 32, 64}",
        "sva2": "@(posedge clk)         $rose(simd_ewidth_set) |-> (ewidth_cfg == 8 || ewidth_cfg == 16 || ewidth_cfg == 32 || ewidth_cfg == 64)"
    },
    {
        "id": "620_5_0898",
        "sva1": "@(posedge clk)     (simd_segment_write && (segment_idx >= NUM_SEGMENT)) |=> $fell(simd_segment_write)",
        "sva2": "@(posedge clk)         (simd_segment_write && (segment_idx >= NUM_SEGMENT)) |=> $fell(simd_segment_write)"
    },
    {
        "id": "623_2_0930",
        "sva1": "@(posedge clk) disable iff (!rst_n)     valid_in |=> batchnorm_out == $past(scale * input_data + bias, 1)",
        "sva2": "@(posedge clk) disable iff (!rst_n)         (rst_n == 1 && valid_in == 1) |-> ##1 batchnorm_out == $past(scale * input_data + bias)"
    },
    {
        "id": "636_5_1021",
        "sva1": "@(posedge clk)     data_valid == 1'b1 |-> !$isunknown(data_bus)",
        "sva2": "@(posedge clk)         data_valid == 1'b1 |-> $isunknown(data_bus) == 0"
    },
    {
        "id": "637_4_1023",
        "sva1": "@(posedge can_clk)         (can_frame_active && !can_error_flag) |-> (can_len <= CAN_MAX_LEN)",
        "sva2": "@(posedge can_clk)         (can_frame_active == 1 && can_error_flag == 0) |-> (can_len <= CAN_MAX_LEN)"
    },
    {
        "id": "647_5_1123",
        "sva1": "@(posedge clk_core)     thread_switch_grant |-> $past(thread_context_saved, 1)",
        "sva2": "@(posedge clk_core)         thread_switch_grant == 1 |-> $past(thread_context_saved, 1) == 1"
    },
    {
        "id": "651_4_1171",
        "sva1": "@(posedge cxl_clk)         credit_cnt == MAX_CREDIT |-> !credit_inc",
        "sva2": "@(posedge cxl_clk)         credit_cnt == MAX_CREDIT |-> credit_inc == 0"
    },
    {
        "id": "648_6_1120",
        "sva1": "@(posedge clk) disable iff (!rst_n)         (mul_in1_unsigned || mul_in2_unsigned) |-> (mul_result <= MUL_MAX_UNSIGNED && mul_result >= 0)",
        "sva2": "@(posedge clk) disable iff (!rst_n)         (rst_n == 1 && (mul_in1_unsigned == 1 || mul_in2_unsigned == 1)) |->          (mul_result <= MUL_MAX_UNSIGNED && mul_result >= 0)"
    },
    {
        "id": "653_7_1174",
        "sva1": "@(posedge clk)         packet_end == 1'b1 |=> $onehot(vc_sel)",
        "sva2": "@(posedge clk)         packet_end == 1'b1 |-> ##1 $onehot(vc_sel)"
    },
    {
        "id": "652_5_1181",
        "sva1": "@(posedge clk_tlp)     tlp_header_valid |-> (tlp_fmt[1:0] == tlp_type[1:0]) && (tlp_length[9:0] == tlp_dw_count[9:0])",
        "sva2": "@(posedge clk_tlp)         tlp_header_valid == 1 |-> (tlp_fmt[1:0] == tlp_type[1:0]) && (tlp_length[9:0] == tlp_dw_count[9:0])"
    },
    {
        "id": "657_10_1216",
        "sva1": "@(posedge clk_signal)     (channel_gain == MIN_GAIN) |=> (channel_gain <= MAX_GAIN)",
        "sva2": "@(posedge clk_signal)         channel_gain == MIN_GAIN |-> ##1 channel_gain <= MAX_GAIN"
    },
    {
        "id": "663_1_1256",
        "sva1": "@(posedge clk)     write_voltage >= V_SET_MIN",
        "sva2": "@(posedge clk)         1 |-> write_voltage >= V_SET_MIN"
    },
    {
        "id": "658_4_1210",
        "sva1": "@(posedge clk_sys)     ldpc_check_start == 1'b1 |-> ##[1:100] (ldpc_check_done == 1'b1 && ldpc_check_status == 1'b1)",
        "sva2": "@(posedge clk_sys)         ldpc_check_start == 1'b1 |-> ##[1:100] (ldpc_check_done == 1'b1 && ldpc_check_status == 1'b1)"
    },
    {
        "id": "666_10_1314",
        "sva1": "@(posedge clk)     (power_mode == LOW_POWER) |-> (sparse_ratio <= MAX_SPARSE)",
        "sva2": "@(posedge clk)         power_mode == LOW_POWER |-> sparse_ratio <= MAX_SPARSE"
    },
    {
        "id": "673_7_1370",
        "sva1": "@(posedge clk_sys)         $rose(comm_request) |=> !$isunknown(stack_comm_bus)",
        "sva2": "@(posedge clk_sys)         $rose(comm_request) |-> !$isunknown(stack_comm_bus)"
    },
    {
        "id": "676_3_1391",
        "sva1": "@(posedge clk)         !$isunknown(activation_out) && activation_ready |-> activation_out <= 1",
        "sva2": "@(posedge clk)         (activation_out !== 'x && activation_ready) |-> (activation_out <= 1)"
    },
    {
        "id": "677_3_1386",
        "sva1": "@(posedge clk)     !training_mode |=> $stable(batchnorm_param)",
        "sva2": "@(posedge clk)         !training_mode |-> $stable(batchnorm_param)"
    },
    {
        "id": "676_6_1381",
        "sva1": "@(posedge clk)     activation_start ##1 activation_busy |-> (prev_activation_out >= 0 && prev_activation_out <= 1)",
        "sva2": "@(posedge clk)         activation_start == 1 |-> ##1 (activation_busy == 1) |-> (prev_activation_out >= 0 && prev_activation_out <= 1)"
    },
    {
        "id": "685_5_1474",
        "sva1": "@(posedge clk)         ecc_error_flag == 1'b1 |-> ##1 !ecc_error_flag",
        "sva2": "@(posedge clk)         ecc_error_flag == 1'b1 |-> ##1 ecc_error_flag == 1'b0"
    },
    {
        "id": "698_1_1588",
        "sva1": "@(posedge clk)         mul_done == 1'b1 |-> {mul_hi, mul_lo} == (mul_op1 * mul_op2)",
        "sva2": "@(posedge clk)         mul_done == 1'b1 |-> {mul_hi, mul_lo} == (mul_op1 * mul_op2)"
    },
    {
        "id": "700_5_1598",
        "sva1": "@(posedge clk)         $onehot0(thread_switch & ~$past(thread_switch))",
        "sva2": "@(posedge clk)         (thread_switch & ~ $past(thread_switch)) == 1'b1"
    },
    {
        "id": "724_9_1802",
        "sva1": "@(posedge clk_signal)         (final_window_pos == (feature_width - kernel_size)) |->          ((feature_width - kernel_size) % cfg_stride == 0)",
        "sva2": "@(posedge clk_signal)         final_window_pos == feature_width - kernel_size |-> (feature_width - kernel_size) % cfg_stride == 0"
    },
    {
        "id": "738_1_1939",
        "sva1": "@(posedge can_clk)         can_error_state |-> !can_tx_frame_start",
        "sva2": "@(posedge can_clk)         can_error_state == 1 |-> can_tx_frame_start == 0"
    },
    {
        "id": "738_8_1924",
        "sva1": "@(posedge can_clk)         can_error_status[3] == 1'b1 |-> !can_tx_start_bit",
        "sva2": "@(posedge can_clk)         can_error_status[3] == 1'b1 |-> can_tx_start_bit == 1'b0"
    },
    {
        "id": "742_4_1935",
        "sva1": "@(posedge avb_clk)     $fell(avb_sync_signal) |-> ##[8:12] $rose(avb_sync_signal)",
        "sva2": "@(posedge avb_clk)         $fell(avb_sync_signal) |-> ##[8:12] $rose(avb_sync_signal)"
    },
    {
        "id": "744_4_1979",
        "sva1": "@(posedge clk_core)     atomic_op_active |-> !(reg_write_enable && (reg_write_thread != current_thread_id))",
        "sva2": "@(posedge clk_core)         atomic_op_active == 1 |-> reg_write_enable == 0 || (reg_write_thread == current_thread_id)"
    },
    {
        "id": "744_6_1984",
        "sva1": "@(posedge clk_core)         (reg_access_request && atomic_op_active) |-> (reg_access_thread == current_thread_id)",
        "sva2": "@(posedge clk_core)         (reg_access_request == 1 && atomic_op_active == 1) |-> (reg_access_thread == current_thread_id)"
    },
    {
        "id": "751_2_2034",
        "sva1": "@(posedge pcie_clk)     $rose(train_state_curr == TRAIN_STATE_POLLING) |->      ##[1:2] (train_state_next inside {TRAIN_STATE_DETECT, TRAIN_STATE_CONFIG})",
        "sva2": "@(posedge pcie_clk)         $rose(train_state_curr == TRAIN_STATE_POLLING) |-> ##[1:2] (train_state_next == TRAIN_STATE_DETECT || train_state_next == TRAIN_STATE_CONFIG)"
    },
    {
        "id": "754_2_2069",
        "sva1": "@(posedge clk_signal)     $changed(sel_channel) |-> $past(release_old_channel) && !ack_old_channel",
        "sva2": "@(posedge clk_signal)         $changed(sel_channel) |-> ($past(release_old_channel) == 1 && ack_old_channel == 0)"
    },
    {
        "id": "757_4_2083",
        "sva1": "@(posedge pdcch_clk)     (rb_allocated && $past(rb_allocated)) |-> ($past(rb_index) != rb_index)",
        "sva2": "@(posedge pdcch_clk)         (rb_allocated && $past(rb_allocated)) |-> ($past(rb_index) != rb_index)"
    },
    {
        "id": "762_5_2138",
        "sva1": "@(posedge clk_matrix)     matrix_element_access |=> next_element_access == ($past(current_element) + 1)",
        "sva2": "@(posedge clk_matrix)         matrix_element_access == 1 |-> ##1 next_element_access == $past(current_element) + 1"
    },
    {
        "id": "763_10_2147",
        "sva1": "@(posedge clk_write)         write_enable == 1'b1 |-> !read_enable",
        "sva2": "@(posedge clk_write)         write_enable == 1'b1 |-> read_enable == 1'b0"
    },
    {
        "id": "772_2_2217",
        "sva1": "@(posedge clk_core)         bn_valid_out == 1'b1 |-> (bn_out >= -3 && bn_out <= 3)",
        "sva2": "@(posedge clk_core)         bn_valid_out == 1'b1 |-> -3 <= bn_out <= 3"
    },
    {
        "id": "772_3_2223",
        "sva1": "@(posedge clk_core)         batch_valid_out == 1'b1 |-> batch_cnt == next_layer_batch_cnt",
        "sva2": "@(posedge clk_core)         batch_valid_out == 1'b1 |-> batch_cnt == next_layer_batch_cnt"
    },
    {
        "id": "773_3_2233",
        "sva1": "@(posedge clk_quant)     (quant_bits == 16) && quant_enable |-> quant_data inside {[-32768:32767]}",
        "sva2": "@(posedge clk_quant)         (quant_bits == 16 && quant_enable == 1) |-> (quant_data >= -32768 && quant_data <= 32767)"
    },
    {
        "id": "776_10_2259",
        "sva1": "@(posedge ddr_clk)         write_cmd == 1'b1 |-> wmask_valid == 1'b1",
        "sva2": "@(posedge ddr_clk)         write_cmd == 1'b1 |-> wmask_valid == 1'b1"
    },
    {
        "id": "775_6_2265",
        "sva1": "@(posedge mem_clk)     (bank_write_req && row_active_status) |-> ##[1:4] write_ack",
        "sva2": "@(posedge mem_clk)         (bank_write_req == 1 && row_active_status == 1) |-> ##[1:4] write_ack == 1"
    },
    {
        "id": "779_6_2298",
        "sva1": "@(posedge can_clk)         $changed(active_channel) |-> ##[1:3] $stable(active_channel)",
        "sva2": "@(posedge can_clk)         $changed(active_channel) |-> ##[1:3] $stable(active_channel)"
    },
    {
        "id": "776_7_2271",
        "sva1": "@(posedge ddr_clk)         partial_write == 1'b1 |-> wmask inside {8'h00, 8'h0F, 8'hF0, 8'hFF}",
        "sva2": "@(posedge ddr_clk)         partial_write == 1'b1 |-> (wmask == 8'h00 || wmask == 8'h0F || wmask == 8'hF0 || wmask == 8'hFF)"
    },
    {
        "id": "783_6_2329",
        "sva1": "@(posedge clk_csr)     csr_read_enable == 1'b1 |-> !csr_write_enable",
        "sva2": "@(posedge clk_csr)         csr_read_enable == 1'b1 |-> csr_write_enable == 1'b0"
    },
    {
        "id": "781_6_2345",
        "sva1": "@(posedge clk_core)         (amo_grant_1 && amo_grant_2) |-> ((amo_addr_1 != amo_addr_2) && (amo_wr_reg_1 != amo_wr_reg_2))",
        "sva2": "@(posedge clk_core)         (amo_grant_1 == 1 && amo_grant_2 == 1) |-> (amo_addr_1 != amo_addr_2) && (amo_wr_reg_1 != amo_wr_reg_2)"
    },
    {
        "id": "784_9_2357",
        "sva1": "@(posedge clk_copro)     busy_flag == 1'b1 |-> !reg_write_enable",
        "sva2": "@(posedge clk_copro)         busy_flag == 1'b1 |-> reg_write_enable == 1'b0"
    },
    {
        "id": "791_6_2471",
        "sva1": "@(posedge clk_ch_est)     $rose(ch_est_start) |-> ##[1:20] $stable(ch_gain_est)",
        "sva2": "@(posedge clk_ch_est)     $rose(ch_est_start) |-> ##[1:20] $stable(ch_gain_est)"
    },
    {
        "id": "798_10_2533",
        "sva1": "@(posedge clk_sparse)         matrix_data[bit_idx] == 0 |-> !non_zero_mask[bit_idx]",
        "sva2": "@(posedge clk_sparse)         matrix_data[bit_idx] == 0 |-> non_zero_mask[bit_idx] == 0"
    },
    {
        "id": "811_14_2707",
        "sva1": "@(posedge clk_mimo)     channel_est_done == 1'b1 |-> channel_est_error < max_error_threshold",
        "sva2": "@(posedge clk_mimo)         channel_est_done == 1'b1 |-> channel_est_error < max_error_threshold"
    },
    {
        "id": "815_1_2744",
        "sva1": "@(posedge clk_sparse)         sparse_val == 0 |-> ##1 !mult_en",
        "sva2": "@(posedge clk_sparse)         sparse_val == 0 |-> ##1 mult_en == 0"
    },
    {
        "id": "823_4_2823",
        "sva1": "@(posedge i2c_clk)     $fell(i2c_bus_error) |-> ##[1:10] $rose(i2c_start)",
        "sva2": "@(posedge i2c_clk)     $fell(i2c_bus_error) |-> ##[1:10] $rose(i2c_start)"
    },
    {
        "id": "826_5_2884",
        "sva1": "@(posedge spi_clk)     ($changed(cpol) || $changed(cpha)) |-> ##[1:4] $stable(spi_data_counter)",
        "sva2": "@(posedge spi_clk)         ($changed(cpol) || $changed(cpha)) |-> ##[1:4] $stable(spi_data_counter)"
    },
    {
        "id": "827_1_2864",
        "sva1": "@(posedge spi_clk)     $onehot0(cs_n)",
        "sva2": "@(posedge spi_clk)         $onehot0(cs_n) == 1"
    },
    {
        "id": "828_8_2889",
        "sva1": "@(posedge spi_clk)     fifo_underflow_flag == 1'b1 |-> ##[1:10] $stable(spi_rx_data)",
        "sva2": "@(posedge spi_clk)         fifo_underflow_flag == 1'b1 |-> ##[1:10] spi_rx_data == $past(spi_rx_data)"
    },
    {
        "id": "830_1_2918",
        "sva1": "@(posedge spi_clk)     $fell(master_reset_n) |-> ##[1:5] (slave_cs_n == 1'b1 && slave_sck == 1'b0 && slave_mosi == 1'b0)",
        "sva2": "@(posedge spi_clk)         $fell(master_reset_n) |-> ##[1:5] (slave_cs_n == 1'b1 && slave_sck == 1'b0 && slave_mosi == 1'b0)"
    },
    {
        "id": "836_10_2997",
        "sva1": "@(posedge ddr_clk)     (wr_data_valid_ && wr_data_strobe_) |-> ##1 $stable(wr_data_)",
        "sva2": "@(posedge ddr_clk)         (wr_data_valid_ == 1 && wr_data_strobe_ == 1) |-> ##1 wr_data_ == $past(wr_data_)"
    },
    {
        "id": "838_7_3008",
        "sva1": "@(posedge ecc_clk)         ecc_corrected == 1'b1 |-> !ecc_uncorrectable_error",
        "sva2": "@(posedge ecc_clk)         ecc_corrected == 1'b1 |-> ecc_uncorrectable_error == 1'b0"
    },
    {
        "id": "847_4_3118",
        "sva1": "@(posedge pcie_clk)         tlp_end_of_packet |-> ##1 crc_check_valid",
        "sva2": "@(posedge pcie_clk)         tlp_end_of_packet == 1 |-> ##1 crc_check_valid == 1"
    },
    {
        "id": "849_9_3157",
        "sva1": "@(posedge pcie_clk) disable iff (~pcie_reset_n)     packet_valid == 1'b1 |-> packet_size <= max_payload_size",
        "sva2": "@(posedge pcie_clk) disable iff (!pcie_reset_n)     packet_valid == 1'b1 |-> packet_size <= max_payload_size"
    },
    {
        "id": "847_9_3143",
        "sva1": "@(posedge pcie_clk)         (tlp_retransmitted && tlp_sequence_valid) |-> (tlp_sequence_id == retransmit_sequence_id)",
        "sva2": "@(posedge pcie_clk)         (tlp_retransmitted == 1 && tlp_sequence_valid == 1) |-> (tlp_sequence_id == retransmit_sequence_id)"
    },
    {
        "id": "850_5_3175",
        "sva1": "@(posedge serdes_clk)     $rose(link_training_start) |-> ##[0:1000] $fell(link_training_start)",
        "sva2": "@(posedge serdes_clk)         $rose(link_training_start) |-> ##[0:1000] $fell(link_training_start)"
    },
    {
        "id": "853_6_3221",
        "sva1": "@(posedge clk_cdr)     $fell(signal_lock) |-> ##[10:100] $rose(signal_lock)",
        "sva2": "@(posedge clk_cdr)         $fell(signal_lock) |-> ##[10:100] $rose(signal_lock)"
    },
    {
        "id": "859_12_3300",
        "sva1": "@(posedge mcu_clk)         $rose(pwr_ok_signal) |-> ##[1:5] (core_regs == $past(core_regs, 5))",
        "sva2": "@(posedge mcu_clk)         $rose(pwr_ok_signal) |-> ##[1:5] core_regs == $past(core_regs, 5)"
    },
    {
        "id": "863_12_3337",
        "sva1": "@(posedge usb_clk)     usb_ep3_poll_enable == 1'b1 |-> ##[1:100] usb_ep3_data_ready == 1'b1",
        "sva2": "@(posedge usb_clk)         usb_ep3_poll_enable == 1'b1 |-> ##[1:100] usb_ep3_data_ready == 1'b1"
    },
    {
        "id": "863_7_3355",
        "sva1": "@(posedge usb_clk)     usb_data_valid == 1'b1 |-> ##1 (usb_data_crc == $past(usb_calc_crc))",
        "sva2": "@(posedge usb_clk)         usb_data_valid == 1'b1 |-> ##1 usb_data_crc == $past(usb_calc_crc)"
    },
    {
        "id": "865_8_3368",
        "sva1": "@(posedge usb_clk)     (usb_bulk_out_transfer && usb_pid_valid) |-> ##[1:4] (usb_ack_received || usb_nak_received || usb_stall_received)",
        "sva2": "@(posedge usb_clk)         (usb_bulk_out_transfer == 1 && usb_pid_valid == 1) |-> ##[1:4] (usb_ack_received == 1 || usb_nak_received == 1 || usb_stall_received == 1)"
    },
    {
        "id": "878_11_3545",
        "sva1": "@(posedge flash_clk)         (temp_sensor_critical && !shutdown_override) |-> ##[1:5] write_throttling_enabled",
        "sva2": "@(posedge flash_clk)         (temp_sensor_critical == 1 && shutdown_override == 0) |-> ##[1:5] write_throttling_enabled == 1"
    },
    {
        "id": "878_2_3526",
        "sva1": "@(posedge flash_clk)         write_cycle_count >= max_rated_cycles |-> ##2 remap_controller_active",
        "sva2": "@(posedge flash_clk)         write_cycle_count >= max_rated_cycles |-> ##2 remap_controller_active == 1"
    },
    {
        "id": "881_2_3564",
        "sva1": "@(posedge flash_clk)     (flash_addr_valid && (flash_addr_bus[31:28] == 4'h0)) |-> ##1 $onehot0(flash_chip_select)",
        "sva2": "@(posedge flash_clk)         (flash_addr_valid == 1 && flash_addr_bus[31:28] == 4'h0) |-> ##1 $onehot0(flash_chip_select)"
    },
    {
        "id": "886_8_3634",
        "sva1": "@(posedge pd_clk)     $rose(pd_source_cap_sent) |-> ##[1:15] pd_sink_cap_received",
        "sva2": "@(posedge pd_clk)         $rose(pd_source_cap_sent) |-> ##[1:15] pd_sink_cap_received"
    },
    {
        "id": "887_6_3640",
        "sva1": "@(posedge pd_clk)     pd_error_count > 3 |-> ##1 pd_safe_shutdown",
        "sva2": "@(posedge pd_clk)         pd_error_count > 3 |-> ##1 pd_safe_shutdown == 1"
    },
    {
        "id": "888_4_3670",
        "sva1": "@(posedge isp_clk)     $changed(frame_rate_ctrl) |-> ##[1:5] $stable(vsync_period)",
        "sva2": "@(posedge isp_clk)         $changed(frame_rate_ctrl) |-> ##[1:5] $stable(vsync_period)"
    },
    {
        "id": "894_14_3727",
        "sva1": "@(posedge dsp_clk)         dsp_output > 'h7FFF_FFFF |-> dsp_output == 'h7FFF_FFFF",
        "sva2": "@(posedge dsp_clk)         dsp_output > 'h7FFF_FFFF |-> dsp_output == 'h7FFF_FFFF"
    },
    {
        "id": "10_17_0465",
        "sva1": "@(posedge clk)         $past(flush, 1) |-> $past(cache_hit, 2) == 0;",
        "sva2": "@(posedge clk)         $past(flush, 1) |-> !$past(cache_hit, 2)"
    },
    {
        "id": "10_21_0473",
        "sva1": "@(posedge clk)         $past(packet_start, 3) |-> $past(header_valid, 2);",
        "sva2": "@(posedge clk)         $past(packet_start, 3) |-> $past(header_valid, 2)"
    },
    {
        "id": "10_32_0476",
        "sva1": "@(posedge clk)         $past(sync_pulse, 2) |-> $past(sync_req, 3);",
        "sva2": "@(posedge clk)         $past(sync_pulse, 2) |-> $past(sync_req, 3)"
    },
    {
        "id": "10_37_0474",
        "sva1": "@(posedge clk)         $past(clock_gate_en, 3) |-> $past(clock_active, 4);",
        "sva2": "@(posedge clk)         $past(clock_gate_en, 3) |-> $past(clock_active, 4)"
    },
    {
        "id": "11_10_0519",
        "sva1": "@(posedge clk)         fifo_empty && rd_en |-> ##1 underflow;",
        "sva2": "@(posedge clk)         (fifo_empty == 1 && rd_en == 1) |-> ##1 (underflow == 1)"
    },
    {
        "id": "11_12_0494",
        "sva1": "@(posedge clk)         (ack && !err) && (timeout_counter == 0) |-> complete;",
        "sva2": "@(posedge clk)         (ack == 1 && err == 0 && timeout_counter == 0) |-> (complete == 1)"
    },
    {
        "id": "11_19_0537",
        "sva1": "@(posedge clk)         (temp_high && !fan_on) |-> ##[1:3] fan_start;",
        "sva2": "@(posedge clk)         (temp_high == 1 && fan_on == 0) |-> ##[1:3] fan_start == 1"
    },
    {
        "id": "11_43_0542",
        "sva1": "@(posedge clk)         (uart_tx_empty && uart_tx_en) && !uart_busy |-> uart_tx_start;",
        "sva2": "@(posedge clk)         (uart_tx_empty == 1 && uart_tx_en == 1 && uart_busy == 0) |-> (uart_tx_start == 1)"
    },
    {
        "id": "12_11_0565",
        "sva1": "@(posedge clk)         (fifo_overflow || fifo_underflow) |-> ##1 error_interrupt;",
        "sva2": "@(posedge clk)         (fifo_overflow == 1 || fifo_underflow == 1) |-> ##1 error_interrupt == 1"
    },
    {
        "id": "12_19_0550",
        "sva1": "@(posedge clk)         (calib_start || manual_override) |-> calib_active;",
        "sva2": "@(posedge clk)         (calib_start == 1 || manual_override == 1) |-> calib_active == 1"
    },
    {
        "id": "12_26_0578",
        "sva1": "@(posedge clk)         (sensor_a_alert || sensor_b_alert) |-> safety_trigger;",
        "sva2": "@(posedge clk)         (sensor_a_alert == 1 || sensor_b_alert == 1) |-> safety_trigger == 1"
    },
    {
        "id": "12_29_0589",
        "sva1": "@(posedge clk)         (voltage_high || voltage_low) |-> power_adjust;",
        "sva2": "@(posedge clk)         (voltage_high == 1 || voltage_low == 1) |-> power_adjust == 1"
    },
    {
        "id": "12_32_0570",
        "sva1": "@(posedge clk)         (phase_err || freq_err) |-> pll_adjust;",
        "sva2": "@(posedge clk)         (phase_err == 1 || freq_err == 1) |-> pll_adjust == 1"
    },
    {
        "id": "12_34_0587",
        "sva1": "@(posedge clk)         (mem_read || mem_write) |-> mem_ready;",
        "sva2": "@(posedge clk)         (mem_read == 1 || mem_write == 1) |-> mem_ready == 1"
    },
    {
        "id": "12_40_0583",
        "sva1": "@(posedge clk)         (clock_stable || reset_released) |-> init_sequence;",
        "sva2": "@(posedge clk)         (clock_stable == 1 || reset_released == 1) |-> init_sequence == 1"
    },
    {
        "id": "12_48_0592",
        "sva1": "@(posedge clk)         (voltage_ok || current_ok) |-> power_ok;",
        "sva2": "@(posedge clk)         (voltage_ok == 1 || current_ok == 1) |-> power_ok == 1"
    },
    {
        "id": "13_34_0644",
        "sva1": "@(posedge clk)         !(authentication_fail && !retry) |-> authenticated;",
        "sva2": "@(posedge clk)         !(authentication_fail && !retry) |-> authenticated"
    },
    {
        "id": "13_43_0640",
        "sva1": "@(posedge clk)         !(pipeline_stall && !flush) |-> pipeline_flow;",
        "sva2": "@(posedge clk)         !(pipeline_stall && !flush) |-> pipeline_flow == 1"
    },
    {
        "id": "1_35_0057",
        "sva1": "@(posedge clk)         (infiniband_packet_valid && !congestion) |-> ##4 infiniband_ack;",
        "sva2": "@(posedge clk)         (infiniband_packet_valid == 1 && congestion == 0) |-> ##4 (infiniband_ack == 1)"
    },
    {
        "id": "3_34_0119",
        "sva1": "@(posedge clk)         bist_start == 1'b1 |-> bist_complete && !bist_error;",
        "sva2": "@(posedge clk)         bist_start == 1'b1 |-> bist_complete == 1'b1 && bist_error == 1'b0"
    },
    {
        "id": "3_40_0101",
        "sva1": "@(posedge clk)     scan_shift_en == 1'b1 |-> (scan_data_out && !scan_capture);",
        "sva2": "@(posedge clk)         scan_shift_en == 1'b1 |-> scan_data_out == 1'b1 && scan_capture == 1'b0"
    },
    {
        "id": "3_46_0154",
        "sva1": "@(posedge clk)         bus_error == 1'b1 |-> (transaction_terminate && !bus_ok);",
        "sva2": "@(posedge clk)         bus_error == 1'b1 |-> transaction_terminate == 1'b1 && bus_ok == 1'b0"
    },
    {
        "id": "4_13_0193",
        "sva1": "@(posedge clk)         stage1_valid == 1'b1 |=> stage2_valid == 1'b1;",
        "sva2": "@(posedge clk)         stage1_valid == 1'b1 |-> ##1 stage2_valid == 1'b1"
    },
    {
        "id": "5_13_0215",
        "sva1": "@(posedge clk)     (error_flag && !reset)[*3] |-> system_halt;",
        "sva2": "@(posedge clk)         (error_flag == 1 && reset == 0) [*3] |-> system_halt == 1"
    },
    {
        "id": "10_2_0450",
        "sva1": "@(posedge clk)         ($past(wr_ptr,3) == 'h1F && $past(wr_ptr,2) == 'h20) |-> (wr_ptr == 'h21);",
        "sva2": "@(posedge clk)         ($past(wr_ptr, 3) == 'h1F && $past(wr_ptr, 2) == 'h20) |-> (wr_ptr == 'h21)"
    },
    {
        "id": "10_40_0496",
        "sva1": "@(posedge clk)         $past(ref_cnt, 7) == 0 |-> $past(ref_req, 1);",
        "sva2": "@(posedge clk)         $past(ref_cnt, 7) == 0 |-> $past(ref_req, 1) == 1"
    },
    {
        "id": "10_48_0489",
        "sva1": "@(posedge clk)     $past(sync_stage1, 2) == $past(sync_stage2, 1);",
        "sva2": "@(posedge clk)         $past(sync_stage1, 2) == $past(sync_stage2, 1)"
    },
    {
        "id": "11_5_0509",
        "sva1": "@(negedge clk)     (fifo_full && write_en) |-> $past(error, 1);",
        "sva2": "@(negedge clk)         (fifo_full == 1 && write_en == 1) |-> ($past(error) == 1)"
    },
    {
        "id": "12_3_0569",
        "sva1": "@(posedge clk)         ((valid || bypass) && ready) |-> ##2 done;",
        "sva2": "@(posedge clk)         ((valid || bypass) && ready) |-> ##2 done"
    },
    {
        "id": "12_37_0607",
        "sva1": "@(posedge clk)         (phase_lock || freq_lock) |-> locked_status;",
        "sva2": "@(posedge clk)         (phase_lock == 1 || freq_lock == 1) |-> locked_status == 1"
    },
    {
        "id": "13_24_0626",
        "sva1": "@(posedge clk)         !(!tx_empty && !rx_full) |-> uart_busy;",
        "sva2": "@(posedge clk)         (tx_empty == 1 || rx_full == 1) |-> uart_busy == 1"
    },
    {
        "id": "13_25_0634",
        "sva1": "@(posedge clk)         (pwr_good || low_voltage) |-> shutdown;",
        "sva2": "@(posedge clk)         (pwr_good == 1 || low_voltage == 1) |-> shutdown == 1"
    },
    {
        "id": "13_48_0649",
        "sva1": "@(posedge clk)         !(!tcam_match && tcam_search) |-> tcam_miss;",
        "sva2": "@(posedge clk)         !(!tcam_match && tcam_search) |-> tcam_miss"
    },
    {
        "id": "15_37_0726",
        "sva1": "@(posedge clk) disable iff (pll_rst)     pll_enable == 1'b1 |-> ##100 pll_locked == 1'b1;",
        "sva2": "@(posedge clk) disable iff (pll_rst)         (pll_rst == 0 && pll_enable == 1) |-> ##100 (pll_locked == 1)"
    },
    {
        "id": "1_16_0001",
        "sva1": "@(posedge clk)         pipeline_start == 1'b1 |-> ##6 pipeline_full == 1'b1;",
        "sva2": "@(posedge clk)         pipeline_start == 1'b1 |-> ##6 pipeline_full == 1'b1"
    },
    {
        "id": "1_29_0017",
        "sva1": "@(posedge clk)         cmd_valid == 1'b1 |-> ##1 cmd_accept == 1'b1;",
        "sva2": "@(posedge clk)         cmd_valid == 1'b1 |-> ##1 cmd_accept == 1'b1"
    },
    {
        "id": "1_48_0047",
        "sva1": "@(posedge clk)         wdt_timeout == 1'b1 |-> ##1 watchdog_bark;",
        "sva2": "@(posedge clk)         wdt_timeout == 1'b1 |-> ##1 watchdog_bark == 1'b1"
    },
    {
        "id": "2_46_0120",
        "sva1": "@(posedge clk)         sd_read_cmd == 1'b1 |-> ##[5:10] sd_data_ready;",
        "sva2": "@(posedge clk)         sd_read_cmd == 1'b1 |-> ##[5:10] sd_data_ready == 1'b1"
    },
    {
        "id": "3_10_0111",
        "sva1": "@(posedge clk)         mem_access && mem_protect_en |-> mem_protect_ok || mem_error;",
        "sva2": "@(posedge clk)         (mem_access == 1 && mem_protect_en == 1) |-> (mem_protect_ok == 1 || mem_error == 1)"
    },
    {
        "id": "3_14_0093",
        "sva1": "@(posedge clk)         (power_gate_req && !power_gate_block) |-> power_gate_ack;",
        "sva2": "@(posedge clk)         (power_gate_req == 1 && power_gate_block == 0) |-> (power_gate_ack == 1)"
    },
    {
        "id": "3_16_0149",
        "sva1": "@(posedge clk)         (key_valid && (key_type == admin)) |-> (access_granted && !access_denied);",
        "sva2": "@(posedge clk)         (key_valid == 1 && key_type == admin) |-> (access_granted == 1 && access_denied == 0)"
    },
    {
        "id": "3_41_0133",
        "sva1": "@(posedge clk)         (gpio_int_rise && gpio_int_en) |-> gpio_int_status;",
        "sva2": "@(posedge clk)         (gpio_int_rise == 1 && gpio_int_en == 1) |-> (gpio_int_status == 1)"
    },
    {
        "id": "3_43_0126",
        "sva1": "@(posedge clk)         jtag_ir_shift && jtag_en |-> jtag_ir_capture;",
        "sva2": "@(posedge clk)         (jtag_ir_shift == 1 && jtag_en == 1) |-> (jtag_ir_capture == 1)"
    },
    {
        "id": "3_44_0139",
        "sva1": "@(posedge clk)         (crypto_key_ready && crypto_start) |-> crypto_busy;",
        "sva2": "@(posedge clk)         (crypto_key_ready == 1 && crypto_start == 1) |-> (crypto_busy == 1)"
    },
    {
        "id": "3_46_0137",
        "sva1": "@(posedge clk)     (pcie_tlp_received && pcie_tlp_type == mem_rd) |-> pcie_tlp_processing;",
        "sva2": "@(posedge clk)         (pcie_tlp_received == 1 && pcie_tlp_type == mem_rd) |-> (pcie_tlp_processing == 1)"
    },
    {
        "id": "5_25_0236",
        "sva1": "@(posedge clk)     encryption_busy[*12] |-> encryption_done;",
        "sva2": "@(posedge clk)         encryption_busy [*12] |-> encryption_done"
    },
    {
        "id": "3_7_0112",
        "sva1": "@(posedge clk)     (cmd_valid && (cmd_type == 3'b101)) |-> (resp_ready && (resp_type == 2'b01));",
        "sva2": "@(posedge clk)         (cmd_valid == 1 && cmd_type == 3'b101) |-> (resp_ready == 1 && resp_type == 2'b01)"
    },
    {
        "id": "5_27_0222",
        "sva1": "@(posedge clk)         sync_pulse[*4] |-> sync_achieved;",
        "sva2": "@(posedge clk)         sync_pulse [*4] |-> sync_achieved"
    },
    {
        "id": "5_7_0188",
        "sva1": "@(posedge clk)         sync[*4] |-> ##4 $stable(signal);",
        "sva2": "@(posedge clk)         sync [*4] |-> ##1 signal == $past(signal)"
    },
    {
        "id": "4_34_0196",
        "sva1": "@(posedge clk)     dma_req == 1'b1 |=> ##3 dma_start == 1'b1;",
        "sva2": "@(posedge clk)         dma_req == 1'b1 |-> ##3 dma_start == 1'b1"
    },
    {
        "id": "6_41_0298",
        "sva1": "@(posedge clk)     (alarm_active && !alarm_silenced)[*4:8] |-> ##3 alarm_triggered;",
        "sva2": "@(posedge clk)         (alarm_active && !alarm_silenced) [*4:8] |-> ##3 alarm_triggered == 1"
    },
    {
        "id": "7_37_0334",
        "sva1": "@(posedge clk)         $rose(underflow) |-> error_flag;",
        "sva2": "@(posedge clk)         $rose(underflow) |-> error_flag == 1"
    },
    {
        "id": "7_45_0369",
        "sva1": "@(posedge clk)         $rose(qualifier) |-> data_qualified;",
        "sva2": "@(posedge clk)         $rose(qualifier) |-> data_qualified == 1"
    },
    {
        "id": "7_4_0275",
        "sva1": "@(posedge clk)         $rose(valid) |-> ##2 ready;",
        "sva2": "@(posedge clk)         $rose(valid) |-> ##2 ready"
    },
    {
        "id": "8_3_0337",
        "sva1": "@(posedge clk)         $fell(enable) |-> !write_en;",
        "sva2": "@(posedge clk)         $fell(enable) |-> write_en == 0"
    },
    {
        "id": "10_14_0445",
        "sva1": "@(posedge clk)         $past(packet_start, 1) |-> ##[1:3] packet_valid;",
        "sva2": "@(posedge clk)         $past(packet_start, 1) |-> ##[1:3] packet_valid"
    },
    {
        "id": "10_1_0439",
        "sva1": "@(posedge clk)         $past(data_valid, 2) |-> data_stable;",
        "sva2": "@(posedge clk)         $past(data_valid, 2) == 1 |-> data_stable == 1"
    },
    {
        "id": "10_50_0527",
        "sva1": "@(posedge clk)         $past(yield_req, 5) |-> arbitration_grant;",
        "sva2": "@(posedge clk)         $past(yield_req, 5) == 1 |-> arbitration_grant == 1"
    },
    {
        "id": "11_29_0542",
        "sva1": "@(posedge clk)         (pll_lock && !pll_reset) |-> clock_output_valid;",
        "sva2": "@(posedge clk)         (pll_lock == 1 && pll_reset == 0) |-> (clock_output_valid == 1)"
    },
    {
        "id": "11_3_0505",
        "sva1": "@(posedge clk)         start_transfer && fifo_not_empty |=> transfer_complete;",
        "sva2": "@(posedge clk)         (start_transfer == 1 && fifo_not_empty == 1) |-> ##1 (transfer_complete == 1)"
    },
    {
        "id": "11_8_0512",
        "sva1": "@(posedge clk)         (interrupt_pending && !interrupt_mask) |-> interrupt_ack;",
        "sva2": "@(posedge clk)         (interrupt_pending == 1 && interrupt_mask == 0) |-> (interrupt_ack == 1)"
    },
    {
        "id": "12_17_0557",
        "sva1": "@(posedge clk)         ((buffer_full || threshold_reached) && write_enable) |-> flow_control;",
        "sva2": "@(posedge clk)         (buffer_full == 1 || threshold_reached == 1) && write_enable == 1 |-> flow_control == 1"
    },
    {
        "id": "12_22_0571",
        "sva1": "@(posedge clk)         ($past(fifo_write, 2) || $past(mem_write, 2)) |-> write_pending;",
        "sva2": "@(posedge clk)         ($past(fifo_write, 2) == 1 || $past(mem_write, 2) == 1) |-> write_pending == 1"
    },
    {
        "id": "12_26_0583",
        "sva1": "@(posedge clk)         ((pattern_match || signature_detect) && validation_enable) |-> match_flag;",
        "sva2": "@(posedge clk)         (pattern_match == 1 || signature_detect == 1) && validation_enable == 1 |-> match_flag == 1"
    },
    {
        "id": "12_3_0567",
        "sva1": "@(posedge clk)         ((enable_a || enable_b) && reset_n) |-> data_ready;",
        "sva2": "@(posedge clk) disable iff (!reset_n)         (enable_a == 1 || enable_b == 1) && reset_n == 1 |-> data_ready == 1"
    },
    {
        "id": "12_43_0580",
        "sva1": "@(posedge clk)         ($past(valid_op, 5) || $past(forced_op, 5)) |-> result_ready;",
        "sva2": "@(posedge clk)         ($past(valid_op, 5) || $past(forced_op, 5)) |-> result_ready"
    },
    {
        "id": "12_8_0544",
        "sva1": "@(posedge clk)         (fifo_empty || fifo_underflow) && read_enable |-> fifo_error;",
        "sva2": "@(posedge clk)         (fifo_empty == 1 || fifo_underflow == 1) && read_enable == 1 |-> fifo_error == 1"
    },
    {
        "id": "13_12_0632",
        "sva1": "@(posedge clk)         !(!wr_en && rd_en) |-> !conflict;",
        "sva2": "@(posedge clk)         !( !wr_en && rd_en ) |-> conflict == 0"
    },
    {
        "id": "13_18_0618",
        "sva1": "@(posedge clk)         !(full || empty) |-> partial;",
        "sva2": "@(posedge clk)         (full == 0 && empty == 0) |-> (partial == 1)"
    },
    {
        "id": "13_32_0623",
        "sva1": "@(posedge clk)     !(phase_a && !phase_b) |-> phase_ok;",
        "sva2": "@(posedge clk)         !(phase_a && !phase_b) |-> phase_ok"
    },
    {
        "id": "13_46_0666",
        "sva1": "@(posedge clk)         !(clock_div2 && !clock_div4) |-> clock_normal;",
        "sva2": "@(posedge clk)         !(clock_div2 && !clock_div4) |-> clock_normal"
    },
    {
        "id": "13_47_0635",
        "sva1": "@(posedge clk)     !(!reset_async && reset_sync) |-> !reset_active;",
        "sva2": "@(posedge clk)         !(!reset_async && reset_sync) |-> reset_active == 0"
    },
    {
        "id": "13_6_0645",
        "sva1": "@(posedge clk)         !(!start && stop) |-> done;",
        "sva2": "@(posedge clk)         !( !start && stop ) |-> done == 1"
    },
    {
        "id": "14_1_0662",
        "sva1": "@(posedge clk)     (mode ? req : 1'b1) |-> (mode ? ack : 1'b1);",
        "sva2": "@(posedge clk)         mode == 1 |-> req == 1 |-> ack == 1"
    },
    {
        "id": "15_31_0724",
        "sva1": "@(posedge clk) disable iff (!ecc_enable)     error_detected == 1'b1 |-> ##1 error_corrected == 1'b1;",
        "sva2": "@(posedge clk) disable iff (ecc_enable == 0)         (ecc_enable == 1'b1 && error_detected == 1'b1) |-> ##1 (error_corrected == 1'b1)"
    },
    {
        "id": "1_44_0009",
        "sva1": "@(posedge clk)         encryption_start == 1'b1 |-> ##7 encryption_done == 1'b1;",
        "sva2": "@(posedge clk)         encryption_start == 1'b1 |-> ##7 encryption_done == 1'b1"
    },
    {
        "id": "1_7_0054",
        "sva1": "@(posedge clk)         cmd_valid == 1'b1 |-> ##3 cmd_ack == 1'b1;",
        "sva2": "@(posedge clk)         cmd_valid == 1'b1 |-> ##3 cmd_ack == 1'b1"
    },
    {
        "id": "2_5_0077",
        "sva1": "@(posedge clk)         packet_start == 1'b1 |-> ##[3:7] packet_end;",
        "sva2": "@(posedge clk)         packet_start == 1'b1 |-> ##[3:7] packet_end == 1'b1"
    },
    {
        "id": "2_8_0029",
        "sva1": "@(posedge clk)     read_req == 1'b1 |-> ##[5:12] read_data_valid == 1'b1;",
        "sva2": "@(posedge clk)         read_req == 1'b1 |-> ##[5:12] read_data_valid == 1'b1"
    },
    {
        "id": "3_46_0148",
        "sva1": "@(posedge clk)         (gps_fix_acquired && !gps_data_invalid) |-> gps_timestamp_valid;",
        "sva2": "@(posedge clk)         (gps_fix_acquired == 1 && gps_data_invalid == 0) |-> (gps_timestamp_valid == 1)"
    },
    {
        "id": "3_48_0129",
        "sva1": "@(posedge clk)         (wifi_connect_req && !wifi_disabled) |-> wifi_connect_ack;",
        "sva2": "@(posedge clk)         (wifi_connect_req == 1 && wifi_disabled == 0) |-> (wifi_connection_ack == 1)"
    },
    {
        "id": "6_31_0287",
        "sva1": "@(posedge clk)     (data_phase && !ack_phase)[*2:5] |-> protocol_violation;",
        "sva2": "@(posedge clk)         (data_phase == 1 && ack_phase == 0) [*2:5] |-> protocol_violation == 1"
    },
    {
        "id": "6_50_0284",
        "sva1": "@(posedge clk)     (sensor_active && !sensor_data)[*8:20] |-> sensor_timeout;",
        "sva2": "@(posedge clk)         (sensor_active && !sensor_data) [*8:20] |-> sensor_timeout"
    },
    {
        "id": "10_9_0474",
        "sva1": "@(posedge clk)         $past(parity_err, 3) |-> parity_err;",
        "sva2": "@(posedge clk)         $past(parity_err, 3) |-> parity_err"
    },
    {
        "id": "11_26_0544",
        "sva1": "@(posedge clk)         (dma_request && !bus_hold) && fifo_ready |-> dma_ack;",
        "sva2": "@(posedge clk)         (dma_request == 1 && bus_hold == 0 && fifo_ready == 1) |-> (dma_ack == 1)"
    },
    {
        "id": "11_31_0529",
        "sva1": "@(posedge clk)         (burst_end && !error_flag) && next_buff_ready |-> next_burst_start;",
        "sva2": "@(posedge clk)         (burst_end == 1 && error_flag == 0 && next_buff_ready == 1) |-> (next_burst_start == 1)"
    },
    {
        "id": "11_32_0549",
        "sva1": "@(posedge clk)         (phase_error && !ignore_phase) && lock_window_open |-> phase_adjust;",
        "sva2": "@(posedge clk)         (phase_error == 1 && ignore_phase == 0 && lock_window_open == 1) |-> (phase_adjust == 1)"
    },
    {
        "id": "11_42_0560",
        "sva1": "@(posedge clk)         (clock_divider == 0) && (high_speed_mode) |-> full_speed_clock;",
        "sva2": "@(posedge clk)         (clock_divider == 0 && high_speed_mode == 1) |-> (full_speed_clock == 1)"
    },
    {
        "id": "12_22_0594",
        "sva1": "@(posedge clk)         (config_err || runtime_err) |-> system_halt;",
        "sva2": "@(posedge clk)         (config_err == 1 || runtime_err == 1) |-> system_halt == 1"
    },
    {
        "id": "12_36_0581",
        "sva1": "@(posedge clk)         (low_batt || over_temp) |-> shutdown;",
        "sva2": "@(posedge clk)         (low_batt == 1 || over_temp == 1) |-> shutdown == 1"
    },
    {
        "id": "12_9_0557",
        "sva1": "@(posedge clk)     ($past(valid, 2) || $past(ready, 2)) |-> (curr_state == next_state);",
        "sva2": "@(posedge clk)         ($past(valid, 2) == 1 || $past(ready, 2) == 1) |-> curr_state == next_state"
    },
    {
        "id": "13_2_0603",
        "sva1": "@(negedge clk)         !(!enable && reset) |-> ready;",
        "sva2": "@(negedge clk)         !(!enable && reset) |-> ready == 1"
    },
    {
        "id": "15_18_0709",
        "sva1": "@(posedge clk) disable iff (force_error)     error_inject == 1'b1 |-> ##2 error_detect == 1'b1;",
        "sva2": "@(posedge clk) disable iff (force_error)         (force_error == 0 && error_inject == 1'b1) |-> ##2 (error_detect == 1'b1)"
    },
    {
        "id": "15_8_0699",
        "sva1": "@(negedge clk) disable iff (bypass_mode)     $changed(addr) |-> ##1 $stable(addr);",
        "sva2": "@(negedge clk) disable iff (bypass_mode)         (bypass_mode == 0 && $changed(addr)) |-> ##1 addr == $past(addr)"
    },
    {
        "id": "1_19_0062",
        "sva1": "@(posedge clk)         (phase_align && pll_locked) |-> ##7 clock_stable;",
        "sva2": "@(posedge clk)         (phase_align == 1 && pll_locked == 1) |-> ##7 (clock_stable == 1)"
    },
    {
        "id": "1_35_0073",
        "sva1": "@(posedge clk)         (pattern_match && !mask_match) |-> ##1 match_interrupt;",
        "sva2": "@(posedge clk)         (pattern_match == 1 && mask_match == 0) |-> ##1 (match_interrupt == 1)"
    },
    {
        "id": "1_41_0075",
        "sva1": "@(posedge clk)         (packet_received && crc_check) |-> ##3 packet_valid;",
        "sva2": "@(posedge clk)         (packet_received == 1 && crc_check == 1) |-> ##3 (packet_valid == 1)"
    },
    {
        "id": "1_44_0008",
        "sva1": "@(posedge clk)         (phase_error && phase_adjust) |-> ##5 phase_locked;",
        "sva2": "@(posedge clk)         (phase_error == 1 && phase_adjust == 1) |-> ##5 (phase_locked == 1)"
    },
    {
        "id": "2_11_0047",
        "sva1": "@(posedge clk)     sync_pulse == 1'b1 |-> ##[4:9] sync_ack;",
        "sva2": "@(posedge clk)         sync_pulse == 1'b1 |-> ##[4:9] sync_ack == 1'b1"
    },
    {
        "id": "2_13_0010",
        "sva1": "@(posedge clk)         timer_expired == 1'b1 |-> ##[2:6] timer_reset == 1'b1;",
        "sva2": "@(posedge clk)         timer_expired == 1'b1 |-> ##[2:6] timer_reset == 1'b1"
    },
    {
        "id": "2_26_0036",
        "sva1": "@(posedge clk)         clock_switch == 1'b1 |-> ##[2:4] clock_stable;",
        "sva2": "@(posedge clk)         clock_switch |-> ##[2:4] clock_stable"
    },
    {
        "id": "2_48_0087",
        "sva1": "@(posedge clk)     signal_loss == 1'b1 |-> ##[3:6] signal_recovery == 1'b1;",
        "sva2": "@(posedge clk)         signal_loss == 1'b1 |-> ##[3:6] signal_recovery == 1'b1"
    },
    {
        "id": "3_31_0105",
        "sva1": "@(posedge clk)         (debug_halt && debug_en) |-> debug_ack;",
        "sva2": "@(posedge clk)         (debug_halt == 1 && debug_en == 1) |-> (debug_ack == 1)"
    },
    {
        "id": "5_11_0228",
        "sva1": "@(posedge clk)     $fell(interrupt_line)[*3] |-> interrupt_handled;",
        "sva2": "@(posedge clk)         $fell(interrupt_line) [*3] |-> interrupt_handled"
    },
    {
        "id": "5_21_0231",
        "sva1": "@(posedge clk)     (fifo_write_en && !fifo_full)[*2] |-> fifo_write_ptr_changed[*2];",
        "sva2": "@(posedge clk)         (fifo_write_en == 1 && fifo_full == 0) [*2] |-> (fifo_write_ptr_changed == 1) [*2]"
    },
    {
        "id": "5_25_0210",
        "sva1": "@(posedge clk)     (encryption_active && !encryption_error)[*2] |-> cipher_text_valid[*2];",
        "sva2": "@(posedge clk)         (encryption_active == 1 && encryption_error == 0) [*2] |-> cipher_text_valid == 1 [*2]"
    },
    {
        "id": "5_47_0250",
        "sva1": "@(posedge clk)         (branch_prediction_active && !branch_mispredict)[*2] |-> prediction_valid[*2];",
        "sva2": "@(posedge clk)         (branch_prediction_active == 1 && branch_mispredict == 0) [*2] |-> (prediction_valid == 1) [*2]"
    },
    {
        "id": "6_5_0276",
        "sva1": "@(posedge clk)     (frame_start && sync_ok) |-> payload[*8:12] ##1 frame_end;",
        "sva2": "@(posedge clk)     (frame_start && sync_ok) |=>      (payload [*8:12]) ##1 frame_end"
    },
    {
        "id": "6_7_0247",
        "sva1": "@(posedge clk)     (!fifo_empty [*2:4]) |-> rd_en;",
        "sva2": "@(posedge clk)         (fifo_empty == 0 [*2:4]) |-> rd_en == 1"
    },
    {
        "id": "7_5_0311",
        "sva1": "@(posedge clk)         $rose(req) |-> grant;",
        "sva2": "@(posedge clk)         $rose(req) |-> grant == 1"
    },
    {
        "id": "8_19_0375",
        "sva1": "@(posedge clk)     $fell(update) |-> ##2 !dirty_bit;",
        "sva2": "@(posedge clk)         $fell(update) |-> ##2 dirty_bit == 0"
    },
    {
        "id": "10_21_0490",
        "sva1": "@(posedge clk)         $past(burst_en, 1) |-> burst_cnt == (($past(burst_cnt, 1) + 1) % 8);",
        "sva2": "@(posedge clk)         $past(burst_en) == 1 |-> burst_cnt % 8 == 1"
    },
    {
        "id": "10_29_0451",
        "sva1": "@(posedge clk)         $past(ser_valid, 8) |-> par_valid;",
        "sva2": "@(posedge clk)         $past(ser_valid, 8) |-> par_valid"
    },
    {
        "id": "10_44_0500",
        "sva1": "@(posedge clk)     $past(scan_en, 5) |-> scan_out == $past(scan_in, 5);",
        "sva2": "@(posedge clk)         $past(scan_en, 5) |-> scan_out == $past(scan_in, 5)"
    },
    {
        "id": "10_42_0503",
        "sva1": "@(posedge clk)         ($past(irq, 3) && !$past(irq_ack, 2)) |-> irq_handler_active;",
        "sva2": "@(posedge clk)         ($past(irq, 3) == 1 && $past(irq_ack, 2) == 0) |-> irq_handler_active == 1"
    },
    {
        "id": "10_4_0441",
        "sva1": "@(posedge clk)     ($past(err_flag, 2) && $past(err_flag, 1)) |-> err_flag;",
        "sva2": "@(posedge clk)         ($past(err_flag, 2) == 1 && $past(err_flag, 1) == 1) |-> (err_flag == 1)"
    },
    {
        "id": "11_15_0504",
        "sva1": "@(posedge clk)         (sync_pulse && locked) |-> sync_ack;",
        "sva2": "@(posedge clk)         (sync_pulse == 1 && locked == 1) |-> (sync_ack == 1)"
    },
    {
        "id": "11_39_0553",
        "sva1": "@(posedge clk)         ((sop && eop) && valid) |-> single_packet;",
        "sva2": "@(posedge clk)         (sop == 1 && eop == 1 && valid == 1) |-> (single_packet == 1)"
    },
    {
        "id": "11_42_0732",
        "sva1": "@(posedge clk)         (encrypt_en && key_ready) |-> cipher_start;",
        "sva2": "@(posedge clk)         (encrypt_en == 1 && key_ready == 1) |-> (cipher_start == 1)"
    },
    {
        "id": "11_4_0511",
        "sva1": "@(posedge clk)         (enable && (count > threshold)) |-> overflow;",
        "sva2": "@(posedge clk)         (enable == 1 && count > threshold) |-> (overflow == 1)"
    },
    {
        "id": "12_11_0537",
        "sva1": "@(posedge clk)         (config_error || parity_error) |-> error_status;",
        "sva2": "@(posedge clk)         (config_error == 1 || parity_error == 1) |-> error_status == 1"
    },
    {
        "id": "12_21_0546",
        "sva1": "@(posedge clk)         (sync_pulse || async_pulse) |-> ##1 pulse_ack;",
        "sva2": "@(posedge clk)         (sync_pulse == 1 || async_pulse == 1) |-> ##1 pulse_ack == 1"
    },
    {
        "id": "13_11_0593",
        "sva1": "@(negedge clk)         !(full || empty) |-> can_write;",
        "sva2": "@(negedge clk)         (full == 0 && empty == 0) |-> (can_write == 1)"
    },
    {
        "id": "13_22_0599",
        "sva1": "@(posedge clk)         !(fifo_empty && fifo_full) |-> fifo_ok;",
        "sva2": "@(posedge clk)         !(fifo_empty && fifo_full) |-> fifo_ok"
    },
    {
        "id": "13_32_0618",
        "sva1": "@(negedge clk)         !(low_power && high_power) |-> mid_power;",
        "sva2": "@(negedge clk)         !(low_power && high_power) |-> mid_power == 1"
    },
    {
        "id": "13_36_0627",
        "sva1": "@(posedge clk)         !(early_term && late_term) |-> on_time;",
        "sva2": "@(posedge clk)         !(early_term && late_term) |-> on_time == 1"
    },
    {
        "id": "1_12_0063",
        "sva1": "@(posedge clk)         (timeout_start && !timeout_clear) |-> ##8 timeout_event;",
        "sva2": "@(posedge clk)         (timeout_start == 1 && timeout_clear == 0) |-> ##8 (timeout_event == 1)"
    },
    {
        "id": "1_37_0014",
        "sva1": "@(posedge clk)     (jtag_reset && tck_stable) |-> ##3 jtag_ready;",
        "sva2": "@(posedge clk)         (jtag_reset == 1 && tck_stable == 1) |-> ##3 (jtag_ready == 1)"
    },
    {
        "id": "1_5_0010",
        "sva1": "@(posedge clk)     (wr_en && full) |-> ##3 overflow_flag;",
        "sva2": "@(posedge clk)         (wr_en == 1 && full == 1) |-> ##3 (overflow_flag == 1)"
    },
    {
        "id": "2_26_0055",
        "sva1": "@(negedge clk)     sensor_trigger == 1'b1 |-> ##[3:9] sensor_data_ready == 1'b1;",
        "sva2": "@(negedge clk)         sensor_trigger == 1'b1 |-> ##[3:9] sensor_data_ready == 1'b1"
    },
    {
        "id": "3_16_0097",
        "sva1": "@(posedge clk)         config_done == 1'b1 |-> module_ready == 1'b1;",
        "sva2": "@(posedge clk)         config_done == 1'b1 |-> module_ready == 1'b1"
    },
    {
        "id": "2_9_0008",
        "sva1": "@(posedge clk)     dma_request == 1'b1 |-> ##[10:20] dma_complete == 1'b1;",
        "sva2": "@(posedge clk)         dma_request == 1'b1 |-> ##[10:20] dma_complete == 1'b1"
    },
    {
        "id": "3_29_0093",
        "sva1": "@(posedge clk)         initialized |-> go_signal;",
        "sva2": "@(posedge clk)         initialized == 1 |-> go_signal == 1"
    },
    {
        "id": "3_49_0745",
        "sva1": "@(posedge clk)         voltage_drop == 1'b1 |-> power_alert == 1'b1;",
        "sva2": "@(posedge clk)         voltage_drop == 1'b1 |-> power_alert == 1'b1"
    },
    {
        "id": "5_17_0204",
        "sva1": "@(posedge clk)     init_start[*4] |-> ##4 init_complete;",
        "sva2": "@(posedge clk)         init_start [*4] |-> ##4 init_complete"
    },
    {
        "id": "5_31_0234",
        "sva1": "@(posedge clk)     spi_cs_low[*4] |-> ##4 spi_cs_high;",
        "sva2": "@(posedge clk)         spi_cs_low [*4] |-> ##4 spi_cs_high"
    },
    {
        "id": "7_47_0367",
        "sva1": "@(posedge clk)     $rose(monitor) |-> log;",
        "sva2": "@(posedge clk)         $rose(monitor) |-> log == 1"
    },
    {
        "id": "8_18_0360",
        "sva1": "@(posedge clk)         $fell(calibrate) |-> ##5 calibration_done;",
        "sva2": "@(posedge clk)         $fell(calibrate) |-> ##5 calibration_done"
    },
    {
        "id": "8_35_0362",
        "sva1": "@(posedge clk)         $fell(clock_div) |-> ##2 clock_changed;",
        "sva2": "@(posedge clk)         $fell(clock_div) |-> ##2 clock_changed"
    },
    {
        "id": "8_5_0345",
        "sva1": "@(posedge clk)         $fell(req) |=> ack;",
        "sva2": "@(posedge clk)         $fell(req) |-> ##1 ack == 1"
    },
    {
        "id": "10_48_0493",
        "sva1": "@(posedge pwm_clk)     $fell(pwm_a) |-> ##[2:4] ($past(pwm_b,1) == 1'b0) ##0 deadtime_ok;",
        "sva2": "@(posedge pwm_clk)         $fell(pwm_a) |-> ##[2:4] ($past(pwm_b,1) == 0 && deadtime_ok == 1)"
    },
    {
        "id": "11_14_0521",
        "sva1": "@(posedge clk_uart)     (rx_low && !tx_active) |-> ##[12:16] (break_detected && !framing_error);",
        "sva2": "@(posedge clk_uart)         (rx_low == 1 && tx_active == 0) |-> ##[12:16] (break_detected == 1 && framing_error == 0)"
    },
    {
        "id": "11_16_0498",
        "sva1": "@(posedge clk_sdio)     (cmd_sent && !cmd_busy) |-> ##[8:64] (response_received || timeout_error);",
        "sva2": "@(posedge clk_sdio)         (cmd_sent == 1 && cmd_busy == 0) |-> ##[8:64] (response_received == 1 || timeout_error == 1)"
    },
    {
        "id": "11_38_0538",
        "sva1": "@(posedge clk_boot)         (auth_start && !crypto_busy) |-> ##[32:64] (auth_pass && !tamper_detected);",
        "sva2": "@(posedge clk_boot)         (auth_start == 1 && crypto_busy == 0) |-> ##[32:64] (auth_pass == 1 && tamper_detected == 0)"
    },
    {
        "id": "12_30_0559",
        "sva1": "@(posedge clk_pcie)         ((rx_crc32 == comp_crc32) || crc_check_disable) |-> ##1 $fell(bad_tlp_status);",
        "sva2": "@(posedge clk_pcie)         (rx_crc32 == comp_crc32) || (crc_check_disable == 1) |-> ##1 $fell(bad_tlp_status)"
    },
    {
        "id": "15_15_0724",
        "sva1": "@(posedge clk_net) disable iff (net_reset)     packet_start |-> ##1 header_valid ##[2:3] payload_valid ##2 crc_match;",
        "sva2": "@(posedge clk_net) disable iff (net_reset)         (net_reset == 0 && packet_start == 1) |-> ##1 (header_valid == 1) ##[2:3] (payload_valid == 1) ##2 (crc_match == 1)"
    },
    {
        "id": "1_22_0027",
        "sva1": "@(posedge clk_sd)     cmd_sent == 1'b1 |-> ##6 crc7_ok ##1 response_timeout;",
        "sva2": "@(posedge clk_sd)         cmd_sent == 1'b1 |-> ##6 crc7_ok == 1'b1 ##1 response_timeout == 1'b1"
    },
    {
        "id": "1_31_0028",
        "sva1": "@(posedge clk_batt)     voltage_low == 1'b1 |-> ##[4:6] charge_enable ##1 !battery_dead;",
        "sva2": "@(posedge clk_batt)         voltage_low == 1'b1 |-> ##[4:6] charge_enable == 1'b1 ##1 battery_dead == 1'b0"
    },
    {
        "id": "2_25_0072",
        "sva1": "@(posedge clk_i2c)     i2c_start_cond == 1'b1 |-> ##[1:3] (i2c_stop_cond || i2c_restart);",
        "sva2": "@(posedge clk_i2c)     i2c_start_cond == 1'b1 |-> ##[1:3] (i2c_stop_cond == 1'b1 || i2c_restart == 1'b1)"
    },
    {
        "id": "2_3_0044",
        "sva1": "@(posedge clk_core)     (irq_pending && irq_enable) |-> ##[2:4] (!irq_pending || irq_serviced);",
        "sva2": "@(posedge clk_core)         (irq_pending == 1 && irq_enable == 1) |-> ##[2:4] (irq_pending == 0 || irq_serviced == 1)"
    },
    {
        "id": "2_36_0082",
        "sva1": "@(posedge clk_can)     can_frame_start == 1'b1 |-> ##[5:20] (can_frame_end || can_error);",
        "sva2": "@(posedge clk_can)         can_frame_start == 1'b1 |-> ##[5:20] (can_frame_end == 1'b1 || can_error == 1'b1)"
    },
    {
        "id": "3_13_0128",
        "sva1": "@(posedge clk_adc)     adc_conv_start == 1'b1 |-> ##[10:15] (adc_conv_done || adc_conv_timeout);",
        "sva2": "@(posedge clk_adc)         adc_conv_start == 1'b1 |-> ##[10:15] (adc_conv_done == 1'b1 || adc_conv_timeout == 1'b1)"
    },
    {
        "id": "3_16_0109",
        "sva1": "@(posedge clk_sata)     sata_phy_init == 1'b1 |-> ##[100:200] (sata_phy_ready ##0 !sata_phy_err);",
        "sva2": "@(posedge clk_sata)         sata_phy_init == 1'b1 |-> ##[100:200] (sata_phy_ready == 1'b1 && sata_phy_err == 1'b0)"
    },
    {
        "id": "5_20_0233",
        "sva1": "@(posedge clk_sensor)     (temp_rising[*10] ##1 over_temp[*5]) |-> temp_alarm[*3];",
        "sva2": "@(posedge clk_sensor)         (temp_rising [*10]) ##1 (over_temp [*5]) |-> (temp_alarm [*3])"
    },
    {
        "id": "6_11_0251",
        "sva1": "@(posedge clk_temp)     temp_high[*4:8] |-> ##[1:3] throttle_en[*1:4];",
        "sva2": "@(posedge clk_temp)         (temp_high [*4:8]) |-> ##[1:3] throttle_en [*1:4]"
    },
    {
        "id": "6_22_0289",
        "sva1": "@(posedge clk_dma)     dma_req[*8:16] |-> ##[2:4] transfer_done[*1:2];",
        "sva2": "@(posedge clk_dma)         dma_req [*8:16] |-> ##[2:4] transfer_done [*1:2]"
    },
    {
        "id": "6_38_0302",
        "sva1": "@(posedge clk_mii_rx)     rx_dv[*4:8] |-> ##[3:5] crc_valid[*1:2];",
        "sva2": "@(posedge clk_mii_rx)         (rx_dv [*4:8]) |-> ##[3:5] crc_valid [*1:2]"
    },
    {
        "id": "10_30_0514",
        "sva1": "@(posedge reset_clk)     $fell(reset_assert) |-> $past(reset_counter, 4) == 8'hFF;",
        "sva2": "@(posedge reset_clk) disable iff (1'b0)         $fell(reset_assert) |-> $past(reset_counter, 4) == 8'hFF"
    },
    {
        "id": "11_4_0517",
        "sva1": "@(posedge clk_irq_ctrl)         (irq_pending[3] && irq_mask[3] && highest_priority) |-> ##1 irq_ack[3];",
        "sva2": "@(posedge clk_irq_ctrl)         (irq_pending[3] == 1 && irq_mask[3] == 1 && highest_priority == 1) |-> ##1 (irq_ack[3] == 1)"
    },
    {
        "id": "1_23_0001",
        "sva1": "@(posedge crypto_clk)     ($rose(hash_start) && !hash_busy) |-> ##15 (hash_done && $stable(hash_input_data));",
        "sva2": "@(posedge crypto_clk)         ($rose(hash_start) && hash_busy == 0) |-> ##15 (hash_done == 1 && hash_input_data == $past(hash_input_data))"
    },
    {
        "id": "1_40_0028",
        "sva1": "@(posedge mipi_dsi_clk)     ($rose(mipi_hs_mode_en) && mipi_lp_mode_active) |-> ##8 (mipi_hs_mode_active && $stable(mipi_lane_state));",
        "sva2": "@(posedge mipi_dsi_clk)         ($rose(mipi_hs_mode_en) && mipi_lp_mode_active == 1) |-> ##8 (mipi_hs_mode_active == 1 && mipi_lane_state == $past(mipi_lane_state))"
    },
    {
        "id": "2_21_0025",
        "sva1": "@(posedge clk_ref)     pll_enable == 1'b1 |-> ##[8:32] pll_locked == 1'b1;",
        "sva2": "@(posedge clk_ref)         pll_enable == 1'b1 |-> ##[8:32] pll_locked == 1'b1"
    },
    {
        "id": "2_33_0103",
        "sva1": "@(posedge clk_audio)     audio_sample_req == 1'b1 |-> ##[1:4] audio_sample_ack;",
        "sva2": "@(posedge clk_audio)         audio_sample_req == 1'b1 |-> ##[1:4] audio_sample_ack == 1'b1"
    },
    {
        "id": "2_35_0084",
        "sva1": "@(posedge clk_vmon)     vmon_enable == 1'b1 |-> ##[3:7] vmon_ready == 1'b1;",
        "sva2": "@(posedge clk_vmon)         vmon_enable == 1'b1 |-> ##[3:7] vmon_ready == 1'b1"
    },
    {
        "id": "2_6_0015",
        "sva1": "@(posedge clk_cache)         cache_inv_req == 1'b1 |-> ##[7:25] cache_inv_ack == 1'b1;",
        "sva2": "@(posedge clk_cache)         cache_inv_req == 1'b1 |-> ##[7:25] cache_inv_ack == 1'b1"
    },
    {
        "id": "3_35_0114",
        "sva1": "@(posedge clk_ddr)     init_start == 1'b1 |-> ##[200:400] (calib_done || init_fail);",
        "sva2": "@(posedge clk_ddr)         init_start == 1'b1 |-> ##[200:400] (calib_done == 1'b1 || init_fail == 1'b1)"
    },
    {
        "id": "3_41_0142",
        "sva1": "@(posedge clk_rf)     sync_pulse |-> ##[3:6] (iq_aligned || phase_error);",
        "sva2": "@(posedge clk_rf)         sync_pulse == 1 |-> ##[3:6] (iq_aligned == 1 || phase_error == 1)"
    },
    {
        "id": "3_42_0158",
        "sva1": "@(posedge clk_hdmi)     link_train == 1'b1 |-> ##[100:200] (link_ok || equalization_fail);",
        "sva2": "@(posedge clk_hdmi)         link_train == 1'b1 |-> ##[100:200] (link_ok == 1'b1 || equalization_fail == 1'b1)"
    },
    {
        "id": "3_45_0136",
        "sva1": "@(posedge clk_nand)     prog_cmd == 1'b1 |-> ##[200:400] (prog_done || write_error);",
        "sva2": "@(posedge clk_nand)         prog_cmd == 1'b1 |-> ##[200:400] (prog_done == 1'b1 || write_error == 1'b1)"
    },
    {
        "id": "3_50_0124",
        "sva1": "@(posedge clk_zigbee)     tx_complete == 1'b1 |-> ##[2:5] (ack_received || csma_fail);",
        "sva2": "@(posedge clk_zigbee)         tx_complete == 1'b1 |-> ##[2:5] (ack_received == 1'b1 || csma_fail == 1'b1)"
    },
    {
        "id": "7_16_0323",
        "sva1": "@(posedge clk_usb)     $rose(usb_reset_n) |-> ##[2:5] $stable(usb_speed) ##0 $onehot0(usb_state);",
        "sva2": "@(posedge clk_usb)         $rose(usb_reset_n) |-> ##[2:5] ($stable(usb_speed) ##1 $onehot0(usb_state))"
    },
    {
        "id": "174_7_1397",
        "sva1": "@(posedge clk_signal)    $fell(clk_out) |-> ##1 $stable(data_out)[*2]",
        "sva2": "@(posedge clk_signal)     $fell(clk_out) |-> $stable(data_out)[*2]"
    },
    {
        "id": "165_5_1316",
        "sva1": "@(posedge pmu_clk) disable iff (deep_sleep)    $rose(pwr_good_vcore) |=> ##[2:10] $rose(pwr_good_io)",
        "sva2": "@(posedge pmu_clk) disable iff (deep_sleep)         (deep_sleep == 0 && $rose(pwr_good_vcore)) |-> ##[2:10] $rose(pwr_good_io)"
    },
    {
        "id": "176_8_1430",
        "sva1": "@(posedge mem_clk)    mem_req == 1'b1 |-> ##1 ((mem_gnt && !mem_error) throughout (##[1:8] mem_rdy))",
        "sva2": "@(posedge mem_clk)    mem_req == 1'b1 |-> ##1 (mem_gnt == 1'b1 && mem_error == 1'b0) throughout (##[1:8] mem_rdy == 1'b1)"
    },
    {
        "id": "190_5_1551",
        "sva1": "@(posedge clk_arb)    lo_pri_req == 1'b1 |-> lo_pri_req until lo_pri_grant",
        "sva2": "@(posedge clk_arb)    lo_pri_req == 1'b1 |-> lo_pri_req throughout lo_pri_grant[->1]"
    },
    {
        "id": "200_8_1639",
        "sva1": "@(posedge ref_clk)    $stable(clk_out) |-> ##1 $stable(clk_out)[*5]",
        "sva2": "@(posedge ref_clk)         $stable(clk_out) |-> ##1 $stable(clk_out)[*5]"
    },
    {
        "id": "204_8_1675",
        "sva1": "@(posedge clk)    $rose(idle_state) |-> ##[1:3] $rose(active_state)",
        "sva2": "@(posedge clk)         $rose(idle_state) |-> ##[1:3] $rose(active_state)"
    },
    {
        "id": "239_4_2040",
        "sva1": "@(posedge clk_core)    $rose(cmd_sent) |-> (##[1:8] $rose(cmd_ack)) or (##20 $rose(cmd_timeout))",
        "sva2": "@(posedge clk_core)         $rose(cmd_sent) |-> (##[1:8] $rose(cmd_ack)) or (##20 $rose(cmd_timeout))"
    },
    {
        "id": "248_4_2125",
        "sva1": "@(posedge wr_clk)    (fifo_full_status && $rose(wr_enable)) |-> ##1 $fell(wr_enable)",
        "sva2": "@(posedge wr_clk)         (fifo_full_status && $rose(wr_enable)) |-> ##1 $fell(wr_enable)"
    },
    {
        "id": "263_2_2232",
        "sva1": "@(posedge usb_clk)        $rose(usb_se0) |-> ##18 $fell(usb_se0)",
        "sva2": "@(posedge usb_clk)    $rose(usb_se0) |-> ##18 $fell(usb_se0)"
    },
    {
        "id": "26_1_0177",
        "sva1": "@(posedge clk) disable iff (!rst_n)    $rose(arvalid && arready) |-> ##[1:3] rvalid",
        "sva2": "@(posedge clk) disable iff (!rst_n)     $rose(arvalid && arready) |-> ##[1:3] rvalid"
    },
    {
        "id": "27_6_0208",
        "sva1": "@(posedge clk)        $rose(wlast) |-> ($past(wvalid) && ($countones(wstrb) > 0))",
        "sva2": "@(posedge clk)         $rose(wlast) |-> ($past(wvalid) == 1) && ($countones(wstrb) > 0)"
    },
    {
        "id": "281_10_2385",
        "sva1": "@(posedge hdmi_clk)    $fell(data_island_period) |-> ##1 (end_sequence_byte == 8'hFF)",
        "sva2": "@(posedge hdmi_clk)         $fell(data_island_period) |-> ##1 end_sequence_byte == 8'hFF"
    },
    {
        "id": "293_9_2481",
        "sva1": "@(posedge nfc_clk)    nfc_status_reg_ecc_err == 1'b1 |-> $past(nfc_read_op && nfc_ecc_uncorrectable, 1)",
        "sva2": "@(posedge nfc_clk)     nfc_status_reg_ecc_err == 1'b1 |-> $past(nfc_read_op & nfc_ecc_uncorrectable, 1)"
    },
    {
        "id": "297_1_2519",
        "sva1": "@(posedge hbm_clk)    $rose(hbm_pseudo_ch_mode_enable) |->         ((hbm_odd_bank_activate ##2 hbm_even_bank_activate) or          (hbm_even_bank_activate ##2 hbm_odd_bank_activate))",
        "sva2": "@(posedge hbm_clk)         $rose(hbm_pseudo_ch_mode_enable) |->          (hbm_odd_bank_activate ##2 hbm_even_bank_activate) or          (hbm_even_bank_activate ##2 hbm_odd_bank_activate)"
    },
    {
        "id": "58_1_0410",
        "sva1": "@(posedge clk_signal)        $rose(cmd_start) |-> ##[1:8] resp_start",
        "sva2": "@(posedge clk_signal)         $rose(cmd_start) |-> ##[1:8] resp_start"
    },
    {
        "id": "32_6_0237",
        "sva1": "@(posedge clk)        wvalid == 1'b1 |-> ($past(awvalid,1) || $past(awvalid,2) || $past(awvalid,3))",
        "sva2": "@(posedge clk)         wvalid == 1'b1 |-> ($past(awvalid, 1) == 1'b1) || ($past(awvalid, 2) == 1'b1) || ($past(awvalid, 3) == 1'b1)"
    },
    {
        "id": "86_3_0640",
        "sva1": "@(posedge clk_signal)    $rose(start_signal) ##1 (signature == $past(golden_sig)) |=> $stable(signature)",
        "sva2": "@(posedge clk_signal)     $rose(start_signal) ##1 (signature == $past(golden_sig)) |=> $stable(signature)"
    },
    {
        "id": "9_3_0047",
        "sva1": "@(posedge clk)        cnt != $past(cnt) |=> $countones(cnt) >= $past($countones(cnt), 1)",
        "sva2": "@(posedge clk)         cnt != $past(cnt) |-> ##1 $countones(cnt) >= $past($countones(cnt), 1)"
    },
    {
        "id": "1_12_0056",
        "sva1": "@(posedge clk)         $rose(dma_request) |-> ##3 dma_grant;",
        "sva2": "@(posedge clk)         $rose(dma_request) |-> ##3 dma_grant"
    },
    {
        "id": "1_20_0012",
        "sva1": "@(posedge clk)     $fell(enable_signal) |-> ##1 outputs_disabled;",
        "sva2": "@(posedge clk)     $fell(enable_signal) |-> ##1 outputs_disabled"
    },
    {
        "id": "1_24_0030",
        "sva1": "@(posedge clk)     $fell(clock_valid) |-> ##1 !data_processing;",
        "sva2": "@(posedge clk)         $fell(clock_valid) |-> ##1 data_processing == 0"
    },
    {
        "id": "1_6_0040",
        "sva1": "@(posedge clk)     $changed(addr_bus) |-> ##2 data_stable;",
        "sva2": "@(posedge clk)         $changed(addr_bus) |-> ##2 data_stable == 1"
    },
    {
        "id": "3_40_0119",
        "sva1": "@(posedge clk)         (power_down_req && !critical_operation) |=> ##2 power_off_ack;",
        "sva2": "@(posedge clk)         (power_down_req == 1 && critical_operation == 0) |-> ##2 (power_off_ack == 1)"
    },
    {
        "id": "4_23_0148",
        "sva1": "@(posedge clk)         vsync[*2] |-> frame_start;",
        "sva2": "@(posedge clk)         vsync [*2] |-> frame_start"
    },
    {
        "id": "4_7_0129",
        "sva1": "@(posedge clk)     sync_pulse[*2] |=> ##2 packet_start;",
        "sva2": "@(posedge clk)     sync_pulse[*2] |=> ##2 packet_start"
    },
    {
        "id": "5_12_0181",
        "sva1": "@(posedge clk)     ($fell(clock_enable) && !low_power_mode) || reset |-> ##1 clock_gate;",
        "sva2": "@(posedge clk)         ($fell(clock_enable) && !low_power_mode) || reset == 1 |-> ##1 clock_gate == 1"
    },
    {
        "id": "6_22_0192",
        "sva1": "@(posedge clk)         $fell(fifo_pop) |-> ##1 fifo_empty;",
        "sva2": "@(posedge clk)     $fell(fifo_pop) |-> ##1 fifo_empty"
    },
    {
        "id": "8_16_0264",
        "sva1": "@(posedge clk)         $past(pwr_up, 1) |-> ##[1:5] $past(pwr_ok, 2);",
        "sva2": "@(posedge clk)         $past(pwr_up) |-> ##[1:5] $past(pwr_ok, 2)"
    },
    {
        "id": "1_22_0047",
        "sva1": "@(posedge clk)         power_on |-> ##1 voltage_stable[->1] ##1 clock_stable[->1] ##1 reset_release;",
        "sva2": "@(posedge clk)         power_on == 1 |-> ##1 voltage_stable == 1 ##1 clock_stable == 1 ##1 reset_release == 1"
    },
    {
        "id": "2_20_0023",
        "sva1": "@(posedge clk)     not (level1 |-> (level2 |-> level3));",
        "sva2": "@(posedge clk)         level1 == 1 |-> !(level2 == 1 && level3 == 0)"
    },
    {
        "id": "13_22_0561",
        "sva1": "@(posedge clk)         $rose(interrupt_line) |-> int_ack[*2] ##1 int_service;",
        "sva2": "@(posedge clk)         $rose(interrupt_line) |-> ##1 int_ack ##1 int_ack ##1 int_service"
    },
    {
        "id": "13_8_0551",
        "sva1": "@(posedge clk)     $stable(config_reg)[*3] |-> config_valid;",
        "sva2": "@(posedge clk)         $stable(config_reg)[*3] |-> config_valid == 1"
    },
    {
        "id": "14_27_0594",
        "sva1": "@(posedge clk)         (fifo_wr_en && fifo_almost_full) |=> fifo_full[*1:3];",
        "sva2": "@(posedge clk)         (fifo_wr_en == 1 && fifo_almost_full == 1) |-> ##1 (fifo_full == 1 [*1:3])"
    },
    {
        "id": "3_13_0053",
        "sva1": "@(posedge clk)     (security_mode[1:0] == 2'b11) throughout ($fell(secure_access) ##1 secure_ack);",
        "sva2": "@(posedge clk)     $fell(secure_access) |->      (security_mode[1:0] == 2'b11) throughout (         ##1 $rose(secure_ack)     )"
    },
    {
        "id": "3_29_0112",
        "sva1": "@(posedge clk)     (burst_count == 4'b1000) throughout ##1 burst_start ##[1:4] burst_done;",
        "sva2": "@(posedge clk)         burst_count == 4'b1000 |-> ##1 burst_start == 1 ##[1:4] burst_done == 1"
    },
    {
        "id": "4_14_0295",
        "sva1": "@(posedge clk)     temperature_high == 1'b1 |=> ##[1:5] cooling_active == 1'b1;",
        "sva2": "@(posedge clk)         temperature_high == 1'b1 |-> ##[1:5] cooling_active == 1'b1"
    },
    {
        "id": "4_16_0293",
        "sva1": "@(posedge clk)     voltage_low == 1'b1 |=> ##2 power_save_mode == 1'b1;",
        "sva2": "@(posedge clk)         voltage_low == 1'b1 |-> ##2 power_save_mode == 1'b1"
    },
    {
        "id": "8_24_0400",
        "sva1": "@(posedge clk)         decrypt_ready == 1'b1 |-> $stable(cipher_text);",
        "sva2": "@(posedge clk)         decrypt_ready == 1'b1 |-> cipher_text == $past(cipher_text)"
    },
    {
        "id": "7_16_0375",
        "sva1": "@(posedge clk) disable iff (!rst_n)     $fell(int_pending) |-> ##1 !int_service;",
        "sva2": "@(posedge clk) disable iff (!rst_n)     $fell(int_pending) |-> ##1 !int_service"
    },
    {
        "id": "11_19_0887",
        "sva1": "@(posedge clk) uart_tx_enable == 1'b1 |-> !$isunknown(uart_tx_data)",
        "sva2": "@(posedge clk)         uart_tx_enable == 1'b1 |-> !$isunknown(uart_tx_data)"
    },
    {
        "id": "22_24_1871",
        "sva1": "@(posedge clk) (handshake_req ##2 handshake_ack) intersect (protocol_init ##2 protocol_term)",
        "sva2": "@(posedge clk)         (handshake_req == 1 && protocol_init == 1) |-> ##2 (handshake_ack == 1 && protocol_term == 1)"
    },
    {
        "id": "22_96_1942",
        "sva1": "@(posedge clk) (clock_accuracy_check ##2 clock_accuracy_adjust) intersect      (time_reference_set ##2 time_reference_update)",
        "sva2": "@(posedge clk)         (clock_accuracy_check == 1 && time_reference_set == 1) |-> ##2 (clock_accuracy_adjust == 1 && time_reference_update == 1)"
    },
    {
        "id": "0231",
        "sva1": "@(posedge sensor_fusion_clk)    disable iff (calibration_drift)    perception_system |-> (confidence_threshold[7:0] > 8'd200 ? trust_detection : request_confirmation)",
        "sva2": "@(posedge sensor_fusion_clk) disable iff (calibration_drift)    perception_system |->         if (confidence_threshold[7:0] > 8'd200)             trust_detection        else            request_confirmation"
    },
    {
        "id": "0249",
        "sva1": "@(posedge analytics_clk) disable iff (privacy_mode)    data_pipeline |-> (anonymization_required ? mask_identifiers : preserve_original)",
        "sva2": "@(posedge analytics_clk) disable iff (privacy_mode)         (privacy_mode == 0 && data_pipeline == 1) |->          (anonymization_required == 1 ? mask_identifiers : preserve_original)"
    },
    {
        "id": "0360",
        "sva1": "@(posedge neural_clk) disable iff (!brain_signal_clean)    direct_neural_interface |-> (thought_pattern_recognized ? execute_command : ignore_noise)",
        "sva2": "@(posedge neural_clk) disable iff (!brain_signal_clean)    direct_neural_interface |->         if (thought_pattern_recognized)             execute_command        else            ignore_noise"
    },
    {
        "id": "0520",
        "sva1": "@(negedge inspection_clk) disable iff (measurement_system_down)    quality_control == 1'b1 |->     (dimensional_check_passed ? (surface_defect_absent ? accept_part : rework_required) : reject_part)",
        "sva2": "@(negedge inspection_clk) disable iff (measurement_system_down)    quality_control |->         if (dimensional_check_passed)             if (surface_defect_absent)                 accept_part            else                rework_required        else            reject_part"
    },
    {
        "id": "0552",
        "sva1": "@(negedge compliance_clk) disable iff (regulatory_approval_pending)    quality_assurance |-> (documentation_complete ? (audit_trail_verified ? release_batch : complete_records) : gather_missing_data)",
        "sva2": "@(negedge compliance_clk) disable iff (regulatory_approval_pending)         quality_assurance == 1 |->          if (documentation_complete == 1)              if (audit_trail_verified == 1)                  release_batch == 1              else                  complete_records == 1          else              gather_missing_data == 1"
    },
    {
        "id": "0642",
        "sva1": "disable iff (magnetic_field_unstable)    @(negedge spintronic_clk)    spin_based_electronics |->         (spin_polarization[11:0] ?             (magnetoresistance_high ? spin_valve_operation : magnetic_tunnel_junction) :             spin_injection)",
        "sva2": "@(negedge spintronic_clk) disable iff (magnetic_field_unstable)         (magnetic_field_unstable == 0 && spin_based_electronics == 1) |->          (spin_polarization[11:0] != 0) ?              (magnetoresistance_high == 1 ? spin_valve_operation == 1 :               magnetic_tunnel_junction == 1) :              spin_injection == 1"
    },
    {
        "id": "0727",
        "sva1": "@(negedge intention_clock) disable iff (goal_system_offline)    autonomous_agent |->         (goal_hierarchy[7:0] ?             (plan_execution_successful ? goal_achievement :                 (replanning_needed ? strategy_revision : goal_abandonment))             : reactive_behavior)",
        "sva2": "@(negedge intention_clock) disable iff (goal_system_offline)    autonomous_agent |->         if (goal_hierarchy[7:0] != 8'b0)             if (plan_execution_successful)                 goal_achievement            else if (replanning_needed)                 strategy_revision            else                goal_abandonment        else            reactive_behavior"
    },
    {
        "id": "0751",
        "sva1": "@(negedge unity_clock) disable iff (separation_illusion_strong)    integration_processor |->     (wholeness_recognition[11:0] ?         (transcendent_unity ? cosmic_consciousness :             (harmonious_integration ? balanced_system : fragmented_existence))         : isolated_components)",
        "sva2": "@(negedge unity_clock) disable iff (separation_illusion_strong)         (separation_illusion_strong == 0 && integration_processor == 1) |->          (wholeness_recognition[11:0] != 0) ?              (transcendent_unity == 1 ? cosmic_consciousness :               harmonious_integration == 1 ? balanced_system :               fragmented_existence) :              isolated_components"
    },
    {
        "id": "0959",
        "sva1": "@(negedge lfsr_clk) disable iff (!feedback_polynomial)    linear_feedback |->         ((shift_register[31:0] && tap_configuration) ?             (maximum_length ? ml_sequence : shorter_period) :             all_zeros_state)",
        "sva2": "@(negedge lfsr_clk) disable iff (!feedback_polynomial)         linear_feedback == 1 |->          ((shift_register[31:0] != 0) && tap_configuration) ?              (maximum_length ? ml_sequence : shorter_period) :              all_zeros_state"
    },
    {
        "id": "0764",
        "sva1": "@(posedge hope_clock) disable iff (!future_vision_enabled)    possibility_engine |-> (        optimism_level[11:0] ? (            unwavering_hope ? faith_based_confidence :             (realistic_optimism ? grounded_hope : cautious_pessimism)        ) : despair_state    )",
        "sva2": "@(posedge hope_clock) disable iff (!future_vision_enabled)         possibility_engine == 1 |->          if (optimism_level[11:0] != 0)              if (unwavering_hope)                  faith_based_confidence == 1             else if (realistic_optimism)                  grounded_hope == 1             else                  cautious_pessimism == 1         else              despair_state == 1"
    },
    {
        "id": "0994",
        "sva1": "@(negedge calibration_clk) disable iff (!reference_stable)    offset_calibration |->         ((calibration_sample[11:0] - reference_value[11:0]) > tolerance_band[11:0]) ?            (auto_calibration ? adjust_offset : (manual_mode ? user_adjustment : calibration_failure))            : calibration_complete",
        "sva2": "@(negedge calibration_clk) disable iff (!reference_stable)         (reference_stable == 1 && offset_calibration == 1) |->          (calibration_sample[11:0] - reference_value[11:0]) > tolerance_band[11:0] ?              (auto_calibration == 1 ? adjust_offset == 1 :               manual_mode == 1 ? user_adjustment == 1 :               calibration_failure == 1) :              calibration_complete == 1"
    },
    {
        "id": "0034",
        "sva1": "@(posedge clk)     disable iff (test_mode)     uart_transmit == 1'b1 |-> $past(tx_buffer_full, 1) |=> !$past(collision_detect)",
        "sva2": "@(posedge clk) disable iff (test_mode)         (test_mode == 0 && uart_transmit == 1 && $past(tx_buffer_full) == 1) |-> ##1 $past(collision_detect) == 0"
    },
    {
        "id": "1000",
        "sva1": "@(negedge thermal_clk) disable iff (!temperature_valid)    thermal_protection |->         ((junction_temp[11:0] > warning_threshold[11:0]) && (junction_temp[11:0] < shutdown_threshold[11:0])) ?             (thermal_throttling ? reduce_performance :                 (fan_control ? increase_cooling : thermal_warning)) :             normal_operation",
        "sva2": "@(negedge thermal_clk) disable iff (!temperature_valid)         (temperature_valid == 1 && thermal_protection == 1) |->          (junction_temp[11:0] > warning_threshold[11:0] && junction_temp[11:0] < shutdown_threshold[11:0]) ?              (thermal_throttling == 1 ? reduce_performance == 1 :               fan_control == 1 ? increase_cooling == 1 :               thermal_warning == 1) :              normal_operation == 1"
    },
    {
        "id": "0035",
        "sva1": "@(posedge clk_100m) disable iff (!hard_reset)         cache_hit == 1'b1 |-> $past(tag_match) && ($past(cache_enable, 1) || $past(bypass_mode))",
        "sva2": "@(posedge clk_100m) disable iff (!hard_reset)         cache_hit == 1'b1 |-> $past(tag_match) == 1'b1 && ($past(cache_enable, 1) == 1'b1 || $past(bypass_mode, 1) == 1'b1)"
    },
    {
        "id": "0079",
        "sva1": "@(negedge clk_i2c) disable iff (bus_error)     i2c_start_condition |-> !$past(bus_busy) && ($past(scl_high, 1) && $past(sda_high, 1))",
        "sva2": "@(negedge clk_i2c) disable iff (bus_error)         (bus_error == 0 && i2c_start_condition == 1) |->          ($past(bus_busy) == 0 && $past(scl_high) == 1 && $past(sda_high) == 1)"
    },
    {
        "id": "0242",
        "sva1": "@(posedge clk_pcie) disable iff (!pcie_reset_n)     packet_layer |-> ($past(flow_control, 1) && ($past(link_layer_ready) && $past(credits_available, 2)))",
        "sva2": "@(posedge clk_pcie) disable iff (!pcie_reset_n)         (pcie_reset_n == 1 && packet_layer == 1) |->          ($past(flow_control, 1) == 1) &&          ($past(link_layer_ready, 2) == 1 && $past(credits_available, 2) == 1)"
    },
    {
        "id": "0326",
        "sva1": "@(posedge clk) disable iff (recovery_mode)     fault_detector == 1'b1 |->      $past(health_monitor, 2) |=> ($past(diagnostic_complete) && ($past(system_recovery) || $past(safe_shutdown)))",
        "sva2": "@(posedge clk) disable iff (recovery_mode)     fault_detector == 1'b1 |->      $past(health_monitor, 2) |=> ($past(diagnostic_complete) && ($past(system_recovery) || $past(safe_shutdown)))"
    },
    {
        "id": "0300",
        "sva1": "@(posedge clk) disable iff (debug_exception)     instruction_complete == 1'b1 |->      $past(execution_unit, 1) |=>      (!$past(privilege_violation, 2) && $past(result_writeback))",
        "sva2": "@(posedge clk) disable iff (debug_exception)         (debug_exception == 0 && instruction_complete == 1) |->          ($past(execution_unit) == 1) ##1          ($past(privilege_violation, 2) == 0) ##1          ($past(result_writeback, 1) == 1)"
    },
    {
        "id": "0403",
        "sva1": "@(negedge clk_carriers) disable iff (!multicarrier_on)     subband_processing == 1'b1 |->      $past(carrier_allocation, 2) |=> ($past(power_distribution) && $past(spectral_efficiency))",
        "sva2": "@(negedge clk_carriers) disable iff (!multicarrier_on)     subband_processing == 1'b1 |->      $past(carrier_allocation, 2) |=> ($past(power_distribution) && $past(spectral_efficiency))"
    },
    {
        "id": "0369",
        "sva1": "@(posedge clk) disable iff (saturation_flag)     digital_predistortion == 1'b1 |->          $past(nonlinearity_model, 1) &&          ($past(adaptation_coefficient, 3) && $past(convergence_monitor, 1))",
        "sva2": "@(posedge clk) disable iff (saturation_flag)         (saturation_flag == 0 && digital_predistortion == 1'b1) |->          ($past(nonlinearity_model, 1) == 1'b1) &&          ($past(adaptation_coefficient, 3) == 1'b1) &&          ($past(convergence_monitor, 3) == 1'b1)"
    },
    {
        "id": "0414",
        "sva1": "@(posedge clk) disable iff (!optical_tweezers_on)     particle_manipulation == 1'b1 |->      $past(laser_trapping, 1) |=> ($past(force_measurement, 2) && $past(position_control))",
        "sva2": "@(posedge clk) disable iff (!optical_tweezers_on)         (optical_tweezers_on == 1 && particle_manipulation == 1) |->          ($past(laser_trapping) == 1) |-> ##1 ($past(force_measurement, 2) == 1 && $past(position_control, 1) == 1)"
    },
    {
        "id": "0546",
        "sva1": "@(posedge clk) disable iff (homomorphic_computation_error)     privacy_preserving_analytics |->      $past(encrypted_data_processing, 1) |=>      ($past(computation_verification, 2) && !$past(plaintext_leakage))",
        "sva2": "@(posedge clk) disable iff (homomorphic_computation_error)     privacy_preserving_analytics |->          $past(encrypted_data_processing, 1) |=>          ($past(computation_verification, 2) && !$past(plaintext_leakage))"
    },
    {
        "id": "0845",
        "sva1": "@(posedge clk_machine_listening) disable iff (environmental_noise_interference)     computational_auditory_scene_analysis |->      ($past(source_separation_algorithm, 2) && $past(auditory_object_formation)) |=> !$past(cocktail_party_problem)",
        "sva2": "@(posedge clk_machine_listening) disable iff (environmental_noise_interference)     computational_auditory_scene_analysis |->          ($past(source_separation_algorithm, 2) && $past(auditory_object_formation)) |=>          !$past(cocktail_party_problem)"
    },
    {
        "id": "0933",
        "sva1": "@(posedge clk_technical_embroidery) disable iff (thread_tension_instability)     decorative_stitching |-> ($past(stitch_density_optimization, 1) && $past(design_registration_accuracy, 2)) && $past(thread_break_minimization, 3)",
        "sva2": "@(posedge clk_technical_embroidery) disable iff (thread_tension_instability)     decorative_stitching |->          ($past(stitch_density_optimization, 1) &&           $past(design_registration_accuracy, 2) &&           $past(thread_break_minimization, 3))"
    },
    {
        "id": "1000",
        "sva1": "@(negedge clk)     (fifo_read && $past(fifo_not_empty, 1)) |-> (read_data_valid ##1 read_ack)",
        "sva2": "@(negedge clk)         (fifo_read == 1 && $past(fifo_not_empty) == 1) |-> (read_data_valid == 1) ##1 (read_ack == 1)"
    },
    {
        "id": "1051",
        "sva1": "@(posedge clk)     (instruction_fetch && $past(pc_valid)) |-> ($past(instruction_cache_hit) || memory_access)",
        "sva2": "@(posedge clk)         (instruction_fetch == 1 && $past(pc_valid) == 1) |-> ($past(instruction_cache_hit) == 1 || memory_access == 1)"
    },
    {
        "id": "1014",
        "sva1": "@(posedge clk_industrial_archaeology) disable iff (technological_context_overlooked)     industrial_heritage_study == 1'b1 |->     $past(machinery_operation_reconstruction, 1) &&     $past(production_process_documentation, 2) &&     $past(social_impact_assessment, 3)",
        "sva2": "@(posedge clk_industrial_archaeology) disable iff (technological_context_overlooked)         (technological_context_overlooked == 0 && industrial_heritage_study == 1) |->          ($past(machinery_operation_reconstruction, 1) == 1) &&          ($past(production_process_documentation, 2) == 1) &&          ($past(social_impact_assessment, 3) == 1)"
    },
    {
        "id": "1207",
        "sva1": "@(negedge clk_bluetooth) disable iff (rst_radio)         frequency_hopping_sequence && $past(master_clock_synchronization) |-> channel_selection_update",
        "sva2": "@(negedge clk_bluetooth) disable iff (rst_radio)         (rst_radio == 0 && frequency_hopping_sequence == 1 && $past(master_clock_synchronization) == 1) |-> channel_selection_update == 1"
    },
    {
        "id": "1286",
        "sva1": "@(posedge clk_satellite_navigation) disable iff (!gnss_reset_n)     carrier_phase_ambiguity_resolution == 1'b1 |->      $past(integer_least_squares_solution, 17) && precise_positioning_output",
        "sva2": "@(posedge clk_satellite_navigation) disable iff (!gnss_reset_n)     carrier_phase_ambiguity_resolution == 1'b1 |->      $past(integer_least_squares_solution, 17) && precise_positioning_output"
    },
    {
        "id": "1310",
        "sva1": "@(posedge clk_exception_handling) disable iff (rst_trap_handler == 1'b1)     precise_interrupt_delivery |-> $past(instruction_completion_checkpoint, 6) && architectural_state_preservation",
        "sva2": "@(posedge clk_exception_handling) disable iff (rst_trap_handler == 1'b1)     precise_interrupt_delivery |->          ($past(instruction_completion_checkpoint, 6) && architectural_state_preservation)"
    },
    {
        "id": "1446",
        "sva1": "@(negedge clk_voltage_control) disable iff (rst_automatic_voltage_regulator == 1'b1)     excitation_system_control |-> $past(field_current_adjustment, 8) && terminal_voltage_regulation",
        "sva2": "@(negedge clk_voltage_control) disable iff (rst_automatic_voltage_regulator == 1'b1)     excitation_system_control |->          ($past(field_current_adjustment, 8) && terminal_voltage_regulation)"
    },
    {
        "id": "1467",
        "sva1": "@(negedge clk_weather_station) disable iff (rst_meteorological == 1'b1)     barometric_pressure_trend |-> $past(temperature_humidity_correlation, 7) && storm_prediction_algorithm",
        "sva2": "@(negedge clk_weather_station) disable iff (rst_meteorological)         (rst_meteorological == 0 && barometric_pressure_trend == 1) |->          (storm_prediction_algorithm == 1 && $past(temperature_humidity_correlation, 7) == 1)"
    },
    {
        "id": "1734",
        "sva1": "@(posedge clk_islamic_finance) disable iff (rst_sharia_compliance == 1'b1)     profit_sharing_mechanism |-> ($past(asset_backing_verification, 8) && ethical_investment_screening)",
        "sva2": "@(posedge clk_islamic_finance) disable iff (rst_sharia_compliance == 1'b1)     profit_sharing_mechanism |-> $past(asset_backing_verification, 8) && ethical_investment_screening"
    },
    {
        "id": "1954",
        "sva1": "disable iff (rst_biocomputation == 1'b1)     @(negedge clk_dna_computing)         nucleotide_sequence_processing |-> $past(hybridization_thermodynamics, 12) && biological_information_processing",
        "sva2": "@(negedge clk_dna_computing) disable iff (rst_biocomputation == 1'b1)     nucleotide_sequence_processing |->          $past(hybridization_thermodynamics, 12) && biological_information_processing"
    },
    {
        "id": "2035",
        "sva1": "@(negedge rst_clk) disable iff (soft_reset)     bus_grant == 1'b1 |-> $past(bus_request, 1) && $past(priority_high, 1)",
        "sva2": "@(negedge rst_clk) disable iff (soft_reset)         (soft_reset == 0 && bus_grant == 1'b1) |-> ($past(bus_request) == 1'b1 && $past(priority_high) == 1'b1)"
    },
    {
        "id": "2018",
        "sva1": "@(posedge clk_smart_irrigation) disable iff (rst_drip_emitter_control == 1'b1)     pressure_compensating_valve |-> $past(flow_rate_uniformity_check, 7) && water_distribution_efficiency",
        "sva2": "@(posedge clk_smart_irrigation) disable iff (rst_drip_emitter_control)         (rst_drip_emitter_control == 0 && pressure_compensating_valve == 1) |->          ($past(flow_rate_uniformity_check, 7) == 1) &&          (water_distribution_efficiency == 1)"
    },
    {
        "id": "2055",
        "sva1": "@(posedge clk) disable iff (bypass_mode)     pipeline_stall == 1'b1 |-> $past(resource_busy | dependency_hazard, 1)",
        "sva2": "@(posedge clk) disable iff (bypass_mode)         (bypass_mode == 0 && pipeline_stall == 1) |-> ($past(resource_busy) == 1 || $past(dependency_hazard) == 1)"
    },
    {
        "id": "2061",
        "sva1": "@(posedge clk)         thermal_shutdown == 1'b1 |=> $past(temperature_sensor[9:0] >= critical_temp, 1)",
        "sva2": "@(posedge clk)         thermal_shutdown == 1'b1 |-> $past(temperature_sensor[9:0] >= critical_temp, 1)"
    },
    {
        "id": "2087",
        "sva1": "@(posedge clk)     watchdog_reset |=> $past(timeout_counter[15:0] == timeout_limit, 1)",
        "sva2": "@(posedge clk)         watchdog_reset == 1 |-> $past(timeout_counter[15:0] == timeout_limit, 1)"
    },
    {
        "id": "2104",
        "sva1": "@(posedge clk_noc) disable iff (!network_enable)     routing_deadlock == 1'b1 |-> $past(all_buffers_full[15:0], 2) == 16'hFFFF",
        "sva2": "@(posedge clk_noc) disable iff (!network_enable)     routing_deadlock == 1'b1 |-> $past(all_buffers_full[15:0] == 16'hFFFF, 2)"
    },
    {
        "id": "2300",
        "sva1": "@(posedge clk_aes) disable iff (!aes_enable)     advanced_encryption_standard |->          ($past(key_expansion[127:0], 1) && $past(substitute_bytes, 1) && $past(shift_rows, 1))",
        "sva2": "@(posedge clk_aes) disable iff (!aes_enable)     advanced_encryption_standard |->          ($past(key_expansion[127:0]) != 0) &&          $past(substitute_bytes) &&          $past(shift_rows)"
    },
    {
        "id": "2318",
        "sva1": "@(posedge clk_firrtl) disable iff (!firrtl_reset)     flexible_intermediate_representation |->          ($past(circuit_ir, 1) && $past(transformation_pass, 1) && $past(backend_emission, 1))",
        "sva2": "@(posedge clk_firrtl) disable iff (!firrtl_reset)     flexible_intermediate_representation |->          ($past(circuit_ir) && $past(transformation_pass) && $past(backend_emission))"
    },
    {
        "id": "2327",
        "sva1": "@(negedge clk_gemmini) disable iff (!gemmini_enable)     systolic_array_generator |=> $past(gemm_operation & accumulator_memory & dataflow_orchestration, 1)",
        "sva2": "@(negedge clk_gemmini) disable iff (!gemmini_enable)     systolic_array_generator |-> $past(gemm_operation & accumulator_memory & dataflow_orchestration, 1)"
    },
    {
        "id": "2367",
        "sva1": "@(negedge clk_flash_ctrl) disable iff (!flash_controller_enable)     flash_memory_controller |-> $past(erase_operation & program_operation & read_operation, 1)",
        "sva2": "@(negedge clk_flash_ctrl) disable iff (!flash_controller_enable)     flash_memory_controller |=> $past(erase_operation & program_operation & read_operation, 1)"
    },
    {
        "id": "2555",
        "sva1": "@(negedge clk_avian_compass) disable iff (!avian_enable)     avian_magnetic_compass_mechanism |->      $past(cryptochrome_protein[15:0] & radical_pair_mechanism & geomagnetic_field_sensitivity[11:0], 1)",
        "sva2": "@(negedge clk_avian_compass) disable iff (!avian_enable)     avian_magnetic_compass_mechanism |->          $past(cryptochrome_protein[15:0] & radical_pair_mechanism & geomagnetic_field_sensitivity[11:0], 1)"
    },
    {
        "id": "2576",
        "sva1": "@(negedge clk_trapped_ion) disable iff (!ion_trap_ready)     trapped_ion_quantum_gate == 1'b1 |->      $past(laser_pulse_sequence[31:0] & vibrational_mode_coupling & phonon_mediated_interaction, 1)",
        "sva2": "@(negedge clk_trapped_ion) disable iff (!ion_trap_ready)     trapped_ion_quantum_gate == 1'b1 |->      $past(laser_pulse_sequence[31:0] & vibrational_mode_coupling & phonon_mediated_interaction, 1)"
    },
    {
        "id": "2637",
        "sva1": "@(posedge clk_exoplanet) disable iff (!exoplanet_rst_n)     transit_photometry_detector |=>          ($past(stellar_brightness[15:0], 1) &&           $past(transit_depth[11:0], 1) &&           $past(orbital_period[31:0], 1))",
        "sva2": "@(posedge clk_exoplanet) disable iff (!exoplanet_rst_n)     transit_photometry_detector |->          ($past(stellar_brightness[15:0]) != 16'b0) &&          ($past(transit_depth[11:0]) != 12'b0) &&          ($past(orbital_period[31:0]) != 32'b0)"
    },
    {
        "id": "2664",
        "sva1": "@(negedge clk_solar_probe) disable iff (!solar_probe_enable)     parker_solar_probe_investigation |->          $past(solar_wind_velocity[15:0] & coronal_heating_mechanism[11:0] & magnetic_field_structure, 1)",
        "sva2": "@(negedge clk_solar_probe) disable iff (!solar_probe_enable)     parker_solar_probe_investigation |=>      ($past(solar_wind_velocity[15:0] & coronal_heating_mechanism[11:0] & magnetic_field_structure, 1))"
    },
    {
        "id": "2707",
        "sva1": "@(negedge clk_ceilometer) disable iff (!cloud_height_enable)     cloud_base_height_measurement |-> $past(laser_pulse_backscatter[15:0] & cloud_layer_detection[11:0] & vertical_visibility, 1)",
        "sva2": "@(negedge clk_ceilometer) disable iff (!cloud_height_enable)     cloud_base_height_measurement |=>      ($past(laser_pulse_backscatter[15:0] & cloud_layer_detection[11:0] & vertical_visibility, 1))"
    },
    {
        "id": "3129",
        "sva1": "@(posedge clk) disable iff (factory_test)     ecc_correction_limit == 1'b1 |->      ($past(single_bit_errors) > max_correctable) && $past(ecc_enabled)",
        "sva2": "@(posedge clk) disable iff (factory_test)     ecc_correction_limit == 1'b1 |->      ($past(single_bit_errors) > max_correctable) && $past(ecc_enabled)"
    },
    {
        "id": "2952",
        "sva1": "@(posedge clk) disable iff (theranostics)     theranostic_nanoparticle_system |=>      ($past(imaging_contrast_agent[15:0], 1) &&       $past(therapeutic_payload[11:0], 1) &&       $past(targeted_delivery[31:0], 1))",
        "sva2": "@(posedge clk) disable iff (theranostics)     theranostic_nanoparticle_system |->          ($past(imaging_contrast_agent[15:0], 1) &&           $past(therapeutic_payload[11:0], 1) &&           $past(targeted_delivery[31:0], 1))"
    },
    {
        "id": "3220",
        "sva1": "@(posedge clk) disable iff (scan_chain_active)     metastability_detection |-> ($past(async_input_changed) && ($past(setup_time_margin) < min_setup_margin))",
        "sva2": "@(posedge clk) disable iff (scan_chain_active)         (scan_chain_active == 0 && metastability_detection == 1) |->          ($past(async_input_changed) == 1 && $past(setup_time_margin) < min_setup_margin)"
    },
    {
        "id": "3216",
        "sva1": "@(posedge clk_routing) disable iff (routing_reset)     congestion_control_fail == 1'b1 |->      ($past(packet_queue_depth) > congestion_threshold) && !$past(flow_control_applied)",
        "sva2": "@(posedge clk_routing) disable iff (routing_reset)         (congestion_control_fail == 1'b1 && routing_reset == 0) |->          ($past(packet_queue_depth) > congestion_threshold) &&          ($past(flow_control_applied) == 0)"
    },
    {
        "id": "3249",
        "sva1": "@(posedge clk) disable iff (!chip_select_n)     spi_clock_polarity_check |-> ($past(sclk_idle) == clock_polarity) && $past(transmission_idle)",
        "sva2": "@(posedge clk) disable iff (!chip_select_n)     spi_clock_polarity_check |->          ($past(sclk_idle) == clock_polarity) &&          ($past(transmission_idle) == 1'b1)"
    },
    {
        "id": "3349",
        "sva1": "@(posedge clk_reactor_coolant_pump) disable iff (!rcp_power_available)     natural_circulation_establishment |->          $past(forced_circulation_lost) && !$past(natural_circulation_verified, 15)",
        "sva2": "@(posedge clk_reactor_coolant_pump) disable iff (!rcp_power_available)         (rcp_power_available == 1 && natural_circulation_establishment == 1) |->          ($past(forced_circulation_lost) == 1 && !$past(natural_circulation_verified, 15))"
    },
    {
        "id": "3377",
        "sva1": "@(negedge clk_transponder) disable iff (!ranging_system_operational)     spacecraft_range_measurement |->          $past(range_tone_transmitted) && ($past(round_trip_time) > maximum_expected_delay)",
        "sva2": "@(negedge clk_transponder) disable iff (!ranging_system_operational)     spacecraft_range_measurement |->          ($past(range_tone_transmitted) && ($past(round_trip_time) > maximum_expected_delay))"
    },
    {
        "id": "3354",
        "sva1": "@(posedge clk) disable iff (human_factors_analysis)     operator_action_reliability == 1'b1 |->      $past(stress_level_high) &&      ($past(procedure_compliance) != expected_performance) &&      $past(safety_significant_task)",
        "sva2": "@(posedge clk) disable iff (human_factors_analysis)         (human_factors_analysis == 0 && operator_action_reliability == 1) |->          ($past(stress_level_high) == 1 && $past(procedure_compliance) != $past(expected_performance) && $past(safety_significant_task) == 1)"
    },
    {
        "id": "3378",
        "sva1": "@(negedge clk_gyro) disable iff (gyroscope_calibration_mode)     angular_rate_measurement_drift == 1'b1 |->      ($past(gyro_bias_estimate) - $past(gyro_bias_estimate, 100)) > bias_drift_limit",
        "sva2": "@(negedge clk_gyro) disable iff (gyroscope_calibration_mode)         (gyroscope_calibration_mode == 0 && angular_rate_measurement_drift == 1'b1) |->          ($past(gyro_bias_estimate) - $past(gyro_bias_estimate, 100)) > bias_drift_limit"
    },
    {
        "id": "3390",
        "sva1": "@(posedge clk_payload) disable iff (payload_standby)     scientific_instrument_calibration == 1'b1 |->      $past(calibration_source_exposure_time) && ($past(instrument_response) < expected_signal_level)",
        "sva2": "@(posedge clk_payload) disable iff (payload_standby)         (payload_standby == 0 && scientific_instrument_calibration == 1) |->          ($past(calibration_source_exposure_time) == 1 && $past(instrument_response) < expected_signal_level)"
    },
    {
        "id": "3402",
        "sva1": "@(posedge clk_seismometer) disable iff (!planetary_seismology_experiment)     marsquake_detection_sensitivity |->          ($past(ground_motion_amplitude) > detection_threshold) &&         (!$past(event_classification_completed, 18))",
        "sva2": "@(posedge clk_seismometer) disable iff (!planetary_seismology_experiment)         (planetary_seismology_experiment == 1 && marsquake_detection_sensitivity == 1) |->          ($past(ground_motion_amplitude) > detection_threshold) &&          ($past(event_classification_completed, 18) == 0)"
    },
    {
        "id": "3425",
        "sva1": "@(posedge clk_electronic_attack) disable iff (!offensive_electronic_warfare)     enemy_communication_disruption == 1'b1 |->          $past(enemy_frequency_identified) && ($past(jamming_signal_strength) < communication_denial_threshold)",
        "sva2": "@(posedge clk_electronic_attack) disable iff (!offensive_electronic_warfare)         (offensive_electronic_warfare == 1 && enemy_communication_disruption == 1) |->          ($past(enemy_frequency_identified) == 1 && $past(jamming_signal_strength) < communication_denial_threshold)"
    },
    {
        "id": "3494",
        "sva1": "@(negedge clk_peptide_synthesizer) disable iff (amino_acid_coupling_reagent_expired)     solid_phase_peptide_synthesis |->          ($past(deprotection_cycle_efficiency) < complete_deprotection_threshold) &&          $past(synthesis_fidelity_monitoring_active)",
        "sva2": "@(negedge clk_peptide_synthesizer) disable iff (amino_acid_coupling_reagent_expired)     solid_phase_peptide_synthesis |->          ($past(deprotection_cycle_efficiency) < complete_deprotection_threshold) &&         $past(synthesis_fidelity_monitoring_active)"
    },
    {
        "id": "3506",
        "sva1": "@(posedge clk_microbalance) disable iff (vibration_isolation_compromised)     quartz_crystal_microbalance_measurement |->          ($past(frequency_shift_detection_sensitivity) &&           $past(mass_loading_calculation)) &&          ($past(measurement_precision) < required_detection_limit)",
        "sva2": "@(posedge clk_microbalance) disable iff (vibration_isolation_compromised)         (vibration_isolation_compromised == 0 && quartz_crystal_microbalance_measurement == 1) |->          ($past(frequency_shift_detection_sensitivity) == 1 &&           $past(mass_loading_calculation) == 1 &&           $past(measurement_precision) < required_detection_limit)"
    },
    {
        "id": "3528",
        "sva1": "@(posedge clk_slope_stability) disable iff (geotechnical_monitoring_suspended)     open_pit_wall_stability |->          ($past(slope_displacement_measurement) > stability_threshold) &&         (!$past(mining_operations_suspended_in_area, 12))",
        "sva2": "@(posedge clk_slope_stability) disable iff (geotechnical_monitoring_suspended)         (geotechnical_monitoring_suspended == 0 && open_pit_wall_stability == 1) |->          ($past(slope_displacement_measurement) > stability_threshold) &&          ($past(mining_operations_suspended_in_area, 12) == 0)"
    },
    {
        "id": "3568",
        "sva1": "@(posedge clk) disable iff (salvage_operation_in_progress)     marine_casualty_response |->          ($past(vessel_stability_assessment) == critical_stability_condition) &&          !$past(emergency_response_team_deployment_confirmed, 15)",
        "sva2": "@(posedge clk) disable iff (salvage_operation_in_progress)         (salvage_operation_in_progress == 0 && marine_casualty_response == 1) |->          ($past(vessel_stability_assessment) == critical_stability_condition) &&          ($past(emergency_response_team_deployment_confirmed, 15) == 0)"
    },
    {
        "id": "3609",
        "sva1": "@(posedge clk) disable iff (underwater_archaeology_site_protection)     cultural_heritage_preservation == 1'b1 |->      $past(archaeological_artifact_disturbance_sensor_triggered) &&      ($past(site_access_restriction_enforcement) != unauthorized_access_prevented)",
        "sva2": "@(posedge clk) disable iff (underwater_archaeology_site_protection)         (underwater_archaeology_site_protection == 0 && cultural_heritage_preservation == 1) |->          ($past(archaeological_artifact_disturbance_sensor_triggered) == 1) &&          ($past(site_access_restriction_enforcement) != unauthorized_access_prevented)"
    },
    {
        "id": "3619",
        "sva1": "@(posedge clk)     disable iff (agricultural_extension_service_recommendation_update)     integrated_crop_management |->          ($past(pest_disease_pressure_forecast) &&           ($past(preventive_treatment_application_timing) > optimal_intervention_window))",
        "sva2": "@(posedge clk) disable iff (agricultural_extension_service_recommendation_update)         (integrated_crop_management == 1 && agricultural_extension_service_recommendation_update == 0) |->          ($past(pest_disease_pressure_forecast) == 1 && $past(preventive_treatment_application_timing) > optimal_intervention_window)"
    },
    {
        "id": "3639",
        "sva1": "@(posedge clk_harvester) disable iff (combine_header_maintenance_mode)     crop_yield_monitoring == 1'b1 |->          ($past(grain_flow_sensor_reading) < expected_yield_per_hectare) &&          $past(harvest_speed_optimization_disabled)",
        "sva2": "@(posedge clk_harvester) disable iff (combine_header_maintenance_mode)     crop_yield_monitoring |->          ($past(grain_flow_sensor_reading) < expected_yield_per_hectare) &&         ($past(harvest_speed_optimization_disabled) == 1'b1)"
    },
    {
        "id": "3640",
        "sva1": "@(posedge clk_crop_rotation) disable iff (!sustainable_agriculture_practice_compliance)     soil_health_improvement == 1'b1 |->     ($past(nitrogen_fixing_crop_establishment) && $past(soil_biology_activity_measurement)) &&     ($past(organic_matter_accumulation_rate) < soil_health_improvement_target)",
        "sva2": "@(posedge clk_crop_rotation) disable iff (!sustainable_agriculture_practice_compliance)         (sustainable_agriculture_practice_compliance == 1 && soil_health_improvement == 1) |->          ($past(nitrogen_fixing_crop_establishment) == 1 && $past(soil_biology_activity_measurement) == 1) &&          ($past(organic_matter_accumulation_rate) < soil_health_improvement_target)"
    },
    {
        "id": "3672",
        "sva1": "@(posedge clk) disable iff (textile_mill_energy_efficiency_optimization)     production_line_power_consumption == 1'b1 |->          ($past(machine_utilization_rate) < optimal_efficiency_threshold) &&          ($past(energy_cost_per_unit_production) == cost_target_exceeded)",
        "sva2": "@(posedge clk) disable iff (textile_mill_energy_efficiency_optimization)         (textile_mill_energy_efficiency_optimization == 0 && production_line_power_consumption == 1) |->          ($past(machine_utilization_rate) < optimal_efficiency_threshold) &&          ($past(energy_cost_per_unit_production) == cost_target_exceeded)"
    },
    {
        "id": "3811",
        "sva1": "@(posedge clk_esports_tournament) disable iff (!tournament_infrastructure_monitoring_active)     competitive_event_technical_reliability |->          $past(server_performance_stability_verification) &&          ($past(broadcast_quality_assurance_validation) < professional_esports_standard_requirement)",
        "sva2": "@(posedge clk_esports_tournament) disable iff (!tournament_infrastructure_monitoring_active)     competitive_event_technical_reliability |->          $past(server_performance_stability_verification) &&          ($past(broadcast_quality_assurance_validation) < professional_esports_standard_requirement)"
    },
    {
        "id": "3885",
        "sva1": "@(posedge clk) disable iff (cosmic_ray_background_interference_high)     dark_matter_detection_experiment |->      ($past(detector_shielding_effectiveness_verification) &&       $past(background_event_discrimination_capability)) &&      ($past(dark_matter_signal_sensitivity) != detection_threshold_achievement_confirmation)",
        "sva2": "@(posedge clk) disable iff (cosmic_ray_background_interference_high)     dark_matter_detection_experiment |->          ($past(detector_shielding_effectiveness_verification) &&           $past(background_event_discrimination_capability)) &&         ($past(dark_matter_signal_sensitivity) != detection_threshold_achievement_confirmation)"
    },
    {
        "id": "3758",
        "sva1": "@(posedge clk)     disable iff (tourism_innovation_ecosystem_collaboration_platform_deployment)     destination_competitiveness_enhancement == 1'b1 |->     ($past(innovation_capacity_building_initiative_outcome) &&       $past(tourism_entrepreneur_support_program_effectiveness)) &&     ($past(destination_innovation_leadership_achievement) ==       tourism_sector_transformation_competitive_advantage_realization_shortfall)",
        "sva2": "@(posedge clk) disable iff (tourism_innovation_ecosystem_collaboration_platform_deployment)     destination_competitiveness_enhancement == 1'b1 |->      ($past(innovation_capacity_building_initiative_outcome) == 1'b1) &&     ($past(tourism_entrepreneur_support_program_effectiveness) == 1'b1) &&     ($past(destination_innovation_leadership_achievement) == tourism_sector_transformation_competitive_advantage_realization_shortfall)"
    },
    {
        "id": "3916",
        "sva1": "@(posedge clk_quantum_dots) disable iff (semiconductor_heterostructure_quality_degraded)     artificial_atom_spectroscopy == 1'b1 |->      ($past(quantum_confinement_energy_level_calculation_accuracy) &&       $past(optical_transition_linewidth_measurement_precision)) &&     ($past(single_photon_emission_purity_verification) < quantum_dot_device_performance_specification)",
        "sva2": "@(posedge clk_quantum_dots) disable iff (semiconductor_heterostructure_quality_degraded)     artificial_atom_spectroscopy == 1'b1 |->      ($past(quantum_confinement_energy_level_calculation_accuracy) &&       $past(optical_transition_linewidth_measurement_precision)) &&     ($past(single_photon_emission_purity_verification) < quantum_dot_device_performance_specification)"
    },
    {
        "id": "3924",
        "sva1": "@(posedge clk_financial_technology_regulation) disable iff (!regulatory_technology_implementation_assessment_complete)     regtech_compliance_automation == 1'b1 |->      $past(regulatory_change_management_effectiveness) &&      ($past(compliance_cost_reduction_quantification) < regulatory_technology_efficiency_improvement_target)",
        "sva2": "@(posedge clk_financial_technology_regulation) disable iff (!regulatory_technology_implementation_assessment_complete)         (regulatory_technology_implementation_assessment_complete == 1 && regtech_compliance_automation == 1) |->          ($past(regulatory_change_management_effectiveness) == 1 &&           $past(compliance_cost_reduction_quantification) < regulatory_technology_efficiency_improvement_target)"
    },
    {
        "id": "3934",
        "sva1": "@(posedge clk_cavity_quantum_electrodynamics) disable iff (!optical_cavity_finesse_optimization_complete)     strong_coupling_regime_investigation |->      $past(atom_cavity_coupling_strength_measurement) &&      ($past(vacuum_rabi_splitting_observation_clarity) < quantum_optics_phenomena_demonstration_threshold)",
        "sva2": "@(posedge clk_cavity_quantum_electrodynamics) disable iff (!optical_cavity_finesse_optimization_complete)     strong_coupling_regime_investigation |->          ($past(atom_cavity_coupling_strength_measurement) &&           ($past(vacuum_rabi_splitting_observation_clarity) < quantum_optics_phenomena_demonstration_threshold))"
    },
    {
        "id": "3959",
        "sva1": "@(posedge clk_sample_collection) disable iff (!planetary_protection_protocol_compliance_verified)     extraterrestrial_sample_acquisition == 1'b1 |->     $past(contamination_prevention_procedure_implementation) &&      ($past(sample_integrity_preservation_effectiveness) < scientific_analysis_validity_standard)",
        "sva2": "@(posedge clk_sample_collection) disable iff (!planetary_protection_protocol_compliance_verified)         (planetary_protection_protocol_compliance_verified == 1 && extraterrestrial_sample_acquisition == 1) |->          ($past(contamination_prevention_procedure_implementation) == 1 &&           $past(sample_integrity_preservation_effectiveness) < scientific_analysis_validity_standard)"
    },
    {
        "id": "4014",
        "sva1": "@(negedge clk_rehabilitation) disable iff (patient_fatigue_level_excessive)     physical_therapy_progress_monitoring |->      ($past(range_of_motion_improvement_measurement) &&       $past(muscle_strength_recovery_assessment)) &&     ($past(functional_independence_achievement_rate) < rehabilitation_outcome_target_expectation)",
        "sva2": "@(negedge clk_rehabilitation) disable iff (patient_fatigue_level_excessive)     physical_therapy_progress_monitoring |->          ($past(range_of_motion_improvement_measurement) &&           $past(muscle_strength_recovery_assessment) &&           ($past(functional_independence_achievement_rate) < rehabilitation_outcome_target_expectation))"
    },
    {
        "id": "312_6_0103",
        "sva1": "@(posedge clk_signal)     $fell(global_err_int) |-> !(parity_err || timeout_err || protocol_err)",
        "sva2": "@(posedge clk_signal)         $fell(global_err_int) |-> (parity_err == 0 && timeout_err == 0 && protocol_err == 0)"
    },
    {
        "id": "315_1_0143",
        "sva1": "@(posedge clk_sys)         $rose(pwr_en) |-> (vdd_ok || bypass_mode)",
        "sva2": "@(posedge clk_sys)         $rose(pwr_en) |-> (vdd_ok == 1 || bypass_mode == 1)"
    },
    {
        "id": "316_2_0119",
        "sva1": "@(negedge clk_sys)     $fell(temp_ready) |=> !adc_start",
        "sva2": "@(negedge clk_sys)         $fell(temp_ready) |-> adc_start == 0"
    },
    {
        "id": "4030",
        "sva1": "@(posedge clk_healthcare_sustainability) disable iff (!environmental_health_impact_assessment_methodology_validated)     green_healthcare_system_transformation |->      ($past(healthcare_carbon_footprint_reduction_strategy_implementation) &&       ($past(sustainable_healthcare_practice_adoption_effectiveness) < environmental_stewardship_healthcare_sector_leadership_target))",
        "sva2": "@(posedge clk_healthcare_sustainability) disable iff (!environmental_health_impact_assessment_methodology_validated)         (environmental_health_impact_assessment_methodology_validated == 1 && green_healthcare_system_transformation == 1) |->          ($past(healthcare_carbon_footprint_reduction_strategy_implementation) == 1) &&          ($past(sustainable_healthcare_practice_adoption_effectiveness) < environmental_stewardship_healthcare_sector_leadership_target)"
    },
    {
        "id": "317_2_0130",
        "sva1": "@(posedge clk_signal)     key_valid == 1'b1 |=> (key_reg ^ ~key_check) == 0",
        "sva2": "@(posedge clk_signal)         key_valid == 1'b1 |-> (key_reg ^ ~key_check) == 0"
    },
    {
        "id": "318_3_0153",
        "sva1": "@(posedge clk_sys)     ($rose(rtc_wakeup) && !gpio_wakeup && !comm_wakeup) |-> ##2 sys_wakeup",
        "sva2": "@(posedge clk_sys)         ($rose(rtc_wakeup) && gpio_wakeup == 0 && comm_wakeup == 0) |-> ##2 sys_wakeup == 1"
    },
    {
        "id": "336_4_0291",
        "sva1": "@(posedge clk_sys)     boot_sel[0] == 1'b1 |-> (direct_boot || secure_boot) throughout boot_sel[0][*1:$]",
        "sva2": "@(posedge clk_sys)         boot_sel[0] == 1'b1 |-> (direct_boot == 1'b1) or (secure_boot == 1'b1) throughout boot_sel[0] == 1'b1"
    },
    {
        "id": "337_6_0281",
        "sva1": "@(posedge clk_signal)     $fell(clk_running) |-> $stable(data_out) until $rose(clk_running)",
        "sva2": "@(posedge clk_signal)     $fell(clk_running) |-> $stable(data_out) until $rose(clk_running)"
    },
    {
        "id": "346_8_0371",
        "sva1": "@(negedge clk_sys)     (!active_mode && !$past(clock_en)) |-> !clock_en",
        "sva2": "@(negedge clk_sys)         (active_mode == 0 && $past(clock_en) == 0) |-> (clock_en == 0)"
    },
    {
        "id": "349_5_0404",
        "sva1": "@(posedge clk)     $fell(trigger_A && trigger_B && threshold_exceed) |-> ##1 !interrupt_pending",
        "sva2": "@(posedge clk)         $fell(trigger_A && trigger_B && threshold_exceed) |-> ##1 interrupt_pending == 0"
    },
    {
        "id": "381_4_0656",
        "sva1": "@(posedge clk_signal)     ($stable(auth_pass_phase1) && $stable(auth_pass_phase2) && $stable(auth_pass_phase3)) |-> auth_granted",
        "sva2": "@(posedge clk_signal)         ($stable(auth_pass_phase1) && $stable(auth_pass_phase2) && $stable(auth_pass_phase3)) |-> (auth_granted == 1)"
    },
    {
        "id": "386_1_0715",
        "sva1": "@(posedge clk_sys)         $rose(boot_sel[0]) |-> (direct_boot || secure_boot)",
        "sva2": "@(posedge clk_sys)         $rose(boot_sel[0]) |-> (direct_boot == 1 || secure_boot == 1)"
    },
    {
        "id": "389_2_0737",
        "sva1": "@(posedge clk)     (ext_reset || wdt_reset || !power_good) |=> $past(reset_active, 1)",
        "sva2": "@(posedge clk)         (ext_reset == 1 || wdt_reset == 1 || power_good == 0) |-> $past(reset_active) == 1"
    },
    {
        "id": "389_5_0727",
        "sva1": "@(posedge clk)     $fell(reset_active) |-> $past(!ext_reset && !wdt_reset && power_good, 1)",
        "sva2": "@(posedge clk)         $fell(reset_active) |-> ($past(ext_reset) == 0 && $past(wdt_reset) == 0 && $past(power_good) == 1)"
    },
    {
        "id": "394_9_0788",
        "sva1": "@(posedge clk_sys)     (core_1_result != core_2_result) |-> $fell(core_sync)",
        "sva2": "@(posedge clk_sys)         (core_1_result != core_2_result) |-> (core_sync == 1'b0 && $past(core_sync) == 1'b1)"
    },
    {
        "id": "449_6_1257",
        "sva1": "@(posedge gpu_clk)         $rose(gpu_freq_change) |-> ##[1:5] $fell(gpu_freq_busy)",
        "sva2": "@(posedge gpu_clk)    $rose(gpu_freq_change) |-> ##[1:5] $fell(gpu_freq_busy)"
    },
    {
        "id": "451_2_1255",
        "sva1": "@(posedge clk_sys)         $rose(boot_enable) |=> $stable(bootloader_hash) throughout boot_done",
        "sva2": "@(posedge clk_sys)     $rose(boot_enable) |-> $stable(bootloader_hash) throughout boot_done"
    },
    {
        "id": "454_2_1283",
        "sva1": "@(posedge clk_sys)     $fell(dma_start) |=>      dma_busy throughout (         ##[0:2] $stable(dma_addr) ##1         dma_data_valid[->4] ##1         $fell(dma_done)     )",
        "sva2": "@(posedge clk_sys)     $fell(dma_start) |->      (##[0:2] $stable(dma_addr)) ##1 (dma_data_valid[->4]) ##1 $fell(dma_done) throughout dma_busy"
    },
    {
        "id": "457_8_1280",
        "sva1": "@(posedge pcie_clk)     $rose(ltssm_training) |-> (training_active) until $rose(ltssm_l0)",
        "sva2": "@(posedge pcie_clk)    $rose(ltssm_training) |->     (training_active throughout $rose(ltssm_l0))"
    },
    {
        "id": "459_4_1329",
        "sva1": "@(posedge clk)     (zq_cal[->3] ##1 phy_init) |-> ##[10:20] $stable(dll_lock)",
        "sva2": "@(posedge clk)         (zq_cal [*3]) ##1 phy_init |-> ##10 (dll_lock == $past(dll_lock)) [*10:20]"
    },
    {
        "id": "459_7_1322",
        "sva1": "@(posedge clk)     zq_cal[->3] |-> ##[10:20] $stable(dll_lock)",
        "sva2": "@(posedge clk)         zq_cal[->3] |-> ##[10:20] $stable(dll_lock)"
    },
    {
        "id": "468_7_1360",
        "sva1": "@(posedge clk_core)         $fell(prim_assembler_start) |-> ##1 vertex_valid[->6]",
        "sva2": "@(posedge clk_core)         $fell(prim_assembler_start) |-> ##1 vertex_valid [*6]"
    },
    {
        "id": "462_1_1332",
        "sva1": "@(posedge clk_sys)     $fell(sync_request) |->      ##1 (!clock_adjust) throughout (         ##[1:5] $stable(gm_time[63:0])          ##[10:100] $rose(sync_ack)          ##0 $stable(clock_offset)     )",
        "sva2": "@(posedge clk_sys)         $fell(sync_request) |-> ##1 (clock_adjust == 0 throughout (##[1:5] $stable(gm_time[63:0]) ##[10:100] $rose(sync_ack) ##1 $stable(clock_offset)))"
    },
    {
        "id": "473_6_1417",
        "sva1": "@(posedge clk_signal)     ($fell(adc_capture) && $stable(chirp_phase)) |-> ($stable(chirp_phase) until $rose(range_fft_valid))",
        "sva2": "@(posedge clk_signal)     ($fell(adc_capture) && $stable(chirp_phase)) |-> $stable(chirp_phase) until $rose(range_fft_valid)"
    },
    {
        "id": "484_3_1477",
        "sva1": "@(posedge clk_hbm)     $fell(auto_refresh) |-> ##[1:8] $stable(refresh_addr)",
        "sva2": "@(posedge clk_hbm)         $fell(auto_refresh) |-> ##[1:8] $stable(refresh_addr)"
    },
    {
        "id": "498_3_1590",
        "sva1": "@(posedge clk_signal)     $fell(ucie_linkup) |-> ##1 $stable(link_width)",
        "sva2": "@(posedge clk_signal)         $fell(ucie_linkup) |-> ##1 link_width == $past(link_width)"
    },
    {
        "id": "498_5_1581",
        "sva1": "@(posedge clk_signal)     $rose(phy_ready) |-> ##1 $fell(protocol_handshake)",
        "sva2": "@(posedge clk_signal)         $rose(phy_ready) |-> ##1 $fell(protocol_handshake)"
    },
    {
        "id": "503_9_0044",
        "sva1": "@(posedge clk)     crc_valid ##1 header_valid |-> ($fell(tlp_start) || $past($fell(tlp_start)))",
        "sva2": "@(posedge clk)     crc_valid ##1 header_valid |-> $fell(tlp_start) or $past($fell(tlp_start), 1)"
    },
    {
        "id": "507_1_0014",
        "sva1": "@(posedge clk)     $fell(dma_start) |-> ##2 ((desc_fetch ##[1:3] data_xfer)[*4] ##1 irq_gen)",
        "sva2": "@(posedge clk)     $fell(dma_start) |-> ##2 (desc_fetch ##[1:3] data_xfer)[*4] ##1 irq_gen"
    },
    {
        "id": "515_5_0112",
        "sva1": "@(posedge clk_signal)         $rose(result_valid) |-> $past(fir_enable, 2 + (17*4) + (3*16))",
        "sva2": "@(posedge clk_signal)         $rose(result_valid) |-> $past(fir_enable, 118)"
    },
    {
        "id": "573_1_0536",
        "sva1": "@(posedge clk)     $rose(simd_add) |-> (simd_sum <= VMAX && simd_sum >= VMIN)",
        "sva2": "@(posedge clk)         $rose(simd_add) |-> (simd_sum <= VMAX && simd_sum >= VMIN)"
    },
    {
        "id": "581_2_0573",
        "sva1": "@(negedge clk)     $rose(simd_store) |-> (mem_addr % VLEN == 0)",
        "sva2": "@(negedge clk)     $rose(simd_store) |-> mem_addr % VLEN == 0"
    },
    {
        "id": "581_4_0584",
        "sva1": "@(posedge clk or posedge async_rst)         $rose(simd_store) |-> (mem_addr % VLEN == 0)",
        "sva2": "@(posedge clk or posedge async_rst)         $rose(simd_store) |-> (mem_addr % VLEN == 0)"
    },
    {
        "id": "592_3_0661",
        "sva1": "@(posedge clk)     $rose(simd_issue) |=> !simd_hazard",
        "sva2": "@(posedge clk)         $rose(simd_issue) |-> ##1 !simd_hazard"
    },
    {
        "id": "592_6_0679",
        "sva1": "@(posedge clk)         $rose(simd_issue) |-> ##[0:2] !simd_hazard",
        "sva2": "@(posedge clk)         $rose(simd_issue) |-> !simd_hazard throughout (1 ##1 1)"
    },
    {
        "id": "594_8_0693",
        "sva1": "@(posedge clk_core)     $rose(simd_issue_i) |-> ##[1:3] $onehot(simd_decoded_o)",
        "sva2": "@(posedge clk_core)     $rose(simd_issue_i) |=> ##[1:3] $onehot(simd_decoded_o)"
    },
    {
        "id": "596_3_0684",
        "sva1": "@(posedge clk_signal)     $rose(vreg_write) |=> !($past(vreg_read) && vreg_write && ($past(vreg_idx_read) == vreg_idx))",
        "sva2": "@(posedge clk_signal)         $rose(vreg_write) |-> !( ($past(vreg_read) && vreg_write && ($past(vreg_idx_read) == vreg_idx))"
    },
    {
        "id": "602_8_0784",
        "sva1": "@(posedge clk)         $rose(simd_issue) |-> !(illegal_opcode) until !simd_issue",
        "sva2": "@(posedge clk)         $rose(simd_issue) |-> !illegal_opcode until !simd_issue"
    },
    {
        "id": "618_5_0871",
        "sva1": "@(posedge clk_i)     $rose(simd_segment_op) |-> (segment_base_i < VLEN_i && segment_len_i <= (VLEN_i - segment_base_i))",
        "sva2": "@(posedge clk_i)         $rose(simd_segment_op) |-> (segment_base_i < VLEN_i) && (segment_len_i <= (VLEN_i - segment_base_i))"
    },
    {
        "id": "620_3_0875",
        "sva1": "@(posedge clk)     $changed(simd_segment_write) && simd_segment_write |-> segment_idx < NUM_SEGMENT",
        "sva2": "@(posedge clk)         (simd_segment_write == 1 && $past(simd_segment_write) == 0) |-> (segment_idx < NUM_SEGMENT)"
    },
    {
        "id": "622_5_0887",
        "sva1": "@(posedge clk)     (burst_valid && (abs_data < norm_max))[*8]",
        "sva2": "@(posedge clk)     (burst_valid && (abs_data < norm_max)) [*8]"
    },
    {
        "id": "636_4_1013",
        "sva1": "@(posedge clk)     $stable(data_bus) |-> !$isunknown(data_bus)",
        "sva2": "@(posedge clk)         $stable(data_bus) |-> !$isunknown(data_bus)"
    },
    {
        "id": "641_6_1067",
        "sva1": "@(posedge clk_sys)     ($past(sensor_1) - $past(sensor_2)) inside {[-redundancy_tol : redundancy_tol]}",
        "sva2": "@(posedge clk_sys)     ($past(sensor_1) - $past(sensor_2)) inside {[redundancy_tol:1]}"
    },
    {
        "id": "647_9_1122",
        "sva1": "@(posedge clk_core)     $rose(thread_context_saved) |-> ##1 !$fell(thread_context_saved)",
        "sva2": "@(posedge clk_core)         $rose(thread_context_saved) |-> ##1 !$fell(thread_context_saved)"
    },
    {
        "id": "649_7_1139",
        "sva1": "@(posedge clk_core)     fetch_complete_ == 1'b1 |-> $onehot(decoded_inst_)",
        "sva2": "@(posedge clk_core)         fetch_complete_ == 1 |-> $onehot(decoded_inst_)"
    },
    {
        "id": "652_4_1170",
        "sva1": "@(posedge clk_tlp)     tlp_header_valid == 1'b1 |-> tlp_tc inside {0,1,2,3,4,5,6,7}",
        "sva2": "@(posedge clk_tlp)         tlp_header_valid == 1'b1 |-> tlp_tc inside {0,1,2,3,4,5,6,7}"
    },
    {
        "id": "657_4_1204",
        "sva1": "@(posedge clk_signal)     $stable(channel_gain) |-> channel_gain inside {[MIN_GAIN:MAX_GAIN]}",
        "sva2": "@(posedge clk_signal)         $stable(channel_gain) |-> channel_gain >= MIN_GAIN && channel_gain <= MAX_GAIN"
    },
    {
        "id": "658_10_1198",
        "sva1": "@(posedge clk_sys)     first_match(##[1:20] ldpc_check_finished) |-> ldpc_check_correct",
        "sva2": "@(posedge clk_sys)     first_match(##[1:20] ldpc_check_finished) |-> ldpc_check_correct"
    },
    {
        "id": "668_4_1322",
        "sva1": "@(posedge clk_sys)         $fell(temp_alert_enable) |-> temp_value > MIN_TEMP",
        "sva2": "@(posedge clk_sys)         $fell(temp_alert_enable) |-> temp_value > MIN_TEMP"
    },
    {
        "id": "668_8_1334",
        "sva1": "@(posedge clk_sys)         $rose(power_good) |=> (temp_value > MIN_TEMP)",
        "sva2": "@(posedge clk_sys)         $rose(power_good) |-> temp_value > MIN_TEMP"
    },
    {
        "id": "673_10_1374",
        "sva1": "@(posedge clk_sys)     (data_phase && !error_flag) |-> !$isunknown(stack_comm_bus)",
        "sva2": "@(posedge clk_sys)         (data_phase && !error_flag) |-> !$isunknown(stack_comm_bus)"
    },
    {
        "id": "673_1_1341",
        "sva1": "@(posedge clk_sys)     !$isunknown(stack_comm_bus)",
        "sva2": "@(posedge clk_sys)         !$isunknown(stack_comm_bus)"
    },
    {
        "id": "677_6_1400",
        "sva1": "@(posedge clk)         $rose(inference_enable) |-> $stable(batchnorm_param) until $fell(inference_enable)",
        "sva2": "@(posedge clk)     $rose(inference_enable) |-> $stable(batchnorm_param) until $fell(inference_enable)"
    },
    {
        "id": "677_8_1399",
        "sva1": "@(posedge clk) disable iff (rst)         inference_active == 1'b1 |-> $stable(batchnorm_param)",
        "sva2": "@(posedge clk) disable iff (rst == 1'b1)     inference_active == 1'b1 |-> $stable(batchnorm_param)"
    },
    {
        "id": "688_6_1534",
        "sva1": "@(posedge clk)         $rose(!bus_active) |-> ##1 data_bus === 'z",
        "sva2": "@(posedge clk)         $rose(!bus_active) |-> ##1 (data_bus === 'z)"
    },
    {
        "id": "689_5_1492",
        "sva1": "@(posedge can_clk)         can_error_state == 1'b1 |-> !$rose(can_tx_en)",
        "sva2": "@(posedge can_clk)         can_error_state == 1'b1 |-> !$rose(can_tx_en)"
    },
    {
        "id": "700_3_1601",
        "sva1": "@(posedge clk)     $rose(|thread_switch) |-> ##1 $stable(thread_switch)",
        "sva2": "@(posedge clk)         $rose(|thread_switch) |-> ##1 thread_switch == $past(thread_switch)"
    },
    {
        "id": "700_7_1595",
        "sva1": "@(posedge clk)     $fell(|thread_switch) |-> ##[1:$] !$rose(|thread_switch) until $rose(|thread_switch)",
        "sva2": "@(posedge clk)     $fell(|thread_switch) |-> ##1 (!($rose(|thread_switch)))[*1:$] ##1 $rose(|thread_switch)"
    },
    {
        "id": "712_3_1698",
        "sva1": "@(posedge clk_signal)     $fell(reset_n) |-> ##[1:10] (channel_est >= CH_MIN && channel_est <= CH_MAX)",
        "sva2": "@(posedge clk_signal)     $fell(reset_n) |-> ##[1:10] (channel_est >= CH_MIN && channel_est <= CH_MAX)"
    },
    {
        "id": "716_6_1726",
        "sva1": "@(posedge reram_clk)         (reram_cell_state != expected_state && reram_write_enable) |-> ##2 (reram_cell_state == expected_state)",
        "sva2": "@(posedge reram_clk)    (reram_write_enable && (reram_cell_state != expected_state)) |=> ##2 (reram_cell_state == expected_state)"
    },
    {
        "id": "718_3_1738",
        "sva1": "@(posedge clk_sys)         $rose(thermal_protect_signal) |=> all_modules_low_power_state",
        "sva2": "@(posedge clk_sys)         $rose(thermal_protect_signal) |-> all_modules_low_power_state == 1"
    },
    {
        "id": "718_7_1749",
        "sva1": "@(posedge clk_sys)         $rose(thermal_protect_signal) |-> ##[0:1] all_modules_low_power_state",
        "sva2": "@(posedge clk_sys)     $rose(thermal_protect_signal) |-> ##[0:1] all_modules_low_power_state"
    },
    {
        "id": "725_6_1794",
        "sva1": "@(posedge clk_signal)     !$isunknown(act_elu_alpha) |-> (act_elu_out >= -act_elu_alpha)",
        "sva2": "@(posedge clk_signal)         !$isunknown(act_elu_alpha) |-> act_elu_out >= -act_elu_alpha"
    },
    {
        "id": "726_8_1821",
        "sva1": "@(posedge clk_inference)         (inference_in_progress_ && !bn_param_update_) |-> $stable(bn_param8_)",
        "sva2": "@(posedge clk_inference)         (inference_in_progress_ == 1 && bn_param_update_ == 0) |-> $stable(bn_param8_)"
    },
    {
        "id": "755_4_2080",
        "sva1": "@(posedge clk_signal)     (link_width_done && $past(link_width_done)) |-> (lane_state == $past(lane_state))",
        "sva2": "@(posedge clk_signal)         (link_width_done == 1 && $past(link_width_done) == 1) |-> ##1 lane_state == $past(lane_state)"
    },
    {
        "id": "765_6_2185",
        "sva1": "@(posedge re_clk)     $rose(write_en_) |-> !read_en_ until $fell(write_en_)",
        "sva2": "@(posedge re_clk)    $rose(write_en_) |-> !read_en_ until $fell(write_en_)"
    },
    {
        "id": "772_6_2206",
        "sva1": "@(posedge clk_core)     relu_valid_out == 1'b1 |=> ##2 bn_valid_out == 1'b1",
        "sva2": "@(posedge clk_core)     relu_valid_out == 1'b1 |=> ##2 bn_valid_out == 1'b1"
    },
    {
        "id": "779_7_2319",
        "sva1": "@(posedge can_clk)     $fell(crc_valid_primary) |-> (crc_valid_backup && frame_valid_backup && !signal_noise_backup)",
        "sva2": "@(posedge can_clk)         $fell(crc_valid_primary) |-> (crc_valid_backup == 1 && frame_valid_backup == 1 && signal_noise_backup == 0)"
    },
    {
        "id": "780_4_2305",
        "sva1": "@(posedge clk_sys)     (sensor_1_fault || sensor_2_fault || sensor_3_fault) |=> ##[1:5] alarm_active",
        "sva2": "@(posedge clk_sys)         (sensor_1_fault == 1 || sensor_2_fault == 1 || sensor_3_fault == 1) |-> ##[1:5] alarm_active == 1"
    },
    {
        "id": "789_3_2410",
        "sva1": "@(posedge clk_ucie)         ($rose(packet_valid) && !crc_error) |=> $rose(packet_ack)",
        "sva2": "@(posedge clk_ucie)         ($rose(packet_valid) && crc_error == 0) |-> ##1 $rose(packet_ack)"
    },
    {
        "id": "790_3_2428",
        "sva1": "@(posedge clk_qam)     iq_invert == 1'b0 |=> !$changed(iq_swap)",
        "sva2": "@(posedge clk_qam)         iq_invert == 1'b0 |-> $stable(iq_swap)"
    },
    {
        "id": "795_9_2499",
        "sva1": "@(posedge clk_pim)     $rose(ack_mode_switch) |-> ack_mode_switch[*1:2] ##0 !ack_mode_switch",
        "sva2": "@(posedge clk_pim)         $rose(ack_mode_switch) |->          (ack_mode_switch [*1:2]) ##1 !ack_mode_switch"
    },
    {
        "id": "798_1_2530",
        "sva1": "@(posedge clk_sparse)     $changed(sparsity_ratio) |-> ##1 (zero_count == prev_zero_count + $countones(~non_zero_mask))",
        "sva2": "@(posedge clk_sparse)         $changed(sparsity_ratio) |-> ##1 zero_count == prev_zero_count + $countones(~non_zero_mask)"
    },
    {
        "id": "799_9_2545",
        "sva1": "@(posedge temp_clk)     sensor_enable == 1'b1 |-> ##[100:110] $rose(sensor_data_valid)",
        "sva2": "@(posedge temp_clk)         sensor_enable == 1'b1 |-> ##[100:110] $rose(sensor_data_valid)"
    },
    {
        "id": "812_1_2705",
        "sva1": "@(posedge clk_core)     $changed(dec_mode_sel) |-> ##[1:3] (!dec_data_valid || (dec_data_valid && !$isunknown(dec_out_data)))",
        "sva2": "@(posedge clk_core)     $changed(dec_mode_sel) |-> ##[1:3] (!dec_data_valid || !$isunknown(dec_out_data))"
    },
    {
        "id": "816_13_2760",
        "sva1": "@(posedge ddr_clk)         $rose(rank_switch_req_) |-> ##[1:2] $changed(odt_control_)",
        "sva2": "@(posedge ddr_clk)    $rose(rank_switch_req_) |-> ##[1:2] $changed(odt_control_)"
    },
    {
        "id": "834_2_2942",
        "sva1": "@(posedge mipi_clk)     $fell(camera_power_2) |=> ##[1:3] $fell(camera_active_2)",
        "sva2": "@(posedge mipi_clk)         $fell(camera_power_2) |-> ##[1:3] $fell(camera_active_2)"
    },
    {
        "id": "835_8_2968",
        "sva1": "@(posedge mipi_clk)     mipi_data_valid == 1'b1 |-> $stable(mipi_clock_freq)",
        "sva2": "@(posedge mipi_clk)         mipi_data_valid == 1'b1 |-> $stable(mipi_clock_freq)"
    },
    {
        "id": "840_8_3058",
        "sva1": "@(posedge ddr_clk)         $rose(ddr_pwr_down) |-> $past(!ddr_refresh_pending, 1)",
        "sva2": "@(posedge ddr_clk)         $rose(ddr_pwr_down) |-> $past(ddr_refresh_pending) == 1'b0"
    },
    {
        "id": "843_1_3084",
        "sva1": "@(posedge axi_clk)     $rose(master_reset_) |-> ##[0:3] (awvalid_ && awready_)",
        "sva2": "@(posedge axi_clk)    $rose(master_reset_) |-> ##[0:3] (awvalid_ && awready_)"
    },
    {
        "id": "845_8_3108",
        "sva1": "@(posedge axi_clk)         ($rose(w_valid) && w_last) |-> (w_cnt == $past(w_len))",
        "sva2": "@(posedge axi_clk)         ($rose(w_valid) && w_last) |-> (w_cnt == $past(w_len))"
    },
    {
        "id": "846_3_3105",
        "sva1": "@(posedge pcie_clk_i)     (lane_reversal_en_i && $rose(phy_ready_o)) |-> ##[1:4] (lane_polarity_o == expected_polarity_i)",
        "sva2": "@(posedge pcie_clk_i)    (lane_reversal_en_i && $rose(phy_ready_o)) |->     (##[1:4] (lane_polarity_o == expected_polarity_i))"
    },
    {
        "id": "852_10_3206",
        "sva1": "@(posedge serdes_clk)         $rose(restore_state) |-> lane_config == saved_lane_config",
        "sva2": "@(posedge serdes_clk)         $rose(restore_state) |-> lane_config == saved_lane_config"
    },
    {
        "id": "852_7_3229",
        "sva1": "@(posedge serdes_clk)         $rose(lane_sync_done) |-> ##[0:10] (lane_skew < max_skew_threshold)",
        "sva2": "@(posedge serdes_clk)         $rose(lane_sync_done) |-> ##[0:10] (lane_skew < max_skew_threshold)"
    },
    {
        "id": "857_6_3268",
        "sva1": "@(posedge clk_core)         $rose(reset_n) |-> ##[1:5] !$isunknown(secure_bus_internal)",
        "sva2": "@(posedge clk_core)     $rose(reset_n) |-> ##[1:5] !$isunknown(secure_bus_internal)"
    },
    {
        "id": "854_2_3237",
        "sva1": "@(posedge clk_mac)     (tx_fail && !spectrum_switching_active) |=> ##[1:16] retransmit_en",
        "sva2": "@(posedge clk_mac)         (tx_fail == 1 && spectrum_switching_active == 0) |-> ##[1:16] (retransmit_en == 1)"
    },
    {
        "id": "858_15_3288",
        "sva1": "@(posedge mcu_clk)         $rose(intr_ack) |-> ##[1:3] !intr_request",
        "sva2": "@(posedge mcu_clk)    $rose(intr_ack) |-> ##[1:3] (intr_request == 0)"
    },
    {
        "id": "863_2_3340",
        "sva1": "@(posedge usb_clk)     usb_speed_change_req == 1'b1 |=> ##[1:5] (usb_current_speed == usb_negotiated_speed)",
        "sva2": "@(posedge usb_clk)    usb_speed_change_req == 1'b1 |=>     (##[1:5] (usb_current_speed == usb_negotiated_speed))"
    },
    {
        "id": "865_7_3378",
        "sva1": "@(posedge usb_clk)     usb_pid_valid == 1'b1 |-> usb_pid_type inside {DATA0, DATA1, ACK, NAK, STALL}",
        "sva2": "@(posedge usb_clk)         usb_pid_valid == 1'b1 |-> (usb_pid_type == DATA0 || usb_pid_type == DATA1 || usb_pid_type == ACK || usb_pid_type == NAK || usb_pid_type == STALL)"
    },
    {
        "id": "867_1_3388",
        "sva1": "@(posedge can_clk)     ($rose(can_tx_active[0]) && $rose(can_tx_active[1])) |=> ##[1:10] $onehot0(can_tx_active)",
        "sva2": "@(posedge can_clk)         ($rose(can_tx_active[0]) && $rose(can_tx_active[1])) |-> ##[1:10] (can_tx_active[0] == 1 || can_tx_active[1] == 1) && (can_tx_active[0] == 0 || can_tx_active[1] == 0)"
    },
    {
        "id": "870_3_3421",
        "sva1": "@(posedge can_clk)     ($isunknown(can_tx_data) && $isunknown(can_rx_data)) |=> can_bus_off_state",
        "sva2": "@(posedge can_clk)         (can_tx_data === 1'b0 || can_tx_data === 1'b1) && (can_rx_data === 1'b0 || can_rx_data === 1'b1) |-> ##1 can_bus_off_state == 1'b1"
    },
    {
        "id": "872_7_3466",
        "sva1": "@(posedge eth_clk)         (eth_pkt_valid && eth_pkt_multicast && !multicast_group_enabled) |=> pkt_drop",
        "sva2": "@(posedge eth_clk)         (eth_pkt_valid == 1 && eth_pkt_multicast == 1 && multicast_group_enabled == 0) |-> (eth_pkt_dropped == 1)"
    },
    {
        "id": "877_3_3488",
        "sva1": "@(posedge nand_clk)     (read_cmd_active && $past(read_cmd_active, 3)) |-> !write_cmd_active",
        "sva2": "@(posedge nand_clk)         (read_cmd_active == 1 && $past(read_cmd_active, 3) == 1) |-> (write_cmd_active == 0)"
    },
    {
        "id": "874_7_3496",
        "sva1": "@(posedge tsn_clk)         ($rose(express_traffic) && tx_packet_active) |->          ##1 $fell(tx_packet_active)[*1:8] ##1 $rose(tx_packet_active)",
        "sva2": "@(posedge tsn_clk)         ($rose(express_traffic) && tx_packet_active) |-> ##[1:8] (tx_packet_active == 1'b0) ##1 (tx_packet_active == 1'b1)"
    },
    {
        "id": "878_4_3523",
        "sva1": "@(posedge flash_clk)     ecc_correction_active == 1'b1 |-> ecc_parity_bits_valid throughout ecc_correction_cycle",
        "sva2": "@(posedge flash_clk)    ecc_correction_active == 1'b1 |->     (ecc_parity_bits_valid throughout ecc_correction_cycle)"
    },
    {
        "id": "882_10_3559",
        "sva1": "@(posedge flash_clk)         ($rose(flash_write_error) && !flash_write_retry_exhausted) |=> ##1 flash_write_retry_attempt",
        "sva2": "@(posedge flash_clk)         ($rose(flash_write_error) && flash_write_retry_exhausted == 0) |-> ##1 flash_write_retry_attempt == 1"
    },
    {
        "id": "883_9_3586",
        "sva1": "@(posedge pd_clk)     ((pd_role == SINK_ROLE) && (rx_packet == PD_CTRL_PR_SWAP)) |=> ##[1:50] (pd_role == SOURCE_ROLE)",
        "sva2": "@(posedge pd_clk)    ((pd_role == SINK_ROLE) && (rx_packet == PD_CTRL_PR_SWAP)) |=>     (##[1:50] (pd_role == SOURCE_ROLE))"
    },
    {
        "id": "888_8_3663",
        "sva1": "@(posedge isp_clk)     $rose(hdr_to_wdr_switch) |-> ##3 (hdr_active == 0 && wdr_active == 1)",
        "sva2": "@(posedge isp_clk)    $rose(hdr_to_wdr_switch) |-> ##3 (hdr_active == 1'b0 && wdr_active == 1'b1)"
    },
    {
        "id": "885_4_3616",
        "sva1": "@(posedge pd_clk)     always (         (dp_mode_active_ -> !hdmi_mode_active_) and         (hdmi_mode_active_ -> !dp_mode_active_)     )",
        "sva2": "@(posedge pd_clk)         1 |-> (dp_mode_active_ == 1) |-> (hdmi_mode_active_ == 0) && (hdmi_mode_active_ == 1) |-> (dp_mode_active_ == 0)"
    },
    {
        "id": "889_1_3647",
        "sva1": "@(posedge isp_clk)         $rose(frame_valid) |-> frame_valid throughout data_valid[->1]",
        "sva2": "@(posedge isp_clk)    $rose(frame_valid) |->     (frame_valid throughout (data_valid[->1]))"
    },
    {
        "id": "890_2_3678",
        "sva1": "@(posedge isp_clk)     isp_busy == 1'b1 |-> $stable(denoise_param_) && $stable(sharpen_param_) && $stable(gamma_param_)",
        "sva2": "@(posedge isp_clk)     isp_busy == 1'b1 |-> $stable(denoise_param_) && $stable(sharpen_param_) && $stable(gamma_param_)"
    },
    {
        "id": "891_4_3701",
        "sva1": "@(posedge isp_clk)     $rose(sensor_data_error) |-> ##[1:15] ($fell(sensor_data_error) && image_stable)",
        "sva2": "@(posedge isp_clk)    $rose(sensor_data_error) |-> ##[1:15] ($fell(sensor_data_error) && image_stable)"
    },
    {
        "id": "898_12_3805",
        "sva1": "@(posedge clk_core)     $rose(network_changed) |-> ##[1:100] ($stable(stored_params) && $stable(current_params))",
        "sva2": "@(posedge clk_core)     $rose(network_changed) |-> ##[1:100] ($stable(stored_params) && $stable(current_params))"
    },
    {
        "id": "10_22_0477",
        "sva1": "@(posedge clk_spi)     spi_transfer_done == 1'b1 |->      $past(spi_start, 1) &&      $past(spi_busy, 2) == 1'b1 &&      $past(spi_count, 3) == 8'h00;",
        "sva2": "@(posedge clk_spi)         spi_transfer_done == 1'b1 |->          $past(spi_start, 1) == 1'b1 &&          $past(spi_busy, 2) == 1'b1 &&          $past(spi_count, 3) == 8'h00"
    },
    {
        "id": "10_34_0491",
        "sva1": "@(posedge clk_video)     $rose(video_vsync) |-> ($past(video_enable, 1) && $past(video_active, 2) && $past(video_line_count, 3) == 11'd0);",
        "sva2": "@(posedge clk_video)         $rose(video_vsync) |->          ($past(video_enable, 1) == 1) &&         ($past(video_active, 2) == 1) &&         ($past(video_line_count, 3) == 11'd0)"
    },
    {
        "id": "10_42_0505",
        "sva1": "@(posedge clk_rf)         rf_tx_done == 1'b1 |-> $past(rf_tx_start, 1) && $past(rf_busy, 2) && $past(rf_packet_valid, 3);",
        "sva2": "@(posedge clk_rf)         rf_tx_done == 1 |-> $past(rf_tx_start, 1) == 1 && $past(rf_busy, 2) == 1 && $past(rf_packet_valid, 3) == 1"
    },
    {
        "id": "10_6_0464",
        "sva1": "@(posedge clk_mem)     $rose(mem_write) |-> ($past(mem_ready, 3) && $past(mem_req, 1) && $past(mem_addr_valid, 2));",
        "sva2": "@(posedge clk_mem)         $rose(mem_write) |-> ($past(mem_ready, 3) && $past(mem_addr_valid, 2) && $past(mem_req, 1))"
    },
    {
        "id": "11_45_0539",
        "sva1": "@(posedge clk_dma_buf)         dma_active && buffer_full |-> ##0 $rose(overflow_flag);",
        "sva2": "@(posedge clk_dma_buf)         (dma_active == 1 && buffer_full == 1) |-> ($rose(overflow_flag) == 1)"
    },
    {
        "id": "12_14_0563",
        "sva1": "@(posedge clk_dma)         (dma_request || sw_trigger) |-> ##2 dma_ack;",
        "sva2": "@(posedge clk_dma)         (dma_request == 1 || sw_trigger == 1) |-> ##2 dma_ack == 1"
    },
    {
        "id": "15_8_0707",
        "sva1": "@(posedge clk_can) disable iff (can_bus_off)     (error_flag_detected && !error_passive) |-> ##[6:12] error_frame_detected;",
        "sva2": "@(posedge clk_can) disable iff (can_bus_off)         (error_flag_detected == 1 && error_passive == 0 && can_bus_off == 0) |-> ##[6:12] (error_frame == 1)"
    },
    {
        "id": "2_6_0072",
        "sva1": "@(posedge clk_uart)     tx_start == 1'b1 |-> ##[2:7] tx_busy && $onehot(tx_byte);",
        "sva2": "@(posedge clk_uart)         tx_start == 1'b1 |-> ##[2:7] (tx_busy == 1'b1 && $onehot(tx_byte))"
    },
    {
        "id": "3_19_0088",
        "sva1": "@(posedge clk_ref)     (pll_reset_released && !bypass_mode) |-> ##[10:20] pll_locked ##1 $stable(vco_freq);",
        "sva2": "@(posedge clk_ref)         (pll_reset_released == 1 && bypass_mode == 0) |-> ##[10:20] pll_locked == 1 ##1 $stable(vco_freq)"
    },
    {
        "id": "8_27_0377",
        "sva1": "@(posedge dram_ck)     $fell(dram_zq_cal_start) |-> ##[512:1024] (dram_zq_cal_done && !dram_zq_cal_error);",
        "sva2": "@(posedge dram_ck)         $fell(dram_zq_cal_start) |-> ##[512:1024] (dram_zq_cal_done == 1 && dram_zq_cal_error == 0)"
    },
    {
        "id": "8_31_0383",
        "sva1": "@(posedge vid_gen_clk)     $fell(vid_hblank_n) |-> ##[40:44] ($fell(vid_hsync_n) || vid_line_end);",
        "sva2": "@(posedge vid_gen_clk)         $fell(vid_hblank_n) |-> ##[40:44] ($fell(vid_hsync_n) || (vid_line_end == 1))"
    },
    {
        "id": "8_49_0398",
        "sva1": "@(posedge i2s_tdm_bclk)     $fell(i2s_tdm_ws) |-> ##[32:64] i2s_tdm_sd == $past(i2s_tdm_ch0_data, 32);",
        "sva2": "@(posedge i2s_tdm_bclk)         $fell(i2s_tdm_ws) |-> ##[32:64] i2s_tdm_sd == $past(i2s_tdm_ch0_data, 32)"
    },
    {
        "id": "10_12_0470",
        "sva1": "@(posedge clk_audio)     sample_ready == 1'b1 |-> ($past(fifo_empty, 2) == 0 || ($past(dma_enable, 4) && $past(irq_pending, 1)));",
        "sva2": "@(posedge clk_audio)         sample_ready == 1'b1 |-> ($past(fifo_empty, 2) == 1'b0) || ($past(dma_enable, 4) == 1'b1 && $past(irq_pending, 1) == 1'b1)"
    },
    {
        "id": "10_29_0530",
        "sva1": "@(negedge clk_uart_dbg)     break_detected |-> ##[1:4] ($past(line_status,5) == 8'hFF) && ($past(break_int_en,2));",
        "sva2": "@(negedge clk_uart_dbg)         break_detected == 1'b1 |-> ##[1:4] ($past(line_status, 5) == 8'hFF) && ($past(break_int_en, 2) == 1'b1)"
    },
    {
        "id": "10_30_0487",
        "sva1": "@(posedge clk_pcie_phy)     phy_ready |-> ($past(training_done, 3) && $past(power_good, 2) && $past(reset_deasserted, 1));",
        "sva2": "@(posedge clk_pcie_phy)         phy_ready == 1 |-> $past(training_done, 3) == 1 && $past(power_good, 2) == 1 && $past(reset_deasserted, 1) == 1"
    },
    {
        "id": "10_8_0471",
        "sva1": "@(posedge clk_spi)     cs_fell |-> ($past(sck_divider, 5) == current_divider || $past(config_valid, 1));",
        "sva2": "@(posedge clk_spi)         cs_fell == 1 |-> ($past(sck_divider, 5) == current_divider) || ($past(config_valid, 1) == 1)"
    },
    {
        "id": "12_30_0595",
        "sva1": "@(posedge recovery_clk)     (sync_lost || force_reset) |-> ##1 reset_issued;",
        "sva2": "@(posedge recovery_clk)         (sync_lost == 1 || force_reset == 1) |-> ##1 reset_issued == 1"
    },
    {
        "id": "13_13_0612",
        "sva1": "@(posedge clk_op)     !fault_detected |-> ##1 normal_op;",
        "sva2": "@(posedge clk_op)         fault_detected == 0 |-> ##1 normal_op == 1"
    },
    {
        "id": "13_23_0638",
        "sva1": "@(posedge clk_net)     !collision_detected |-> ##[2:4] retry_attempt;",
        "sva2": "@(posedge clk_net)         collision_detected == 0 |-> ##[2:4] retry_attempt == 1"
    },
    {
        "id": "15_19_0728",
        "sva1": "@(posedge clk_sensor) disable iff (test_mode)     temp_over_threshold |-> ##[3:5] alarm_triggered ##1 !alarm_clear;",
        "sva2": "@(posedge clk_sensor) disable iff (test_mode)         (test_mode == 0 && temp_over_threshold == 1) |-> ##[3:5] (alarm_triggered == 1) ##1 (alarm_clear == 0)"
    },
    {
        "id": "15_20_0729",
        "sva1": "@(posedge clk_wdt) disable iff (debug_halt)     !wdt_refresh |-> ##[0:255] system_reset;",
        "sva2": "@(posedge clk_wdt) disable iff (debug_halt)         (debug_halt == 0 && wdt_refresh == 0) |-> ##[0:255] system_reset == 1"
    },
    {
        "id": "15_29_0737",
        "sva1": "@(posedge clk_trace) disable iff (trace_disabled)     trace_watermark == 1'b1 |-> ##[0:3] trigger_out ##1 !fifo_overflow;",
        "sva2": "@(posedge clk_trace) disable iff (trace_disabled)         (trace_disabled == 0 && trace_watermark == 1) |-> ##[0:3] (trigger_out == 1) ##1 (fifo_overflow == 0)"
    },
    {
        "id": "1_11_0038",
        "sva1": "@(posedge clk_temp)     temperature_critical == 1'b1 |-> ##3 clock_throttled ##5 temperature_normal;",
        "sva2": "@(posedge clk_temp)         temperature_critical == 1'b1 |-> ##3 clock_throttled == 1'b1 ##5 temperature_normal == 1'b1"
    },
    {
        "id": "2_11_0026",
        "sva1": "@(posedge clk_dma)     dma_start == 1'b1 |-> ##[16:64] dma_done;",
        "sva2": "@(posedge clk_dma)         dma_start == 1'b1 |-> ##[16:64] dma_done == 1'b1"
    },
    {
        "id": "2_19_0070",
        "sva1": "@(posedge clk_pmu)         voltage_change |-> ##[16:64] voltage_stable;",
        "sva2": "@(posedge clk_pmu)         voltage_change == 1 |-> ##[16:64] voltage_stable == 1"
    },
    {
        "id": "2_44_0089",
        "sva1": "@(posedge clk_cfg)     cfg_start == 1'b1 |-> ##[128:256] cfg_done == 1'b1;",
        "sva2": "@(posedge clk_cfg)         cfg_start == 1'b1 |-> ##[128:256] cfg_done == 1'b1"
    },
    {
        "id": "3_14_0136",
        "sva1": "@(posedge clk_pmon)     vmon_alert |-> ##1 voltage_adjust ##[3:6] vmon_normal;",
        "sva2": "@(posedge clk_pmon)         vmon_alert == 1 |-> ##1 voltage_adjust == 1 ##[3:6] vmon_normal == 1"
    },
    {
        "id": "7_40_0336",
        "sva1": "@(posedge clk_wifi)     $rose(plcp_header_detected) |-> ##1 (data_unit_ready && $stable(rate_field));",
        "sva2": "@(posedge clk_wifi)         $rose(plcp_header_detected) |-> ##1 (data_unit_ready && $stable(rate_field))"
    },
    {
        "id": "10_55_0532",
        "sva1": "@(posedge clk_pwrup)     $past(pwr_ok, 5) |-> $past(core_ready, 4) && $past(pll_lock, 3);",
        "sva2": "@(posedge clk_pwrup)         $past(pwr_ok, 5) |-> ($past(core_ready, 4) && $past(pll_lock, 3))"
    },
    {
        "id": "11_20_0528",
        "sva1": "@(posedge clk_pwm)         (pwm_enable && (pwm_counter == period_reg)) |-> ##1 pwm_out;",
        "sva2": "@(posedge clk_pwm)         (pwm_enable == 1 && pwm_counter == period_reg) |-> ##1 (pwm_out == 1)"
    },
    {
        "id": "11_17_0554",
        "sva1": "@(posedge clk_i2c)     (i2c_start && !i2c_stop) |-> ##[2:4] i2c_ack;",
        "sva2": "@(posedge clk_i2c)         (i2c_start == 1 && i2c_stop == 0) |-> ##[2:4] (i2c_ack == 1)"
    },
    {
        "id": "11_43_0558",
        "sva1": "@(posedge clk_rf)     (rf_tx_start && !rf_tx_busy) |-> ##[16:32] rf_tx_done;",
        "sva2": "@(posedge clk_rf)         (rf_tx_start == 1 && rf_tx_busy == 0) |-> ##[16:32] rf_tx_done == 1"
    },
    {
        "id": "11_45_0562",
        "sva1": "@(posedge clk_sat)     (lock_start && !lock_busy) |-> ##[128:256] lock_done;",
        "sva2": "@(posedge clk_sat)         (lock_start == 1 && lock_busy == 0) |-> ##[128:256] (lock_done == 1)"
    },
    {
        "id": "12_14_0580",
        "sva1": "@(posedge clk_wdt)     (wdt_expire_pulse || sw_wd_trigger) |-> ##0 system_reset;",
        "sva2": "@(posedge clk_wdt)         (wdt_expire_pulse == 1 || sw_wd_trigger == 1) |-> system_reset == 1"
    },
    {
        "id": "12_18_0579",
        "sva1": "@(posedge clk_dsp)     (pattern_match_flag || force_alert_signal) |-> ##2 interrupt_pending;",
        "sva2": "@(posedge clk_dsp)         (pattern_match_flag == 1 || force_alert_signal == 1) |-> ##2 interrupt_pending == 1"
    },
    {
        "id": "12_30_0598",
        "sva1": "@(posedge clk_adc)     (threshold_exceeded || forced_alert_en) |-> ##3 interrupt_assert;",
        "sva2": "@(posedge clk_adc)         (threshold_exceeded == 1 || forced_alert_en == 1) |-> ##3 interrupt_assert == 1"
    },
    {
        "id": "15_46_0767",
        "sva1": "@(posedge clk_pd) disable iff (pd_rst)     pd_on == 1'b1 |-> ##[5:10] pd_ready ##1 $stable(pd_status);",
        "sva2": "@(posedge clk_pd) disable iff (pd_rst)         (pd_rst == 0 && pd_on == 1) |-> ##[5:10] (pd_ready == 1) ##1 $stable(pd_status)"
    },
    {
        "id": "1_15_0058",
        "sva1": "@(posedge clk_temp)     temp_alert == 1'b1 |-> ##5 (clock_divider_active && !over_temp);",
        "sva2": "@(posedge clk_temp)         temp_alert == 1'b1 |-> ##5 (clock_divider_active == 1'b1 && over_temp == 1'b0)"
    },
    {
        "id": "1_5_0049",
        "sva1": "@(posedge clk_fifo)     (fifo_wr_en && !fifo_full) |-> ##3 (fifo_rd_en && !fifo_empty);",
        "sva2": "@(posedge clk_fifo)         (fifo_wr_en == 1 && fifo_full == 0) |-> ##3 (fifo_rd_en == 1 && fifo_empty == 0)"
    },
    {
        "id": "2_49_0103",
        "sva1": "@(posedge clk_proximity)     proximity_enable == 1'b1 |-> ##[1:3] proximity_detect ##1 $stable(proximity_distance);",
        "sva2": "@(posedge clk_proximity)         proximity_enable == 1'b1 |-> ##[1:3] proximity_detect == 1'b1 ##1 $stable(proximity_distance)"
    },
    {
        "id": "5_15_0227",
        "sva1": "@(posedge clk_ddr)     init_start |-> init_cmd[*6] ##1 init_done;",
        "sva2": "@(posedge clk_ddr)         init_start == 1 |->          (init_cmd == 1 [*6]) ##1 init_done == 1"
    },
    {
        "id": "2_4_0043",
        "sva1": "@(posedge clk_mem)         (cache_inv_req && !bus_lock) |-> ##[8:16] cache_inv_done ##1 $stable(cache_tag_array);",
        "sva2": "@(posedge clk_mem)         (cache_inv_req == 1'b1 && bus_lock == 1'b0) |-> ##[8:16] (cache_inv_done == 1'b1) ##1 $stable(cache_tag_array)"
    },
    {
        "id": "5_26_0234",
        "sva1": "@(posedge clk_bus_arb)     high_pri[*2] |-> ##1 medium_pri[*2];",
        "sva2": "@(posedge clk_bus_arb)         high_pri [*2] |-> ##1 medium_pri [*2]"
    },
    {
        "id": "6_25_0269",
        "sva1": "@(posedge clk_sd)     cmd_sent == 1'b1 |-> (busy_response[*1:8] ##1 data_ready[*1:4]);",
        "sva2": "@(posedge clk_sd)         cmd_sent == 1'b1 |->      (busy_response [*1:8]) ##1 (data_ready [*1:4])"
    },
    {
        "id": "6_44_0279",
        "sva1": "@(posedge clk_led)     fade_start |-> (brightness_up[*10:100] ##1 brightness_down[*10:100]);",
        "sva2": "@(posedge clk_led)         fade_start == 1 |->     (brightness_up [*10:100]) ##1 (brightness_down [*10:100])"
    },
    {
        "id": "7_1_0307",
        "sva1": "@(posedge sys_clk)     $rose(data_valid) |-> ##[1:3] req_pending ##2 ack_received;",
        "sva2": "@(posedge sys_clk)         $rose(data_valid) |-> ##[1:3] req_pending ##2 ack_received"
    },
    {
        "id": "7_40_0357",
        "sva1": "@(posedge sys_clk)     $rose(init_complete) |-> ##[3:6] clock_stable ##1 !reset_active;",
        "sva2": "@(posedge sys_clk)    $rose(init_complete) |-> ##[3:6] clock_stable ##1 !reset_active"
    },
    {
        "id": "11_35_0522",
        "sva1": "@(posedge clk_bt)         pairing_req && !bonded |-> ##[5:10] $rose(link_key) ##2 $stable(device_addr);",
        "sva2": "@(posedge clk_bt)         (pairing_req == 1 && bonded == 0) |-> ##[5:10] ($rose(link_key) ##2 $stable(device_addr))"
    },
    {
        "id": "12_15_0558",
        "sva1": "@(posedge clk_video)     (frame_start || force_frame) |-> ##[4:8] vertical_sync;",
        "sva2": "@(posedge clk_video)         (frame_start == 1 || force_frame == 1) |-> ##[4:8] vertical_sync == 1"
    },
    {
        "id": "12_38_0587",
        "sva1": "@(posedge clk_counter)     (counter_overflow || force_overflow) |-> ##2 overflow_interrupt;",
        "sva2": "@(posedge clk_counter)         (counter_overflow == 1 || force_overflow == 1) |-> ##2 overflow_interrupt == 1"
    },
    {
        "id": "12_40_0594",
        "sva1": "@(posedge clk_operation)     (operation_complete || skip_operation) |-> ##1 next_operation;",
        "sva2": "@(posedge clk_operation)         (operation_complete == 1 || skip_operation == 1) |-> ##1 next_operation == 1"
    },
    {
        "id": "13_31_0641",
        "sva1": "@(posedge clk_ret)     $rose(!retention_mode) |-> ##3 normal_operation;",
        "sva2": "@(posedge clk_ret)         $rose(!retention_mode) |-> ##3 normal_operation"
    },
    {
        "id": "13_36_0647",
        "sva1": "@(posedge clk_stop)     !clock_stop_request |-> ##3 clock_running;",
        "sva2": "@(posedge clk_stop)         clock_stop_request == 0 |-> ##3 clock_running == 1"
    },
    {
        "id": "2_19_0011",
        "sva1": "@(posedge clk_crypto)         encrypt_start |-> ##[8:16] encrypt_done;",
        "sva2": "@(posedge clk_crypto)         encrypt_start == 1 |-> ##[8:16] encrypt_done == 1"
    },
    {
        "id": "1_38_0003",
        "sva1": "@(posedge clk_sd)         sd_init_start == 1'b1 |-> ##5 sd_cmd_busy ##50 sd_init_done;",
        "sva2": "@(posedge clk_sd)         sd_init_start == 1'b1 |-> ##5 sd_cmd_busy == 1'b1 ##50 sd_init_done == 1'b1"
    },
    {
        "id": "2_20_0004",
        "sva1": "@(posedge clk_crypto)     decrypt_start |-> ##[8:16] decrypt_done;",
        "sva2": "@(posedge clk_crypto)         decrypt_start == 1 |-> ##[8:16] decrypt_done == 1"
    },
    {
        "id": "2_30_0080",
        "sva1": "@(posedge clk_eth)     eth_tx_start == 1'b1 |-> ##[8:16] eth_tx_done == 1'b1;",
        "sva2": "@(posedge clk_eth)         eth_tx_start == 1'b1 |-> ##[8:16] eth_tx_done == 1'b1"
    },
    {
        "id": "2_5_0051",
        "sva1": "@(posedge clk_mem)     cache_miss == 1'b1 |-> ##[4:12] mem_resp;",
        "sva2": "@(posedge clk_mem)         cache_miss == 1'b1 |-> ##[4:12] mem_resp == 1'b1"
    },
    {
        "id": "3_20_0115",
        "sva1": "@(posedge clk_can)     error_frame_detected |-> ##[5:8] recovery_sequence_started ##1 bus_ok_status;",
        "sva2": "@(posedge clk_can)         error_frame_detected == 1 |-> ##[5:8] recovery_sequence_started == 1 ##1 bus_ok_status == 1"
    },
    {
        "id": "3_21_0137",
        "sva1": "@(posedge clk_adc)     conversion_started |-> ##[8:12] data_ready_flag ##1 result_valid;",
        "sva2": "@(posedge clk_adc)         conversion_started |-> ##[8:12] data_ready_flag ##1 result_valid"
    },
    {
        "id": "3_8_0092",
        "sva1": "@(posedge clk_net)     packet_start_indicator == 1'b1 |-> ##[2:5] crc_check_enabled ##1 header_valid;",
        "sva2": "@(posedge clk_net)         packet_start_indicator == 1'b1 |-> ##[2:5] crc_check_enabled == 1'b1 ##1 header_valid == 1'b1"
    },
    {
        "id": "6_27_0284",
        "sva1": "@(posedge clk_gpio)     gpio_in_changed |-> gpio_in_stable[*10:50] ##1 gpio_out_updated;",
        "sva2": "@(posedge clk_gpio)         gpio_in_changed == 1 |-> (gpio_in_stable [*10:50]) ##1 gpio_out_updated == 1"
    },
    {
        "id": "10_17_0482",
        "sva1": "@(posedge clk_rx) disable iff (!link_up)     $past(sync_header, 5) == 8'hA5 |-> ##2 $past(payload_start, 3);",
        "sva2": "@(posedge clk_rx) disable iff (!link_up)         (link_up == 1 && $past(sync_header, 5) == 8'hA5) |-> ##2 ($past(payload_start, 3) == 1)"
    },
    {
        "id": "10_30_0477",
        "sva1": "@(posedge clk_net) disable iff (filter_bypass)         ($past(filter_enable, 5) && $past(packet_type, 5) == 8'hFF) |-> ##1 $rose(drop_packet);",
        "sva2": "@(posedge clk_net) disable iff (filter_bypass)         (filter_bypass == 0 && $past(filter_enable, 5) == 1 && $past(packet_type, 5) == 8'hFF) |-> ##1 $rose(drop_packet)"
    },
    {
        "id": "12_42_0592",
        "sva1": "@(posedge clk_usb_phy)     (phy_ready || phy_reset) |-> ##0 $isunknown(usb_data);",
        "sva2": "@(posedge clk_usb_phy)         (phy_ready == 1 || phy_reset == 1) |-> (usb_data !== 'x && usb_data !== 'z)"
    },
    {
        "id": "12_46_0607",
        "sva1": "@(posedge clk_flash_ctrl)         (flash_busy || flash_error) |-> ##1 $rose(flash_reset);",
        "sva2": "@(posedge clk_flash_ctrl)         (flash_busy == 1 || flash_error == 1) |-> ##1 $rose(flash_reset)"
    },
    {
        "id": "15_18_0731",
        "sva1": "@(posedge usb_phy_clk) disable iff (!usb_phy_reset_n)         resume_detected |-> ##[2:5] host_wakeup;",
        "sva2": "@(posedge usb_phy_clk) disable iff (!usb_phy_reset_n)         (usb_phy_reset_n == 1 && resume_detected == 1) |-> ##[2:5] host_wakeup == 1"
    },
    {
        "id": "1_33_0014",
        "sva1": "@(posedge clk_usb)     usb_pkt_start == 1'b1 |-> ##6 usb_pkt_end == 1'b1;",
        "sva2": "@(posedge clk_usb)         usb_pkt_start == 1'b1 |-> ##6 usb_pkt_end == 1'b1"
    },
    {
        "id": "1_41_0072",
        "sva1": "@(posedge clk_timer)     timer_en == 1'b1 |-> ##6 timer_int == 1'b1;",
        "sva2": "@(posedge clk_timer)         timer_en == 1'b1 |-> ##6 timer_int == 1'b1"
    },
    {
        "id": "2_11_0053",
        "sva1": "@(posedge clk_ddr)     ddr_init_start == 1'b1 |-> ##[16:128] ddr_init_done == 1'b1;",
        "sva2": "@(posedge clk_ddr)         ddr_init_start == 1'b1 |-> ##[16:128] ddr_init_done == 1'b1"
    },
    {
        "id": "2_12_0019",
        "sva1": "@(posedge clk_pcie)         link_training_start == 1'b1 |-> ##[8:32] link_training_complete == 1'b1;",
        "sva2": "@(posedge clk_pcie)         link_training_start == 1'b1 |-> ##[8:32] link_training_complete == 1'b1"
    },
    {
        "id": "2_45_0093",
        "sva1": "@(posedge clk_sat)     acquisition_start |-> ##[128:256] lock_achieved;",
        "sva2": "@(posedge clk_sat)         acquisition_start == 1 |-> ##[128:256] lock_achieved == 1"
    },
    {
        "id": "3_33_0152",
        "sva1": "@(posedge clk_jtag)     (tms_sequence_start && !reset_b) |-> ##5 state_capture;",
        "sva2": "@(posedge clk_jtag)         (tms_sequence_start == 1 && reset_b == 0) |-> ##5 (state_capture == 1)"
    },
    {
        "id": "3_48_0144",
        "sva1": "@(posedge clk_ir)     (start_bit_detected && !repeat_mode) |-> ##[8:16] command_complete;",
        "sva2": "@(posedge clk_ir)         (start_bit_detected == 1 && repeat_mode == 0) |-> ##[8:16] (command_complete == 1)"
    },
    {
        "id": "5_27_0231",
        "sva1": "@(posedge clk_pwm)     (temp_rise [*4] ##1 !fan_stuck) |-> (pwm_increase [*3]);",
        "sva2": "@(posedge clk_pwm)         (temp_rise [*4]) ##1 (!fan_stuck) |-> (pwm_increase [*3])"
    },
    {
        "id": "5_28_0227",
        "sva1": "@(posedge clk_crypto)         (data_in_valid[*3] ##1 !key_ready) |-> cipher_text_valid[*2];",
        "sva2": "@(posedge clk_crypto)         (data_in_valid [*3] ##1 !key_ready) |-> (cipher_text_valid [*2])"
    },
    {
        "id": "5_32_0220",
        "sva1": "@(posedge clk_cpu)     stall_condition[*4] ##1 !flush |-> bubble_insert[*3];",
        "sva2": "@(posedge clk_cpu)         (stall_condition [*4]) ##1 (!flush) |-> (bubble_insert [*3])"
    },
    {
        "id": "5_35_0232",
        "sva1": "@(posedge clk_dram)     refresh_req[*5] |-> refresh_ack[*2];",
        "sva2": "@(posedge clk_dram)         refresh_req [*5] |-> refresh_ack [*2]"
    },
    {
        "id": "5_38_0238",
        "sva1": "@(posedge clk_pgood)     power_up[*3] ##1 !fault_detected |-> all_rails_good[*2];",
        "sva2": "@(posedge clk_pgood)         (power_up [*3] ##1 !fault_detected) |-> (all_rails_good [*2])"
    },
    {
        "id": "8_10_0362",
        "sva1": "@(posedge clk_can)     $fell(can_tx_enable) |-> ##[2:4] (can_tx_ack && (can_tx_id == $past(can_tx_id, 3)));",
        "sva2": "@(posedge clk_can)         $fell(can_tx_enable) |-> ##[2:4] (can_tx_ack && (can_tx_id == $past(can_tx_id, 3)))"
    },
    {
        "id": "8_50_0418",
        "sva1": "@(negedge clk_tof)     $fell(tof_int) |-> ##3 (tof_distance > $past(tof_threshold, 2)) && tof_valid;",
        "sva2": "@(negedge clk_tof)     $fell(tof_int) |-> ##3 (tof_distance > $past(tof_threshold, 2) && tof_valid)"
    },
    {
        "id": "10_39_0499",
        "sva1": "@(posedge clk_can)     $past(frame_sent, 2) |-> ($past(ack_received, 5) || $past(error_flag, 3));",
        "sva2": "@(posedge clk_can)         $past(frame_sent, 2) |-> ($past(ack_received, 5) || $past(error_flag, 3))"
    },
    {
        "id": "11_19_0555",
        "sva1": "@(posedge clk_vmon)     (vcc_low && !vcc_bypass) |-> ##1 power_warning;",
        "sva2": "@(posedge clk_vmon)         (vcc_low == 1 && vcc_bypass == 0) |-> ##1 (power_warning == 1)"
    },
    {
        "id": "11_30_0546",
        "sva1": "@(posedge clk_eth)     (frame_valid && !crc_error) |-> ##1 crc_ok;",
        "sva2": "@(posedge clk_eth)         (frame_valid == 1 && crc_error == 0) |-> ##1 (crc_ok == 1)"
    },
    {
        "id": "11_31_0540",
        "sva1": "@(posedge clk_spi)     (cs_active && sck_rising) |-> ##8 $stable(mosi_data);",
        "sva2": "@(posedge clk_spi)         (cs_active == 1 && sck_rising == 1) |-> ##8 (mosi_data == $past(mosi_data))"
    },
    {
        "id": "11_34_0536",
        "sva1": "@(posedge clk_pwm)     (duty_changed && !pwm_disabled) |-> ##1 $changed(pwm_out);",
        "sva2": "@(posedge clk_pwm)         (duty_changed == 1 && pwm_disabled == 0) |-> ##1 pwm_out != $past(pwm_out)"
    },
    {
        "id": "11_42_0542",
        "sva1": "@(posedge clk_crypto)     (hash_start && !hash_busy) |-> ##[16:32] hash_done;",
        "sva2": "@(posedge clk_crypto)         (hash_start == 1 && hash_busy == 0) |-> ##[16:32] hash_done == 1"
    },
    {
        "id": "11_6_0525",
        "sva1": "@(posedge clk_mem)     (cs_n && we_n && oe_n) |-> ##[1:3] $stable(mem_data);",
        "sva2": "@(posedge clk_mem)         (cs_n == 1 && we_n == 1 && oe_n == 1) |-> ##[1:3] mem_data == $past(mem_data)"
    },
    {
        "id": "12_28_0599",
        "sva1": "@(negedge clk_audio_processing)         (buffer_underrun || buffer_overrun) |-> ##1 flow_control_activate;",
        "sva2": "@(negedge clk_audio_processing)         (buffer_underrun == 1 || buffer_overrun == 1) |-> ##1 flow_control_activate == 1"
    },
    {
        "id": "13_15_0629",
        "sva1": "@(posedge clk_data)         !crc_err |-> ##3 crc_valid;",
        "sva2": "@(posedge clk_data)         crc_err == 0 |-> ##3 crc_valid == 1"
    },
    {
        "id": "12_45_0623",
        "sva1": "@(negedge clk_data_processing)     (buffer_threshold_reached || manual_flush_request) |-> ##[0:2] flush_buffer;",
        "sva2": "@(negedge clk_data_processing)         (buffer_threshold_reached == 1 || manual_flush_request == 1) |-> ##[0:2] flush_buffer == 1"
    },
    {
        "id": "13_16_0642",
        "sva1": "@(posedge clk_math)         !overflow_flag |-> ##1 $stable(alu_result);",
        "sva2": "@(posedge clk_math)         overflow_flag == 0 |-> ##1 alu_result == $past(alu_result)"
    },
    {
        "id": "13_32_0646",
        "sva1": "@(posedge clk_xgmii)     !autoneg_complete |-> ##[2:4] autoneg_restart;",
        "sva2": "@(posedge clk_xgmii)         autoneg_complete == 0 |-> ##[2:4] autoneg_restart == 1"
    },
    {
        "id": "13_8_0628",
        "sva1": "@(posedge clk_cache)     !cache_hit |-> ##[1:3] cache_miss;",
        "sva2": "@(posedge clk_cache)         cache_hit == 0 |-> ##[1:3] cache_miss == 1"
    },
    {
        "id": "15_12_0704",
        "sva1": "@(posedge clk_timer) disable iff (timer_reset)     timer_start == 1'b1 |-> ##[10:20] timer_expire;",
        "sva2": "@(posedge clk_timer) disable iff (timer_reset)         (timer_reset == 0 && timer_start == 1) |-> ##[10:20] timer_expire == 1"
    },
    {
        "id": "15_44_0762",
        "sva1": "@(posedge clk_bw) disable iff (bw_reset)         bw_monitor |-> ##[5:10] bw_limit;",
        "sva2": "@(posedge clk_bw) disable iff (bw_reset)         (bw_reset == 0 && bw_monitor == 1) |-> ##[5:10] (bw_limit == 1)"
    },
    {
        "id": "15_49_0756",
        "sva1": "@(posedge clk_shake) disable iff (shake_reset)     shake_req == 1'b1 |-> ##[1:4] shake_ack;",
        "sva2": "@(posedge clk_shake) disable iff (shake_reset)         (shake_reset == 0 && shake_req == 1'b1) |-> ##[1:4] shake_ack == 1'b1"
    },
    {
        "id": "1_23_0026",
        "sva1": "@(posedge clk_ref)     pll_reset_release |-> ##[5:8] pll_locked ##1 !pll_unstable;",
        "sva2": "@(posedge clk_ref)         pll_reset_release |-> ##[5:8] pll_locked ##1 !pll_unstable"
    },
    {
        "id": "15_8_0702",
        "sva1": "@(posedge clk_pwr) disable iff (pwr_reset)     pwr_down_req == 1'b1 |-> ##[2:5] pwr_ack ##1 pwr_down_ack;",
        "sva2": "@(posedge clk_pwr) disable iff (pwr_reset)         (pwr_reset == 0 && pwr_down_req == 1'b1) |-> ##[2:5] (pwr_ack == 1'b1) ##1 (pwr_down_ack == 1'b1)"
    },
    {
        "id": "1_39_0055",
        "sva1": "@(posedge clk_gpio)     $fell(gpio_int) |-> ##[1:3] int_ack ##1 !gpio_int_pending;",
        "sva2": "@(posedge clk_gpio)         $fell(gpio_int) |-> ##[1:3] int_ack ##1 !gpio_int_pending"
    },
    {
        "id": "1_45_0042",
        "sva1": "@(posedge clk_mmu)     $rose(tlb_miss) |-> ##[3:6] tlb_hit ##1 !page_fault;",
        "sva2": "@(posedge clk_mmu)         $rose(tlb_miss) |-> ##[3:6] (tlb_hit ##1 !page_fault)"
    },
    {
        "id": "2_14_0004",
        "sva1": "@(posedge clk_crypto)     encrypt_start == 1'b1 |-> ##[16:64] encrypt_done == 1'b1;",
        "sva2": "@(posedge clk_crypto)         encrypt_start == 1'b1 |-> ##[16:64] encrypt_done == 1'b1"
    },
    {
        "id": "2_15_0074",
        "sva1": "@(posedge clk_temp)     temp_alert == 1'b1 |-> ##[2:8] cooling_fan_on == 1'b1;",
        "sva2": "@(posedge clk_temp)         temp_alert == 1'b1 |-> ##[2:8] cooling_fan_on == 1'b1"
    },
    {
        "id": "2_30_0083",
        "sva1": "@(posedge clk_hdmi)     hdmi_pll_lock == 1'b1 |-> ##[16:64] $stable(hdmi_tmds);",
        "sva2": "@(posedge clk_hdmi)         hdmi_pll_lock == 1'b1 |-> ##[16:64] hdmi_tmds == $past(hdmi_tmds)"
    },
    {
        "id": "2_32_0095",
        "sva1": "@(posedge clk_audio)     audio_dma_req == 1'b1 |-> ##[2:8] audio_data_valid == 1'b1;",
        "sva2": "@(posedge clk_audio)         audio_dma_req == 1'b1 |-> ##[2:8] audio_data_valid == 1'b1"
    },
    {
        "id": "2_34_0084",
        "sva1": "@(posedge clk_timer)     timer_load == 1'b1 |-> ##[16:64] timer_expire == 1'b1;",
        "sva2": "@(posedge clk_timer)         timer_load == 1'b1 |-> ##[16:64] timer_expire == 1'b1"
    },
    {
        "id": "2_45_0138",
        "sva1": "@(posedge clk_thermal)     temp_critical == 1'b1 |-> ##[1:4] power_off == 1'b1;",
        "sva2": "@(posedge clk_thermal)         temp_critical == 1'b1 |-> ##[1:4] power_off == 1'b1"
    },
    {
        "id": "2_5_0018",
        "sva1": "@(posedge clk_pwr)         power_down_req == 1'b1 |-> ##[8:32] power_good == 1'b0;",
        "sva2": "@(posedge clk_pwr)         power_down_req == 1'b1 |-> ##[8:32] power_good == 1'b0"
    },
    {
        "id": "3_44_0150",
        "sva1": "@(posedge clk_power)     power_up_trigger |-> ##[5:8] vcore_stable ##1 pll_enable;",
        "sva2": "@(posedge clk_power)         power_up_trigger |-> ##[5:8] vcore_stable ##1 pll_enable"
    },
    {
        "id": "11_28_0513",
        "sva1": "@(posedge clk_rfid)         (rx_active && tx_attempt) |-> ##[1:3] (collision_detected && !ack_received);",
        "sva2": "@(posedge clk_rfid)         (rx_active == 1 && tx_attempt == 1) |-> ##[1:3] (collision_detected == 1 && ack_received == 0)"
    },
    {
        "id": "12_21_0561",
        "sva1": "@(posedge clk_cpu)     (instruction_fault || data_fault) |-> ##[1:4] exception_handler;",
        "sva2": "@(posedge clk_cpu)         (instruction_fault == 1 || data_fault == 1) |-> ##[1:4] exception_handler == 1"
    },
    {
        "id": "11_7_0505",
        "sva1": "@(posedge clk_ddr)         (burst_en && cmd[1:0] == 2'b01) |-> ##8 ($fell(burst_en) && data_strobe[->1]);",
        "sva2": "@(posedge clk_ddr)         (burst_en == 1 && cmd[1:0] == 2'b01) |-> ##8 ($fell(burst_en) && data_strobe[->1])"
    },
    {
        "id": "1_12_0055",
        "sva1": "@(posedge clk_cpu)     irq_asserted |-> ##[2:5] irq_acknowledged ##1 irq_serviced;",
        "sva2": "@(posedge clk_cpu)         irq_asserted == 1 |-> ##[2:5] irq_acknowledged == 1 ##1 irq_serviced == 1"
    },
    {
        "id": "1_28_0004",
        "sva1": "@(posedge vreg_clk)     scale_request |-> ##3 voltage_stable ##1 freq_update;",
        "sva2": "@(posedge vreg_clk)         scale_request |-> ##3 voltage_stable ##1 freq_update"
    },
    {
        "id": "1_36_0077",
        "sva1": "@(posedge fusion_clk)     new_data |-> ##[1:3] data_processed ##1 output_updated;",
        "sva2": "@(posedge fusion_clk)         new_data |-> ##[1:3] data_processed ##1 output_updated"
    },
    {
        "id": "1_40_0023",
        "sva1": "@(posedge serdes_clk)     lane_sync == 1'b1 |-> ##[2:5] all_lanes_locked ##1 data_valid;",
        "sva2": "@(posedge serdes_clk)    lane_sync == 1'b1 |-> ##[2:5] all_lanes_locked == 1'b1 ##1 data_valid == 1'b1"
    },
    {
        "id": "1_41_0002",
        "sva1": "@(posedge por_clk)         power_good |-> ##10 reset_deassert ##1 clock_stable;",
        "sva2": "@(posedge por_clk)         power_good |-> ##10 reset_deassert ##1 clock_stable"
    },
    {
        "id": "2_20_0032",
        "sva1": "@(posedge clk_pwm)     pwm_enable_change |-> ##[7:56] $stable(pwm_period)[*3];",
        "sva2": "@(posedge clk_pwm)         pwm_enable_change == 1 |-> ##[7:56] (pwm_period == $past(pwm_period)) [*3]"
    },
    {
        "id": "2_45_0146",
        "sva1": "@(posedge clk_axis)         (tvalid && tready) |-> ##[1:8] (tlast || !tvalid);",
        "sva2": "@(posedge clk_axis)         (tvalid == 1 && tready == 1) |-> ##[1:8] (tlast == 1 || tvalid == 0)"
    },
    {
        "id": "7_34_0338",
        "sva1": "@(posedge motor_clk)     $rose(motor_start) |-> ##[5:8] motor_phase_valid ##1 motor_running;",
        "sva2": "@(posedge motor_clk)         $rose(motor_start) |-> ##[5:8] motor_phase_valid ##1 motor_running"
    },
    {
        "id": "3_43_0120",
        "sva1": "@(posedge clk_ddr_phy)     (calibration_start && !read_active) |-> ##[50:200] (calibration_done && eye_optimal);",
        "sva2": "@(posedge clk_ddr_phy)         (calibration_start == 1 && read_active == 0) |-> ##[50:200] (calibration_done == 1 && eye_optimal == 1)"
    },
    {
        "id": "7_8_0299",
        "sva1": "@(posedge uart_clk)     $rose(uart_rx_break) |-> ##[1:2] uart_frame_error ##1 uart_break_interrupt;",
        "sva2": "@(posedge uart_clk)    $rose(uart_rx_break) |-> ##[1:2] uart_frame_error ##1 uart_break_interrupt"
    },
    {
        "id": "8_19_0351",
        "sva1": "@(posedge clk_baud)     $fell(rx_line) |-> ##[12:15] $fell(rx_active) ##1 break_condition;",
        "sva2": "@(posedge clk_baud)         $fell(rx_line) |-> ##[12:15] ($fell(rx_active) ##1 break_condition)"
    },
    {
        "id": "8_32_0368",
        "sva1": "@(posedge clk_ref_in)     $fell(pll_bypass) |-> ##[3:6] $fell(pll_lock) ##1 clock_unstable;",
        "sva2": "@(posedge clk_ref_in)         $fell(pll_bypass) |-> ##[3:6] ($fell(pll_lock) ##1 clock_unstable == 1)"
    },
    {
        "id": "11_28_0520",
        "sva1": "@(posedge sensor_clk)         (temp_exceed && !sensor_off) |-> ##[3:6] (alarm_trigger ##0 $stable(temp_code));",
        "sva2": "@(posedge sensor_clk)         (temp_exceed == 1 && sensor_off == 0) |-> ##[3:6] (alarm_trigger == 1 && temp_code == $past(temp_code))"
    },
    {
        "id": "11_31_0532",
        "sva1": "@(posedge rtc_clk)     (counter_max && !calibration_mode) |-> ##1 second_tick ##0 $stable(rtc_regs);",
        "sva2": "@(posedge rtc_clk)         (counter_max == 1 && calibration_mode == 0) |-> ##1 (second_tick == 1 && $stable(rtc_regs))"
    },
    {
        "id": "12_24_0582",
        "sva1": "@(posedge clk_pwr_mgmt)     (vdrop_detected || overcurrent_prot) |-> ##2 shutdown_en;",
        "sva2": "@(posedge clk_pwr_mgmt)         (vdrop_detected == 1 || overcurrent_prot == 1) |-> ##2 shutdown_en == 1"
    },
    {
        "id": "12_30_0576",
        "sva1": "@(posedge clk_serial)         (sync_lost || reset_received) |-> ##0 !data_valid;",
        "sva2": "@(posedge clk_serial)         (sync_lost == 1 || reset_received == 1) |-> data_valid == 0"
    },
    {
        "id": "13_28_0624",
        "sva1": "@(posedge clk_mon)     !counter_overflow |-> ##[2:4] monitor_triggered;",
        "sva2": "@(posedge clk_mon)         counter_overflow == 0 |-> ##[2:4] monitor_triggered == 1"
    },
    {
        "id": "13_34_0650",
        "sva1": "@(posedge clk_cal)     !excess_jitter |-> ##2 calibration_done;",
        "sva2": "@(posedge clk_cal)         excess_jitter == 0 |-> ##2 calibration_done == 1"
    },
    {
        "id": "13_37_0634",
        "sva1": "@(posedge clk_shared)     !starvation_detected |-> ##1 arbiter_rotated;",
        "sva2": "@(posedge clk_shared)         starvation_detected == 0 |-> ##1 arbiter_rotated == 1"
    },
    {
        "id": "13_39_0640",
        "sva1": "@(posedge clk_res)     !resource_contention |-> ##2 priority_resolved;",
        "sva2": "@(posedge clk_res)         resource_contention == 0 |-> ##2 priority_resolved == 1"
    },
    {
        "id": "13_40_0637",
        "sva1": "@(posedge clk_sec)     !protocol_violation |-> ##[1:4] protection_active;",
        "sva2": "@(posedge clk_sec)         protocol_violation == 0 |-> ##[1:4] protection_active == 1"
    },
    {
        "id": "13_44_0631",
        "sva1": "@(posedge clk_dsp)     $fell(!saturated_output) |-> ##2 limiter_active;",
        "sva2": "@(posedge clk_dsp)     $fell(!saturated_output) |-> ##2 limiter_active"
    },
    {
        "id": "15_17_0716",
        "sva1": "@(posedge clk_qspi) disable iff (qspi_reset)     qspi_dual_mode_enable == 1'b1 |-> ##[2:4] qspi_io2_enable ##1 qspi_io3_enable;",
        "sva2": "@(posedge clk_qspi) disable iff (qspi_reset)         (qspi_reset == 0 && qspi_dual_mode_enable == 1) |->          (##[2:4] qspi_io2_enable == 1) ##1 qspi_io3_enable == 1"
    },
    {
        "id": "15_33_0732",
        "sva1": "@(posedge clk_scard) disable iff (!scard_present)     scard_atr_request |-> ##[20:40] scard_atr_response_valid ##1 $onehot(scard_protocol_select);",
        "sva2": "@(posedge clk_scard) disable iff (!scard_present)         (scard_present == 1 && scard_atr_request == 1) |->          (##[20:40] scard_atr_response_valid == 1) ##1          ($onehot(scard_protocol_select))"
    },
    {
        "id": "15_44_0752",
        "sva1": "@(posedge clk_eth_mac) disable iff (!eth_mac_reset_n)     eth_pause_frame_received |-> ##[1:2] eth_tx_pause_enable ##[16:32] eth_tx_resume_normal;",
        "sva2": "@(posedge clk_eth_mac) disable iff (!eth_mac_reset_n)         (eth_mac_reset_n == 1 && eth_pause_frame_received == 1) |->          (##[1:2] eth_tx_pause_enable == 1) ##[16:32] eth_tx_resume_normal == 1"
    },
    {
        "id": "2_11_0003",
        "sva1": "@(posedge clk_mem)         $rose(wr_en) |-> ##[2:10] wr_ack ##[1:2] $stable(wr_data);",
        "sva2": "@(posedge clk_mem)         $rose(wr_en) |-> ##[2:10] wr_ack ##[1:2] $stable(wr_data)"
    },
    {
        "id": "2_27_0045",
        "sva1": "@(posedge clk_spi)     $rose(cs_n) |-> ##[8:32] $fell(cs_n) ##[1:3] $stable(spi_mode);",
        "sva2": "@(posedge clk_spi)         $rose(cs_n) |-> ##[8:32] $fell(cs_n) ##[1:3] $stable(spi_mode)"
    },
    {
        "id": "2_43_0096",
        "sva1": "@(posedge clk_mipi)     $rose(pkt_start) |-> ##[4:32] pkt_end ##[1:2] $stable(pkt_type);",
        "sva2": "@(posedge clk_mipi)         $rose(pkt_start) |-> ##[4:32] pkt_end ##[1:2] $stable(pkt_type)"
    },
    {
        "id": "3_16_0111",
        "sva1": "@(posedge clk_temp)     overtemp_alert |-> ##1 frequency_reduced ##2 voltage_reduced;",
        "sva2": "@(posedge clk_temp)         overtemp_alert == 1 |-> ##1 frequency_reduced == 1 ##2 voltage_reduced == 1"
    },
    {
        "id": "3_18_0126",
        "sva1": "@(posedge clk_dram)     refresh_required |-> ##[7:9] (refresh_active && !access_granted);",
        "sva2": "@(posedge clk_dram)         refresh_required == 1 |-> ##[7:9] (refresh_active == 1 && access_granted == 0)"
    },
    {
        "id": "6_9_0239",
        "sva1": "@(posedge clk_fifo)         fifo_not_full |-> data_in_valid[*1:4] ##1 fifo_write_enable[*2:3];",
        "sva2": "@(posedge clk_fifo)         fifo_not_full == 1 |->      (data_in_valid [*1:4]) ##1 (fifo_write_enable [*2:3])"
    },
    {
        "id": "9_24_0437",
        "sva1": "@(negedge clk_cond)     cond_met |-> ($stable(cond_data_a) || $stable(cond_data_b));",
        "sva2": "@(negedge clk_cond)     cond_met == 1'b1 |-> ($stable(cond_data_a) || $stable(cond_data_b))"
    },
    {
        "id": "9_46_0416",
        "sva1": "@(posedge clk_mux)     mux_select == 1'b1 |-> ($stable(mux_data_a) || $stable(mux_data_b));",
        "sva2": "@(posedge clk_mux)     mux_select == 1'b1 |-> $stable(mux_data_a) || $stable(mux_data_b)"
    },
    {
        "id": "10_3_0450",
        "sva1": "@(posedge clk_dma)     $fell(dma_start) |-> $past(dma_cfg_valid, 2) && ($past(dma_mode[1:0], 3) == 2'b01);",
        "sva2": "@(posedge clk_dma)         $fell(dma_start) |-> ($past(dma_cfg_valid, 2) && ($past(dma_mode[1:0] == 2'b01, 3)))"
    },
    {
        "id": "10_9_0463",
        "sva1": "@(posedge clk_serial)     rx_overflow |-> $past(rx_write, 2) && $past(rx_full, 1) ##[1:3] $past(fifo_clear, 3);",
        "sva2": "@(posedge clk_serial)         rx_overflow == 1 |-> $past(rx_write, 2) == 1 && $past(rx_full, 1) == 1 && ##[1:3] $past(fifo_clear, 3) == 1"
    },
    {
        "id": "11_4_0496",
        "sva1": "@(posedge clk_mem)         (cache_hit && (tag_array == $past(tag_compare, 2))) |-> ##2 (valid_data && !cache_miss);",
        "sva2": "@(posedge clk_mem)         (cache_hit == 1 && tag_array == $past(tag_compare, 2)) |-> ##2 (valid_data == 1 && cache_miss == 0)"
    },
    {
        "id": "12_17_0588",
        "sva1": "@(posedge clk_audio)     (frame_sync_pulse || codec_reset) |-> ##1 $fell(data_ready);",
        "sva2": "@(posedge clk_audio)         (frame_sync_pulse == 1 || codec_reset == 1) |-> ##1 $fell(data_ready)"
    },
    {
        "id": "13_10_0619",
        "sva1": "@(posedge clk_core)     !clock_gate_enable |-> ##1 (phase_alignment && !skew_detected);",
        "sva2": "@(posedge clk_core)         clock_gate_enable == 0 |-> ##1 (phase_alignment == 1 && skew_detected == 0)"
    },
    {
        "id": "13_44_0632",
        "sva1": "@(posedge clk_corr)     !linearity_error_detected |-> ##2 (correction_applied && !temperature_drift);",
        "sva2": "@(posedge clk_corr)         linearity_error_detected == 0 |-> ##2 (correction_applied == 1 && temperature_drift == 0)"
    },
    {
        "id": "15_11_0725",
        "sva1": "@(posedge clk_ecc) disable iff (ecc_reset)     ecc_trigger == 1'b1 |-> ##2 ecc_corrected[*2] ##1 ecc_clean;",
        "sva2": "@(posedge clk_ecc) disable iff (ecc_reset)         (ecc_reset == 0 && ecc_trigger == 1'b1) |-> ##2 (ecc_corrected [*2]) ##1 ecc_clean"
    },
    {
        "id": "15_12_0697",
        "sva1": "@(posedge clk_dma) disable iff (dma_reset)     dma_start == 1'b1 |-> ##[3:7] dma_active ##1 dma_done;",
        "sva2": "@(posedge clk_dma) disable iff (dma_reset)         (dma_reset == 0 && dma_start == 1'b1) |-> ##[3:7] dma_active == 1'b1 ##1 dma_done == 1'b1"
    },
    {
        "id": "15_27_0726",
        "sva1": "@(posedge clk_spi) disable iff (spi_reset)     cs_assert |-> ##[4:6] data_valid ##1 cs_deassert;",
        "sva2": "@(posedge clk_spi) disable iff (spi_reset)         (spi_reset == 0 && cs_assert == 1) |-> ##[4:6] data_valid == 1 ##1 cs_deassert == 1"
    },
    {
        "id": "15_29_0724",
        "sva1": "@(posedge clk_can) disable iff (can_reset)     frame_start |-> ##[6:9] ack_field ##1 frame_end;",
        "sva2": "@(posedge clk_can) disable iff (can_reset)         (frame_start == 1 && can_reset == 0) |-> ##[6:9] (ack_field == 1) ##1 (frame_end == 1)"
    },
    {
        "id": "15_32_0746",
        "sva1": "@(posedge clk_eth) disable iff (eth_reset)     frame_valid == 1'b1 |-> ##[12:16] crc_check ##1 frame_done;",
        "sva2": "@(posedge clk_eth) disable iff (eth_reset)         (eth_reset == 0 && frame_valid == 1'b1) |-> ##[12:16] (crc_check == 1'b1) ##1 (frame_done == 1'b1)"
    },
    {
        "id": "2_35_0083",
        "sva1": "@(posedge clk_stream)         fifo_almost_full |-> ##[1:3] (backpressure_asserted || overflow_error);",
        "sva2": "@(posedge clk_stream)         fifo_almost_full == 1 |-> ##[1:3] (backpressure_asserted == 1 || overflow_error == 1)"
    },
    {
        "id": "3_13_0112",
        "sva1": "@(posedge clk_ecc)     uncorrectable_error == 1'b1 |-> ##[2:3] system_halt ##1 error_logged;",
        "sva2": "@(posedge clk_ecc)         uncorrectable_error == 1'b1 |-> ##[2:3] (system_halt == 1'b1) ##1 (error_logged == 1'b1)"
    },
    {
        "id": "6_34_0279",
        "sva1": "@(posedge clk_thermal)     temp_rising[*2:4] |-> ##[3:6] fan_speed_increase;",
        "sva2": "@(posedge clk_thermal)         (temp_rising [*2:4]) |-> ##[3:6] fan_speed_increase"
    },
    {
        "id": "7_46_0349",
        "sva1": "@(posedge clk_delseq)     $rose(delseq_trigger) |-> ##5 delseq_ack ##2 delseq_data_valid ##1 delseq_complete;",
        "sva2": "@(posedge clk_delseq)         $rose(delseq_trigger) |-> ##5 delseq_ack == 1 ##2 delseq_data_valid == 1 ##1 delseq_complete == 1"
    },
    {
        "id": "10_29_0486",
        "sva1": "@(posedge clk_wdt)     $past(wdt_armed, 7) |-> ($past(wdt_refreshed, 4) || $past(wdt_timeout, 2));",
        "sva2": "@(posedge clk_wdt)         $past(wdt_armed, 7) |-> ($past(wdt_refreshed, 4) || $past(wdt_timeout, 2))"
    },
    {
        "id": "10_49_0488",
        "sva1": "@(posedge clk_pmon)     $past(power_cycle, 8) > 1000 |-> $past(eol_warning, 2) || $past(degredation_mode, 1);",
        "sva2": "@(posedge clk_pmon)         $past(power_cycle, 8) > 1000 |-> ($past(eol_warning, 2) == 1) || ($past(degredation_mode, 1) == 1)"
    },
    {
        "id": "10_50_0497",
        "sva1": "@(posedge clk_mem)         $past(mem_test_start, 3) |-> ##1 ($past(mem_test_done, 2) && $past(mem_test_pass, 1));",
        "sva2": "@(posedge clk_mem)         $past(mem_test_start, 3) |-> ##1 ($past(mem_test_done, 2) && $past(mem_test_pass, 1))"
    },
    {
        "id": "10_6_0457",
        "sva1": "@(posedge clk_tx)     $past(tx_credit, 7) < $past(tx_credit_thresh, 5) |-> ##1 ($past(rx_credit_update, 3) || credit_overflow);",
        "sva2": "@(posedge clk_tx)         ($past(tx_credit, 7) < $past(tx_credit_thresh, 5)) |-> ##1 ($past(rx_credit_update, 3) || credit_overflow)"
    },
    {
        "id": "11_37_0546",
        "sva1": "@(posedge clk_comp)         (compensation_start && !calibration_mode) |-> ##[50:100] offset_adjusted;",
        "sva2": "@(posedge clk_comp)         (compensation_start == 1 && calibration_mode == 0) |-> ##[50:100] offset_adjusted == 1"
    },
    {
        "id": "11_43_0536",
        "sva1": "@(posedge clk_cell)         (location_update && !roaming_disabled) |-> ##[5:10] registered_status;",
        "sva2": "@(posedge clk_cell)         (location_update == 1 && roaming_disabled == 0) |-> ##[5:10] registered_status == 1"
    },
    {
        "id": "11_44_0540",
        "sva1": "@(posedge clk_gps)     (satellite_lock && !cold_start) |-> ##[60:120] position_valid;",
        "sva2": "@(posedge clk_gps)         (satellite_lock == 1 && cold_start == 0) |-> ##[60:120] position_valid == 1"
    },
    {
        "id": "12_42_0596",
        "sva1": "@(posedge clk_data_link)     (crc_match || force_accept) |-> ##1 (packet_good && $fell(error_flag));",
        "sva2": "@(posedge clk_data_link)         (crc_match == 1 || force_accept == 1) |-> ##1 (packet_good == 1 && $past(error_flag) == 1 && error_flag == 0)"
    },
    {
        "id": "1_21_0060",
        "sva1": "@(posedge clk_can)     error_frame_detected == 1'b1 |-> ##[2:4] (error_counter_inc ##1 !tx_enable);",
        "sva2": "@(posedge clk_can)         error_frame_detected == 1'b1 |-> ##[2:4] (error_counter_inc == 1'b1) ##1 (tx_enable == 1'b0)"
    },
    {
        "id": "1_44_0069",
        "sva1": "@(posedge clk_pwm)     pwm_high == 1'b1 |->      (##[1:3] (!pwm_low)) ##1 deadtime_elapsed;",
        "sva2": "@(posedge clk_pwm)         pwm_high == 1'b1 |-> ##[1:3] (pwm_low == 1'b0) ##1 (deadtime_elapsed == 1'b1)"
    },
    {
        "id": "2_12_0066",
        "sva1": "@(posedge clk_sensor)     temp_alert_high == 1'b1 |-> ##[2:5] cooling_fan_on == 1'b1 ##[3:8] temp_normal == 1'b1;",
        "sva2": "@(posedge clk_sensor)         temp_alert_high == 1'b1 |-> ##[2:5] cooling_fan_on == 1'b1 ##[3:8] temp_normal == 1'b1"
    },
    {
        "id": "2_31_0086",
        "sva1": "@(posedge clk_snoop)     snoop_hit == 1'b1 |-> ##[1:3] cache_invalidate ##[2:4] $stable(memory_data);",
        "sva2": "@(posedge clk_snoop)         snoop_hit == 1'b1 |-> ##[1:3] cache_invalidate == 1'b1 ##[2:4] $stable(memory_data)"
    },
    {
        "id": "2_44_0110",
        "sva1": "@(posedge clk_chk)     parity_error == 1'b1 |-> ##[1:3] data_retry ##[2:4] $stable(corrected_data);",
        "sva2": "@(posedge clk_chk)         parity_error == 1'b1 |-> ##[1:3] data_retry == 1'b1 ##[2:4] $stable(corrected_data)"
    },
    {
        "id": "2_51_0111",
        "sva1": "@(posedge clk_align)     align_request == 1'b1 |-> ##[8:16] align_done ##[1:2] $stable(phase_status);",
        "sva2": "@(posedge clk_align)         align_request == 1'b1 |-> ##[8:16] align_done == 1'b1 ##[1:2] $stable(phase_status)"
    },
    {
        "id": "3_23_0144",
        "sva1": "@(posedge cam_pixel_clk)     cam_vsync_high |-> ##[1280:1300] cam_href_high ##1 cam_data_valid;",
        "sva2": "@(posedge cam_pixel_clk)         cam_vsync_high |-> ##[1280:1300] (cam_href_high ##1 cam_data_valid)"
    },
    {
        "id": "5_17_0193",
        "sva1": "@(posedge clk_cache)         fill_request == 1'b1 |-> ##2 (fill_busy[*4] ##1 fill_complete);",
        "sva2": "@(posedge clk_cache)         fill_request == 1'b1 |-> ##2 (fill_busy == 1'b1) [*4] ##1 fill_complete == 1'b1"
    },
    {
        "id": "6_49_0291",
        "sva1": "@(posedge clk_usb_host)     sof_packet == 1'b1 |-> ##[1:3] (!missing_sof [*125:250]) ##1 frame_number_increment;",
        "sva2": "@(posedge clk_usb_host)         sof_packet == 1'b1 |-> ##[1:3] (missing_sof == 1'b0) [*125:250] ##1 (frame_number_increment == 1'b1)"
    },
    {
        "id": "10_47_0495",
        "sva1": "@(posedge clk_div)     $rose(div_valid) |-> $past(ref_count, 3) == $past(div_factor, 5);",
        "sva2": "@(posedge clk_div)         $rose(div_valid) |-> ($past(ref_count, 3) == $past(div_factor, 5))"
    },
    {
        "id": "12_41_0596",
        "sva1": "@(posedge clk_dma_master)     (dma_pause_req || dma_abort) |-> ##1 $fell(dma_active);",
        "sva2": "@(posedge clk_dma_master)         (dma_pause_req == 1 || dma_abort == 1) |-> ##1 $fell(dma_active)"
    },
    {
        "id": "1_35_0041",
        "sva1": "@(posedge clk_proximity)     proximity_enable == 1'b1 |-> ##3 proximity_detected ##1 $stable(proximity_distance);",
        "sva2": "@(posedge clk_proximity)         proximity_enable == 1'b1 |-> ##3 proximity_detected == 1'b1 ##1 $stable(proximity_distance)"
    },
    {
        "id": "1_8_0026",
        "sva1": "@(posedge clk_can)     can_error_active == 1'b1 |-> ##6 (can_error_flag == 1'b1) ##2 (can_error_passive == 1'b1);",
        "sva2": "@(posedge clk_can)         can_error_active |-> ##6 can_error_flag ##2 can_error_passive"
    },
    {
        "id": "3_14_0111",
        "sva1": "@(posedge clk_sensor)     temp_alert == 1'b1 |-> ##1 temp_shutdown ##0 (fan_speed == max_fan_speed);",
        "sva2": "@(posedge clk_sensor)         temp_alert == 1'b1 |-> ##1 (temp_shutdown == 1'b1 && fan_speed == max_fan_speed)"
    },
    {
        "id": "3_15_0126",
        "sva1": "@(posedge clk_bus)     bus_request == 1'b1 |-> ##[0:2] bus_grant ##1 (bus_owner == requestor_id);",
        "sva2": "@(posedge clk_bus)         bus_request == 1'b1 |-> ##[0:2] (bus_grant == 1'b1) ##1 (bus_owner == requestor_id)"
    },
    {
        "id": "3_1_0101",
        "sva1": "@(posedge clk_sys)     req_valid == 1'b1 |-> grant_ack ##0 (req_id == grant_id);",
        "sva2": "@(posedge clk_sys)         req_valid == 1'b1 |-> grant_ack == 1'b1 && req_id == grant_id"
    },
    {
        "id": "3_2_0131",
        "sva1": "@(posedge clk_core)     error_detected == 1'b1 |-> ##[1:3] abort_triggered == 1'b1;",
        "sva2": "@(posedge clk_core)         error_detected == 1'b1 |-> ##[1:3] abort_triggered == 1'b1"
    },
    {
        "id": "3_50_0149",
        "sva1": "@(posedge clk_touch)     touch_detected == 1'b1 |-> ##[1:3] touch_processed ##1 coordinates_valid;",
        "sva2": "@(posedge clk_touch)         touch_detected == 1'b1 |-> ##[1:3] (touch_processed == 1'b1) ##1 (coordinates_valid == 1'b1)"
    },
    {
        "id": "10_43_0481",
        "sva1": "@(posedge clk_dsp)         $past(stage1_valid, 3) |-> ($past(stage2_valid, 2) |-> $past(stage3_valid, 1));",
        "sva2": "@(posedge clk_dsp)         ($past(stage1_valid, 3) && $past(stage2_valid, 2)) |-> $past(stage3_valid, 1)"
    },
    {
        "id": "10_42_0485",
        "sva1": "@(posedge clk_fifo)         ($past(wr_count, 2) - $past(rd_count, 2) == $past(fifo_level, 1)) |-> !$past(fifo_full, 1);",
        "sva2": "@(posedge clk_fifo)         ($past(wr_count, 2) - $past(rd_count, 2)) == $past(fifo_level, 1) |-> !$past(fifo_full, 1)"
    },
    {
        "id": "11_44_0543",
        "sva1": "@(posedge i2c_clk)     ($rose(start_cond) && $fell(sda_high)) |-> ##1 scl_low ##0 !sda_high;",
        "sva2": "@(posedge i2c_clk)    ($rose(start_cond) && $fell(sda_high)) |-> ##1 (scl_low && !sda_high)"
    },
    {
        "id": "11_7_0490",
        "sva1": "@(posedge clk_fifo)         (wr_en && fifo_almost_full && !fifo_reset) |-> ##1 (!wr_en || fifo_full);",
        "sva2": "@(posedge clk_fifo)         (wr_en == 1 && fifo_almost_full == 1 && fifo_reset == 0) |-> ##1 (wr_en == 0 || fifo_full == 1)"
    },
    {
        "id": "12_19_0563",
        "sva1": "@(posedge clk_pmu)         (battery_low_warning || charger_disconnected) |-> ##1 $rose(power_save_mode);",
        "sva2": "@(posedge clk_pmu)         (battery_low_warning == 1 || charger_disconnected == 1) |-> ##1 ($rose(power_save_mode))"
    },
    {
        "id": "12_25_0574",
        "sva1": "@(posedge clk_rf)     (freq_error_detected || pll_unlock_event) |-> ##1 $fell(tx_enable);",
        "sva2": "@(posedge clk_rf)         (freq_error_detected == 1 || pll_unlock_event == 1) |-> ##1 $fell(tx_enable)"
    },
    {
        "id": "13_38_0617",
        "sva1": "@(posedge clk_xtalk)     !crosstalk_detected |-> ##2 data_integrity_ok;",
        "sva2": "@(posedge clk_xtalk)         crosstalk_detected == 0 |-> ##2 data_integrity_ok == 1"
    },
    {
        "id": "13_44_0641",
        "sva1": "@(posedge clk_esd)     !esd_event |-> ##1 io_cell_ok;",
        "sva2": "@(posedge clk_esd)         esd_event == 0 |-> ##1 io_cell_ok == 1"
    },
    {
        "id": "15_24_0715",
        "sva1": "@(posedge monitor_clk) disable iff (!monitor_enable)     (vcc_value < min_voltage) |-> ##1 (power_good == 0 || $fell(monitor_enable));",
        "sva2": "@(posedge monitor_clk) disable iff (!monitor_enable)         (monitor_enable == 1 && vcc_value < min_voltage) |-> ##1 (power_good == 0)"
    },
    {
        "id": "15_48_0747",
        "sva1": "@(posedge dsp_clk) disable iff (!dsp_reset)         $rose(irq_line) |-> ##[1:10] irq_ack or $fell(dsp_reset);",
        "sva2": "@(posedge dsp_clk) disable iff (!dsp_reset)         (dsp_reset == 1 && $rose(irq_line)) |-> ##[1:10] (irq_ack == 1 || dsp_reset == 0)"
    },
    {
        "id": "1_24_0019",
        "sva1": "@(posedge clk_ddr_phy)     training_start == 1'b1 |-> ##10 training_complete ##3 ddr_ready;",
        "sva2": "@(posedge clk_ddr_phy)         training_start == 1'b1 |-> ##10 (training_complete == 1'b1) ##3 (ddr_ready == 1'b1)"
    },
    {
        "id": "1_32_0045",
        "sva1": "@(posedge clk_video)     frame_start == 1'b1 |-> ##4 hsync_active ##2 vsync_active;",
        "sva2": "@(posedge clk_video)         frame_start == 1'b1 |-> ##4 hsync_active == 1'b1 ##2 vsync_active == 1'b1"
    },
    {
        "id": "1_33_0017",
        "sva1": "@(posedge clk_audio)     sample_request == 1'b1 |-> ##5 data_ready ##1 fifo_not_empty;",
        "sva2": "@(posedge clk_audio)         sample_request == 1'b1 |-> ##5 data_ready == 1'b1 ##1 fifo_not_empty == 1'b1"
    },
    {
        "id": "1_39_0075",
        "sva1": "@(posedge clk_pwm)         pwm_enable == 1'b1 |-> ##4 period_counter_reset ##2 duty_cycle_set;",
        "sva2": "@(posedge clk_pwm)         pwm_enable == 1'b1 |-> ##4 period_counter_reset == 1'b1 ##2 duty_cycle_set == 1'b1"
    },
    {
        "id": "1_8_0043",
        "sva1": "@(posedge clk_uart)     fifo_full == 1'b1 |-> ##2 !write_enable ##1 overflow_flag;",
        "sva2": "@(posedge clk_uart)         fifo_full == 1'b1 |-> ##2 (write_enable == 1'b0) ##1 (overflow_flag == 1'b1)"
    },
    {
        "id": "1_9_0048",
        "sva1": "@(posedge clk_primary)     clock_switch_req == 1'b1 |-> ##9 clk_secondary_stable ##3 clk_primary_stopped;",
        "sva2": "@(posedge clk_primary)         clock_switch_req == 1'b1 |-> ##9 clk_secondary_stable == 1'b1 ##3 clk_primary_stopped == 1'b1"
    },
    {
        "id": "2_12_0002",
        "sva1": "@(posedge clk_net)         pkt_start == 1'b1 |-> ##[16:256] pkt_end == 1'b1;",
        "sva2": "@(posedge clk_net)         pkt_start == 1'b1 |-> ##[16:256] pkt_end == 1'b1"
    },
    {
        "id": "2_1_0062",
        "sva1": "@(posedge clk_sys)     $fell(data_valid) |-> ##[3:8] $stable(payload_data);",
        "sva2": "@(posedge clk_sys)         $fell(data_valid) |-> ##[3:8] $stable(payload_data)"
    },
    {
        "id": "2_31_0071",
        "sva1": "@(posedge clk_audio)     audio_start == 1'b1 |-> ##[4:32] audio_ready == 1'b1;",
        "sva2": "@(posedge clk_audio)         audio_start == 1'b1 |-> ##[4:32] audio_ready == 1'b1"
    },
    {
        "id": "2_30_0053",
        "sva1": "@(posedge clk_video)         frame_start |-> ##[16:64] frame_end;",
        "sva2": "@(posedge clk_video)         frame_start == 1 |-> ##[16:64] frame_end == 1"
    },
    {
        "id": "2_3_0056",
        "sva1": "@(posedge clk_core)         (int_pend && !int_mask) |-> ##[2:32] int_ack;",
        "sva2": "@(posedge clk_core)         (int_pend == 1 && int_mask == 0) |-> ##[2:32] int_ack == 1"
    },
    {
        "id": "2_43_0083",
        "sva1": "@(posedge clk_gps)     gps_start == 1'b1 |-> ##[30:180] gps_fix == 1'b1;",
        "sva2": "@(posedge clk_gps)         gps_start == 1'b1 |-> ##[30:180] gps_fix == 1'b1"
    },
    {
        "id": "3_22_0120",
        "sva1": "@(posedge audio_bclk)     audio_lrclk_change |-> ##[16:32] audio_data_valid;",
        "sva2": "@(posedge audio_bclk)         audio_lrclk_change == 1 |-> ##[16:32] audio_data_valid == 1"
    },
    {
        "id": "3_3_0103",
        "sva1": "@(posedge axi_clk)     (awvalid && awready) |-> ##[2:4] ($countones(awlen) == (awburst == 2'b01));",
        "sva2": "@(posedge axi_clk)         (awvalid == 1 && awready == 1) |-> ##[2:4] ($countones(awlen) == (awburst == 2'b01))"
    },
    {
        "id": "3_8_0127",
        "sva1": "@(posedge can_clk)     can_error_flag == 1'b1 |-> ##[6:7] (can_error_counter > 8'h7f);",
        "sva2": "@(posedge can_clk)         can_error_flag == 1'b1 |-> ##[6:7] can_error_counter > 8'h7f"
    },
    {
        "id": "10_7_0454",
        "sva1": "@(posedge clk_intr)     intr_pending == 1'b1 |->      $past(intr_enable, 5) ##[2:4] $past(intr_source, 3) == IRQ_TIMER;",
        "sva2": "@(posedge clk_intr)         intr_pending == 1'b1 |->          ($past(intr_enable, 5) == 1'b1) ##[2:4] ($past(intr_source, 3) == IRQ_TIMER)"
    },
    {
        "id": "11_13_0512",
        "sva1": "@(posedge clk_adc)     (conv_start && ref_volt_stable) |-> ##8 (data_ready && !conv_busy);",
        "sva2": "@(posedge clk_adc)         (conv_start == 1 && ref_volt_stable == 1) |-> ##8 (data_ready == 1 && conv_busy == 0)"
    },
    {
        "id": "11_21_0526",
        "sva1": "@(posedge clk_flash)         (write_cmd && !wp_n) |-> ##4 write_error;",
        "sva2": "@(posedge clk_flash)         (write_cmd == 1 && wp_n == 0) |-> ##4 (write_error == 1)"
    },
    {
        "id": "11_24_0521",
        "sva1": "@(posedge clk_vmon)     ((vcc_high || vcc_low) && !test_mode) |-> ##2 power_alert;",
        "sva2": "@(posedge clk_vmon)         (vcc_high == 1 || vcc_low == 1) && test_mode == 0 |-> ##2 power_alert == 1"
    },
    {
        "id": "11_30_0531",
        "sva1": "@(posedge clk_rfid)     (carrier_on && modulation_detected) |-> ##[5:20] tag_present;",
        "sva2": "@(posedge clk_rfid)         (carrier_on == 1 && modulation_detected == 1) |-> ##[5:20] tag_present == 1"
    },
    {
        "id": "11_44_0537",
        "sva1": "@(posedge clk_fan)     (temp_change && !manual_override) |-> ##[3:6] pwm_duty_updated;",
        "sva2": "@(posedge clk_fan)         (temp_change == 1 && manual_override == 0) |-> ##[3:6] pwm_duty_updated == 1"
    },
    {
        "id": "11_4_0497",
        "sva1": "@(negedge clk_irq_ctrl)     $fell(irq_mask[3]) && $rose(irq_status[3]) |-> ##1 (irq_pending[3] && !irq_serviced[3]);",
        "sva2": "@(negedge clk_irq_ctrl)         ($fell(irq_mask[3]) && $rose(irq_status[3])) |-> ##1 (irq_pending[3] == 1 && irq_serviced[3] == 0)"
    },
    {
        "id": "12_4_0572",
        "sva1": "@(posedge clk_core)     ($fell(irq_mask_n) || $rose(wdog_timer_expire)) |-> ##[2:5] $onehot(irq_vector);",
        "sva2": "@(posedge clk_core)         ($fell(irq_mask_n) || $rose(wdog_timer_expire)) |-> ##[2:5] ($onehot(irq_vector))"
    },
    {
        "id": "15_22_0727",
        "sva1": "@(posedge clk_ref) disable iff (!pll_reset_n)     pll_enable == 1'b1 |-> ##[5:20] pll_locked ##1 clock_output_stable;",
        "sva2": "@(posedge clk_ref) disable iff (!pll_reset_n)         (pll_enable == 1'b1 && pll_reset_n == 1'b1) |-> ##[5:20] (pll_locked == 1'b1) ##1 (clock_output_stable == 1'b1)"
    },
    {
        "id": "15_50_0749",
        "sva1": "@(posedge clk_sonar) disable iff (sonar_reset)     ping_sent == 1'b1 |-> ##[3:8] echo_detected ##1 (time_diff == calculated_distance);",
        "sva2": "@(posedge clk_sonar) disable iff (sonar_reset)         (sonar_reset == 0 && ping_sent == 1'b1) |-> ##[3:8] (echo_detected == 1'b1) ##1 (time_diff == calculated_distance)"
    },
    {
        "id": "2_39_0087",
        "sva1": "@(posedge clk_nand)         $rose(ecc_start) |-> ##[8:32] $fell(ecc_done);",
        "sva2": "@(posedge clk_nand)         $rose(ecc_start) |-> ##[8:32] $fell(ecc_done)"
    },
    {
        "id": "3_5_0090",
        "sva1": "@(posedge clk_periph)     $rose(irq_line) |-> ##[0:2] irq_ack ##1 irq_service;",
        "sva2": "@(posedge clk_periph)         $rose(irq_line) |-> ##[0:2] irq_ack ##1 irq_service"
    },
    {
        "id": "6_13_0248",
        "sva1": "@(posedge clk_temp)     temp_high[*4:8] |-> ##[2:4] (throttle_en[*3:6] ##1 $fell(clock_freq));",
        "sva2": "@(posedge clk_temp)         (temp_high [*4:8]) |-> ##[2:4] (throttle_en [*3:6]) ##1 $fell(clock_freq)"
    },
    {
        "id": "7_21_0305",
        "sva1": "@(posedge clk_lcd_controller)         $rose(lcd_power_on) |-> ##3 lcd_init_start;",
        "sva2": "@(posedge clk_lcd_controller)         $rose(lcd_power_on) |-> ##3 lcd_init_start"
    },
    {
        "id": "7_25_0323",
        "sva1": "@(posedge clk_jtag_tap)     $rose(jtag_tms) |-> ##[1:4] jtag_shift_state;",
        "sva2": "@(posedge clk_jtag_tap)         $rose(jtag_tms) |-> ##[1:4] jtag_shift_state"
    },
    {
        "id": "8_16_0377",
        "sva1": "@(posedge clk_dac)     $fell(output_enable) |-> ##2 $past(analog_value,2) inside {[0:4095]};",
        "sva2": "@(posedge clk_dac)         $fell(output_enable) |-> ##2 (0 <= analog_value <= 4095)"
    },
    {
        "id": "8_31_0363",
        "sva1": "@(posedge clk_gsm)     $fell(power_amp_enable) |=> ##[3:7] $past(timing_advance,4) inside {[0:63]};",
        "sva2": "@(posedge clk_gsm)         $fell(power_amp_enable) |-> ##[3:7] ($past(timing_advance, 4) >= 0 && $past(timing_advance, 4) <= 63)"
    },
    {
        "id": "10_18_0475",
        "sva1": "@(posedge clk_network)     $past(packet_received, 2) |-> ##[1:4] ($past(packet_length, 2) == bytes_remaining);",
        "sva2": "@(posedge clk_network)         $past(packet_received, 2) |-> ##[1:4] ($past(packet_length, 2) == bytes_remaining)"
    },
    {
        "id": "10_42_0484",
        "sva1": "@(posedge clk_analog_frontend)     $past(adc_calibrate, 4) |-> ##[2:4] $past(offset_value, 4) inside {[12'h000:12'h0FF]};",
        "sva2": "@(posedge clk_analog_frontend)         $past(adc_calibrate, 4) |-> ##[2:4] ($past(offset_value, 4) >= 12'h000 && $past(offset_value, 4) <= 12'h0FF)"
    },
    {
        "id": "10_8_0441",
        "sva1": "@(posedge clk_mem)     (write_enable && $past(address_valid, 4)) |-> ##4 ($past(write_data, 4) == mem_array[address_reg]);",
        "sva2": "@(posedge clk_mem)         (write_enable == 1 && $past(address_valid, 4) == 1) |-> ##4 ($past(write_data, 4) == mem_array[$past(address_reg, 4)])"
    },
    {
        "id": "11_19_0524",
        "sva1": "@(posedge clk_crypto)         (encrypt_ready && plaintext_valid) |-> ##3 ciphertext_out;",
        "sva2": "@(posedge clk_crypto)         (encrypt_ready == 1 && plaintext_valid == 1) |-> ##3 (ciphertext_out == 1)"
    },
    {
        "id": "11_1_0487",
        "sva1": "@(posedge clk_sys)     ($rose(req_main) && $fell(busy_arbiter)) |-> ##[1:3] grant_controller;",
        "sva2": "@(posedge clk_sys)         ($rose(req_main) && $fell(busy_arbiter)) |-> ##[1:3] grant_controller"
    },
    {
        "id": "11_29_0527",
        "sva1": "@(posedge clk_lcd)         lcd_fifo_empty && pixel_fetch |-> ##1 underflow_error;",
        "sva2": "@(posedge clk_lcd)         (lcd_fifo_empty == 1 && pixel_fetch == 1) |-> ##1 (underflow_error == 1)"
    },
    {
        "id": "11_32_0536",
        "sva1": "@(posedge clk_power)         (battery_low && charger_connected) |-> ##3 charge_enable;",
        "sva2": "@(posedge clk_power)         (battery_low == 1 && charger_connected == 1) |-> ##3 (charge_enable == 1)"
    },
    {
        "id": "11_4_0493",
        "sva1": "@(posedge clk_mem)         (cache_hit_flag && (current_tag == stored_tag)) |-> ##3 data_valid_out;",
        "sva2": "@(posedge clk_mem)         (cache_hit_flag == 1 && current_tag == stored_tag) |-> ##3 (data_valid_out == 1)"
    },
    {
        "id": "12_30_0585",
        "sva1": "@(posedge clk_pattern)     ((data_in == 32'hDEADBEEF) || force_pattern) |-> ##2 $rose(match_flag);",
        "sva2": "@(posedge clk_pattern)         (data_in == 32'hDEADBEEF || force_pattern == 1) |-> ##2 ($rose(match_flag))"
    },
    {
        "id": "12_38_0577",
        "sva1": "@(posedge clk_parity)     ($rose(parity_ok) || force_parity_ok) |-> ##[0:2] $fell(parity_err);",
        "sva2": "@(posedge clk_parity)         ($rose(parity_ok) || force_parity_ok) |-> ##[0:2] $fell(parity_err)"
    }
]