{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654458468808 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654458468818 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 05 22:47:48 2022 " "Processing started: Sun Jun 05 22:47:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654458468818 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654458468818 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multicycle_computer -c multicycle_computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off multicycle_computer -c multicycle_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654458468818 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654458469760 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654458469760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicycle_computer_datapath_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file multicycle_computer_datapath_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicycle_computer_datapath_verilog " "Found entity 1: multicycle_computer_datapath_verilog" {  } { { "multicycle_computer_datapath_verilog.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_datapath_verilog.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654458485761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654458485761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicycle_computer_controller_condition_check.v 1 1 " "Found 1 design units, including 1 entities, in source file multicycle_computer_controller_condition_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicycle_computer_controller_condition_check " "Found entity 1: multicycle_computer_controller_condition_check" {  } { { "multicycle_computer_controller_condition_check.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_condition_check.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654458485761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654458485761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_tb " "Found entity 1: branch_tb" {  } { { "branch_tb.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/branch_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654458485771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654458485771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "w_bit_two_to_one_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file w_bit_two_to_one_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 w_bit_two_to_one_mux " "Found entity 1: w_bit_two_to_one_mux" {  } { { "w_bit_two_to_one_mux.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/w_bit_two_to_one_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654458485781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654458485781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "w_bit_four_to_one_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file w_bit_four_to_one_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 w_bit_four_to_one_mux " "Found entity 1: w_bit_four_to_one_mux" {  } { { "w_bit_four_to_one_mux.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/w_bit_four_to_one_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654458485781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654458485781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654458485791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654458485791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers_two.v 1 1 " "Found 1 design units, including 1 entities, in source file registers_two.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_two " "Found entity 1: registers_two" {  } { { "registers_two.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/registers_two.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654458485801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654458485801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediate_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file immediate_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 immediate_extender " "Found entity 1: immediate_extender" {  } { { "immediate_extender.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/immediate_extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654458485801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654458485801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654458485811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654458485811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant_value_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file constant_value_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 constant_value_gen " "Found entity 1: constant_value_gen" {  } { { "constant_value_gen.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/constant_value_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654458485821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654458485821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file barrel_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 barrel_shifter " "Found entity 1: barrel_shifter" {  } { { "barrel_shifter.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/barrel_shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654458485821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654458485821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_unit " "Found entity 1: alu_unit" {  } { { "alu_unit.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/alu_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654458485831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654458485831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file_updated_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file_updated_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file_updated_tb " "Found entity 1: register_file_updated_tb" {  } { { "register_file_updated_tb.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/register_file_updated_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654458485841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654458485841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_tb " "Found entity 1: memory_tb" {  } { { "memory_tb.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/memory_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654458485841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654458485841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel_shifter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file barrel_shifter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 barrel_shifter_tb " "Found entity 1: barrel_shifter_tb" {  } { { "barrel_shifter_tb.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/barrel_shifter_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654458485851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654458485851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediate_extender_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file immediate_extender_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 immediate_extender_tb " "Found entity 1: immediate_extender_tb" {  } { { "immediate_extender_tb.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/immediate_extender_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654458485861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654458485861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicycle_computer_datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multicycle_computer_datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multicycle_computer_datapath " "Found entity 1: multicycle_computer_datapath" {  } { { "multicycle_computer_datapath.bdf" "" { Schematic "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654458485861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654458485861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicycle_computer_all.v 1 1 " "Found 1 design units, including 1 entities, in source file multicycle_computer_all.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicycle_computer_all " "Found entity 1: multicycle_computer_all" {  } { { "multicycle_computer_all.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_all.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654458485871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654458485871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicycle_controller_state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file multicycle_controller_state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicycle_controller_state_machine " "Found entity 1: multicycle_controller_state_machine" {  } { { "multicycle_controller_state_machine.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_controller_state_machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654458485881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654458485881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "load_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file load_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 load_tb " "Found entity 1: load_tb" {  } { { "load_tb.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/load_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654458485881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654458485881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "store_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file store_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 store_tb " "Found entity 1: store_tb" {  } { { "store_tb.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/store_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654458485891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654458485891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_direct_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file add_direct_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_direct_tb " "Found entity 1: add_direct_tb" {  } { { "add_direct_tb.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/add_direct_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654458485901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654458485901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtract_direct_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file subtract_direct_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtract_direct_tb " "Found entity 1: subtract_direct_tb" {  } { { "subtract_direct_tb.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/subtract_direct_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654458485911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654458485911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_tb " "Found entity 1: and_tb" {  } { { "and_tb.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/and_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654458485911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654458485911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file or_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_tb " "Found entity 1: or_tb" {  } { { "or_tb.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/or_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654458485921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654458485921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_tb " "Found entity 1: xor_tb" {  } { { "xor_tb.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/xor_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654458485931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654458485931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clear_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file clear_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 clear_tb " "Found entity 1: clear_tb" {  } { { "clear_tb.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/clear_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654458485931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654458485931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_tb " "Found entity 1: shift_tb" {  } { { "shift_tb.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/shift_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654458485941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654458485941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "load_register_with_immediate_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file load_register_with_immediate_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 load_register_with_immediate_tb " "Found entity 1: load_register_with_immediate_tb" {  } { { "load_register_with_immediate_tb.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/load_register_with_immediate_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654458485951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654458485951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicycle_computer_controller_alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file multicycle_computer_controller_alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicycle_computer_controller_ALU_decoder " "Found entity 1: multicycle_computer_controller_ALU_decoder" {  } { { "multicycle_computer_controller_ALU_decoder.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_ALU_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654458485961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654458485961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicycle_computer_controller_all.v 1 1 " "Found 1 design units, including 1 entities, in source file multicycle_computer_controller_all.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicycle_computer_controller_all " "Found entity 1: multicycle_computer_controller_all" {  } { { "multicycle_computer_controller_all.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_all.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654458485961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654458485961 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "multicycle_controller_instruction_decoder multicycle_controller_instruction_decoder.v(5) " "Verilog Module Declaration warning at multicycle_controller_instruction_decoder.v(5): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"multicycle_controller_instruction_decoder\"" {  } { { "multicycle_controller_instruction_decoder.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_controller_instruction_decoder.v" 5 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654458485971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicycle_controller_instruction_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file multicycle_controller_instruction_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicycle_controller_instruction_decoder " "Found entity 1: multicycle_controller_instruction_decoder" {  } { { "multicycle_controller_instruction_decoder.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_controller_instruction_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654458485971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654458485971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicycle_computer_controller_state_dependent_control.v 1 1 " "Found 1 design units, including 1 entities, in source file multicycle_computer_controller_state_dependent_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicycle_computer_controller_state_dependent_control " "Found entity 1: multicycle_computer_controller_state_dependent_control" {  } { { "multicycle_computer_controller_state_dependent_control.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_state_dependent_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654458485981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654458485981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicycle_computer_controller_xpsr_write.v 1 1 " "Found 1 design units, including 1 entities, in source file multicycle_computer_controller_xpsr_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicycle_computer_controller_xPSR_write " "Found entity 1: multicycle_computer_controller_xPSR_write" {  } { { "multicycle_computer_controller_xPSR_write.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_xPSR_write.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654458485991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654458485991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unified_multicycle_computer_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file unified_multicycle_computer_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 unified_multicycle_computer_tb " "Found entity 1: unified_multicycle_computer_tb" {  } { { "unified_multicycle_computer_tb.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/unified_multicycle_computer_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654458486001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654458486001 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multicycle_computer_all " "Elaborating entity \"multicycle_computer_all\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654458486111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicycle_computer_datapath_verilog multicycle_computer_datapath_verilog:multicycle_datapath " "Elaborating entity \"multicycle_computer_datapath_verilog\" for hierarchy \"multicycle_computer_datapath_verilog:multicycle_datapath\"" {  } { { "multicycle_computer_all.v" "multicycle_datapath" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_all.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654458486111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers_two multicycle_computer_datapath_verilog:multicycle_datapath\|registers_two:b2v_ALU_RESULT " "Elaborating entity \"registers_two\" for hierarchy \"multicycle_computer_datapath_verilog:multicycle_datapath\|registers_two:b2v_ALU_RESULT\"" {  } { { "multicycle_computer_datapath_verilog.v" "b2v_ALU_RESULT" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_datapath_verilog.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654458486121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory multicycle_computer_datapath_verilog:multicycle_datapath\|data_memory:b2v_DATA_INSTRUCTION_MEMORY " "Elaborating entity \"data_memory\" for hierarchy \"multicycle_computer_datapath_verilog:multicycle_datapath\|data_memory:b2v_DATA_INSTRUCTION_MEMORY\"" {  } { { "multicycle_computer_datapath_verilog.v" "b2v_DATA_INSTRUCTION_MEMORY" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_datapath_verilog.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654458486121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file multicycle_computer_datapath_verilog:multicycle_datapath\|register_file:b2v_inst1 " "Elaborating entity \"register_file\" for hierarchy \"multicycle_computer_datapath_verilog:multicycle_datapath\|register_file:b2v_inst1\"" {  } { { "multicycle_computer_datapath_verilog.v" "b2v_inst1" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_datapath_verilog.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654458486151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "w_bit_four_to_one_mux multicycle_computer_datapath_verilog:multicycle_datapath\|register_file:b2v_inst1\|w_bit_four_to_one_mux:mux_000_0 " "Elaborating entity \"w_bit_four_to_one_mux\" for hierarchy \"multicycle_computer_datapath_verilog:multicycle_datapath\|register_file:b2v_inst1\|w_bit_four_to_one_mux:mux_000_0\"" {  } { { "register_file.v" "mux_000_0" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/register_file.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654458486171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "w_bit_two_to_one_mux multicycle_computer_datapath_verilog:multicycle_datapath\|register_file:b2v_inst1\|w_bit_two_to_one_mux:mux_010_0 " "Elaborating entity \"w_bit_two_to_one_mux\" for hierarchy \"multicycle_computer_datapath_verilog:multicycle_datapath\|register_file:b2v_inst1\|w_bit_two_to_one_mux:mux_010_0\"" {  } { { "register_file.v" "mux_010_0" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/register_file.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654458486171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "w_bit_two_to_one_mux multicycle_computer_datapath_verilog:multicycle_datapath\|w_bit_two_to_one_mux:b2v_inst104 " "Elaborating entity \"w_bit_two_to_one_mux\" for hierarchy \"multicycle_computer_datapath_verilog:multicycle_datapath\|w_bit_two_to_one_mux:b2v_inst104\"" {  } { { "multicycle_computer_datapath_verilog.v" "b2v_inst104" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_datapath_verilog.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654458486181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant_value_gen multicycle_computer_datapath_verilog:multicycle_datapath\|constant_value_gen:b2v_inst109 " "Elaborating entity \"constant_value_gen\" for hierarchy \"multicycle_computer_datapath_verilog:multicycle_datapath\|constant_value_gen:b2v_inst109\"" {  } { { "multicycle_computer_datapath_verilog.v" "b2v_inst109" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_datapath_verilog.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654458486181 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 constant_value_gen.v(10) " "Verilog HDL assignment warning at constant_value_gen.v(10): truncated value with size 32 to match size of target (3)" {  } { { "constant_value_gen.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/constant_value_gen.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654458486181 "|multicycle_computer_datapath|constant_value_gen:inst109"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_unit multicycle_computer_datapath_verilog:multicycle_datapath\|alu_unit:b2v_inst12 " "Elaborating entity \"alu_unit\" for hierarchy \"multicycle_computer_datapath_verilog:multicycle_datapath\|alu_unit:b2v_inst12\"" {  } { { "multicycle_computer_datapath_verilog.v" "b2v_inst12" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_datapath_verilog.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654458486181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate_extender multicycle_computer_datapath_verilog:multicycle_datapath\|immediate_extender:b2v_inst19 " "Elaborating entity \"immediate_extender\" for hierarchy \"multicycle_computer_datapath_verilog:multicycle_datapath\|immediate_extender:b2v_inst19\"" {  } { { "multicycle_computer_datapath_verilog.v" "b2v_inst19" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_datapath_verilog.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654458486191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_shifter multicycle_computer_datapath_verilog:multicycle_datapath\|barrel_shifter:b2v_inst9 " "Elaborating entity \"barrel_shifter\" for hierarchy \"multicycle_computer_datapath_verilog:multicycle_datapath\|barrel_shifter:b2v_inst9\"" {  } { { "multicycle_computer_datapath_verilog.v" "b2v_inst9" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_datapath_verilog.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654458486201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers_two multicycle_computer_datapath_verilog:multicycle_datapath\|registers_two:b2v_INSTRUCTION_REGISTER " "Elaborating entity \"registers_two\" for hierarchy \"multicycle_computer_datapath_verilog:multicycle_datapath\|registers_two:b2v_INSTRUCTION_REGISTER\"" {  } { { "multicycle_computer_datapath_verilog.v" "b2v_INSTRUCTION_REGISTER" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_datapath_verilog.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654458486201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant_value_gen multicycle_computer_datapath_verilog:multicycle_datapath\|constant_value_gen:b2v_provide_0 " "Elaborating entity \"constant_value_gen\" for hierarchy \"multicycle_computer_datapath_verilog:multicycle_datapath\|constant_value_gen:b2v_provide_0\"" {  } { { "multicycle_computer_datapath_verilog.v" "b2v_provide_0" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_datapath_verilog.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654458486201 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 constant_value_gen.v(10) " "Verilog HDL assignment warning at constant_value_gen.v(10): truncated value with size 32 to match size of target (8)" {  } { { "constant_value_gen.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/constant_value_gen.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654458486201 "|multicycle_computer_datapath|constant_value_gen:provide_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant_value_gen multicycle_computer_datapath_verilog:multicycle_datapath\|constant_value_gen:b2v_provide_1 " "Elaborating entity \"constant_value_gen\" for hierarchy \"multicycle_computer_datapath_verilog:multicycle_datapath\|constant_value_gen:b2v_provide_1\"" {  } { { "multicycle_computer_datapath_verilog.v" "b2v_provide_1" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_datapath_verilog.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654458486211 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 constant_value_gen.v(10) " "Verilog HDL assignment warning at constant_value_gen.v(10): truncated value with size 32 to match size of target (8)" {  } { { "constant_value_gen.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/constant_value_gen.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654458486211 "|multicycle_computer_datapath|constant_value_gen:provide_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant_value_gen multicycle_computer_datapath_verilog:multicycle_datapath\|constant_value_gen:b2v_provide_7 " "Elaborating entity \"constant_value_gen\" for hierarchy \"multicycle_computer_datapath_verilog:multicycle_datapath\|constant_value_gen:b2v_provide_7\"" {  } { { "multicycle_computer_datapath_verilog.v" "b2v_provide_7" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_datapath_verilog.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654458486211 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 constant_value_gen.v(10) " "Verilog HDL assignment warning at constant_value_gen.v(10): truncated value with size 32 to match size of target (3)" {  } { { "constant_value_gen.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/constant_value_gen.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654458486211 "|multicycle_computer_datapath|constant_value_gen:provide_7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers_two multicycle_computer_datapath_verilog:multicycle_datapath\|registers_two:b2v_xPSR " "Elaborating entity \"registers_two\" for hierarchy \"multicycle_computer_datapath_verilog:multicycle_datapath\|registers_two:b2v_xPSR\"" {  } { { "multicycle_computer_datapath_verilog.v" "b2v_xPSR" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_datapath_verilog.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654458486211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicycle_computer_controller_all multicycle_computer_controller_all:multicycle_controller " "Elaborating entity \"multicycle_computer_controller_all\" for hierarchy \"multicycle_computer_controller_all:multicycle_controller\"" {  } { { "multicycle_computer_all.v" "multicycle_controller" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_all.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654458486221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicycle_controller_state_machine multicycle_computer_controller_all:multicycle_controller\|multicycle_controller_state_machine:controller_state_machine " "Elaborating entity \"multicycle_controller_state_machine\" for hierarchy \"multicycle_computer_controller_all:multicycle_controller\|multicycle_controller_state_machine:controller_state_machine\"" {  } { { "multicycle_computer_controller_all.v" "controller_state_machine" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_all.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654458486221 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cond multicycle_controller_state_machine.v(21) " "Verilog HDL or VHDL warning at multicycle_controller_state_machine.v(21): object \"cond\" assigned a value but never read" {  } { { "multicycle_controller_state_machine.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_controller_state_machine.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654458486221 "|multicycle_computer_all|multicycle_computer_controller_all:multicycle_controller|multicycle_controller_state_machine:controller_state_machine"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Link_branch multicycle_controller_state_machine.v(26) " "Verilog HDL or VHDL warning at multicycle_controller_state_machine.v(26): object \"Link_branch\" assigned a value but never read" {  } { { "multicycle_controller_state_machine.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_controller_state_machine.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654458486221 "|multicycle_computer_all|multicycle_computer_controller_all:multicycle_controller|multicycle_controller_state_machine:controller_state_machine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicycle_computer_controller_ALU_decoder multicycle_computer_controller_all:multicycle_controller\|multicycle_computer_controller_ALU_decoder:controller_ALU_decoder " "Elaborating entity \"multicycle_computer_controller_ALU_decoder\" for hierarchy \"multicycle_computer_controller_all:multicycle_controller\|multicycle_computer_controller_ALU_decoder:controller_ALU_decoder\"" {  } { { "multicycle_computer_controller_all.v" "controller_ALU_decoder" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_all.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654458486231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicycle_controller_instruction_decoder multicycle_computer_controller_all:multicycle_controller\|multicycle_controller_instruction_decoder:controller_instruction_decoder " "Elaborating entity \"multicycle_controller_instruction_decoder\" for hierarchy \"multicycle_computer_controller_all:multicycle_controller\|multicycle_controller_instruction_decoder:controller_instruction_decoder\"" {  } { { "multicycle_computer_controller_all.v" "controller_instruction_decoder" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_all.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654458486231 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd multicycle_controller_instruction_decoder.v(12) " "Verilog HDL or VHDL warning at multicycle_controller_instruction_decoder.v(12): object \"cmd\" assigned a value but never read" {  } { { "multicycle_controller_instruction_decoder.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_controller_instruction_decoder.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654458486231 "|multicycle_computer_controller_all|multicycle_controller_instruction_decoder:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicycle_computer_controller_state_dependent_control multicycle_computer_controller_all:multicycle_controller\|multicycle_computer_controller_state_dependent_control:controller_state_dependent_control " "Elaborating entity \"multicycle_computer_controller_state_dependent_control\" for hierarchy \"multicycle_computer_controller_all:multicycle_controller\|multicycle_computer_controller_state_dependent_control:controller_state_dependent_control\"" {  } { { "multicycle_computer_controller_all.v" "controller_state_dependent_control" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_all.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654458486241 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cond multicycle_computer_controller_state_dependent_control.v(37) " "Verilog HDL or VHDL warning at multicycle_computer_controller_state_dependent_control.v(37): object \"cond\" assigned a value but never read" {  } { { "multicycle_computer_controller_state_dependent_control.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_state_dependent_control.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654458486241 "|multicycle_computer_all|multicycle_computer_controller_all:multicycle_controller|multicycle_computer_controller_state_dependent_control:controller_state_dependent_control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd multicycle_computer_controller_state_dependent_control.v(38) " "Verilog HDL or VHDL warning at multicycle_computer_controller_state_dependent_control.v(38): object \"cmd\" assigned a value but never read" {  } { { "multicycle_computer_controller_state_dependent_control.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_state_dependent_control.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654458486241 "|multicycle_computer_all|multicycle_computer_controller_all:multicycle_controller|multicycle_computer_controller_state_dependent_control:controller_state_dependent_control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ind_data multicycle_computer_controller_state_dependent_control.v(39) " "Verilog HDL or VHDL warning at multicycle_computer_controller_state_dependent_control.v(39): object \"Ind_data\" assigned a value but never read" {  } { { "multicycle_computer_controller_state_dependent_control.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_state_dependent_control.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654458486241 "|multicycle_computer_all|multicycle_computer_controller_all:multicycle_controller|multicycle_computer_controller_state_dependent_control:controller_state_dependent_control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Im multicycle_computer_controller_state_dependent_control.v(40) " "Verilog HDL or VHDL warning at multicycle_computer_controller_state_dependent_control.v(40): object \"Im\" assigned a value but never read" {  } { { "multicycle_computer_controller_state_dependent_control.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_state_dependent_control.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654458486241 "|multicycle_computer_all|multicycle_computer_controller_all:multicycle_controller|multicycle_computer_controller_state_dependent_control:controller_state_dependent_control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ind_branch multicycle_computer_controller_state_dependent_control.v(41) " "Verilog HDL or VHDL warning at multicycle_computer_controller_state_dependent_control.v(41): object \"Ind_branch\" assigned a value but never read" {  } { { "multicycle_computer_controller_state_dependent_control.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_state_dependent_control.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654458486241 "|multicycle_computer_all|multicycle_computer_controller_all:multicycle_controller|multicycle_computer_controller_state_dependent_control:controller_state_dependent_control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Load_memory multicycle_computer_controller_state_dependent_control.v(43) " "Verilog HDL or VHDL warning at multicycle_computer_controller_state_dependent_control.v(43): object \"Load_memory\" assigned a value but never read" {  } { { "multicycle_computer_controller_state_dependent_control.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_state_dependent_control.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654458486241 "|multicycle_computer_all|multicycle_computer_controller_all:multicycle_controller|multicycle_computer_controller_state_dependent_control:controller_state_dependent_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op multicycle_computer_controller_state_dependent_control.v(63) " "Verilog HDL Always Construct warning at multicycle_computer_controller_state_dependent_control.v(63): variable \"op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multicycle_computer_controller_state_dependent_control.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_state_dependent_control.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654458486241 "|multicycle_computer_all|multicycle_computer_controller_all:multicycle_controller|multicycle_computer_controller_state_dependent_control:controller_state_dependent_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op multicycle_computer_controller_state_dependent_control.v(69) " "Verilog HDL Always Construct warning at multicycle_computer_controller_state_dependent_control.v(69): variable \"op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multicycle_computer_controller_state_dependent_control.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_state_dependent_control.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654458486241 "|multicycle_computer_all|multicycle_computer_controller_all:multicycle_controller|multicycle_computer_controller_state_dependent_control:controller_state_dependent_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op multicycle_computer_controller_state_dependent_control.v(75) " "Verilog HDL Always Construct warning at multicycle_computer_controller_state_dependent_control.v(75): variable \"op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multicycle_computer_controller_state_dependent_control.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_state_dependent_control.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654458486241 "|multicycle_computer_all|multicycle_computer_controller_all:multicycle_controller|multicycle_computer_controller_state_dependent_control:controller_state_dependent_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Link_branch multicycle_computer_controller_state_dependent_control.v(139) " "Verilog HDL Always Construct warning at multicycle_computer_controller_state_dependent_control.v(139): variable \"Link_branch\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multicycle_computer_controller_state_dependent_control.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_state_dependent_control.v" 139 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654458486241 "|multicycle_computer_all|multicycle_computer_controller_all:multicycle_controller|multicycle_computer_controller_state_dependent_control:controller_state_dependent_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Link_branch multicycle_computer_controller_state_dependent_control.v(166) " "Verilog HDL Always Construct warning at multicycle_computer_controller_state_dependent_control.v(166): variable \"Link_branch\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multicycle_computer_controller_state_dependent_control.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_state_dependent_control.v" 166 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654458486241 "|multicycle_computer_all|multicycle_computer_controller_all:multicycle_controller|multicycle_computer_controller_state_dependent_control:controller_state_dependent_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicycle_computer_controller_xPSR_write multicycle_computer_controller_all:multicycle_controller\|multicycle_computer_controller_xPSR_write:controller_xPSR_write_enable " "Elaborating entity \"multicycle_computer_controller_xPSR_write\" for hierarchy \"multicycle_computer_controller_all:multicycle_controller\|multicycle_computer_controller_xPSR_write:controller_xPSR_write_enable\"" {  } { { "multicycle_computer_controller_all.v" "controller_xPSR_write_enable" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_all.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654458486241 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag_write multicycle_computer_controller_xPSR_write.v(20) " "Verilog HDL Always Construct warning at multicycle_computer_controller_xPSR_write.v(20): variable \"flag_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multicycle_computer_controller_xPSR_write.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_xPSR_write.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654458486241 "|multicycle_computer_all|multicycle_computer_controller_all:comb_3|multicycle_computer_controller_xPSR_write:controller_xPSR_write_enable"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicycle_computer_controller_condition_check multicycle_computer_controller_all:multicycle_controller\|multicycle_computer_controller_condition_check:controller_condition_check " "Elaborating entity \"multicycle_computer_controller_condition_check\" for hierarchy \"multicycle_computer_controller_all:multicycle_controller\|multicycle_computer_controller_condition_check:controller_condition_check\"" {  } { { "multicycle_computer_controller_all.v" "controller_condition_check" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_all.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654458486251 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "condition_field multicycle_computer_controller_condition_check.v(19) " "Verilog HDL Always Construct warning at multicycle_computer_controller_condition_check.v(19): variable \"condition_field\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multicycle_computer_controller_condition_check.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_condition_check.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654458486251 "|multicycle_computer_controller_all|multicycle_computer_controller_condition_check:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS multicycle_computer_controller_condition_check.v(21) " "Verilog HDL Always Construct warning at multicycle_computer_controller_condition_check.v(21): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multicycle_computer_controller_condition_check.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_condition_check.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654458486251 "|multicycle_computer_controller_all|multicycle_computer_controller_condition_check:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS multicycle_computer_controller_condition_check.v(24) " "Verilog HDL Always Construct warning at multicycle_computer_controller_condition_check.v(24): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multicycle_computer_controller_condition_check.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_condition_check.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654458486251 "|multicycle_computer_controller_all|multicycle_computer_controller_condition_check:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS multicycle_computer_controller_condition_check.v(27) " "Verilog HDL Always Construct warning at multicycle_computer_controller_condition_check.v(27): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multicycle_computer_controller_condition_check.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_condition_check.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654458486251 "|multicycle_computer_controller_all|multicycle_computer_controller_condition_check:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS multicycle_computer_controller_condition_check.v(30) " "Verilog HDL Always Construct warning at multicycle_computer_controller_condition_check.v(30): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multicycle_computer_controller_condition_check.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_condition_check.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654458486251 "|multicycle_computer_controller_all|multicycle_computer_controller_condition_check:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS multicycle_computer_controller_condition_check.v(33) " "Verilog HDL Always Construct warning at multicycle_computer_controller_condition_check.v(33): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multicycle_computer_controller_condition_check.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_condition_check.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654458486251 "|multicycle_computer_controller_all|multicycle_computer_controller_condition_check:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS multicycle_computer_controller_condition_check.v(36) " "Verilog HDL Always Construct warning at multicycle_computer_controller_condition_check.v(36): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multicycle_computer_controller_condition_check.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_condition_check.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654458486251 "|multicycle_computer_controller_all|multicycle_computer_controller_condition_check:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS multicycle_computer_controller_condition_check.v(39) " "Verilog HDL Always Construct warning at multicycle_computer_controller_condition_check.v(39): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multicycle_computer_controller_condition_check.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_condition_check.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654458486251 "|multicycle_computer_controller_all|multicycle_computer_controller_condition_check:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS multicycle_computer_controller_condition_check.v(42) " "Verilog HDL Always Construct warning at multicycle_computer_controller_condition_check.v(42): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multicycle_computer_controller_condition_check.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_condition_check.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654458486251 "|multicycle_computer_controller_all|multicycle_computer_controller_condition_check:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS multicycle_computer_controller_condition_check.v(45) " "Verilog HDL Always Construct warning at multicycle_computer_controller_condition_check.v(45): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multicycle_computer_controller_condition_check.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_condition_check.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654458486251 "|multicycle_computer_controller_all|multicycle_computer_controller_condition_check:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS multicycle_computer_controller_condition_check.v(48) " "Verilog HDL Always Construct warning at multicycle_computer_controller_condition_check.v(48): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multicycle_computer_controller_condition_check.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_condition_check.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654458486251 "|multicycle_computer_controller_all|multicycle_computer_controller_condition_check:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS multicycle_computer_controller_condition_check.v(51) " "Verilog HDL Always Construct warning at multicycle_computer_controller_condition_check.v(51): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multicycle_computer_controller_condition_check.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_condition_check.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654458486251 "|multicycle_computer_controller_all|multicycle_computer_controller_condition_check:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS multicycle_computer_controller_condition_check.v(54) " "Verilog HDL Always Construct warning at multicycle_computer_controller_condition_check.v(54): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multicycle_computer_controller_condition_check.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_condition_check.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654458486251 "|multicycle_computer_controller_all|multicycle_computer_controller_condition_check:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS multicycle_computer_controller_condition_check.v(57) " "Verilog HDL Always Construct warning at multicycle_computer_controller_condition_check.v(57): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multicycle_computer_controller_condition_check.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_condition_check.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654458486251 "|multicycle_computer_controller_all|multicycle_computer_controller_condition_check:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS multicycle_computer_controller_condition_check.v(60) " "Verilog HDL Always Construct warning at multicycle_computer_controller_condition_check.v(60): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multicycle_computer_controller_condition_check.v" "" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_condition_check.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654458486251 "|multicycle_computer_controller_all|multicycle_computer_controller_condition_check:comb_3"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "multicycle_computer_datapath_verilog:multicycle_datapath\|data_memory:b2v_DATA_INSTRUCTION_MEMORY\|mem " "RAM logic \"multicycle_computer_datapath_verilog:multicycle_datapath\|data_memory:b2v_DATA_INSTRUCTION_MEMORY\|mem\" is uninferred due to asynchronous read logic" {  } { { "data_memory.v" "mem" { Text "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/data_memory.v" 14 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1654458486721 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1654458486721 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/db/multicycle_computer.ram0_data_memory_8ae84398.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/db/multicycle_computer.ram0_data_memory_8ae84398.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1654458486961 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1654458491097 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "133 " "133 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1654458493875 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654458494531 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654458494531 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5817 " "Implemented 5817 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654458495081 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654458495081 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5791 " "Implemented 5791 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654458495081 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654458495081 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654458495121 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 05 22:48:15 2022 " "Processing ended: Sun Jun 05 22:48:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654458495121 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654458495121 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654458495121 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654458495121 ""}
