{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 178 04/27/2006 SJ Full Version " "Info: Version 6.0 Build 178 04/27/2006 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 01 01:55:01 2006 " "Info: Processing started: Sun Jan 01 01:55:01 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off QDJB -c QDJB " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off QDJB -c QDJB" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Documents and Settings/Administrator/桌面/2160500097/抢答器/QDJB.vhd " "Warning: Can't analyze file -- file C:/Documents and Settings/Administrator/桌面/2160500097/抢答器/QDJB.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "JFQ.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file JFQ.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JFQ-art " "Info: Found design unit 1: JFQ-art" {  } { { "JFQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/JFQ.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 JFQ " "Info: Found entity 1: JFQ" {  } { { "JFQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/JFQ.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "YMQ.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file YMQ.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 YMQ-ART " "Info: Found design unit 1: YMQ-ART" {  } { { "YMQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/YMQ.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 YMQ " "Info: Found entity 1: YMQ" {  } { { "YMQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/YMQ.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "JSQ.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file JSQ.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JSQ-art " "Info: Found design unit 1: JSQ-art" {  } { { "JSQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/JSQ.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 JSQ " "Info: Found entity 1: JSQ" {  } { { "JSQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/JSQ.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Info: Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "QDJB.vhd 2 1 " "Warning: Using design file QDJB.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QDJB-art " "Info: Found design unit 1: QDJB-art" {  } { { "QDJB.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/QDJB.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 QDJB " "Info: Found entity 1: QDJB" {  } { { "QDJB.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/QDJB.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QDJB QDJB:inst " "Info: Elaborating entity \"QDJB\" for hierarchy \"QDJB:inst\"" {  } { { "Block1.bdf" "inst" { Schematic "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/Block1.bdf" { { 24 256 392 152 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "states QDJB.vhd(16) " "Warning (10631): VHDL Process Statement warning at QDJB.vhd(16): inferring latch(es) for signal or variable \"states\", which holds its previous value in one or more paths through the process" {  } { { "QDJB.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/QDJB.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A1 QDJB.vhd(16) " "Warning (10631): VHDL Process Statement warning at QDJB.vhd(16): inferring latch(es) for signal or variable \"A1\", which holds its previous value in one or more paths through the process" {  } { { "QDJB.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/QDJB.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B1 QDJB.vhd(16) " "Warning (10631): VHDL Process Statement warning at QDJB.vhd(16): inferring latch(es) for signal or variable \"B1\", which holds its previous value in one or more paths through the process" {  } { { "QDJB.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/QDJB.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C1 QDJB.vhd(16) " "Warning (10631): VHDL Process Statement warning at QDJB.vhd(16): inferring latch(es) for signal or variable \"C1\", which holds its previous value in one or more paths through the process" {  } { { "QDJB.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/QDJB.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D1 QDJB.vhd(16) " "Warning (10631): VHDL Process Statement warning at QDJB.vhd(16): inferring latch(es) for signal or variable \"D1\", which holds its previous value in one or more paths through the process" {  } { { "QDJB.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/QDJB.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "D1 QDJB.vhd(16) " "Info (10041): Verilog HDL or VHDL info at QDJB.vhd(16): inferred latch for \"D1\"" {  } { { "QDJB.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/QDJB.vhd" 16 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "C1 QDJB.vhd(16) " "Info (10041): Verilog HDL or VHDL info at QDJB.vhd(16): inferred latch for \"C1\"" {  } { { "QDJB.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/QDJB.vhd" 16 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "B1 QDJB.vhd(16) " "Info (10041): Verilog HDL or VHDL info at QDJB.vhd(16): inferred latch for \"B1\"" {  } { { "QDJB.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/QDJB.vhd" 16 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "A1 QDJB.vhd(16) " "Info (10041): Verilog HDL or VHDL info at QDJB.vhd(16): inferred latch for \"A1\"" {  } { { "QDJB.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/QDJB.vhd" 16 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "states\[0\] QDJB.vhd(16) " "Info (10041): Verilog HDL or VHDL info at QDJB.vhd(16): inferred latch for \"states\[0\]\"" {  } { { "QDJB.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/QDJB.vhd" 16 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "states\[1\] QDJB.vhd(16) " "Info (10041): Verilog HDL or VHDL info at QDJB.vhd(16): inferred latch for \"states\[1\]\"" {  } { { "QDJB.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/QDJB.vhd" 16 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "states\[2\] QDJB.vhd(16) " "Info (10041): Verilog HDL or VHDL info at QDJB.vhd(16): inferred latch for \"states\[2\]\"" {  } { { "QDJB.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/QDJB.vhd" 16 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "states\[3\] QDJB.vhd(16) " "Info (10041): Verilog HDL or VHDL info at QDJB.vhd(16): inferred latch for \"states\[3\]\"" {  } { { "QDJB.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/QDJB.vhd" 16 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "YMQ YMQ:inst16 " "Info: Elaborating entity \"YMQ\" for hierarchy \"YMQ:inst16\"" {  } { { "Block1.bdf" "inst16" { Schematic "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/Block1.bdf" { { 144 1072 1240 240 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "XZQ.vhd 2 1 " "Warning: Using design file XZQ.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XZQ-art " "Info: Found design unit 1: XZQ-art" {  } { { "XZQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/XZQ.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 XZQ " "Info: Found entity 1: XZQ" {  } { { "XZQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/XZQ.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XZQ XZQ:inst1 " "Info: Elaborating entity \"XZQ\" for hierarchy \"XZQ:inst1\"" {  } { { "Block1.bdf" "inst1" { Schematic "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/Block1.bdf" { { 104 888 1040 296 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AA XZQ.vhd(21) " "Warning (10492): VHDL Process Statement warning at XZQ.vhd(21): signal \"AA\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "XZQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/XZQ.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BB XZQ.vhd(23) " "Warning (10492): VHDL Process Statement warning at XZQ.vhd(23): signal \"BB\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "XZQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/XZQ.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CC XZQ.vhd(25) " "Warning (10492): VHDL Process Statement warning at XZQ.vhd(25): signal \"CC\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "XZQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/XZQ.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DD XZQ.vhd(27) " "Warning (10492): VHDL Process Statement warning at XZQ.vhd(27): signal \"DD\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "XZQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/XZQ.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp XZQ.vhd(29) " "Warning (10492): VHDL Process Statement warning at XZQ.vhd(29): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "XZQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/XZQ.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp XZQ.vhd(16) " "Warning (10631): VHDL Process Statement warning at XZQ.vhd(16): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "XZQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/XZQ.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "temp\[0\] XZQ.vhd(16) " "Info (10041): Verilog HDL or VHDL info at XZQ.vhd(16): inferred latch for \"temp\[0\]\"" {  } { { "XZQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/XZQ.vhd" 16 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "temp\[1\] XZQ.vhd(16) " "Info (10041): Verilog HDL or VHDL info at XZQ.vhd(16): inferred latch for \"temp\[1\]\"" {  } { { "XZQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/XZQ.vhd" 16 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "temp\[2\] XZQ.vhd(16) " "Info (10041): Verilog HDL or VHDL info at XZQ.vhd(16): inferred latch for \"temp\[2\]\"" {  } { { "XZQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/XZQ.vhd" 16 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "temp\[3\] XZQ.vhd(16) " "Info (10041): Verilog HDL or VHDL info at XZQ.vhd(16): inferred latch for \"temp\[3\]\"" {  } { { "XZQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/XZQ.vhd" 16 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JFQ JFQ:inst4 " "Info: Elaborating entity \"JFQ\" for hierarchy \"JFQ:inst4\"" {  } { { "Block1.bdf" "inst4" { Schematic "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/Block1.bdf" { { 184 624 776 312 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSQ JSQ:inst2 " "Info: Elaborating entity \"JSQ\" for hierarchy \"JSQ:inst2\"" {  } { { "Block1.bdf" "inst2" { Schematic "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/Block1.bdf" { { 424 256 376 552 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DA JSQ.vhd(13) " "Warning (10631): VHDL Process Statement warning at JSQ.vhd(13): inferring latch(es) for signal or variable \"DA\", which holds its previous value in one or more paths through the process" {  } { { "JSQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/JSQ.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLR JSQ.vhd(26) " "Warning (10492): VHDL Process Statement warning at JSQ.vhd(26): signal \"CLR\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "JSQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/JSQ.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "DA\[0\] JSQ.vhd(13) " "Info (10041): Verilog HDL or VHDL info at JSQ.vhd(13): inferred latch for \"DA\[0\]\"" {  } { { "JSQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/JSQ.vhd" 13 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "DA\[1\] JSQ.vhd(13) " "Info (10041): Verilog HDL or VHDL info at JSQ.vhd(13): inferred latch for \"DA\[1\]\"" {  } { { "JSQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/JSQ.vhd" 13 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "DA\[2\] JSQ.vhd(13) " "Info (10041): Verilog HDL or VHDL info at JSQ.vhd(13): inferred latch for \"DA\[2\]\"" {  } { { "JSQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/JSQ.vhd" 13 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "DA\[3\] JSQ.vhd(13) " "Info (10041): Verilog HDL or VHDL info at JSQ.vhd(13): inferred latch for \"DA\[3\]\"" {  } { { "JSQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/JSQ.vhd" 13 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "XZQ:inst1\|temp\[0\] " "Warning: Latch XZQ:inst1\|temp\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA QDJB:inst\|A1 " "Warning: Ports D and ENA on the latch are fed by the same signal QDJB:inst\|A1" {  } { { "QDJB.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/QDJB.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "XZQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/XZQ.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "XZQ:inst1\|temp\[1\] " "Warning: Latch XZQ:inst1\|temp\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA QDJB:inst\|A1 " "Warning: Ports D and ENA on the latch are fed by the same signal QDJB:inst\|A1" {  } { { "QDJB.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/QDJB.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "XZQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/XZQ.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "XZQ:inst1\|temp\[2\] " "Warning: Latch XZQ:inst1\|temp\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA QDJB:inst\|A1 " "Warning: Ports D and ENA on the latch are fed by the same signal QDJB:inst\|A1" {  } { { "QDJB.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/QDJB.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "XZQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/XZQ.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "XZQ:inst1\|temp\[3\] " "Warning: Latch XZQ:inst1\|temp\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA QDJB:inst\|A1 " "Warning: Ports D and ENA on the latch are fed by the same signal QDJB:inst\|A1" {  } { { "QDJB.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/QDJB.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "XZQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/XZQ.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "111 " "Info: Implemented 111 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "18 " "Info: Implemented 18 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "82 " "Info: Implemented 82 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 01 01:55:02 2006 " "Info: Processing ended: Sun Jan 01 01:55:02 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
