

================================================================
== Vitis HLS Report for 'DebayerRandBatG'
================================================================
* Date:           Thu Jun 13 17:32:01 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.39 ns|  2.474 ns|     0.92 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |       11|  8319851|  37.290 ns|  28.204 ms|   11|  8319851|       no|
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-----+------+-----------------------------------------------+
        |                                                      |                                           |  Latency (cycles) |   Latency (absolute)  |  Interval  |                    Pipeline                   |
        |                       Instance                       |                   Module                  |   min   |   max   |    min    |    max    | min |  max |                      Type                     |
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-----+------+-----------------------------------------------+
        |grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134  |DebayerRandBatG_Pipeline_VITIS_LOOP_881_2  |        7|     3847|  23.730 ns|  13.041 us|    2|  3842|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-----+------+-----------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency  |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_878_1  |       10|  8319850|  10 ~ 3850|          -|          -|  1 ~ 2161|        no|
        +--------------------+---------+---------+-----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     133|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       12|     -|    1272|    1729|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      71|    -|
|Register         |        -|     -|     267|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       12|     0|    1539|    1933|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        4|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------+-------------------------------------------+---------+----+------+------+-----+
    |                       Instance                       |                   Module                  | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------+-------------------------------------------+---------+----+------+------+-----+
    |grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134  |DebayerRandBatG_Pipeline_VITIS_LOOP_881_2  |       12|   0|  1272|  1729|    0|
    +------------------------------------------------------+-------------------------------------------+---------+----+------+------+-----+
    |Total                                                 |                                           |       12|   0|  1272|  1729|    0|
    +------------------------------------------------------+-------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |loopHeight_fu_172_p2  |         +|   0|  0|  19|          12|           1|
    |loopWidth_fu_178_p2   |         +|   0|  0|  19|          12|           1|
    |y_6_fu_211_p2         |         +|   0|  0|  19|          12|           1|
    |cmp203_i_fu_277_p2    |      icmp|   0|  0|  19|          12|           1|
    |cmp59_i_fu_272_p2     |      icmp|   0|  0|  19|          12|          12|
    |icmp_ln878_fu_206_p2  |      icmp|   0|  0|  19|          12|          12|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    |tmp4_i_fu_257_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_i_fu_267_p2       |       xor|   0|  0|  15|          15|          15|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 133|          89|          46|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  26|          5|    1|          5|
    |ap_done             |   9|          2|    1|          2|
    |bayerPhase_c_blk_n  |   9|          2|    1|          2|
    |imgRB_read          |   9|          2|    1|          2|
    |imgRgb_write        |   9|          2|    1|          2|
    |y_fu_64             |   9|          2|   12|         24|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  71|         15|   17|         37|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                               | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                          |   4|   0|    4|          0|
    |ap_done_reg                                                        |   1|   0|    1|          0|
    |cmp203_i_reg_470                                                   |   1|   0|    1|          0|
    |cmp59_i_reg_465                                                    |   1|   0|    1|          0|
    |grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg  |   1|   0|    1|          0|
    |loopHeight_reg_377                                                 |  12|   0|   12|          0|
    |loopWidth_reg_382                                                  |  12|   0|   12|          0|
    |p_0_0_0116117581770_lcssa1806_i_fu_88                              |   8|   0|    8|          0|
    |p_0_0_0116117581770_lcssa1806_i_load_reg_425                       |   8|   0|    8|          0|
    |p_0_0_0116217561768_lcssa1804_i_fu_84                              |   8|   0|    8|          0|
    |p_0_0_0116217561768_lcssa1804_i_load_reg_420                       |   8|   0|    8|          0|
    |p_0_0_0116317541766_lcssa1802_i_fu_80                              |   8|   0|    8|          0|
    |p_0_0_0116317541766_lcssa1802_i_load_reg_415                       |   8|   0|    8|          0|
    |p_0_0_01183_217521782_lcssa1818_i_fu_112                           |   8|   0|    8|          0|
    |p_0_0_01183_217521782_lcssa1818_i_load_reg_455                     |   8|   0|    8|          0|
    |p_0_0_01184_217501780_lcssa1816_i_fu_108                           |   8|   0|    8|          0|
    |p_0_0_01184_217501780_lcssa1816_i_load_reg_450                     |   8|   0|    8|          0|
    |p_0_0_01185_217481778_lcssa1814_i_fu_104                           |   8|   0|    8|          0|
    |p_0_0_01185_217481778_lcssa1814_i_load_reg_445                     |   8|   0|    8|          0|
    |p_0_0_0_0_011491771_lcssa1808_i_fu_92                              |   8|   0|    8|          0|
    |p_0_0_0_0_011491771_lcssa1808_i_load_reg_430                       |   8|   0|    8|          0|
    |p_0_0_0_0_011551676_lcssa1720_i_fu_68                              |   8|   0|    8|          0|
    |p_0_0_0_0_011551676_lcssa1720_i_load_reg_400                       |   8|   0|    8|          0|
    |p_0_1_0_0_011501773_lcssa1810_i_fu_96                              |   8|   0|    8|          0|
    |p_0_1_0_0_011501773_lcssa1810_i_load_reg_435                       |   8|   0|    8|          0|
    |p_0_1_0_0_011561679_lcssa1722_i_fu_72                              |   8|   0|    8|          0|
    |p_0_1_0_0_011561679_lcssa1722_i_load_reg_405                       |   8|   0|    8|          0|
    |p_0_2_0_0_011511775_lcssa1812_i_fu_100                             |   8|   0|    8|          0|
    |p_0_2_0_0_011511775_lcssa1812_i_load_reg_440                       |   8|   0|    8|          0|
    |p_0_2_0_0_011571682_lcssa1724_i_fu_76                              |   8|   0|    8|          0|
    |p_0_2_0_0_011571682_lcssa1724_i_load_reg_410                       |   8|   0|    8|          0|
    |trunc_ln870_1_i_reg_392                                            |  15|   0|   15|          0|
    |x_phase_reg_387                                                    |   1|   0|    1|          0|
    |xor_i_reg_460                                                      |  15|   0|   15|          0|
    |y_fu_64                                                            |  12|   0|   12|          0|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                              | 267|   0|  267|          0|
    +-------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-----------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  DebayerRandBatG|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  DebayerRandBatG|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  DebayerRandBatG|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  DebayerRandBatG|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|  DebayerRandBatG|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  DebayerRandBatG|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  DebayerRandBatG|  return value|
|imgRB_dout                   |   in|   24|     ap_fifo|            imgRB|       pointer|
|imgRB_num_data_valid         |   in|    3|     ap_fifo|            imgRB|       pointer|
|imgRB_fifo_cap               |   in|    3|     ap_fifo|            imgRB|       pointer|
|imgRB_empty_n                |   in|    1|     ap_fifo|            imgRB|       pointer|
|imgRB_read                   |  out|    1|     ap_fifo|            imgRB|       pointer|
|imgRgb_din                   |  out|   24|     ap_fifo|           imgRgb|       pointer|
|imgRgb_num_data_valid        |   in|    3|     ap_fifo|           imgRgb|       pointer|
|imgRgb_fifo_cap              |   in|    3|     ap_fifo|           imgRgb|       pointer|
|imgRgb_full_n                |   in|    1|     ap_fifo|           imgRgb|       pointer|
|imgRgb_write                 |  out|    1|     ap_fifo|           imgRgb|       pointer|
|height                       |   in|   12|   ap_stable|           height|        scalar|
|width                        |   in|   12|   ap_stable|            width|        scalar|
|bayerPhase_c_dout            |   in|   16|     ap_fifo|     bayerPhase_c|       pointer|
|bayerPhase_c_num_data_valid  |   in|    3|     ap_fifo|     bayerPhase_c|       pointer|
|bayerPhase_c_fifo_cap        |   in|    3|     ap_fifo|     bayerPhase_c|       pointer|
|bayerPhase_c_empty_n         |   in|    1|     ap_fifo|     bayerPhase_c|       pointer|
|bayerPhase_c_read            |  out|    1|     ap_fifo|     bayerPhase_c|       pointer|
+-----------------------------+-----+-----+------------+-----------------+--------------+

