;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -41, @-20
	DJN -41, @-20
	SLT @0, 90
	SUB @21, 3
	SUB @121, 106
	SUB @30, 9
	SUB @30, 9
	JMP @12, #200
	SUB 3, 200
	SUB 3, 200
	SUB @121, 106
	JMZ -1, @-20
	SUB @121, 406
	SUB @121, 406
	SUB 210, 60
	SUB 1, <-29
	SUB @50, @2
	SUB 1, <-29
	SPL 0, <-2
	SUB @0, @2
	SPL 0, <-2
	SPL 0, <-2
	ADD 210, 60
	SUB 210, 60
	SLT 1, <20
	SPL 0, #2
	ADD 130, 9
	SUB @30, 9
	ADD 130, 9
	SUB @21, 3
	ADD 270, 60
	SPL 0, <20
	JMZ -1, @-20
	SPL 0, #2
	CMP @121, 106
	SPL 0, #2
	SPL 0, <-2
	SPL 0, <-2
	SPL <121, 103
	SPL <121, 103
	SPL 300, 90
	DJN -1, @-20
	JMP @12, #201
	JMP @12, #201
	ADD 300, 90
