Analysis & Synthesis report for ULA
Fri Jul 23 09:58:45 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Post-Synthesis Netlist Statistics for Top Partition
 10. Elapsed Time Per Partition
 11. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jul 23 09:58:45 2021       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; ULA                                         ;
; Top-level Entity Name              ; conv_D6                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1                                           ;
;     Total combinational functions  ; 1                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 5                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; conv_D6            ; ULA                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                       ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                             ; Library ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------+---------+
; conv_D6.bdf                      ; yes             ; User Block Diagram/Schematic File  ; C:/Users/55819/Desktop/ufpe/2020.2/SD/ULA-SD/conv_D6.bdf ;         ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------+---------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+---------------------------------------------+---------+
; Resource                                    ; Usage   ;
+---------------------------------------------+---------+
; Estimated Total logic elements              ; 1       ;
;                                             ;         ;
; Total combinational functions               ; 1       ;
; Logic element usage by number of LUT inputs ;         ;
;     -- 4 input functions                    ; 1       ;
;     -- 3 input functions                    ; 0       ;
;     -- <=2 input functions                  ; 0       ;
;                                             ;         ;
; Logic elements by mode                      ;         ;
;     -- normal mode                          ; 1       ;
;     -- arithmetic mode                      ; 0       ;
;                                             ;         ;
; Total registers                             ; 0       ;
;     -- Dedicated logic registers            ; 0       ;
;     -- I/O registers                        ; 0       ;
;                                             ;         ;
; I/O pins                                    ; 5       ;
;                                             ;         ;
; Embedded Multiplier 9-bit elements          ; 0       ;
;                                             ;         ;
; Maximum fan-out node                        ; inst2~0 ;
; Maximum fan-out                             ; 1       ;
; Total fan-out                               ; 10      ;
; Average fan-out                             ; 0.91    ;
+---------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                      ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; |conv_D6                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 5    ; 0            ; |conv_D6            ; conv_D6     ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 5                           ;
; cycloneiii_lcell_comb ; 1                           ;
;     normal            ; 1                           ;
;         4 data inputs ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 1.00                        ;
; Average LUT depth     ; 1.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Jul 23 09:58:33 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file teste_sinal_subtrator.bdf
    Info (12023): Found entity 1: teste_sinal_subtrator
Info (12021): Found 1 design units, including 1 entities, in source file subtrator_troca_sinal.bdf
    Info (12023): Found entity 1: subtrator_troca_sinal
Info (12021): Found 1 design units, including 1 entities, in source file subtrator_completo.bdf
    Info (12023): Found entity 1: subtrator_completo
Info (12021): Found 1 design units, including 1 entities, in source file subtrator_checagem.bdf
    Info (12023): Found entity 1: subtrator_checagem
Info (12021): Found 1 design units, including 1 entities, in source file subtrator_carry.bdf
    Info (12023): Found entity 1: subtrator_carry
Info (12021): Found 1 design units, including 1 entities, in source file subtrator_4_bits.bdf
    Info (12023): Found entity 1: subtrator_4_bits
Info (12021): Found 1 design units, including 1 entities, in source file menorque_magnitude.bdf
    Info (12023): Found entity 1: MenorQue_magnitude
Info (12021): Found 1 design units, including 1 entities, in source file conv_completo_2_digitos.bdf
    Info (12023): Found entity 1: conv_completo_2_digitos
Info (12021): Found 1 design units, including 1 entities, in source file conv_completo_1_digito.bdf
    Info (12023): Found entity 1: conv_completo_1_digito
Info (12021): Found 1 design units, including 1 entities, in source file teste_sinal.bdf
    Info (12023): Found entity 1: teste_sinal
Info (12021): Found 1 design units, including 1 entities, in source file somador_completo.bdf
    Info (12023): Found entity 1: somador_completo
Info (12021): Found 1 design units, including 1 entities, in source file complemento_2_seletor_5bits.bdf
    Info (12023): Found entity 1: complemento_2_seletor_5bits
Info (12021): Found 1 design units, including 1 entities, in source file complemento_2_seletor.bdf
    Info (12023): Found entity 1: complemento_2_seletor
Info (12021): Found 1 design units, including 1 entities, in source file complemento_2_checagem_saida.bdf
    Info (12023): Found entity 1: complemento_2_checagem_saida
Info (12021): Found 1 design units, including 1 entities, in source file complemento_2_checagem.bdf
    Info (12023): Found entity 1: complemento_2_checagem
Info (12021): Found 1 design units, including 1 entities, in source file complemento_2_5bits.bdf
    Info (12023): Found entity 1: complemento_2_5bits
Info (12021): Found 1 design units, including 1 entities, in source file mux_8x1_6bits.bdf
    Info (12023): Found entity 1: MUX_8x1_6bits
Info (12021): Found 1 design units, including 1 entities, in source file mux_8_para_1_bit.bdf
    Info (12023): Found entity 1: MUX_8_para_1_bit
Info (12021): Found 1 design units, including 1 entities, in source file menorque2.bdf
    Info (12023): Found entity 1: MenorQue2
Info (12021): Found 1 design units, including 1 entities, in source file maiorque9.bdf
    Info (12023): Found entity 1: MaiorQue9
Info (12021): Found 1 design units, including 1 entities, in source file xor_completo.bdf
    Info (12023): Found entity 1: XOR_completo
Info (12021): Found 1 design units, including 1 entities, in source file and_completo.bdf
    Info (12023): Found entity 1: AND_completo
Info (12021): Found 1 design units, including 1 entities, in source file mux8_1_bit.bdf
    Info (12023): Found entity 1: Mux8_1_bit
Info (12021): Found 1 design units, including 1 entities, in source file menorque1bit.bdf
    Info (12023): Found entity 1: MenorQue1Bit
Info (12021): Found 1 design units, including 1 entities, in source file menorque_completo.bdf
    Info (12023): Found entity 1: MenorQue_completo
Info (12021): Found 1 design units, including 1 entities, in source file maiorque_completo.bdf
    Info (12023): Found entity 1: MaiorQue_completo
Info (12021): Found 1 design units, including 1 entities, in source file infsinal.bdf
    Info (12023): Found entity 1: InfSinal
Info (12021): Found 1 design units, including 1 entities, in source file conv_seletor.bdf
    Info (12023): Found entity 1: conv_seletor
Info (12021): Found 1 design units, including 1 entities, in source file mux_2x1.bdf
    Info (12023): Found entity 1: mux_2x1
Info (12021): Found 1 design units, including 1 entities, in source file igualdade_de1bits.bdf
    Info (12023): Found entity 1: igualdade_de1bits
Info (12021): Found 1 design units, including 1 entities, in source file igualdade_completo.bdf
    Info (12023): Found entity 1: igualdade_completo
Info (12021): Found 1 design units, including 1 entities, in source file conv_d7.bdf
    Info (12023): Found entity 1: conv_D7
Info (12021): Found 1 design units, including 1 entities, in source file conv_d5.bdf
    Info (12023): Found entity 1: conv_D5
Info (12021): Found 1 design units, including 1 entities, in source file conv_d3.bdf
    Info (12023): Found entity 1: conv_D3
Info (12021): Found 1 design units, including 1 entities, in source file dec_segmento_g.bdf
    Info (12023): Found entity 1: dec_segmento_G
Info (12021): Found 1 design units, including 1 entities, in source file dec_segmento_f.bdf
    Info (12023): Found entity 1: dec_segmento_F
Info (12021): Found 1 design units, including 1 entities, in source file dec_segmento_d.bdf
    Info (12023): Found entity 1: dec_segmento_D
Info (12021): Found 1 design units, including 1 entities, in source file dec_segmento_a.bdf
    Info (12023): Found entity 1: dec_segmento_A
Info (12021): Found 1 design units, including 1 entities, in source file dec_segmento_b.bdf
    Info (12023): Found entity 1: dec_segmento_B
Info (12021): Found 1 design units, including 1 entities, in source file dec_segmento_c.bdf
    Info (12023): Found entity 1: dec_segmento_C
Info (12021): Found 1 design units, including 1 entities, in source file dec_segmento_e.bdf
    Info (12023): Found entity 1: dec_segmento_E
Info (12021): Found 1 design units, including 1 entities, in source file dec_7_segmentos.bdf
    Info (12023): Found entity 1: dec_7_segmentos
Info (12021): Found 1 design units, including 1 entities, in source file conv_d6.bdf
    Info (12023): Found entity 1: conv_D6
Info (12021): Found 1 design units, including 1 entities, in source file conv_1_digito.bdf
    Info (12023): Found entity 1: conv_1_digito
Info (12021): Found 1 design units, including 1 entities, in source file somador_1_bit.bdf
    Info (12023): Found entity 1: somador_1_bit
Info (12021): Found 1 design units, including 1 entities, in source file somador_4_bits.bdf
    Info (12023): Found entity 1: somador_4_bits
Info (12021): Found 1 design units, including 1 entities, in source file complemento_2.bdf
    Info (12023): Found entity 1: complemento_2
Info (12021): Found 1 design units, including 1 entities, in source file conversor_completo.bdf
    Info (12023): Found entity 1: conversor_completo
Info (12021): Found 1 design units, including 1 entities, in source file ula_completo.bdf
    Info (12023): Found entity 1: ULA_completo
Info (12021): Found 1 design units, including 1 entities, in source file somador_5_bits.bdf
    Info (12023): Found entity 1: somador_5_bits
Info (12021): Found 1 design units, including 1 entities, in source file sem_enable.bdf
    Info (12023): Found entity 1: SEM_ENABLE
Info (12021): Found 1 design units, including 1 entities, in source file conv_d4.bdf
    Info (12023): Found entity 1: conv_D4
Info (12021): Found 1 design units, including 1 entities, in source file conv_2_digitos.bdf
    Info (12023): Found entity 1: conv_2_digitos
Info (12127): Elaborating entity "conv_D6" for the top level hierarchy
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 6 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 1 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4734 megabytes
    Info: Processing ended: Fri Jul 23 09:58:45 2021
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:30


