# References

## Primary Sources

1. **Patterson, D. A., & Hennessy, J. L.** (2017). *Computer Organization and Design RISC-V Edition: The Hardware/Software Interface*. Morgan Kaufmann. ISBN: 978-0128122754

2. **RISC-V Foundation** (2019). *The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Version 2.2*. Available at: https://riscv.org/specifications/

3. **Hennessy, J. L., & Patterson, D. A.** (2019). *Computer Architecture: A Quantitative Approach* (6th ed.). Morgan Kaufmann. ISBN: 978-0128119051

## Pipelining and Hazards

4. **Tomasulo, R. M.** (1967). "An Efficient Algorithm for Exploiting Multiple Arithmetic Units." *IBM Journal of Research and Development*, 11(1), 25-33.

5. **Smith, J. E.** (1981). "A Study of Branch Prediction Strategies." *Proceedings of the 8th Annual Symposium on Computer Architecture*, 135-148.

## Cache Memory

6. **Hill, M. D., & Smith, A. J.** (1989). "Evaluating Associativity in CPU Caches." *IEEE Transactions on Computers*, 38(12), 1612-1630.

7. **Jouppi, N. P.** (1990). "Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers." *Proceedings of the 17th Annual International Symposium on Computer Architecture*, 364-373.

## I/O Systems

8. **Anderson, D. P.** (2003). "You Don't Know Jack about Disks." *Queue*, 1(4), 20-30.

9. **Hennessy, J. L., & Patterson, D. A.** (2012). "Storage Systems and I/O." In *Computer Architecture: A Quantitative Approach* (5th ed., Chapter 6). Morgan Kaufmann.

## Embedded Systems

10. **Lee, E. A., & Seshia, S. A.** (2017). *Introduction to Embedded Systems: A Cyber-Physical Systems Approach* (2nd ed.). MIT Press. ISBN: 978-0262533812

11. **Wolf, W.** (2017). *Computers as Components: Principles of Embedded Computing System Design* (4th ed.). Morgan Kaufmann. ISBN: 978-0128053874

## Tools and Simulators

12. **Logisim Evolution** (2023). Open-source digital circuit design and simulation tool. Available at: https://github.com/logisim-evolution/logisim-evolution

13. **RARS (RISC-V Assembler and Runtime Simulator)** (2023). RISC-V assembly simulator. Available at: https://github.com/TheThirdOne/rars

## Additional Resources

14. **ARM Holdings** (2014). *AMBA AXI and ACE Protocol Specification*. ARM IHI 0022E.

15. **Intel Corporation** (2023). *Intel 64 and IA-32 Architectures Optimization Reference Manual*. Order Number: 248966-046.
