
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/project_fpga/custom_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2021.2/data/ip'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1453.773 ; gain = 0.000
Command: read_checkpoint -auto_incremental -incremental E:/project_fpga/ddr_write_read/ddr_write_read.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from E:/project_fpga/ddr_write_read/ddr_write_read.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19728
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 2035.766 ; gain = 261.090
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/project_fpga/ddr_write_read/ddr_write_read.srcs/sources_1/new/top.v:24]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [E:/project_fpga/ddr_write_read/ddr_write_read.runs/synth_1/.Xil/Vivado-22236-MOOS/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (1#1) [E:/project_fpga/ddr_write_read/ddr_write_read.runs/synth_1/.Xil/Vivado-22236-MOOS/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [E:/project_fpga/ddr_write_read/ddr_write_read.runs/synth_1/.Xil/Vivado-22236-MOOS/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (2#1) [E:/project_fpga/ddr_write_read/ddr_write_read.runs/synth_1/.Xil/Vivado-22236-MOOS/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [E:/project_fpga/ddr_write_read/ddr_write_read.srcs/sources_1/new/top.v:94]
INFO: [Synth 8-155] case statement is not full and has no default [E:/project_fpga/ddr_write_read/ddr_write_read.srcs/sources_1/new/top.v:121]
INFO: [Synth 8-6157] synthesizing module 'axi_ddr_mpsoc_wrapper' [E:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/hdl/axi_ddr_mpsoc_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'axi_ddr_mpsoc' [e:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/synth/axi_ddr_mpsoc.v:13]
INFO: [Synth 8-6157] synthesizing module 'axi_ddr_mpsoc_PL_DDR_v1_0_0_0' [E:/project_fpga/ddr_write_read/ddr_write_read.runs/synth_1/.Xil/Vivado-22236-MOOS/realtime/axi_ddr_mpsoc_PL_DDR_v1_0_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_ddr_mpsoc_PL_DDR_v1_0_0_0' (3#1) [E:/project_fpga/ddr_write_read/ddr_write_read.runs/synth_1/.Xil/Vivado-22236-MOOS/realtime/axi_ddr_mpsoc_PL_DDR_v1_0_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'axi_m_txn_done' of module 'axi_ddr_mpsoc_PL_DDR_v1_0_0_0' is unconnected for instance 'PL_DDR_v1_0_0' [e:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/synth/axi_ddr_mpsoc.v:101]
WARNING: [Synth 8-7071] port 'axi_m_error' of module 'axi_ddr_mpsoc_PL_DDR_v1_0_0_0' is unconnected for instance 'PL_DDR_v1_0_0' [e:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/synth/axi_ddr_mpsoc.v:101]
WARNING: [Synth 8-7023] instance 'PL_DDR_v1_0_0' of module 'axi_ddr_mpsoc_PL_DDR_v1_0_0_0' has 54 connections declared, but only 52 given [e:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/synth/axi_ddr_mpsoc.v:101]
INFO: [Synth 8-6157] synthesizing module 'axi_ddr_mpsoc_proc_sys_reset_0_0' [E:/project_fpga/ddr_write_read/ddr_write_read.runs/synth_1/.Xil/Vivado-22236-MOOS/realtime/axi_ddr_mpsoc_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_ddr_mpsoc_proc_sys_reset_0_0' (4#1) [E:/project_fpga/ddr_write_read/ddr_write_read.runs/synth_1/.Xil/Vivado-22236-MOOS/realtime/axi_ddr_mpsoc_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'axi_ddr_mpsoc_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [e:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/synth/axi_ddr_mpsoc.v:154]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'axi_ddr_mpsoc_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [e:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/synth/axi_ddr_mpsoc.v:154]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'axi_ddr_mpsoc_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [e:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/synth/axi_ddr_mpsoc.v:154]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'axi_ddr_mpsoc_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [e:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/synth/axi_ddr_mpsoc.v:154]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'axi_ddr_mpsoc_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [e:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/synth/axi_ddr_mpsoc.v:154]
INFO: [Synth 8-6157] synthesizing module 'axi_ddr_mpsoc_rst_axi_m_aclk_300M_100M_0' [E:/project_fpga/ddr_write_read/ddr_write_read.runs/synth_1/.Xil/Vivado-22236-MOOS/realtime/axi_ddr_mpsoc_rst_axi_m_aclk_300M_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_ddr_mpsoc_rst_axi_m_aclk_300M_100M_0' (5#1) [E:/project_fpga/ddr_write_read/ddr_write_read.runs/synth_1/.Xil/Vivado-22236-MOOS/realtime/axi_ddr_mpsoc_rst_axi_m_aclk_300M_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'axi_ddr_mpsoc_rst_axi_m_aclk_300M_100M_0' is unconnected for instance 'rst_axi_m_aclk_300M_100M' [e:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/synth/axi_ddr_mpsoc.v:161]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'axi_ddr_mpsoc_rst_axi_m_aclk_300M_100M_0' is unconnected for instance 'rst_axi_m_aclk_300M_100M' [e:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/synth/axi_ddr_mpsoc.v:161]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'axi_ddr_mpsoc_rst_axi_m_aclk_300M_100M_0' is unconnected for instance 'rst_axi_m_aclk_300M_100M' [e:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/synth/axi_ddr_mpsoc.v:161]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'axi_ddr_mpsoc_rst_axi_m_aclk_300M_100M_0' is unconnected for instance 'rst_axi_m_aclk_300M_100M' [e:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/synth/axi_ddr_mpsoc.v:161]
WARNING: [Synth 8-7023] instance 'rst_axi_m_aclk_300M_100M' of module 'axi_ddr_mpsoc_rst_axi_m_aclk_300M_100M_0' has 10 connections declared, but only 6 given [e:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/synth/axi_ddr_mpsoc.v:161]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [e:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/synth/axi_ddr_mpsoc.v:168]
INFO: [Synth 8-6157] synthesizing module 'axi_ddr_mpsoc_system_ila_0_0' [E:/project_fpga/ddr_write_read/ddr_write_read.runs/synth_1/.Xil/Vivado-22236-MOOS/realtime/axi_ddr_mpsoc_system_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_ddr_mpsoc_system_ila_0_0' (6#1) [E:/project_fpga/ddr_write_read/ddr_write_read.runs/synth_1/.Xil/Vivado-22236-MOOS/realtime/axi_ddr_mpsoc_system_ila_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_ddr_mpsoc_util_vector_logic_0_0' [E:/project_fpga/ddr_write_read/ddr_write_read.runs/synth_1/.Xil/Vivado-22236-MOOS/realtime/axi_ddr_mpsoc_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_ddr_mpsoc_util_vector_logic_0_0' (7#1) [E:/project_fpga/ddr_write_read/ddr_write_read.runs/synth_1/.Xil/Vivado-22236-MOOS/realtime/axi_ddr_mpsoc_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_ddr_mpsoc_zynq_ultra_ps_e_0_0' [E:/project_fpga/ddr_write_read/ddr_write_read.runs/synth_1/.Xil/Vivado-22236-MOOS/realtime/axi_ddr_mpsoc_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_ddr_mpsoc_zynq_ultra_ps_e_0_0' (8#1) [E:/project_fpga/ddr_write_read/ddr_write_read.runs/synth_1/.Xil/Vivado-22236-MOOS/realtime/axi_ddr_mpsoc_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'PL_DDR_v1_0_0'. This will prevent further optimization [e:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/synth/axi_ddr_mpsoc.v:101]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'zynq_ultra_ps_e_0'. This will prevent further optimization [e:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/synth/axi_ddr_mpsoc.v:223]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_0'. This will prevent further optimization [e:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/synth/axi_ddr_mpsoc.v:168]
INFO: [Synth 8-6155] done synthesizing module 'axi_ddr_mpsoc' (9#1) [e:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/synth/axi_ddr_mpsoc.v:13]
INFO: [Synth 8-6155] done synthesizing module 'axi_ddr_mpsoc_wrapper' (10#1) [E:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/hdl/axi_ddr_mpsoc_wrapper.v:12]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'mpsoc_wrapper'. This will prevent further optimization [E:/project_fpga/ddr_write_read/ddr_write_read.srcs/sources_1/new/top.v:165]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'virtual_IO'. This will prevent further optimization [E:/project_fpga/ddr_write_read/ddr_write_read.srcs/sources_1/new/top.v:47]
WARNING: [Synth 8-6014] Unused sequential element random_gen_reg was removed.  [E:/project_fpga/ddr_write_read/ddr_write_read.srcs/sources_1/new/top.v:72]
INFO: [Synth 8-6155] done synthesizing module 'top' (11#1) [E:/project_fpga/ddr_write_read/ddr_write_read.srcs/sources_1/new/top.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 2098.719 ; gain = 324.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2110.238 ; gain = 335.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2110.238 ; gain = 335.562
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2110.238 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/ip/axi_ddr_mpsoc_zynq_ultra_ps_e_0_0/axi_ddr_mpsoc_zynq_ultra_ps_e_0_0/axi_ddr_mpsoc_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [e:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/ip/axi_ddr_mpsoc_zynq_ultra_ps_e_0_0/axi_ddr_mpsoc_zynq_ultra_ps_e_0_0/axi_ddr_mpsoc_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0'
Parsing XDC File [e:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/ip/axi_ddr_mpsoc_util_vector_logic_0_0/axi_ddr_mpsoc_util_vector_logic_0_0/axi_ddr_mpsoc_util_vector_logic_0_0_in_context.xdc] for cell 'mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0'
Finished Parsing XDC File [e:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/ip/axi_ddr_mpsoc_util_vector_logic_0_0/axi_ddr_mpsoc_util_vector_logic_0_0/axi_ddr_mpsoc_util_vector_logic_0_0_in_context.xdc] for cell 'mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0'
Parsing XDC File [e:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/ip/axi_ddr_mpsoc_proc_sys_reset_0_0/axi_ddr_mpsoc_proc_sys_reset_0_0/axi_ddr_mpsoc_proc_sys_reset_0_0_in_context.xdc] for cell 'mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0'
Finished Parsing XDC File [e:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/ip/axi_ddr_mpsoc_proc_sys_reset_0_0/axi_ddr_mpsoc_proc_sys_reset_0_0/axi_ddr_mpsoc_proc_sys_reset_0_0_in_context.xdc] for cell 'mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0'
Parsing XDC File [e:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/ip/axi_ddr_mpsoc_system_ila_0_0/axi_ddr_mpsoc_system_ila_0_0/axi_ddr_mpsoc_system_ila_0_0_in_context.xdc] for cell 'mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0'
Finished Parsing XDC File [e:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/ip/axi_ddr_mpsoc_system_ila_0_0/axi_ddr_mpsoc_system_ila_0_0/axi_ddr_mpsoc_system_ila_0_0_in_context.xdc] for cell 'mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0'
Parsing XDC File [e:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/ip/axi_ddr_mpsoc_rst_axi_m_aclk_300M_100M_0/axi_ddr_mpsoc_rst_axi_m_aclk_300M_100M_0/axi_ddr_mpsoc_proc_sys_reset_0_0_in_context.xdc] for cell 'mpsoc_wrapper/axi_ddr_mpsoc_i/rst_axi_m_aclk_300M_100M'
Finished Parsing XDC File [e:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/ip/axi_ddr_mpsoc_rst_axi_m_aclk_300M_100M_0/axi_ddr_mpsoc_rst_axi_m_aclk_300M_100M_0/axi_ddr_mpsoc_proc_sys_reset_0_0_in_context.xdc] for cell 'mpsoc_wrapper/axi_ddr_mpsoc_i/rst_axi_m_aclk_300M_100M'
Parsing XDC File [e:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/ip/axi_ddr_mpsoc_PL_DDR_v1_0_0_0/axi_ddr_mpsoc_PL_DDR_v1_0_0_0/axi_ddr_mpsoc_PL_DDR_v1_0_0_0_in_context.xdc] for cell 'mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0'
Finished Parsing XDC File [e:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/ip/axi_ddr_mpsoc_PL_DDR_v1_0_0_0/axi_ddr_mpsoc_PL_DDR_v1_0_0_0/axi_ddr_mpsoc_PL_DDR_v1_0_0_0_in_context.xdc] for cell 'mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0'
Parsing XDC File [e:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [e:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'instance_name'
Parsing XDC File [e:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'virtual_IO'
Finished Parsing XDC File [e:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'virtual_IO'
Parsing XDC File [E:/project_fpga/ddr_write_read/ddr_write_read.srcs/constrs_1/new/sys.xdc]
Finished Parsing XDC File [E:/project_fpga/ddr_write_read/ddr_write_read.srcs/constrs_1/new/sys.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/project_fpga/ddr_write_read/ddr_write_read.srcs/constrs_1/new/sys.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/project_fpga/ddr_write_read/ddr_write_read.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/project_fpga/ddr_write_read/ddr_write_read.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2215.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2215.176 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'mpsoc_wrapper/axi_ddr_mpsoc_i/rst_axi_m_aclk_300M_100M' at clock pin 'slowest_sync_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2215.250 ; gain = 440.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2215.250 ; gain = 440.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_in1_n. (constraint file  e:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in1_n. (constraint file  e:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for clk_in1_p. (constraint file  e:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in1_p. (constraint file  e:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 10).
Applied set_property KEEP_HIERARCHY = SOFT for mpsoc_wrapper/axi_ddr_mpsoc_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mpsoc_wrapper/axi_ddr_mpsoc_i/rst_axi_m_aclk_300M_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for instance_name. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for virtual_IO. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2215.250 ; gain = 440.574
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'STATE_W_R_IDLE_next_reg' [E:/project_fpga/ddr_write_read/ddr_write_read.srcs/sources_1/new/top.v:92]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2215.250 ; gain = 440.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 2     
	   3 Input   64 Bit        Muxes := 1     
	   5 Input   64 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 3     
	   3 Input   20 Bit        Muxes := 2     
	   5 Input   20 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   7 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 19    
	   5 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 2215.250 ; gain = 440.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 2737.812 ; gain = 963.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 2759.145 ; gain = 984.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (STATE_W_R_IDLE_next_reg[3]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 2762.180 ; gain = 987.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin data_counter_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin data_counter_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin data_counter_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin data_counter_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin data_counter_inferred:in0[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 2767.953 ; gain = 993.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 2767.953 ; gain = 993.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 2767.953 ; gain = 993.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 2767.953 ; gain = 993.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 2767.953 ; gain = 993.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 2767.953 ; gain = 993.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------------+----------+
|      |BlackBox name                            |Instances |
+------+-----------------------------------------+----------+
|1     |axi_ddr_mpsoc_PL_DDR_v1_0_0_0            |         1|
|2     |axi_ddr_mpsoc_proc_sys_reset_0_0         |         1|
|3     |axi_ddr_mpsoc_rst_axi_m_aclk_300M_100M_0 |         1|
|4     |axi_ddr_mpsoc_system_ila_0_0             |         1|
|5     |axi_ddr_mpsoc_util_vector_logic_0_0      |         1|
|6     |axi_ddr_mpsoc_zynq_ultra_ps_e_0_0        |         1|
|7     |vio_0                                    |         1|
|8     |clk_wiz_0                                |         1|
+------+-----------------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------------+------+
|      |Cell                                   |Count |
+------+---------------------------------------+------+
|1     |axi_ddr_mpsoc_PL_DDR_v1_0_0            |     1|
|2     |axi_ddr_mpsoc_proc_sys_reset_0         |     1|
|3     |axi_ddr_mpsoc_rst_axi_m_aclk_300M_100M |     1|
|4     |axi_ddr_mpsoc_system_ila_0             |     1|
|5     |axi_ddr_mpsoc_util_vector_logic_0      |     1|
|6     |axi_ddr_mpsoc_zynq_ultra_ps_e_0        |     1|
|7     |clk_wiz                                |     1|
|8     |vio                                    |     1|
|9     |CARRY8                                 |    14|
|10    |LUT1                                   |     7|
|11    |LUT2                                   |   108|
|12    |LUT3                                   |     9|
|13    |LUT4                                   |    10|
|14    |LUT5                                   |     4|
|15    |LUT6                                   |     6|
|16    |FDRE                                   |    52|
|17    |FDSE                                   |    65|
|18    |LDC                                    |     2|
|19    |LDP                                    |     1|
|20    |IBUF                                   |     1|
+------+---------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 2767.953 ; gain = 993.277
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 2767.953 ; gain = 888.266
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 2767.953 ; gain = 993.277
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2780.023 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2814.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  LDC => LDCE: 2 instances
  LDP => LDPE: 1 instance 

Synth Design complete, checksum: fa408e3e
INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:31 . Memory (MB): peak = 2814.598 ; gain = 1360.824
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'E:/project_fpga/ddr_write_read/ddr_write_read.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 18 15:46:44 2024...
