;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 12, @15
	MOV -7, <-20
	JMZ @72, #201
	SUB <12, @10
	SLT 12, @15
	SLT 0, -10
	ADD 907, @-220
	SPL 0, <-22
	SUB #1, <-11
	SUB #12, @30
	SUB @700, @803
	SLT 0, -10
	SLT 0, -10
	SLT 0, -10
	JMZ 300, <0
	SUB -207, <-120
	SUB #1, <-11
	SUB @13, 0
	ADD @130, 9
	SUB 0, -1
	SUB 0, -1
	MOV -1, <-20
	DJN 121, 100
	CMP 0, -1
	SLT 12, @15
	SLT 100, 0
	CMP @-127, 100
	SUB 0, -1
	SLT 12, @15
	SUB @700, @803
	CMP <12, @10
	DJN 121, 100
	JMP @72, #201
	SUB #12, @30
	SUB #12, @30
	SUB @0, @2
	SUB #10, 0
	JMP @72, #201
	SUB #12, @30
	ADD 907, @-220
	ADD 907, @-220
	ADD 907, @-220
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
