#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri May 24 23:39:30 2019
# Process ID: 10924
# Current directory: G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8264 G:\deverlopboard\a35t_code\hdmi1_tx_35t_1080p60hz\08_hdmi_tx.xpr
# Log file: G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/vivado.log
# Journal file: G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.xpr
report_ip_status -name ip_status 
set_property flow {Vivado Synthesis 2017} [get_runs synth_2]
create_run synth_3 -flow {Vivado Synthesis 2017} -strategy {Vivado Synthesis Defaults} -report_strategy {Vivado Synthesis Default Reports}
current_run [get_runs synth_3]
set_property part xc7a35tftg256-2 [current_project]
set_property flow {Vivado Implementation 2016} [get_runs impl_3]
reset_run clk_wiz_0_synth_1
reset_run HDMI_FPGA_ML_A7_0_synth_1
launch_runs synth_3 -jobs 2
wait_on_run synth_3
upgrade_ip -srcset clk_wiz_0 -vlnv xilinx.com:ip:clk_wiz:5.4 [get_ips  clk_wiz_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips clk_wiz_0] -no_script -sync -force -quiet
reset_run synth_3
launch_runs synth_3 -jobs 2
wait_on_run synth_3
open_run synth_3 -name synth_3
place_ports {LED[3]} P6
place_ports {LED[2]} L5
place_ports {LED[1]} N2
place_ports {LED[0]} N3
place_ports KEY K12
place_ports HDMI_CLK_P F5
place_ports clk_27M N11
place_ports HDMI_D0_P G5
place_ports HDMI_D1_P F2
place_ports HDMI_D2_P F4
save_constraints
launch_runs impl_3 -to_step write_bitstream -jobs 2
wait_on_run impl_3
