Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.28 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.28 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.28 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : fpga_debug.prj

---- Target Parameters
Target Device                      : xc2s300e-fg456-6
Output File Name                   : fpga_debug
Output Format                      : NGC
Target Technology                  : spartan2e

---- Source Options
Entity Name                        : fpga_debug
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No

=========================================================================

Compiling vhdl file F:/PT-HD_eval/Xilinx/Hw-debug/Fpga/fpga_debug.vhd in Library work.
Entity <fpga_debug> (Architecture <behavioral>) compiled.

Analyzing Entity <fpga_debug> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT-HD_eval/Xilinx/Hw-debug/Fpga/fpga_debug.vhd (Line 241). The following signals are missing in the process sensitivity list:
   video<19>, video<18>, video<17>, video<16>, video<15>, video<14>, video<13>, video<12>, video<11>, video<10>, video<9>, video<8>, video<7>, video<6>, video<5>, video<4>, video<3>, video<2>, video<1>, f_tp3.
Entity <fpga_debug> analyzed. Unit <fpga_debug> generated.


Synthesizing Unit <fpga_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/Hw-debug/Fpga/fpga_debug.vhd.
    Found 20-bit register for signal <din>.
WARNING:Xst:652 - Inout <exth> is used but never assigned.
WARNING:Xst:652 - Inout <extf> is used but never assigned.
WARNING:Xst:647 - Input <lock1532> is never used.
WARNING:Xst:1220 - Output <f_tp1> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <f_tp2> is never assigned. Tied to value 0.
WARNING:Xst:649 - Inout <pin7> is never used.
WARNING:Xst:649 - Inout <pin9> is never used.
WARNING:Xst:649 - Inout <pin20> is never used.
WARNING:Xst:649 - Inout <pin21> is never used.
WARNING:Xst:649 - Inout <pin22> is never used.
WARNING:Xst:649 - Inout <pin23> is never used.
WARNING:Xst:649 - Inout <pin24> is never used.
WARNING:Xst:649 - Inout <pin25> is never used.
WARNING:Xst:649 - Inout <pin26> is never used.
WARNING:Xst:652 - Inout <pin74> is used but never assigned.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <fpga_debug> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 20
  1-bit register                   : 20

=========================================================================


Starting low level synthesis...
Optimizing unit <fpga_debug> ...

Building and optimizing final netlist ...

=========================================================================
Final Results
Top Level Output File Name         : fpga_debug
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : spartan2e
Keep Hierarchy                     : No
Macro Generator                    : macro+

Design Statistics
# IOs                              : 116

Cell Usage :
# BELS                             : 41
#      GND                         : 1
#      LUT2                        : 40
# FlipFlops/Latches                : 20
#      FDCP                        : 20
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 114
#      IBUF                        : 40
#      OBUF                        : 74
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
pclk1560                           | BUFGP                  | 23    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 6.274ns
   Maximum output required time after clock: 6.514ns
   Maximum combinational path delay: 7.945ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'pclk1560'
Offset:              6.274ns (Levels of Logic = 2)
  Source:            pin74
  Destination:       din_4
  Destination Clock: pclk1560 rising

  Data Path: pin74 to din_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O             40   0.797   3.360  pin74_IBUF (pin74_IBUF)
    LUT2:I0->O             2   0.468   1.072  I__n0015 (N261)
    FDCP:PRE                   0.577          din_4
    ----------------------------------------
    Total                      6.274ns (1.842ns logic, 4.432ns route)
                                       (29.4% logic, 70.6% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'pclk1560'
Offset:              6.514ns (Levels of Logic = 1)
  Source:            din_6
  Destination:       din_6
  Source Clock:      pclk1560 rising

  Data Path: din_6 to din_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDCP:C->Q              1   0.992   0.920  din_6 (din_6_OBUF)
    OBUF:I->O                  4.602          din_6_OBUF (din_6)
    ----------------------------------------
    Total                      6.514ns (5.594ns logic, 0.920ns route)
                                       (85.9% logic, 14.1% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               7.945ns (Levels of Logic = 2)
  Source:            pclk1560
  Destination:       pclksd

  Data Path: pclk1560 to pclksd
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFGP:I->O            23   0.663   2.680  pclk1560_BUFGP (pclksd_OBUF)
    OBUF:I->O                  4.602          pclksd_OBUF (pclksd)
    ----------------------------------------
    Total                      7.945ns (5.265ns logic, 2.680ns route)
                                       (66.3% logic, 33.7% route)

=========================================================================
CPU : 3.84 / 4.12 s | Elapsed : 4.00 / 4.00 s
 
--> 
