{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1467656993562 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1467656993567 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 04 15:29:53 2016 " "Processing started: Mon Jul 04 15:29:53 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1467656993567 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1467656993567 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1467656993568 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1467656994357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank/register_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file register_bank/register_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "register_bank/register_bank.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/register_bank/register_bank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467657039351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467657039351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer/multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer/multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "multiplexer/multiplexer.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/multiplexer/multiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467657039358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467657039358 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "extensor.v(7) " "Verilog HDL information at extensor.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "extensor/extensor.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/extensor/extensor.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1467657039364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor/extensor.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor/extensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensor " "Found entity 1: extensor" {  } { { "extensor/extensor.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/extensor/extensor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467657039366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467657039366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder/decoder.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/decoder/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467657039372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467657039372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter/counter.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/counter/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467657039380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467657039380 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control_unit.v(16) " "Verilog HDL information at control_unit.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1467657039386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467657039388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467657039388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complement/complement.v 1 1 " "Found 1 design units, including 1 entities, in source file complement/complement.v" { { "Info" "ISGN_ENTITY_NAME" "1 complement " "Found entity 1: complement" {  } { { "complement/complement.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/complement/complement.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467657039393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467657039393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu/alu.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/alu/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467657039398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467657039398 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "processor.v(17) " "Verilog HDL Event Control warning at processor.v(17): Event Control contains a complex event expression" {  } { { "processor.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/processor.v" 17 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1467657039402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467657039404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467657039404 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1467657039734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complement complement:comp " "Elaborating entity \"complement\" for hierarchy \"complement:comp\"" {  } { { "processor.v" "comp" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/processor.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467657039903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor extensor:ext " "Elaborating entity \"extensor\" for hierarchy \"extensor:ext\"" {  } { { "processor.v" "ext" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/processor.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467657039974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:contador " "Elaborating entity \"counter\" for hierarchy \"counter:contador\"" {  } { { "processor.v" "contador" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/processor.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467657039996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:controle " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:controle\"" {  } { { "processor.v" "controle" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/processor.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467657040002 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "status control_unit.v(88) " "Verilog HDL Always Construct warning at control_unit.v(88): variable \"status\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467657040082 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "saida control_unit.v(88) " "Verilog HDL Always Construct warning at control_unit.v(88): variable \"saida\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467657040083 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "outRegistera control_unit.v(92) " "Verilog HDL Always Construct warning at control_unit.v(92): variable \"outRegistera\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467657040083 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "outRegistera control_unit.v(93) " "Verilog HDL Always Construct warning at control_unit.v(93): variable \"outRegistera\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467657040083 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "outRegistera control_unit.v(94) " "Verilog HDL Always Construct warning at control_unit.v(94): variable \"outRegistera\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467657040084 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "outRegistera control_unit.v(95) " "Verilog HDL Always Construct warning at control_unit.v(95): variable \"outRegistera\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467657040084 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "outRegistera control_unit.v(96) " "Verilog HDL Always Construct warning at control_unit.v(96): variable \"outRegistera\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467657040084 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "outRegistera control_unit.v(97) " "Verilog HDL Always Construct warning at control_unit.v(97): variable \"outRegistera\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467657040085 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "outRegistera control_unit.v(98) " "Verilog HDL Always Construct warning at control_unit.v(98): variable \"outRegistera\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467657040085 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "outRegistera control_unit.v(99) " "Verilog HDL Always Construct warning at control_unit.v(99): variable \"outRegistera\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467657040085 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "status control_unit.v(102) " "Verilog HDL Always Construct warning at control_unit.v(102): variable \"status\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467657040086 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "status control_unit.v(121) " "Verilog HDL Always Construct warning at control_unit.v(121): variable \"status\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467657040086 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "outRegisterb control_unit.v(125) " "Verilog HDL Always Construct warning at control_unit.v(125): variable \"outRegisterb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 125 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467657040086 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "outRegisterb control_unit.v(126) " "Verilog HDL Always Construct warning at control_unit.v(126): variable \"outRegisterb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 126 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467657040087 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "outRegisterb control_unit.v(127) " "Verilog HDL Always Construct warning at control_unit.v(127): variable \"outRegisterb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 127 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467657040087 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "outRegisterb control_unit.v(128) " "Verilog HDL Always Construct warning at control_unit.v(128): variable \"outRegisterb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 128 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467657040087 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "outRegisterb control_unit.v(129) " "Verilog HDL Always Construct warning at control_unit.v(129): variable \"outRegisterb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 129 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467657040088 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "outRegisterb control_unit.v(130) " "Verilog HDL Always Construct warning at control_unit.v(130): variable \"outRegisterb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 130 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467657040088 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "outRegisterb control_unit.v(131) " "Verilog HDL Always Construct warning at control_unit.v(131): variable \"outRegisterb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467657040088 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "outRegisterb control_unit.v(132) " "Verilog HDL Always Construct warning at control_unit.v(132): variable \"outRegisterb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 132 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467657040089 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "negar control_unit.v(141) " "Verilog HDL Always Construct warning at control_unit.v(141): variable \"negar\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 141 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467657040089 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "outEnable control_unit.v(154) " "Verilog HDL Always Construct warning at control_unit.v(154): variable \"outEnable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 154 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467657040089 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "outEnable control_unit.v(155) " "Verilog HDL Always Construct warning at control_unit.v(155): variable \"outEnable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 155 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467657040090 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "outEnable control_unit.v(156) " "Verilog HDL Always Construct warning at control_unit.v(156): variable \"outEnable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 156 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467657040090 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "outEnable control_unit.v(157) " "Verilog HDL Always Construct warning at control_unit.v(157): variable \"outEnable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467657040090 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "outEnable control_unit.v(158) " "Verilog HDL Always Construct warning at control_unit.v(158): variable \"outEnable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 158 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467657040090 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "outEnable control_unit.v(159) " "Verilog HDL Always Construct warning at control_unit.v(159): variable \"outEnable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 159 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467657040091 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "outEnable control_unit.v(160) " "Verilog HDL Always Construct warning at control_unit.v(160): variable \"outEnable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 160 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467657040091 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "outEnable control_unit.v(161) " "Verilog HDL Always Construct warning at control_unit.v(161): variable \"outEnable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 161 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467657040092 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "negativo control_unit.v(16) " "Verilog HDL Always Construct warning at control_unit.v(16): inferring latch(es) for variable \"negativo\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467657040092 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_enable control_unit.v(16) " "Verilog HDL Always Construct warning at control_unit.v(16): inferring latch(es) for variable \"r_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467657040092 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "immediate_select control_unit.v(16) " "Verilog HDL Always Construct warning at control_unit.v(16): inferring latch(es) for variable \"immediate_select\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467657040093 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "status control_unit.v(16) " "Verilog HDL Always Construct warning at control_unit.v(16): inferring latch(es) for variable \"status\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467657040093 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r0_enable control_unit.v(16) " "Verilog HDL Always Construct warning at control_unit.v(16): inferring latch(es) for variable \"r0_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467657040093 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r1_enable control_unit.v(16) " "Verilog HDL Always Construct warning at control_unit.v(16): inferring latch(es) for variable \"r1_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467657040094 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r2_enable control_unit.v(16) " "Verilog HDL Always Construct warning at control_unit.v(16): inferring latch(es) for variable \"r2_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467657040094 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r3_enable control_unit.v(16) " "Verilog HDL Always Construct warning at control_unit.v(16): inferring latch(es) for variable \"r3_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467657040095 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r4_enable control_unit.v(16) " "Verilog HDL Always Construct warning at control_unit.v(16): inferring latch(es) for variable \"r4_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467657040095 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r5_enable control_unit.v(16) " "Verilog HDL Always Construct warning at control_unit.v(16): inferring latch(es) for variable \"r5_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467657040095 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r6_enable control_unit.v(16) " "Verilog HDL Always Construct warning at control_unit.v(16): inferring latch(es) for variable \"r6_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467657040096 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r7_enable control_unit.v(16) " "Verilog HDL Always Construct warning at control_unit.v(16): inferring latch(es) for variable \"r7_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467657040096 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a_enable control_unit.v(16) " "Verilog HDL Always Construct warning at control_unit.v(16): inferring latch(es) for variable \"a_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467657040097 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r0_select control_unit.v(16) " "Verilog HDL Always Construct warning at control_unit.v(16): inferring latch(es) for variable \"r0_select\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467657040097 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r1_select control_unit.v(16) " "Verilog HDL Always Construct warning at control_unit.v(16): inferring latch(es) for variable \"r1_select\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467657040097 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r2_select control_unit.v(16) " "Verilog HDL Always Construct warning at control_unit.v(16): inferring latch(es) for variable \"r2_select\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467657040098 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r3_select control_unit.v(16) " "Verilog HDL Always Construct warning at control_unit.v(16): inferring latch(es) for variable \"r3_select\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467657040098 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r4_select control_unit.v(16) " "Verilog HDL Always Construct warning at control_unit.v(16): inferring latch(es) for variable \"r4_select\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467657040098 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r5_select control_unit.v(16) " "Verilog HDL Always Construct warning at control_unit.v(16): inferring latch(es) for variable \"r5_select\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467657040099 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r6_select control_unit.v(16) " "Verilog HDL Always Construct warning at control_unit.v(16): inferring latch(es) for variable \"r6_select\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467657040099 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r7_select control_unit.v(16) " "Verilog HDL Always Construct warning at control_unit.v(16): inferring latch(es) for variable \"r7_select\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467657040100 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "opSelect control_unit.v(16) " "Verilog HDL Always Construct warning at control_unit.v(16): inferring latch(es) for variable \"opSelect\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467657040100 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "negar control_unit.v(16) " "Verilog HDL Always Construct warning at control_unit.v(16): inferring latch(es) for variable \"negar\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467657040100 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida control_unit.v(16) " "Verilog HDL Always Construct warning at control_unit.v(16): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467657040101 "|processor|control_unit:controle"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clear control_unit.v(7) " "Output port \"clear\" at control_unit.v(7) has no driver" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1467657040101 "|processor|control_unit:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida control_unit.v(16) " "Inferred latch for \"saida\" at control_unit.v(16)" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467657040101 "|processor|control_unit:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "negar control_unit.v(16) " "Inferred latch for \"negar\" at control_unit.v(16)" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467657040101 "|processor|control_unit:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opSelect control_unit.v(16) " "Inferred latch for \"opSelect\" at control_unit.v(16)" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467657040102 "|processor|control_unit:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7_select control_unit.v(16) " "Inferred latch for \"r7_select\" at control_unit.v(16)" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467657040102 "|processor|control_unit:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6_select control_unit.v(16) " "Inferred latch for \"r6_select\" at control_unit.v(16)" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467657040103 "|processor|control_unit:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5_select control_unit.v(16) " "Inferred latch for \"r5_select\" at control_unit.v(16)" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467657040103 "|processor|control_unit:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4_select control_unit.v(16) " "Inferred latch for \"r4_select\" at control_unit.v(16)" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467657040103 "|processor|control_unit:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3_select control_unit.v(16) " "Inferred latch for \"r3_select\" at control_unit.v(16)" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467657040103 "|processor|control_unit:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_select control_unit.v(16) " "Inferred latch for \"r2_select\" at control_unit.v(16)" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467657040104 "|processor|control_unit:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_select control_unit.v(16) " "Inferred latch for \"r1_select\" at control_unit.v(16)" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467657040104 "|processor|control_unit:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0_select control_unit.v(16) " "Inferred latch for \"r0_select\" at control_unit.v(16)" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467657040104 "|processor|control_unit:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_enable control_unit.v(16) " "Inferred latch for \"a_enable\" at control_unit.v(16)" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467657040104 "|processor|control_unit:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7_enable control_unit.v(16) " "Inferred latch for \"r7_enable\" at control_unit.v(16)" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467657040105 "|processor|control_unit:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6_enable control_unit.v(16) " "Inferred latch for \"r6_enable\" at control_unit.v(16)" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467657040105 "|processor|control_unit:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5_enable control_unit.v(16) " "Inferred latch for \"r5_enable\" at control_unit.v(16)" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467657040105 "|processor|control_unit:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4_enable control_unit.v(16) " "Inferred latch for \"r4_enable\" at control_unit.v(16)" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467657040106 "|processor|control_unit:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3_enable control_unit.v(16) " "Inferred latch for \"r3_enable\" at control_unit.v(16)" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467657040106 "|processor|control_unit:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_enable control_unit.v(16) " "Inferred latch for \"r2_enable\" at control_unit.v(16)" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467657040106 "|processor|control_unit:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_enable control_unit.v(16) " "Inferred latch for \"r1_enable\" at control_unit.v(16)" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467657040106 "|processor|control_unit:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0_enable control_unit.v(16) " "Inferred latch for \"r0_enable\" at control_unit.v(16)" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467657040107 "|processor|control_unit:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status.11 control_unit.v(16) " "Inferred latch for \"status.11\" at control_unit.v(16)" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467657040107 "|processor|control_unit:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status.10 control_unit.v(16) " "Inferred latch for \"status.10\" at control_unit.v(16)" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467657040107 "|processor|control_unit:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status.01 control_unit.v(16) " "Inferred latch for \"status.01\" at control_unit.v(16)" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467657040107 "|processor|control_unit:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status.00 control_unit.v(16) " "Inferred latch for \"status.00\" at control_unit.v(16)" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467657040108 "|processor|control_unit:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_select control_unit.v(16) " "Inferred latch for \"immediate_select\" at control_unit.v(16)" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467657040108 "|processor|control_unit:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_enable control_unit.v(16) " "Inferred latch for \"r_enable\" at control_unit.v(16)" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467657040109 "|processor|control_unit:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "negativo control_unit.v(16) " "Inferred latch for \"negativo\" at control_unit.v(16)" {  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467657040109 "|processor|control_unit:controle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder control_unit:controle\|decoder:d1 " "Elaborating entity \"decoder\" for hierarchy \"control_unit:controle\|decoder:d1\"" {  } { { "control_unit/control_unit.v" "d1" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467657040111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer multiplexer:mux " "Elaborating entity \"multiplexer\" for hierarchy \"multiplexer:mux\"" {  } { { "processor.v" "mux" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/processor.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467657040143 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imediate multiplexer.v(12) " "Verilog HDL Always Construct warning at multiplexer.v(12): variable \"imediate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplexer/multiplexer.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/multiplexer/multiplexer.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467657040174 "|processor|multiplexer:mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r multiplexer.v(17) " "Verilog HDL Always Construct warning at multiplexer.v(17): variable \"r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplexer/multiplexer.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/multiplexer/multiplexer.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467657040174 "|processor|multiplexer:mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r0 multiplexer.v(22) " "Verilog HDL Always Construct warning at multiplexer.v(22): variable \"r0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplexer/multiplexer.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/multiplexer/multiplexer.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467657040175 "|processor|multiplexer:mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r1 multiplexer.v(27) " "Verilog HDL Always Construct warning at multiplexer.v(27): variable \"r1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplexer/multiplexer.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/multiplexer/multiplexer.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467657040175 "|processor|multiplexer:mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r2 multiplexer.v(32) " "Verilog HDL Always Construct warning at multiplexer.v(32): variable \"r2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplexer/multiplexer.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/multiplexer/multiplexer.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467657040175 "|processor|multiplexer:mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r3 multiplexer.v(37) " "Verilog HDL Always Construct warning at multiplexer.v(37): variable \"r3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplexer/multiplexer.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/multiplexer/multiplexer.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467657040176 "|processor|multiplexer:mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r4 multiplexer.v(42) " "Verilog HDL Always Construct warning at multiplexer.v(42): variable \"r4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplexer/multiplexer.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/multiplexer/multiplexer.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467657040176 "|processor|multiplexer:mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r5 multiplexer.v(46) " "Verilog HDL Always Construct warning at multiplexer.v(46): variable \"r5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplexer/multiplexer.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/multiplexer/multiplexer.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467657040176 "|processor|multiplexer:mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r6 multiplexer.v(51) " "Verilog HDL Always Construct warning at multiplexer.v(51): variable \"r6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplexer/multiplexer.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/multiplexer/multiplexer.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467657040176 "|processor|multiplexer:mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r7 multiplexer.v(56) " "Verilog HDL Always Construct warning at multiplexer.v(56): variable \"r7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplexer/multiplexer.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/multiplexer/multiplexer.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467657040177 "|processor|multiplexer:mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "processor.v" "alu" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/processor.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467657040179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_bank register_bank:Register0 " "Elaborating entity \"register_bank\" for hierarchy \"register_bank:Register0\"" {  } { { "processor.v" "Register0" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/processor.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467657040198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controle\|negativo " "Latch control_unit:controle\|negativo has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:contador\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal counter:contador\|out\[0\]" {  } { { "counter/counter.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/counter/counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467657047512 ""}  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467657047512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controle\|immediate_select " "Latch control_unit:controle\|immediate_select has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:contador\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal counter:contador\|out\[0\]" {  } { { "counter/counter.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/counter/counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467657047513 ""}  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467657047513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controle\|r5_select " "Latch control_unit:controle\|r5_select has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:contador\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal counter:contador\|out\[1\]" {  } { { "counter/counter.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/counter/counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467657047513 ""}  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467657047513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controle\|r6_select " "Latch control_unit:controle\|r6_select has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:contador\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal counter:contador\|out\[1\]" {  } { { "counter/counter.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/counter/counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467657047513 ""}  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467657047513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controle\|r7_select " "Latch control_unit:controle\|r7_select has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:contador\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal counter:contador\|out\[1\]" {  } { { "counter/counter.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/counter/counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467657047514 ""}  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467657047514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controle\|r4_select " "Latch control_unit:controle\|r4_select has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:contador\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal counter:contador\|out\[1\]" {  } { { "counter/counter.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/counter/counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467657047514 ""}  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467657047514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controle\|r2_select " "Latch control_unit:controle\|r2_select has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:contador\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal counter:contador\|out\[1\]" {  } { { "counter/counter.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/counter/counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467657047514 ""}  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467657047514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controle\|r3_select " "Latch control_unit:controle\|r3_select has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:contador\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal counter:contador\|out\[1\]" {  } { { "counter/counter.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/counter/counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467657047515 ""}  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467657047515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controle\|r1_select " "Latch control_unit:controle\|r1_select has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:contador\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal counter:contador\|out\[1\]" {  } { { "counter/counter.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/counter/counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467657047515 ""}  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467657047515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controle\|r0_select " "Latch control_unit:controle\|r0_select has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:contador\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal counter:contador\|out\[1\]" {  } { { "counter/counter.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/counter/counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467657047515 ""}  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467657047515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controle\|negar " "Latch control_unit:controle\|negar has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA iin\[13\] " "Ports D and ENA on the latch are fed by the same signal iin\[13\]" {  } { { "processor.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/processor.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467657047516 ""}  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467657047516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controle\|status.11_354 " "Latch control_unit:controle\|status.11_354 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA iin\[13\] " "Ports D and ENA on the latch are fed by the same signal iin\[13\]" {  } { { "processor.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/processor.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467657047516 ""}  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467657047516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controle\|r7_enable " "Latch control_unit:controle\|r7_enable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:contador\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal counter:contador\|out\[1\]" {  } { { "counter/counter.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/counter/counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467657047516 ""}  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467657047516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controle\|status.00_411 " "Latch control_unit:controle\|status.00_411 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:contador\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal counter:contador\|out\[0\]" {  } { { "counter/counter.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/counter/counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467657047527 ""}  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467657047527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controle\|r5_enable " "Latch control_unit:controle\|r5_enable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:contador\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal counter:contador\|out\[1\]" {  } { { "counter/counter.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/counter/counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467657047528 ""}  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467657047528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controle\|r6_enable " "Latch control_unit:controle\|r6_enable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:contador\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal counter:contador\|out\[1\]" {  } { { "counter/counter.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/counter/counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467657047530 ""}  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467657047530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controle\|r4_enable " "Latch control_unit:controle\|r4_enable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:contador\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal counter:contador\|out\[1\]" {  } { { "counter/counter.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/counter/counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467657047531 ""}  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467657047531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controle\|r2_enable " "Latch control_unit:controle\|r2_enable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:contador\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal counter:contador\|out\[1\]" {  } { { "counter/counter.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/counter/counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467657047532 ""}  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467657047532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controle\|r3_enable " "Latch control_unit:controle\|r3_enable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:contador\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal counter:contador\|out\[1\]" {  } { { "counter/counter.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/counter/counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467657047533 ""}  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467657047533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controle\|r1_enable " "Latch control_unit:controle\|r1_enable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:contador\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal counter:contador\|out\[1\]" {  } { { "counter/counter.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/counter/counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467657047535 ""}  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467657047535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controle\|opSelect " "Latch control_unit:controle\|opSelect has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA iin\[13\] " "Ports D and ENA on the latch are fed by the same signal iin\[13\]" {  } { { "processor.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/processor.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467657047536 ""}  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467657047536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controle\|r0_enable " "Latch control_unit:controle\|r0_enable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:contador\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal counter:contador\|out\[1\]" {  } { { "counter/counter.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/counter/counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467657047538 ""}  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467657047538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controle\|a_enable " "Latch control_unit:controle\|a_enable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:contador\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal counter:contador\|out\[0\]" {  } { { "counter/counter.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/counter/counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467657047540 ""}  } { { "control_unit/control_unit.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/control_unit/control_unit.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467657047540 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1467657048170 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Downloads/TPOC1-master/TPFinal/output_files/processor.map.smsg " "Generated suppressed messages file C:/Users/user/Downloads/TPOC1-master/TPFinal/output_files/processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1467657049359 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1467657050265 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467657050265 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "resetn " "No output dependent on input pin \"resetn\"" {  } { { "processor.v" "" { Text "C:/Users/user/Downloads/TPOC1-master/TPFinal/processor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467657051538 "|processor|resetn"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1467657051538 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "340 " "Implemented 340 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1467657051545 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1467657051545 ""} { "Info" "ICUT_CUT_TM_LCELLS" "306 " "Implemented 306 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1467657051545 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1467657051545 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 113 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 113 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "721 " "Peak virtual memory: 721 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1467657051788 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 04 15:30:51 2016 " "Processing ended: Mon Jul 04 15:30:51 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1467657051788 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1467657051788 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:01 " "Total CPU time (on all processors): 00:02:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1467657051788 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1467657051788 ""}
