\hypertarget{struct_d_m_a___channel___type_def}{}\doxysection{DMA\+\_\+\+Channel\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_m_a___channel___type_def}\index{DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}}


DMA Controller.  




{\ttfamily \#include $<$stm32g431xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___channel___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___channel___type_def_aae019365e4288337da20775971c1a123}{CNDTR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___channel___type_def_a07aacf332c9bf310ff5be02140f892e1}{CPAR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___channel___type_def_ab51edd49cb9294ebe2db18fb5cf399dd}{CMAR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
DMA Controller. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_d_m_a___channel___type_def_a5e1322e27c40bf91d172f9673f205c97}\label{struct_d_m_a___channel___type_def_a5e1322e27c40bf91d172f9673f205c97}} 
\index{DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}!CCR@{CCR}}
\index{CCR@{CCR}!DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCR}{CCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CCR}

DMA channel x configuration register ~\newline
 \mbox{\Hypertarget{struct_d_m_a___channel___type_def_ab51edd49cb9294ebe2db18fb5cf399dd}\label{struct_d_m_a___channel___type_def_ab51edd49cb9294ebe2db18fb5cf399dd}} 
\index{DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}!CMAR@{CMAR}}
\index{CMAR@{CMAR}!DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CMAR}{CMAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CMAR}

DMA channel x memory address register ~\newline
 \mbox{\Hypertarget{struct_d_m_a___channel___type_def_aae019365e4288337da20775971c1a123}\label{struct_d_m_a___channel___type_def_aae019365e4288337da20775971c1a123}} 
\index{DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}!CNDTR@{CNDTR}}
\index{CNDTR@{CNDTR}!DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CNDTR}{CNDTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CNDTR}

DMA channel x number of data register ~\newline
 \mbox{\Hypertarget{struct_d_m_a___channel___type_def_a07aacf332c9bf310ff5be02140f892e1}\label{struct_d_m_a___channel___type_def_a07aacf332c9bf310ff5be02140f892e1}} 
\index{DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}!CPAR@{CPAR}}
\index{CPAR@{CPAR}!DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CPAR}{CPAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CPAR}

DMA channel x peripheral address register ~\newline
 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\mbox{\hyperlink{stm32g431xx_8h}{stm32g431xx.\+h}}\end{DoxyCompactItemize}
