{
  "drawing_info": {
    "ALU":          {"position": {"x": -1, "y": 15}, "flag": true},
    "Model2":       {"position": {"x": -3, "y": -3}},
    "Model3":       {"position": {"x": -6.5, "y": 5}},
    "Model4":       {"position": {"x": 6, "y": 18}, "flag": true},
    "Core/PC_REG":  {"position": {"x": -35, "y": 0}},
    "Core/REGS":    {"position": {"x": -28, "y": 15}},
    "Core/CSR_REG": {"position": {"x": -45, "y": 15}},
    "Core/IF_ID": {"position": {"x": -26, "y": 5}, "flag": true},
    "Core/ID": {"position": {"x": -15, "y": 3}}
  },
  "models":       [
    {
      "name":    "ALU",
      "signals": [
        {
          "label":      "CLK",
          "descriptor": [0, 0],
          "alias":      "CLK"
        },
        {
          "label":      "RST",
          "descriptor": [0, 0],
          "alias":      "RST"
        },
        {
          "label":      "D",
          "descriptor": [0, 3],
          "alias":      "D"
        },
        {
          "label":      "Q",
          "descriptor": [0, 3],
          "alias":      "Q"
        },
        {
          "label":      "QN",
          "descriptor": [0, 3],
          "alias":      "QN"
        }
      ]
    },
    {
      "name":    "Model3",
      "signals": [
        {
          "label":      "CLK",
          "descriptor": [0, 0],
          "alias":      "CLK"
        },
        {
          "label":      "RST",
          "descriptor": [0, 0],
          "alias":      "RST"
        },
        {
          "label":      "D",
          "descriptor": [0, 3],
          "alias":      "D"
        },
        {
          "label":      "Q",
          "descriptor": [0, 3],
          "alias":      "Q"
        },
        {
          "label":      "QN",
          "descriptor": [0, 3],
          "alias":      "QN"
        }
      ]
    },
    {
      "name":    "Model2",
      "signals": [
        {
          "label":      "CLK",
          "descriptor": [0, 0],
          "alias":      "CLK"
        },
        {
          "label":      "RST",
          "descriptor": [0, 0],
          "alias":      "RST"
        },
        {
          "label":      "QN",
          "descriptor": [0, 3],
          "alias":      "QN"
        },
        {
          "label":      "Test",
          "descriptor": [0, 3],
          "alias":      "Test"
        }
      ]
    },
    {
      "name":    "Model4",
      "signals": [
        {
          "label":      "CLK",
          "descriptor": [0, 0],
          "alias":      "CLK"
        },
        {
          "label":      "RST",
          "descriptor": [0, 0],
          "alias":      "RST"
        },
        {
          "label":      "D",
          "descriptor": [0, 3],
          "alias":      "D"
        },
        {
          "label":      "QN",
          "descriptor": [0, 3],
          "alias":      "QN"
        }
      ]
    },
    {
      "name":    "Core/PC_REG",
      "signals": [
        {
          "label":      "CLK",
          "descriptor": [0, 0],
          "alias":      "CLK"
        },
        {
          "label":      "RST",
          "descriptor": [0, 0],
          "alias":      "RST"
        },
        {
          "label":      "Jump_Flag_In",
          "descriptor": [0, 0],
          "alias":      "Jump_Flag_In"
        },
        {
          "label":      "Jump_Addr_In",
          "descriptor": [0, 31],
          "alias":      "Jump_Addr_In"
        },
        {
          "label":      "Hold_Flag_In",
          "descriptor": [0, 2],
          "alias":      "Hold_Flag_In"
        },
        {
          "label":      "Jtag_Reset_Flag_In",
          "descriptor": [0, 0],
          "alias":      "Jtag_Reset_Flag_In"
        },
        {
          "label":      "PC_Out",
          "descriptor": [0, 31],
          "alias":      "PC_Out"
        }
      ]
    },
    {
      "name":    "Core/REGS",
      "signals": [
        {
          "label":      "CLK",
          "descriptor": [0, 0],
          "alias":      "CLK"
        },
        {
          "label":      "RST",
          "descriptor": [0, 0],
          "alias":      "RST"
        },
        {
          "label":      "Write_En_In",
          "descriptor": [0, 0],
          "alias":      "Write_En_In"
        },
        {
          "label":      "Write_Addr_In",
          "descriptor": [0, 5],
          "alias":      "Write_Addr_In"
        },
        {
          "label":      "Write_Data_In",
          "descriptor": [0, 31],
          "alias":      "Write_Data_In"
        },
        {
          "label":      "Jtag_Write_En_In",
          "descriptor": [0, 0],
          "alias":      "Jtag_Write_En_In"
        },
        {
          "label":      "Jtag_Write_Addr_In",
          "descriptor": [0, 5],
          "alias":      "Jtag_Write_Addr_In"
        },
        {
          "label":      "Jtag_Write_Data_In",
          "descriptor": [0, 31],
          "alias":      "Jtag_Write_Data_In"
        },
        {
          "label":      "Read_Addr1_In",
          "descriptor": [0, 5],
          "alias":      "Read_Addr1_In"
        },
        {
          "label":      "Read_Addr2_In",
          "descriptor": [0, 5],
          "alias":      "Read_Addr2_In"
        },
        {
          "label":      "Read_Data1_Out",
          "descriptor": [0, 31],
          "alias":      "Read_Data1_Out"
        },
        {
          "label":      "Read_Data2_Out",
          "descriptor": [0, 31],
          "alias":      "Read_Data2_Out"
        },
        {
          "label":      "Jtag_Read_Data_Out",
          "descriptor": [0, 31],
          "alias":      "Jtag_Read_Data_Out"
        }
      ]
    },
    {
      "name":    "Core/CSR_REG",
      "signals": [
        {
          "label":      "CLK",
          "descriptor": [0, 0],
          "alias":      "CLK"
        },
        {
          "label":      "RST",
          "descriptor": [0, 0],
          "alias":      "RST"
        },
        {
          "label":      "Write_En_In",
          "descriptor": [0, 0],
          "alias":      "Write_En_In"
        },
        {
          "label":      "Write_Addr_In",
          "descriptor": [0, 31],
          "alias":      "Write_Addr_In"
        },
        {
          "label":      "Write_Data_In",
          "descriptor": [0, 31],
          "alias":      "Write_Data_In"
        },
        {
          "label":      "Read_Addr_In",
          "descriptor": [0, 31],
          "alias":      "Read_Addr_In"
        },
        {
          "label":      "Data_Out",
          "descriptor": [0, 31],
          "alias":      "Data_Out"
        },
        {
          "label":      "CLINT_Write_En_In",
          "descriptor": [0, 0],
          "alias":      "CLINT_Write_En_In"
        },
        {
          "label":      "CLINT_Write_Addr_In",
          "descriptor": [0, 31],
          "alias":      "CLINT_Write_Addr_In"
        },
        {
          "label":      "CLINT_Write_Data_In",
          "descriptor": [0, 31],
          "alias":      "CLINT_Write_Data_In"
        },
        {
          "label":      "CLINT_Read_Addr_In",
          "descriptor": [0, 31],
          "alias":      "CLINT_Read_Addr_In"
        },
        {
          "label":      "CLINT_Data_Out",
          "descriptor": [0, 31],
          "alias":      "CLINT_Data_Out"
        },
        {
          "label":      "CLINT_CSR_MTVEC",
          "descriptor": [0, 31],
          "alias":      "CLINT_CSR_MTVEC"
        },
        {
          "label":      "CLINT_CSR_MEPC",
          "descriptor": [0, 31],
          "alias":      "CLINT_CSR_MEPC"
        },
        {
          "label":      "CLINT_CSR_MSSTATUS",
          "descriptor": [0, 31],
          "alias":      "CLINT_CSR_MSSTATUS"
        }
      ]
    },
    {
      "name":    "Core/IF_ID",
      "signals": [
        {
          "label":      "CLK",
          "descriptor": [0, 0],
          "alias":      "CLK"
        },
        {
          "label":      "RST",
          "descriptor": [0, 0],
          "alias":      "RST"
        },
        {
          "label":      "Instruction_In",
          "descriptor": [0, 31],
          "alias":      "Instruction_In"
        },
        {
          "label":      "Instruction_Addr_In",
          "descriptor": [0, 31],
          "alias":      "Instruction_Addr_In"
        },
        {
          "label":      "Hold_Flag_In",
          "descriptor": [0, 0],
          "alias":      "Hold_Flag_In"
        },
        {
          "label":      "Int_Flag_In",
          "descriptor": [0, 0],
          "alias":      "Int_Flag_In"
        },
        {
          "label":      "Int_Flag_Out",
          "descriptor": [0, 0],
          "alias":      "Int_Flag_Out"
        },
        {
          "label":      "Instruction_Out",
          "descriptor": [0, 31],
          "alias":      "Instruction_Out"
        },
        {
          "label":      "Instruction_Addr_Out",
          "descriptor": [0, 31],
          "alias":      "Instruction_Addr_Out"
        }
      ]
    },
    {
      "name":    "Core/ID",
      "signals": [
        {
          "label": "RST",
          "descriptor": [0, 0],
          "alias": "RST"
        },
        {
          "label": "Instruction_Out",
          "descriptor": [0, 31],
          "alias": "Instruction_In"
        }
      ]
    }
  ],
  "Colors":       ["#ffa502", "#ff6348", "#ff4757", "#747d8c", "#2f3542", "#2ed573", "#1e90ff", "#3742fa", "#e84393", "#05c46b"]
}

