{
  "path": "$PRJ/examples/param_module.sv",
  "modules": [
    {
      "name": "param_module",
      "params": [
        {
          "name": "WIDTH",
          "comment": [
            "Width of the input data"
          ]
        },
        {
          "name": "DEPTH"
        },
        {
          "name": "INIT_VAL",
          "dim": "[7:0]"
        },
        {
          "ptype": "logic",
          "name": "ENABLE_FEATURE"
        }
      ],
      "ports": [
        {
          "direction": "input",
          "ptype": "wire",
          "name": "clk"
        },
        {
          "direction": "input",
          "ptype": "wire",
          "name": "rst_n",
          "comment": [
            "active-low reset"
          ]
        },
        {
          "direction": "input",
          "ptype": "wire",
          "name": "data_in",
          "dim": "[WIDTH-1:0]",
          "comment": [
            "Input data"
          ]
        },
        {
          "direction": "output",
          "ptype": "reg",
          "name": "data_out",
          "dim": "[WIDTH-1:0]"
        },
        {
          "direction": "inout",
          "ptype": "wire",
          "name": "bidir_bus",
          "dim": "[DEPTH-1:0]"
        }
      ],
      "insts": [
        {
          "name": "u_sub_module",
          "module": "sub_module",
          "connections": [
            {
              "port": "clk",
              "con": "clk"
            },
            {
              "port": "reset",
              "con": "rst_n"
            },
            {
              "port": "input_data",
              "con": "data_in"
            },
            {
              "port": "output_data",
              "con": "internal_wire"
            },
            {
              "port": "config_bus",
              "con": "bidir_bus"
            }
          ]
        },
        {
          "name": "u_sub_module2",
          "module": "sub_module",
          "connections": [
            {
              "port": "clk",
              "con": "clk"
            },
            {
              "port": "reset",
              "con": "rst_n"
            },
            {
              "port": "input_data",
              "con": "data_in[3:0]"
            },
            {
              "port": "output_data"
            },
            {
              "port": "config_bus",
              "con": "bidir_bus[1:0]"
            }
          ]
        }
      ]
    },
    {
      "name": "sub_module",
      "params": [
        {
          "name": "DATA_WIDTH"
        },
        {
          "name": "INIT_VALUE",
          "dim": "[7:0]"
        }
      ],
      "ports": [
        {
          "direction": "input",
          "ptype": "wire",
          "name": "clk"
        },
        {
          "direction": "input",
          "ptype": "wire",
          "name": "reset"
        },
        {
          "direction": "input",
          "ptype": "wire",
          "name": "input_data",
          "dim": "[DATA_WIDTH-1:0]"
        },
        {
          "direction": "output",
          "ptype": "wire",
          "name": "output_data",
          "dim": "[DATA_WIDTH-1:0]"
        },
        {
          "direction": "inout",
          "ptype": "wire",
          "name": "config_bus",
          "dim": "[DATA_WIDTH/2-1:0]"
        }
      ]
    }
  ]
}
