Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Sep 21 23:25:41 2022
| Host         : LAPTOP-UOLPLFOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_tactico_timing_summary_routed.rpt -pb top_tactico_timing_summary_routed.pb -rpx top_tactico_timing_summary_routed.rpx -warn_on_violation
| Design       : top_tactico
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1256 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     87.185        0.000                      0                 2576        0.034        0.000                      0                 2576        2.633        0.000                       0                  1262  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk_100Mhz_pi       {0.000 5.000}        10.000          100.000         
  CLK_10MHZ_WCLK    {0.000 50.000}       100.000         10.000          
  clkfbout_WCLK     {0.000 25.000}       50.000          20.000          
sys_clk_pin         {0.000 5.000}        10.000          100.000         
  CLK_10MHZ_WCLK_1  {0.000 50.000}       100.000         10.000          
  clkfbout_WCLK_1   {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100Mhz_pi                                                                                                                                                         3.000        0.000                       0                     1  
  CLK_10MHZ_WCLK         87.185        0.000                      0                 2576        0.260        0.000                      0                 2576       49.500        0.000                       0                  1258  
  clkfbout_WCLK                                                                                                                                                       2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                           3.000        0.000                       0                     1  
  CLK_10MHZ_WCLK_1       87.201        0.000                      0                 2576        0.260        0.000                      0                 2576       49.500        0.000                       0                  1258  
  clkfbout_WCLK_1                                                                                                                                                     2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_10MHZ_WCLK_1  CLK_10MHZ_WCLK         87.185        0.000                      0                 2576        0.034        0.000                      0                 2576  
CLK_10MHZ_WCLK    CLK_10MHZ_WCLK_1       87.185        0.000                      0                 2576        0.034        0.000                      0                 2576  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz_pi
  To Clock:  clk_100Mhz_pi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz_pi
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz_pi }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK
  To Clock:  CLK_10MHZ_WCLK

Setup :            0  Failing Endpoints,  Worst Slack       87.185ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             87.185ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        12.616ns  (logic 1.946ns (15.424%)  route 10.670ns (84.576%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.953ns = ( 98.047 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.717    -2.330    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X82Y79         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/Q
                         net (fo=125, routed)         2.769     0.895    interface_spi/master_race_spi/control_spi/addr2[2]
    SLICE_X74Y73         LUT2 (Prop_lut2_I1_O)        0.124     1.019 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         5.853     6.873    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X74Y86         MUXF7 (Prop_muxf7_S_O)       0.314     7.187 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[0]_i_14/O
                         net (fo=1, routed)           0.000     7.187    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[0]_i_14_n_0
    SLICE_X74Y86         MUXF8 (Prop_muxf8_I0_O)      0.098     7.285 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[0]_i_6/O
                         net (fo=1, routed)           1.124     8.408    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[0]_i_6_n_0
    SLICE_X77Y78         LUT6 (Prop_lut6_I0_O)        0.319     8.727 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[0]_i_4/O
                         net (fo=2, routed)           0.000     8.727    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[0]_i_4_n_0
    SLICE_X77Y78         MUXF7 (Prop_muxf7_I0_O)      0.212     8.939 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[0]_i_3/O
                         net (fo=1, routed)           0.286     9.225    interface_spi/master_race_spi/reg_mosi/dato_ram[0]
    SLICE_X75Y78         LUT6 (Prop_lut6_I2_O)        0.299     9.524 r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi[0]_i_2/O
                         net (fo=1, routed)           0.639    10.163    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi[0]_i_2_n_0
    SLICE_X74Y78         LUT3 (Prop_lut3_I0_O)        0.124    10.287 r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi[0]_i_1/O
                         net (fo=1, routed)           0.000    10.287    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi[0]_i_1_n_0
    SLICE_X74Y78         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.585    98.047    interface_spi/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X74Y78         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[0]/C
                         clock pessimism             -0.430    97.617    
                         clock uncertainty           -0.226    97.391    
    SLICE_X74Y78         FDRE (Setup_fdre_C_D)        0.081    97.472    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[0]
  -------------------------------------------------------------------
                         required time                         97.472    
                         arrival time                         -10.287    
  -------------------------------------------------------------------
                         slack                                 87.185    

Slack (MET) :             87.951ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.800ns  (logic 1.807ns (15.313%)  route 9.993ns (84.687%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.955ns = ( 98.045 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.717    -2.330    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X82Y79         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/Q
                         net (fo=125, routed)         2.769     0.895    interface_spi/master_race_spi/control_spi/addr2[2]
    SLICE_X74Y73         LUT2 (Prop_lut2_I1_O)        0.124     1.019 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         5.664     6.683    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X75Y86         MUXF7 (Prop_muxf7_S_O)       0.296     6.979 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[7]_i_15/O
                         net (fo=1, routed)           0.000     6.979    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[7]_i_15_n_0
    SLICE_X75Y86         MUXF8 (Prop_muxf8_I0_O)      0.104     7.083 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[7]_i_6/O
                         net (fo=1, routed)           1.124     8.207    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[7]_i_6_n_0
    SLICE_X75Y77         LUT6 (Prop_lut6_I0_O)        0.316     8.523 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[7]_i_4/O
                         net (fo=2, routed)           0.000     8.523    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[7]_i_4_n_0
    SLICE_X75Y77         MUXF7 (Prop_muxf7_I0_O)      0.212     8.735 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[7]_i_3/O
                         net (fo=1, routed)           0.436     9.171    interface_spi/registro_control/dato_ram[6]
    SLICE_X75Y77         LUT5 (Prop_lut5_I1_O)        0.299     9.470 r  interface_spi/registro_control/reg_shift_mosi[7]_i_2/O
                         net (fo=1, routed)           0.000     9.470    interface_spi/master_race_spi/reg_mosi/p_1_in[6]
    SLICE_X75Y77         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.583    98.045    interface_spi/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X75Y77         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[7]/C
                         clock pessimism             -0.430    97.615    
                         clock uncertainty           -0.226    97.389    
    SLICE_X75Y77         FDRE (Setup_fdre_C_D)        0.032    97.421    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[7]
  -------------------------------------------------------------------
                         required time                         97.421    
                         arrival time                          -9.470    
  -------------------------------------------------------------------
                         slack                                 87.951    

Slack (MET) :             88.030ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.767ns  (logic 1.802ns (15.314%)  route 9.965ns (84.686%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.956ns = ( 98.044 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.717    -2.330    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X82Y79         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/Q
                         net (fo=125, routed)         2.769     0.895    interface_spi/master_race_spi/control_spi/addr2[2]
    SLICE_X74Y73         LUT2 (Prop_lut2_I1_O)        0.124     1.019 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         5.702     6.722    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X77Y80         MUXF7 (Prop_muxf7_S_O)       0.296     7.018 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[3]_i_17/O
                         net (fo=1, routed)           0.000     7.018    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[3]_i_17_n_0
    SLICE_X77Y80         MUXF8 (Prop_muxf8_I0_O)      0.104     7.122 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[3]_i_7/O
                         net (fo=1, routed)           1.024     8.146    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[3]_i_7_n_0
    SLICE_X76Y76         LUT6 (Prop_lut6_I3_O)        0.316     8.462 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[3]_i_3/O
                         net (fo=2, routed)           0.000     8.462    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[3]_i_3_n_0
    SLICE_X76Y76         MUXF7 (Prop_muxf7_I0_O)      0.209     8.671 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[3]_i_2/O
                         net (fo=1, routed)           0.469     9.140    interface_spi/registro_control/dato_ram[2]
    SLICE_X76Y76         LUT5 (Prop_lut5_I0_O)        0.297     9.437 r  interface_spi/registro_control/reg_shift_mosi[3]_i_1/O
                         net (fo=1, routed)           0.000     9.437    interface_spi/master_race_spi/reg_mosi/p_1_in[2]
    SLICE_X76Y76         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.582    98.044    interface_spi/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X76Y76         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[3]/C
                         clock pessimism             -0.430    97.614    
                         clock uncertainty           -0.226    97.388    
    SLICE_X76Y76         FDRE (Setup_fdre_C_D)        0.079    97.467    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[3]
  -------------------------------------------------------------------
                         required time                         97.467    
                         arrival time                          -9.437    
  -------------------------------------------------------------------
                         slack                                 88.030    

Slack (MET) :             88.049ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.701ns  (logic 1.835ns (15.682%)  route 9.866ns (84.318%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.955ns = ( 98.045 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.717    -2.330    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X82Y79         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/Q
                         net (fo=125, routed)         2.769     0.895    interface_spi/master_race_spi/control_spi/addr2[2]
    SLICE_X74Y73         LUT2 (Prop_lut2_I1_O)        0.124     1.019 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         5.414     6.434    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X77Y87         MUXF7 (Prop_muxf7_S_O)       0.296     6.730 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[6]_i_13/O
                         net (fo=1, routed)           0.000     6.730    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[6]_i_13_n_0
    SLICE_X77Y87         MUXF8 (Prop_muxf8_I0_O)      0.104     6.834 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[6]_i_5/O
                         net (fo=1, routed)           1.396     8.230    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[6]_i_5_n_0
    SLICE_X76Y77         LUT6 (Prop_lut6_I0_O)        0.316     8.546 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[6]_i_3/O
                         net (fo=2, routed)           0.000     8.546    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[6]_i_3_n_0
    SLICE_X76Y77         MUXF7 (Prop_muxf7_I0_O)      0.241     8.787 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[6]_i_2/O
                         net (fo=1, routed)           0.287     9.073    interface_spi/registro_control/dato_ram[5]
    SLICE_X75Y77         LUT5 (Prop_lut5_I0_O)        0.298     9.371 r  interface_spi/registro_control/reg_shift_mosi[6]_i_1/O
                         net (fo=1, routed)           0.000     9.371    interface_spi/master_race_spi/reg_mosi/p_1_in[5]
    SLICE_X75Y77         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.583    98.045    interface_spi/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X75Y77         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[6]/C
                         clock pessimism             -0.430    97.615    
                         clock uncertainty           -0.226    97.389    
    SLICE_X75Y77         FDRE (Setup_fdre_C_D)        0.031    97.420    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[6]
  -------------------------------------------------------------------
                         required time                         97.420    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                 88.049    

Slack (MET) :             88.215ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.532ns  (logic 1.802ns (15.626%)  route 9.730ns (84.374%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.956ns = ( 98.044 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.717    -2.330    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X82Y79         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/Q
                         net (fo=125, routed)         2.769     0.895    interface_spi/master_race_spi/control_spi/addr2[2]
    SLICE_X74Y73         LUT2 (Prop_lut2_I1_O)        0.124     1.019 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         5.100     6.119    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X73Y85         MUXF7 (Prop_muxf7_S_O)       0.296     6.415 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[1]_i_13/O
                         net (fo=1, routed)           0.000     6.415    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[1]_i_13_n_0
    SLICE_X73Y85         MUXF8 (Prop_muxf8_I0_O)      0.104     6.519 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[1]_i_5/O
                         net (fo=1, routed)           1.175     7.695    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[1]_i_5_n_0
    SLICE_X74Y76         LUT6 (Prop_lut6_I0_O)        0.316     8.011 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[1]_i_3/O
                         net (fo=2, routed)           0.000     8.011    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[1]_i_3_n_0
    SLICE_X74Y76         MUXF7 (Prop_muxf7_I0_O)      0.209     8.220 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[1]_i_2/O
                         net (fo=1, routed)           0.685     8.905    interface_spi/registro_control/dato_ram[0]
    SLICE_X75Y76         LUT5 (Prop_lut5_I0_O)        0.297     9.202 r  interface_spi/registro_control/reg_shift_mosi[1]_i_1/O
                         net (fo=1, routed)           0.000     9.202    interface_spi/master_race_spi/reg_mosi/p_1_in[0]
    SLICE_X75Y76         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.582    98.044    interface_spi/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X75Y76         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[1]/C
                         clock pessimism             -0.430    97.614    
                         clock uncertainty           -0.226    97.388    
    SLICE_X75Y76         FDRE (Setup_fdre_C_D)        0.029    97.417    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[1]
  -------------------------------------------------------------------
                         required time                         97.417    
                         arrival time                          -9.202    
  -------------------------------------------------------------------
                         slack                                 88.215    

Slack (MET) :             88.365ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.431ns  (logic 1.772ns (15.501%)  route 9.659ns (84.499%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.956ns = ( 98.044 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.717    -2.330    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X82Y79         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/Q
                         net (fo=125, routed)         2.769     0.895    interface_spi/master_race_spi/control_spi/addr2[2]
    SLICE_X74Y73         LUT2 (Prop_lut2_I1_O)        0.124     1.019 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         4.720     5.740    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X71Y87         MUXF7 (Prop_muxf7_S_O)       0.276     6.016 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_14/O
                         net (fo=1, routed)           0.000     6.016    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_14_n_0
    SLICE_X71Y87         MUXF8 (Prop_muxf8_I1_O)      0.094     6.110 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_5/O
                         net (fo=1, routed)           1.576     7.686    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_5_n_0
    SLICE_X76Y78         LUT6 (Prop_lut6_I0_O)        0.316     8.002 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[2]_i_3/O
                         net (fo=2, routed)           0.000     8.002    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[2]_i_3_n_0
    SLICE_X76Y78         MUXF7 (Prop_muxf7_I0_O)      0.209     8.211 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_2/O
                         net (fo=1, routed)           0.594     8.805    interface_spi/registro_control/dato_ram[1]
    SLICE_X76Y76         LUT5 (Prop_lut5_I0_O)        0.297     9.102 r  interface_spi/registro_control/reg_shift_mosi[2]_i_1/O
                         net (fo=1, routed)           0.000     9.102    interface_spi/master_race_spi/reg_mosi/p_1_in[1]
    SLICE_X76Y76         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.582    98.044    interface_spi/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X76Y76         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[2]/C
                         clock pessimism             -0.430    97.614    
                         clock uncertainty           -0.226    97.388    
    SLICE_X76Y76         FDRE (Setup_fdre_C_D)        0.079    97.467    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[2]
  -------------------------------------------------------------------
                         required time                         97.467    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                 88.365    

Slack (MET) :             88.550ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.199ns  (logic 1.777ns (15.867%)  route 9.422ns (84.133%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.956ns = ( 98.044 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.717    -2.330    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X82Y79         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/Q
                         net (fo=125, routed)         2.769     0.895    interface_spi/master_race_spi/control_spi/addr2[2]
    SLICE_X74Y73         LUT2 (Prop_lut2_I1_O)        0.124     1.019 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         4.910     5.929    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X71Y86         MUXF7 (Prop_muxf7_S_O)       0.276     6.205 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_14/O
                         net (fo=1, routed)           0.000     6.205    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_14_n_0
    SLICE_X71Y86         MUXF8 (Prop_muxf8_I1_O)      0.094     6.299 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_5/O
                         net (fo=1, routed)           1.441     7.740    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_5_n_0
    SLICE_X77Y77         LUT6 (Prop_lut6_I0_O)        0.316     8.056 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[4]_i_3/O
                         net (fo=2, routed)           0.000     8.056    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[4]_i_3_n_0
    SLICE_X77Y77         MUXF7 (Prop_muxf7_I0_O)      0.212     8.268 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_2/O
                         net (fo=1, routed)           0.302     8.570    interface_spi/registro_control/dato_ram[3]
    SLICE_X75Y76         LUT5 (Prop_lut5_I0_O)        0.299     8.869 r  interface_spi/registro_control/reg_shift_mosi[4]_i_1/O
                         net (fo=1, routed)           0.000     8.869    interface_spi/master_race_spi/reg_mosi/p_1_in[3]
    SLICE_X75Y76         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.582    98.044    interface_spi/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X75Y76         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[4]/C
                         clock pessimism             -0.430    97.614    
                         clock uncertainty           -0.226    97.388    
    SLICE_X75Y76         FDRE (Setup_fdre_C_D)        0.031    97.419    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[4]
  -------------------------------------------------------------------
                         required time                         97.419    
                         arrival time                          -8.869    
  -------------------------------------------------------------------
                         slack                                 88.550    

Slack (MET) :             88.731ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.018ns  (logic 1.785ns (16.201%)  route 9.233ns (83.799%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.956ns = ( 98.044 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.717    -2.330    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X82Y79         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/Q
                         net (fo=125, routed)         2.769     0.895    interface_spi/master_race_spi/control_spi/addr2[2]
    SLICE_X74Y73         LUT2 (Prop_lut2_I1_O)        0.124     1.019 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         4.873     5.893    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X70Y85         MUXF7 (Prop_muxf7_S_O)       0.292     6.185 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_14/O
                         net (fo=1, routed)           0.000     6.185    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_14_n_0
    SLICE_X70Y85         MUXF8 (Prop_muxf8_I1_O)      0.088     6.273 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_5/O
                         net (fo=1, routed)           1.164     7.436    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_5_n_0
    SLICE_X76Y77         LUT6 (Prop_lut6_I0_O)        0.319     7.755 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[5]_i_3/O
                         net (fo=2, routed)           0.000     7.755    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[5]_i_3_n_0
    SLICE_X76Y77         MUXF7 (Prop_muxf7_I0_O)      0.209     7.964 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_2/O
                         net (fo=1, routed)           0.426     8.391    interface_spi/registro_control/dato_ram[4]
    SLICE_X75Y76         LUT5 (Prop_lut5_I0_O)        0.297     8.688 r  interface_spi/registro_control/reg_shift_mosi[5]_i_1/O
                         net (fo=1, routed)           0.000     8.688    interface_spi/master_race_spi/reg_mosi/p_1_in[4]
    SLICE_X75Y76         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.582    98.044    interface_spi/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X75Y76         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[5]/C
                         clock pessimism             -0.430    97.614    
                         clock uncertainty           -0.226    97.388    
    SLICE_X75Y76         FDRE (Setup_fdre_C_D)        0.031    97.419    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[5]
  -------------------------------------------------------------------
                         required time                         97.419    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                 88.731    

Slack (MET) :             90.944ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/memoria_ram/memoria_1/memoria_reg[91][3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        8.502ns  (logic 0.828ns (9.738%)  route 7.674ns (90.262%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 97.968 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.707    -2.340    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X81Y77         FDRE                                         r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y77         FDRE (Prop_fdre_C_Q)         0.456    -1.884 r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/Q
                         net (fo=176, routed)         1.384    -0.500    interface_spi/master_race_spi/control_spi/hold_ctrl_reg_0
    SLICE_X76Y79         LUT3 (Prop_lut3_I1_O)        0.124    -0.376 r  interface_spi/master_race_spi/control_spi/memoria[78][7]_i_3/O
                         net (fo=137, routed)         4.195     3.819    interface_spi/master_race_spi/control_spi/addr_ram[0]
    SLICE_X68Y72         LUT6 (Prop_lut6_I5_O)        0.124     3.943 r  interface_spi/master_race_spi/control_spi/memoria[95][7]_i_2/O
                         net (fo=8, routed)           1.027     4.970    interface_spi/master_race_spi/control_spi/memoria[95][7]_i_2_n_0
    SLICE_X66Y68         LUT5 (Prop_lut5_I2_O)        0.124     5.094 r  interface_spi/master_race_spi/control_spi/memoria[91][7]_i_1/O
                         net (fo=8, routed)           1.069     6.163    interface_spi/memoria_ram/memoria_1/memoria_reg[91][7]_0[0]
    SLICE_X68Y65         FDRE                                         r  interface_spi/memoria_ram/memoria_1/memoria_reg[91][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.506    97.968    interface_spi/memoria_ram/memoria_1/CLK_10MHZ
    SLICE_X68Y65         FDRE                                         r  interface_spi/memoria_ram/memoria_1/memoria_reg[91][3]/C
                         clock pessimism             -0.430    97.538    
                         clock uncertainty           -0.226    97.312    
    SLICE_X68Y65         FDRE (Setup_fdre_C_CE)      -0.205    97.107    interface_spi/memoria_ram/memoria_1/memoria_reg[91][3]
  -------------------------------------------------------------------
                         required time                         97.107    
                         arrival time                          -6.163    
  -------------------------------------------------------------------
                         slack                                 90.944    

Slack (MET) :             90.944ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/memoria_ram/memoria_1/memoria_reg[91][7]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        8.502ns  (logic 0.828ns (9.738%)  route 7.674ns (90.262%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 97.968 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.707    -2.340    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X81Y77         FDRE                                         r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y77         FDRE (Prop_fdre_C_Q)         0.456    -1.884 r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/Q
                         net (fo=176, routed)         1.384    -0.500    interface_spi/master_race_spi/control_spi/hold_ctrl_reg_0
    SLICE_X76Y79         LUT3 (Prop_lut3_I1_O)        0.124    -0.376 r  interface_spi/master_race_spi/control_spi/memoria[78][7]_i_3/O
                         net (fo=137, routed)         4.195     3.819    interface_spi/master_race_spi/control_spi/addr_ram[0]
    SLICE_X68Y72         LUT6 (Prop_lut6_I5_O)        0.124     3.943 r  interface_spi/master_race_spi/control_spi/memoria[95][7]_i_2/O
                         net (fo=8, routed)           1.027     4.970    interface_spi/master_race_spi/control_spi/memoria[95][7]_i_2_n_0
    SLICE_X66Y68         LUT5 (Prop_lut5_I2_O)        0.124     5.094 r  interface_spi/master_race_spi/control_spi/memoria[91][7]_i_1/O
                         net (fo=8, routed)           1.069     6.163    interface_spi/memoria_ram/memoria_1/memoria_reg[91][7]_0[0]
    SLICE_X68Y65         FDRE                                         r  interface_spi/memoria_ram/memoria_1/memoria_reg[91][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.506    97.968    interface_spi/memoria_ram/memoria_1/CLK_10MHZ
    SLICE_X68Y65         FDRE                                         r  interface_spi/memoria_ram/memoria_1/memoria_reg[91][7]/C
                         clock pessimism             -0.430    97.538    
                         clock uncertainty           -0.226    97.312    
    SLICE_X68Y65         FDRE (Setup_fdre_C_CE)      -0.205    97.107    interface_spi/memoria_ram/memoria_1/memoria_reg[91][7]
  -------------------------------------------------------------------
                         required time                         97.107    
                         arrival time                          -6.163    
  -------------------------------------------------------------------
                         slack                                 90.944    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 interface_spi/master_race_spi/control_spi/progress_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/control_spi/progress_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.653%)  route 0.186ns (47.347%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.598    -0.514    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X84Y80         FDRE                                         r  interface_spi/master_race_spi/control_spi/progress_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  interface_spi/master_race_spi/control_spi/progress_reg/Q
                         net (fo=19, routed)          0.186    -0.164    interface_spi/master_race_spi/control_spi/progress_reg_0
    SLICE_X84Y80         LUT5 (Prop_lut5_I4_O)        0.043    -0.121 r  interface_spi/master_race_spi/control_spi/progress_i_1/O
                         net (fo=1, routed)           0.000    -0.121    interface_spi/master_race_spi/control_spi/progress_i_1_n_0
    SLICE_X84Y80         FDRE                                         r  interface_spi/master_race_spi/control_spi/progress_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.868    -0.284    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X84Y80         FDRE                                         r  interface_spi/master_race_spi/control_spi/progress_reg/C
                         clock pessimism             -0.230    -0.514    
    SLICE_X84Y80         FDRE (Hold_fdre_C_D)         0.133    -0.381    interface_spi/master_race_spi/control_spi/progress_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 interface_spi/master_race_spi/control_spi/addr2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/control_spi/addr2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.592    -0.520    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X80Y78         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.356 r  interface_spi/master_race_spi/control_spi/addr2_reg[5]/Q
                         net (fo=20, routed)          0.175    -0.181    interface_spi/master_race_spi/control_spi/addr2[5]
    SLICE_X80Y78         LUT4 (Prop_lut4_I0_O)        0.045    -0.136 r  interface_spi/master_race_spi/control_spi/addr2[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    interface_spi/master_race_spi/control_spi/addr2[5]_i_1_n_0
    SLICE_X80Y78         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.862    -0.290    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X80Y78         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[5]/C
                         clock pessimism             -0.230    -0.520    
    SLICE_X80Y78         FDRE (Hold_fdre_C_D)         0.120    -0.400    interface_spi/master_race_spi/control_spi/addr2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 interface_spi/master_race_spi/control_spi/addr2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/control_spi/addr2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.867%)  route 0.185ns (50.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.597    -0.515    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X82Y79         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  interface_spi/master_race_spi/control_spi/addr2_reg[0]/Q
                         net (fo=8, routed)           0.185    -0.189    interface_spi/master_race_spi/control_spi/addr2[0]
    SLICE_X82Y79         LUT4 (Prop_lut4_I1_O)        0.043    -0.146 r  interface_spi/master_race_spi/control_spi/addr2[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    interface_spi/master_race_spi/control_spi/addr2[2]_i_1_n_0
    SLICE_X82Y79         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.867    -0.285    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X82Y79         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
                         clock pessimism             -0.230    -0.515    
    SLICE_X82Y79         FDRE (Hold_fdre_C_D)         0.104    -0.411    interface_spi/master_race_spi/control_spi/addr2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.595    -0.517    seg7_control/CLK_10MHZ
    SLICE_X88Y76         FDRE                                         r  seg7_control/digit_timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.353 r  seg7_control/digit_timer_reg[2]/Q
                         net (fo=2, routed)           0.125    -0.228    seg7_control/digit_timer_reg[2]
    SLICE_X88Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.118 r  seg7_control/digit_timer_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.118    seg7_control/digit_timer_reg[0]_i_2_n_5
    SLICE_X88Y76         FDRE                                         r  seg7_control/digit_timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.864    -0.288    seg7_control/CLK_10MHZ
    SLICE_X88Y76         FDRE                                         r  seg7_control/digit_timer_reg[2]/C
                         clock pessimism             -0.229    -0.517    
    SLICE_X88Y76         FDRE (Hold_fdre_C_D)         0.134    -0.383    seg7_control/digit_timer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.597    -0.515    seg7_control/CLK_10MHZ
    SLICE_X88Y77         FDRE                                         r  seg7_control/digit_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  seg7_control/digit_timer_reg[6]/Q
                         net (fo=2, routed)           0.125    -0.226    seg7_control/digit_timer_reg[6]
    SLICE_X88Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.116 r  seg7_control/digit_timer_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.116    seg7_control/digit_timer_reg[4]_i_1_n_5
    SLICE_X88Y77         FDRE                                         r  seg7_control/digit_timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.866    -0.286    seg7_control/CLK_10MHZ
    SLICE_X88Y77         FDRE                                         r  seg7_control/digit_timer_reg[6]/C
                         clock pessimism             -0.229    -0.515    
    SLICE_X88Y77         FDRE (Hold_fdre_C_D)         0.134    -0.381    seg7_control/digit_timer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 envio_pulso_send/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            envio_pulso_send/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.603    -0.509    envio_pulso_send/CLK_10MHZ
    SLICE_X89Y84         FDRE                                         r  envio_pulso_send/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  envio_pulso_send/counter_reg[18]/Q
                         net (fo=2, routed)           0.120    -0.248    envio_pulso_send/counter_reg[18]
    SLICE_X89Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.137 r  envio_pulso_send/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.137    envio_pulso_send/counter_reg[16]_i_1_n_5
    SLICE_X89Y84         FDRE                                         r  envio_pulso_send/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.873    -0.279    envio_pulso_send/CLK_10MHZ
    SLICE_X89Y84         FDRE                                         r  envio_pulso_send/counter_reg[18]/C
                         clock pessimism             -0.230    -0.509    
    SLICE_X89Y84         FDRE (Hold_fdre_C_D)         0.105    -0.404    envio_pulso_send/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 envio_pulso_send/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            envio_pulso_send/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.603    -0.509    envio_pulso_send/CLK_10MHZ
    SLICE_X89Y86         FDRE                                         r  envio_pulso_send/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  envio_pulso_send/counter_reg[26]/Q
                         net (fo=2, routed)           0.120    -0.248    envio_pulso_send/counter_reg[26]
    SLICE_X89Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.137 r  envio_pulso_send/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.137    envio_pulso_send/counter_reg[24]_i_1_n_5
    SLICE_X89Y86         FDRE                                         r  envio_pulso_send/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.874    -0.278    envio_pulso_send/CLK_10MHZ
    SLICE_X89Y86         FDRE                                         r  envio_pulso_send/counter_reg[26]/C
                         clock pessimism             -0.231    -0.509    
    SLICE_X89Y86         FDRE (Hold_fdre_C_D)         0.105    -0.404    envio_pulso_send/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 envio_pulso_send/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            envio_pulso_send/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.604    -0.508    envio_pulso_send/CLK_10MHZ
    SLICE_X89Y87         FDRE                                         r  envio_pulso_send/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  envio_pulso_send/counter_reg[30]/Q
                         net (fo=2, routed)           0.121    -0.246    envio_pulso_send/counter_reg[30]
    SLICE_X89Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.135 r  envio_pulso_send/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.135    envio_pulso_send/counter_reg[28]_i_1_n_5
    SLICE_X89Y87         FDRE                                         r  envio_pulso_send/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.875    -0.277    envio_pulso_send/CLK_10MHZ
    SLICE_X89Y87         FDRE                                         r  envio_pulso_send/counter_reg[30]/C
                         clock pessimism             -0.231    -0.508    
    SLICE_X89Y87         FDRE (Hold_fdre_C_D)         0.105    -0.403    envio_pulso_send/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 seg7_control/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_select_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.734%)  route 0.193ns (51.266%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.597    -0.515    seg7_control/CLK_10MHZ
    SLICE_X87Y78         FDRE                                         r  seg7_control/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  seg7_control/digit_select_reg[1]/Q
                         net (fo=21, routed)          0.193    -0.182    seg7_control/digit_select[1]
    SLICE_X87Y78         LUT4 (Prop_lut4_I0_O)        0.042    -0.140 r  seg7_control/digit_select[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    seg7_control/digit_select[2]_i_1_n_0
    SLICE_X87Y78         FDRE                                         r  seg7_control/digit_select_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.867    -0.285    seg7_control/CLK_10MHZ
    SLICE_X87Y78         FDRE                                         r  seg7_control/digit_select_reg[2]/C
                         clock pessimism             -0.230    -0.515    
    SLICE_X87Y78         FDRE (Hold_fdre_C_D)         0.107    -0.408    seg7_control/digit_select_reg[2]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 envio_pulso_send/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            envio_pulso_send/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.600    -0.512    envio_pulso_send/CLK_10MHZ
    SLICE_X89Y81         FDRE                                         r  envio_pulso_send/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  envio_pulso_send/counter_reg[6]/Q
                         net (fo=2, routed)           0.122    -0.250    envio_pulso_send/counter_reg[6]
    SLICE_X89Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.139 r  envio_pulso_send/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.139    envio_pulso_send/counter_reg[4]_i_1_n_5
    SLICE_X89Y81         FDRE                                         r  envio_pulso_send/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.870    -0.282    envio_pulso_send/CLK_10MHZ
    SLICE_X89Y81         FDRE                                         r  envio_pulso_send/counter_reg[6]/C
                         clock pessimism             -0.230    -0.512    
    SLICE_X89Y81         FDRE (Hold_fdre_C_D)         0.105    -0.407    envio_pulso_send/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10MHZ_WCLK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  generate_clock_10Mhz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X61Y83    interface_spi/master_race_spi/clk_divider_spi/counter_reg[25]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X61Y85    interface_spi/master_race_spi/clk_divider_spi/counter_reg[26]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X61Y85    interface_spi/master_race_spi/clk_divider_spi/counter_reg[27]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X59Y86    interface_spi/master_race_spi/clk_divider_spi/counter_reg[28]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X59Y84    interface_spi/master_race_spi/clk_divider_spi/counter_reg[29]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X61Y83    interface_spi/master_race_spi/clk_divider_spi/counter_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X61Y84    interface_spi/master_race_spi/clk_divider_spi/counter_reg[30]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X59Y86    interface_spi/master_race_spi/clk_divider_spi/counter_reg[31]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X65Y88    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[21]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X65Y88    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[23]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X65Y88    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[24]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X65Y88    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[27]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X71Y88    interface_spi/memoria_ram/memoria_1/memoria_reg[56][2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X71Y88    interface_spi/memoria_ram/memoria_1/memoria_reg[56][3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X71Y88    interface_spi/memoria_ram/memoria_1/memoria_reg[56][4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X70Y88    interface_spi/memoria_ram/memoria_1/memoria_reg[60][2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X70Y88    interface_spi/memoria_ram/memoria_1/memoria_reg[60][3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X69Y88    interface_spi/memoria_ram/memoria_1/memoria_reg[61][2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X61Y83    interface_spi/master_race_spi/clk_divider_spi/counter_reg[25]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X61Y85    interface_spi/master_race_spi/clk_divider_spi/counter_reg[26]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X61Y85    interface_spi/master_race_spi/clk_divider_spi/counter_reg[27]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X59Y86    interface_spi/master_race_spi/clk_divider_spi/counter_reg[28]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X59Y84    interface_spi/master_race_spi/clk_divider_spi/counter_reg[29]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X61Y83    interface_spi/master_race_spi/clk_divider_spi/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X61Y84    interface_spi/master_race_spi/clk_divider_spi/counter_reg[30]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X59Y86    interface_spi/master_race_spi/clk_divider_spi/counter_reg[31]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X61Y84    interface_spi/master_race_spi/clk_divider_spi/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X59Y84    interface_spi/master_race_spi/clk_divider_spi/counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_WCLK
  To Clock:  clkfbout_WCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_WCLK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  generate_clock_10Mhz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz_pi }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK_1
  To Clock:  CLK_10MHZ_WCLK_1

Setup :            0  Failing Endpoints,  Worst Slack       87.201ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             87.201ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        12.616ns  (logic 1.946ns (15.424%)  route 10.670ns (84.576%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.953ns = ( 98.047 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.717    -2.330    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X82Y79         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/Q
                         net (fo=125, routed)         2.769     0.895    interface_spi/master_race_spi/control_spi/addr2[2]
    SLICE_X74Y73         LUT2 (Prop_lut2_I1_O)        0.124     1.019 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         5.853     6.873    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X74Y86         MUXF7 (Prop_muxf7_S_O)       0.314     7.187 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[0]_i_14/O
                         net (fo=1, routed)           0.000     7.187    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[0]_i_14_n_0
    SLICE_X74Y86         MUXF8 (Prop_muxf8_I0_O)      0.098     7.285 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[0]_i_6/O
                         net (fo=1, routed)           1.124     8.408    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[0]_i_6_n_0
    SLICE_X77Y78         LUT6 (Prop_lut6_I0_O)        0.319     8.727 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[0]_i_4/O
                         net (fo=2, routed)           0.000     8.727    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[0]_i_4_n_0
    SLICE_X77Y78         MUXF7 (Prop_muxf7_I0_O)      0.212     8.939 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[0]_i_3/O
                         net (fo=1, routed)           0.286     9.225    interface_spi/master_race_spi/reg_mosi/dato_ram[0]
    SLICE_X75Y78         LUT6 (Prop_lut6_I2_O)        0.299     9.524 r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi[0]_i_2/O
                         net (fo=1, routed)           0.639    10.163    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi[0]_i_2_n_0
    SLICE_X74Y78         LUT3 (Prop_lut3_I0_O)        0.124    10.287 r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi[0]_i_1/O
                         net (fo=1, routed)           0.000    10.287    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi[0]_i_1_n_0
    SLICE_X74Y78         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.585    98.047    interface_spi/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X74Y78         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[0]/C
                         clock pessimism             -0.430    97.617    
                         clock uncertainty           -0.211    97.407    
    SLICE_X74Y78         FDRE (Setup_fdre_C_D)        0.081    97.488    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[0]
  -------------------------------------------------------------------
                         required time                         97.488    
                         arrival time                         -10.287    
  -------------------------------------------------------------------
                         slack                                 87.201    

Slack (MET) :             87.966ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        11.800ns  (logic 1.807ns (15.313%)  route 9.993ns (84.687%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.955ns = ( 98.045 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.717    -2.330    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X82Y79         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/Q
                         net (fo=125, routed)         2.769     0.895    interface_spi/master_race_spi/control_spi/addr2[2]
    SLICE_X74Y73         LUT2 (Prop_lut2_I1_O)        0.124     1.019 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         5.664     6.683    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X75Y86         MUXF7 (Prop_muxf7_S_O)       0.296     6.979 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[7]_i_15/O
                         net (fo=1, routed)           0.000     6.979    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[7]_i_15_n_0
    SLICE_X75Y86         MUXF8 (Prop_muxf8_I0_O)      0.104     7.083 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[7]_i_6/O
                         net (fo=1, routed)           1.124     8.207    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[7]_i_6_n_0
    SLICE_X75Y77         LUT6 (Prop_lut6_I0_O)        0.316     8.523 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[7]_i_4/O
                         net (fo=2, routed)           0.000     8.523    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[7]_i_4_n_0
    SLICE_X75Y77         MUXF7 (Prop_muxf7_I0_O)      0.212     8.735 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[7]_i_3/O
                         net (fo=1, routed)           0.436     9.171    interface_spi/registro_control/dato_ram[6]
    SLICE_X75Y77         LUT5 (Prop_lut5_I1_O)        0.299     9.470 r  interface_spi/registro_control/reg_shift_mosi[7]_i_2/O
                         net (fo=1, routed)           0.000     9.470    interface_spi/master_race_spi/reg_mosi/p_1_in[6]
    SLICE_X75Y77         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.583    98.045    interface_spi/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X75Y77         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[7]/C
                         clock pessimism             -0.430    97.615    
                         clock uncertainty           -0.211    97.405    
    SLICE_X75Y77         FDRE (Setup_fdre_C_D)        0.032    97.437    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[7]
  -------------------------------------------------------------------
                         required time                         97.437    
                         arrival time                          -9.470    
  -------------------------------------------------------------------
                         slack                                 87.966    

Slack (MET) :             88.045ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        11.767ns  (logic 1.802ns (15.314%)  route 9.965ns (84.686%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.956ns = ( 98.044 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.717    -2.330    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X82Y79         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/Q
                         net (fo=125, routed)         2.769     0.895    interface_spi/master_race_spi/control_spi/addr2[2]
    SLICE_X74Y73         LUT2 (Prop_lut2_I1_O)        0.124     1.019 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         5.702     6.722    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X77Y80         MUXF7 (Prop_muxf7_S_O)       0.296     7.018 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[3]_i_17/O
                         net (fo=1, routed)           0.000     7.018    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[3]_i_17_n_0
    SLICE_X77Y80         MUXF8 (Prop_muxf8_I0_O)      0.104     7.122 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[3]_i_7/O
                         net (fo=1, routed)           1.024     8.146    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[3]_i_7_n_0
    SLICE_X76Y76         LUT6 (Prop_lut6_I3_O)        0.316     8.462 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[3]_i_3/O
                         net (fo=2, routed)           0.000     8.462    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[3]_i_3_n_0
    SLICE_X76Y76         MUXF7 (Prop_muxf7_I0_O)      0.209     8.671 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[3]_i_2/O
                         net (fo=1, routed)           0.469     9.140    interface_spi/registro_control/dato_ram[2]
    SLICE_X76Y76         LUT5 (Prop_lut5_I0_O)        0.297     9.437 r  interface_spi/registro_control/reg_shift_mosi[3]_i_1/O
                         net (fo=1, routed)           0.000     9.437    interface_spi/master_race_spi/reg_mosi/p_1_in[2]
    SLICE_X76Y76         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.582    98.044    interface_spi/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X76Y76         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[3]/C
                         clock pessimism             -0.430    97.614    
                         clock uncertainty           -0.211    97.404    
    SLICE_X76Y76         FDRE (Setup_fdre_C_D)        0.079    97.483    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[3]
  -------------------------------------------------------------------
                         required time                         97.483    
                         arrival time                          -9.437    
  -------------------------------------------------------------------
                         slack                                 88.045    

Slack (MET) :             88.064ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        11.701ns  (logic 1.835ns (15.682%)  route 9.866ns (84.318%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.955ns = ( 98.045 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.717    -2.330    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X82Y79         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/Q
                         net (fo=125, routed)         2.769     0.895    interface_spi/master_race_spi/control_spi/addr2[2]
    SLICE_X74Y73         LUT2 (Prop_lut2_I1_O)        0.124     1.019 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         5.414     6.434    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X77Y87         MUXF7 (Prop_muxf7_S_O)       0.296     6.730 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[6]_i_13/O
                         net (fo=1, routed)           0.000     6.730    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[6]_i_13_n_0
    SLICE_X77Y87         MUXF8 (Prop_muxf8_I0_O)      0.104     6.834 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[6]_i_5/O
                         net (fo=1, routed)           1.396     8.230    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[6]_i_5_n_0
    SLICE_X76Y77         LUT6 (Prop_lut6_I0_O)        0.316     8.546 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[6]_i_3/O
                         net (fo=2, routed)           0.000     8.546    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[6]_i_3_n_0
    SLICE_X76Y77         MUXF7 (Prop_muxf7_I0_O)      0.241     8.787 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[6]_i_2/O
                         net (fo=1, routed)           0.287     9.073    interface_spi/registro_control/dato_ram[5]
    SLICE_X75Y77         LUT5 (Prop_lut5_I0_O)        0.298     9.371 r  interface_spi/registro_control/reg_shift_mosi[6]_i_1/O
                         net (fo=1, routed)           0.000     9.371    interface_spi/master_race_spi/reg_mosi/p_1_in[5]
    SLICE_X75Y77         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.583    98.045    interface_spi/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X75Y77         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[6]/C
                         clock pessimism             -0.430    97.615    
                         clock uncertainty           -0.211    97.405    
    SLICE_X75Y77         FDRE (Setup_fdre_C_D)        0.031    97.436    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[6]
  -------------------------------------------------------------------
                         required time                         97.436    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                 88.064    

Slack (MET) :             88.230ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        11.532ns  (logic 1.802ns (15.626%)  route 9.730ns (84.374%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.956ns = ( 98.044 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.717    -2.330    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X82Y79         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/Q
                         net (fo=125, routed)         2.769     0.895    interface_spi/master_race_spi/control_spi/addr2[2]
    SLICE_X74Y73         LUT2 (Prop_lut2_I1_O)        0.124     1.019 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         5.100     6.119    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X73Y85         MUXF7 (Prop_muxf7_S_O)       0.296     6.415 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[1]_i_13/O
                         net (fo=1, routed)           0.000     6.415    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[1]_i_13_n_0
    SLICE_X73Y85         MUXF8 (Prop_muxf8_I0_O)      0.104     6.519 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[1]_i_5/O
                         net (fo=1, routed)           1.175     7.695    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[1]_i_5_n_0
    SLICE_X74Y76         LUT6 (Prop_lut6_I0_O)        0.316     8.011 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[1]_i_3/O
                         net (fo=2, routed)           0.000     8.011    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[1]_i_3_n_0
    SLICE_X74Y76         MUXF7 (Prop_muxf7_I0_O)      0.209     8.220 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[1]_i_2/O
                         net (fo=1, routed)           0.685     8.905    interface_spi/registro_control/dato_ram[0]
    SLICE_X75Y76         LUT5 (Prop_lut5_I0_O)        0.297     9.202 r  interface_spi/registro_control/reg_shift_mosi[1]_i_1/O
                         net (fo=1, routed)           0.000     9.202    interface_spi/master_race_spi/reg_mosi/p_1_in[0]
    SLICE_X75Y76         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.582    98.044    interface_spi/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X75Y76         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[1]/C
                         clock pessimism             -0.430    97.614    
                         clock uncertainty           -0.211    97.404    
    SLICE_X75Y76         FDRE (Setup_fdre_C_D)        0.029    97.433    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[1]
  -------------------------------------------------------------------
                         required time                         97.433    
                         arrival time                          -9.202    
  -------------------------------------------------------------------
                         slack                                 88.230    

Slack (MET) :             88.381ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        11.431ns  (logic 1.772ns (15.501%)  route 9.659ns (84.499%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.956ns = ( 98.044 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.717    -2.330    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X82Y79         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/Q
                         net (fo=125, routed)         2.769     0.895    interface_spi/master_race_spi/control_spi/addr2[2]
    SLICE_X74Y73         LUT2 (Prop_lut2_I1_O)        0.124     1.019 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         4.720     5.740    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X71Y87         MUXF7 (Prop_muxf7_S_O)       0.276     6.016 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_14/O
                         net (fo=1, routed)           0.000     6.016    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_14_n_0
    SLICE_X71Y87         MUXF8 (Prop_muxf8_I1_O)      0.094     6.110 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_5/O
                         net (fo=1, routed)           1.576     7.686    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_5_n_0
    SLICE_X76Y78         LUT6 (Prop_lut6_I0_O)        0.316     8.002 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[2]_i_3/O
                         net (fo=2, routed)           0.000     8.002    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[2]_i_3_n_0
    SLICE_X76Y78         MUXF7 (Prop_muxf7_I0_O)      0.209     8.211 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_2/O
                         net (fo=1, routed)           0.594     8.805    interface_spi/registro_control/dato_ram[1]
    SLICE_X76Y76         LUT5 (Prop_lut5_I0_O)        0.297     9.102 r  interface_spi/registro_control/reg_shift_mosi[2]_i_1/O
                         net (fo=1, routed)           0.000     9.102    interface_spi/master_race_spi/reg_mosi/p_1_in[1]
    SLICE_X76Y76         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.582    98.044    interface_spi/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X76Y76         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[2]/C
                         clock pessimism             -0.430    97.614    
                         clock uncertainty           -0.211    97.404    
    SLICE_X76Y76         FDRE (Setup_fdre_C_D)        0.079    97.483    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[2]
  -------------------------------------------------------------------
                         required time                         97.483    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                 88.381    

Slack (MET) :             88.565ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        11.199ns  (logic 1.777ns (15.867%)  route 9.422ns (84.133%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.956ns = ( 98.044 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.717    -2.330    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X82Y79         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/Q
                         net (fo=125, routed)         2.769     0.895    interface_spi/master_race_spi/control_spi/addr2[2]
    SLICE_X74Y73         LUT2 (Prop_lut2_I1_O)        0.124     1.019 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         4.910     5.929    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X71Y86         MUXF7 (Prop_muxf7_S_O)       0.276     6.205 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_14/O
                         net (fo=1, routed)           0.000     6.205    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_14_n_0
    SLICE_X71Y86         MUXF8 (Prop_muxf8_I1_O)      0.094     6.299 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_5/O
                         net (fo=1, routed)           1.441     7.740    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_5_n_0
    SLICE_X77Y77         LUT6 (Prop_lut6_I0_O)        0.316     8.056 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[4]_i_3/O
                         net (fo=2, routed)           0.000     8.056    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[4]_i_3_n_0
    SLICE_X77Y77         MUXF7 (Prop_muxf7_I0_O)      0.212     8.268 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_2/O
                         net (fo=1, routed)           0.302     8.570    interface_spi/registro_control/dato_ram[3]
    SLICE_X75Y76         LUT5 (Prop_lut5_I0_O)        0.299     8.869 r  interface_spi/registro_control/reg_shift_mosi[4]_i_1/O
                         net (fo=1, routed)           0.000     8.869    interface_spi/master_race_spi/reg_mosi/p_1_in[3]
    SLICE_X75Y76         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.582    98.044    interface_spi/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X75Y76         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[4]/C
                         clock pessimism             -0.430    97.614    
                         clock uncertainty           -0.211    97.404    
    SLICE_X75Y76         FDRE (Setup_fdre_C_D)        0.031    97.435    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[4]
  -------------------------------------------------------------------
                         required time                         97.435    
                         arrival time                          -8.869    
  -------------------------------------------------------------------
                         slack                                 88.565    

Slack (MET) :             88.747ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        11.018ns  (logic 1.785ns (16.201%)  route 9.233ns (83.799%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.956ns = ( 98.044 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.717    -2.330    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X82Y79         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/Q
                         net (fo=125, routed)         2.769     0.895    interface_spi/master_race_spi/control_spi/addr2[2]
    SLICE_X74Y73         LUT2 (Prop_lut2_I1_O)        0.124     1.019 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         4.873     5.893    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X70Y85         MUXF7 (Prop_muxf7_S_O)       0.292     6.185 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_14/O
                         net (fo=1, routed)           0.000     6.185    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_14_n_0
    SLICE_X70Y85         MUXF8 (Prop_muxf8_I1_O)      0.088     6.273 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_5/O
                         net (fo=1, routed)           1.164     7.436    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_5_n_0
    SLICE_X76Y77         LUT6 (Prop_lut6_I0_O)        0.319     7.755 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[5]_i_3/O
                         net (fo=2, routed)           0.000     7.755    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[5]_i_3_n_0
    SLICE_X76Y77         MUXF7 (Prop_muxf7_I0_O)      0.209     7.964 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_2/O
                         net (fo=1, routed)           0.426     8.391    interface_spi/registro_control/dato_ram[4]
    SLICE_X75Y76         LUT5 (Prop_lut5_I0_O)        0.297     8.688 r  interface_spi/registro_control/reg_shift_mosi[5]_i_1/O
                         net (fo=1, routed)           0.000     8.688    interface_spi/master_race_spi/reg_mosi/p_1_in[4]
    SLICE_X75Y76         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.582    98.044    interface_spi/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X75Y76         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[5]/C
                         clock pessimism             -0.430    97.614    
                         clock uncertainty           -0.211    97.404    
    SLICE_X75Y76         FDRE (Setup_fdre_C_D)        0.031    97.435    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[5]
  -------------------------------------------------------------------
                         required time                         97.435    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                 88.747    

Slack (MET) :             90.960ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/memoria_ram/memoria_1/memoria_reg[91][3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        8.502ns  (logic 0.828ns (9.738%)  route 7.674ns (90.262%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 97.968 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.707    -2.340    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X81Y77         FDRE                                         r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y77         FDRE (Prop_fdre_C_Q)         0.456    -1.884 r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/Q
                         net (fo=176, routed)         1.384    -0.500    interface_spi/master_race_spi/control_spi/hold_ctrl_reg_0
    SLICE_X76Y79         LUT3 (Prop_lut3_I1_O)        0.124    -0.376 r  interface_spi/master_race_spi/control_spi/memoria[78][7]_i_3/O
                         net (fo=137, routed)         4.195     3.819    interface_spi/master_race_spi/control_spi/addr_ram[0]
    SLICE_X68Y72         LUT6 (Prop_lut6_I5_O)        0.124     3.943 r  interface_spi/master_race_spi/control_spi/memoria[95][7]_i_2/O
                         net (fo=8, routed)           1.027     4.970    interface_spi/master_race_spi/control_spi/memoria[95][7]_i_2_n_0
    SLICE_X66Y68         LUT5 (Prop_lut5_I2_O)        0.124     5.094 r  interface_spi/master_race_spi/control_spi/memoria[91][7]_i_1/O
                         net (fo=8, routed)           1.069     6.163    interface_spi/memoria_ram/memoria_1/memoria_reg[91][7]_0[0]
    SLICE_X68Y65         FDRE                                         r  interface_spi/memoria_ram/memoria_1/memoria_reg[91][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.506    97.968    interface_spi/memoria_ram/memoria_1/CLK_10MHZ
    SLICE_X68Y65         FDRE                                         r  interface_spi/memoria_ram/memoria_1/memoria_reg[91][3]/C
                         clock pessimism             -0.430    97.538    
                         clock uncertainty           -0.211    97.328    
    SLICE_X68Y65         FDRE (Setup_fdre_C_CE)      -0.205    97.123    interface_spi/memoria_ram/memoria_1/memoria_reg[91][3]
  -------------------------------------------------------------------
                         required time                         97.123    
                         arrival time                          -6.163    
  -------------------------------------------------------------------
                         slack                                 90.960    

Slack (MET) :             90.960ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/memoria_ram/memoria_1/memoria_reg[91][7]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        8.502ns  (logic 0.828ns (9.738%)  route 7.674ns (90.262%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 97.968 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.707    -2.340    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X81Y77         FDRE                                         r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y77         FDRE (Prop_fdre_C_Q)         0.456    -1.884 r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/Q
                         net (fo=176, routed)         1.384    -0.500    interface_spi/master_race_spi/control_spi/hold_ctrl_reg_0
    SLICE_X76Y79         LUT3 (Prop_lut3_I1_O)        0.124    -0.376 r  interface_spi/master_race_spi/control_spi/memoria[78][7]_i_3/O
                         net (fo=137, routed)         4.195     3.819    interface_spi/master_race_spi/control_spi/addr_ram[0]
    SLICE_X68Y72         LUT6 (Prop_lut6_I5_O)        0.124     3.943 r  interface_spi/master_race_spi/control_spi/memoria[95][7]_i_2/O
                         net (fo=8, routed)           1.027     4.970    interface_spi/master_race_spi/control_spi/memoria[95][7]_i_2_n_0
    SLICE_X66Y68         LUT5 (Prop_lut5_I2_O)        0.124     5.094 r  interface_spi/master_race_spi/control_spi/memoria[91][7]_i_1/O
                         net (fo=8, routed)           1.069     6.163    interface_spi/memoria_ram/memoria_1/memoria_reg[91][7]_0[0]
    SLICE_X68Y65         FDRE                                         r  interface_spi/memoria_ram/memoria_1/memoria_reg[91][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.506    97.968    interface_spi/memoria_ram/memoria_1/CLK_10MHZ
    SLICE_X68Y65         FDRE                                         r  interface_spi/memoria_ram/memoria_1/memoria_reg[91][7]/C
                         clock pessimism             -0.430    97.538    
                         clock uncertainty           -0.211    97.328    
    SLICE_X68Y65         FDRE (Setup_fdre_C_CE)      -0.205    97.123    interface_spi/memoria_ram/memoria_1/memoria_reg[91][7]
  -------------------------------------------------------------------
                         required time                         97.123    
                         arrival time                          -6.163    
  -------------------------------------------------------------------
                         slack                                 90.960    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 interface_spi/master_race_spi/control_spi/progress_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/control_spi/progress_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.653%)  route 0.186ns (47.347%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.598    -0.514    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X84Y80         FDRE                                         r  interface_spi/master_race_spi/control_spi/progress_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  interface_spi/master_race_spi/control_spi/progress_reg/Q
                         net (fo=19, routed)          0.186    -0.164    interface_spi/master_race_spi/control_spi/progress_reg_0
    SLICE_X84Y80         LUT5 (Prop_lut5_I4_O)        0.043    -0.121 r  interface_spi/master_race_spi/control_spi/progress_i_1/O
                         net (fo=1, routed)           0.000    -0.121    interface_spi/master_race_spi/control_spi/progress_i_1_n_0
    SLICE_X84Y80         FDRE                                         r  interface_spi/master_race_spi/control_spi/progress_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.868    -0.284    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X84Y80         FDRE                                         r  interface_spi/master_race_spi/control_spi/progress_reg/C
                         clock pessimism             -0.230    -0.514    
    SLICE_X84Y80         FDRE (Hold_fdre_C_D)         0.133    -0.381    interface_spi/master_race_spi/control_spi/progress_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 interface_spi/master_race_spi/control_spi/addr2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/control_spi/addr2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.592    -0.520    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X80Y78         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.356 r  interface_spi/master_race_spi/control_spi/addr2_reg[5]/Q
                         net (fo=20, routed)          0.175    -0.181    interface_spi/master_race_spi/control_spi/addr2[5]
    SLICE_X80Y78         LUT4 (Prop_lut4_I0_O)        0.045    -0.136 r  interface_spi/master_race_spi/control_spi/addr2[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    interface_spi/master_race_spi/control_spi/addr2[5]_i_1_n_0
    SLICE_X80Y78         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.862    -0.290    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X80Y78         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[5]/C
                         clock pessimism             -0.230    -0.520    
    SLICE_X80Y78         FDRE (Hold_fdre_C_D)         0.120    -0.400    interface_spi/master_race_spi/control_spi/addr2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 interface_spi/master_race_spi/control_spi/addr2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/control_spi/addr2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.867%)  route 0.185ns (50.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.597    -0.515    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X82Y79         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  interface_spi/master_race_spi/control_spi/addr2_reg[0]/Q
                         net (fo=8, routed)           0.185    -0.189    interface_spi/master_race_spi/control_spi/addr2[0]
    SLICE_X82Y79         LUT4 (Prop_lut4_I1_O)        0.043    -0.146 r  interface_spi/master_race_spi/control_spi/addr2[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    interface_spi/master_race_spi/control_spi/addr2[2]_i_1_n_0
    SLICE_X82Y79         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.867    -0.285    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X82Y79         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
                         clock pessimism             -0.230    -0.515    
    SLICE_X82Y79         FDRE (Hold_fdre_C_D)         0.104    -0.411    interface_spi/master_race_spi/control_spi/addr2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.595    -0.517    seg7_control/CLK_10MHZ
    SLICE_X88Y76         FDRE                                         r  seg7_control/digit_timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.353 r  seg7_control/digit_timer_reg[2]/Q
                         net (fo=2, routed)           0.125    -0.228    seg7_control/digit_timer_reg[2]
    SLICE_X88Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.118 r  seg7_control/digit_timer_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.118    seg7_control/digit_timer_reg[0]_i_2_n_5
    SLICE_X88Y76         FDRE                                         r  seg7_control/digit_timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.864    -0.288    seg7_control/CLK_10MHZ
    SLICE_X88Y76         FDRE                                         r  seg7_control/digit_timer_reg[2]/C
                         clock pessimism             -0.229    -0.517    
    SLICE_X88Y76         FDRE (Hold_fdre_C_D)         0.134    -0.383    seg7_control/digit_timer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.597    -0.515    seg7_control/CLK_10MHZ
    SLICE_X88Y77         FDRE                                         r  seg7_control/digit_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  seg7_control/digit_timer_reg[6]/Q
                         net (fo=2, routed)           0.125    -0.226    seg7_control/digit_timer_reg[6]
    SLICE_X88Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.116 r  seg7_control/digit_timer_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.116    seg7_control/digit_timer_reg[4]_i_1_n_5
    SLICE_X88Y77         FDRE                                         r  seg7_control/digit_timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.866    -0.286    seg7_control/CLK_10MHZ
    SLICE_X88Y77         FDRE                                         r  seg7_control/digit_timer_reg[6]/C
                         clock pessimism             -0.229    -0.515    
    SLICE_X88Y77         FDRE (Hold_fdre_C_D)         0.134    -0.381    seg7_control/digit_timer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 envio_pulso_send/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            envio_pulso_send/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.603    -0.509    envio_pulso_send/CLK_10MHZ
    SLICE_X89Y84         FDRE                                         r  envio_pulso_send/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  envio_pulso_send/counter_reg[18]/Q
                         net (fo=2, routed)           0.120    -0.248    envio_pulso_send/counter_reg[18]
    SLICE_X89Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.137 r  envio_pulso_send/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.137    envio_pulso_send/counter_reg[16]_i_1_n_5
    SLICE_X89Y84         FDRE                                         r  envio_pulso_send/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.873    -0.279    envio_pulso_send/CLK_10MHZ
    SLICE_X89Y84         FDRE                                         r  envio_pulso_send/counter_reg[18]/C
                         clock pessimism             -0.230    -0.509    
    SLICE_X89Y84         FDRE (Hold_fdre_C_D)         0.105    -0.404    envio_pulso_send/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 envio_pulso_send/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            envio_pulso_send/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.603    -0.509    envio_pulso_send/CLK_10MHZ
    SLICE_X89Y86         FDRE                                         r  envio_pulso_send/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  envio_pulso_send/counter_reg[26]/Q
                         net (fo=2, routed)           0.120    -0.248    envio_pulso_send/counter_reg[26]
    SLICE_X89Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.137 r  envio_pulso_send/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.137    envio_pulso_send/counter_reg[24]_i_1_n_5
    SLICE_X89Y86         FDRE                                         r  envio_pulso_send/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.874    -0.278    envio_pulso_send/CLK_10MHZ
    SLICE_X89Y86         FDRE                                         r  envio_pulso_send/counter_reg[26]/C
                         clock pessimism             -0.231    -0.509    
    SLICE_X89Y86         FDRE (Hold_fdre_C_D)         0.105    -0.404    envio_pulso_send/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 envio_pulso_send/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            envio_pulso_send/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.604    -0.508    envio_pulso_send/CLK_10MHZ
    SLICE_X89Y87         FDRE                                         r  envio_pulso_send/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  envio_pulso_send/counter_reg[30]/Q
                         net (fo=2, routed)           0.121    -0.246    envio_pulso_send/counter_reg[30]
    SLICE_X89Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.135 r  envio_pulso_send/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.135    envio_pulso_send/counter_reg[28]_i_1_n_5
    SLICE_X89Y87         FDRE                                         r  envio_pulso_send/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.875    -0.277    envio_pulso_send/CLK_10MHZ
    SLICE_X89Y87         FDRE                                         r  envio_pulso_send/counter_reg[30]/C
                         clock pessimism             -0.231    -0.508    
    SLICE_X89Y87         FDRE (Hold_fdre_C_D)         0.105    -0.403    envio_pulso_send/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 seg7_control/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_select_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.734%)  route 0.193ns (51.266%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.597    -0.515    seg7_control/CLK_10MHZ
    SLICE_X87Y78         FDRE                                         r  seg7_control/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  seg7_control/digit_select_reg[1]/Q
                         net (fo=21, routed)          0.193    -0.182    seg7_control/digit_select[1]
    SLICE_X87Y78         LUT4 (Prop_lut4_I0_O)        0.042    -0.140 r  seg7_control/digit_select[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    seg7_control/digit_select[2]_i_1_n_0
    SLICE_X87Y78         FDRE                                         r  seg7_control/digit_select_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.867    -0.285    seg7_control/CLK_10MHZ
    SLICE_X87Y78         FDRE                                         r  seg7_control/digit_select_reg[2]/C
                         clock pessimism             -0.230    -0.515    
    SLICE_X87Y78         FDRE (Hold_fdre_C_D)         0.107    -0.408    seg7_control/digit_select_reg[2]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 envio_pulso_send/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            envio_pulso_send/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.600    -0.512    envio_pulso_send/CLK_10MHZ
    SLICE_X89Y81         FDRE                                         r  envio_pulso_send/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  envio_pulso_send/counter_reg[6]/Q
                         net (fo=2, routed)           0.122    -0.250    envio_pulso_send/counter_reg[6]
    SLICE_X89Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.139 r  envio_pulso_send/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.139    envio_pulso_send/counter_reg[4]_i_1_n_5
    SLICE_X89Y81         FDRE                                         r  envio_pulso_send/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.870    -0.282    envio_pulso_send/CLK_10MHZ
    SLICE_X89Y81         FDRE                                         r  envio_pulso_send/counter_reg[6]/C
                         clock pessimism             -0.230    -0.512    
    SLICE_X89Y81         FDRE (Hold_fdre_C_D)         0.105    -0.407    envio_pulso_send/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10MHZ_WCLK_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  generate_clock_10Mhz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X61Y83    interface_spi/master_race_spi/clk_divider_spi/counter_reg[25]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X61Y85    interface_spi/master_race_spi/clk_divider_spi/counter_reg[26]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X61Y85    interface_spi/master_race_spi/clk_divider_spi/counter_reg[27]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X59Y86    interface_spi/master_race_spi/clk_divider_spi/counter_reg[28]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X59Y84    interface_spi/master_race_spi/clk_divider_spi/counter_reg[29]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X61Y83    interface_spi/master_race_spi/clk_divider_spi/counter_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X61Y84    interface_spi/master_race_spi/clk_divider_spi/counter_reg[30]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X59Y86    interface_spi/master_race_spi/clk_divider_spi/counter_reg[31]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X65Y88    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[21]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X65Y88    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[23]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X65Y88    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[24]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X65Y88    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[27]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X71Y88    interface_spi/memoria_ram/memoria_1/memoria_reg[56][2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X71Y88    interface_spi/memoria_ram/memoria_1/memoria_reg[56][3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X71Y88    interface_spi/memoria_ram/memoria_1/memoria_reg[56][4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X70Y88    interface_spi/memoria_ram/memoria_1/memoria_reg[60][2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X70Y88    interface_spi/memoria_ram/memoria_1/memoria_reg[60][3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X69Y88    interface_spi/memoria_ram/memoria_1/memoria_reg[61][2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X61Y83    interface_spi/master_race_spi/clk_divider_spi/counter_reg[25]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X61Y85    interface_spi/master_race_spi/clk_divider_spi/counter_reg[26]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X61Y85    interface_spi/master_race_spi/clk_divider_spi/counter_reg[27]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X59Y86    interface_spi/master_race_spi/clk_divider_spi/counter_reg[28]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X59Y84    interface_spi/master_race_spi/clk_divider_spi/counter_reg[29]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X61Y83    interface_spi/master_race_spi/clk_divider_spi/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X61Y84    interface_spi/master_race_spi/clk_divider_spi/counter_reg[30]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X59Y86    interface_spi/master_race_spi/clk_divider_spi/counter_reg[31]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X61Y84    interface_spi/master_race_spi/clk_divider_spi/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X59Y84    interface_spi/master_race_spi/clk_divider_spi/counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_WCLK_1
  To Clock:  clkfbout_WCLK_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_WCLK_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  generate_clock_10Mhz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK_1
  To Clock:  CLK_10MHZ_WCLK

Setup :            0  Failing Endpoints,  Worst Slack       87.185ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             87.185ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        12.616ns  (logic 1.946ns (15.424%)  route 10.670ns (84.576%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.953ns = ( 98.047 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.717    -2.330    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X82Y79         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/Q
                         net (fo=125, routed)         2.769     0.895    interface_spi/master_race_spi/control_spi/addr2[2]
    SLICE_X74Y73         LUT2 (Prop_lut2_I1_O)        0.124     1.019 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         5.853     6.873    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X74Y86         MUXF7 (Prop_muxf7_S_O)       0.314     7.187 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[0]_i_14/O
                         net (fo=1, routed)           0.000     7.187    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[0]_i_14_n_0
    SLICE_X74Y86         MUXF8 (Prop_muxf8_I0_O)      0.098     7.285 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[0]_i_6/O
                         net (fo=1, routed)           1.124     8.408    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[0]_i_6_n_0
    SLICE_X77Y78         LUT6 (Prop_lut6_I0_O)        0.319     8.727 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[0]_i_4/O
                         net (fo=2, routed)           0.000     8.727    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[0]_i_4_n_0
    SLICE_X77Y78         MUXF7 (Prop_muxf7_I0_O)      0.212     8.939 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[0]_i_3/O
                         net (fo=1, routed)           0.286     9.225    interface_spi/master_race_spi/reg_mosi/dato_ram[0]
    SLICE_X75Y78         LUT6 (Prop_lut6_I2_O)        0.299     9.524 r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi[0]_i_2/O
                         net (fo=1, routed)           0.639    10.163    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi[0]_i_2_n_0
    SLICE_X74Y78         LUT3 (Prop_lut3_I0_O)        0.124    10.287 r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi[0]_i_1/O
                         net (fo=1, routed)           0.000    10.287    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi[0]_i_1_n_0
    SLICE_X74Y78         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.585    98.047    interface_spi/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X74Y78         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[0]/C
                         clock pessimism             -0.430    97.617    
                         clock uncertainty           -0.226    97.391    
    SLICE_X74Y78         FDRE (Setup_fdre_C_D)        0.081    97.472    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[0]
  -------------------------------------------------------------------
                         required time                         97.472    
                         arrival time                         -10.287    
  -------------------------------------------------------------------
                         slack                                 87.185    

Slack (MET) :             87.951ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        11.800ns  (logic 1.807ns (15.313%)  route 9.993ns (84.687%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.955ns = ( 98.045 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.717    -2.330    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X82Y79         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/Q
                         net (fo=125, routed)         2.769     0.895    interface_spi/master_race_spi/control_spi/addr2[2]
    SLICE_X74Y73         LUT2 (Prop_lut2_I1_O)        0.124     1.019 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         5.664     6.683    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X75Y86         MUXF7 (Prop_muxf7_S_O)       0.296     6.979 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[7]_i_15/O
                         net (fo=1, routed)           0.000     6.979    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[7]_i_15_n_0
    SLICE_X75Y86         MUXF8 (Prop_muxf8_I0_O)      0.104     7.083 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[7]_i_6/O
                         net (fo=1, routed)           1.124     8.207    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[7]_i_6_n_0
    SLICE_X75Y77         LUT6 (Prop_lut6_I0_O)        0.316     8.523 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[7]_i_4/O
                         net (fo=2, routed)           0.000     8.523    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[7]_i_4_n_0
    SLICE_X75Y77         MUXF7 (Prop_muxf7_I0_O)      0.212     8.735 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[7]_i_3/O
                         net (fo=1, routed)           0.436     9.171    interface_spi/registro_control/dato_ram[6]
    SLICE_X75Y77         LUT5 (Prop_lut5_I1_O)        0.299     9.470 r  interface_spi/registro_control/reg_shift_mosi[7]_i_2/O
                         net (fo=1, routed)           0.000     9.470    interface_spi/master_race_spi/reg_mosi/p_1_in[6]
    SLICE_X75Y77         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.583    98.045    interface_spi/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X75Y77         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[7]/C
                         clock pessimism             -0.430    97.615    
                         clock uncertainty           -0.226    97.389    
    SLICE_X75Y77         FDRE (Setup_fdre_C_D)        0.032    97.421    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[7]
  -------------------------------------------------------------------
                         required time                         97.421    
                         arrival time                          -9.470    
  -------------------------------------------------------------------
                         slack                                 87.951    

Slack (MET) :             88.030ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        11.767ns  (logic 1.802ns (15.314%)  route 9.965ns (84.686%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.956ns = ( 98.044 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.717    -2.330    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X82Y79         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/Q
                         net (fo=125, routed)         2.769     0.895    interface_spi/master_race_spi/control_spi/addr2[2]
    SLICE_X74Y73         LUT2 (Prop_lut2_I1_O)        0.124     1.019 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         5.702     6.722    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X77Y80         MUXF7 (Prop_muxf7_S_O)       0.296     7.018 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[3]_i_17/O
                         net (fo=1, routed)           0.000     7.018    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[3]_i_17_n_0
    SLICE_X77Y80         MUXF8 (Prop_muxf8_I0_O)      0.104     7.122 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[3]_i_7/O
                         net (fo=1, routed)           1.024     8.146    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[3]_i_7_n_0
    SLICE_X76Y76         LUT6 (Prop_lut6_I3_O)        0.316     8.462 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[3]_i_3/O
                         net (fo=2, routed)           0.000     8.462    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[3]_i_3_n_0
    SLICE_X76Y76         MUXF7 (Prop_muxf7_I0_O)      0.209     8.671 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[3]_i_2/O
                         net (fo=1, routed)           0.469     9.140    interface_spi/registro_control/dato_ram[2]
    SLICE_X76Y76         LUT5 (Prop_lut5_I0_O)        0.297     9.437 r  interface_spi/registro_control/reg_shift_mosi[3]_i_1/O
                         net (fo=1, routed)           0.000     9.437    interface_spi/master_race_spi/reg_mosi/p_1_in[2]
    SLICE_X76Y76         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.582    98.044    interface_spi/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X76Y76         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[3]/C
                         clock pessimism             -0.430    97.614    
                         clock uncertainty           -0.226    97.388    
    SLICE_X76Y76         FDRE (Setup_fdre_C_D)        0.079    97.467    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[3]
  -------------------------------------------------------------------
                         required time                         97.467    
                         arrival time                          -9.437    
  -------------------------------------------------------------------
                         slack                                 88.030    

Slack (MET) :             88.049ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        11.701ns  (logic 1.835ns (15.682%)  route 9.866ns (84.318%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.955ns = ( 98.045 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.717    -2.330    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X82Y79         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/Q
                         net (fo=125, routed)         2.769     0.895    interface_spi/master_race_spi/control_spi/addr2[2]
    SLICE_X74Y73         LUT2 (Prop_lut2_I1_O)        0.124     1.019 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         5.414     6.434    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X77Y87         MUXF7 (Prop_muxf7_S_O)       0.296     6.730 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[6]_i_13/O
                         net (fo=1, routed)           0.000     6.730    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[6]_i_13_n_0
    SLICE_X77Y87         MUXF8 (Prop_muxf8_I0_O)      0.104     6.834 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[6]_i_5/O
                         net (fo=1, routed)           1.396     8.230    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[6]_i_5_n_0
    SLICE_X76Y77         LUT6 (Prop_lut6_I0_O)        0.316     8.546 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[6]_i_3/O
                         net (fo=2, routed)           0.000     8.546    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[6]_i_3_n_0
    SLICE_X76Y77         MUXF7 (Prop_muxf7_I0_O)      0.241     8.787 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[6]_i_2/O
                         net (fo=1, routed)           0.287     9.073    interface_spi/registro_control/dato_ram[5]
    SLICE_X75Y77         LUT5 (Prop_lut5_I0_O)        0.298     9.371 r  interface_spi/registro_control/reg_shift_mosi[6]_i_1/O
                         net (fo=1, routed)           0.000     9.371    interface_spi/master_race_spi/reg_mosi/p_1_in[5]
    SLICE_X75Y77         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.583    98.045    interface_spi/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X75Y77         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[6]/C
                         clock pessimism             -0.430    97.615    
                         clock uncertainty           -0.226    97.389    
    SLICE_X75Y77         FDRE (Setup_fdre_C_D)        0.031    97.420    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[6]
  -------------------------------------------------------------------
                         required time                         97.420    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                 88.049    

Slack (MET) :             88.215ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        11.532ns  (logic 1.802ns (15.626%)  route 9.730ns (84.374%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.956ns = ( 98.044 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.717    -2.330    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X82Y79         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/Q
                         net (fo=125, routed)         2.769     0.895    interface_spi/master_race_spi/control_spi/addr2[2]
    SLICE_X74Y73         LUT2 (Prop_lut2_I1_O)        0.124     1.019 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         5.100     6.119    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X73Y85         MUXF7 (Prop_muxf7_S_O)       0.296     6.415 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[1]_i_13/O
                         net (fo=1, routed)           0.000     6.415    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[1]_i_13_n_0
    SLICE_X73Y85         MUXF8 (Prop_muxf8_I0_O)      0.104     6.519 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[1]_i_5/O
                         net (fo=1, routed)           1.175     7.695    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[1]_i_5_n_0
    SLICE_X74Y76         LUT6 (Prop_lut6_I0_O)        0.316     8.011 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[1]_i_3/O
                         net (fo=2, routed)           0.000     8.011    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[1]_i_3_n_0
    SLICE_X74Y76         MUXF7 (Prop_muxf7_I0_O)      0.209     8.220 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[1]_i_2/O
                         net (fo=1, routed)           0.685     8.905    interface_spi/registro_control/dato_ram[0]
    SLICE_X75Y76         LUT5 (Prop_lut5_I0_O)        0.297     9.202 r  interface_spi/registro_control/reg_shift_mosi[1]_i_1/O
                         net (fo=1, routed)           0.000     9.202    interface_spi/master_race_spi/reg_mosi/p_1_in[0]
    SLICE_X75Y76         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.582    98.044    interface_spi/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X75Y76         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[1]/C
                         clock pessimism             -0.430    97.614    
                         clock uncertainty           -0.226    97.388    
    SLICE_X75Y76         FDRE (Setup_fdre_C_D)        0.029    97.417    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[1]
  -------------------------------------------------------------------
                         required time                         97.417    
                         arrival time                          -9.202    
  -------------------------------------------------------------------
                         slack                                 88.215    

Slack (MET) :             88.365ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        11.431ns  (logic 1.772ns (15.501%)  route 9.659ns (84.499%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.956ns = ( 98.044 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.717    -2.330    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X82Y79         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/Q
                         net (fo=125, routed)         2.769     0.895    interface_spi/master_race_spi/control_spi/addr2[2]
    SLICE_X74Y73         LUT2 (Prop_lut2_I1_O)        0.124     1.019 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         4.720     5.740    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X71Y87         MUXF7 (Prop_muxf7_S_O)       0.276     6.016 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_14/O
                         net (fo=1, routed)           0.000     6.016    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_14_n_0
    SLICE_X71Y87         MUXF8 (Prop_muxf8_I1_O)      0.094     6.110 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_5/O
                         net (fo=1, routed)           1.576     7.686    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_5_n_0
    SLICE_X76Y78         LUT6 (Prop_lut6_I0_O)        0.316     8.002 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[2]_i_3/O
                         net (fo=2, routed)           0.000     8.002    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[2]_i_3_n_0
    SLICE_X76Y78         MUXF7 (Prop_muxf7_I0_O)      0.209     8.211 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_2/O
                         net (fo=1, routed)           0.594     8.805    interface_spi/registro_control/dato_ram[1]
    SLICE_X76Y76         LUT5 (Prop_lut5_I0_O)        0.297     9.102 r  interface_spi/registro_control/reg_shift_mosi[2]_i_1/O
                         net (fo=1, routed)           0.000     9.102    interface_spi/master_race_spi/reg_mosi/p_1_in[1]
    SLICE_X76Y76         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.582    98.044    interface_spi/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X76Y76         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[2]/C
                         clock pessimism             -0.430    97.614    
                         clock uncertainty           -0.226    97.388    
    SLICE_X76Y76         FDRE (Setup_fdre_C_D)        0.079    97.467    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[2]
  -------------------------------------------------------------------
                         required time                         97.467    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                 88.365    

Slack (MET) :             88.550ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        11.199ns  (logic 1.777ns (15.867%)  route 9.422ns (84.133%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.956ns = ( 98.044 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.717    -2.330    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X82Y79         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/Q
                         net (fo=125, routed)         2.769     0.895    interface_spi/master_race_spi/control_spi/addr2[2]
    SLICE_X74Y73         LUT2 (Prop_lut2_I1_O)        0.124     1.019 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         4.910     5.929    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X71Y86         MUXF7 (Prop_muxf7_S_O)       0.276     6.205 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_14/O
                         net (fo=1, routed)           0.000     6.205    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_14_n_0
    SLICE_X71Y86         MUXF8 (Prop_muxf8_I1_O)      0.094     6.299 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_5/O
                         net (fo=1, routed)           1.441     7.740    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_5_n_0
    SLICE_X77Y77         LUT6 (Prop_lut6_I0_O)        0.316     8.056 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[4]_i_3/O
                         net (fo=2, routed)           0.000     8.056    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[4]_i_3_n_0
    SLICE_X77Y77         MUXF7 (Prop_muxf7_I0_O)      0.212     8.268 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_2/O
                         net (fo=1, routed)           0.302     8.570    interface_spi/registro_control/dato_ram[3]
    SLICE_X75Y76         LUT5 (Prop_lut5_I0_O)        0.299     8.869 r  interface_spi/registro_control/reg_shift_mosi[4]_i_1/O
                         net (fo=1, routed)           0.000     8.869    interface_spi/master_race_spi/reg_mosi/p_1_in[3]
    SLICE_X75Y76         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.582    98.044    interface_spi/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X75Y76         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[4]/C
                         clock pessimism             -0.430    97.614    
                         clock uncertainty           -0.226    97.388    
    SLICE_X75Y76         FDRE (Setup_fdre_C_D)        0.031    97.419    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[4]
  -------------------------------------------------------------------
                         required time                         97.419    
                         arrival time                          -8.869    
  -------------------------------------------------------------------
                         slack                                 88.550    

Slack (MET) :             88.731ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        11.018ns  (logic 1.785ns (16.201%)  route 9.233ns (83.799%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.956ns = ( 98.044 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.717    -2.330    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X82Y79         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/Q
                         net (fo=125, routed)         2.769     0.895    interface_spi/master_race_spi/control_spi/addr2[2]
    SLICE_X74Y73         LUT2 (Prop_lut2_I1_O)        0.124     1.019 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         4.873     5.893    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X70Y85         MUXF7 (Prop_muxf7_S_O)       0.292     6.185 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_14/O
                         net (fo=1, routed)           0.000     6.185    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_14_n_0
    SLICE_X70Y85         MUXF8 (Prop_muxf8_I1_O)      0.088     6.273 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_5/O
                         net (fo=1, routed)           1.164     7.436    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_5_n_0
    SLICE_X76Y77         LUT6 (Prop_lut6_I0_O)        0.319     7.755 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[5]_i_3/O
                         net (fo=2, routed)           0.000     7.755    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[5]_i_3_n_0
    SLICE_X76Y77         MUXF7 (Prop_muxf7_I0_O)      0.209     7.964 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_2/O
                         net (fo=1, routed)           0.426     8.391    interface_spi/registro_control/dato_ram[4]
    SLICE_X75Y76         LUT5 (Prop_lut5_I0_O)        0.297     8.688 r  interface_spi/registro_control/reg_shift_mosi[5]_i_1/O
                         net (fo=1, routed)           0.000     8.688    interface_spi/master_race_spi/reg_mosi/p_1_in[4]
    SLICE_X75Y76         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.582    98.044    interface_spi/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X75Y76         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[5]/C
                         clock pessimism             -0.430    97.614    
                         clock uncertainty           -0.226    97.388    
    SLICE_X75Y76         FDRE (Setup_fdre_C_D)        0.031    97.419    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[5]
  -------------------------------------------------------------------
                         required time                         97.419    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                 88.731    

Slack (MET) :             90.944ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/memoria_ram/memoria_1/memoria_reg[91][3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        8.502ns  (logic 0.828ns (9.738%)  route 7.674ns (90.262%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 97.968 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.707    -2.340    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X81Y77         FDRE                                         r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y77         FDRE (Prop_fdre_C_Q)         0.456    -1.884 r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/Q
                         net (fo=176, routed)         1.384    -0.500    interface_spi/master_race_spi/control_spi/hold_ctrl_reg_0
    SLICE_X76Y79         LUT3 (Prop_lut3_I1_O)        0.124    -0.376 r  interface_spi/master_race_spi/control_spi/memoria[78][7]_i_3/O
                         net (fo=137, routed)         4.195     3.819    interface_spi/master_race_spi/control_spi/addr_ram[0]
    SLICE_X68Y72         LUT6 (Prop_lut6_I5_O)        0.124     3.943 r  interface_spi/master_race_spi/control_spi/memoria[95][7]_i_2/O
                         net (fo=8, routed)           1.027     4.970    interface_spi/master_race_spi/control_spi/memoria[95][7]_i_2_n_0
    SLICE_X66Y68         LUT5 (Prop_lut5_I2_O)        0.124     5.094 r  interface_spi/master_race_spi/control_spi/memoria[91][7]_i_1/O
                         net (fo=8, routed)           1.069     6.163    interface_spi/memoria_ram/memoria_1/memoria_reg[91][7]_0[0]
    SLICE_X68Y65         FDRE                                         r  interface_spi/memoria_ram/memoria_1/memoria_reg[91][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.506    97.968    interface_spi/memoria_ram/memoria_1/CLK_10MHZ
    SLICE_X68Y65         FDRE                                         r  interface_spi/memoria_ram/memoria_1/memoria_reg[91][3]/C
                         clock pessimism             -0.430    97.538    
                         clock uncertainty           -0.226    97.312    
    SLICE_X68Y65         FDRE (Setup_fdre_C_CE)      -0.205    97.107    interface_spi/memoria_ram/memoria_1/memoria_reg[91][3]
  -------------------------------------------------------------------
                         required time                         97.107    
                         arrival time                          -6.163    
  -------------------------------------------------------------------
                         slack                                 90.944    

Slack (MET) :             90.944ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/memoria_ram/memoria_1/memoria_reg[91][7]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        8.502ns  (logic 0.828ns (9.738%)  route 7.674ns (90.262%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 97.968 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.707    -2.340    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X81Y77         FDRE                                         r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y77         FDRE (Prop_fdre_C_Q)         0.456    -1.884 r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/Q
                         net (fo=176, routed)         1.384    -0.500    interface_spi/master_race_spi/control_spi/hold_ctrl_reg_0
    SLICE_X76Y79         LUT3 (Prop_lut3_I1_O)        0.124    -0.376 r  interface_spi/master_race_spi/control_spi/memoria[78][7]_i_3/O
                         net (fo=137, routed)         4.195     3.819    interface_spi/master_race_spi/control_spi/addr_ram[0]
    SLICE_X68Y72         LUT6 (Prop_lut6_I5_O)        0.124     3.943 r  interface_spi/master_race_spi/control_spi/memoria[95][7]_i_2/O
                         net (fo=8, routed)           1.027     4.970    interface_spi/master_race_spi/control_spi/memoria[95][7]_i_2_n_0
    SLICE_X66Y68         LUT5 (Prop_lut5_I2_O)        0.124     5.094 r  interface_spi/master_race_spi/control_spi/memoria[91][7]_i_1/O
                         net (fo=8, routed)           1.069     6.163    interface_spi/memoria_ram/memoria_1/memoria_reg[91][7]_0[0]
    SLICE_X68Y65         FDRE                                         r  interface_spi/memoria_ram/memoria_1/memoria_reg[91][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.506    97.968    interface_spi/memoria_ram/memoria_1/CLK_10MHZ
    SLICE_X68Y65         FDRE                                         r  interface_spi/memoria_ram/memoria_1/memoria_reg[91][7]/C
                         clock pessimism             -0.430    97.538    
                         clock uncertainty           -0.226    97.312    
    SLICE_X68Y65         FDRE (Setup_fdre_C_CE)      -0.205    97.107    interface_spi/memoria_ram/memoria_1/memoria_reg[91][7]
  -------------------------------------------------------------------
                         required time                         97.107    
                         arrival time                          -6.163    
  -------------------------------------------------------------------
                         slack                                 90.944    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 interface_spi/master_race_spi/control_spi/progress_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/control_spi/progress_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.653%)  route 0.186ns (47.347%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.598    -0.514    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X84Y80         FDRE                                         r  interface_spi/master_race_spi/control_spi/progress_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  interface_spi/master_race_spi/control_spi/progress_reg/Q
                         net (fo=19, routed)          0.186    -0.164    interface_spi/master_race_spi/control_spi/progress_reg_0
    SLICE_X84Y80         LUT5 (Prop_lut5_I4_O)        0.043    -0.121 r  interface_spi/master_race_spi/control_spi/progress_i_1/O
                         net (fo=1, routed)           0.000    -0.121    interface_spi/master_race_spi/control_spi/progress_i_1_n_0
    SLICE_X84Y80         FDRE                                         r  interface_spi/master_race_spi/control_spi/progress_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.868    -0.284    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X84Y80         FDRE                                         r  interface_spi/master_race_spi/control_spi/progress_reg/C
                         clock pessimism             -0.230    -0.514    
                         clock uncertainty            0.226    -0.288    
    SLICE_X84Y80         FDRE (Hold_fdre_C_D)         0.133    -0.155    interface_spi/master_race_spi/control_spi/progress_reg
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 interface_spi/master_race_spi/control_spi/addr2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/control_spi/addr2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.592    -0.520    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X80Y78         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.356 r  interface_spi/master_race_spi/control_spi/addr2_reg[5]/Q
                         net (fo=20, routed)          0.175    -0.181    interface_spi/master_race_spi/control_spi/addr2[5]
    SLICE_X80Y78         LUT4 (Prop_lut4_I0_O)        0.045    -0.136 r  interface_spi/master_race_spi/control_spi/addr2[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    interface_spi/master_race_spi/control_spi/addr2[5]_i_1_n_0
    SLICE_X80Y78         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.862    -0.290    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X80Y78         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[5]/C
                         clock pessimism             -0.230    -0.520    
                         clock uncertainty            0.226    -0.294    
    SLICE_X80Y78         FDRE (Hold_fdre_C_D)         0.120    -0.174    interface_spi/master_race_spi/control_spi/addr2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 interface_spi/master_race_spi/control_spi/addr2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/control_spi/addr2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.867%)  route 0.185ns (50.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.597    -0.515    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X82Y79         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  interface_spi/master_race_spi/control_spi/addr2_reg[0]/Q
                         net (fo=8, routed)           0.185    -0.189    interface_spi/master_race_spi/control_spi/addr2[0]
    SLICE_X82Y79         LUT4 (Prop_lut4_I1_O)        0.043    -0.146 r  interface_spi/master_race_spi/control_spi/addr2[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    interface_spi/master_race_spi/control_spi/addr2[2]_i_1_n_0
    SLICE_X82Y79         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.867    -0.285    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X82Y79         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
                         clock pessimism             -0.230    -0.515    
                         clock uncertainty            0.226    -0.289    
    SLICE_X82Y79         FDRE (Hold_fdre_C_D)         0.104    -0.185    interface_spi/master_race_spi/control_spi/addr2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.595    -0.517    seg7_control/CLK_10MHZ
    SLICE_X88Y76         FDRE                                         r  seg7_control/digit_timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.353 r  seg7_control/digit_timer_reg[2]/Q
                         net (fo=2, routed)           0.125    -0.228    seg7_control/digit_timer_reg[2]
    SLICE_X88Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.118 r  seg7_control/digit_timer_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.118    seg7_control/digit_timer_reg[0]_i_2_n_5
    SLICE_X88Y76         FDRE                                         r  seg7_control/digit_timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.864    -0.288    seg7_control/CLK_10MHZ
    SLICE_X88Y76         FDRE                                         r  seg7_control/digit_timer_reg[2]/C
                         clock pessimism             -0.229    -0.517    
                         clock uncertainty            0.226    -0.291    
    SLICE_X88Y76         FDRE (Hold_fdre_C_D)         0.134    -0.157    seg7_control/digit_timer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.597    -0.515    seg7_control/CLK_10MHZ
    SLICE_X88Y77         FDRE                                         r  seg7_control/digit_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  seg7_control/digit_timer_reg[6]/Q
                         net (fo=2, routed)           0.125    -0.226    seg7_control/digit_timer_reg[6]
    SLICE_X88Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.116 r  seg7_control/digit_timer_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.116    seg7_control/digit_timer_reg[4]_i_1_n_5
    SLICE_X88Y77         FDRE                                         r  seg7_control/digit_timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.866    -0.286    seg7_control/CLK_10MHZ
    SLICE_X88Y77         FDRE                                         r  seg7_control/digit_timer_reg[6]/C
                         clock pessimism             -0.229    -0.515    
                         clock uncertainty            0.226    -0.289    
    SLICE_X88Y77         FDRE (Hold_fdre_C_D)         0.134    -0.155    seg7_control/digit_timer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 envio_pulso_send/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            envio_pulso_send/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.603    -0.509    envio_pulso_send/CLK_10MHZ
    SLICE_X89Y84         FDRE                                         r  envio_pulso_send/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  envio_pulso_send/counter_reg[18]/Q
                         net (fo=2, routed)           0.120    -0.248    envio_pulso_send/counter_reg[18]
    SLICE_X89Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.137 r  envio_pulso_send/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.137    envio_pulso_send/counter_reg[16]_i_1_n_5
    SLICE_X89Y84         FDRE                                         r  envio_pulso_send/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.873    -0.279    envio_pulso_send/CLK_10MHZ
    SLICE_X89Y84         FDRE                                         r  envio_pulso_send/counter_reg[18]/C
                         clock pessimism             -0.230    -0.509    
                         clock uncertainty            0.226    -0.283    
    SLICE_X89Y84         FDRE (Hold_fdre_C_D)         0.105    -0.178    envio_pulso_send/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 envio_pulso_send/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            envio_pulso_send/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.603    -0.509    envio_pulso_send/CLK_10MHZ
    SLICE_X89Y86         FDRE                                         r  envio_pulso_send/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  envio_pulso_send/counter_reg[26]/Q
                         net (fo=2, routed)           0.120    -0.248    envio_pulso_send/counter_reg[26]
    SLICE_X89Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.137 r  envio_pulso_send/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.137    envio_pulso_send/counter_reg[24]_i_1_n_5
    SLICE_X89Y86         FDRE                                         r  envio_pulso_send/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.874    -0.278    envio_pulso_send/CLK_10MHZ
    SLICE_X89Y86         FDRE                                         r  envio_pulso_send/counter_reg[26]/C
                         clock pessimism             -0.231    -0.509    
                         clock uncertainty            0.226    -0.283    
    SLICE_X89Y86         FDRE (Hold_fdre_C_D)         0.105    -0.178    envio_pulso_send/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 envio_pulso_send/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            envio_pulso_send/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.604    -0.508    envio_pulso_send/CLK_10MHZ
    SLICE_X89Y87         FDRE                                         r  envio_pulso_send/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  envio_pulso_send/counter_reg[30]/Q
                         net (fo=2, routed)           0.121    -0.246    envio_pulso_send/counter_reg[30]
    SLICE_X89Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.135 r  envio_pulso_send/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.135    envio_pulso_send/counter_reg[28]_i_1_n_5
    SLICE_X89Y87         FDRE                                         r  envio_pulso_send/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.875    -0.277    envio_pulso_send/CLK_10MHZ
    SLICE_X89Y87         FDRE                                         r  envio_pulso_send/counter_reg[30]/C
                         clock pessimism             -0.231    -0.508    
                         clock uncertainty            0.226    -0.282    
    SLICE_X89Y87         FDRE (Hold_fdre_C_D)         0.105    -0.177    envio_pulso_send/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 seg7_control/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_select_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.734%)  route 0.193ns (51.266%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.597    -0.515    seg7_control/CLK_10MHZ
    SLICE_X87Y78         FDRE                                         r  seg7_control/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  seg7_control/digit_select_reg[1]/Q
                         net (fo=21, routed)          0.193    -0.182    seg7_control/digit_select[1]
    SLICE_X87Y78         LUT4 (Prop_lut4_I0_O)        0.042    -0.140 r  seg7_control/digit_select[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    seg7_control/digit_select[2]_i_1_n_0
    SLICE_X87Y78         FDRE                                         r  seg7_control/digit_select_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.867    -0.285    seg7_control/CLK_10MHZ
    SLICE_X87Y78         FDRE                                         r  seg7_control/digit_select_reg[2]/C
                         clock pessimism             -0.230    -0.515    
                         clock uncertainty            0.226    -0.289    
    SLICE_X87Y78         FDRE (Hold_fdre_C_D)         0.107    -0.182    seg7_control/digit_select_reg[2]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 envio_pulso_send/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            envio_pulso_send/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.600    -0.512    envio_pulso_send/CLK_10MHZ
    SLICE_X89Y81         FDRE                                         r  envio_pulso_send/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  envio_pulso_send/counter_reg[6]/Q
                         net (fo=2, routed)           0.122    -0.250    envio_pulso_send/counter_reg[6]
    SLICE_X89Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.139 r  envio_pulso_send/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.139    envio_pulso_send/counter_reg[4]_i_1_n_5
    SLICE_X89Y81         FDRE                                         r  envio_pulso_send/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.870    -0.282    envio_pulso_send/CLK_10MHZ
    SLICE_X89Y81         FDRE                                         r  envio_pulso_send/counter_reg[6]/C
                         clock pessimism             -0.230    -0.512    
                         clock uncertainty            0.226    -0.286    
    SLICE_X89Y81         FDRE (Hold_fdre_C_D)         0.105    -0.181    envio_pulso_send/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.042    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK
  To Clock:  CLK_10MHZ_WCLK_1

Setup :            0  Failing Endpoints,  Worst Slack       87.185ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             87.185ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        12.616ns  (logic 1.946ns (15.424%)  route 10.670ns (84.576%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.953ns = ( 98.047 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.717    -2.330    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X82Y79         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/Q
                         net (fo=125, routed)         2.769     0.895    interface_spi/master_race_spi/control_spi/addr2[2]
    SLICE_X74Y73         LUT2 (Prop_lut2_I1_O)        0.124     1.019 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         5.853     6.873    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X74Y86         MUXF7 (Prop_muxf7_S_O)       0.314     7.187 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[0]_i_14/O
                         net (fo=1, routed)           0.000     7.187    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[0]_i_14_n_0
    SLICE_X74Y86         MUXF8 (Prop_muxf8_I0_O)      0.098     7.285 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[0]_i_6/O
                         net (fo=1, routed)           1.124     8.408    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[0]_i_6_n_0
    SLICE_X77Y78         LUT6 (Prop_lut6_I0_O)        0.319     8.727 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[0]_i_4/O
                         net (fo=2, routed)           0.000     8.727    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[0]_i_4_n_0
    SLICE_X77Y78         MUXF7 (Prop_muxf7_I0_O)      0.212     8.939 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[0]_i_3/O
                         net (fo=1, routed)           0.286     9.225    interface_spi/master_race_spi/reg_mosi/dato_ram[0]
    SLICE_X75Y78         LUT6 (Prop_lut6_I2_O)        0.299     9.524 r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi[0]_i_2/O
                         net (fo=1, routed)           0.639    10.163    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi[0]_i_2_n_0
    SLICE_X74Y78         LUT3 (Prop_lut3_I0_O)        0.124    10.287 r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi[0]_i_1/O
                         net (fo=1, routed)           0.000    10.287    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi[0]_i_1_n_0
    SLICE_X74Y78         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.585    98.047    interface_spi/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X74Y78         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[0]/C
                         clock pessimism             -0.430    97.617    
                         clock uncertainty           -0.226    97.391    
    SLICE_X74Y78         FDRE (Setup_fdre_C_D)        0.081    97.472    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[0]
  -------------------------------------------------------------------
                         required time                         97.472    
                         arrival time                         -10.287    
  -------------------------------------------------------------------
                         slack                                 87.185    

Slack (MET) :             87.951ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.800ns  (logic 1.807ns (15.313%)  route 9.993ns (84.687%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.955ns = ( 98.045 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.717    -2.330    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X82Y79         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/Q
                         net (fo=125, routed)         2.769     0.895    interface_spi/master_race_spi/control_spi/addr2[2]
    SLICE_X74Y73         LUT2 (Prop_lut2_I1_O)        0.124     1.019 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         5.664     6.683    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X75Y86         MUXF7 (Prop_muxf7_S_O)       0.296     6.979 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[7]_i_15/O
                         net (fo=1, routed)           0.000     6.979    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[7]_i_15_n_0
    SLICE_X75Y86         MUXF8 (Prop_muxf8_I0_O)      0.104     7.083 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[7]_i_6/O
                         net (fo=1, routed)           1.124     8.207    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[7]_i_6_n_0
    SLICE_X75Y77         LUT6 (Prop_lut6_I0_O)        0.316     8.523 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[7]_i_4/O
                         net (fo=2, routed)           0.000     8.523    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[7]_i_4_n_0
    SLICE_X75Y77         MUXF7 (Prop_muxf7_I0_O)      0.212     8.735 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[7]_i_3/O
                         net (fo=1, routed)           0.436     9.171    interface_spi/registro_control/dato_ram[6]
    SLICE_X75Y77         LUT5 (Prop_lut5_I1_O)        0.299     9.470 r  interface_spi/registro_control/reg_shift_mosi[7]_i_2/O
                         net (fo=1, routed)           0.000     9.470    interface_spi/master_race_spi/reg_mosi/p_1_in[6]
    SLICE_X75Y77         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.583    98.045    interface_spi/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X75Y77         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[7]/C
                         clock pessimism             -0.430    97.615    
                         clock uncertainty           -0.226    97.389    
    SLICE_X75Y77         FDRE (Setup_fdre_C_D)        0.032    97.421    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[7]
  -------------------------------------------------------------------
                         required time                         97.421    
                         arrival time                          -9.470    
  -------------------------------------------------------------------
                         slack                                 87.951    

Slack (MET) :             88.030ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.767ns  (logic 1.802ns (15.314%)  route 9.965ns (84.686%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.956ns = ( 98.044 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.717    -2.330    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X82Y79         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/Q
                         net (fo=125, routed)         2.769     0.895    interface_spi/master_race_spi/control_spi/addr2[2]
    SLICE_X74Y73         LUT2 (Prop_lut2_I1_O)        0.124     1.019 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         5.702     6.722    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X77Y80         MUXF7 (Prop_muxf7_S_O)       0.296     7.018 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[3]_i_17/O
                         net (fo=1, routed)           0.000     7.018    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[3]_i_17_n_0
    SLICE_X77Y80         MUXF8 (Prop_muxf8_I0_O)      0.104     7.122 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[3]_i_7/O
                         net (fo=1, routed)           1.024     8.146    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[3]_i_7_n_0
    SLICE_X76Y76         LUT6 (Prop_lut6_I3_O)        0.316     8.462 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[3]_i_3/O
                         net (fo=2, routed)           0.000     8.462    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[3]_i_3_n_0
    SLICE_X76Y76         MUXF7 (Prop_muxf7_I0_O)      0.209     8.671 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[3]_i_2/O
                         net (fo=1, routed)           0.469     9.140    interface_spi/registro_control/dato_ram[2]
    SLICE_X76Y76         LUT5 (Prop_lut5_I0_O)        0.297     9.437 r  interface_spi/registro_control/reg_shift_mosi[3]_i_1/O
                         net (fo=1, routed)           0.000     9.437    interface_spi/master_race_spi/reg_mosi/p_1_in[2]
    SLICE_X76Y76         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.582    98.044    interface_spi/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X76Y76         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[3]/C
                         clock pessimism             -0.430    97.614    
                         clock uncertainty           -0.226    97.388    
    SLICE_X76Y76         FDRE (Setup_fdre_C_D)        0.079    97.467    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[3]
  -------------------------------------------------------------------
                         required time                         97.467    
                         arrival time                          -9.437    
  -------------------------------------------------------------------
                         slack                                 88.030    

Slack (MET) :             88.049ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.701ns  (logic 1.835ns (15.682%)  route 9.866ns (84.318%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.955ns = ( 98.045 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.717    -2.330    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X82Y79         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/Q
                         net (fo=125, routed)         2.769     0.895    interface_spi/master_race_spi/control_spi/addr2[2]
    SLICE_X74Y73         LUT2 (Prop_lut2_I1_O)        0.124     1.019 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         5.414     6.434    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X77Y87         MUXF7 (Prop_muxf7_S_O)       0.296     6.730 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[6]_i_13/O
                         net (fo=1, routed)           0.000     6.730    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[6]_i_13_n_0
    SLICE_X77Y87         MUXF8 (Prop_muxf8_I0_O)      0.104     6.834 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[6]_i_5/O
                         net (fo=1, routed)           1.396     8.230    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[6]_i_5_n_0
    SLICE_X76Y77         LUT6 (Prop_lut6_I0_O)        0.316     8.546 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[6]_i_3/O
                         net (fo=2, routed)           0.000     8.546    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[6]_i_3_n_0
    SLICE_X76Y77         MUXF7 (Prop_muxf7_I0_O)      0.241     8.787 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[6]_i_2/O
                         net (fo=1, routed)           0.287     9.073    interface_spi/registro_control/dato_ram[5]
    SLICE_X75Y77         LUT5 (Prop_lut5_I0_O)        0.298     9.371 r  interface_spi/registro_control/reg_shift_mosi[6]_i_1/O
                         net (fo=1, routed)           0.000     9.371    interface_spi/master_race_spi/reg_mosi/p_1_in[5]
    SLICE_X75Y77         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.583    98.045    interface_spi/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X75Y77         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[6]/C
                         clock pessimism             -0.430    97.615    
                         clock uncertainty           -0.226    97.389    
    SLICE_X75Y77         FDRE (Setup_fdre_C_D)        0.031    97.420    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[6]
  -------------------------------------------------------------------
                         required time                         97.420    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                 88.049    

Slack (MET) :             88.215ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.532ns  (logic 1.802ns (15.626%)  route 9.730ns (84.374%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.956ns = ( 98.044 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.717    -2.330    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X82Y79         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/Q
                         net (fo=125, routed)         2.769     0.895    interface_spi/master_race_spi/control_spi/addr2[2]
    SLICE_X74Y73         LUT2 (Prop_lut2_I1_O)        0.124     1.019 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         5.100     6.119    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X73Y85         MUXF7 (Prop_muxf7_S_O)       0.296     6.415 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[1]_i_13/O
                         net (fo=1, routed)           0.000     6.415    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[1]_i_13_n_0
    SLICE_X73Y85         MUXF8 (Prop_muxf8_I0_O)      0.104     6.519 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[1]_i_5/O
                         net (fo=1, routed)           1.175     7.695    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[1]_i_5_n_0
    SLICE_X74Y76         LUT6 (Prop_lut6_I0_O)        0.316     8.011 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[1]_i_3/O
                         net (fo=2, routed)           0.000     8.011    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[1]_i_3_n_0
    SLICE_X74Y76         MUXF7 (Prop_muxf7_I0_O)      0.209     8.220 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[1]_i_2/O
                         net (fo=1, routed)           0.685     8.905    interface_spi/registro_control/dato_ram[0]
    SLICE_X75Y76         LUT5 (Prop_lut5_I0_O)        0.297     9.202 r  interface_spi/registro_control/reg_shift_mosi[1]_i_1/O
                         net (fo=1, routed)           0.000     9.202    interface_spi/master_race_spi/reg_mosi/p_1_in[0]
    SLICE_X75Y76         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.582    98.044    interface_spi/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X75Y76         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[1]/C
                         clock pessimism             -0.430    97.614    
                         clock uncertainty           -0.226    97.388    
    SLICE_X75Y76         FDRE (Setup_fdre_C_D)        0.029    97.417    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[1]
  -------------------------------------------------------------------
                         required time                         97.417    
                         arrival time                          -9.202    
  -------------------------------------------------------------------
                         slack                                 88.215    

Slack (MET) :             88.365ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.431ns  (logic 1.772ns (15.501%)  route 9.659ns (84.499%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.956ns = ( 98.044 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.717    -2.330    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X82Y79         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/Q
                         net (fo=125, routed)         2.769     0.895    interface_spi/master_race_spi/control_spi/addr2[2]
    SLICE_X74Y73         LUT2 (Prop_lut2_I1_O)        0.124     1.019 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         4.720     5.740    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X71Y87         MUXF7 (Prop_muxf7_S_O)       0.276     6.016 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_14/O
                         net (fo=1, routed)           0.000     6.016    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_14_n_0
    SLICE_X71Y87         MUXF8 (Prop_muxf8_I1_O)      0.094     6.110 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_5/O
                         net (fo=1, routed)           1.576     7.686    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_5_n_0
    SLICE_X76Y78         LUT6 (Prop_lut6_I0_O)        0.316     8.002 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[2]_i_3/O
                         net (fo=2, routed)           0.000     8.002    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[2]_i_3_n_0
    SLICE_X76Y78         MUXF7 (Prop_muxf7_I0_O)      0.209     8.211 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_2/O
                         net (fo=1, routed)           0.594     8.805    interface_spi/registro_control/dato_ram[1]
    SLICE_X76Y76         LUT5 (Prop_lut5_I0_O)        0.297     9.102 r  interface_spi/registro_control/reg_shift_mosi[2]_i_1/O
                         net (fo=1, routed)           0.000     9.102    interface_spi/master_race_spi/reg_mosi/p_1_in[1]
    SLICE_X76Y76         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.582    98.044    interface_spi/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X76Y76         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[2]/C
                         clock pessimism             -0.430    97.614    
                         clock uncertainty           -0.226    97.388    
    SLICE_X76Y76         FDRE (Setup_fdre_C_D)        0.079    97.467    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[2]
  -------------------------------------------------------------------
                         required time                         97.467    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                 88.365    

Slack (MET) :             88.550ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.199ns  (logic 1.777ns (15.867%)  route 9.422ns (84.133%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.956ns = ( 98.044 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.717    -2.330    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X82Y79         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/Q
                         net (fo=125, routed)         2.769     0.895    interface_spi/master_race_spi/control_spi/addr2[2]
    SLICE_X74Y73         LUT2 (Prop_lut2_I1_O)        0.124     1.019 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         4.910     5.929    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X71Y86         MUXF7 (Prop_muxf7_S_O)       0.276     6.205 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_14/O
                         net (fo=1, routed)           0.000     6.205    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_14_n_0
    SLICE_X71Y86         MUXF8 (Prop_muxf8_I1_O)      0.094     6.299 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_5/O
                         net (fo=1, routed)           1.441     7.740    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_5_n_0
    SLICE_X77Y77         LUT6 (Prop_lut6_I0_O)        0.316     8.056 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[4]_i_3/O
                         net (fo=2, routed)           0.000     8.056    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[4]_i_3_n_0
    SLICE_X77Y77         MUXF7 (Prop_muxf7_I0_O)      0.212     8.268 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_2/O
                         net (fo=1, routed)           0.302     8.570    interface_spi/registro_control/dato_ram[3]
    SLICE_X75Y76         LUT5 (Prop_lut5_I0_O)        0.299     8.869 r  interface_spi/registro_control/reg_shift_mosi[4]_i_1/O
                         net (fo=1, routed)           0.000     8.869    interface_spi/master_race_spi/reg_mosi/p_1_in[3]
    SLICE_X75Y76         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.582    98.044    interface_spi/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X75Y76         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[4]/C
                         clock pessimism             -0.430    97.614    
                         clock uncertainty           -0.226    97.388    
    SLICE_X75Y76         FDRE (Setup_fdre_C_D)        0.031    97.419    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[4]
  -------------------------------------------------------------------
                         required time                         97.419    
                         arrival time                          -8.869    
  -------------------------------------------------------------------
                         slack                                 88.550    

Slack (MET) :             88.731ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.018ns  (logic 1.785ns (16.201%)  route 9.233ns (83.799%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.956ns = ( 98.044 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.717    -2.330    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X82Y79         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/Q
                         net (fo=125, routed)         2.769     0.895    interface_spi/master_race_spi/control_spi/addr2[2]
    SLICE_X74Y73         LUT2 (Prop_lut2_I1_O)        0.124     1.019 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         4.873     5.893    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X70Y85         MUXF7 (Prop_muxf7_S_O)       0.292     6.185 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_14/O
                         net (fo=1, routed)           0.000     6.185    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_14_n_0
    SLICE_X70Y85         MUXF8 (Prop_muxf8_I1_O)      0.088     6.273 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_5/O
                         net (fo=1, routed)           1.164     7.436    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_5_n_0
    SLICE_X76Y77         LUT6 (Prop_lut6_I0_O)        0.319     7.755 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[5]_i_3/O
                         net (fo=2, routed)           0.000     7.755    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[5]_i_3_n_0
    SLICE_X76Y77         MUXF7 (Prop_muxf7_I0_O)      0.209     7.964 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_2/O
                         net (fo=1, routed)           0.426     8.391    interface_spi/registro_control/dato_ram[4]
    SLICE_X75Y76         LUT5 (Prop_lut5_I0_O)        0.297     8.688 r  interface_spi/registro_control/reg_shift_mosi[5]_i_1/O
                         net (fo=1, routed)           0.000     8.688    interface_spi/master_race_spi/reg_mosi/p_1_in[4]
    SLICE_X75Y76         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.582    98.044    interface_spi/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X75Y76         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[5]/C
                         clock pessimism             -0.430    97.614    
                         clock uncertainty           -0.226    97.388    
    SLICE_X75Y76         FDRE (Setup_fdre_C_D)        0.031    97.419    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[5]
  -------------------------------------------------------------------
                         required time                         97.419    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                 88.731    

Slack (MET) :             90.944ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/memoria_ram/memoria_1/memoria_reg[91][3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        8.502ns  (logic 0.828ns (9.738%)  route 7.674ns (90.262%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 97.968 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.707    -2.340    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X81Y77         FDRE                                         r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y77         FDRE (Prop_fdre_C_Q)         0.456    -1.884 r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/Q
                         net (fo=176, routed)         1.384    -0.500    interface_spi/master_race_spi/control_spi/hold_ctrl_reg_0
    SLICE_X76Y79         LUT3 (Prop_lut3_I1_O)        0.124    -0.376 r  interface_spi/master_race_spi/control_spi/memoria[78][7]_i_3/O
                         net (fo=137, routed)         4.195     3.819    interface_spi/master_race_spi/control_spi/addr_ram[0]
    SLICE_X68Y72         LUT6 (Prop_lut6_I5_O)        0.124     3.943 r  interface_spi/master_race_spi/control_spi/memoria[95][7]_i_2/O
                         net (fo=8, routed)           1.027     4.970    interface_spi/master_race_spi/control_spi/memoria[95][7]_i_2_n_0
    SLICE_X66Y68         LUT5 (Prop_lut5_I2_O)        0.124     5.094 r  interface_spi/master_race_spi/control_spi/memoria[91][7]_i_1/O
                         net (fo=8, routed)           1.069     6.163    interface_spi/memoria_ram/memoria_1/memoria_reg[91][7]_0[0]
    SLICE_X68Y65         FDRE                                         r  interface_spi/memoria_ram/memoria_1/memoria_reg[91][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.506    97.968    interface_spi/memoria_ram/memoria_1/CLK_10MHZ
    SLICE_X68Y65         FDRE                                         r  interface_spi/memoria_ram/memoria_1/memoria_reg[91][3]/C
                         clock pessimism             -0.430    97.538    
                         clock uncertainty           -0.226    97.312    
    SLICE_X68Y65         FDRE (Setup_fdre_C_CE)      -0.205    97.107    interface_spi/memoria_ram/memoria_1/memoria_reg[91][3]
  -------------------------------------------------------------------
                         required time                         97.107    
                         arrival time                          -6.163    
  -------------------------------------------------------------------
                         slack                                 90.944    

Slack (MET) :             90.944ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/memoria_ram/memoria_1/memoria_reg[91][7]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        8.502ns  (logic 0.828ns (9.738%)  route 7.674ns (90.262%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 97.968 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.707    -2.340    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X81Y77         FDRE                                         r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y77         FDRE (Prop_fdre_C_Q)         0.456    -1.884 r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/Q
                         net (fo=176, routed)         1.384    -0.500    interface_spi/master_race_spi/control_spi/hold_ctrl_reg_0
    SLICE_X76Y79         LUT3 (Prop_lut3_I1_O)        0.124    -0.376 r  interface_spi/master_race_spi/control_spi/memoria[78][7]_i_3/O
                         net (fo=137, routed)         4.195     3.819    interface_spi/master_race_spi/control_spi/addr_ram[0]
    SLICE_X68Y72         LUT6 (Prop_lut6_I5_O)        0.124     3.943 r  interface_spi/master_race_spi/control_spi/memoria[95][7]_i_2/O
                         net (fo=8, routed)           1.027     4.970    interface_spi/master_race_spi/control_spi/memoria[95][7]_i_2_n_0
    SLICE_X66Y68         LUT5 (Prop_lut5_I2_O)        0.124     5.094 r  interface_spi/master_race_spi/control_spi/memoria[91][7]_i_1/O
                         net (fo=8, routed)           1.069     6.163    interface_spi/memoria_ram/memoria_1/memoria_reg[91][7]_0[0]
    SLICE_X68Y65         FDRE                                         r  interface_spi/memoria_ram/memoria_1/memoria_reg[91][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        1.506    97.968    interface_spi/memoria_ram/memoria_1/CLK_10MHZ
    SLICE_X68Y65         FDRE                                         r  interface_spi/memoria_ram/memoria_1/memoria_reg[91][7]/C
                         clock pessimism             -0.430    97.538    
                         clock uncertainty           -0.226    97.312    
    SLICE_X68Y65         FDRE (Setup_fdre_C_CE)      -0.205    97.107    interface_spi/memoria_ram/memoria_1/memoria_reg[91][7]
  -------------------------------------------------------------------
                         required time                         97.107    
                         arrival time                          -6.163    
  -------------------------------------------------------------------
                         slack                                 90.944    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 interface_spi/master_race_spi/control_spi/progress_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/control_spi/progress_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.653%)  route 0.186ns (47.347%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.598    -0.514    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X84Y80         FDRE                                         r  interface_spi/master_race_spi/control_spi/progress_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  interface_spi/master_race_spi/control_spi/progress_reg/Q
                         net (fo=19, routed)          0.186    -0.164    interface_spi/master_race_spi/control_spi/progress_reg_0
    SLICE_X84Y80         LUT5 (Prop_lut5_I4_O)        0.043    -0.121 r  interface_spi/master_race_spi/control_spi/progress_i_1/O
                         net (fo=1, routed)           0.000    -0.121    interface_spi/master_race_spi/control_spi/progress_i_1_n_0
    SLICE_X84Y80         FDRE                                         r  interface_spi/master_race_spi/control_spi/progress_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.868    -0.284    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X84Y80         FDRE                                         r  interface_spi/master_race_spi/control_spi/progress_reg/C
                         clock pessimism             -0.230    -0.514    
                         clock uncertainty            0.226    -0.288    
    SLICE_X84Y80         FDRE (Hold_fdre_C_D)         0.133    -0.155    interface_spi/master_race_spi/control_spi/progress_reg
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 interface_spi/master_race_spi/control_spi/addr2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/control_spi/addr2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.592    -0.520    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X80Y78         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.356 r  interface_spi/master_race_spi/control_spi/addr2_reg[5]/Q
                         net (fo=20, routed)          0.175    -0.181    interface_spi/master_race_spi/control_spi/addr2[5]
    SLICE_X80Y78         LUT4 (Prop_lut4_I0_O)        0.045    -0.136 r  interface_spi/master_race_spi/control_spi/addr2[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    interface_spi/master_race_spi/control_spi/addr2[5]_i_1_n_0
    SLICE_X80Y78         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.862    -0.290    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X80Y78         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[5]/C
                         clock pessimism             -0.230    -0.520    
                         clock uncertainty            0.226    -0.294    
    SLICE_X80Y78         FDRE (Hold_fdre_C_D)         0.120    -0.174    interface_spi/master_race_spi/control_spi/addr2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 interface_spi/master_race_spi/control_spi/addr2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/control_spi/addr2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.867%)  route 0.185ns (50.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.597    -0.515    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X82Y79         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  interface_spi/master_race_spi/control_spi/addr2_reg[0]/Q
                         net (fo=8, routed)           0.185    -0.189    interface_spi/master_race_spi/control_spi/addr2[0]
    SLICE_X82Y79         LUT4 (Prop_lut4_I1_O)        0.043    -0.146 r  interface_spi/master_race_spi/control_spi/addr2[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    interface_spi/master_race_spi/control_spi/addr2[2]_i_1_n_0
    SLICE_X82Y79         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.867    -0.285    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X82Y79         FDRE                                         r  interface_spi/master_race_spi/control_spi/addr2_reg[2]/C
                         clock pessimism             -0.230    -0.515    
                         clock uncertainty            0.226    -0.289    
    SLICE_X82Y79         FDRE (Hold_fdre_C_D)         0.104    -0.185    interface_spi/master_race_spi/control_spi/addr2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.595    -0.517    seg7_control/CLK_10MHZ
    SLICE_X88Y76         FDRE                                         r  seg7_control/digit_timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.353 r  seg7_control/digit_timer_reg[2]/Q
                         net (fo=2, routed)           0.125    -0.228    seg7_control/digit_timer_reg[2]
    SLICE_X88Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.118 r  seg7_control/digit_timer_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.118    seg7_control/digit_timer_reg[0]_i_2_n_5
    SLICE_X88Y76         FDRE                                         r  seg7_control/digit_timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.864    -0.288    seg7_control/CLK_10MHZ
    SLICE_X88Y76         FDRE                                         r  seg7_control/digit_timer_reg[2]/C
                         clock pessimism             -0.229    -0.517    
                         clock uncertainty            0.226    -0.291    
    SLICE_X88Y76         FDRE (Hold_fdre_C_D)         0.134    -0.157    seg7_control/digit_timer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.597    -0.515    seg7_control/CLK_10MHZ
    SLICE_X88Y77         FDRE                                         r  seg7_control/digit_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  seg7_control/digit_timer_reg[6]/Q
                         net (fo=2, routed)           0.125    -0.226    seg7_control/digit_timer_reg[6]
    SLICE_X88Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.116 r  seg7_control/digit_timer_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.116    seg7_control/digit_timer_reg[4]_i_1_n_5
    SLICE_X88Y77         FDRE                                         r  seg7_control/digit_timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.866    -0.286    seg7_control/CLK_10MHZ
    SLICE_X88Y77         FDRE                                         r  seg7_control/digit_timer_reg[6]/C
                         clock pessimism             -0.229    -0.515    
                         clock uncertainty            0.226    -0.289    
    SLICE_X88Y77         FDRE (Hold_fdre_C_D)         0.134    -0.155    seg7_control/digit_timer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 envio_pulso_send/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            envio_pulso_send/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.603    -0.509    envio_pulso_send/CLK_10MHZ
    SLICE_X89Y84         FDRE                                         r  envio_pulso_send/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  envio_pulso_send/counter_reg[18]/Q
                         net (fo=2, routed)           0.120    -0.248    envio_pulso_send/counter_reg[18]
    SLICE_X89Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.137 r  envio_pulso_send/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.137    envio_pulso_send/counter_reg[16]_i_1_n_5
    SLICE_X89Y84         FDRE                                         r  envio_pulso_send/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.873    -0.279    envio_pulso_send/CLK_10MHZ
    SLICE_X89Y84         FDRE                                         r  envio_pulso_send/counter_reg[18]/C
                         clock pessimism             -0.230    -0.509    
                         clock uncertainty            0.226    -0.283    
    SLICE_X89Y84         FDRE (Hold_fdre_C_D)         0.105    -0.178    envio_pulso_send/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 envio_pulso_send/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            envio_pulso_send/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.603    -0.509    envio_pulso_send/CLK_10MHZ
    SLICE_X89Y86         FDRE                                         r  envio_pulso_send/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  envio_pulso_send/counter_reg[26]/Q
                         net (fo=2, routed)           0.120    -0.248    envio_pulso_send/counter_reg[26]
    SLICE_X89Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.137 r  envio_pulso_send/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.137    envio_pulso_send/counter_reg[24]_i_1_n_5
    SLICE_X89Y86         FDRE                                         r  envio_pulso_send/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.874    -0.278    envio_pulso_send/CLK_10MHZ
    SLICE_X89Y86         FDRE                                         r  envio_pulso_send/counter_reg[26]/C
                         clock pessimism             -0.231    -0.509    
                         clock uncertainty            0.226    -0.283    
    SLICE_X89Y86         FDRE (Hold_fdre_C_D)         0.105    -0.178    envio_pulso_send/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 envio_pulso_send/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            envio_pulso_send/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.604    -0.508    envio_pulso_send/CLK_10MHZ
    SLICE_X89Y87         FDRE                                         r  envio_pulso_send/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  envio_pulso_send/counter_reg[30]/Q
                         net (fo=2, routed)           0.121    -0.246    envio_pulso_send/counter_reg[30]
    SLICE_X89Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.135 r  envio_pulso_send/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.135    envio_pulso_send/counter_reg[28]_i_1_n_5
    SLICE_X89Y87         FDRE                                         r  envio_pulso_send/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.875    -0.277    envio_pulso_send/CLK_10MHZ
    SLICE_X89Y87         FDRE                                         r  envio_pulso_send/counter_reg[30]/C
                         clock pessimism             -0.231    -0.508    
                         clock uncertainty            0.226    -0.282    
    SLICE_X89Y87         FDRE (Hold_fdre_C_D)         0.105    -0.177    envio_pulso_send/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 seg7_control/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_select_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.734%)  route 0.193ns (51.266%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.597    -0.515    seg7_control/CLK_10MHZ
    SLICE_X87Y78         FDRE                                         r  seg7_control/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  seg7_control/digit_select_reg[1]/Q
                         net (fo=21, routed)          0.193    -0.182    seg7_control/digit_select[1]
    SLICE_X87Y78         LUT4 (Prop_lut4_I0_O)        0.042    -0.140 r  seg7_control/digit_select[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    seg7_control/digit_select[2]_i_1_n_0
    SLICE_X87Y78         FDRE                                         r  seg7_control/digit_select_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.867    -0.285    seg7_control/CLK_10MHZ
    SLICE_X87Y78         FDRE                                         r  seg7_control/digit_select_reg[2]/C
                         clock pessimism             -0.230    -0.515    
                         clock uncertainty            0.226    -0.289    
    SLICE_X87Y78         FDRE (Hold_fdre_C_D)         0.107    -0.182    seg7_control/digit_select_reg[2]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 envio_pulso_send/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            envio_pulso_send/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.600    -0.512    envio_pulso_send/CLK_10MHZ
    SLICE_X89Y81         FDRE                                         r  envio_pulso_send/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  envio_pulso_send/counter_reg[6]/Q
                         net (fo=2, routed)           0.122    -0.250    envio_pulso_send/counter_reg[6]
    SLICE_X89Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.139 r  envio_pulso_send/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.139    envio_pulso_send/counter_reg[4]_i_1_n_5
    SLICE_X89Y81         FDRE                                         r  envio_pulso_send/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1256, routed)        0.870    -0.282    envio_pulso_send/CLK_10MHZ
    SLICE_X89Y81         FDRE                                         r  envio_pulso_send/counter_reg[6]/C
                         clock pessimism             -0.230    -0.512    
                         clock uncertainty            0.226    -0.286    
    SLICE_X89Y81         FDRE (Hold_fdre_C_D)         0.105    -0.181    envio_pulso_send/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.042    





