{
  "id": "02-07-sintesis-simulacion",
  "topic": "Síntesis y Simulación",
  "type": "learning_module",
  "status": "draft",
  "last_updated": "2026-01-02",
  "human_purpose": "Crear testbenches, simular diseños y sintetizar para FPGA.",
  "resource_map": {
    "entry_point": "VHDL-07-Intro.md",
    "main_theory": "theory/02-07-Teoria-Sintesis-Simulacion.md",
    "cheat_sheet": "VHDL-07-Resumen-Formulas.md",
    "methods": [
      "methods/02-07-Metodos-Sintesis-Simulacion.md"
    ],
    "problems": "problems/02-07-Problemas.md",
    "answers": "solutions/Respuestas.md",
    "solutions": [
      "solutions/prob-01/"
    ]
  },
  "ai_contract": {
    "strict_mode": true
  },
  "prerequisites": [
    "02-06-maquinas-estados"
  ],
  "learning_objectives": [
    "Crear testbenches",
    "Ejecutar simulaciones",
    "Sintetizar para FPGA"
  ],
  "estimated_time": "1-3 horas",
  "difficulty": "avanzado",
  "subtopics": [],
  "tags": [
    "testbench",
    "sintesis",
    "fpga",
    "simulacion",
    "verificacion"
  ],
  "contains_code_examples": true,
  "title": "Síntesis y Simulación",
  "slug": "sintesis-simulacion",
  "area": "vhdl",
  "topics": [
    "testbench",
    "sintesis",
    "fpga",
    "simulacion",
    "verificacion"
  ],
  "required_files": [
    "manifest.json",
    "VHDL-07-Intro.md",
    "VHDL-07-Resumen-Formulas.md"
  ],
  "references": [
    {
      "id": "VHDL-REF-01",
      "chapters": ["Cap. 21-22: Test Benches"],
      "pages": "651-720"
    },
    {
      "id": "VHDL-REF-03",
      "chapters": ["Cap. 9-10: Synthesis"],
      "pages": "251-340"
    }
  ],
  "validation_status": {
    "status": "pendiente",
    "validated_by": null,
    "validation_date": null,
    "notes": "Estructura creada, pendiente validación de contenido"
  },
  "updated_at": "2026-01-03"
}
