ISim log file
Running: C:\Xilinx\Projects\ControlUnit\Control_Tester_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Xilinx/Projects/ControlUnit/Control_Tester_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
----------------------------------------------------------------------
INFO:Security:61 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:63 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:68 - For more information or for assistance in obtaining 
 a license, please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses".)
INFO:Security:68a - user is Ronnie, on host RONNIE-PC.
ERROR:Security:14 - No feature was available for 'ISIM'.

No such feature exists.
Feature:       ISIM
License path:  C:/.Xilinx\Xilinx.lic;C:\Xilinx\14.7\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\Xilinx\14.7\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\Xilinx\14.7\ISE_DS\EDK/data/core_licenses\Xilinx.lic;
FLEXnet Licensing error:-5,357
For further information, refer to the FLEXnet Licensing documentation,
available at "www.flexerasoftware.com".
----------------------------------------------------------------------
WARNING: A full ISim License cannot be checked out due to the issues listed above. Please use Xilinx License Configuration Manager to fix these issues in order to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Xilinx/Projects/ControlUnit/Control_Tester.v" Line 11.  For instance Control_Tester/uut/, width 2 of formal port RegDst is not equal to width 1 of actual signal RegDst.
WARNING: File "C:/Xilinx/Projects/ControlUnit/Control_Tester.v" Line 12.  For instance Control_Tester/uut/, width 2 of formal port ALUSrc is not equal to width 1 of actual signal ALUSrc.
WARNING: File "C:/Xilinx/Projects/ControlUnit/Control_Tester.v" Line 13.  For instance Control_Tester/uut/, width 2 of formal port MemtoReg is not equal to width 1 of actual signal MemtoReg.
WARNING: File "C:/Xilinx/Projects/ControlUnit/Control_Tester.v" Line 14.  For instance Control_Tester/uut/, width 2 of formal port RegWrite is not equal to width 1 of actual signal RegWrite.
WARNING: File "C:/Xilinx/Projects/ControlUnit/Control_Tester.v" Line 15.  For instance Control_Tester/uut/, width 2 of formal port MemRead is not equal to width 1 of actual signal MemRead.
WARNING: File "C:/Xilinx/Projects/ControlUnit/Control_Tester.v" Line 16.  For instance Control_Tester/uut/, width 2 of formal port MemWrite is not equal to width 1 of actual signal MemWrite.
WARNING: File "C:/Xilinx/Projects/ControlUnit/Control_Tester.v" Line 17.  For instance Control_Tester/uut/, width 2 of formal port Branch is not equal to width 1 of actual signal Branch.
WARNING: File "C:/Xilinx/Projects/ControlUnit/Control_Tester.v" Line 18.  For instance Control_Tester/uut/, width 2 of formal port Jump is not equal to width 1 of actual signal Jump.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 60 ns :  in File "C:/Xilinx/Projects/ControlUnit/Control_Tester.v" Line 60 
