Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: Controller_FPGA2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Controller_FPGA2.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Controller_FPGA2"
Output Format                      : NGC
Target Device                      : xc6slx25-3-fgg484

---- Source Options
Top Module Name                    : Controller_FPGA2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\iodrp_mcb_controller.vhd" into library work
Parsing entity <iodrp_mcb_controller>.
Parsing architecture <trans> of entity <iodrp_mcb_controller>.
Parsing VHDL file "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\iodrp_controller.vhd" into library work
Parsing entity <iodrp_controller>.
Parsing architecture <trans> of entity <iodrp_controller>.
Parsing VHDL file "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\mcb_soft_calibration.vhd" into library work
Parsing entity <mcb_soft_calibration>.
Parsing architecture <trans> of entity <mcb_soft_calibration>.
Parsing VHDL file "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\mcb_soft_calibration_top.vhd" into library work
Parsing entity <mcb_soft_calibration_top>.
Parsing architecture <trans> of entity <mcb_soft_calibration_top>.
Parsing VHDL file "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\mcb_raw_wrapper.vhd" into library work
Parsing entity <mcb_raw_wrapper>.
Parsing architecture <aarch> of entity <mcb_raw_wrapper>.
Parsing VHDL file "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" into library work
Parsing entity <memc3_wrapper>.
Parsing architecture <acch> of entity <memc3_wrapper>.
Parsing VHDL file "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_infrastructure.vhd" into library work
Parsing entity <memc3_infrastructure>.
Parsing architecture <syn> of entity <memc3_infrastructure>.
Parsing VHDL file "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\LPDDR_Ctrl.vhd" into library work
Parsing entity <LPDDR_Ctrl>.
Parsing architecture <arc> of entity <lpddr_ctrl>.
Parsing VHDL file "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\Sys_PLL.vhd" into library work
Parsing entity <Sys_PLL>.
Parsing architecture <xilinx> of entity <sys_pll>.
Parsing VHDL file "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LinkTx.vhd" into library work
Parsing entity <LinkTx>.
Parsing architecture <xilinx> of entity <linktx>.
Parsing VHDL file "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LinkTx\example_design\LinkTx_exdes.vhd" into library work
Parsing entity <LinkTx_exdes>.
Parsing architecture <xilinx> of entity <linktx_exdes>.
Parsing VHDL file "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LinkTxFIFO.vhd" into library work
Parsing entity <LinkTxFIFO>.
Parsing architecture <LinkTxFIFO_a> of entity <linktxfifo>.
Parsing VHDL file "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\SMI_FIFO.vhd" into library work
Parsing entity <SMI_FIFO>.
Parsing architecture <SMI_FIFO_a> of entity <smi_fifo>.
Parsing VHDL file "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\PhyRxBuff.vhd" into library work
Parsing entity <PhyRxBuff>.
Parsing architecture <PhyRxBuff_a> of entity <phyrxbuff>.
Parsing VHDL file "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\PhyTxBuff.vhd" into library work
Parsing entity <PhyTxBuff>.
Parsing architecture <PhyTxBuff_a> of entity <phytxbuff>.
Parsing VHDL file "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\SCFIFO1Kx16.vhd" into library work
Parsing entity <SCFIFO1Kx16>.
Parsing architecture <SCFIFO1Kx16_a> of entity <scfifo1kx16>.
Parsing VHDL file "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\SCFIFO_1Kx28.vhd" into library work
Parsing entity <SCFIFO_1Kx28>.
Parsing architecture <SCFIFO_1Kx28_a> of entity <scfifo_1kx28>.
Parsing VHDL file "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Proj_Defs.vhd" into library work
Parsing package <Proj_Defs>.
INFO:HDLCompiler:1676 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Proj_Defs.vhd" Line 417. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Proj_Defs.vhd" Line 424. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Proj_Defs.vhd" Line 425. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Proj_Defs.vhd" Line 432. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing VHDL file "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\FM_Tx_Rx.vhd" into library work
Parsing entity <FM_Tx>.
INFO:HDLCompiler:1676 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\FM_Tx_Rx.vhd" Line 18. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <behavioural> of entity <fm_tx>.
Parsing entity <FM_Rx>.
INFO:HDLCompiler:1676 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\FM_Tx_Rx.vhd" Line 165. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\FM_Tx_Rx.vhd" Line 166. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <behavioural> of entity <fm_rx>.
Parsing entity <TClk_Tx>.
INFO:HDLCompiler:1676 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\FM_Tx_Rx.vhd" Line 307. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <behavioural> of entity <tclk_tx>.
Parsing entity <TClk_Rx>.
INFO:HDLCompiler:1676 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\FM_Tx_Rx.vhd" Line 434. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <behavioural> of entity <tclk_rx>.
Parsing entity <BS_Rx>.
INFO:HDLCompiler:1676 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\FM_Tx_Rx.vhd" Line 560. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <behavioural> of entity <bs_rx>.
Parsing VHDL file "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\CRC32_D4.vhd" into library work
Parsing entity <CRC32_D4>.
Parsing architecture <imp_crc> of entity <crc32_d4>.
Parsing VHDL file "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Controller_FPGA2.vhd" into library work
Parsing entity <Controller_FPGA2>.
INFO:HDLCompiler:1676 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Controller_FPGA2.vhd" Line 48. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Controller_FPGA2.vhd" Line 49. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Controller_FPGA2.vhd" Line 51. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Controller_FPGA2.vhd" Line 54. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Controller_FPGA2.vhd" Line 58. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Controller_FPGA2.vhd" Line 62. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Controller_FPGA2.vhd" Line 65. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <behavioural> of entity <controller_fpga2>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Controller_FPGA2> (architecture <behavioural>) from library <work>.

Elaborating entity <Sys_PLL> (architecture <xilinx>) from library <work>.

Elaborating entity <LinkTx> (architecture <xilinx>) with generics from library <work>.
WARNING:HDLCompiler:634 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LinkTx.vhd" Line 102: Net <oserdes_d[0][3]> does not have a driver.

Elaborating entity <LPDDR_Ctrl> (architecture <arc>) with generics from library <work>.

Elaborating entity <memc3_infrastructure> (architecture <syn>) with generics from library <work>.

Elaborating entity <memc3_wrapper> (architecture <acch>) with generics from library <work>.

Elaborating entity <mcb_raw_wrapper> (architecture <aarch>) with generics from library <work>.
WARNING:HDLCompiler:321 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 582: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 3207: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 3495: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 3757: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 3964: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <mcb_soft_calibration_top> (architecture <trans>) with generics from library <work>.

Elaborating entity <mcb_soft_calibration> (architecture <trans>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\mcb_soft_calibration.vhd" Line 559: Assignment to half_mv_du ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\mcb_soft_calibration.vhd" Line 561: Assignment to half_mv_dd ignored, since the identifier is never used

Elaborating entity <iodrp_controller> (architecture <trans>) from library <work>.
INFO:HDLCompiler:679 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\iodrp_controller.vhd" Line 352. Case statement is complete. others clause is never selected

Elaborating entity <iodrp_mcb_controller> (architecture <trans>) from library <work>.
INFO:HDLCompiler:679 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\iodrp_mcb_controller.vhd" Line 496. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:321 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\mcb_soft_calibration.vhd" Line 623: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:1127 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\mcb_soft_calibration.vhd" Line 911: Assignment to state_start_dyncal_r1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\mcb_soft_calibration.vhd" Line 968: Assignment to mcb_uodatavalid_u ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\mcb_soft_calibration.vhd" Line 1012: Assignment to iodrpctrlr_use_bkst ignored, since the identifier is never used
WARNING:HDLCompiler:321 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\mcb_soft_calibration_top.vhd" Line 395: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:634 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\mcb_soft_calibration_top.vhd" Line 222: Net <ZIO_IODRP_SDO> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\mcb_soft_calibration_top.vhd" Line 236: Net <ZIO_IN> does not have a driver.
WARNING:HDLCompiler:321 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 7024: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 7050: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 7075: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 7086: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 7091: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <LinkTxFIFO> (architecture <LinkTxFIFO_a>) from library <work>.

Elaborating entity <SMI_FIFO> (architecture <SMI_FIFO_a>) from library <work>.

Elaborating entity <PhyTxBuff> (architecture <PhyTxBuff_a>) from library <work>.

Elaborating entity <FM_Rx> (architecture <behavioural>) with generics from library <work>.
WARNING:HDLCompiler:89 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Proj_Defs.vhd" Line 314: <scfifo_512x16> remains a black-box since it has no binding entity.

Elaborating entity <SCFIFO_1Kx28> (architecture <SCFIFO_1Kx28_a>) from library <work>.

Elaborating entity <CRC32_D4> (architecture <imp_crc>) from library <work>.

Elaborating entity <PhyRxBuff> (architecture <PhyRxBuff_a>) from library <work>.

Elaborating entity <SCFIFO1Kx16> (architecture <SCFIFO1Kx16_a>) from library <work>.
INFO:HDLCompiler:679 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Controller_FPGA2.vhd" Line 546. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Controller_FPGA2.vhd" Line 546. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Controller_FPGA2.vhd" Line 546. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Controller_FPGA2.vhd" Line 546. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Controller_FPGA2.vhd" Line 546. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Controller_FPGA2.vhd" Line 546. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Controller_FPGA2.vhd" Line 546. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Controller_FPGA2.vhd" Line 546. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Controller_FPGA2.vhd" Line 630. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Controller_FPGA2.vhd" Line 639. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Controller_FPGA2.vhd" Line 747. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Controller_FPGA2.vhd" Line 585: Assignment to spi_adddr ignored, since the identifier is never used
INFO:HDLCompiler:679 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Controller_FPGA2.vhd" Line 1178. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Controller_FPGA2.vhd" Line 842: Assignment to sdrd_end ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Controller_FPGA2>.
    Related source file is "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Controller_FPGA2.vhd".
WARNING:Xst:647 - Input <TxClk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPIMISO> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Controller_FPGA2.vhd" line 315: Output port <c3_clk0> of the instance <LPDDRCtrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Controller_FPGA2.vhd" line 315: Output port <c3_p2_wr_underrun> of the instance <LPDDRCtrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Controller_FPGA2.vhd" line 315: Output port <c3_p2_wr_error> of the instance <LPDDRCtrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Controller_FPGA2.vhd" line 315: Output port <c3_p3_rd_overflow> of the instance <LPDDRCtrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Controller_FPGA2.vhd" line 315: Output port <c3_p3_rd_error> of the instance <LPDDRCtrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Controller_FPGA2.vhd" line 359: Output port <full> of the instance <LinkBuff> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Controller_FPGA2.vhd" line 374: Output port <full> of the instance <SMI_Buff> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Controller_FPGA2.vhd" line 385: Output port <full> of the instance <PhyTx_Buff> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Controller_FPGA2.vhd" line 394: Output port <wr_data_count> of the instance <SPITx_Buff> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Controller_FPGA2.vhd" line 394: Output port <full> of the instance <SPITx_Buff> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Controller_FPGA2.vhd" line 414: Output port <full> of the instance <DatReqBuff> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Controller_FPGA2.vhd" line 414: Output port <empty> of the instance <DatReqBuff> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Controller_FPGA2.vhd" line 422: Output port <data> of the instance <HrtBtRx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Controller_FPGA2.vhd" line 422: Output port <Rx_Out_Done> of the instance <HrtBtRx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Controller_FPGA2.vhd" line 434: Output port <full> of the instance <AddrBuff> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Controller_FPGA2.vhd" line 456: Output port <full> of the instance <Gen_RxBuffs[0].FEBRx_Buff> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Controller_FPGA2.vhd" line 456: Output port <full> of the instance <Gen_RxBuffs[1].FEBRx_Buff> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Controller_FPGA2.vhd" line 456: Output port <full> of the instance <Gen_RxBuffs[2].FEBRx_Buff> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Controller_FPGA2.vhd" line 456: Output port <full> of the instance <Gen_RxBuffs[3].FEBRx_Buff> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Controller_FPGA2.vhd" line 456: Output port <full> of the instance <Gen_RxBuffs[4].FEBRx_Buff> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Controller_FPGA2.vhd" line 456: Output port <full> of the instance <Gen_RxBuffs[5].FEBRx_Buff> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Controller_FPGA2.vhd" line 456: Output port <full> of the instance <Gen_RxBuffs[6].FEBRx_Buff> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\Controller_FPGA2.vhd" line 456: Output port <full> of the instance <Gen_RxBuffs[7].FEBRx_Buff> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <CRCErr_Reg<0>>.
    Found 1-bit register for signal <iCRS<0>>.
    Found 1-bit register for signal <RdCRCEn<0>>.
    Found 1-bit register for signal <PhyRxBuff_wreq<1>>.
    Found 1-bit register for signal <CRCErr_Reg<1>>.
    Found 1-bit register for signal <iCRS<1>>.
    Found 1-bit register for signal <RdCRCEn<1>>.
    Found 1-bit register for signal <PhyRxBuff_wreq<2>>.
    Found 1-bit register for signal <CRCErr_Reg<2>>.
    Found 1-bit register for signal <iCRS<2>>.
    Found 1-bit register for signal <RdCRCEn<2>>.
    Found 1-bit register for signal <PhyRxBuff_wreq<3>>.
    Found 1-bit register for signal <CRCErr_Reg<3>>.
    Found 1-bit register for signal <iCRS<3>>.
    Found 1-bit register for signal <RdCRCEn<3>>.
    Found 1-bit register for signal <PhyRxBuff_wreq<4>>.
    Found 1-bit register for signal <CRCErr_Reg<4>>.
    Found 1-bit register for signal <iCRS<4>>.
    Found 1-bit register for signal <RdCRCEn<4>>.
    Found 1-bit register for signal <PhyRxBuff_wreq<5>>.
    Found 1-bit register for signal <CRCErr_Reg<5>>.
    Found 1-bit register for signal <iCRS<5>>.
    Found 1-bit register for signal <RdCRCEn<5>>.
    Found 1-bit register for signal <PhyRxBuff_wreq<6>>.
    Found 1-bit register for signal <CRCErr_Reg<6>>.
    Found 1-bit register for signal <iCRS<6>>.
    Found 1-bit register for signal <RdCRCEn<6>>.
    Found 1-bit register for signal <PhyRxBuff_wreq<7>>.
    Found 1-bit register for signal <CRCErr_Reg<7>>.
    Found 1-bit register for signal <iCRS<7>>.
    Found 1-bit register for signal <RdCRCEn<7>>.
    Found 1-bit register for signal <Clk25MHz>.
    Found 1-bit register for signal <SMI_rdreq>.
    Found 1-bit register for signal <PhyTxBuff_rdreq>.
    Found 1-bit register for signal <TxEnAck>.
    Found 1-bit register for signal <PreambleTx>.
    Found 1-bit register for signal <SPISClk>.
    Found 1-bit register for signal <SPI_rdreq>.
    Found 1-bit register for signal <WrtCmdEn>.
    Found 1-bit register for signal <SDrd_en>.
    Found 1-bit register for signal <SDRdCmdEn>.
    Found 1-bit register for signal <RdHi_LoSel>.
    Found 1-bit register for signal <EventRdy>.
    Found 1-bit register for signal <SDwr_en>.
    Found 1-bit register for signal <WrtHi_LoSel>.
    Found 1-bit register for signal <TrigWdCntRst>.
    Found 1-bit register for signal <DDR_Reset>.
    Found 1-bit register for signal <AddrBuff_wren>.
    Found 1-bit register for signal <AddrBuff_rden>.
    Found 1-bit register for signal <DRegSrc>.
    Found 1-bit register for signal <FirstActive>.
    Found 1-bit register for signal <DDRRd_en>.
    Found 1-bit register for signal <DDRWrt_En>.
    Found 1-bit register for signal <DDRWrt_EnD>.
    Found 1-bit register for signal <LinkTxWrReq>.
    Found 1-bit register for signal <DatReqBuff_rdreq>.
    Found 1-bit register for signal <SMI_wreq>.
    Found 1-bit register for signal <PhyDatSel>.
    Found 1-bit register for signal <InitReq>.
    Found 1-bit register for signal <PhyTxBuff_wreq>.
    Found 1-bit register for signal <MDIORd>.
    Found 1-bit register for signal <PhyRst>.
    Found 1-bit register for signal <TxEnReq>.
    Found 1-bit register for signal <LinkTxRDReq>.
    Found 1-bit register for signal <TxValid>.
    Found 1-bit register for signal <Link_Stat_Req>.
    Found 1-bit register for signal <FMRxEn>.
    Found 1-bit register for signal <RxBuffRst>.
    Found 1-bit register for signal <SPI_WrtReq>.
    Found 1-bit register for signal <Debug<10>>.
    Found 1-bit register for signal <Debug<9>>.
    Found 1-bit register for signal <Debug<8>>.
    Found 1-bit register for signal <LinkFIFOStat>.
    Found 1-bit register for signal <PhyRxBuff_wreq<0>>.
    Found 1-bit register for signal <RxCRCRst<1>>.
    Found 1-bit register for signal <RxCRCRst<2>>.
    Found 1-bit register for signal <RxCRCRst<3>>.
    Found 1-bit register for signal <RxCRCRst<4>>.
    Found 1-bit register for signal <RxCRCRst<5>>.
    Found 1-bit register for signal <RxCRCRst<6>>.
    Found 1-bit register for signal <RxCRCRst<7>>.
    Found 1-bit register for signal <SPICS>.
    Found 1-bit register for signal <PhyPDn>.
    Found 1-bit register for signal <RxCRCRst<0>>.
    Found 5-bit register for signal <FrameReg>.
    Found 2-bit register for signal <ChainSel>.
    Found 2-bit register for signal <PhyRstCnt>.
    Found 8-bit register for signal <MaskReg>.
    Found 8-bit register for signal <TxEnMask>.
    Found 2-bit register for signal <RxClkDL<0>>.
    Found 2-bit register for signal <RxNibbleCount<0>>.
    Found 2-bit register for signal <iRxDV<0>>.
    Found 2-bit register for signal <RxClkDL<1>>.
    Found 2-bit register for signal <RxNibbleCount<1>>.
    Found 2-bit register for signal <iRxDV<1>>.
    Found 2-bit register for signal <RxClkDL<2>>.
    Found 2-bit register for signal <RxNibbleCount<2>>.
    Found 2-bit register for signal <iRxDV<2>>.
    Found 2-bit register for signal <RxClkDL<3>>.
    Found 2-bit register for signal <RxNibbleCount<3>>.
    Found 2-bit register for signal <iRxDV<3>>.
    Found 2-bit register for signal <RxClkDL<4>>.
    Found 2-bit register for signal <RxNibbleCount<4>>.
    Found 2-bit register for signal <iRxDV<4>>.
    Found 2-bit register for signal <RxClkDL<5>>.
    Found 2-bit register for signal <RxNibbleCount<5>>.
    Found 2-bit register for signal <iRxDV<5>>.
    Found 2-bit register for signal <RxClkDL<6>>.
    Found 2-bit register for signal <RxNibbleCount<6>>.
    Found 2-bit register for signal <iRxDV<6>>.
    Found 2-bit register for signal <RxClkDL<7>>.
    Found 2-bit register for signal <RxNibbleCount<7>>.
    Found 2-bit register for signal <iRxDV<7>>.
    Found 2-bit register for signal <MDC>.
    Found 2-bit register for signal <SMI_Shift>.
    Found 2-bit register for signal <TxNibbleCount>.
    Found 2-bit register for signal <RDDL>.
    Found 2-bit register for signal <WRDL>.
    Found 2-bit register for signal <RxDl<0>>.
    Found 2-bit register for signal <RxDl<1>>.
    Found 2-bit register for signal <RxDl<2>>.
    Found 2-bit register for signal <RxDl<3>>.
    Found 2-bit register for signal <RxDl<4>>.
    Found 2-bit register for signal <RxDl<5>>.
    Found 2-bit register for signal <RxDl<6>>.
    Found 2-bit register for signal <RxDl<7>>.
    Found 16-bit register for signal <RxPipeline<0><0>>.
    Found 16-bit register for signal <RxPipeline<1><0>>.
    Found 16-bit register for signal <RxPipeline<2><0>>.
    Found 16-bit register for signal <RxPipeline<0><1>>.
    Found 16-bit register for signal <RxPipeline<1><1>>.
    Found 16-bit register for signal <RxPipeline<2><1>>.
    Found 16-bit register for signal <RxPipeline<0><2>>.
    Found 16-bit register for signal <RxPipeline<1><2>>.
    Found 16-bit register for signal <RxPipeline<2><2>>.
    Found 16-bit register for signal <RxPipeline<0><3>>.
    Found 16-bit register for signal <RxPipeline<1><3>>.
    Found 16-bit register for signal <RxPipeline<2><3>>.
    Found 16-bit register for signal <RxPipeline<0><4>>.
    Found 16-bit register for signal <RxPipeline<1><4>>.
    Found 16-bit register for signal <RxPipeline<2><4>>.
    Found 16-bit register for signal <RxPipeline<0><5>>.
    Found 16-bit register for signal <RxPipeline<1><5>>.
    Found 16-bit register for signal <RxPipeline<2><5>>.
    Found 16-bit register for signal <RxPipeline<0><6>>.
    Found 16-bit register for signal <RxPipeline<1><6>>.
    Found 16-bit register for signal <RxPipeline<2><6>>.
    Found 16-bit register for signal <RxPipeline<0><7>>.
    Found 16-bit register for signal <RxPipeline<1><7>>.
    Found 16-bit register for signal <RxPipeline<2><7>>.
    Found 16-bit register for signal <SMIRdReg0>.
    Found 16-bit register for signal <SMIRdReg1>.
    Found 16-bit register for signal <SPI_Shift>.
    Found 16-bit register for signal <CDStage>.
    Found 16-bit register for signal <EventWdCnt>.
    Found 16-bit register for signal <EventStat>.
    Found 16-bit register for signal <PortWdCounter<0>>.
    Found 16-bit register for signal <PortWdCounter<1>>.
    Found 16-bit register for signal <PortWdCounter<2>>.
    Found 16-bit register for signal <PortWdCounter<3>>.
    Found 16-bit register for signal <PortWdCounter<4>>.
    Found 16-bit register for signal <PortWdCounter<5>>.
    Found 16-bit register for signal <PortWdCounter<6>>.
    Found 16-bit register for signal <PortWdCounter<7>>.
    Found 3-bit register for signal <StartCount<0>>.
    Found 3-bit register for signal <StartCount<1>>.
    Found 3-bit register for signal <StartCount<2>>.
    Found 3-bit register for signal <StartCount<3>>.
    Found 3-bit register for signal <StartCount<4>>.
    Found 3-bit register for signal <StartCount<5>>.
    Found 3-bit register for signal <StartCount<6>>.
    Found 3-bit register for signal <StartCount<7>>.
    Found 3-bit register for signal <PreambleCnt>.
    Found 3-bit register for signal <SPIDiv>.
    Found 3-bit register for signal <SPI_State>.
    Found 3-bit register for signal <PortNo>.
    Found 3-bit register for signal <SDWrtCmd>.
    Found 3-bit register for signal <SDRdCmd>.
    Found 3-bit register for signal <TxBlkCount>.
    Found 8-bit register for signal <TxEn>.
    Found 8-bit register for signal <Preamble>.
    Found 8-bit register for signal <Counter1us>.
    Found 8-bit register for signal <Rx_active>.
    Found 8-bit register for signal <TrigReqCount>.
    Found 8-bit register for signal <HitFlag>.
    Found 8-bit register for signal <PhyRxBuff_RdStat>.
    Found 8-bit register for signal <PhyRxBuff_rdreq>.
    Found 2-bit register for signal <R_W>.
    Found 5-bit register for signal <PhyAd>.
    Found 5-bit register for signal <BitCount>.
    Found 5-bit register for signal <DDR_Write_Seq>.
    Found 32-bit register for signal <SMIShift>.
    Found 32-bit register for signal <SDWrtDat>.
    Found 32-bit register for signal <UpTimeStage>.
    Found 32-bit register for signal <UpTimeCount>.
    Found 32-bit register for signal <TestCount>.
    Found 4-bit register for signal <TxDA>.
    Found 4-bit register for signal <TxDB>.
    Found 4-bit register for signal <TxDC>.
    Found 4-bit register for signal <TxDD>.
    Found 4-bit register for signal <TxDE>.
    Found 4-bit register for signal <TxDF>.
    Found 4-bit register for signal <TxDG>.
    Found 4-bit register for signal <TxDH>.
    Found 4-bit register for signal <SPIBitCnt>.
    Found 4-bit register for signal <ResetCount>.
    Found 4-bit register for signal <DDR_Read_Seq>.
    Found 4-bit register for signal <TrigWdCount>.
    Found 4-bit register for signal <DDRWrtStat>.
    Found 4-bit register for signal <TransitionCount<0>>.
    Found 4-bit register for signal <TransitionCount<1>>.
    Found 4-bit register for signal <TransitionCount<2>>.
    Found 4-bit register for signal <TransitionCount<3>>.
    Found 4-bit register for signal <TransitionCount<4>>.
    Found 4-bit register for signal <TransitionCount<5>>.
    Found 4-bit register for signal <TransitionCount<6>>.
    Found 4-bit register for signal <TransitionCount<7>>.
    Found 4-bit register for signal <DReqFMDL>.
    Found 30-bit register for signal <SDWrtAd>.
    Found 30-bit register for signal <SDWrtAdStage>.
    Found 30-bit register for signal <SDRdAD>.
    Found 30-bit register for signal <SDRdPtr>.
    Found 10-bit register for signal <Counter10us>.
    Found 28-bit register for signal <Counter1s>.
    Found 28-bit register for signal <WrtAddrReg>.
    Found 14-bit register for signal <EvWdCount>.
    Found 6-bit register for signal <WaitCount>.
    Found 5-bit register for signal <ClockReg>.
    Found 2-bit register for signal <SMIShift[31]_dff_449_OUT>.
    Found 4-bit register for signal <TxReg>.
    Found 1-bit register for signal <ChainSel[1]_Clk50MHz_DFF_247>.
    Found 1-bit register for signal <ChainSel[0]_Clk50MHz_DFF_248>.
    Found 1-bit register for signal <Debug<7>>.
    Found 1-bit register for signal <Debug<6>>.
    Found 1-bit register for signal <Debug<5>>.
    Found 1-bit register for signal <Debug<4>>.
    Found 1-bit register for signal <Debug<3>>.
    Found 1-bit register for signal <Debug<1>>.
    Found 12-bit register for signal <AddrReg>.
    Found 1-bit register for signal <LinkRst>.
    Found 8-bit register for signal <FEBRxBuff_rdreq>.
    Found 1-bit register for signal <FEBRxIn[0]_Clr_Err>.
    Found 1-bit register for signal <FEBRxIn[1]_Clr_Err>.
    Found 1-bit register for signal <FEBRxIn[2]_Clr_Err>.
    Found 1-bit register for signal <FEBRxIn[3]_Clr_Err>.
    Found 1-bit register for signal <FEBRxIn[4]_Clr_Err>.
    Found 1-bit register for signal <FEBRxIn[5]_Clr_Err>.
    Found 1-bit register for signal <FEBRxIn[6]_Clr_Err>.
    Found 1-bit register for signal <FEBRxIn[7]_Clr_Err>.
    Found 1-bit register for signal <RxIn[0]_Clr_Err>.
    Found 1-bit register for signal <RxIn[1]_Clr_Err>.
    Found 3-bit register for signal <DDRRdStat>.
    Found 18-bit register for signal <LinkFIFO_Dat>.
    Found 32-bit register for signal <uBunch>.
    Found finite state machine <FSM_0> for signal <SMI_Shift>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | Clk50MHz (rising_edge)                         |
    | Reset              | CpldRst (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <SPI_State>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | Clk50MHz (rising_edge)                         |
    | Reset              | CpldRst (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
INFO:Xst:1799 - State waitbuff is never reached in FSM <DDR_Write_Seq>.
    Found finite state machine <FSM_2> for signal <DDR_Write_Seq>.
    -----------------------------------------------------------------------
    | States             | 21                                             |
    | Transitions        | 37                                             |
    | Inputs             | 12                                             |
    | Outputs            | 32                                             |
    | Clock              | SysClk (rising_edge)                           |
    | Reset              | CpldRst (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <DDR_Read_Seq>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 28                                             |
    | Inputs             | 11                                             |
    | Outputs            | 15                                             |
    | Clock              | SysClk (rising_edge)                           |
    | Reset              | CpldRst (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <RxNibbleCount[0][1]_GND_7_o_add_25_OUT> created at line 521.
    Found 3-bit adder for signal <StartCount[0][2]_GND_7_o_add_43_OUT> created at line 565.
    Found 2-bit adder for signal <RxNibbleCount[1][1]_GND_7_o_add_61_OUT> created at line 521.
    Found 3-bit adder for signal <StartCount[1][2]_GND_7_o_add_79_OUT> created at line 565.
    Found 2-bit adder for signal <RxNibbleCount[2][1]_GND_7_o_add_97_OUT> created at line 521.
    Found 3-bit adder for signal <StartCount[2][2]_GND_7_o_add_115_OUT> created at line 565.
    Found 2-bit adder for signal <RxNibbleCount[3][1]_GND_7_o_add_133_OUT> created at line 521.
    Found 3-bit adder for signal <StartCount[3][2]_GND_7_o_add_151_OUT> created at line 565.
    Found 2-bit adder for signal <RxNibbleCount[4][1]_GND_7_o_add_169_OUT> created at line 521.
    Found 3-bit adder for signal <StartCount[4][2]_GND_7_o_add_187_OUT> created at line 565.
    Found 2-bit adder for signal <RxNibbleCount[5][1]_GND_7_o_add_205_OUT> created at line 521.
    Found 3-bit adder for signal <StartCount[5][2]_GND_7_o_add_223_OUT> created at line 565.
    Found 2-bit adder for signal <RxNibbleCount[6][1]_GND_7_o_add_241_OUT> created at line 521.
    Found 3-bit adder for signal <StartCount[6][2]_GND_7_o_add_259_OUT> created at line 565.
    Found 2-bit adder for signal <RxNibbleCount[7][1]_GND_7_o_add_277_OUT> created at line 521.
    Found 3-bit adder for signal <StartCount[7][2]_GND_7_o_add_295_OUT> created at line 565.
    Found 2-bit adder for signal <TxNibbleCount[1]_GND_7_o_add_345_OUT> created at line 707.
    Found 3-bit adder for signal <PreambleCnt[2]_GND_7_o_add_351_OUT> created at line 716.
    Found 3-bit adder for signal <SPIDiv[2]_GND_7_o_add_376_OUT> created at line 772.
    Found 8-bit adder for signal <Counter1us[7]_GND_7_o_add_457_OUT> created at line 896.
    Found 10-bit adder for signal <Counter10us[9]_GND_7_o_add_460_OUT> created at line 901.
    Found 28-bit adder for signal <Counter1s[27]_GND_7_o_add_466_OUT> created at line 911.
    Found 32-bit adder for signal <UpTimeCount[31]_GND_7_o_add_469_OUT> created at line 916.
    Found 4-bit adder for signal <TransitionCount[0][3]_GND_7_o_add_474_OUT> created at line 935.
    Found 4-bit adder for signal <TransitionCount[1][3]_GND_7_o_add_483_OUT> created at line 935.
    Found 4-bit adder for signal <TransitionCount[2][3]_GND_7_o_add_492_OUT> created at line 935.
    Found 4-bit adder for signal <TransitionCount[3][3]_GND_7_o_add_501_OUT> created at line 935.
    Found 4-bit adder for signal <TransitionCount[4][3]_GND_7_o_add_510_OUT> created at line 935.
    Found 4-bit adder for signal <TransitionCount[5][3]_GND_7_o_add_519_OUT> created at line 935.
    Found 4-bit adder for signal <TransitionCount[6][3]_GND_7_o_add_528_OUT> created at line 935.
    Found 4-bit adder for signal <TransitionCount[7][3]_GND_7_o_add_537_OUT> created at line 935.
    Found 4-bit adder for signal <TrigWdCount[3]_GND_7_o_add_563_OUT> created at line 985.
    Found 8-bit adder for signal <TrigReqCount[7]_GND_7_o_add_569_OUT> created at line 991.
    Found 32-bit adder for signal <TestCount[31]_GND_7_o_add_620_OUT> created at line 1067.
    Found 14-bit adder for signal <SDRdDat[29]_GND_7_o_add_730_OUT> created at line 1205.
    Found 14-bit adder for signal <SDRdDat[13]_GND_7_o_add_732_OUT> created at line 1206.
    Found 30-bit adder for signal <SDRdAD[29]_GND_7_o_add_748_OUT> created at line 1221.
    Found 25-bit adder for signal <SDRdPtr[29]_GND_7_o_add_752_OUT> created at line 1227.
    Found 30-bit adder for signal <SDRdPtr[29]_GND_7_o_add_769_OUT> created at line 1240.
    Found 30-bit adder for signal <SDWrtAd[29]_GND_7_o_add_832_OUT> created at line 1353.
    Found 16-bit adder for signal <EventWdCnt[15]_GND_7_o_add_894_OUT> created at line 1440.
    Found 16-bit adder for signal <EventWdCnt[15]_GND_7_o_add_897_OUT> created at line 1442.
    Found 3-bit adder for signal <PortNo[2]_GND_7_o_add_1077_OUT> created at line 1546.
    Found 5-bit subtractor for signal <GND_7_o_GND_7_o_sub_327_OUT<4:0>> created at line 662.
    Found 4-bit subtractor for signal <GND_7_o_GND_7_o_sub_413_OUT<3:0>> created at line 816.
    Found 8-bit subtractor for signal <GND_7_o_GND_7_o_sub_575_OUT<7:0>> created at line 994.
    Found 2-bit subtractor for signal <GND_7_o_GND_7_o_sub_599_OUT<1:0>> created at line 1043.
    Found 4-bit subtractor for signal <GND_7_o_GND_7_o_sub_608_OUT<3:0>> created at line 1052.
    Found 6-bit subtractor for signal <GND_7_o_GND_7_o_sub_719_OUT<5:0>> created at line 1185.
    Found 3-bit subtractor for signal <GND_7_o_GND_7_o_sub_727_OUT<2:0>> created at line 1200.
    Found 14-bit subtractor for signal <GND_7_o_GND_7_o_sub_737_OUT<13:0>> created at line 1208.
    Found 16-bit subtractor for signal <n3082> created at line 0.
    Found 16-bit subtractor for signal <GND_7_o_GND_7_o_sub_1088_OUT<15:0>> created at line 1554.
    Found 16-bit subtractor for signal <GND_7_o_GND_7_o_sub_1115_OUT<15:0>> created at line 1558.
    Found 4x5-bit Read Only RAM for signal <SMI_Out[22]_GND_7_o_wide_mux_314_OUT>
    Found 16-bit 4-to-1 multiplexer for signal <RxNibbleCount[0][1]_PhyRx[0][3]_wide_mux_34_OUT> created at line 541.
    Found 16-bit 4-to-1 multiplexer for signal <RxNibbleCount[1][1]_PhyRx[1][3]_wide_mux_70_OUT> created at line 541.
    Found 16-bit 4-to-1 multiplexer for signal <RxNibbleCount[2][1]_PhyRx[2][3]_wide_mux_106_OUT> created at line 541.
    Found 16-bit 4-to-1 multiplexer for signal <RxNibbleCount[3][1]_PhyRx[3][3]_wide_mux_142_OUT> created at line 541.
    Found 16-bit 4-to-1 multiplexer for signal <RxNibbleCount[4][1]_PhyRx[4][3]_wide_mux_178_OUT> created at line 541.
    Found 16-bit 4-to-1 multiplexer for signal <RxNibbleCount[5][1]_PhyRx[5][3]_wide_mux_214_OUT> created at line 541.
    Found 16-bit 4-to-1 multiplexer for signal <RxNibbleCount[6][1]_PhyRx[6][3]_wide_mux_250_OUT> created at line 541.
    Found 16-bit 4-to-1 multiplexer for signal <RxNibbleCount[7][1]_PhyRx[7][3]_wide_mux_286_OUT> created at line 541.
    Found 4-bit 4-to-1 multiplexer for signal <TxNibbleCount[1]_PhyTxBuff_Out[15]_wide_mux_364_OUT> created at line 730.
    Found 16-bit 8-to-1 multiplexer for signal <_n3293> created at line 1384.
    Found 1-bit 8-to-1 multiplexer for signal <PortNo[2]_HitFlag[7]_Mux_1052_o> created at line 1489.
    Found 8-bit 8-to-1 multiplexer for signal <PortNo[2]_GND_7_o_wide_mux_1070_OUT> created at line 1510.
    Found 1-bit 8-to-1 multiplexer for signal <PortNo[2]_PhyRxBuff_rdreq[7]_Mux_1111_o> created at line 1557.
    Found 1-bit 8-to-1 multiplexer for signal <PortNo[2]_PhyRxBuff_Empty[7]_Mux_1112_o> created at line 1557.
    Found 16-bit 8-to-1 multiplexer for signal <_n3332> created at line 1559.
    Found 1-bit 8-to-1 multiplexer for signal <PortNo[2]_Rx_active[7]_Mux_1173_o> created at line 1591.
    Found 1-bit tristate buffer for signal <MDIO<1>> created at line 585
    Found 1-bit tristate buffer for signal <MDIO<0>> created at line 585
    Found 1-bit tristate buffer for signal <uCD<15>> created at line 1738
    Found 1-bit tristate buffer for signal <uCD<14>> created at line 1738
    Found 1-bit tristate buffer for signal <uCD<13>> created at line 1738
    Found 1-bit tristate buffer for signal <uCD<12>> created at line 1738
    Found 1-bit tristate buffer for signal <uCD<11>> created at line 1738
    Found 1-bit tristate buffer for signal <uCD<10>> created at line 1738
    Found 1-bit tristate buffer for signal <uCD<9>> created at line 1738
    Found 1-bit tristate buffer for signal <uCD<8>> created at line 1738
    Found 1-bit tristate buffer for signal <uCD<7>> created at line 1738
    Found 1-bit tristate buffer for signal <uCD<6>> created at line 1738
    Found 1-bit tristate buffer for signal <uCD<5>> created at line 1738
    Found 1-bit tristate buffer for signal <uCD<4>> created at line 1738
    Found 1-bit tristate buffer for signal <uCD<3>> created at line 1738
    Found 1-bit tristate buffer for signal <uCD<2>> created at line 1738
    Found 1-bit tristate buffer for signal <uCD<1>> created at line 1738
    Found 1-bit tristate buffer for signal <uCD<0>> created at line 1738
    Found 2-bit comparator equal for signal <AddrReg[11]_GA[1]_equal_19_o> created at line 431
    Found 3-bit comparator greater for signal <GND_7_o_StartCount[0][2]_LessThan_32_o> created at line 533
    Found 3-bit comparator greater for signal <GND_7_o_StartCount[1][2]_LessThan_68_o> created at line 533
    Found 3-bit comparator greater for signal <GND_7_o_StartCount[2][2]_LessThan_104_o> created at line 533
    Found 3-bit comparator greater for signal <GND_7_o_StartCount[3][2]_LessThan_140_o> created at line 533
    Found 3-bit comparator greater for signal <GND_7_o_StartCount[4][2]_LessThan_176_o> created at line 533
    Found 3-bit comparator greater for signal <GND_7_o_StartCount[5][2]_LessThan_212_o> created at line 533
    Found 3-bit comparator greater for signal <GND_7_o_StartCount[6][2]_LessThan_248_o> created at line 533
    Found 3-bit comparator greater for signal <GND_7_o_StartCount[7][2]_LessThan_284_o> created at line 533
    Found 5-bit comparator lessequal for signal <n0569> created at line 682
    Found 10-bit comparator greater for signal <GND_7_o_DatReqBuff_Count[9]_LessThan_560_o> created at line 979
    Found 10-bit comparator lessequal for signal <n0972> created at line 1072
    Found 10-bit comparator lessequal for signal <n0974> created at line 1072
    Found 14-bit comparator greater for signal <GND_7_o_EvWdCount[13]_LessThan_812_o> created at line 1296
    Found 16-bit comparator lessequal for signal <n1375> created at line 1439
    Found 16-bit comparator not equal for signal <n1411> created at line 1464
    Found 16-bit comparator not equal for signal <n1415> created at line 1465
    Found 16-bit comparator lessequal for signal <n1463> created at line 1498
    Found 16-bit comparator lessequal for signal <n1473> created at line 1498
    Found 16-bit comparator lessequal for signal <n1483> created at line 1498
    Found 16-bit comparator lessequal for signal <n1493> created at line 1498
    Found 16-bit comparator lessequal for signal <n1503> created at line 1498
    Found 16-bit comparator lessequal for signal <n1513> created at line 1498
    Found 16-bit comparator lessequal for signal <n1523> created at line 1498
    Found 16-bit comparator greater for signal <GND_7_o_PortNo[2]_LessThan_1059_o> created at line 1492
    Found 16-bit comparator lessequal for signal <n1544> created at line 1498
    Found 16-bit comparator greater for signal <GND_7_o_PhyRxBuff_Out[0][15]_LessThan_1063_o> created at line 1511
    Found 16-bit comparator greater for signal <GND_7_o_PhyRxBuff_Out[1][15]_LessThan_1064_o> created at line 1514
    Found 16-bit comparator greater for signal <GND_7_o_PhyRxBuff_Out[2][15]_LessThan_1065_o> created at line 1517
    Found 16-bit comparator greater for signal <GND_7_o_PhyRxBuff_Out[3][15]_LessThan_1066_o> created at line 1520
    Found 16-bit comparator greater for signal <GND_7_o_PhyRxBuff_Out[4][15]_LessThan_1067_o> created at line 1523
    Found 16-bit comparator greater for signal <GND_7_o_PhyRxBuff_Out[5][15]_LessThan_1068_o> created at line 1526
    Found 16-bit comparator greater for signal <GND_7_o_PhyRxBuff_Out[6][15]_LessThan_1069_o> created at line 1529
    Found 16-bit comparator greater for signal <GND_7_o_PhyRxBuff_Out[7][15]_LessThan_1070_o> created at line 1532
    Found 8-bit comparator equal for signal <Rx_active[7]_PhyRxBuff_RdStat[7]_equal_1074_o> created at line 1540
    Found 2-bit comparator equal for signal <uCA[11]_GA[1]_equal_1371_o> created at line 1738
    Summary:
	inferred   1 RAM(s).
	inferred  50 Adder/Subtractor(s).
	inferred 1460 D-type flip-flop(s).
	inferred  36 Comparator(s).
	inferred 287 Multiplexer(s).
	inferred  18 Tristate(s).
	inferred   4 Finite State Machine(s).
Unit <Controller_FPGA2> synthesized.

Synthesizing Unit <Sys_PLL>.
    Related source file is "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\Sys_PLL.vhd".
    Summary:
	no macro.
Unit <Sys_PLL> synthesized.

Synthesizing Unit <LinkTx>.
    Related source file is "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LinkTx.vhd".
        sys_w = 4
        dev_w = 20
WARNING:Xst:2935 - Signal 'oserdes_d<0>', unconnected in block 'LinkTx', is tied to its initial value (0000).
WARNING:Xst:2935 - Signal 'oserdes_d<1>', unconnected in block 'LinkTx', is tied to its initial value (0000).
WARNING:Xst:2935 - Signal 'oserdes_d<2>', unconnected in block 'LinkTx', is tied to its initial value (0000).
    Summary:
	no macro.
Unit <LinkTx> synthesized.

Synthesizing Unit <LPDDR_Ctrl>.
    Related source file is "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\LPDDR_Ctrl.vhd".
        C3_P0_MASK_SIZE = 4
        C3_P0_DATA_PORT_SIZE = 32
        C3_P1_MASK_SIZE = 4
        C3_P1_DATA_PORT_SIZE = 32
        C3_MEMCLK_PERIOD = 6277
        C3_RST_ACT_LOW = 0
        C3_INPUT_CLK_TYPE = "DIFFERENTIAL"
        C3_CALIB_SOFT_IP = "TRUE"
        C3_SIMULATION = "FALSE"
        DEBUG_EN = 0
        C3_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C3_NUM_DQ_PINS = 16
        C3_MEM_ADDR_WIDTH = 14
        C3_MEM_BANKADDR_WIDTH = 2
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\LPDDR_Ctrl.vhd" line 471: Output port <selfrefresh_mode> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <LPDDR_Ctrl> synthesized.

Synthesizing Unit <memc3_infrastructure>.
    Related source file is "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_infrastructure.vhd".
        C_INCLK_PERIOD = 6277
        C_RST_ACT_LOW = 0
        C_INPUT_CLK_TYPE = "DIFFERENTIAL"
        C_CLKOUT0_DIVIDE = 2
        C_CLKOUT1_DIVIDE = 2
        C_CLKOUT2_DIVIDE = 16
        C_CLKOUT3_DIVIDE = 8
        C_CLKFBOUT_MULT = 4
        C_DIVCLK_DIVIDE = 1
    Set property "MAX_FANOUT = 10" for signal <rst0_sync_r>.
    Set property "syn_maxfan = 10" for signal <rst0_sync_r>.
    Set property "KEEP = TRUE" for signal <sys_clk_ibufg>.
WARNING:Xst:647 - Input <sys_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <syn_clk0_powerup_pll_locked>.
    Found 1-bit register for signal <powerup_pll_locked>.
    Found 25-bit register for signal <rst0_sync_r>.
    Summary:
	inferred  27 D-type flip-flop(s).
Unit <memc3_infrastructure> synthesized.

Synthesizing Unit <memc3_wrapper>.
    Related source file is "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd".
        C_MEMCLK_PERIOD = 6277
        C_P0_MASK_SIZE = 4
        C_P0_DATA_PORT_SIZE = 32
        C_P1_MASK_SIZE = 4
        C_P1_DATA_PORT_SIZE = 32
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = "010011"
        C_ARB_TIME_SLOT_1 = "011010"
        C_ARB_TIME_SLOT_2 = "010011"
        C_ARB_TIME_SLOT_3 = "011010"
        C_ARB_TIME_SLOT_4 = "010011"
        C_ARB_TIME_SLOT_5 = "011010"
        C_ARB_TIME_SLOT_6 = "010011"
        C_ARB_TIME_SLOT_7 = "011010"
        C_ARB_TIME_SLOT_8 = "010011"
        C_ARB_TIME_SLOT_9 = "011010"
        C_ARB_TIME_SLOT_10 = "010011"
        C_ARB_TIME_SLOT_11 = "011010"
        C_MEM_TRAS = 42000
        C_MEM_TRCD = 18000
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 110000
        C_MEM_TRP = 18000
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 1
        C_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C_MEM_TYPE = "MDDR"
        C_MEM_DENSITY = "1Gb"
        C_NUM_DQ_PINS = 16
        C_MEM_BURST_LEN = 4
        C_MEM_CAS_LATENCY = 3
        C_MEM_ADDR_WIDTH = 14
        C_MEM_BANKADDR_WIDTH = 2
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR1_2_ODS = "FULL"
        C_MEM_DDR2_RTT = "50OHMS"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_CAS_LATENCY = 6
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR3_RTT = "DIV2"
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_MDDR_ODS = "HALF"
        C_MC_CALIB_BYPASS = "NO"
        C_MC_CALIBRATION_RA = "0000000000000000"
        C_MC_CALIBRATION_BA = "000"
        C_MC_CALIBRATION_CA = "000000000000"
        C_LDQSP_TAP_DELAY_VAL = 0
        C_UDQSP_TAP_DELAY_VAL = 0
        C_LDQSN_TAP_DELAY_VAL = 0
        C_UDQSN_TAP_DELAY_VAL = 0
        C_DQ0_TAP_DELAY_VAL = 0
        C_DQ1_TAP_DELAY_VAL = 0
        C_DQ2_TAP_DELAY_VAL = 0
        C_DQ3_TAP_DELAY_VAL = 0
        C_DQ4_TAP_DELAY_VAL = 0
        C_DQ5_TAP_DELAY_VAL = 0
        C_DQ6_TAP_DELAY_VAL = 0
        C_DQ7_TAP_DELAY_VAL = 0
        C_DQ8_TAP_DELAY_VAL = 0
        C_DQ9_TAP_DELAY_VAL = 0
        C_DQ10_TAP_DELAY_VAL = 0
        C_DQ11_TAP_DELAY_VAL = 0
        C_DQ12_TAP_DELAY_VAL = 0
        C_DQ13_TAP_DELAY_VAL = 0
        C_DQ14_TAP_DELAY_VAL = 0
        C_DQ15_TAP_DELAY_VAL = 0
        C_SKIP_IN_TERM_CAL = 1
        C_SKIP_DYNAMIC_CAL = 0
        C_SIMULATION = "FALSE"
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
        C_CALIB_SOFT_IP = "TRUE"
WARNING:Xst:647 - Input <selfrefresh_enter> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p0_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p0_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p0_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p1_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p1_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p1_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p2_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p2_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p3_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p4_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p4_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p4_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p5_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p5_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p5_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <uo_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <status> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p0_cmd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p0_cmd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p0_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p0_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p0_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p0_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p0_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p0_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p0_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p0_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p1_cmd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p1_cmd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p1_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p1_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p1_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p1_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p1_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p1_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p1_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p1_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p2_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p2_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p2_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p2_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p3_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p3_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p3_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p3_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p4_cmd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p4_cmd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p4_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p4_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p4_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p4_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p4_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p4_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p4_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p4_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p5_cmd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p5_cmd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p5_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p5_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p5_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p5_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p5_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p5_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p5_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <p5_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <mcbx_dram_odt> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <mcbx_dram_ddr3_rst> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <uo_data_valid> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <uo_cmd_ready_in> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <uo_refrsh_flag> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <uo_cal_start> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\memc3_wrapper.vhd" line 609: Output port <uo_sdo> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <memc3_wrapper> synthesized.

Synthesizing Unit <mcb_raw_wrapper>.
    Related source file is "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\mcb_raw_wrapper.vhd".
        C_MEMCLK_PERIOD = 6277
        C_PORT_ENABLE = "001100"
        C_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = "000000000000010011"
        C_ARB_TIME_SLOT_1 = "000000000000011010"
        C_ARB_TIME_SLOT_2 = "000000000000010011"
        C_ARB_TIME_SLOT_3 = "000000000000011010"
        C_ARB_TIME_SLOT_4 = "000000000000010011"
        C_ARB_TIME_SLOT_5 = "000000000000011010"
        C_ARB_TIME_SLOT_6 = "000000000000010011"
        C_ARB_TIME_SLOT_7 = "000000000000011010"
        C_ARB_TIME_SLOT_8 = "000000000000010011"
        C_ARB_TIME_SLOT_9 = "000000000000011010"
        C_ARB_TIME_SLOT_10 = "000000000000010011"
        C_ARB_TIME_SLOT_11 = "000000000000011010"
        C_PORT_CONFIG = "B32_B32_W32_R32_R32_R32"
        C_MEM_TRAS = 42000
        C_MEM_TRCD = 18000
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 110000
        C_MEM_TRP = 18000
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 1
        C_NUM_DQ_PINS = 16
        C_MEM_TYPE = "MDDR"
        C_MEM_DENSITY = "1Gb"
        C_MEM_BURST_LEN = 4
        C_MEM_CAS_LATENCY = 3
        C_MEM_ADDR_WIDTH = 14
        C_MEM_BANKADDR_WIDTH = 2
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR3_CAS_LATENCY = 6
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_DDR1_2_ODS = "FULL"
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR2_RTT = "50OHMS"
        C_MEM_DDR3_RTT = "DIV2"
        C_MEM_MDDR_ODS = "HALF"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MEM_TZQINIT_MAXCNT = "1000010000"
        C_MC_CALIB_BYPASS = "NO"
        C_MC_CALIBRATION_RA = "0000000000000000"
        C_MC_CALIBRATION_BA = "000"
        C_CALIB_SOFT_IP = "TRUE"
        C_SKIP_IN_TERM_CAL = 1
        C_SKIP_DYNAMIC_CAL = 0
        C_SKIP_DYN_IN_TERM = 1
        C_SIMULATION = "FALSE"
        LDQSP_TAP_DELAY_VAL = 0
        UDQSP_TAP_DELAY_VAL = 0
        LDQSN_TAP_DELAY_VAL = 0
        UDQSN_TAP_DELAY_VAL = 0
        DQ0_TAP_DELAY_VAL = 0
        DQ1_TAP_DELAY_VAL = 0
        DQ2_TAP_DELAY_VAL = 0
        DQ3_TAP_DELAY_VAL = 0
        DQ4_TAP_DELAY_VAL = 0
        DQ5_TAP_DELAY_VAL = 0
        DQ6_TAP_DELAY_VAL = 0
        DQ7_TAP_DELAY_VAL = 0
        DQ8_TAP_DELAY_VAL = 0
        DQ9_TAP_DELAY_VAL = 0
        DQ10_TAP_DELAY_VAL = 0
        DQ11_TAP_DELAY_VAL = 0
        DQ12_TAP_DELAY_VAL = 0
        DQ13_TAP_DELAY_VAL = 0
        DQ14_TAP_DELAY_VAL = 0
        DQ15_TAP_DELAY_VAL = 0
        C_MC_CALIBRATION_CA = "000000000000"
        C_MC_CALIBRATION_CLK_DIV = 1
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
        C_P0_MASK_SIZE = 4
        C_P0_DATA_PORT_SIZE = 32
        C_P1_MASK_SIZE = 4
        C_P1_DATA_PORT_SIZE = 32
    Set property "MAX_FANOUT = 1" for signal <int_sys_rst>.
    Set property "syn_maxfan = 1" for signal <int_sys_rst>.
WARNING:Xst:647 - Input <p0_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_byte_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_byte_addr<29:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_byte_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_byte_addr<29:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dqcount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <calib_recal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_add> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_sdi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_broadcast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_drp_update> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_done_cal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_lower_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_lower_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_upper_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_upper_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_udqs_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_udqs_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_ldqs_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_ldqs_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <mcbx_dram_dqs_n> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <mcbx_dram_udqs_n> is never assigned. Tied to value Z.
WARNING:Xst:653 - Signal <mcbx_dram_odt> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mcbx_dram_ddr3_rst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <normal_operation_window>.
    Found 1-bit register for signal <soft_cal_selfrefresh_req>.
    Found 1-bit register for signal <syn_uiclk_pll_lock>.
    Found 1-bit tristate buffer for signal <mcbx_dram_dqs_n> created at line 416
    Found 1-bit tristate buffer for signal <mcbx_dram_udqs_n> created at line 418
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r1<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r2<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r3<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   2 Tristate(s).
Unit <mcb_raw_wrapper> synthesized.

Synthesizing Unit <mcb_soft_calibration_top>.
    Related source file is "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\mcb_soft_calibration_top.vhd".
        C_MEM_TZQINIT_MAXCNT = "1000010000"
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        SKIP_IN_TERM_CAL = 1
        SKIP_DYNAMIC_CAL = 0
        SKIP_DYN_IN_TERM = 1
        C_SIMULATION = "FALSE"
        C_MEM_TYPE = "MDDR"
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\mcb_soft_calibration_top.vhd" line 291: Output port <Max_Value> of the instance <mcb_soft_calibration_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\mcb_soft_calibration_top.vhd" line 291: Output port <ZIO_IODRP_CS> of the instance <mcb_soft_calibration_inst> is unconnected or connected to loadless signal.
WARNING:Xst:2563 - Inout <ZIO_PIN> is never assigned. Tied to value Z.
WARNING:Xst:653 - Signal <ZIO_IODRP_SDO> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ZIO_IN> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <RZQ_IN_R1>.
    Found 1-bit register for signal <RZQ_IN_R2>.
    Found 1-bit tristate buffer for signal <ZIO_PIN> created at line 141
    WARNING:Xst:2404 -  FFs/Latches <ZIO_IN_R1<0:0>> (without init value) have a constant value of 0 in block <mcb_soft_calibration_top>.
    WARNING:Xst:2404 -  FFs/Latches <ZIO_IN_R2<0:0>> (without init value) have a constant value of 0 in block <mcb_soft_calibration_top>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Tristate(s).
Unit <mcb_soft_calibration_top> synthesized.

Synthesizing Unit <mcb_soft_calibration>.
    Related source file is "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\mcb_soft_calibration.vhd".
        C_MEM_TZQINIT_MAXCNT = "1000010000"
        SKIP_IN_TERM_CAL = 1
        SKIP_DYNAMIC_CAL = 0
        SKIP_DYN_IN_TERM = 1
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_SIMULATION = "FALSE"
        C_MEM_TYPE = "MDDR"
    Set property "syn_preserve = true" for signal <P_Term>.
    Set property "syn_preserve = true" for signal <N_Term>.
    Set property "syn_preserve = true" for signal <P_Term_s>.
    Set property "syn_preserve = true" for signal <N_Term_s>.
    Set property "syn_preserve = true" for signal <P_Term_w>.
    Set property "syn_preserve = true" for signal <N_Term_w>.
    Set property "syn_preserve = true" for signal <P_Term_Prev>.
    Set property "syn_preserve = true" for signal <N_Term_Prev>.
    Set property "syn_preserve = true" for signal <IODRPCTRLR_MEMCELL_ADDR>.
    Set property "syn_preserve = true" for signal <IODRPCTRLR_WRITE_DATA>.
    Set property "syn_preserve = true" for signal <Max_Value_Previous>.
    Set property "syn_preserve = true" for signal <DQS_DELAY_INITIAL>.
    Set property "IOB = FALSE" for signal <DONE_SOFTANDHARD_CAL>.
WARNING:Xst:647 - Input <MCB_UODATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UODATAVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UOCMDREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UO_CAL_START> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\mcb_soft_calibration.vhd" line 583: Output port <DRP_BKST> of the instance <iodrp_controller_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\mcb_soft_calibration.vhd" line 601: Output port <read_data> of the instance <iodrp_mcb_controller_inst> is unconnected or connected to loadless signal.
    Register <MCB_UIUDQSDEC> equivalent to <MCB_UILDQSDEC> has been removed
    Register <MCB_UIUDQSINC> equivalent to <MCB_UILDQSINC> has been removed
    Found 1-bit register for signal <Block_Reset>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R1>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R2>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R3>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R1>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R2>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R3>.
    Found 1-bit register for signal <PLL_LOCK_R1>.
    Found 1-bit register for signal <PLL_LOCK_R2>.
    Found 16-bit register for signal <WAIT_200us_COUNTER>.
    Found 10-bit register for signal <RstCounter>.
    Found 1-bit register for signal <Rst_condition1>.
    Found 4-bit register for signal <pre_sysrst_cnt>.
    Found 1-bit register for signal <SELFREFRESH_MCB_REQ>.
    Found 1-bit register for signal <WAIT_SELFREFRESH_EXIT_DQS_CAL>.
    Found 1-bit register for signal <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH>.
    Found 1-bit register for signal <START_DYN_CAL_STATE_R1>.
    Found 1-bit register for signal <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1>.
    Found 1-bit register for signal <SELFREFRESH_MODE_xilinx11>.
    Found 1-bit register for signal <WaitCountEnable>.
    Found 8-bit register for signal <WaitTimer>.
    Found 1-bit register for signal <WarmEnough>.
    Found 6-bit register for signal <count>.
    Found 1-bit register for signal <MCB_CMD_VALID>.
    Found 5-bit register for signal <MCB_UIADDR_int>.
    Found 1-bit register for signal <MCB_UICMDEN>.
    Found 1-bit register for signal <MCB_UIDONECAL_xilinx7>.
    Found 1-bit register for signal <MCB_USE_BKST>.
    Found 1-bit register for signal <MCB_UIDRPUPDATE>.
    Found 1-bit register for signal <Pre_SYSRST>.
    Found 1-bit register for signal <IODRPCTRLR_CMD_VALID>.
    Found 8-bit register for signal <IODRPCTRLR_MEMCELL_ADDR>.
    Found 8-bit register for signal <IODRPCTRLR_WRITE_DATA>.
    Found 1-bit register for signal <IODRPCTRLR_R_WB>.
    Found 6-bit register for signal <P_Term>.
    Found 7-bit register for signal <N_Term>.
    Found 6-bit register for signal <P_Term_s>.
    Found 7-bit register for signal <N_Term_w>.
    Found 6-bit register for signal <P_Term_w>.
    Found 7-bit register for signal <N_Term_s>.
    Found 7-bit register for signal <N_Term_Prev>.
    Found 2-bit register for signal <Active_IODRP>.
    Found 1-bit register for signal <MCB_UILDQSINC>.
    Found 1-bit register for signal <MCB_UILDQSDEC>.
    Found 1-bit register for signal <counter_en>.
    Found 1-bit register for signal <First_Dyn_Cal_Done>.
    Found 8-bit register for signal <Max_Value_int>.
    Found 8-bit register for signal <Max_Value_Previous>.
    Found 6-bit register for signal <STATE>.
    Found 8-bit register for signal <DQS_DELAY>.
    Found 8-bit register for signal <DQS_DELAY_INITIAL>.
    Found 8-bit register for signal <TARGET_DQS_DELAY>.
    Found 1-bit register for signal <First_In_Term_Done>.
    Found 1-bit register for signal <MCB_UICMD>.
    Found 4-bit register for signal <MCB_UIDQCOUNT>.
    Found 8-bit register for signal <counter_inc>.
    Found 8-bit register for signal <counter_dec>.
    Found 1-bit register for signal <DONE_SOFTANDHARD_CAL>.
    Found 1-bit register for signal <RST_reg>.
INFO:Xst:1799 - State 000010 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 000001 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 000011 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 000100 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 000101 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 000110 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 000111 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 001000 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 001001 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 001010 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 001011 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 001100 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 111010 is never reached in FSM <STATE>.
    Found finite state machine <FSM_4> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 59                                             |
    | Transitions        | 113                                            |
    | Inputs             | 22                                             |
    | Outputs            | 29                                             |
    | Clock              | UI_CLK (rising_edge)                           |
    | Reset              | RST_reg (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <WAIT_200us_COUNTER[15]_GND_92_o_add_13_OUT> created at line 632.
    Found 10-bit adder for signal <RstCounter[9]_GND_92_o_add_17_OUT> created at line 694.
    Found 4-bit adder for signal <pre_sysrst_cnt[3]_GND_92_o_add_23_OUT> created at line 761.
    Found 8-bit adder for signal <WaitTimer[7]_GND_92_o_add_32_OUT> created at line 936.
    Found 6-bit adder for signal <count[5]_GND_92_o_add_40_OUT> created at line 958.
    Found 6-bit adder for signal <P_Term[5]_GND_92_o_add_53_OUT> created at line 1134.
    Found 7-bit adder for signal <N_Term[6]_GND_92_o_add_84_OUT> created at line 1187.
    Found 8-bit adder for signal <counter_inc[7]_GND_92_o_add_323_OUT> created at line 1699.
    Found 8-bit adder for signal <DQS_DELAY[7]_GND_92_o_add_326_OUT> created at line 1705.
    Found 8-bit adder for signal <counter_dec[7]_GND_92_o_add_336_OUT> created at line 1724.
    Found 8-bit subtractor for signal <Max_Value_Delta_Up> created at line 433.
    Found 8-bit subtractor for signal <Max_Value_Delta_Dn> created at line 435.
    Found 6-bit subtractor for signal <GND_92_o_GND_92_o_sub_71_OUT<5:0>> created at line 1139.
    Found 7-bit subtractor for signal <GND_92_o_GND_92_o_sub_178_OUT<6:0>> created at line 1197.
    Found 8-bit subtractor for signal <GND_92_o_GND_92_o_sub_340_OUT<7:0>> created at line 1730.
    Found 15-bit adder for signal <_n0862> created at line 501.
    Found 15-bit adder for signal <n0737> created at line 501.
    Found 15-bit adder for signal <n0489> created at line 501.
    Found 15-bit adder for signal <_n0871> created at line 501.
    Found 15-bit adder for signal <n0470> created at line 501.
    Found 15-bit adder for signal <_n0877> created at line 501.
    Found 15-bit adder for signal <n0478[14:0]> created at line 501.
    Found 15-bit adder for signal <n0480> created at line 501.
    Found 15-bit adder for signal <n0537> created at line 501.
    Found 10-bit comparator greater for signal <RstCounter[9]_GND_92_o_LessThan_17_o> created at line 692
    Found 8-bit comparator greater for signal <Dec_Flag> created at line 946
    Found 8-bit comparator greater for signal <Inc_Flag> created at line 947
    Found 7-bit comparator equal for signal <n0168> created at line 1237
    Found 6-bit comparator greater for signal <count[5]_PWR_51_o_LessThan_299_o> created at line 1642
    Found 8-bit comparator greater for signal <Max_Value_int[7]_Max_Value_Previous[7]_LessThan_305_o> created at line 1675
    Found 8-bit comparator greater for signal <n0249> created at line 1675
    Found 8-bit comparator greater for signal <Max_Value_Previous[7]_Max_Value_int[7]_LessThan_310_o> created at line 1679
    Found 8-bit comparator greater for signal <n0253> created at line 1679
    Found 8-bit comparator greater for signal <DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o> created at line 1701
    Found 8-bit comparator lessequal for signal <n0267> created at line 1701
    Found 8-bit comparator greater for signal <DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_338_o> created at line 1726
    Found 8-bit comparator lessequal for signal <n0281> created at line 1726
    WARNING:Xst:2404 -  FFs/Latches <CKE_Train<0:0>> (without init value) have a constant value of 0 in block <mcb_soft_calibration>.
    WARNING:Xst:2404 -  FFs/Latches <MCB_UICMDIN<0:0>> (without init value) have a constant value of 0 in block <mcb_soft_calibration>.
    Summary:
	inferred  23 Adder/Subtractor(s).
	inferred 207 D-type flip-flop(s).
	inferred  13 Comparator(s).
	inferred  43 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mcb_soft_calibration> synthesized.

Synthesizing Unit <iodrp_controller>.
    Related source file is "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\iodrp_controller.vhd".
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <rd_not_write_reg>.
    Found 8-bit register for signal <shift_through_reg>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <read_data>.
    Found 1-bit register for signal <AddressPhase>.
    Found 1-bit register for signal <DRP_ADD>.
    Found 1-bit register for signal <DRP_CS>.
    Found 1-bit register for signal <DRP_BKST>.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <memcell_addr_reg>.
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | DRP_CLK (rising_edge)                          |
    | Reset              | sync_rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_cnt[2]_GND_93_o_add_12_OUT> created at line 238.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <iodrp_controller> synthesized.

Synthesizing Unit <iodrp_mcb_controller>.
    Related source file is "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\ipcore_dir\LPDDR_Ctrl\user_design\rtl\iodrp_mcb_controller.vhd".
    Set property "fsm_encoding = gray" for signal <state>.
    Set property "fsm_encoding = gray" for signal <nextstate>.
WARNING:Xst:647 - Input <drp_ioi_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <rd_not_write_reg>.
    Found 8-bit register for signal <shift_through_reg<7:0>>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <read_data>.
    Found 1-bit register for signal <AddressPhase>.
    Found 1-bit register for signal <DRP_ADD_xilinx0>.
    Found 1-bit register for signal <DRP_CS_xilinx1>.
    Found 1-bit register for signal <MCB_UIREAD>.
    Found 1-bit register for signal <DRP_BKST>.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <memcell_addr_reg>.
    Found finite state machine <FSM_6> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 9                                              |
    | Clock              | DRP_CLK (rising_edge)                          |
    | Reset              | sync_rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | ready                                          |
    | Power Up State     | ready                                          |
    | Encoding           | gray                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_cnt[2]_GND_95_o_add_13_OUT> created at line 372.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <iodrp_mcb_controller> synthesized.

Synthesizing Unit <FM_Rx>.
    Related source file is "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\FM_Tx_Rx.vhd".
        Pwidth = 16
    Found 2-bit register for signal <RxDl>.
    Found 2-bit register for signal <Rx_State>.
    Found 16-bit register for signal <data>.
    Found 4-bit register for signal <FM_Decode.RxBtCnt>.
    Found 4-bit register for signal <RxBitWdth>.
    Found 1-bit register for signal <Rx_Done_Req>.
    Found 1-bit register for signal <RxParity>.
    Found 1-bit register for signal <Rx_Out_Parity_Err>.
    Found 1-bit register for signal <Rx_NRZ>.
    Found 1-bit register for signal <Rx_Out_Done>.
    Found finite state machine <FSM_7> for signal <Rx_State>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | RxClk (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | rxidle                                         |
    | Power Up State     | rxidle                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <RxBitWdth[3]_GND_1037_o_add_5_OUT> created at line 208.
    Found 4-bit subtractor for signal <GND_1037_o_GND_1037_o_sub_33_OUT<3:0>> created at line 249.
    Found 4-bit comparator greater for signal <RxBitWdth[3]_PWR_159_o_LessThan_12_o> created at line 220
    Found 4-bit comparator greater for signal <GND_1037_o_RxBitWdth[3]_LessThan_25_o> created at line 238
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <FM_Rx> synthesized.

Synthesizing Unit <CRC32_D4>.
    Related source file is "C:\Experiments\mu2e\Readout_Controller\Controller_FPGA2\CRC32_D4.vhd".
    Found 32-bit register for signal <lfsr_q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <CRC32_D4> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x5-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 95
 10-bit adder                                          : 2
 14-bit addsub                                         : 1
 15-bit adder                                          : 9
 16-bit adder                                          : 2
 16-bit subtractor                                     : 3
 2-bit adder                                           : 9
 2-bit subtractor                                      : 1
 25-bit adder                                          : 1
 28-bit adder                                          : 1
 3-bit adder                                           : 13
 3-bit subtractor                                      : 1
 30-bit adder                                          : 3
 32-bit adder                                          : 2
 4-bit adder                                           : 20
 4-bit subtractor                                      : 12
 5-bit subtractor                                      : 1
 6-bit adder                                           : 2
 6-bit subtractor                                      : 2
 7-bit adder                                           : 1
 7-bit subtractor                                      : 1
 8-bit adder                                           : 4
 8-bit addsub                                          : 2
 8-bit subtractor                                      : 2
# Registers                                            : 435
 1-bit register                                        : 205
 10-bit register                                       : 2
 12-bit register                                       : 1
 14-bit register                                       : 1
 16-bit register                                       : 49
 18-bit register                                       : 1
 2-bit register                                        : 51
 25-bit register                                       : 1
 28-bit register                                       : 2
 3-bit register                                        : 17
 30-bit register                                       : 4
 32-bit register                                       : 14
 4-bit register                                        : 44
 5-bit register                                        : 5
 6-bit register                                        : 5
 7-bit register                                        : 4
 8-bit register                                        : 29
# Comparators                                          : 69
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 2
 14-bit comparator greater                             : 1
 16-bit comparator greater                             : 9
 16-bit comparator lessequal                           : 9
 16-bit comparator not equal                           : 2
 2-bit comparator equal                                : 2
 3-bit comparator greater                              : 8
 4-bit comparator greater                              : 20
 5-bit comparator lessequal                            : 1
 6-bit comparator greater                              : 1
 7-bit comparator equal                                : 1
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 8
 8-bit comparator lessequal                            : 2
# Multiplexers                                         : 369
 1-bit 2-to-1 multiplexer                              : 184
 1-bit 8-to-1 multiplexer                              : 4
 10-bit 2-to-1 multiplexer                             : 2
 14-bit 2-to-1 multiplexer                             : 6
 16-bit 2-to-1 multiplexer                             : 21
 16-bit 4-to-1 multiplexer                             : 8
 16-bit 8-to-1 multiplexer                             : 2
 18-bit 2-to-1 multiplexer                             : 3
 2-bit 2-to-1 multiplexer                              : 12
 28-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 12
 30-bit 2-to-1 multiplexer                             : 16
 32-bit 2-to-1 multiplexer                             : 5
 4-bit 2-to-1 multiplexer                              : 45
 4-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 4
 6-bit 2-to-1 multiplexer                              : 5
 7-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 32
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# Tristates                                            : 21
 1-bit tristate buffer                                 : 21
# FSMs                                                 : 17
# Xors                                                 : 340
 1-bit xor2                                            : 308
 1-bit xor3                                            : 32

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/SMI_FIFO.ngc>.
Reading core <ipcore_dir/PhyTxBuff.ngc>.
Reading core <ipcore_dir/LinkTxFIFO.ngc>.
Reading core <ipcore_dir/SCFifo_512x16.ngc>.
Reading core <ipcore_dir/SCFIFO_1Kx28.ngc>.
Reading core <ipcore_dir/PhyRxBuff.ngc>.
Reading core <ipcore_dir/SCFIFO1Kx16.ngc>.
Loading core <SMI_FIFO> for timing and area information for instance <SMI_Buff>.
Loading core <PhyTxBuff> for timing and area information for instance <PhyTx_Buff>.
Loading core <PhyTxBuff> for timing and area information for instance <SPITx_Buff>.
Loading core <LinkTxFIFO> for timing and area information for instance <LinkBuff>.
Loading core <SCFifo_512x16> for timing and area information for instance <DatReqBuff>.
Loading core <SCFIFO_1Kx28> for timing and area information for instance <AddrBuff>.
Loading core <PhyRxBuff> for timing and area information for instance <Gen_RxBuffs[0].FEBRx_Buff>.
Loading core <SCFIFO1Kx16> for timing and area information for instance <Gen_RxBuffs[0].FMRx_Buff>.
Loading core <PhyRxBuff> for timing and area information for instance <Gen_RxBuffs[1].FEBRx_Buff>.
Loading core <SCFIFO1Kx16> for timing and area information for instance <Gen_RxBuffs[1].FMRx_Buff>.
Loading core <PhyRxBuff> for timing and area information for instance <Gen_RxBuffs[2].FEBRx_Buff>.
Loading core <SCFIFO1Kx16> for timing and area information for instance <Gen_RxBuffs[2].FMRx_Buff>.
Loading core <PhyRxBuff> for timing and area information for instance <Gen_RxBuffs[3].FEBRx_Buff>.
Loading core <SCFIFO1Kx16> for timing and area information for instance <Gen_RxBuffs[3].FMRx_Buff>.
Loading core <PhyRxBuff> for timing and area information for instance <Gen_RxBuffs[4].FEBRx_Buff>.
Loading core <SCFIFO1Kx16> for timing and area information for instance <Gen_RxBuffs[4].FMRx_Buff>.
Loading core <PhyRxBuff> for timing and area information for instance <Gen_RxBuffs[5].FEBRx_Buff>.
Loading core <SCFIFO1Kx16> for timing and area information for instance <Gen_RxBuffs[5].FMRx_Buff>.
Loading core <PhyRxBuff> for timing and area information for instance <Gen_RxBuffs[6].FEBRx_Buff>.
Loading core <SCFIFO1Kx16> for timing and area information for instance <Gen_RxBuffs[6].FMRx_Buff>.
Loading core <PhyRxBuff> for timing and area information for instance <Gen_RxBuffs[7].FEBRx_Buff>.
Loading core <SCFIFO1Kx16> for timing and area information for instance <Gen_RxBuffs[7].FMRx_Buff>.
WARNING:Xst:1710 - FF/Latch <SDRdCmd_2> (without init value) has a constant value of 0 in block <Controller_FPGA2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SDRdCmd_1> (without init value) has a constant value of 0 in block <Controller_FPGA2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SDWrtCmd_2> (without init value) has a constant value of 0 in block <Controller_FPGA2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SDWrtCmd_0> (without init value) has a constant value of 0 in block <Controller_FPGA2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <soft_cal_selfrefresh_req> (without init value) has a constant value of 0 in block <memc3_mcb_raw_wrapper_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_MEMCELL_ADDR_6> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_MEMCELL_ADDR_5> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_MEMCELL_ADDR_4> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_MEMCELL_ADDR_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UICMD> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_4> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_5> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_6> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_4> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_5> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_6> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_REQ_R1> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_MCB_REQ> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <WarmEnough> (without init value) has a constant value of 1 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Preamble_1> (without init value) has a constant value of 0 in block <Controller_FPGA2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Preamble_3> (without init value) has a constant value of 0 in block <Controller_FPGA2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Preamble_5> (without init value) has a constant value of 0 in block <Controller_FPGA2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R3> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <SDWrtCmd<2:2>> (without init value) have a constant value of 0 in block <Controller_FPGA2>.
WARNING:Xst:2404 -  FFs/Latches <SDRdCmd<2:1>> (without init value) have a constant value of 0 in block <Controller_FPGA2>.

Synthesizing (advanced) Unit <Controller_FPGA2>.
The following registers are absorbed into accumulator <EventWdCnt>: 1 register on signal <EventWdCnt>.
The following registers are absorbed into counter <SPIDiv>: 1 register on signal <SPIDiv>.
The following registers are absorbed into counter <TxNibbleCount>: 1 register on signal <TxNibbleCount>.
The following registers are absorbed into counter <BitCount>: 1 register on signal <BitCount>.
The following registers are absorbed into counter <PreambleCnt>: 1 register on signal <PreambleCnt>.
The following registers are absorbed into counter <SPIBitCnt>: 1 register on signal <SPIBitCnt>.
The following registers are absorbed into counter <Counter1us>: 1 register on signal <Counter1us>.
The following registers are absorbed into counter <Counter1s>: 1 register on signal <Counter1s>.
The following registers are absorbed into counter <Counter10us>: 1 register on signal <Counter10us>.
The following registers are absorbed into counter <PhyRstCnt>: 1 register on signal <PhyRstCnt>.
The following registers are absorbed into counter <RxNibbleCount_0>: 1 register on signal <RxNibbleCount_0>.
The following registers are absorbed into counter <RxNibbleCount_1>: 1 register on signal <RxNibbleCount_1>.
The following registers are absorbed into counter <RxNibbleCount_2>: 1 register on signal <RxNibbleCount_2>.
The following registers are absorbed into counter <RxNibbleCount_4>: 1 register on signal <RxNibbleCount_4>.
The following registers are absorbed into counter <RxNibbleCount_3>: 1 register on signal <RxNibbleCount_3>.
The following registers are absorbed into counter <RxNibbleCount_5>: 1 register on signal <RxNibbleCount_5>.
The following registers are absorbed into counter <RxNibbleCount_7>: 1 register on signal <RxNibbleCount_7>.
The following registers are absorbed into counter <RxNibbleCount_6>: 1 register on signal <RxNibbleCount_6>.
The following registers are absorbed into counter <StartCount_0>: 1 register on signal <StartCount_0>.
The following registers are absorbed into counter <StartCount_1>: 1 register on signal <StartCount_1>.
The following registers are absorbed into counter <StartCount_2>: 1 register on signal <StartCount_2>.
The following registers are absorbed into counter <StartCount_3>: 1 register on signal <StartCount_3>.
The following registers are absorbed into counter <StartCount_4>: 1 register on signal <StartCount_4>.
The following registers are absorbed into counter <StartCount_5>: 1 register on signal <StartCount_5>.
The following registers are absorbed into counter <StartCount_6>: 1 register on signal <StartCount_6>.
The following registers are absorbed into counter <StartCount_7>: 1 register on signal <StartCount_7>.
The following registers are absorbed into counter <TxBlkCount>: 1 register on signal <TxBlkCount>.
The following registers are absorbed into counter <UpTimeCount>: 1 register on signal <UpTimeCount>.
The following registers are absorbed into counter <TrigWdCount>: 1 register on signal <TrigWdCount>.
The following registers are absorbed into counter <ResetCount>: 1 register on signal <ResetCount>.
The following registers are absorbed into counter <TransitionCount_0>: 1 register on signal <TransitionCount_0>.
The following registers are absorbed into counter <TransitionCount_1>: 1 register on signal <TransitionCount_1>.
The following registers are absorbed into counter <TransitionCount_2>: 1 register on signal <TransitionCount_2>.
The following registers are absorbed into counter <TransitionCount_4>: 1 register on signal <TransitionCount_4>.
The following registers are absorbed into counter <TransitionCount_3>: 1 register on signal <TransitionCount_3>.
The following registers are absorbed into counter <TransitionCount_5>: 1 register on signal <TransitionCount_5>.
The following registers are absorbed into counter <TransitionCount_7>: 1 register on signal <TransitionCount_7>.
The following registers are absorbed into counter <TransitionCount_6>: 1 register on signal <TransitionCount_6>.
The following registers are absorbed into counter <WaitCount>: 1 register on signal <WaitCount>.
The following registers are absorbed into counter <PortNo>: 1 register on signal <PortNo>.
INFO:Xst:3217 - HDL ADVISOR - Register <PhyAd> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_SMI_Out[22]_GND_7_o_wide_mux_314_OUT> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 5-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <SMI_Out<22:21>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Controller_FPGA2> synthesized (advanced).

Synthesizing (advanced) Unit <FM_Rx>.
The following registers are absorbed into counter <RxBitWdth>: 1 register on signal <RxBitWdth>.
Unit <FM_Rx> synthesized (advanced).

Synthesizing (advanced) Unit <iodrp_controller>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <iodrp_controller> synthesized (advanced).

Synthesizing (advanced) Unit <iodrp_mcb_controller>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <iodrp_mcb_controller> synthesized (advanced).

Synthesizing (advanced) Unit <mcb_soft_calibration>.
The following registers are absorbed into counter <pre_sysrst_cnt>: 1 register on signal <pre_sysrst_cnt>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <WAIT_200us_COUNTER>: 1 register on signal <WAIT_200us_COUNTER>.
The following registers are absorbed into counter <RstCounter>: 1 register on signal <RstCounter>.
The following registers are absorbed into counter <DQS_DELAY>: 1 register on signal <DQS_DELAY>.
The following registers are absorbed into counter <counter_inc>: 1 register on signal <counter_inc>.
The following registers are absorbed into counter <counter_dec>: 1 register on signal <counter_dec>.
The following registers are absorbed into counter <WaitTimer>: 1 register on signal <WaitTimer>.
Unit <mcb_soft_calibration> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x5-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 35
 10-bit adder                                          : 3
 11-bit adder                                          : 1
 14-bit addsub                                         : 1
 16-bit subtractor                                     : 3
 25-bit adder                                          : 1
 30-bit adder                                          : 3
 32-bit adder                                          : 1
 4-bit subtractor                                      : 10
 6-bit adder                                           : 1
 6-bit subtractor                                      : 1
 7-bit adder                                           : 1
 7-bit subtractor                                      : 1
 8-bit adder                                           : 2
 8-bit addsub                                          : 1
 8-bit subtractor                                      : 2
 9-bit adder                                           : 3
# Counters                                             : 59
 10-bit up counter                                     : 2
 16-bit up counter                                     : 1
 2-bit down counter                                    : 1
 2-bit up counter                                      : 9
 28-bit up counter                                     : 1
 3-bit down counter                                    : 1
 3-bit up counter                                      : 13
 32-bit up counter                                     : 1
 4-bit down counter                                    : 2
 4-bit up counter                                      : 20
 5-bit down counter                                    : 1
 6-bit down counter                                    : 1
 6-bit up counter                                      : 1
 8-bit up counter                                      : 4
 8-bit updown counter                                  : 1
# Accumulators                                         : 1
 16-bit up loadable accumulator                        : 1
# Registers                                            : 2024
 Flip-Flops                                            : 2024
# Comparators                                          : 69
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 2
 14-bit comparator greater                             : 1
 16-bit comparator greater                             : 9
 16-bit comparator lessequal                           : 9
 16-bit comparator not equal                           : 2
 2-bit comparator equal                                : 2
 3-bit comparator greater                              : 8
 4-bit comparator greater                              : 20
 5-bit comparator lessequal                            : 1
 6-bit comparator greater                              : 1
 7-bit comparator equal                                : 1
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 8
 8-bit comparator lessequal                            : 2
# Multiplexers                                         : 445
 1-bit 2-to-1 multiplexer                              : 322
 1-bit 8-to-1 multiplexer                              : 4
 14-bit 2-to-1 multiplexer                             : 6
 16-bit 2-to-1 multiplexer                             : 19
 16-bit 4-to-1 multiplexer                             : 8
 16-bit 8-to-1 multiplexer                             : 2
 18-bit 2-to-1 multiplexer                             : 3
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 1
 30-bit 2-to-1 multiplexer                             : 14
 32-bit 2-to-1 multiplexer                             : 4
 4-bit 2-to-1 multiplexer                              : 20
 4-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 3
 6-bit 2-to-1 multiplexer                              : 4
 7-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 27
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 17
# Xors                                                 : 340
 1-bit xor2                                            : 308
 1-bit xor3                                            : 32

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <soft_cal_selfrefresh_req> (without init value) has a constant value of 0 in block <mcb_raw_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UICMD> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_4> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_5> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_6> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_BKST> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SDWrtCmd_0> (without init value) has a constant value of 0 in block <Controller_FPGA2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Preamble_1> (without init value) has a constant value of 0 in block <Controller_FPGA2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Preamble_3> (without init value) has a constant value of 0 in block <Controller_FPGA2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Preamble_5> (without init value) has a constant value of 0 in block <Controller_FPGA2>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <PhyTx_0_3> in Unit <Controller_FPGA2> is equivalent to the following 7 FFs/Latches, which will be removed : <PhyTx_1_3> <PhyTx_2_3> <PhyTx_5_3> <PhyTx_3_3> <PhyTx_4_3> <PhyTx_6_3> <PhyTx_7_3> 
INFO:Xst:2261 - The FF/Latch <SDRdCmdEn> in Unit <Controller_FPGA2> is equivalent to the following FF/Latch, which will be removed : <SDRdCmd> 
INFO:Xst:2261 - The FF/Latch <Preamble_0> in Unit <Controller_FPGA2> is equivalent to the following 3 FFs/Latches, which will be removed : <Preamble_2> <Preamble_4> <Preamble_6> 
INFO:Xst:2261 - The FF/Latch <LinkTxRDReq> in Unit <Controller_FPGA2> is equivalent to the following FF/Latch, which will be removed : <TxValid> 
INFO:Xst:2261 - The FF/Latch <WrtCmdEn> in Unit <Controller_FPGA2> is equivalent to the following FF/Latch, which will be removed : <SDWrtCmd_1> 
INFO:Xst:2261 - The FF/Latch <PhyTx_0_0> in Unit <Controller_FPGA2> is equivalent to the following 7 FFs/Latches, which will be removed : <PhyTx_1_0> <PhyTx_2_0> <PhyTx_5_0> <PhyTx_3_0> <PhyTx_4_0> <PhyTx_6_0> <PhyTx_7_0> 
INFO:Xst:2261 - The FF/Latch <PhyTx_0_1> in Unit <Controller_FPGA2> is equivalent to the following 7 FFs/Latches, which will be removed : <PhyTx_1_1> <PhyTx_2_1> <PhyTx_5_1> <PhyTx_3_1> <PhyTx_4_1> <PhyTx_6_1> <PhyTx_7_1> 
INFO:Xst:2261 - The FF/Latch <PhyTx_0_2> in Unit <Controller_FPGA2> is equivalent to the following 7 FFs/Latches, which will be removed : <PhyTx_1_2> <PhyTx_2_2> <PhyTx_5_2> <PhyTx_3_2> <PhyTx_4_2> <PhyTx_6_2> <PhyTx_7_2> 
INFO:Xst:2261 - The FF/Latch <memcell_addr_reg_2> in Unit <iodrp_controller> is equivalent to the following 3 FFs/Latches, which will be removed : <memcell_addr_reg_4> <memcell_addr_reg_5> <memcell_addr_reg_6> 
INFO:Xst:2261 - The FF/Latch <memcell_addr_reg_2> in Unit <iodrp_mcb_controller> is equivalent to the following 3 FFs/Latches, which will be removed : <memcell_addr_reg_4> <memcell_addr_reg_5> <memcell_addr_reg_6> 
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_REQ_R1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_MCB_REQ> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <WarmEnough> (without init value) has a constant value of 1 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R3> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <WAIT_SELFREFRESH_EXIT_DQS_CAL> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <WaitCountEnable> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <SELFREFRESH_MCB_MODE_R3> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <START_DYN_CAL_STATE_R1> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <SMI_Shift[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 load  | 01
 shift | 11
 done  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <SPI_State[1:3]> with gray encoding.
------------------------
 State      | Encoding
------------------------
 idle       | 000
 load_addr  | 001
 shift_addr | 011
 shift_data | 010
 done       | 110
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <DDR_Read_Seq[1:4]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 idle         | 0000
 wait0        | 0001
 setaddr      | 0010
 checkempty   | 0011
 firstcmd     | 0100
 checkrdbuff0 | 0101
 rdwdcount    | 0110
 checkrdbuff1 | 0111
 rddatahi     | 1000
 rddatalo     | 1001
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <DDR_Write_Seq[1:20]> with one-hot encoding.
----------------------------------------
 State          | Encoding
----------------------------------------
 idle           | 00000000000000000001
 chkwrtbuff     | 00000000000000000100
 sndcmd         | 00000000000000001000
 wtcmdmtpy      | 00000000000000010000
 checkactive0   | 00000000000000000010
 incrport0      | 00000000000001000000
 rd_wdcount     | 00000000000010000000
 rd_ubunchhi    | 00000000000100000000
 rd_ubunchlo    | 00000000001000000000
 rd_stat        | 00000000010000000000
 incrport1      | 00000001000000000000
 checkactive1   | 00000000100000000000
 resetportno    | 01000000000000000000
 write_wd_count | 00000000000000100000
 wrt_stat       | 00001000000000000000
 wrt_ubunchhi   | 00010000000000000000
 wrt_ubunchlo   | 00100000000000000000
 wrtddr         | 00000100000000000000
 waitbuff       | unreached
 writepad       | 00000010000000000000
 incrbuffcnt    | 10000000000000000000
----------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/FSM_4> on signal <STATE[1:6]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 000000 | 000000
 001101 | 000001
 000010 | unreached
 000001 | unreached
 000011 | unreached
 000100 | unreached
 000101 | unreached
 000110 | unreached
 000111 | unreached
 001000 | unreached
 001001 | unreached
 001010 | unreached
 001011 | unreached
 001100 | unreached
 001110 | 000011
 001111 | 000010
 010000 | 000110
 100010 | 000111
 010001 | 000101
 010010 | 000100
 010011 | 001100
 010100 | 001101
 010101 | 001111
 010110 | 001110
 010111 | 001010
 011000 | 001011
 011001 | 001001
 011010 | 001000
 011011 | 011000
 011100 | 011001
 011101 | 011011
 011110 | 011010
 011111 | 011110
 100000 | 011111
 100001 | 011101
 100011 | 011100
 100100 | 010100
 100101 | 010101
 110010 | 010111
 110001 | 010110
 100111 | 010010
 100110 | 010011
 101000 | 010001
 101001 | 010000
 101010 | 110000
 101011 | 110001
 101100 | 110011
 101101 | 110010
 101110 | 110110
 101111 | 110111
 110000 | 110101
 110011 | 110100
 110100 | 111100
 110101 | 111101
 110110 | 111111
 111000 | 111110
 111001 | 111010
 110111 | 111011
 111010 | unreached
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/FSM_5> on signal <state[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 001   | 00000010
 010   | 00000100
 011   | 00001000
 111   | 00010000
 100   | 00100000
 101   | 01000000
 110   | 10000000
-------------------
Optimizing FSM <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/FSM_6> on signal <state[1:4]> with gray encoding.
-------------------------------
 State             | Encoding
-------------------------------
 ready             | 0000
 decide            | 0001
 addr_phase        | 0011
 addr_to_data_gap  | 0010
 addr_to_data_gap2 | 0111
 addr_to_data_gap3 | 0101
 data_phase        | 0100
 almost_ready      | 0110
 almost_ready2     | 1100
 almost_ready3     | 1101
-------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <HrtBtRx/FSM_7> on signal <Rx_State[1:2]> with user encoding.
Optimizing FSM <Gen_RxBuffs[0].FEBFMRx/FSM_7> on signal <Rx_State[1:2]> with user encoding.
Optimizing FSM <Gen_RxBuffs[1].FEBFMRx/FSM_7> on signal <Rx_State[1:2]> with user encoding.
Optimizing FSM <Gen_RxBuffs[2].FEBFMRx/FSM_7> on signal <Rx_State[1:2]> with user encoding.
Optimizing FSM <Gen_RxBuffs[3].FEBFMRx/FSM_7> on signal <Rx_State[1:2]> with user encoding.
Optimizing FSM <Gen_RxBuffs[4].FEBFMRx/FSM_7> on signal <Rx_State[1:2]> with user encoding.
Optimizing FSM <Gen_RxBuffs[5].FEBFMRx/FSM_7> on signal <Rx_State[1:2]> with user encoding.
Optimizing FSM <Gen_RxBuffs[6].FEBFMRx/FSM_7> on signal <Rx_State[1:2]> with user encoding.
Optimizing FSM <Gen_RxBuffs[7].FEBFMRx/FSM_7> on signal <Rx_State[1:2]> with user encoding.
Optimizing FSM <DReqFMRx/FSM_7> on signal <Rx_State[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 rxidle   | 00
 rxstrt   | 01
 rxshift  | 10
 parityrx | 11
----------------------
WARNING:Xst:1710 - FF/Latch <PhyAd_4> (without init value) has a constant value of 0 in block <Controller_FPGA2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DQS_DELAY_INITIAL_7> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_DQS_DELAY_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_WRITE_DATA_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance U_BUFG_CLK1 in unit memc3_infrastructure of type BUFGCE has been replaced by BUFGMUX
INFO:Xst:1901 - Instance SysPLL/pll_base_inst in unit SysPLL/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:2261 - The FF/Latch <LinkFIFO_Dat_8> in Unit <Controller_FPGA2> is equivalent to the following FF/Latch, which will be removed : <LinkFIFO_Dat_17> 
INFO:Xst:2261 - The FF/Latch <Debug_9> in Unit <Controller_FPGA2> is equivalent to the following FF/Latch, which will be removed : <DDRWrtStat_2> 
INFO:Xst:2261 - The FF/Latch <MCB_UIADDR_int_2> in Unit <mcb_soft_calibration> is equivalent to the following 2 FFs/Latches, which will be removed : <MCB_UIADDR_int_3> <MCB_UIADDR_int_4> 
WARNING:Xst:2677 - Node <SDWrtAdStage_0> of sequential type is unconnected in block <Controller_FPGA2>.
WARNING:Xst:2677 - Node <SDWrtAdStage_27> of sequential type is unconnected in block <Controller_FPGA2>.
WARNING:Xst:2677 - Node <SDWrtAdStage_28> of sequential type is unconnected in block <Controller_FPGA2>.
WARNING:Xst:2677 - Node <SDWrtAdStage_29> of sequential type is unconnected in block <Controller_FPGA2>.

Optimizing unit <LinkTx> ...

Optimizing unit <Controller_FPGA2> ...

Optimizing unit <CRC32_D4> ...

Optimizing unit <mcb_soft_calibration> ...
WARNING:Xst:1293 - FF/Latch <N_Term_s_6> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_s_5> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_s_4> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_s_3> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_s_2> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_s_1> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_s_0> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_w_5> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_w_4> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_w_3> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_w_2> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_w_1> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_w_0> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_w_6> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_w_5> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_w_4> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_w_3> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_w_2> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_w_1> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_w_0> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_s_5> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_s_4> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_s_3> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_s_2> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_s_1> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_s_0> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <iodrp_controller> ...

Optimizing unit <iodrp_mcb_controller> ...

Optimizing unit <memc3_infrastructure> ...

Optimizing unit <FM_Rx> ...
WARNING:Xst:1710 - FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_7> (without init value) has a constant value of 0 in block <Controller_FPGA2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_7> (without init value) has a constant value of 0 in block <Controller_FPGA2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1> of sequential type is unconnected in block <Controller_FPGA2>.
WARNING:Xst:2677 - Node <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R2> of sequential type is unconnected in block <Controller_FPGA2>.
WARNING:Xst:2677 - Node <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_7> of sequential type is unconnected in block <Controller_FPGA2>.
WARNING:Xst:2677 - Node <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_6> of sequential type is unconnected in block <Controller_FPGA2>.
WARNING:Xst:2677 - Node <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_5> of sequential type is unconnected in block <Controller_FPGA2>.
WARNING:Xst:2677 - Node <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_4> of sequential type is unconnected in block <Controller_FPGA2>.
WARNING:Xst:2677 - Node <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_3> of sequential type is unconnected in block <Controller_FPGA2>.
WARNING:Xst:2677 - Node <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_2> of sequential type is unconnected in block <Controller_FPGA2>.
WARNING:Xst:2677 - Node <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_1> of sequential type is unconnected in block <Controller_FPGA2>.
WARNING:Xst:2677 - Node <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_0> of sequential type is unconnected in block <Controller_FPGA2>.
WARNING:Xst:2677 - Node <HrtBtRx/data_15> of sequential type is unconnected in block <Controller_FPGA2>.
WARNING:Xst:2677 - Node <HrtBtRx/data_14> of sequential type is unconnected in block <Controller_FPGA2>.
WARNING:Xst:2677 - Node <HrtBtRx/data_13> of sequential type is unconnected in block <Controller_FPGA2>.
WARNING:Xst:2677 - Node <HrtBtRx/data_12> of sequential type is unconnected in block <Controller_FPGA2>.
WARNING:Xst:2677 - Node <HrtBtRx/data_11> of sequential type is unconnected in block <Controller_FPGA2>.
WARNING:Xst:2677 - Node <HrtBtRx/data_10> of sequential type is unconnected in block <Controller_FPGA2>.
WARNING:Xst:2677 - Node <HrtBtRx/data_9> of sequential type is unconnected in block <Controller_FPGA2>.
WARNING:Xst:2677 - Node <HrtBtRx/data_8> of sequential type is unconnected in block <Controller_FPGA2>.
WARNING:Xst:2677 - Node <HrtBtRx/data_7> of sequential type is unconnected in block <Controller_FPGA2>.
WARNING:Xst:2677 - Node <HrtBtRx/data_6> of sequential type is unconnected in block <Controller_FPGA2>.
WARNING:Xst:2677 - Node <HrtBtRx/data_5> of sequential type is unconnected in block <Controller_FPGA2>.
WARNING:Xst:2677 - Node <HrtBtRx/data_4> of sequential type is unconnected in block <Controller_FPGA2>.
WARNING:Xst:2677 - Node <HrtBtRx/data_3> of sequential type is unconnected in block <Controller_FPGA2>.
WARNING:Xst:2677 - Node <HrtBtRx/data_2> of sequential type is unconnected in block <Controller_FPGA2>.
WARNING:Xst:2677 - Node <HrtBtRx/data_1> of sequential type is unconnected in block <Controller_FPGA2>.
WARNING:Xst:2677 - Node <HrtBtRx/data_0> of sequential type is unconnected in block <Controller_FPGA2>.
WARNING:Xst:2677 - Node <HrtBtRx/Rx_Out_Done> of sequential type is unconnected in block <Controller_FPGA2>.
WARNING:Xst:2677 - Node <HrtBtRx/Rx_Done_Req> of sequential type is unconnected in block <Controller_FPGA2>.
WARNING:Xst:1293 - FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0> has a constant value of 0 in block <Controller_FPGA2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1> has a constant value of 0 in block <Controller_FPGA2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2> has a constant value of 0 in block <Controller_FPGA2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3> has a constant value of 0 in block <Controller_FPGA2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4> has a constant value of 0 in block <Controller_FPGA2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5> has a constant value of 0 in block <Controller_FPGA2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6> has a constant value of 0 in block <Controller_FPGA2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0> has a constant value of 0 in block <Controller_FPGA2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1> has a constant value of 0 in block <Controller_FPGA2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2> has a constant value of 0 in block <Controller_FPGA2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3> has a constant value of 0 in block <Controller_FPGA2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4> has a constant value of 0 in block <Controller_FPGA2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5> has a constant value of 0 in block <Controller_FPGA2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_5> has a constant value of 0 in block <Controller_FPGA2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6> has a constant value of 0 in block <Controller_FPGA2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7> has a constant value of 0 in block <Controller_FPGA2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8> has a constant value of 0 in block <Controller_FPGA2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_9> has a constant value of 0 in block <Controller_FPGA2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7> (without init value) has a constant value of 0 in block <Controller_FPGA2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0> has a constant value of 0 in block <Controller_FPGA2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1> has a constant value of 0 in block <Controller_FPGA2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2> has a constant value of 0 in block <Controller_FPGA2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3> has a constant value of 0 in block <Controller_FPGA2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4> has a constant value of 0 in block <Controller_FPGA2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5> has a constant value of 0 in block <Controller_FPGA2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6> has a constant value of 0 in block <Controller_FPGA2>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Counter1us_0> in Unit <Controller_FPGA2> is equivalent to the following 2 FFs/Latches, which will be removed : <Counter1s_0> <Counter10us_0> 
INFO:Xst:2261 - The FF/Latch <Counter1us_1> in Unit <Controller_FPGA2> is equivalent to the following 2 FFs/Latches, which will be removed : <Counter1s_1> <Counter10us_1> 
INFO:Xst:2261 - The FF/Latch <Counter1s_2> in Unit <Controller_FPGA2> is equivalent to the following FF/Latch, which will be removed : <Counter10us_2> 
INFO:Xst:2261 - The FF/Latch <ClockReg_4> in Unit <Controller_FPGA2> is equivalent to the following FF/Latch, which will be removed : <ClockReg_0> 
INFO:Xst:2261 - The FF/Latch <SDWrtAd_1> in Unit <Controller_FPGA2> is equivalent to the following FF/Latch, which will be removed : <SDWrtAdStage_1> 
INFO:Xst:2261 - The FF/Latch <MDC_0> in Unit <Controller_FPGA2> is equivalent to the following FF/Latch, which will be removed : <MDC_1> 
INFO:Xst:2261 - The FF/Latch <Clk25MHz> in Unit <Controller_FPGA2> is equivalent to the following FF/Latch, which will be removed : <SPIDiv_0> 
INFO:Xst:3203 - The FF/Latch <R_W_0> in Unit <Controller_FPGA2> is the opposite to the following FF/Latch, which will be removed : <R_W_1> 
INFO:Xst:3203 - The FF/Latch <SPICS> in Unit <Controller_FPGA2> is the opposite to the following FF/Latch, which will be removed : <SPI_State_FSM_FFd2> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Controller_FPGA2, actual ratio is 43.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <SMI_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <SMI_Buff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <SMI_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <SMI_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <SPITx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <SPITx_Buff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <SPITx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <SPITx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <PhyTx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <PhyTx_Buff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <PhyTx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <PhyTx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <LinkBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <LinkBuff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <LinkBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <LinkBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <DatReqBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <DatReqBuff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <DatReqBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <DatReqBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <DatReqBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <AddrBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <AddrBuff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <AddrBuff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <AddrBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <AddrBuff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <Gen_RxBuffs[7].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Gen_RxBuffs[7].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Gen_RxBuffs[7].FEBRx_Buff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <Gen_RxBuffs[7].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Gen_RxBuffs[7].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <Gen_RxBuffs[6].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Gen_RxBuffs[6].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Gen_RxBuffs[6].FEBRx_Buff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <Gen_RxBuffs[6].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Gen_RxBuffs[6].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <Gen_RxBuffs[5].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Gen_RxBuffs[5].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Gen_RxBuffs[5].FEBRx_Buff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <Gen_RxBuffs[5].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Gen_RxBuffs[5].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <Gen_RxBuffs[4].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Gen_RxBuffs[4].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Gen_RxBuffs[4].FEBRx_Buff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <Gen_RxBuffs[4].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Gen_RxBuffs[4].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <Gen_RxBuffs[3].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Gen_RxBuffs[3].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Gen_RxBuffs[3].FEBRx_Buff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <Gen_RxBuffs[3].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Gen_RxBuffs[3].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <Gen_RxBuffs[2].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Gen_RxBuffs[2].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Gen_RxBuffs[2].FEBRx_Buff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <Gen_RxBuffs[2].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Gen_RxBuffs[2].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <Gen_RxBuffs[1].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Gen_RxBuffs[1].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Gen_RxBuffs[1].FEBRx_Buff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <Gen_RxBuffs[1].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Gen_RxBuffs[1].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <Gen_RxBuffs[0].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Gen_RxBuffs[0].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Gen_RxBuffs[0].FEBRx_Buff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <Gen_RxBuffs[0].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Gen_RxBuffs[0].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <Gen_RxBuffs[7].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <Gen_RxBuffs[7].FMRx_Buff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <Gen_RxBuffs[7].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <Gen_RxBuffs[7].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Gen_RxBuffs[7].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <Gen_RxBuffs[6].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <Gen_RxBuffs[6].FMRx_Buff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <Gen_RxBuffs[6].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <Gen_RxBuffs[6].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Gen_RxBuffs[6].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <Gen_RxBuffs[5].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <Gen_RxBuffs[5].FMRx_Buff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <Gen_RxBuffs[5].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <Gen_RxBuffs[5].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Gen_RxBuffs[5].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <Gen_RxBuffs[4].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <Gen_RxBuffs[4].FMRx_Buff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <Gen_RxBuffs[4].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <Gen_RxBuffs[4].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Gen_RxBuffs[4].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <Gen_RxBuffs[3].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <Gen_RxBuffs[3].FMRx_Buff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <Gen_RxBuffs[3].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <Gen_RxBuffs[3].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Gen_RxBuffs[3].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <Gen_RxBuffs[2].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <Gen_RxBuffs[2].FMRx_Buff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <Gen_RxBuffs[2].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <Gen_RxBuffs[2].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Gen_RxBuffs[2].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <Gen_RxBuffs[1].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <Gen_RxBuffs[1].FMRx_Buff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <Gen_RxBuffs[1].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <Gen_RxBuffs[1].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Gen_RxBuffs[1].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <Gen_RxBuffs[0].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <Gen_RxBuffs[0].FMRx_Buff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <Gen_RxBuffs[0].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <Gen_RxBuffs[0].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Gen_RxBuffs[0].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <SMI_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <SMI_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <SMI_Buff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <SMI_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <SPITx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <SPITx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <SPITx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <SPITx_Buff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <PhyTx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <PhyTx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <PhyTx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <PhyTx_Buff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <LinkBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <LinkBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <LinkBuff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <LinkBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <DatReqBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <DatReqBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <DatReqBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <DatReqBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <DatReqBuff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <AddrBuff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <AddrBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <AddrBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <AddrBuff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <AddrBuff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <Gen_RxBuffs[7].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Gen_RxBuffs[7].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Gen_RxBuffs[7].FEBRx_Buff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <Gen_RxBuffs[7].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Gen_RxBuffs[7].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <Gen_RxBuffs[6].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Gen_RxBuffs[6].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Gen_RxBuffs[6].FEBRx_Buff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <Gen_RxBuffs[6].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Gen_RxBuffs[6].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <Gen_RxBuffs[5].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Gen_RxBuffs[5].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Gen_RxBuffs[5].FEBRx_Buff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <Gen_RxBuffs[5].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Gen_RxBuffs[5].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <Gen_RxBuffs[4].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Gen_RxBuffs[4].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Gen_RxBuffs[4].FEBRx_Buff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <Gen_RxBuffs[4].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Gen_RxBuffs[4].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <Gen_RxBuffs[3].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Gen_RxBuffs[3].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Gen_RxBuffs[3].FEBRx_Buff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <Gen_RxBuffs[3].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Gen_RxBuffs[3].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <Gen_RxBuffs[2].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Gen_RxBuffs[2].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Gen_RxBuffs[2].FEBRx_Buff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <Gen_RxBuffs[2].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Gen_RxBuffs[2].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <Gen_RxBuffs[1].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Gen_RxBuffs[1].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Gen_RxBuffs[1].FEBRx_Buff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <Gen_RxBuffs[1].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Gen_RxBuffs[1].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <Gen_RxBuffs[0].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Gen_RxBuffs[0].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Gen_RxBuffs[0].FEBRx_Buff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <Gen_RxBuffs[0].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Gen_RxBuffs[0].FEBRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Gen_RxBuffs[7].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <Gen_RxBuffs[7].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <Gen_RxBuffs[7].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <Gen_RxBuffs[7].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <Gen_RxBuffs[7].FMRx_Buff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Gen_RxBuffs[6].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <Gen_RxBuffs[6].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <Gen_RxBuffs[6].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <Gen_RxBuffs[6].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <Gen_RxBuffs[6].FMRx_Buff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Gen_RxBuffs[5].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <Gen_RxBuffs[5].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <Gen_RxBuffs[5].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <Gen_RxBuffs[5].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <Gen_RxBuffs[5].FMRx_Buff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Gen_RxBuffs[4].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <Gen_RxBuffs[4].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <Gen_RxBuffs[4].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <Gen_RxBuffs[4].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <Gen_RxBuffs[4].FMRx_Buff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Gen_RxBuffs[3].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <Gen_RxBuffs[3].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <Gen_RxBuffs[3].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <Gen_RxBuffs[3].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <Gen_RxBuffs[3].FMRx_Buff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Gen_RxBuffs[2].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <Gen_RxBuffs[2].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <Gen_RxBuffs[2].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <Gen_RxBuffs[2].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <Gen_RxBuffs[2].FMRx_Buff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Gen_RxBuffs[1].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <Gen_RxBuffs[1].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <Gen_RxBuffs[1].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <Gen_RxBuffs[1].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <Gen_RxBuffs[1].FMRx_Buff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Gen_RxBuffs[0].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <Gen_RxBuffs[0].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <Gen_RxBuffs[0].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <Gen_RxBuffs[0].FMRx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <Gen_RxBuffs[0].FMRx_Buff> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_2> 
FlipFlop DDR_Read_Seq_FSM_FFd2 has been replicated 1 time(s)
FlipFlop DDR_Read_Seq_FSM_FFd4 has been replicated 1 time(s)
FlipFlop PortNo_0 has been replicated 2 time(s)
FlipFlop PortNo_1 has been replicated 2 time(s)
FlipFlop PortNo_2 has been replicated 2 time(s)
FlipFlop Debug_1 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2238
 Flip-Flops                                            : 2238

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Controller_FPGA2.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 8238
#      GND                         : 45
#      INV                         : 157
#      LUT1                        : 401
#      LUT2                        : 915
#      LUT3                        : 587
#      LUT4                        : 1281
#      LUT5                        : 561
#      LUT6                        : 1899
#      MULT_AND                    : 6
#      MUXCY                       : 1587
#      MUXF7                       : 42
#      VCC                         : 22
#      XORCY                       : 735
# FlipFlops/Latches                : 5372
#      FD                          : 106
#      FDC                         : 1678
#      FDCE                        : 2339
#      FDE                         : 109
#      FDP                         : 315
#      FDPE                        : 312
#      FDR                         : 61
#      FDRE                        : 448
#      FDS                         : 4
# RAMS                             : 47
#      RAMB16BWER                  : 45
#      RAMB8BWER                   : 2
# Clock Buffers                    : 5
#      BUFG                        : 3
#      BUFGMUX                     : 1
#      BUFGP                       : 1
# IO Buffers                       : 217
#      IBUF                        : 92
#      IBUFGDS                     : 2
#      IOBUF                       : 37
#      OBUF                        : 59
#      OBUFDS                      : 4
#      OBUFT                       : 22
#      OBUFTDS                     : 1
# Others                           : 81
#      BUFPLL                      : 1
#      BUFPLL_MCB                  : 1
#      IODRP2                      : 1
#      IODRP2_MCB                  : 22
#      MCB                         : 1
#      OSERDES2                    : 51
#      PLL_ADV                     : 2
#      PULLDOWN                    : 2

Device utilization summary:
---------------------------

Selected Device : 6slx25fgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:            5371  out of  30064    17%  
 Number of Slice LUTs:                 5801  out of  15032    38%  
    Number used as Logic:              5801  out of  15032    38%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   8156
   Number with an unused Flip Flop:    2785  out of   8156    34%  
   Number with an unused LUT:          2355  out of   8156    28%  
   Number of fully used LUT-FF pairs:  3016  out of   8156    36%  
   Number of unique control sets:       434

IO Utilization: 
 Number of IOs:                         228
 Number of bonded IOBs:                 225  out of    266    84%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of Block RAM/FIFO:               46  out of     52    88%  
    Number using Block RAM only:         46
 Number of BUFG/BUFGCTRLs:                5  out of     16    31%  
 Number of PLL_ADVs:                      2  out of      2   100%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk50MHz                           | BUFGP                  | 393   |
SysPLL/pll_base_inst/CLKOUT1       | BUFG                   | 3039  |
SysPLL/pll_base_inst/CLKOUT2       | BUFG                   | 1791  |
VXO_P                              | PLL_ADV:CLKOUT3        | 205   |
VXO_P                              | PLL_ADV:CLKOUT2        | 26    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.772ns (Maximum Frequency: 147.657MHz)
   Minimum input arrival time before clock: 9.433ns
   Maximum output required time after clock: 7.197ns
   Maximum combinational path delay: 10.538ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk50MHz'
  Clock period: 4.633ns (frequency: 215.848MHz)
  Total number of paths / destination ports: 2762 / 845
-------------------------------------------------------------------------
Delay:               4.633ns (Levels of Logic = 3)
  Source:            TxEn_0 (FF)
  Destination:       PreambleCnt_0 (FF)
  Source Clock:      Clk50MHz rising
  Destination Clock: Clk50MHz rising

  Data Path: TxEn_0 to PreambleCnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.995  TxEn_0 (TxEn_0)
     LUT5:I0->O            1   0.203   0.580  _n4063_inv2_SW0 (N28)
     LUT6:I5->O            4   0.205   1.028  _n4063_inv2 (_n4063_inv2)
     LUT5:I0->O            3   0.203   0.650  _n4063_inv1 (_n4063_inv)
     FDCE:CE                   0.322          PreambleCnt_0
    ----------------------------------------
    Total                      4.633ns (1.380ns logic, 3.253ns route)
                                       (29.8% logic, 70.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SysPLL/pll_base_inst/CLKOUT1'
  Clock period: 6.772ns (frequency: 147.657MHz)
  Total number of paths / destination ports: 183416 / 7289
-------------------------------------------------------------------------
Delay:               6.772ns (Levels of Logic = 6)
  Source:            Gen_RxBuffs[4].FEBRx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10 (FF)
  Destination:       EventWdCnt_0 (FF)
  Source Clock:      SysPLL/pll_base_inst/CLKOUT1 rising
  Destination Clock: SysPLL/pll_base_inst/CLKOUT1 rising

  Data Path: Gen_RxBuffs[4].FEBRx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10 to EventWdCnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.447   1.079  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10 (dout<10>)
     end scope: 'Gen_RxBuffs[4].FEBRx_Buff:dout<10>'
     LUT6:I0->O            1   0.203   0.000  Mmux__n3293_311 (Mmux__n3293_311)
     MUXF7:I1->O          10   0.140   1.221  Mmux__n3293_2_f7_10 (_n3293<5>)
     LUT6:I0->O           14   0.203   1.062  GND_7_o_PortNo[2]_LessThan_892_o12 (GND_7_o_PortNo[2]_LessThan_892_o11)
     LUT4:I2->O            4   0.203   0.684  _n4012_inv11 (_n4012_inv1)
     LUT5:I4->O           16   0.205   1.004  _n4012_inv1 (_n4012_inv)
     FDCE:CE                   0.322          EventWdCnt_0
    ----------------------------------------
    Total                      6.772ns (1.723ns logic, 5.049ns route)
                                       (25.4% logic, 74.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SysPLL/pll_base_inst/CLKOUT2'
  Clock period: 4.703ns (frequency: 212.612MHz)
  Total number of paths / destination ports: 12183 / 4389
-------------------------------------------------------------------------
Delay:               4.703ns (Levels of Logic = 4)
  Source:            Gen_RxBuffs[0].RxCRC/lfsr_q_29 (FF)
  Destination:       CRCErr_Reg_0 (FF)
  Source Clock:      SysPLL/pll_base_inst/CLKOUT2 rising
  Destination Clock: SysPLL/pll_base_inst/CLKOUT2 rising

  Data Path: Gen_RxBuffs[0].RxCRC/lfsr_q_29 to CRCErr_Reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q            16   0.447   1.369  Gen_RxBuffs[0].RxCRC/lfsr_q_29 (Gen_RxBuffs[0].RxCRC/lfsr_q_29)
     LUT6:I0->O            1   0.203   0.808  _n3713_inv32 (_n3713_inv32)
     LUT4:I1->O            1   0.205   0.580  _n3713_inv35 (_n3713_inv35)
     LUT6:I5->O            1   0.205   0.580  _n3713_inv37 (_n3713_inv3)
     LUT6:I5->O            1   0.205   0.000  CRCErr_Reg_0_rstpot (CRCErr_Reg_0_rstpot)
     FDC:D                     0.102          CRCErr_Reg_0
    ----------------------------------------
    Total                      4.703ns (1.367ns logic, 3.336ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'VXO_P'
  Clock period: 4.067ns (frequency: 245.898MHz)
  Total number of paths / destination ports: 10980 / 535
-------------------------------------------------------------------------
Delay:               8.133ns (Levels of Logic = 7)
  Source:            LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Source Clock:      VXO_P rising 0.5X
  Destination Clock: VXO_P rising 0.5X

  Data Path: LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.447   1.089  LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2)
     LUT6:I1->O            1   0.203   0.580  LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3 (LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1)
     LUT3:I2->O            1   0.205   0.580  LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11 (LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11)
     LUT5:I4->O            3   0.205   0.651  LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12 (LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2)
     LUT3:I2->O            5   0.205   0.962  LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21 (LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag)
     LUT6:I2->O            2   0.203   0.617  LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv111 (LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv111)
     LUT6:I5->O            1   0.205   0.684  LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1 (LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1)
     LUT5:I3->O            7   0.203   0.773  LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv2 (LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv)
     FDRE:CE                   0.322          LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    ----------------------------------------
    Total                      8.133ns (2.198ns logic, 5.935ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk50MHz'
  Total number of paths / destination ports: 143 / 141
-------------------------------------------------------------------------
Offset:              5.823ns (Levels of Logic = 2)
  Source:            CpldRst (PAD)
  Destination:       SMI_rdreq (FF)
  Destination Clock: Clk50MHz rising

  Data Path: CpldRst to SMI_rdreq
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            57   1.222   1.593  CpldRst_IBUF (CpldRst_IBUF)
     INV:I->O           1689   0.206   2.372  CpldRst_inv2531_INV_0 (CpldRst_inv)
     FDC:CLR                   0.430          SMI_rdreq
    ----------------------------------------
    Total                      5.823ns (1.858ns logic, 3.965ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SysPLL/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 15049 / 1507
-------------------------------------------------------------------------
Offset:              9.433ns (Levels of Logic = 5)
  Source:            uCA<0> (PAD)
  Destination:       SDRdPtr_0 (FF)
  Destination Clock: SysPLL/pll_base_inst/CLKOUT1 rising

  Data Path: uCA<0> to SDRdPtr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            44   1.222   1.691  uCA_0_IBUF (uCA_0_IBUF)
     LUT3:I0->O            7   0.205   1.138  GND_7_o_uCA[9]_equal_1311_o<9>11 (GND_7_o_uCA[9]_equal_1311_o<9>1)
     LUT6:I0->O           75   0.203   1.817  uCA[9]_GND_7_o_equal_744_o<9>1 (uCA[9]_GND_7_o_equal_744_o)
     LUT2:I0->O            8   0.203   1.167  GND_7_o_uCA[9]_AND_454_o1 (GND_7_o_uCA[9]_AND_454_o)
     LUT6:I0->O           30   0.203   1.263  _n4216_inv1 (_n4216_inv)
     FDCE:CE                   0.322          SDRdPtr_0
    ----------------------------------------
    Total                      9.433ns (2.358ns logic, 7.075ns route)
                                       (25.0% logic, 75.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SysPLL/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 1561 / 1209
-------------------------------------------------------------------------
Offset:              6.660ns (Levels of Logic = 5)
  Source:            uCA<9> (PAD)
  Destination:       CRCErr_Reg_0 (FF)
  Destination Clock: SysPLL/pll_base_inst/CLKOUT2 rising

  Data Path: uCA<9> to CRCErr_Reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.222   1.002  uCA_9_IBUF (uCA_9_IBUF)
     LUT3:I0->O           55   0.205   1.581  GND_7_o_LinkTxWrReq_OR_319_o31 (GND_7_o_LinkTxWrReq_OR_319_o3)
     LUT5:I4->O            4   0.205   0.684  GND_7_o_uCA[9]_equal_1292_o<9>11 (GND_7_o_uCA[9]_equal_1292_o<9>1)
     LUT4:I3->O           16   0.205   1.252  uCA[9]_GND_7_o_equal_24_o<9>1 (uCA[9]_GND_7_o_equal_24_o)
     LUT6:I2->O            1   0.203   0.000  CRCErr_Reg_0_rstpot (CRCErr_Reg_0_rstpot)
     FDC:D                     0.102          CRCErr_Reg_0
    ----------------------------------------
    Total                      6.660ns (2.142ns logic, 4.518ns route)
                                       (32.2% logic, 67.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VXO_P'
  Total number of paths / destination ports: 87 / 75
-------------------------------------------------------------------------
Offset:              4.365ns (Levels of Logic = 3)
  Source:            LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0:UOREFRSHFLAG (PAD)
  Destination:       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Destination Clock: VXO_P rising 0.5X

  Data Path: LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0:UOREFRSHFLAG to LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MCB:UOREFRSHFLAG      11   0.000   1.130  LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/uo_refrsh_flag_xhdl23)
     LUT6:I2->O            2   0.203   0.845  LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n08451 (LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0845)
     LUT6:I3->O            1   0.205   0.684  LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1 (LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1)
     LUT5:I3->O            7   0.203   0.773  LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv2 (LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv)
     FDRE:CE                   0.322          LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    ----------------------------------------
    Total                      4.365ns (0.933ns logic, 3.432ns route)
                                       (21.4% logic, 78.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SysPLL/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 903 / 189
-------------------------------------------------------------------------
Offset:              7.197ns (Levels of Logic = 27)
  Source:            RdHi_LoSel (FF)
  Destination:       uCD<1> (PAD)
  Source Clock:      SysPLL/pll_base_inst/CLKOUT1 rising

  Data Path: RdHi_LoSel to uCD<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             21   0.447   1.342  RdHi_LoSel (RdHi_LoSel)
     LUT3:I0->O            4   0.205   1.048  Mmux_DDRRd_Mux81 (DDRRd_Mux<1>)
     LUT6:I0->O            1   0.203   0.000  iCD<1>_wg_lut<2> (iCD<1>_wg_lut<2>)
     MUXCY:S->O            1   0.172   0.000  iCD<1>_wg_cy<2> (iCD<1>_wg_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  iCD<1>_wg_cy<3> (iCD<1>_wg_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  iCD<1>_wg_cy<4> (iCD<1>_wg_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  iCD<1>_wg_cy<5> (iCD<1>_wg_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  iCD<1>_wg_cy<6> (iCD<1>_wg_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  iCD<1>_wg_cy<7> (iCD<1>_wg_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  iCD<1>_wg_cy<8> (iCD<1>_wg_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  iCD<1>_wg_cy<9> (iCD<1>_wg_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  iCD<1>_wg_cy<10> (iCD<1>_wg_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  iCD<1>_wg_cy<11> (iCD<1>_wg_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  iCD<1>_wg_cy<12> (iCD<1>_wg_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  iCD<1>_wg_cy<13> (iCD<1>_wg_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  iCD<1>_wg_cy<14> (iCD<1>_wg_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  iCD<1>_wg_cy<15> (iCD<1>_wg_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  iCD<1>_wg_cy<16> (iCD<1>_wg_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  iCD<1>_wg_cy<17> (iCD<1>_wg_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  iCD<1>_wg_cy<18> (iCD<1>_wg_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  iCD<1>_wg_cy<19> (iCD<1>_wg_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  iCD<1>_wg_cy<20> (iCD<1>_wg_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  iCD<1>_wg_cy<21> (iCD<1>_wg_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  iCD<1>_wg_cy<22> (iCD<1>_wg_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  iCD<1>_wg_cy<23> (iCD<1>_wg_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  iCD<1>_wg_cy<24> (iCD<1>_wg_cy<24>)
     MUXCY:CI->O           1   0.213   0.579  iCD<1>_wg_cy<25> (iCD<1>)
     IOBUF:I->IO               2.571          uCD_1_IOBUF (uCD<1>)
    ----------------------------------------
    Total                      7.197ns (4.229ns logic, 2.968ns route)
                                       (58.8% logic, 41.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SysPLL/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 276 / 17
-------------------------------------------------------------------------
Offset:              5.801ns (Levels of Logic = 17)
  Source:            Gen_RxBuffs[7].RxCRC/lfsr_q_29 (FF)
  Destination:       uCD<13> (PAD)
  Source Clock:      SysPLL/pll_base_inst/CLKOUT2 rising

  Data Path: Gen_RxBuffs[7].RxCRC/lfsr_q_29 to uCD<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q            16   0.447   1.369  Gen_RxBuffs[7].RxCRC/lfsr_q_29 (Gen_RxBuffs[7].RxCRC/lfsr_q_29)
     LUT6:I0->O            1   0.203   0.000  iCD<13>_wg_lut<2> (iCD<13>_wg_lut<2>)
     MUXCY:S->O            1   0.172   0.000  iCD<13>_wg_cy<2> (iCD<13>_wg_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  iCD<13>_wg_cy<3> (iCD<13>_wg_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  iCD<13>_wg_cy<4> (iCD<13>_wg_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  iCD<13>_wg_cy<5> (iCD<13>_wg_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  iCD<13>_wg_cy<6> (iCD<13>_wg_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  iCD<13>_wg_cy<7> (iCD<13>_wg_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  iCD<13>_wg_cy<8> (iCD<13>_wg_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  iCD<13>_wg_cy<9> (iCD<13>_wg_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  iCD<13>_wg_cy<10> (iCD<13>_wg_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  iCD<13>_wg_cy<11> (iCD<13>_wg_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  iCD<13>_wg_cy<12> (iCD<13>_wg_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  iCD<13>_wg_cy<13> (iCD<13>_wg_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  iCD<13>_wg_cy<14> (iCD<13>_wg_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  iCD<13>_wg_cy<15> (iCD<13>_wg_cy<15>)
     MUXCY:CI->O           1   0.213   0.579  iCD<13>_wg_cy<16> (iCD<13>)
     IOBUF:I->IO               2.571          uCD_13_IOBUF (uCD<13>)
    ----------------------------------------
    Total                      5.801ns (3.853ns logic, 1.948ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk50MHz'
  Total number of paths / destination ports: 84 / 64
-------------------------------------------------------------------------
Offset:              5.550ns (Levels of Logic = 5)
  Source:            TxEnAck (FF)
  Destination:       uCD<0> (PAD)
  Source Clock:      Clk50MHz rising

  Data Path: TxEnAck to uCD<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             15   0.447   1.346  TxEnAck (TxEnAck)
     LUT6:I0->O            1   0.203   0.000  iCD<0>_wg_lut<24> (iCD<0>_wg_lut<24>)
     MUXCY:S->O            1   0.172   0.000  iCD<0>_wg_cy<24> (iCD<0>_wg_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  iCD<0>_wg_cy<25> (iCD<0>_wg_cy<25>)
     MUXCY:CI->O           1   0.213   0.579  iCD<0>_wg_cy<26> (iCD<0>)
     IOBUF:I->IO               2.571          uCD_0_IOBUF (uCD<0>)
    ----------------------------------------
    Total                      5.550ns (3.625ns logic, 1.925ns route)
                                       (65.3% logic, 34.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VXO_P'
  Total number of paths / destination ports: 157 / 66
-------------------------------------------------------------------------
Offset:              5.392ns (Levels of Logic = 24)
  Source:            LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_24 (FF)
  Destination:       uCD<0> (PAD)
  Source Clock:      VXO_P rising 0.3X

  Data Path: LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_24 to uCD<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.827  LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_24 (LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r<24>)
     LUT6:I2->O            1   0.203   0.000  iCD<0>_wg_lut<5> (iCD<0>_wg_lut<5>)
     MUXCY:S->O            1   0.172   0.000  iCD<0>_wg_cy<5> (iCD<0>_wg_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  iCD<0>_wg_cy<6> (iCD<0>_wg_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  iCD<0>_wg_cy<7> (iCD<0>_wg_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  iCD<0>_wg_cy<8> (iCD<0>_wg_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  iCD<0>_wg_cy<9> (iCD<0>_wg_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  iCD<0>_wg_cy<10> (iCD<0>_wg_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  iCD<0>_wg_cy<11> (iCD<0>_wg_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  iCD<0>_wg_cy<12> (iCD<0>_wg_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  iCD<0>_wg_cy<13> (iCD<0>_wg_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  iCD<0>_wg_cy<14> (iCD<0>_wg_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  iCD<0>_wg_cy<15> (iCD<0>_wg_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  iCD<0>_wg_cy<16> (iCD<0>_wg_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  iCD<0>_wg_cy<17> (iCD<0>_wg_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  iCD<0>_wg_cy<18> (iCD<0>_wg_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  iCD<0>_wg_cy<19> (iCD<0>_wg_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  iCD<0>_wg_cy<20> (iCD<0>_wg_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  iCD<0>_wg_cy<21> (iCD<0>_wg_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  iCD<0>_wg_cy<22> (iCD<0>_wg_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  iCD<0>_wg_cy<23> (iCD<0>_wg_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  iCD<0>_wg_cy<24> (iCD<0>_wg_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  iCD<0>_wg_cy<25> (iCD<0>_wg_cy<25>)
     MUXCY:CI->O           1   0.213   0.579  iCD<0>_wg_cy<26> (iCD<0>)
     IOBUF:I->IO               2.571          uCD_0_IOBUF (uCD<0>)
    ----------------------------------------
    Total                      5.392ns (3.986ns logic, 1.406ns route)
                                       (73.9% logic, 26.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 11671 / 748
-------------------------------------------------------------------------
Delay:               10.538ns (Levels of Logic = 22)
  Source:            uCA<0> (PAD)
  Destination:       uCD<9> (PAD)

  Data Path: uCA<0> to uCD<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            44   1.222   1.691  uCA_0_IBUF (uCA_0_IBUF)
     LUT3:I0->O            7   0.205   1.138  GND_7_o_uCA[9]_equal_1311_o<9>11 (GND_7_o_uCA[9]_equal_1311_o<9>1)
     LUT6:I0->O           75   0.203   2.057  uCA[9]_GND_7_o_equal_744_o<9>1 (uCA[9]_GND_7_o_equal_744_o)
     LUT6:I1->O            1   0.203   0.000  iCD<9>_wg_lut<6> (iCD<9>_wg_lut<6>)
     MUXCY:S->O            1   0.172   0.000  iCD<9>_wg_cy<6> (iCD<9>_wg_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  iCD<9>_wg_cy<7> (iCD<9>_wg_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  iCD<9>_wg_cy<8> (iCD<9>_wg_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  iCD<9>_wg_cy<9> (iCD<9>_wg_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  iCD<9>_wg_cy<10> (iCD<9>_wg_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  iCD<9>_wg_cy<11> (iCD<9>_wg_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  iCD<9>_wg_cy<12> (iCD<9>_wg_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  iCD<9>_wg_cy<13> (iCD<9>_wg_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  iCD<9>_wg_cy<14> (iCD<9>_wg_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  iCD<9>_wg_cy<15> (iCD<9>_wg_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  iCD<9>_wg_cy<16> (iCD<9>_wg_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  iCD<9>_wg_cy<17> (iCD<9>_wg_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  iCD<9>_wg_cy<18> (iCD<9>_wg_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  iCD<9>_wg_cy<19> (iCD<9>_wg_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  iCD<9>_wg_cy<20> (iCD<9>_wg_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  iCD<9>_wg_cy<21> (iCD<9>_wg_cy<21>)
     MUXCY:CI->O           1   0.213   0.579  iCD<9>_wg_cy<22> (iCD<9>)
     IOBUF:I->IO               2.571          uCD_9_IOBUF (uCD<9>)
    ----------------------------------------
    Total                     10.538ns (5.074ns logic, 5.464ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk50MHz
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
Clk50MHz                    |    4.633|         |         |         |
SysPLL/pll_base_inst/CLKOUT1|    1.473|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock SysPLL/pll_base_inst/CLKOUT1
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
Clk50MHz                    |    2.098|         |         |         |
SysPLL/pll_base_inst/CLKOUT1|    6.772|         |         |         |
SysPLL/pll_base_inst/CLKOUT2|    1.363|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock SysPLL/pll_base_inst/CLKOUT2
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
SysPLL/pll_base_inst/CLKOUT1|    2.783|         |         |         |
SysPLL/pll_base_inst/CLKOUT2|    4.703|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VXO_P
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
SysPLL/pll_base_inst/CLKOUT1|    4.465|         |         |         |
VXO_P                       |    8.133|         |         |         |
----------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 52.00 secs
Total CPU time to Xst completion: 52.54 secs
 
--> 

Total memory usage is 353552 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  278 (   0 filtered)
Number of infos    :  352 (   0 filtered)

