{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 22 21:04:51 2015 " "Info: Processing started: Sun Mar 22 21:04:51 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off trafficlight -c trafficlight --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off trafficlight -c trafficlight --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "trafficlight.bdf" "" { Schematic "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/trafficlight.bdf" { { 360 -112 56 376 "clk" "" } } } } { "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "seg:inst1\|clk_scan " "Info: Detected ripple clock \"seg:inst1\|clk_scan\" as buffer" {  } { { "seg.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/seg.vhd" 20 -1 0 } } { "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst1\|clk_scan" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clk_1hz " "Info: Detected ripple clock \"clk_div:inst\|clk_1hz\" as buffer" {  } { { "clk_div.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/clk_div.vhd" 23 -1 0 } } { "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clk_1hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register state_machine:inst3\|countnum\[3\] register state_machine:inst3\|next_state.s2 101.49 MHz 9.853 ns Internal " "Info: Clock \"clk\" has Internal fmax of 101.49 MHz between source register \"state_machine:inst3\|countnum\[3\]\" and destination register \"state_machine:inst3\|next_state.s2\" (period= 9.853 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.603 ns + Longest register register " "Info: + Longest register to register delay is 9.603 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state_machine:inst3\|countnum\[3\] 1 REG LCFF_X26_Y7_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y7_N21; Fanout = 3; REG Node = 'state_machine:inst3\|countnum\[3\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_machine:inst3|countnum[3] } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.425 ns) + CELL(0.624 ns) 2.049 ns state_machine:inst3\|LessThan0~0 2 COMB LCCOMB_X26_Y7_N18 15 " "Info: 2: + IC(1.425 ns) + CELL(0.624 ns) = 2.049 ns; Loc. = LCCOMB_X26_Y7_N18; Fanout = 15; COMB Node = 'state_machine:inst3\|LessThan0~0'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.049 ns" { state_machine:inst3|countnum[3] state_machine:inst3|LessThan0~0 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.081 ns) + CELL(0.366 ns) 3.496 ns state_machine:inst3\|countnum~8 3 COMB LCCOMB_X25_Y7_N28 3 " "Info: 3: + IC(1.081 ns) + CELL(0.366 ns) = 3.496 ns; Loc. = LCCOMB_X25_Y7_N28; Fanout = 3; COMB Node = 'state_machine:inst3\|countnum~8'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.447 ns" { state_machine:inst3|LessThan0~0 state_machine:inst3|countnum~8 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.370 ns) 4.977 ns state_machine:inst3\|next_state.s3~14 4 COMB LCCOMB_X25_Y7_N14 1 " "Info: 4: + IC(1.111 ns) + CELL(0.370 ns) = 4.977 ns; Loc. = LCCOMB_X25_Y7_N14; Fanout = 1; COMB Node = 'state_machine:inst3\|next_state.s3~14'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.481 ns" { state_machine:inst3|countnum~8 state_machine:inst3|next_state.s3~14 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.370 ns) 5.719 ns state_machine:inst3\|next_state.s3~15 5 COMB LCCOMB_X25_Y7_N16 1 " "Info: 5: + IC(0.372 ns) + CELL(0.370 ns) = 5.719 ns; Loc. = LCCOMB_X25_Y7_N16; Fanout = 1; COMB Node = 'state_machine:inst3\|next_state.s3~15'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { state_machine:inst3|next_state.s3~14 state_machine:inst3|next_state.s3~15 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.370 ns) 6.463 ns state_machine:inst3\|next_state.s3~16 6 COMB LCCOMB_X25_Y7_N18 1 " "Info: 6: + IC(0.374 ns) + CELL(0.370 ns) = 6.463 ns; Loc. = LCCOMB_X25_Y7_N18; Fanout = 1; COMB Node = 'state_machine:inst3\|next_state.s3~16'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { state_machine:inst3|next_state.s3~15 state_machine:inst3|next_state.s3~16 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 7.031 ns state_machine:inst3\|next_state.s3~18 7 COMB LCCOMB_X25_Y7_N20 1 " "Info: 7: + IC(0.362 ns) + CELL(0.206 ns) = 7.031 ns; Loc. = LCCOMB_X25_Y7_N20; Fanout = 1; COMB Node = 'state_machine:inst3\|next_state.s3~18'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { state_machine:inst3|next_state.s3~16 state_machine:inst3|next_state.s3~18 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.319 ns) 7.724 ns state_machine:inst3\|next_state.s3~20 8 COMB LCCOMB_X25_Y7_N22 5 " "Info: 8: + IC(0.374 ns) + CELL(0.319 ns) = 7.724 ns; Loc. = LCCOMB_X25_Y7_N22; Fanout = 5; COMB Node = 'state_machine:inst3\|next_state.s3~20'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.693 ns" { state_machine:inst3|next_state.s3~18 state_machine:inst3|next_state.s3~20 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.057 ns) + CELL(0.822 ns) 9.603 ns state_machine:inst3\|next_state.s2 9 REG LCFF_X26_Y8_N25 14 " "Info: 9: + IC(1.057 ns) + CELL(0.822 ns) = 9.603 ns; Loc. = LCFF_X26_Y8_N25; Fanout = 14; REG Node = 'state_machine:inst3\|next_state.s2'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.879 ns" { state_machine:inst3|next_state.s3~20 state_machine:inst3|next_state.s2 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.447 ns ( 35.90 % ) " "Info: Total cell delay = 3.447 ns ( 35.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.156 ns ( 64.10 % ) " "Info: Total interconnect delay = 6.156 ns ( 64.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.603 ns" { state_machine:inst3|countnum[3] state_machine:inst3|LessThan0~0 state_machine:inst3|countnum~8 state_machine:inst3|next_state.s3~14 state_machine:inst3|next_state.s3~15 state_machine:inst3|next_state.s3~16 state_machine:inst3|next_state.s3~18 state_machine:inst3|next_state.s3~20 state_machine:inst3|next_state.s2 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.603 ns" { state_machine:inst3|countnum[3] {} state_machine:inst3|LessThan0~0 {} state_machine:inst3|countnum~8 {} state_machine:inst3|next_state.s3~14 {} state_machine:inst3|next_state.s3~15 {} state_machine:inst3|next_state.s3~16 {} state_machine:inst3|next_state.s3~18 {} state_machine:inst3|next_state.s3~20 {} state_machine:inst3|next_state.s2 {} } { 0.000ns 1.425ns 1.081ns 1.111ns 0.372ns 0.374ns 0.362ns 0.374ns 1.057ns } { 0.000ns 0.624ns 0.366ns 0.370ns 0.370ns 0.370ns 0.206ns 0.319ns 0.822ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.014 ns - Smallest " "Info: - Smallest clock skew is 0.014 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.456 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 7.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "trafficlight.bdf" "" { Schematic "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/trafficlight.bdf" { { 360 -112 56 376 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.587 ns) + CELL(0.970 ns) 3.657 ns clk_div:inst\|clk_1hz 2 REG LCFF_X19_Y4_N11 2 " "Info: 2: + IC(1.587 ns) + CELL(0.970 ns) = 3.657 ns; Loc. = LCFF_X19_Y4_N11; Fanout = 2; REG Node = 'clk_div:inst\|clk_1hz'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.557 ns" { clk clk_div:inst|clk_1hz } "NODE_NAME" } } { "clk_div.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/clk_div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.286 ns) + CELL(0.000 ns) 5.943 ns clk_div:inst\|clk_1hz~clkctrl 3 COMB CLKCTRL_G7 33 " "Info: 3: + IC(2.286 ns) + CELL(0.000 ns) = 5.943 ns; Loc. = CLKCTRL_G7; Fanout = 33; COMB Node = 'clk_div:inst\|clk_1hz~clkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.286 ns" { clk_div:inst|clk_1hz clk_div:inst|clk_1hz~clkctrl } "NODE_NAME" } } { "clk_div.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/clk_div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.666 ns) 7.456 ns state_machine:inst3\|next_state.s2 4 REG LCFF_X26_Y8_N25 14 " "Info: 4: + IC(0.847 ns) + CELL(0.666 ns) = 7.456 ns; Loc. = LCFF_X26_Y8_N25; Fanout = 14; REG Node = 'state_machine:inst3\|next_state.s2'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { clk_div:inst|clk_1hz~clkctrl state_machine:inst3|next_state.s2 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 36.70 % ) " "Info: Total cell delay = 2.736 ns ( 36.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.720 ns ( 63.30 % ) " "Info: Total interconnect delay = 4.720 ns ( 63.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.456 ns" { clk clk_div:inst|clk_1hz clk_div:inst|clk_1hz~clkctrl state_machine:inst3|next_state.s2 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.456 ns" { clk {} clk~combout {} clk_div:inst|clk_1hz {} clk_div:inst|clk_1hz~clkctrl {} state_machine:inst3|next_state.s2 {} } { 0.000ns 0.000ns 1.587ns 2.286ns 0.847ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.442 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.442 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "trafficlight.bdf" "" { Schematic "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/trafficlight.bdf" { { 360 -112 56 376 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.587 ns) + CELL(0.970 ns) 3.657 ns clk_div:inst\|clk_1hz 2 REG LCFF_X19_Y4_N11 2 " "Info: 2: + IC(1.587 ns) + CELL(0.970 ns) = 3.657 ns; Loc. = LCFF_X19_Y4_N11; Fanout = 2; REG Node = 'clk_div:inst\|clk_1hz'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.557 ns" { clk clk_div:inst|clk_1hz } "NODE_NAME" } } { "clk_div.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/clk_div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.286 ns) + CELL(0.000 ns) 5.943 ns clk_div:inst\|clk_1hz~clkctrl 3 COMB CLKCTRL_G7 33 " "Info: 3: + IC(2.286 ns) + CELL(0.000 ns) = 5.943 ns; Loc. = CLKCTRL_G7; Fanout = 33; COMB Node = 'clk_div:inst\|clk_1hz~clkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.286 ns" { clk_div:inst|clk_1hz clk_div:inst|clk_1hz~clkctrl } "NODE_NAME" } } { "clk_div.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/clk_div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.666 ns) 7.442 ns state_machine:inst3\|countnum\[3\] 4 REG LCFF_X26_Y7_N21 3 " "Info: 4: + IC(0.833 ns) + CELL(0.666 ns) = 7.442 ns; Loc. = LCFF_X26_Y7_N21; Fanout = 3; REG Node = 'state_machine:inst3\|countnum\[3\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { clk_div:inst|clk_1hz~clkctrl state_machine:inst3|countnum[3] } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 36.76 % ) " "Info: Total cell delay = 2.736 ns ( 36.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.706 ns ( 63.24 % ) " "Info: Total interconnect delay = 4.706 ns ( 63.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.442 ns" { clk clk_div:inst|clk_1hz clk_div:inst|clk_1hz~clkctrl state_machine:inst3|countnum[3] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.442 ns" { clk {} clk~combout {} clk_div:inst|clk_1hz {} clk_div:inst|clk_1hz~clkctrl {} state_machine:inst3|countnum[3] {} } { 0.000ns 0.000ns 1.587ns 2.286ns 0.833ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.456 ns" { clk clk_div:inst|clk_1hz clk_div:inst|clk_1hz~clkctrl state_machine:inst3|next_state.s2 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.456 ns" { clk {} clk~combout {} clk_div:inst|clk_1hz {} clk_div:inst|clk_1hz~clkctrl {} state_machine:inst3|next_state.s2 {} } { 0.000ns 0.000ns 1.587ns 2.286ns 0.847ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.442 ns" { clk clk_div:inst|clk_1hz clk_div:inst|clk_1hz~clkctrl state_machine:inst3|countnum[3] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.442 ns" { clk {} clk~combout {} clk_div:inst|clk_1hz {} clk_div:inst|clk_1hz~clkctrl {} state_machine:inst3|countnum[3] {} } { 0.000ns 0.000ns 1.587ns 2.286ns 0.833ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 82 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.603 ns" { state_machine:inst3|countnum[3] state_machine:inst3|LessThan0~0 state_machine:inst3|countnum~8 state_machine:inst3|next_state.s3~14 state_machine:inst3|next_state.s3~15 state_machine:inst3|next_state.s3~16 state_machine:inst3|next_state.s3~18 state_machine:inst3|next_state.s3~20 state_machine:inst3|next_state.s2 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.603 ns" { state_machine:inst3|countnum[3] {} state_machine:inst3|LessThan0~0 {} state_machine:inst3|countnum~8 {} state_machine:inst3|next_state.s3~14 {} state_machine:inst3|next_state.s3~15 {} state_machine:inst3|next_state.s3~16 {} state_machine:inst3|next_state.s3~18 {} state_machine:inst3|next_state.s3~20 {} state_machine:inst3|next_state.s2 {} } { 0.000ns 1.425ns 1.081ns 1.111ns 0.372ns 0.374ns 0.362ns 0.374ns 1.057ns } { 0.000ns 0.624ns 0.366ns 0.370ns 0.370ns 0.370ns 0.206ns 0.319ns 0.822ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.456 ns" { clk clk_div:inst|clk_1hz clk_div:inst|clk_1hz~clkctrl state_machine:inst3|next_state.s2 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.456 ns" { clk {} clk~combout {} clk_div:inst|clk_1hz {} clk_div:inst|clk_1hz~clkctrl {} state_machine:inst3|next_state.s2 {} } { 0.000ns 0.000ns 1.587ns 2.286ns 0.847ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.442 ns" { clk clk_div:inst|clk_1hz clk_div:inst|clk_1hz~clkctrl state_machine:inst3|countnum[3] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.442 ns" { clk {} clk~combout {} clk_div:inst|clk_1hz {} clk_div:inst|clk_1hz~clkctrl {} state_machine:inst3|countnum[3] {} } { 0.000ns 0.000ns 1.587ns 2.286ns 0.833ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "state_machine:inst3\|next_state.s2 hold clk 4.140 ns register " "Info: tsu for register \"state_machine:inst3\|next_state.s2\" (data pin = \"hold\", clock pin = \"clk\") is 4.140 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.636 ns + Longest pin register " "Info: + Longest pin to register delay is 11.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns hold 1 PIN PIN_25 16 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_25; Fanout = 16; PIN Node = 'hold'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { hold } "NODE_NAME" } } { "trafficlight.bdf" "" { Schematic "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/trafficlight.bdf" { { 424 128 296 440 "hold" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.622 ns) + CELL(0.615 ns) 9.182 ns state_machine:inst3\|next_state.s3~11 2 COMB LCCOMB_X25_Y7_N26 1 " "Info: 2: + IC(7.622 ns) + CELL(0.615 ns) = 9.182 ns; Loc. = LCCOMB_X25_Y7_N26; Fanout = 1; COMB Node = 'state_machine:inst3\|next_state.s3~11'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.237 ns" { hold state_machine:inst3|next_state.s3~11 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 9.757 ns state_machine:inst3\|next_state.s3~20 3 COMB LCCOMB_X25_Y7_N22 5 " "Info: 3: + IC(0.369 ns) + CELL(0.206 ns) = 9.757 ns; Loc. = LCCOMB_X25_Y7_N22; Fanout = 5; COMB Node = 'state_machine:inst3\|next_state.s3~20'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { state_machine:inst3|next_state.s3~11 state_machine:inst3|next_state.s3~20 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.057 ns) + CELL(0.822 ns) 11.636 ns state_machine:inst3\|next_state.s2 4 REG LCFF_X26_Y8_N25 14 " "Info: 4: + IC(1.057 ns) + CELL(0.822 ns) = 11.636 ns; Loc. = LCFF_X26_Y8_N25; Fanout = 14; REG Node = 'state_machine:inst3\|next_state.s2'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.879 ns" { state_machine:inst3|next_state.s3~20 state_machine:inst3|next_state.s2 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.588 ns ( 22.24 % ) " "Info: Total cell delay = 2.588 ns ( 22.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.048 ns ( 77.76 % ) " "Info: Total interconnect delay = 9.048 ns ( 77.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.636 ns" { hold state_machine:inst3|next_state.s3~11 state_machine:inst3|next_state.s3~20 state_machine:inst3|next_state.s2 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.636 ns" { hold {} hold~combout {} state_machine:inst3|next_state.s3~11 {} state_machine:inst3|next_state.s3~20 {} state_machine:inst3|next_state.s2 {} } { 0.000ns 0.000ns 7.622ns 0.369ns 1.057ns } { 0.000ns 0.945ns 0.615ns 0.206ns 0.822ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.456 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 7.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "trafficlight.bdf" "" { Schematic "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/trafficlight.bdf" { { 360 -112 56 376 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.587 ns) + CELL(0.970 ns) 3.657 ns clk_div:inst\|clk_1hz 2 REG LCFF_X19_Y4_N11 2 " "Info: 2: + IC(1.587 ns) + CELL(0.970 ns) = 3.657 ns; Loc. = LCFF_X19_Y4_N11; Fanout = 2; REG Node = 'clk_div:inst\|clk_1hz'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.557 ns" { clk clk_div:inst|clk_1hz } "NODE_NAME" } } { "clk_div.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/clk_div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.286 ns) + CELL(0.000 ns) 5.943 ns clk_div:inst\|clk_1hz~clkctrl 3 COMB CLKCTRL_G7 33 " "Info: 3: + IC(2.286 ns) + CELL(0.000 ns) = 5.943 ns; Loc. = CLKCTRL_G7; Fanout = 33; COMB Node = 'clk_div:inst\|clk_1hz~clkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.286 ns" { clk_div:inst|clk_1hz clk_div:inst|clk_1hz~clkctrl } "NODE_NAME" } } { "clk_div.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/clk_div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.666 ns) 7.456 ns state_machine:inst3\|next_state.s2 4 REG LCFF_X26_Y8_N25 14 " "Info: 4: + IC(0.847 ns) + CELL(0.666 ns) = 7.456 ns; Loc. = LCFF_X26_Y8_N25; Fanout = 14; REG Node = 'state_machine:inst3\|next_state.s2'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { clk_div:inst|clk_1hz~clkctrl state_machine:inst3|next_state.s2 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 36.70 % ) " "Info: Total cell delay = 2.736 ns ( 36.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.720 ns ( 63.30 % ) " "Info: Total interconnect delay = 4.720 ns ( 63.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.456 ns" { clk clk_div:inst|clk_1hz clk_div:inst|clk_1hz~clkctrl state_machine:inst3|next_state.s2 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.456 ns" { clk {} clk~combout {} clk_div:inst|clk_1hz {} clk_div:inst|clk_1hz~clkctrl {} state_machine:inst3|next_state.s2 {} } { 0.000ns 0.000ns 1.587ns 2.286ns 0.847ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.636 ns" { hold state_machine:inst3|next_state.s3~11 state_machine:inst3|next_state.s3~20 state_machine:inst3|next_state.s2 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.636 ns" { hold {} hold~combout {} state_machine:inst3|next_state.s3~11 {} state_machine:inst3|next_state.s3~20 {} state_machine:inst3|next_state.s2 {} } { 0.000ns 0.000ns 7.622ns 0.369ns 1.057ns } { 0.000ns 0.945ns 0.615ns 0.206ns 0.822ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.456 ns" { clk clk_div:inst|clk_1hz clk_div:inst|clk_1hz~clkctrl state_machine:inst3|next_state.s2 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.456 ns" { clk {} clk~combout {} clk_div:inst|clk_1hz {} clk_div:inst|clk_1hz~clkctrl {} state_machine:inst3|next_state.s2 {} } { 0.000ns 0.000ns 1.587ns 2.286ns 0.847ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk red2 state_machine:inst3\|red2 15.036 ns register " "Info: tco from clock \"clk\" to destination pin \"red2\" through register \"state_machine:inst3\|red2\" is 15.036 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.442 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.442 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "trafficlight.bdf" "" { Schematic "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/trafficlight.bdf" { { 360 -112 56 376 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.587 ns) + CELL(0.970 ns) 3.657 ns clk_div:inst\|clk_1hz 2 REG LCFF_X19_Y4_N11 2 " "Info: 2: + IC(1.587 ns) + CELL(0.970 ns) = 3.657 ns; Loc. = LCFF_X19_Y4_N11; Fanout = 2; REG Node = 'clk_div:inst\|clk_1hz'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.557 ns" { clk clk_div:inst|clk_1hz } "NODE_NAME" } } { "clk_div.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/clk_div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.286 ns) + CELL(0.000 ns) 5.943 ns clk_div:inst\|clk_1hz~clkctrl 3 COMB CLKCTRL_G7 33 " "Info: 3: + IC(2.286 ns) + CELL(0.000 ns) = 5.943 ns; Loc. = CLKCTRL_G7; Fanout = 33; COMB Node = 'clk_div:inst\|clk_1hz~clkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.286 ns" { clk_div:inst|clk_1hz clk_div:inst|clk_1hz~clkctrl } "NODE_NAME" } } { "clk_div.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/clk_div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.666 ns) 7.442 ns state_machine:inst3\|red2 4 REG LCFF_X27_Y7_N15 1 " "Info: 4: + IC(0.833 ns) + CELL(0.666 ns) = 7.442 ns; Loc. = LCFF_X27_Y7_N15; Fanout = 1; REG Node = 'state_machine:inst3\|red2'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { clk_div:inst|clk_1hz~clkctrl state_machine:inst3|red2 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 36.76 % ) " "Info: Total cell delay = 2.736 ns ( 36.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.706 ns ( 63.24 % ) " "Info: Total interconnect delay = 4.706 ns ( 63.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.442 ns" { clk clk_div:inst|clk_1hz clk_div:inst|clk_1hz~clkctrl state_machine:inst3|red2 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.442 ns" { clk {} clk~combout {} clk_div:inst|clk_1hz {} clk_div:inst|clk_1hz~clkctrl {} state_machine:inst3|red2 {} } { 0.000ns 0.000ns 1.587ns 2.286ns 0.833ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 82 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.290 ns + Longest register pin " "Info: + Longest register to pin delay is 7.290 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state_machine:inst3\|red2 1 REG LCFF_X27_Y7_N15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y7_N15; Fanout = 1; REG Node = 'state_machine:inst3\|red2'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_machine:inst3|red2 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.044 ns) + CELL(3.246 ns) 7.290 ns red2 2 PIN PIN_144 0 " "Info: 2: + IC(4.044 ns) + CELL(3.246 ns) = 7.290 ns; Loc. = PIN_144; Fanout = 0; PIN Node = 'red2'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.290 ns" { state_machine:inst3|red2 red2 } "NODE_NAME" } } { "trafficlight.bdf" "" { Schematic "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/trafficlight.bdf" { { 472 584 760 488 "red2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.246 ns ( 44.53 % ) " "Info: Total cell delay = 3.246 ns ( 44.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.044 ns ( 55.47 % ) " "Info: Total interconnect delay = 4.044 ns ( 55.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.290 ns" { state_machine:inst3|red2 red2 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.290 ns" { state_machine:inst3|red2 {} red2 {} } { 0.000ns 4.044ns } { 0.000ns 3.246ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.442 ns" { clk clk_div:inst|clk_1hz clk_div:inst|clk_1hz~clkctrl state_machine:inst3|red2 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.442 ns" { clk {} clk~combout {} clk_div:inst|clk_1hz {} clk_div:inst|clk_1hz~clkctrl {} state_machine:inst3|red2 {} } { 0.000ns 0.000ns 1.587ns 2.286ns 0.833ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.290 ns" { state_machine:inst3|red2 red2 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.290 ns" { state_machine:inst3|red2 {} red2 {} } { 0.000ns 4.044ns } { 0.000ns 3.246ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "state_machine:inst3\|second_count_ge\[3\] hold clk -0.820 ns register " "Info: th for register \"state_machine:inst3\|second_count_ge\[3\]\" (data pin = \"hold\", clock pin = \"clk\") is -0.820 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.442 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.442 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "trafficlight.bdf" "" { Schematic "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/trafficlight.bdf" { { 360 -112 56 376 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.587 ns) + CELL(0.970 ns) 3.657 ns clk_div:inst\|clk_1hz 2 REG LCFF_X19_Y4_N11 2 " "Info: 2: + IC(1.587 ns) + CELL(0.970 ns) = 3.657 ns; Loc. = LCFF_X19_Y4_N11; Fanout = 2; REG Node = 'clk_div:inst\|clk_1hz'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.557 ns" { clk clk_div:inst|clk_1hz } "NODE_NAME" } } { "clk_div.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/clk_div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.286 ns) + CELL(0.000 ns) 5.943 ns clk_div:inst\|clk_1hz~clkctrl 3 COMB CLKCTRL_G7 33 " "Info: 3: + IC(2.286 ns) + CELL(0.000 ns) = 5.943 ns; Loc. = CLKCTRL_G7; Fanout = 33; COMB Node = 'clk_div:inst\|clk_1hz~clkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.286 ns" { clk_div:inst|clk_1hz clk_div:inst|clk_1hz~clkctrl } "NODE_NAME" } } { "clk_div.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/clk_div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.666 ns) 7.442 ns state_machine:inst3\|second_count_ge\[3\] 4 REG LCFF_X27_Y7_N17 5 " "Info: 4: + IC(0.833 ns) + CELL(0.666 ns) = 7.442 ns; Loc. = LCFF_X27_Y7_N17; Fanout = 5; REG Node = 'state_machine:inst3\|second_count_ge\[3\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { clk_div:inst|clk_1hz~clkctrl state_machine:inst3|second_count_ge[3] } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 36.76 % ) " "Info: Total cell delay = 2.736 ns ( 36.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.706 ns ( 63.24 % ) " "Info: Total interconnect delay = 4.706 ns ( 63.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.442 ns" { clk clk_div:inst|clk_1hz clk_div:inst|clk_1hz~clkctrl state_machine:inst3|second_count_ge[3] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.442 ns" { clk {} clk~combout {} clk_div:inst|clk_1hz {} clk_div:inst|clk_1hz~clkctrl {} state_machine:inst3|second_count_ge[3] {} } { 0.000ns 0.000ns 1.587ns 2.286ns 0.833ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.568 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.568 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns hold 1 PIN PIN_25 16 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_25; Fanout = 16; PIN Node = 'hold'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { hold } "NODE_NAME" } } { "trafficlight.bdf" "" { Schematic "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/trafficlight.bdf" { { 424 128 296 440 "hold" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.768 ns) + CELL(0.855 ns) 8.568 ns state_machine:inst3\|second_count_ge\[3\] 2 REG LCFF_X27_Y7_N17 5 " "Info: 2: + IC(6.768 ns) + CELL(0.855 ns) = 8.568 ns; Loc. = LCFF_X27_Y7_N17; Fanout = 5; REG Node = 'state_machine:inst3\|second_count_ge\[3\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.623 ns" { hold state_machine:inst3|second_count_ge[3] } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 21.01 % ) " "Info: Total cell delay = 1.800 ns ( 21.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.768 ns ( 78.99 % ) " "Info: Total interconnect delay = 6.768 ns ( 78.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.568 ns" { hold state_machine:inst3|second_count_ge[3] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.568 ns" { hold {} hold~combout {} state_machine:inst3|second_count_ge[3] {} } { 0.000ns 0.000ns 6.768ns } { 0.000ns 0.945ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.442 ns" { clk clk_div:inst|clk_1hz clk_div:inst|clk_1hz~clkctrl state_machine:inst3|second_count_ge[3] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.442 ns" { clk {} clk~combout {} clk_div:inst|clk_1hz {} clk_div:inst|clk_1hz~clkctrl {} state_machine:inst3|second_count_ge[3] {} } { 0.000ns 0.000ns 1.587ns 2.286ns 0.833ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.568 ns" { hold state_machine:inst3|second_count_ge[3] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.568 ns" { hold {} hold~combout {} state_machine:inst3|second_count_ge[3] {} } { 0.000ns 0.000ns 6.768ns } { 0.000ns 0.945ns 0.855ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "138 " "Info: Peak virtual memory: 138 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 22 21:04:54 2015 " "Info: Processing ended: Sun Mar 22 21:04:54 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
