// Seed: 1164666215
program module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input wand id_2,
    output uwire id_3,
    input supply0 id_4,
    input uwire id_5
);
  wire id_7, id_8 = -1'd0;
  wire id_9, id_10;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    id_13,
    input wire id_2,
    input wand id_3,
    output supply1 id_4,
    output tri1 id_5,
    input supply1 id_6,
    input uwire id_7,
    input tri0 id_8,
    input wire id_9,
    output logic id_10,
    input tri1 id_11
);
  always begin : LABEL_0
    id_10 <= (id_11 & -1);
  end
  wire id_14;
  assign id_13 = id_13;
  wire id_15;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_11,
      id_4,
      id_9,
      id_2
  );
endmodule
