# Perform Zero Delay Simulation of all the logic gates written in behavioral, dataflow and structural modeling style in Verilog.

Please refer the attached pdf for RTL and Technology Schematic.
