// Seed: 250160909
module module_0 (
    output uwire id_0,
    output supply0 id_1,
    input wor id_2,
    input tri id_3
);
  parameter id_5 = -1;
  wire id_6;
  assign id_1 = id_3 == 1 !== -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd42,
    parameter id_8 = 32'd48
) (
    input wor id_0,
    input wire id_1,
    input wire _id_2,
    output wire id_3,
    input wor id_4,
    input tri0 id_5,
    input supply1 id_6,
    input tri0 id_7,
    input wire _id_8,
    input supply1 id_9
);
  logic [{  1 'b0 ,  id_8  ,  1  -  -1  } : -1] id_11;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_9
  );
  wire [id_2 : 1] id_12;
endmodule
