module one_bit_mux(y, a, b, sel);

input a, b, sel;
output y;

wire selNot, w0, w1;


not (selNot, sel);
and (w0, a, sel);
and (w1, selNot, b);
or (y, w0, w1);

endmodule