Fitter Place Stage Report for quartus_compile
Wed Apr  5 16:54:58 2023
Quartus Prime Version 21.4.0 Build 67 12/06/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Resource Usage Summary
  3. Fitter Resource Utilization by Entity
  4. Fitter Partition Statistics
  5. Fitter RAM Summary
  6. Fitter Physical RAM Information
  7. Fitter DSP Block Usage Summary
  8. Place Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                              ;
+-------------------------------------------------------------+----------------------+-------+
; Resource                                                    ; Usage                ; %     ;
+-------------------------------------------------------------+----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1,052 / 427,200      ; < 1 % ;
; ALMs needed [=A-B+C]                                        ; 1,052                ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1,310 / 427,200      ; < 1 % ;
;         [a] ALMs used for LUT logic and registers           ; 367                  ;       ;
;         [b] ALMs used for LUT logic                         ; 239                  ;       ;
;         [c] ALMs used for registers                         ; 534                  ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 170                  ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 443 / 427,200        ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 185 / 427,200        ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                    ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                    ;       ;
;         [c] Due to LAB input limits                         ; 1                    ;       ;
;         [d] Due to virtual I/Os                             ; 184                  ;       ;
;                                                             ;                      ;       ;
; Difficulty packing design                                   ; Low                  ;       ;
;                                                             ;                      ;       ;
; Total LABs:  partially or completely used                   ; 192 / 42,720         ; < 1 % ;
;     -- Logic LABs                                           ; 175                  ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 17                   ;       ;
;                                                             ;                      ;       ;
; Combinational ALUT usage for logic                          ; 1,084                ;       ;
;     -- 7 input functions                                    ; 1                    ;       ;
;     -- 6 input functions                                    ; 207                  ;       ;
;     -- 5 input functions                                    ; 198                  ;       ;
;     -- 4 input functions                                    ; 100                  ;       ;
;     -- <=3 input functions                                  ; 578                  ;       ;
; Combinational ALUT usage for route-throughs                 ; 876                  ;       ;
; Memory ALUT usage                                           ; 193                  ;       ;
;     -- 64-address deep                                      ; 0                    ;       ;
;     -- 32-address deep                                      ; 193                  ;       ;
;                                                             ;                      ;       ;
;                                                             ;                      ;       ;
; Dedicated logic registers                                   ; 2,123                ;       ;
;     -- By type:                                             ;                      ;       ;
;         -- Primary logic registers                          ; 1,800 / 854,400      ; < 1 % ;
;         -- Secondary logic registers                        ; 323 / 854,400        ; < 1 % ;
;     -- By function:                                         ;                      ;       ;
;         -- Design implementation registers                  ; 2,123                ;       ;
;         -- Routing optimization registers                   ; 0                    ;       ;
;                                                             ;                      ;       ;
; ALMs adjustment for power estimation                        ; 184                  ;       ;
;                                                             ;                      ;       ;
; Virtual pins                                                ; 368                  ;       ;
; I/O pins                                                    ; 0 / 928              ; 0 %   ;
;     -- Clock pins                                           ; 0 / 52               ; 0 %   ;
;     -- Dedicated input pins                                 ; 0 / 203              ; 0 %   ;
;                                                             ;                      ;       ;
; M20K blocks                                                 ; 7 / 2,713            ; < 1 % ;
; Total MLAB memory bits                                      ; 6,176                ;       ;
; Total block memory bits                                     ; 66,304 / 55,562,240  ; < 1 % ;
; Total block memory implementation bits                      ; 143,360 / 55,562,240 ; < 1 % ;
;                                                             ;                      ;       ;
; DSP Blocks Needed [=A+B-C]                                  ; 2 / 1,518            ; < 1 % ;
;     [A] Total Fixed Point DSP Blocks                        ; 2                    ;       ;
;     [B] Total Floating Point DSP Blocks                     ; 0                    ;       ;
;     [C] Estimate of DSP Blocks recoverable by dense merging ; 0                    ;       ;
;                                                             ;                      ;       ;
; IOPLLs                                                      ; 0 / 16               ; 0 %   ;
; FPLLs                                                       ; 0 / 32               ; 0 %   ;
; Global signals                                              ; 1                    ;       ;
;     -- Global clocks                                        ; 1 / 32               ; 3 %   ;
;     -- Regional clocks                                      ; 0 / 16               ; 0 %   ;
;     -- Periphery clocks                                     ; 0 / 384              ; 0 %   ;
; JTAGs                                                       ; 0 / 1                ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                ; 0 %   ;
; PCIe Hard IPs                                               ; 0 / 4                ; 0 %   ;
; HSSI RX PCSs                                                ; 0 / 96               ; 0 %   ;
; HSSI PMA RX DESERs                                          ; 0 / 96               ; 0 %   ;
; HSSI TX PCSs                                                ; 0 / 96               ; 0 %   ;
; HSSI PMA TX SERs                                            ; 0 / 96               ; 0 %   ;
; HSSI CDR PLL                                                ; 0 / 96               ; 0 %   ;
;     -- CDR PLLs for Unused RX Clock Workaround              ; 0 / 96               ; 0 %   ;
; HSSI ATX PLL                                                ; 0 / 32               ; 0 %   ;
; Impedance control blocks                                    ; 0 / 16               ; 0 %   ;
; Maximum fan-out                                             ; 2663                 ;       ;
; Highest non-global fan-out                                  ; 418                  ;       ;
; Total fan-out                                               ; 14856                ;       ;
; Average fan-out                                             ; 3.86                 ;       ;
+-------------------------------------------------------------+----------------------+-------+
The Fitter Resource Usage Summary report displays a detailed analysis of logic utilization based on calculations of ALM usage. Refer to <a class="xref" href="https://www.intel.com/content/www/us/en/programmable/quartushelp/current/index.htm#mapIdTopics/mwh1465496451103.htm" target="_blank">Fitter Resource Usage Summary Report</a> in the <i>Intel® Quartus® Prime Pro Edition Help</i> for more information.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                           ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M20Ks ; DSP Blocks ; Pins ; Virtual Pins ; IOPLLs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Entity Name                                                      ; Library Name ;
+----------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
; |                                                                                                                    ; 1051.5 (195.0)       ; 1308.5 (142.0)                   ; 441.5 (131.0)                                     ; 184.5 (184.0)                    ; 170.0 (0.0)          ; 1084 (0)            ; 2123 (369)                ; 0 (0)         ; 66304             ; 7     ; 2          ; 0    ; 368          ; 0 (0)  ; |                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; quartus_compile                                                  ; altera_work  ;
;    |fir_inst|                                                                                                        ; 856.5 (1.0)          ; 1166.5 (1.0)                     ; 310.5 (0.0)                                       ; 0.5 (0.0)                        ; 170.0 (0.0)          ; 1084 (2)            ; 1754 (0)                  ; 0 (0)         ; 66304             ; 7     ; 2          ; 0    ; 0            ; 0 (0)  ; fir_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; fir                                                              ; fir          ;
;       |fir_internal_inst|                                                                                            ; 855.5 (0.0)          ; 1165.5 (0.0)                     ; 310.5 (0.0)                                       ; 0.5 (0.0)                        ; 170.0 (0.0)          ; 1082 (0)            ; 1754 (0)                  ; 0 (0)         ; 66304             ; 7     ; 2          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst                                                                                                                                                                                                                                                                                                                                                                                                                                             ; fir_internal                                                     ; N/A          ;
;          |avmm_0_.global_icavmm_0_rw|                                                                                ; 56.0 (0.0)           ; 96.7 (0.0)                       ; 40.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (0)              ; 265 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw                                                                                                                                                                                                                                                                                                                                                                                                                  ; fir_internal_ic_15164838281812161745                             ; N/A          ;
;             |a[0].a|                                                                                                 ; 16.2 (16.2)          ; 16.8 (16.8)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (63)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|a[0].a                                                                                                                                                                                                                                                                                                                                                                                                           ; acl_arb2                                                         ; N/A          ;
;             |dp[0].dp|                                                                                               ; 15.2 (15.2)          ; 15.6 (15.6)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp                                                                                                                                                                                                                                                                                                                                                                                                         ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[1].dp|                                                                                               ; 0.5 (0.5)            ; 19.8 (19.8)                      ; 19.3 (19.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp                                                                                                                                                                                                                                                                                                                                                                                                         ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[2].dp|                                                                                               ; 0.5 (0.5)            ; 19.7 (19.7)                      ; 19.2 (19.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp                                                                                                                                                                                                                                                                                                                                                                                                         ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |m[0].m_endp|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_ic_host_endpoint                                             ; N/A          ;
;             |m[1].m_endp|                                                                                            ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|m[1].m_endp                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_ic_host_endpoint                                             ; N/A          ;
;             |s.s_endp|                                                                                               ; 22.9 (0.0)           ; 24.3 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 78 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                         ; acl_ic_agent_endpoint                                            ; N/A          ;
;                |rrp|                                                                                                 ; 22.9 (17.6)          ; 24.3 (18.5)                      ; 1.4 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (2)              ; 78 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                     ; acl_ic_agent_rrp                                                 ; N/A          ;
;                   |read_fifo|                                                                                        ; 5.3 (5.3)            ; 5.8 (5.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo                                                                                                                                                                                                                                                                                                                                                                                           ; acl_ll_fifo                                                      ; N/A          ;
;          |avmm_0_.global_out_ic_to_avmavmm_0_rw|                                                                     ; -0.2 (-0.2)          ; 0.3 (0.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|avmm_0_.global_out_ic_to_avmavmm_0_rw                                                                                                                                                                                                                                                                                                                                                                                                       ; acl_ic_to_avm                                                    ; N/A          ;
;          |fir_internal|                                                                                              ; 794.7 (0.3)          ; 1028.2 (0.3)                     ; 234.0 (0.0)                                       ; 0.5 (0.0)                        ; 170.0 (0.0)          ; 1002 (1)            ; 1382 (0)                  ; 0 (0)         ; 768               ; 3     ; 2          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal                                                                                                                                                                                                                                                                                                                                                                                                                                ; fir_function_wrapper                                             ; N/A          ;
;             |thefir_function|                                                                                        ; 794.2 (0.0)          ; 1027.9 (0.0)                     ; 234.2 (0.0)                                       ; 0.5 (0.0)                        ; 170.0 (0.0)          ; 1001 (0)            ; 1382 (0)                  ; 0 (0)         ; 768               ; 3     ; 2          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function                                                                                                                                                                                                                                                                                                                                                                                                                ; fir_function                                                     ; N/A          ;
;                |thebb_fir_B1_start|                                                                                  ; 131.3 (0.0)          ; 164.9 (0.0)                      ; 33.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (0)             ; 252 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start                                                                                                                                                                                                                                                                                                                                                                                             ; fir_bb_B1_start                                                  ; N/A          ;
;                   |thebb_fir_B1_start_stall_region|                                                                  ; 131.3 (0.0)          ; 164.9 (0.0)                      ; 33.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (0)             ; 252 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region                                                                                                                                                                                                                                                                                                                                                             ; fir_bb_B1_start_stall_region                                     ; N/A          ;
;                      |thefir_B1_start_merge_reg|                                                                     ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thefir_B1_start_merge_reg                                                                                                                                                                                                                                                                                                                                   ; fir_B1_start_merge_reg                                           ; N/A          ;
;                      |thei_iord_bl_call_fir_unnamed_fir2_fir2_aunroll_x|                                             ; 6.0 (0.0)            ; 42.7 (0.0)                       ; 36.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 126 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_iord_bl_call_fir_unnamed_fir2_fir2_aunroll_x                                                                                                                                                                                                                                                                                                           ; fir_i_iord_bl_call_unnamed_fir2_fir0                             ; N/A          ;
;                         |theiord|                                                                                    ; 6.0 (0.0)            ; 42.7 (0.0)                       ; 36.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 126 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_iord_bl_call_fir_unnamed_fir2_fir2_aunroll_x|theiord                                                                                                                                                                                                                                                                                                   ; hld_iord                                                         ; N/A          ;
;                            |GEN_STALL_VALID.hld_iord_stall_valid_inst|                                               ; 6.0 (0.0)            ; 42.7 (0.0)                       ; 36.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 126 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_iord_bl_call_fir_unnamed_fir2_fir2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                                                                                         ; hld_iord_stall_valid                                             ; N/A          ;
;                               |GEN_DOWN_STAGING_REG.downstream_staging_reg|                                          ; 6.0 (6.0)            ; 42.7 (42.7)                      ; 36.7 (36.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 126 (126)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_iord_bl_call_fir_unnamed_fir2_fir2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg                                                                                                                                                                                                             ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir3_fir4|                                         ; 60.8 (0.0)           ; 60.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (0)              ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir3_fir4                                                                                                                                                                                                                                                                                                       ; fir_i_llvm_fpga_ffwd_source_p1024i32_unnamed_3_fir0              ; N/A          ;
;                         |thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir3_fir1|                                      ; 60.8 (60.8)          ; 60.8 (60.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (62)             ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir3_fir4|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir3_fir1                                                                                                                                                                                                                                                 ; acl_ffwdsrc                                                      ; N/A          ;
;                      |thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir5|                                         ; 59.3 (0.0)           ; 59.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (0)              ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir5                                                                                                                                                                                                                                                                                                       ; fir_i_llvm_fpga_ffwd_source_p1024i32_unnamed_4_fir0              ; N/A          ;
;                         |thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir1|                                      ; 59.3 (59.3)          ; 59.3 (59.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (62)             ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir1                                                                                                                                                                                                                                                 ; acl_ffwdsrc                                                      ; N/A          ;
;                      |thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1|                                              ; 1.0 (0.0)            ; 1.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1                                                                                                                                                                                                                                                                                                            ; fir_i_llvm_fpga_pop_throttle_i1_throttle_pop_0                   ; N/A          ;
;                         |thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1|                                           ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1                                                                                                                                                                                                                                                           ; acl_pop                                                          ; N/A          ;
;                         |thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg|                                       ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg                                                                                                                                                                                                                                                       ; fir_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg               ; N/A          ;
;                |thebb_fir_B2_sr_0_aunroll_x|                                                                         ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                    ; fir_bb_B2_sr_0                                                   ; N/A          ;
;                |thebb_fir_B3|                                                                                        ; 545.5 (0.0)          ; 676.0 (0.0)                      ; 131.0 (0.0)                                       ; 0.5 (0.0)                        ; 160.0 (0.0)          ; 694 (0)             ; 766 (0)                   ; 0 (0)         ; 768               ; 3     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3                                                                                                                                                                                                                                                                                                                                                                                                   ; fir_bb_B3                                                        ; N/A          ;
;                   |thebb_fir_B3_stall_region|                                                                        ; 543.7 (14.4)         ; 673.6 (15.7)                     ; 130.5 (1.3)                                       ; 0.5 (0.0)                        ; 160.0 (0.0)          ; 690 (27)            ; 765 (9)                   ; 0 (0)         ; 768               ; 3     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region                                                                                                                                                                                                                                                                                                                                                                         ; fir_bb_B3_stall_region                                           ; N/A          ;
;                      |thefir_B3_merge_reg_aunroll_x|                                                                 ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thefir_B3_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                           ; fir_B3_merge_reg                                                 ; N/A          ;
;                      |thei_llvm_fpga_mem_memdep_1_fir8|                                                              ; 9.8 (0.0)            ; 12.1 (0.0)                       ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_memdep_1_fir8                                                                                                                                                                                                                                                                                                                                        ; fir_i_llvm_fpga_mem_memdep_1_0                                   ; N/A          ;
;                         |thei_llvm_fpga_mem_memdep_1_fir1|                                                           ; 9.8 (0.0)            ; 12.1 (0.0)                       ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_memdep_1_fir8|thei_llvm_fpga_mem_memdep_1_fir1                                                                                                                                                                                                                                                                                                       ; lsu_top                                                          ; N/A          ;
;                            |pipelined_write|                                                                         ; 9.8 (5.3)            ; 12.1 (5.3)                       ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (9)              ; 18 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_memdep_1_fir8|thei_llvm_fpga_mem_memdep_1_fir1|pipelined_write                                                                                                                                                                                                                                                                                       ; lsu_pipelined_write                                              ; N/A          ;
;                               |nop_fifo|                                                                             ; 4.4 (0.0)            ; 6.8 (0.0)                        ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_memdep_1_fir8|thei_llvm_fpga_mem_memdep_1_fir1|pipelined_write|nop_fifo                                                                                                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                                  |llreg.acl_low_latency_fifo_inst|                                                   ; 4.4 (4.4)            ; 6.8 (5.3)                        ; 2.3 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_memdep_1_fir8|thei_llvm_fpga_mem_memdep_1_fir1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst                                                                                                                                                                                                                                              ; acl_low_latency_fifo                                             ; N/A          ;
;                                     |acl_reset_handler_inst|                                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_memdep_1_fir8|thei_llvm_fpga_mem_memdep_1_fir1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                      |thei_llvm_fpga_mem_memdep_fir7|                                                                ; 10.2 (0.0)           ; 12.7 (0.0)                       ; 2.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_memdep_fir7                                                                                                                                                                                                                                                                                                                                          ; fir_i_llvm_fpga_mem_memdep_0                                     ; N/A          ;
;                         |thei_llvm_fpga_mem_memdep_fir1|                                                             ; 10.2 (0.0)           ; 12.7 (0.0)                       ; 2.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_memdep_fir7|thei_llvm_fpga_mem_memdep_fir1                                                                                                                                                                                                                                                                                                           ; lsu_top                                                          ; N/A          ;
;                            |pipelined_write|                                                                         ; 10.2 (5.9)           ; 12.7 (6.0)                       ; 2.4 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (10)             ; 18 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_memdep_fir7|thei_llvm_fpga_mem_memdep_fir1|pipelined_write                                                                                                                                                                                                                                                                                           ; lsu_pipelined_write                                              ; N/A          ;
;                               |nop_fifo|                                                                             ; 4.3 (0.0)            ; 6.7 (0.0)                        ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_memdep_fir7|thei_llvm_fpga_mem_memdep_fir1|pipelined_write|nop_fifo                                                                                                                                                                                                                                                                                  ; hld_fifo                                                         ; N/A          ;
;                                  |llreg.acl_low_latency_fifo_inst|                                                   ; 4.3 (4.3)            ; 6.7 (5.2)                        ; 2.3 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_memdep_fir7|thei_llvm_fpga_mem_memdep_fir1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst                                                                                                                                                                                                                                                  ; acl_low_latency_fifo                                             ; N/A          ;
;                                     |acl_reset_handler_inst|                                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_memdep_fir7|thei_llvm_fpga_mem_memdep_fir1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                      |thei_llvm_fpga_mem_unnamed_fir5_fir5|                                                          ; 158.0 (0.0)          ; 197.8 (0.0)                      ; 40.3 (0.0)                                        ; 0.5 (0.0)                        ; 80.0 (0.0)           ; 139 (0)             ; 188 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5                                                                                                                                                                                                                                                                                                                                    ; fir_i_llvm_fpga_mem_unnamed_5_fir0                               ; N/A          ;
;                         |thei_llvm_fpga_mem_unnamed_fir5_fir1|                                                       ; 155.5 (0.0)          ; 186.0 (0.0)                      ; 31.0 (0.0)                                        ; 0.5 (0.0)                        ; 80.0 (0.0)           ; 138 (0)             ; 155 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1                                                                                                                                                                                                                                                                                               ; lsu_top                                                          ; N/A          ;
;                            |pipelined_read|                                                                          ; 155.5 (15.2)         ; 186.0 (15.2)                     ; 31.0 (0.0)                                        ; 0.5 (0.0)                        ; 80.0 (0.0)           ; 138 (45)            ; 155 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read                                                                                                                                                                                                                                                                                ; lsu_pipelined_read                                               ; N/A          ;
;                               |data_fifo|                                                                            ; 34.5 (0.0)           ; 43.8 (0.0)                       ; 9.3 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 24 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|data_fifo                                                                                                                                                                                                                                                                      ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                        ; 34.5 (2.2)           ; 43.8 (2.8)                       ; 9.3 (0.7)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 24 (4)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                           ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                         ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                ; 6.0 (6.0)            ; 8.0 (6.5)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                           ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                            ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                       ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                              ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                        ; dpram_na42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                              ; 5.3 (5.5)            ; 7.5 (6.0)                        ; 2.2 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                         ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                      ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                  ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                               ; 0.5 (0.0)            ; 1.7 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                          ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                   ; 0.5 (0.5)            ; 1.7 (1.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                               ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                          ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                   ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                ; fibonacci_lfsr                                                   ; N/A          ;
;                               |input_fifo|                                                                           ; 55.7 (0.0)           ; 66.5 (0.0)                       ; 10.8 (0.0)                                        ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 24 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|input_fifo                                                                                                                                                                                                                                                                     ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                        ; 55.7 (3.5)           ; 66.5 (5.3)                       ; 10.8 (1.8)                                        ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 24 (5)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                          ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                         ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                            ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                      ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                              ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                       ; dpram_sa42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                              ; 5.8 (5.5)            ; 8.3 (7.0)                        ; 2.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                      ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                               ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                   ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                               ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                   ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                             ; 27.0 (0.0)           ; 34.0 (0.0)                       ; 7.5 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 27 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                               ; 27.0 (6.1)           ; 34.0 (7.0)                       ; 7.5 (1.2)                                         ; 0.5 (0.2)                        ; 10.0 (0.0)           ; 27 (8)              ; 41 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                   ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                         ; 0.1 (0.1)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                       ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                          ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                              ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                           ; dpram_pj32                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                         ; 4.8 (4.7)            ; 6.5 (5.0)                        ; 1.8 (0.3)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                      ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                              ; 5.1 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                      ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                               ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                  ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                   ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                        ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                               ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                  ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                   ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                        ; fibonacci_lfsr                                                   ; N/A          ;
;                               |req_fifo|                                                                             ; 22.5 (0.0)           ; 26.5 (0.0)                       ; 4.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 18 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo                                                                                                                                                                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                               ; 22.5 (4.3)           ; 26.5 (5.0)                       ; 4.0 (0.7)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 18 (8)              ; 30 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                   ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                       ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                          ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                              ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                           ; dpram_pj32                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                         ; 5.2 (5.2)            ; 7.0 (5.5)                        ; 1.8 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                               ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                  ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                   ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                        ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                               ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                  ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                   ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                        ; fibonacci_lfsr                                                   ; N/A          ;
;                         |thereaddata_reg_unnamed_fir5_fir0|                                                          ; 2.5 (2.5)            ; 11.8 (11.8)                      ; 9.3 (9.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0                                                                                                                                                                                                                                                                                                  ; fir_readdata_reg_unnamed_5_fir0                                  ; N/A          ;
;                      |thei_llvm_fpga_mem_unnamed_fir6_fir6|                                                          ; 152.0 (0.0)          ; 196.5 (0.0)                      ; 44.5 (0.0)                                        ; 0.0 (0.0)                        ; 80.0 (0.0)           ; 139 (0)             ; 188 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6                                                                                                                                                                                                                                                                                                                                    ; fir_i_llvm_fpga_mem_unnamed_6_fir0                               ; N/A          ;
;                         |thei_llvm_fpga_mem_unnamed_fir6_fir1|                                                       ; 151.2 (0.0)          ; 186.7 (0.0)                      ; 35.5 (0.0)                                        ; 0.0 (0.0)                        ; 80.0 (0.0)           ; 138 (0)             ; 155 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1                                                                                                                                                                                                                                                                                               ; lsu_top                                                          ; N/A          ;
;                            |pipelined_read|                                                                          ; 151.2 (15.7)         ; 186.7 (15.8)                     ; 35.5 (0.2)                                        ; 0.0 (0.0)                        ; 80.0 (0.0)           ; 138 (45)            ; 155 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read                                                                                                                                                                                                                                                                                ; lsu_pipelined_read                                               ; N/A          ;
;                               |data_fifo|                                                                            ; 33.5 (0.0)           ; 43.5 (0.0)                       ; 10.0 (0.0)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 24 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|data_fifo                                                                                                                                                                                                                                                                      ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                        ; 33.5 (2.0)           ; 43.5 (2.5)                       ; 10.0 (0.5)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 24 (4)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                           ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                ; 5.7 (5.7)            ; 8.0 (6.5)                        ; 2.3 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                           ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                            ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                       ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                              ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                        ; dpram_na42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                              ; 4.8 (5.0)            ; 7.3 (6.0)                        ; 2.5 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                         ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                      ; -0.2 (-0.2)          ; 1.3 (1.3)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                  ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                               ; 0.5 (0.0)            ; 1.7 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                          ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                   ; 0.5 (0.5)            ; 1.7 (1.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                               ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                          ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                   ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                ; fibonacci_lfsr                                                   ; N/A          ;
;                               |input_fifo|                                                                           ; 55.0 (0.0)           ; 64.9 (0.0)                       ; 9.9 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 24 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo                                                                                                                                                                                                                                                                     ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                        ; 55.0 (3.3)           ; 64.9 (5.0)                       ; 9.9 (1.7)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 24 (5)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                          ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                         ; 0.0 (0.0)            ; 1.2 (1.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                ; 5.3 (5.0)            ; 6.3 (5.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                      ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                            ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                      ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                              ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                       ; dpram_sa42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                              ; 5.3 (5.0)            ; 8.0 (6.5)                        ; 2.7 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                      ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                               ; 0.5 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                   ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                               ; 0.5 (0.0)            ; 2.3 (0.0)                        ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                   ; 0.5 (0.5)            ; 2.3 (2.3)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                             ; 26.7 (0.0)           ; 34.0 (0.0)                       ; 7.3 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 27 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                               ; 26.7 (6.0)           ; 34.0 (7.0)                       ; 7.3 (1.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 27 (8)              ; 41 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                   ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                         ; 0.0 (0.0)            ; 1.2 (1.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                       ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                          ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                              ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                           ; dpram_pj32                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                         ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                              ; 4.7 (4.7)            ; 6.3 (4.8)                        ; 1.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                               ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                  ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                   ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                        ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                               ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                  ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                   ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                        ; fibonacci_lfsr                                                   ; N/A          ;
;                               |req_fifo|                                                                             ; 20.3 (0.0)           ; 28.5 (0.0)                       ; 8.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 18 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo                                                                                                                                                                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                               ; 20.3 (4.2)           ; 28.5 (6.5)                       ; 8.2 (2.3)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 18 (8)              ; 30 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                   ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                       ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                          ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                              ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                           ; dpram_pj32                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                         ; 5.2 (5.2)            ; 7.5 (6.0)                        ; 2.3 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                               ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                  ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                   ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                        ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                               ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                  ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                   ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                        ; fibonacci_lfsr                                                   ; N/A          ;
;                         |thereaddata_reg_unnamed_fir6_fir1|                                                          ; 0.8 (0.8)            ; 9.8 (9.8)                        ; 9.0 (9.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thereaddata_reg_unnamed_fir6_fir1                                                                                                                                                                                                                                                                                                  ; fir_readdata_reg_unnamed_6_fir1                                  ; N/A          ;
;                      |thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|                                     ; 140.4 (0.7)          ; 157.8 (0.7)                      ; 17.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 256 (1)             ; 201 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x                                                                                                                                                                                                                                                                                                               ; fir_i_sfc_s_c0_in_for_body_s_c0_enter292_fir1                    ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_body_firs_c0_exit31_fir1_aunroll_x|                    ; 0.7 (0.0)            ; 1.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_firs_c0_exit31_fir1_aunroll_x                                                                                                                                                                                                                                       ; fir_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit31_fir0      ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body_firs_c0_exit31_fir1|                           ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_firs_c0_exit31_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_firs_c0_exit31_fir1                                                                                                                                                                         ; acl_enable_sink                                                  ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|                            ; 139.1 (67.3)         ; 156.1 (67.3)                     ; 17.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 254 (169)           ; 201 (11)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x                                                                                                                                                                                                                                               ; fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter292_fir0              ; N/A          ;
;                            |thei_llvm_fpga_ffwd_dest_p1024i32_d_i165_fir14|                                          ; 12.9 (0.0)           ; 25.3 (0.0)                       ; 12.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024i32_d_i165_fir14                                                                                                                                                                                                ; fir_i_llvm_fpga_ffwd_dest_p1024i32_d_i165_0                      ; N/A          ;
;                               |thei_llvm_fpga_ffwd_dest_p1024i32_d_i165_fir1|                                        ; 12.9 (12.9)          ; 25.3 (25.3)                      ; 12.3 (12.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024i32_d_i165_fir14|thei_llvm_fpga_ffwd_dest_p1024i32_d_i165_fir1                                                                                                                                                  ; acl_ffwddst                                                      ; N/A          ;
;                            |thei_llvm_fpga_ffwd_dest_p1024i32_idx176_fir16|                                          ; 18.6 (0.0)           ; 25.4 (0.0)                       ; 6.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024i32_idx176_fir16                                                                                                                                                                                                ; fir_i_llvm_fpga_ffwd_dest_p1024i32_idx176_0                      ; N/A          ;
;                               |thei_llvm_fpga_ffwd_dest_p1024i32_idx176_fir1|                                        ; 18.6 (18.6)          ; 25.4 (25.4)                      ; 6.9 (6.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024i32_idx176_fir16|thei_llvm_fpga_ffwd_dest_p1024i32_idx176_fir1                                                                                                                                                  ; acl_ffwddst                                                      ; N/A          ;
;                            |thei_llvm_fpga_pipeline_keep_going13_fir6|                                               ; 3.8 (0.0)            ; 5.3 (0.0)                        ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_fir6                                                                                                                                                                                                     ; fir_i_llvm_fpga_pipeline_keep_going13_0                          ; N/A          ;
;                               |thei_llvm_fpga_pipeline_keep_going13_fir1|                                            ; 3.8 (0.0)            ; 5.3 (0.0)                        ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_fir6|thei_llvm_fpga_pipeline_keep_going13_fir1                                                                                                                                                           ; acl_pipeline                                                     ; N/A          ;
;                                  |pop1|                                                                              ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_fir6|thei_llvm_fpga_pipeline_keep_going13_fir1|pop1                                                                                                                                                      ; acl_pop                                                          ; N/A          ;
;                                  |pop2|                                                                              ; 1.8 (1.8)            ; 2.3 (2.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_fir6|thei_llvm_fpga_pipeline_keep_going13_fir1|pop2                                                                                                                                                      ; acl_pop                                                          ; N/A          ;
;                                  |push|                                                                              ; 1.6 (0.0)            ; 2.7 (0.0)                        ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_fir6|thei_llvm_fpga_pipeline_keep_going13_fir1|push                                                                                                                                                      ; acl_push                                                         ; N/A          ;
;                                     |staging_reg|                                                                    ; 1.6 (1.6)            ; 2.7 (2.7)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_fir6|thei_llvm_fpga_pipeline_keep_going13_fir1|push|staging_reg                                                                                                                                          ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop8_fir20|                                       ; 0.6 (0.0)            ; 0.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop8_fir20                                                                                                                                                                                             ; fir_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop8_0                   ; N/A          ;
;                               |thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop8_fir1|                                     ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop8_fir20|thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop8_fir1                                                                                                                                            ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_i_015_pop9_fir12|                                                 ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|thei_llvm_fpga_pop_i32_i_015_pop9_fir12                                                                                                                                                                                                       ; fir_i_llvm_fpga_pop_i32_i_015_pop9_0                             ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_i_015_pop9_fir1|                                               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|thei_llvm_fpga_pop_i32_i_015_pop9_fir12|thei_llvm_fpga_pop_i32_i_015_pop9_fir1                                                                                                                                                                ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i4_cleanups16_pop11_fir2|                                             ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups16_pop11_fir2                                                                                                                                                                                                   ; fir_i_llvm_fpga_pop_i4_cleanups16_pop11_0                        ; N/A          ;
;                               |thei_llvm_fpga_pop_i4_cleanups16_pop11_fir1|                                          ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups16_pop11_fir2|thei_llvm_fpga_pop_i4_cleanups16_pop11_fir1                                                                                                                                                       ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_push_i11_fpga_indvars_iv_push8_fir29|                                     ; 3.6 (0.0)            ; 3.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|thei_llvm_fpga_push_i11_fpga_indvars_iv_push8_fir29                                                                                                                                                                                           ; fir_i_llvm_fpga_push_i11_fpga_indvars_iv_push8_0                 ; N/A          ;
;                               |thei_llvm_fpga_push_i11_fpga_indvars_iv_push8_fir1|                                   ; 3.6 (0.0)            ; 3.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|thei_llvm_fpga_push_i11_fpga_indvars_iv_push8_fir29|thei_llvm_fpga_push_i11_fpga_indvars_iv_push8_fir1                                                                                                                                        ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                              ; 3.6 (3.6)            ; 3.6 (3.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|thei_llvm_fpga_push_i11_fpga_indvars_iv_push8_fir29|thei_llvm_fpga_push_i11_fpga_indvars_iv_push8_fir1|fifo                                                                                                                                   ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i1_lastiniteration15_fir11|                                          ; 2.3 (0.0)            ; 2.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration15_fir11                                                                                                                                                                                                ; fir_i_llvm_fpga_push_i1_lastiniteration15_0                      ; N/A          ;
;                               |thei_llvm_fpga_push_i1_lastiniteration15_fir1|                                        ; 2.3 (0.7)            ; 2.3 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration15_fir11|thei_llvm_fpga_push_i1_lastiniteration15_fir1                                                                                                                                                  ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                       ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration15_fir11|thei_llvm_fpga_push_i1_lastiniteration15_fir1|staging_reg                                                                                                                                      ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notexitcond23_fir24|                                              ; 10.5 (0.0)           ; 11.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond23_fir24                                                                                                                                                                                                    ; fir_i_llvm_fpga_push_i1_notexitcond23_0                          ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notexitcond23_fir1|                                            ; 10.5 (0.0)           ; 11.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond23_fir24|thei_llvm_fpga_push_i1_notexitcond23_fir1                                                                                                                                                          ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                              ; 10.5 (0.3)           ; 11.0 (0.5)                       ; 0.5 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (1)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond23_fir24|thei_llvm_fpga_push_i1_notexitcond23_fir1|fifo                                                                                                                                                     ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                           ; 10.2 (10.2)          ; 10.5 (10.5)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond23_fir24|thei_llvm_fpga_push_i1_notexitcond23_fir1|fifo|fifo                                                                                                                                                ; acl_ll_fifo                                                      ; N/A          ;
;                            |thei_llvm_fpga_push_i32_i_015_push9_fir19|                                               ; 9.2 (0.0)            ; 9.4 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|thei_llvm_fpga_push_i32_i_015_push9_fir19                                                                                                                                                                                                     ; fir_i_llvm_fpga_push_i32_i_015_push9_0                           ; N/A          ;
;                               |thei_llvm_fpga_push_i32_i_015_push9_fir1|                                             ; 9.2 (0.0)            ; 9.4 (0.3)                        ; 0.2 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|thei_llvm_fpga_push_i32_i_015_push9_fir19|thei_llvm_fpga_push_i32_i_015_push9_fir1                                                                                                                                                            ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                              ; 9.1 (9.1)            ; 9.1 (9.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|thei_llvm_fpga_push_i32_i_015_push9_fir19|thei_llvm_fpga_push_i32_i_015_push9_fir1|fifo                                                                                                                                                       ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i4_cleanups16_push11_fir27|                                          ; 1.1 (0.0)            ; 1.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|thei_llvm_fpga_push_i4_cleanups16_push11_fir27                                                                                                                                                                                                ; fir_i_llvm_fpga_push_i4_cleanups16_push11_0                      ; N/A          ;
;                               |thei_llvm_fpga_push_i4_cleanups16_push11_fir1|                                        ; 1.1 (0.3)            ; 1.1 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|thei_llvm_fpga_push_i4_cleanups16_push11_fir27|thei_llvm_fpga_push_i4_cleanups16_push11_fir1                                                                                                                                                  ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                              ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|thei_llvm_fpga_push_i4_cleanups16_push11_fir27|thei_llvm_fpga_push_i4_cleanups16_push11_fir1|fifo                                                                                                                                             ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i4_initerations11_push10_fir9|                                       ; 0.8 (0.0)            ; 1.2 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|thei_llvm_fpga_push_i4_initerations11_push10_fir9                                                                                                                                                                                             ; fir_i_llvm_fpga_push_i4_initerations11_push10_0                  ; N/A          ;
;                               |thei_llvm_fpga_push_i4_initerations11_push10_fir1|                                    ; 0.8 (0.2)            ; 1.2 (0.2)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|thei_llvm_fpga_push_i4_initerations11_push10_fir9|thei_llvm_fpga_push_i4_initerations11_push10_fir1                                                                                                                                           ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                              ; 0.5 (0.5)            ; 0.9 (0.9)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|thei_llvm_fpga_push_i4_initerations11_push10_fir9|thei_llvm_fpga_push_i4_initerations11_push10_fir1|fifo                                                                                                                                      ; acl_data_fifo                                                    ; N/A          ;
;                      |theredist0_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_1_tpl_32_fifo| ; 19.2 (0.0)           ; 27.0 (0.0)                       ; 7.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 47 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_1_tpl_32_fifo                                                                                                                                                                                                                                                                           ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                       ; 19.2 (0.0)           ; 27.0 (0.0)                       ; 7.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 47 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_1_tpl_32_fifo|fifo                                                                                                                                                                                                                                                                      ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                           ; 19.2 (0.0)           ; 27.0 (0.0)                       ; 7.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 47 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_1_tpl_32_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                        ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                           ; 19.2 (2.0)           ; 27.0 (2.8)                       ; 7.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (4)              ; 47 (3)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                             ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                            ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                   ; 7.3 (7.3)            ; 9.2 (7.7)                        ; 1.8 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                             ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                              ; altera_syncram_de72                                              ; N/A          ;
;                                        |altsyncram1|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                  ; altsyncram_ojb4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                 ; 7.7 (7.7)            ; 9.5 (8.0)                        ; 1.8 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                           ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                  ; 1.3 (0.0)            ; 2.5 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                      ; 1.3 (1.3)            ; 2.5 (2.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                  ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                      ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist1_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_6_tpl_33_fifo| ; 18.0 (0.0)           ; 26.5 (0.0)                       ; 8.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 47 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_6_tpl_33_fifo                                                                                                                                                                                                                                                                           ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                       ; 18.0 (0.0)           ; 26.5 (0.0)                       ; 8.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 47 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_6_tpl_33_fifo|fifo                                                                                                                                                                                                                                                                      ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                           ; 18.0 (0.0)           ; 26.5 (0.0)                       ; 8.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 47 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_6_tpl_33_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                        ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                           ; 18.0 (1.8)           ; 26.5 (2.8)                       ; 8.5 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (4)              ; 47 (3)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_6_tpl_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                             ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                            ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_6_tpl_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                   ; 7.3 (7.3)            ; 9.0 (7.5)                        ; 1.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_6_tpl_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_6_tpl_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_6_tpl_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                             ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_6_tpl_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                              ; altera_syncram_de72                                              ; N/A          ;
;                                        |altsyncram1|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_6_tpl_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                  ; altsyncram_ojb4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                 ; 6.8 (6.8)            ; 9.0 (7.5)                        ; 2.2 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_6_tpl_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                           ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_6_tpl_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                  ; 1.5 (0.0)            ; 2.7 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_6_tpl_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                      ; 1.5 (1.5)            ; 2.7 (2.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_6_tpl_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                  ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_6_tpl_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                      ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_6_tpl_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist2_i_arrayidx41_fir0_narrow_x_b_32_fifo|                                               ; 20.0 (0.0)           ; 26.2 (0.0)                       ; 6.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 640               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist2_i_arrayidx41_fir0_narrow_x_b_32_fifo                                                                                                                                                                                                                                                                                                                         ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                       ; 20.0 (0.0)           ; 26.2 (0.0)                       ; 6.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 640               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist2_i_arrayidx41_fir0_narrow_x_b_32_fifo|fifo                                                                                                                                                                                                                                                                                                                    ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                           ; 20.0 (0.0)           ; 26.2 (0.0)                       ; 6.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 640               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist2_i_arrayidx41_fir0_narrow_x_b_32_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                      ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                           ; 20.0 (1.8)           ; 26.2 (1.8)                       ; 6.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (3)              ; 47 (3)                    ; 0 (0)         ; 640               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist2_i_arrayidx41_fir0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                           ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                            ; 0.0 (0.0)            ; 1.2 (1.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist2_i_arrayidx41_fir0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                   ; 7.3 (7.3)            ; 9.0 (7.5)                        ; 1.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist2_i_arrayidx41_fir0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                           ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist2_i_arrayidx41_fir0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 640               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist2_i_arrayidx41_fir0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                           ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 640               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist2_i_arrayidx41_fir0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                            ; altera_syncram_dh72                                              ; N/A          ;
;                                        |altsyncram1|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 640               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist2_i_arrayidx41_fir0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                ; altsyncram_omb4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                 ; 7.3 (7.2)            ; 10.2 (8.7)                       ; 2.8 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist2_i_arrayidx41_fir0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                         ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                         ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist2_i_arrayidx41_fir0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                  ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                  ; 1.8 (0.0)            ; 2.1 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist2_i_arrayidx41_fir0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                          ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                      ; 1.8 (1.8)            ; 2.1 (2.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist2_i_arrayidx41_fir0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                  ; 1.5 (0.0)            ; 2.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist2_i_arrayidx41_fir0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                          ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                      ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist2_i_arrayidx41_fir0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                ; fibonacci_lfsr                                                   ; N/A          ;
;                   |thefir_B3_branch|                                                                                 ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thefir_B3_branch                                                                                                                                                                                                                                                                                                                                                                                  ; fir_B3_branch                                                    ; N/A          ;
;                   |thefir_B3_merge|                                                                                  ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thefir_B3_merge                                                                                                                                                                                                                                                                                                                                                                                   ; fir_B3_merge                                                     ; N/A          ;
;                |thebb_fir_B3_sr_1_aunroll_x|                                                                         ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                    ; fir_bb_B3_sr_1                                                   ; N/A          ;
;                |thebb_fir_B4|                                                                                        ; 4.7 (0.0)            ; 19.5 (0.0)                       ; 14.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B4                                                                                                                                                                                                                                                                                                                                                                                                   ; fir_bb_B4                                                        ; N/A          ;
;                   |thebb_fir_B4_stall_region|                                                                        ; 4.7 (0.0)            ; 19.5 (0.0)                       ; 14.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B4|thebb_fir_B4_stall_region                                                                                                                                                                                                                                                                                                                                                                         ; fir_bb_B4_stall_region                                           ; N/A          ;
;                      |thei_iowr_bl_return_fir_unnamed_fir7_fir1|                                                     ; 1.6 (0.0)            ; 1.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B4|thebb_fir_B4_stall_region|thei_iowr_bl_return_fir_unnamed_fir7_fir1                                                                                                                                                                                                                                                                                                                               ; fir_i_iowr_bl_return_unnamed_fir7_fir0                           ; N/A          ;
;                         |theiowr|                                                                                    ; 1.6 (0.0)            ; 1.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B4|thebb_fir_B4_stall_region|thei_iowr_bl_return_fir_unnamed_fir7_fir1|theiowr                                                                                                                                                                                                                                                                                                                       ; hld_iowr                                                         ; N/A          ;
;                            |GEN_STALL_VALID.hld_iowr_stall_valid_inst|                                               ; 1.6 (1.6)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B4|thebb_fir_B4_stall_region|thei_iowr_bl_return_fir_unnamed_fir7_fir1|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                             ; hld_iowr_stall_valid                                             ; N/A          ;
;                      |thei_llvm_fpga_ffwd_dest_i32_add7_fir0|                                                        ; 0.9 (0.0)            ; 15.0 (0.0)                       ; 14.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B4|thebb_fir_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_add7_fir0                                                                                                                                                                                                                                                                                                                                  ; fir_i_llvm_fpga_ffwd_dest_i32_add7_0                             ; N/A          ;
;                         |thei_llvm_fpga_ffwd_dest_i32_add7_fir1|                                                     ; 0.9 (0.9)            ; 15.0 (15.0)                      ; 14.1 (14.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B4|thebb_fir_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_add7_fir0|thei_llvm_fpga_ffwd_dest_i32_add7_fir1                                                                                                                                                                                                                                                                                           ; acl_ffwddst                                                      ; N/A          ;
;                      |thei_llvm_fpga_push_token_i1_throttle_push_fir2|                                               ; 2.2 (0.0)            ; 2.9 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B4|thebb_fir_B4_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_fir2                                                                                                                                                                                                                                                                                                                         ; fir_i_llvm_fpga_push_token_i1_throttle_push_0                    ; N/A          ;
;                         |thei_llvm_fpga_push_token_i1_throttle_push_fir1|                                            ; 2.2 (0.0)            ; 2.9 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B4|thebb_fir_B4_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_fir2|thei_llvm_fpga_push_token_i1_throttle_push_fir1                                                                                                                                                                                                                                                                         ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                    ; 2.2 (2.2)            ; 2.9 (2.9)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B4|thebb_fir_B4_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_fir2|thei_llvm_fpga_push_token_i1_throttle_push_fir1|fifo                                                                                                                                                                                                                                                                    ; acl_token_fifo_counter                                           ; N/A          ;
;                |thebb_fir_B4_sr_0_aunroll_x|                                                                         ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B4_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                    ; fir_bb_B4_sr_0                                                   ; N/A          ;
;                |thebb_fir_B5|                                                                                        ; 104.8 (0.0)          ; 159.1 (0.0)                      ; 54.3 (0.0)                                        ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 160 (0)             ; 312 (0)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5                                                                                                                                                                                                                                                                                                                                                                                                   ; fir_bb_B5                                                        ; N/A          ;
;                   |thebb_fir_B5_stall_region|                                                                        ; 103.0 (0.0)          ; 157.1 (0.0)                      ; 54.1 (0.0)                                        ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 156 (0)             ; 311 (0)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region                                                                                                                                                                                                                                                                                                                                                                         ; fir_bb_B5_stall_region                                           ; N/A          ;
;                      |thefir_B5_merge_reg_aunroll_x|                                                                 ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thefir_B5_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                           ; fir_B5_merge_reg                                                 ; N/A          ;
;                      |thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|                                   ; 101.8 (0.3)          ; 156.0 (0.5)                      ; 54.1 (0.2)                                        ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 155 (1)             ; 309 (0)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x                                                                                                                                                                                                                                                                                                             ; fir_i_sfc_s_c0_in_for_body13_s_c0_enter343_fir1                  ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir1_aunroll_x|                  ; 22.2 (0.5)           ; 27.5 (0.5)                       ; 5.3 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 21 (1)              ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir1_aunroll_x                                                                                                                                                                                                                                   ; fir_i_llvm_fpga_sfc_exit_s_c0_out_for_body13_s_c0_exit38_fir0    ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir1_data_fifo_aunroll_x|     ; 18.7 (0.0)           ; 24.0 (0.0)                       ; 5.3 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir1_data_fifo_aunroll_x                                                                                                                                               ; fir_i_llvm_fpga_sfc_exit_s_c0_out_for_bo0000xit38_fir1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir0|                      ; 18.7 (0.0)           ; 24.0 (0.0)                       ; 5.3 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir0                                                                               ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                        ; 18.7 (2.0)           ; 24.0 (3.0)                       ; 5.3 (1.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 14 (4)              ; 27 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir0|ms.acl_mid_speed_fifo_inst                                                    ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                             ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst             ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                            ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                              ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated ; dpram_oa42                                                       ; N/A          ;
;                                     |ram_rd_addr_inst|                                                               ; 1.2 (0.0)            ; 1.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                   ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                   ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                         ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                               ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                   ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                   ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                         ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir1_full_detector|           ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir1_full_detector                                                                                                                                                     ; fir_i_llvm_fpga_sfc_exit_s_c0_out_for_bo00008_fir1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir1_full_detector|        ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir1_full_detector                                                                       ; acl_full_detector                                                ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|                          ; 79.3 (37.9)          ; 128.0 (40.9)                     ; 48.6 (3.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 133 (82)            ; 276 (66)                  ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x                                                                                                                                                                                                                                           ; fir_i_sfc_logic_s_c0_in_for_body13_s_c0_enter343_fir0            ; N/A          ;
;                            |i_masked_fir37_delay|                                                                    ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|i_masked_fir37_delay                                                                                                                                                                                                                      ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist12_i_llvm_fpga_pipeline_keep_going_fir6_out_data_out_10|                           ; 0.0 (0.0)            ; 2.3 (2.3)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist12_i_llvm_fpga_pipeline_keep_going_fir6_out_data_out_10                                                                                                                                                                             ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist13_i_first_cleanup_xor_fir4_q_8|                                                   ; 0.2 (0.2)            ; 2.0 (2.0)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist13_i_first_cleanup_xor_fir4_q_8                                                                                                                                                                                                     ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist2_sync_together80_aunroll_x_in_c0_eni133_1_tpl_10|                                 ; 0.0 (0.0)            ; 2.0 (2.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist2_sync_together80_aunroll_x_in_c0_eni133_1_tpl_10                                                                                                                                                                                   ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist5_sync_together80_aunroll_x_in_i_valid_9|                                          ; 0.2 (0.2)            ; 2.5 (2.5)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist5_sync_together80_aunroll_x_in_i_valid_9                                                                                                                                                                                            ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist9_i_masked_fir37_q_8|                                                              ; -0.2 (-0.2)          ; 2.2 (2.2)                        ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist9_i_masked_fir37_q_8                                                                                                                                                                                                                ; dspba_delay_ver                                                  ; N/A          ;
;                            |thei_llvm_fpga_ffwd_source_i32_unnamed_fir10_fir36|                                      ; 0.2 (0.0)            ; 9.8 (0.0)                        ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_fir10_fir36                                                                                                                                                                                        ; fir_i_llvm_fpga_ffwd_source_i32_unnamed_10_fir0                  ; N/A          ;
;                               |thei_llvm_fpga_ffwd_source_i32_unnamed_fir10_fir1|                                    ; 0.2 (0.2)            ; 9.8 (9.8)                        ; 9.5 (9.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_fir10_fir36|thei_llvm_fpga_ffwd_source_i32_unnamed_fir10_fir1                                                                                                                                      ; acl_ffwdsrc                                                      ; N/A          ;
;                            |thei_llvm_fpga_mem_unnamed_fir8_fir15|                                                   ; 0.0 (0.0)            ; 11.2 (11.2)                      ; 11.2 (11.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_mem_unnamed_fir8_fir15                                                                                                                                                                                                     ; fir_i_llvm_fpga_mem_unnamed_8_fir0                               ; N/A          ;
;                            |thei_llvm_fpga_mem_unnamed_fir9_fir19|                                                   ; 8.0 (8.0)            ; 12.4 (12.4)                      ; 4.4 (4.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_mem_unnamed_fir9_fir19                                                                                                                                                                                                     ; fir_i_llvm_fpga_mem_unnamed_9_fir0                               ; N/A          ;
;                            |thei_llvm_fpga_pipeline_keep_going_fir6|                                                 ; 4.2 (0.0)            ; 4.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_fir6                                                                                                                                                                                                   ; fir_i_llvm_fpga_pipeline_keep_going_0                            ; N/A          ;
;                               |thei_llvm_fpga_pipeline_keep_going_fir1|                                              ; 4.2 (0.0)            ; 4.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_fir6|thei_llvm_fpga_pipeline_keep_going_fir1                                                                                                                                                           ; acl_pipeline                                                     ; N/A          ;
;                                  |pop1|                                                                              ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_fir6|thei_llvm_fpga_pipeline_keep_going_fir1|pop1                                                                                                                                                      ; acl_pop                                                          ; N/A          ;
;                                  |pop2|                                                                              ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_fir6|thei_llvm_fpga_pipeline_keep_going_fir1|pop2                                                                                                                                                      ; acl_pop                                                          ; N/A          ;
;                                  |push|                                                                              ; 1.9 (0.0)            ; 1.9 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_fir6|thei_llvm_fpga_pipeline_keep_going_fir1|push                                                                                                                                                      ; acl_push                                                         ; N/A          ;
;                                     |staging_reg|                                                                    ; 1.9 (1.9)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_fir6|thei_llvm_fpga_pipeline_keep_going_fir1|push|staging_reg                                                                                                                                          ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_pop_i11_fpga_indvars_iv2_pop12_fir26|                                     ; 0.7 (0.0)            ; 0.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_pop_i11_fpga_indvars_iv2_pop12_fir26                                                                                                                                                                                       ; fir_i_llvm_fpga_pop_i11_fpga_indvars_iv2_pop12_0                 ; N/A          ;
;                               |thei_llvm_fpga_pop_i11_fpga_indvars_iv2_pop12_fir1|                                   ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_pop_i11_fpga_indvars_iv2_pop12_fir26|thei_llvm_fpga_pop_i11_fpga_indvars_iv2_pop12_fir1                                                                                                                                    ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_i9_014_pop13_fir12|                                               ; 2.6 (0.0)            ; 2.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_pop_i32_i9_014_pop13_fir12                                                                                                                                                                                                 ; fir_i_llvm_fpga_pop_i32_i9_014_pop13_0                           ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_i9_014_pop13_fir1|                                             ; 2.6 (2.6)            ; 2.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_pop_i32_i9_014_pop13_fir12|thei_llvm_fpga_pop_i32_i9_014_pop13_fir1                                                                                                                                                        ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i4_cleanups_pop16_fir2|                                               ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop16_fir2                                                                                                                                                                                                 ; fir_i_llvm_fpga_pop_i4_cleanups_pop16_0                          ; N/A          ;
;                               |thei_llvm_fpga_pop_i4_cleanups_pop16_fir1|                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop16_fir2|thei_llvm_fpga_pop_i4_cleanups_pop16_fir1                                                                                                                                                       ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_push_i11_fpga_indvars_iv2_push12_fir35|                                   ; 3.4 (0.0)            ; 3.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_push_i11_fpga_indvars_iv2_push12_fir35                                                                                                                                                                                     ; fir_i_llvm_fpga_push_i11_fpga_indvars_iv2_push12_0               ; N/A          ;
;                               |thei_llvm_fpga_push_i11_fpga_indvars_iv2_push12_fir1|                                 ; 3.4 (0.0)            ; 3.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_push_i11_fpga_indvars_iv2_push12_fir35|thei_llvm_fpga_push_i11_fpga_indvars_iv2_push12_fir1                                                                                                                                ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                              ; 3.4 (3.4)            ; 3.4 (3.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_push_i11_fpga_indvars_iv2_push12_fir35|thei_llvm_fpga_push_i11_fpga_indvars_iv2_push12_fir1|fifo                                                                                                                           ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i1_lastiniteration_fir11|                                            ; 1.8 (0.0)            ; 2.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_fir11                                                                                                                                                                                              ; fir_i_llvm_fpga_push_i1_lastiniteration_0                        ; N/A          ;
;                               |thei_llvm_fpga_push_i1_lastiniteration_fir1|                                          ; 1.8 (0.0)            ; 2.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_fir11|thei_llvm_fpga_push_i1_lastiniteration_fir1                                                                                                                                                  ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                       ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_fir11|thei_llvm_fpga_push_i1_lastiniteration_fir1|staging_reg                                                                                                                                      ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notexitcond_fir30|                                                ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_fir30                                                                                                                                                                                                  ; fir_i_llvm_fpga_push_i1_notexitcond_0                            ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notexitcond_fir1|                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_fir30|thei_llvm_fpga_push_i1_notexitcond_fir1                                                                                                                                                          ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                              ; 9.8 (1.7)            ; 11.3 (1.7)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (3)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_fir30|thei_llvm_fpga_push_i1_notexitcond_fir1|fifo                                                                                                                                                     ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                           ; 8.0 (8.0)            ; 9.7 (9.7)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_fir30|thei_llvm_fpga_push_i1_notexitcond_fir1|fifo|fifo                                                                                                                                                ; acl_ll_fifo                                                      ; N/A          ;
;                            |thei_llvm_fpga_push_i32_i9_014_push13_fir25|                                             ; 3.9 (0.0)            ; 4.0 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_push_i32_i9_014_push13_fir25                                                                                                                                                                                               ; fir_i_llvm_fpga_push_i32_i9_014_push13_0                         ; N/A          ;
;                               |thei_llvm_fpga_push_i32_i9_014_push13_fir1|                                           ; 3.9 (0.3)            ; 4.0 (0.3)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_push_i32_i9_014_push13_fir25|thei_llvm_fpga_push_i32_i9_014_push13_fir1                                                                                                                                                    ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                              ; 3.6 (3.6)            ; 3.7 (3.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_push_i32_i9_014_push13_fir25|thei_llvm_fpga_push_i32_i9_014_push13_fir1|fifo                                                                                                                                               ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i32_tmp_013_push14_fir23|                                            ; 3.8 (0.0)            ; 11.7 (0.0)                       ; 7.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_push_i32_tmp_013_push14_fir23                                                                                                                                                                                              ; fir_i_llvm_fpga_push_i32_tmp_013_push14_0                        ; N/A          ;
;                               |thei_llvm_fpga_push_i32_tmp_013_push14_fir1|                                          ; 3.8 (0.2)            ; 11.7 (0.2)                       ; 7.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_push_i32_tmp_013_push14_fir23|thei_llvm_fpga_push_i32_tmp_013_push14_fir1                                                                                                                                                  ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                              ; 3.5 (3.5)            ; 11.4 (11.4)                      ; 7.9 (7.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_push_i32_tmp_013_push14_fir23|thei_llvm_fpga_push_i32_tmp_013_push14_fir1|fifo                                                                                                                                             ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i4_cleanups_push16_fir33|                                            ; 1.1 (0.0)            ; 1.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push16_fir33                                                                                                                                                                                              ; fir_i_llvm_fpga_push_i4_cleanups_push16_0                        ; N/A          ;
;                               |thei_llvm_fpga_push_i4_cleanups_push16_fir1|                                          ; 1.1 (0.3)            ; 1.2 (0.3)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push16_fir33|thei_llvm_fpga_push_i4_cleanups_push16_fir1                                                                                                                                                  ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                              ; 0.8 (0.8)            ; 0.9 (0.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push16_fir33|thei_llvm_fpga_push_i4_cleanups_push16_fir1|fifo                                                                                                                                             ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i4_initerations_push15_fir9|                                         ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push15_fir9                                                                                                                                                                                           ; fir_i_llvm_fpga_push_i4_initerations_push15_0                    ; N/A          ;
;                               |thei_llvm_fpga_push_i4_initerations_push15_fir1|                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push15_fir9|thei_llvm_fpga_push_i4_initerations_push15_fir1                                                                                                                                           ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                              ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push15_fir9|thei_llvm_fpga_push_i4_initerations_push15_fir1|fifo                                                                                                                                      ; acl_data_fifo                                                    ; N/A          ;
;                   |thefir_B5_branch|                                                                                 ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thefir_B5_branch                                                                                                                                                                                                                                                                                                                                                                                  ; fir_B5_branch                                                    ; N/A          ;
;                   |thefir_B5_merge|                                                                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thefir_B5_merge                                                                                                                                                                                                                                                                                                                                                                                   ; fir_B5_merge                                                     ; N/A          ;
;                |thebb_fir_B5_sr_1_aunroll_x|                                                                         ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                    ; fir_bb_B5_sr_1                                                   ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going13_fir6_sr|                                                        ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thei_llvm_fpga_pipeline_keep_going13_fir6_sr                                                                                                                                                                                                                                                                                                                                                                   ; fir_i_llvm_fpga_pipeline_keep_going13_6_sr                       ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going_fir6_sr|                                                          ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thei_llvm_fpga_pipeline_keep_going_fir6_sr                                                                                                                                                                                                                                                                                                                                                                     ; fir_i_llvm_fpga_pipeline_keep_going_6_sr                         ; N/A          ;
;                |theloop_limiter_fir0|                                                                                ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|theloop_limiter_fir0                                                                                                                                                                                                                                                                                                                                                                                           ; fir_loop_limiter_0                                               ; N/A          ;
;                   |thelimiter|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|theloop_limiter_fir0|thelimiter                                                                                                                                                                                                                                                                                                                                                                                ; acl_loop_limiter                                                 ; N/A          ;
;                |theloop_limiter_fir1|                                                                                ; 0.8 (0.0)            ; 1.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|theloop_limiter_fir1                                                                                                                                                                                                                                                                                                                                                                                           ; fir_loop_limiter_1                                               ; N/A          ;
;                   |thelimiter|                                                                                       ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|theloop_limiter_fir1|thelimiter                                                                                                                                                                                                                                                                                                                                                                                ; acl_loop_limiter                                                 ; N/A          ;
;          |local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|                                                 ; 2.7 (2.7)            ; 19.7 (19.7)                      ; 17.0 (17.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 53 (53)                   ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0                                                                                                                                                                                                                                                                                                                                                                                   ; acl_mem1x                                                        ; N/A          ;
;             |hld_ram_inst|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                      ; hld_ram                                                          ; N/A          ;
;                |GEN_LOWER.hld_ram_lower_inst|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                         ; hld_ram_lower                                                    ; N/A          ;
;                   |M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst                                                                                                                                                                                                                                                                                       ; hld_ram_lower_m20k_simple_dual_port                              ; N/A          ;
;                      |altera_syncram_inst|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst                                                                                                                                                                                                                                                                   ; altera_syncram                                                   ; N/A          ;
;                         |auto_generated|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated                                                                                                                                                                                                                                                    ; altera_syncram_9f82                                              ; N/A          ;
;                            |altsyncram1|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1                                                                                                                                                                                                                                        ; altsyncram_h1a4                                                  ; N/A          ;
;          |local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|                                                 ; 2.2 (2.2)            ; 20.6 (20.6)                      ; 18.3 (18.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 53 (53)                   ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0                                                                                                                                                                                                                                                                                                                                                                                   ; acl_mem1x                                                        ; N/A          ;
;             |hld_ram_inst|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                      ; hld_ram                                                          ; N/A          ;
;                |GEN_LOWER.hld_ram_lower_inst|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                         ; hld_ram_lower                                                    ; N/A          ;
;                   |M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst                                                                                                                                                                                                                                                                                       ; hld_ram_lower_m20k_simple_dual_port                              ; N/A          ;
;                      |altera_syncram_inst|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst                                                                                                                                                                                                                                                                   ; altera_syncram                                                   ; N/A          ;
;                         |auto_generated|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated                                                                                                                                                                                                                                                    ; altera_syncram_9f82                                              ; N/A          ;
;                            |altsyncram1|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; fir_inst|fir_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1                                                                                                                                                                                                                                        ; altsyncram_h1a4                                                  ; N/A          ;
+----------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                   ;
+-------------------------------------------------------+---------------------------+---------------------------+
; Statistic                                             ; |                         ; fir_inst                  ;
+-------------------------------------------------------+---------------------------+---------------------------+
; ALMs needed [=A-B+C]                                  ; 1051.5 / 427200 ( < 1 % ) ; 856.5 / 427200 ( < 1 % )  ;
;     [A] ALMs used in final placement                  ; 1308.5 / 427200 ( < 1 % ) ; 1166.5 / 427200 ( < 1 % ) ;
;     [B] Estimate of ALMs recoverable by dense packing ; 441.5 / 427200 ( < 1 % )  ; 310.5 / 427200 ( < 1 % )  ;
;     [C] Estimate of ALMs unavailable                  ; 184.5 / 427200 ( < 1 % )  ; 0.5 / 427200 ( < 1 % )    ;
; ALMs used for memory                                  ; 170.0                     ; 170.0                     ;
; Combinational ALUTs                                   ; 1084                      ; 1084                      ;
; Dedicated Logic Registers                             ; 2123 / 1708800 ( < 1 % )  ; 1754 / 1708800 ( < 1 % )  ;
; I/O Registers                                         ; 0                         ; 0                         ;
; Block Memory Bits                                     ; 66304                     ; 66304                     ;
; M20Ks                                                 ; 7 / 2713 ( < 1 % )        ; 7 / 2713 ( < 1 % )        ;
; DSP Blocks                                            ; 2 / 1518 ( < 1 % )        ; 2 / 1518 ( < 1 % )        ;
; Pins                                                  ; 0                         ; 0                         ;
; Virtual Pins                                          ; 368                       ; 0                         ;
; IOPLLs                                                ; 0                         ; 0                         ;
;                                                       ;                           ;                           ;
; Region Placement                                      ; -                         ; -                         ;
;                                                       ;                           ;                           ;
; Partition Ports                                       ;                           ;                           ;
;     -- Input Ports                                    ; 0                         ; 196                       ;
;     -- Output Ports                                   ; 0                         ; 172                       ;
;                                                       ;                           ;                           ;
; Connections                                           ;                           ;                           ;
;     -- Input Connections                              ; 3166                      ; 172                       ;
;     -- Registered Input Connections                   ; 872                       ; 94                        ;
;     -- Output Connections                             ; 172                       ; 3166                      ;
;     -- Registered Output Connections                  ; 172                       ; 2507                      ;
;                                                       ;                           ;                           ;
; Internal Connections                                  ;                           ;                           ;
;     -- Total Connections                              ; 4080                      ; 14641                     ;
;     -- Registered Connections                         ; 1218                      ; 10176                     ;
;                                                       ;                           ;                           ;
; External Connections                                  ;                           ;                           ;
;     -- |                                              ; 0                         ; 3338                      ;
;     -- fir_inst                                       ; 3338                      ; 0                         ;
+-------------------------------------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+------------------------------------------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+----------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Type       ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M20K blocks ; MLABs ; MIF  ; Location                                                               ; Mixed Port RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+------------------------------------------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+----------------------------------+
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                        ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X101_Y147_N0, LAB_X105_Y146_N0                                     ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                       ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048  ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X111_Y143_N0, LAB_X114_Y143_N0, LAB_X114_Y142_N0, LAB_X114_Y141_N0 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                           ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32    ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X105_Y151_N0                                                       ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                           ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32    ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X107_Y144_N0                                                       ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                        ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X103_Y147_N0, LAB_X107_Y146_N0                                     ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                       ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048  ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X119_Y145_N0, LAB_X119_Y144_N0, LAB_X119_Y143_N0, LAB_X119_Y142_N0 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                           ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32    ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X111_Y153_N0                                                       ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                           ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32    ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X107_Y145_N0                                                       ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                         ; M20K block ; Simple Dual Port ; Single Clock ; --           ; --           ; 64           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 64    ; --                          ; --                          ; 64                          ; 1                           ; 64                  ; 1           ; 0     ; None ; M20K_X106_Y151_N0                                                      ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_6_tpl_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                         ; M20K block ; Simple Dual Port ; Single Clock ; --           ; --           ; 64           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 64    ; --                          ; --                          ; 64                          ; 1                           ; 64                  ; 1           ; 0     ; None ; M20K_X106_Y152_N0                                                      ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist2_i_arrayidx41_fir0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                       ; M20K block ; Simple Dual Port ; Single Clock ; 64           ; 10           ; 64           ; 10           ; yes                    ; no                      ; yes                    ; yes                     ; 640   ; 64                          ; 9                           ; 64                          ; 10                          ; 640                 ; 1           ; 0     ; None ; M20K_X106_Y148_N0                                                      ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_firs_c0_exit38_fir0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 24           ; 32           ; 24           ; yes                    ; no                      ; no                     ; yes                     ; 768   ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X113_Y153_N0                                                       ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; fir_inst|fir_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                               ; M20K block ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 32768 ; 1024                        ; 31                          ; 1024                        ; 32                          ; 32768               ; 2           ; 0     ; None ; M20K_X106_Y149_N0, M20K_X106_Y150_N0                                   ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide            ;
; fir_inst|fir_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                               ; M20K block ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 32768 ; 1024                        ; 31                          ; 1024                        ; 32                          ; 32768               ; 2           ; 0     ; None ; M20K_X106_Y147_N0, M20K_X106_Y146_N0                                   ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+------------------------------------------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+----------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Physical RAM Information                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------+-------------------------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Physical RAM Location ; Physical RAM Usage Bits ; Physical RAM Usage Percentage ; Logical RAM Name                                                                                                                                                                                                                                                                                                 ;
+-----------------------+-------------------------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; M20K_X106_Y151_N0     ; 64                      ; 0.3                           ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM ;
; M20K_X106_Y152_N0     ; 64                      ; 0.3                           ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_6_tpl_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM ;
; M20K_X106_Y148_N0     ; 640                     ; 3.1                           ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist2_i_arrayidx41_fir0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                               ;
; M20K_X106_Y146_N0     ; 12288                   ; 60.0                          ; fir_inst|fir_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                       ;
; M20K_X106_Y150_N0     ; 12288                   ; 60.0                          ; fir_inst|fir_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                       ;
; M20K_X106_Y147_N0     ; 20480                   ; 100.0                         ; fir_inst|fir_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                       ;
; M20K_X106_Y149_N0     ; 20480                   ; 100.0                         ; fir_inst|fir_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                       ;
+-----------------------+-------------------------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: This table shows up to 500 physical rams that are least utilized. You can change this number by setting PHYSICAL_RAM_RPT_MAX_ROW in qsf file.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 1           ;
; Sum of Two 18x18                ; 1           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+----------------+
; Place Messages ;
+----------------+
Info (20030): Parallel compilation is enabled and will use 16 of the 40 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 21.4.0 Build 67 12/06/2021 SC Pro Edition
    Info: Processing started: Wed Apr  5 16:51:33 2023
    Info: System process ID: 213221
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off quartus_compile -c quartus_compile
Info: Using INI file /home/dirren/IntelHLS/fir/test-fpga.prj/quartus/quartus.ini
Info: qfit2_default_script.tcl version: #1
Info: Project  = quartus_compile
Info: Revision = quartus_compile
Info (11165): Fitter preparation operations ending: elapsed time is 00:01:14
Info (18252): The Fitter is using Physical Synthesis.
Info (22300): Design uses Placement Effort Multiplier = 1.0.
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:10
Info (11888): Total time spent on timing analysis during Global Placement is 1.81 seconds.
Info (18258): Fitter Physical Synthesis operations beginning
Info (18259): Fitter Physical Synthesis operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during Physical Synthesis is 0.00 seconds.
Info (22300): Design uses Placement Effort Multiplier = 1.0.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:04
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:51
Info (11888): Total time spent on timing analysis during Global Placement is 0.01 seconds.
Info (18258): Fitter Physical Synthesis operations beginning
Info (18259): Fitter Physical Synthesis operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during Physical Synthesis is 0.00 seconds.
Info (22300): Design uses Placement Effort Multiplier = 1.0.
Info (170189): Fitter placement preparation operations beginning
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during Placement is 0.00 seconds.


