$date
	Sun Oct 23 01:06:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#115495
b1110 !
1"
#115498
b1110 &
b1110 %
1$
#115499
0"
#115502
b111 &
b111 %
#115506
b10110 &
b10110 %
#115510
b1011 &
b1011 %
#115514
b100010 &
b100010 %
#115518
b10001 &
b10001 %
#115522
b110100 &
b110100 %
#115526
b11010 &
b11010 %
#115530
b1101 &
b1101 %
#115534
b101000 &
b101000 %
#115538
b10100 &
b10100 %
#115542
b1010 &
b1010 %
#115546
b101 &
b101 %
#115550
b10000 &
b10000 %
#115554
b1000 &
b1000 %
#115558
b100 &
b100 %
#115562
b10 &
b10 %
#115566
b1 &
1#
b1 %
#115570
b0 &
b0 %
0#
0$
#1200349
b1 !
1"
#1200350
b1 &
b1 %
1$
#1200351
0"
#1200354
1#
#1200358
b0 &
0#
b0 %
0$
#2206820
b10000 !
1"
#2206822
b10000 &
b10000 %
1$
#2206823
0"
#2206826
b1000 &
b1000 %
#2206830
b100 &
b100 %
#2206834
b10 &
b10 %
#2206838
b1 &
1#
b1 %
#2206842
b0 &
b0 %
0#
0$
#4500012
