{"vcs1":{"timestamp_begin":1731521235.585759636, "rt":1.58, "ut":0.49, "st":0.23}}
{"vcselab":{"timestamp_begin":1731521237.232590838, "rt":1.71, "ut":0.29, "st":0.14}}
{"link":{"timestamp_begin":1731521239.015007452, "rt":0.32, "ut":0.14, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731521234.937754788}
{"VCS_COMP_START_TIME": 1731521234.937754788}
{"VCS_COMP_END_TIME": 1731521243.176168858}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 331848}}
{"stitch_vcselab": {"peak_mem": 231544}}
