#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jun 14 10:51:53 2023
# Process ID: 88512
# Current directory: C:/Users/Visitha/Videos/project 2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent70240 C:\Users\Visitha\Videos\project 2\project_2.xpr
# Log file: C:/Users/Visitha/Videos/project 2/vivado.log
# Journal file: C:/Users/Visitha/Videos/project 2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Visitha/Videos/project 2/project_2.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Admin/OneDrive/Desktop/Final Project/project 2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado_Files/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 819.793 ; gain = 92.336
update_compile_order -fileset sources_1
set_property top PC_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Visitha/Videos/project 2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PC_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Visitha/Videos/project 2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj PC_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Visitha/Videos/project 2/project_2.srcs/sources_1/imports/new/D_FF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_FF
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Visitha/Videos/project 2/project_2.srcs/sources_1/new/Pc_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Visitha/Videos/project 2/project_2.srcs/sim_1/new/Sim_programme_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Visitha/Videos/project 2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_Files/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 247fd843523148848c5c27056e1302eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PC_sim_behav xil_defaultlib.PC_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.pc_sim
Built simulation snapshot PC_sim_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Visitha/Videos/project -notrace
couldn't read file "C:/Users/Visitha/Videos/project": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 14 15:05:08 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 862.984 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Visitha/Videos/project 2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PC_sim_behav -key {Behavioral:sim_1:Functional:PC_sim} -tclbatch {PC_sim.tcl} -view {{C:/Users/Visitha/Videos/project 2/TB_PROCESSOR_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/Visitha/Videos/project 2/TB_PROCESSOR_behav.wcfg}
WARNING: Simulation object /TB_PROCESSOR/clk was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/Reset was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/Over_flow was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/Zero_Flow was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/R7_led was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/R7_7Seg was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/Anode was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/Slow_Clk_0/Clk_in was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/Slow_Clk_0/Clk_out was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/Slow_Clk_0/count was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/Slow_Clk_0/Clk_status was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/Instruction_Decoder_0/InstructionBus was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/Instruction_Decoder_0/RegCheckforJmp was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/Instruction_Decoder_0/RegisterEnable was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/Instruction_Decoder_0/LoadSelect was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/Instruction_Decoder_0/ImmediateValue was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/Instruction_Decoder_0/RegisterSelect was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/Instruction_Decoder_0/Add_SubSelection was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/Instruction_Decoder_0/JumpFlag was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/Instruction_Decoder_0/RCAEN was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/Instruction_Decoder_0/JumpAddress was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/Instruction_Decoder_0/RegisterSelect2 was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/MUX_2_to_1_4bit_0/A was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/MUX_2_to_1_4bit_0/I was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/MUX_2_to_1_4bit_0/LoadSel was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/MUX_2_to_1_4bit_0/S_out was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/RCA_4_0/A was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/RCA_4_0/B was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/RCA_4_0/C_in was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/RCA_4_0/EN was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/RCA_4_0/S was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/RCA_4_0/C_out was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/RCA_4_0/Z was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/RCA_4_0/FA0_C was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/RCA_4_0/FA1_C was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/RCA_4_0/FA2_C was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/RCA_4_0/FA3_C was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/RCA_4_0/BB0 was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/RCA_4_0/BB1 was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/RCA_4_0/BB2 was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/RCA_4_0/BB3 was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/RCA_4_0/SZ was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/MUX_8_to_1_0/R0 was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/MUX_8_to_1_0/R1 was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/MUX_8_to_1_0/R2 was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/MUX_8_to_1_0/R3 was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/MUX_8_to_1_0/R4 was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/MUX_8_to_1_0/R5 was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/MUX_8_to_1_0/R6 was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/MUX_8_to_1_0/R7 was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/MUX_8_to_1_0/RegSel was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/MUX_8_to_1_0/Y was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/MUX_8_to_1_0/DY was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/MUX_8_to_1_1/R0 was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/MUX_8_to_1_1/R1 was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/MUX_8_to_1_1/R2 was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/MUX_8_to_1_1/R3 was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/MUX_8_to_1_1/R4 was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/MUX_8_to_1_1/R5 was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/MUX_8_to_1_1/R6 was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/MUX_8_to_1_1/R7 was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/MUX_8_to_1_1/RegSel was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/MUX_8_to_1_1/Y was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/MUX_8_to_1_1/DY was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/Adder_3bit/A was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/Adder_3bit/S was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/Adder_3bit/C_out was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/Adder_3bit/B was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/Adder_3bit/C_in was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/Adder_3bit/FA0_C was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/Adder_3bit/FA1_C was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/Adder_3bit/FA2_C was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/MUX_2_to_1_3bit_0/J was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/MUX_2_to_1_3bit_0/A was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/MUX_2_to_1_3bit_0/JmpF was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/MUX_2_to_1_3bit_0/S_out was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/Program_Counter_0/S_in was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/Program_Counter_0/Msel was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/Program_Counter_0/Clk was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/Program_Counter_0/Res was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/Program_Counter_0/Q0 was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/Program_Counter_0/Q1 was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/Program_Counter_0/Q2 was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/Program_ROM_0/MemSel was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/Program_ROM_0/InstructionBus was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/Program_ROM_0/instruction_rom was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/Register_bank_0/RegisterEnable was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/Register_bank_0/Clk was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/Register_bank_0/reset was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/Register_bank_0/Q0 was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/Register_bank_0/Q1 was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/Register_bank_0/Q2 was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/Register_bank_0/Q3 was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/Register_bank_0/Q4 was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/Register_bank_0/Q5 was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/Register_bank_0/Q6 was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/Register_bank_0/Q7 was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/Register_bank_0/D was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/Register_bank_0/en was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/Register_bank_0/y was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/LUT_16_7_0/address was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/LUT_16_7_0/data was not found in the design.
WARNING: Simulation object /TB_PROCESSOR/UUT/LUT_16_7_0/sevenSegment_ROM was not found in the design.
source PC_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PC_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 874.176 ; gain = 11.191
set_property is_enabled false [get_files  {{C:/Users/Visitha/Videos/project 2/TB_PROCESSOR_behav.wcfg}}]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Visitha/Videos/project 2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PC_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Visitha/Videos/project 2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj PC_sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Visitha/Videos/project 2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_Files/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 247fd843523148848c5c27056e1302eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PC_sim_behav xil_defaultlib.PC_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Visitha/Videos/project 2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PC_sim_behav -key {Behavioral:sim_1:Functional:PC_sim} -tclbatch {PC_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source PC_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PC_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top TB_MUX_to_1 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Visitha/Videos/project 2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_MUX_to_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Visitha/Videos/project 2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_MUX_to_1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Visitha/Videos/project 2/project_2.srcs/sources_1/imports/new/Decoder_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Visitha/Videos/project 2/project_2.srcs/sources_1/imports/new/Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Visitha/Videos/project 2/project_2.srcs/sources_1/new/MUX_8_to_1_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_8_to_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Visitha/Videos/project 2/project_2.srcs/sim_1/new/Sim_MUX_8_to_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_MUX_to_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Visitha/Videos/project 2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_Files/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 247fd843523148848c5c27056e1302eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_MUX_to_1_behav xil_defaultlib.TB_MUX_to_1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_mux_to_1
Built simulation snapshot TB_MUX_to_1_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Visitha/Videos/project -notrace
couldn't read file "C:/Users/Visitha/Videos/project": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 14 16:01:26 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Visitha/Videos/project 2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_MUX_to_1_behav -key {Behavioral:sim_1:Functional:TB_MUX_to_1} -tclbatch {TB_MUX_to_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_MUX_to_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_MUX_to_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 897.531 ; gain = 5.156
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Visitha/Videos/project 2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_MUX_to_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Visitha/Videos/project 2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_MUX_to_1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Visitha/Videos/project 2/project_2.srcs/sim_1/new/Sim_MUX_8_to_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_MUX_to_1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Visitha/Videos/project 2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_Files/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 247fd843523148848c5c27056e1302eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_MUX_to_1_behav xil_defaultlib.TB_MUX_to_1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_mux_to_1
Built simulation snapshot TB_MUX_to_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Visitha/Videos/project 2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_MUX_to_1_behav -key {Behavioral:sim_1:Functional:TB_MUX_to_1} -tclbatch {TB_MUX_to_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_MUX_to_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_MUX_to_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 899.004 ; gain = 0.000
set_property top TB_MUX_2_to_1_3bit [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Visitha/Videos/project 2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_MUX_2_to_1_3bit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Visitha/Videos/project 2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_MUX_2_to_1_3bit_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Visitha/Videos/project 2/project_2.srcs/sources_1/new/MUX_2_to_1_3_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2_to_1_3bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Visitha/Videos/project 2/project_2.srcs/sim_1/new/Sim_MUX_2_to_1_3_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_MUX_2_to_1_3bit
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Visitha/Videos/project 2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_Files/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 247fd843523148848c5c27056e1302eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_MUX_2_to_1_3bit_behav xil_defaultlib.TB_MUX_2_to_1_3bit -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_to_1_3bit [mux_2_to_1_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_mux_2_to_1_3bit
Built simulation snapshot TB_MUX_2_to_1_3bit_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Visitha/Videos/project -notrace
couldn't read file "C:/Users/Visitha/Videos/project": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 14 16:26:23 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Visitha/Videos/project 2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_MUX_2_to_1_3bit_behav -key {Behavioral:sim_1:Functional:TB_MUX_2_to_1_3bit} -tclbatch {TB_MUX_2_to_1_3bit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_MUX_2_to_1_3bit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_MUX_2_to_1_3bit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 908.617 ; gain = 9.613
set_property top TB_MUX_2_to_1_4bit [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Visitha/Videos/project 2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_MUX_2_to_1_4bit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Visitha/Videos/project 2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_MUX_2_to_1_4bit_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Visitha/Videos/project 2/project_2.srcs/sources_1/new/MUX_2_to_1_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2_to_1_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Visitha/Videos/project 2/project_2.srcs/sim_1/new/Sim_MUX_2_to_1_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_MUX_2_to_1_4bit
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Visitha/Videos/project 2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_Files/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 247fd843523148848c5c27056e1302eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_MUX_2_to_1_4bit_behav xil_defaultlib.TB_MUX_2_to_1_4bit -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_to_1_4bit [mux_2_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_mux_2_to_1_4bit
Built simulation snapshot TB_MUX_2_to_1_4bit_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Visitha/Videos/project -notrace
couldn't read file "C:/Users/Visitha/Videos/project": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 14 16:33:12 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Visitha/Videos/project 2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_MUX_2_to_1_4bit_behav -key {Behavioral:sim_1:Functional:TB_MUX_2_to_1_4bit} -tclbatch {TB_MUX_2_to_1_4bit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_MUX_2_to_1_4bit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_MUX_2_to_1_4bit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 921.992 ; gain = 5.516
set_property top TB_Instruction_decoder [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top register_bank_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Visitha/Videos/project 2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_bank_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Visitha/Videos/project 2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_bank_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Visitha/Videos/project 2/project_2.srcs/sources_1/imports/new/Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Visitha/Videos/project 2/project_2.srcs/sources_1/new/Register_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_bank
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Visitha/Videos/project 2/project_2.srcs/sim_1/new/Sim_Reg_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_bank_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Visitha/Videos/project 2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_Files/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 247fd843523148848c5c27056e1302eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_bank_sim_behav xil_defaultlib.register_bank_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.register_bank_sim
Built simulation snapshot register_bank_sim_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Visitha/Videos/project -notrace
couldn't read file "C:/Users/Visitha/Videos/project": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 14 18:58:19 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Visitha/Videos/project 2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_bank_sim_behav -key {Behavioral:sim_1:Functional:register_bank_sim} -tclbatch {register_bank_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source register_bank_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_bank_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 941.094 ; gain = 7.391
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Visitha/Videos/project 2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_bank_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Visitha/Videos/project 2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_bank_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Visitha/Videos/project 2/project_2.srcs/sim_1/new/Sim_Reg_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_bank_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Visitha/Videos/project 2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_Files/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 247fd843523148848c5c27056e1302eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_bank_sim_behav xil_defaultlib.register_bank_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.register_bank_sim
Built simulation snapshot register_bank_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Visitha/Videos/project 2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_bank_sim_behav -key {Behavioral:sim_1:Functional:register_bank_sim} -tclbatch {register_bank_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source register_bank_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_bank_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 942.230 ; gain = 0.301
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Visitha/Videos/project 2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_bank_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Visitha/Videos/project 2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_bank_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Visitha/Videos/project 2/project_2.srcs/sim_1/new/Sim_Reg_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_bank_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Visitha/Videos/project 2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_Files/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 247fd843523148848c5c27056e1302eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_bank_sim_behav xil_defaultlib.register_bank_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.register_bank_sim
Built simulation snapshot register_bank_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Visitha/Videos/project 2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_bank_sim_behav -key {Behavioral:sim_1:Functional:register_bank_sim} -tclbatch {register_bank_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source register_bank_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_bank_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top TB_PROCESSOR [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_6
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_5
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_4
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 14 19:46:52 2023...
