

================================================================
== Vitis HLS Report for 'compute_Pipeline_27'
================================================================
* Date:           Sun Feb  5 17:02:34 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  6.179 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        5|        5|  0.300 us|  0.300 us|    5|    5|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        3|        3|         4|          1|          1|     1|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     1|        -|       -|    -|
|Expression           |        -|     -|        0|    3432|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      45|    -|
|Register             |        -|     -|      561|      96|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     1|      561|    3573|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +--------------------------------+--------------------------+-----------+
    |            Instance            |          Module          | Expression|
    +--------------------------------+--------------------------+-----------+
    |mul_mul_17ns_18ns_35_4_1_U3774  |mul_mul_17ns_18ns_35_4_1  |    i0 * i1|
    +--------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+------+------------+------------+
    |     Variable Name    | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+------+------------+------------+
    |empty_1778_fu_139_p2  |         +|   0|  0|    64|          64|          64|
    |empty_1781_fu_234_p2  |         +|   0|  0|    71|          64|          64|
    |empty_1782_fu_254_p2  |         +|   0|  0|    56|          56|          56|
    |empty_fu_127_p2       |         +|   0|  0|    71|          64|          64|
    |tmp151_fu_133_p2      |         +|   0|  0|    64|          64|          17|
    |tmp152_fu_239_p2      |         +|   0|  0|    56|          56|          56|
    |tmp153_fu_244_p2      |         +|   0|  0|    31|          24|          17|
    |empty_1780_fu_224_p2  |         -|   0|  0|    31|          24|          24|
    |ap_condition_292      |       and|   0|  0|     2|           1|           1|
    |ap_condition_296      |       and|   0|  0|     2|           1|           1|
    |empty_1776_fu_170_p2  |      lshr|   0|  0|   950|         256|         256|
    |empty_1783_fu_260_p2  |       shl|   0|  0|   165|           8|          56|
    |pnp_iter_d0           |       shl|   0|  0|  1865|         448|         448|
    |ap_enable_pp0         |       xor|   0|  0|     2|           1|           2|
    |empty_1785_fu_153_p2  |       xor|   0|  0|     2|           1|           2|
    +----------------------+----------+----+---+------+------------+------------+
    |Total                 |          |   0|  0|  3432|        1132|        1128|
    +----------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg         |   9|          2|    1|          2|
    |ap_phi_mux_loop_index_i692_phi_fu_95_p4  |   9|          2|    1|          2|
    |loop_index_i692_reg_92                   |   9|          2|    1|          2|
    |pnp_iter_we0                             |   9|          2|   56|        112|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  45|         10|   60|        120|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |    1|   0|    1|          0|
    |empty_1778_reg_313                |   64|   0|   64|          0|
    |empty_1785_reg_323                |    1|   0|    1|          0|
    |empty_reg_308                     |   64|   0|   64|          0|
    |loop_index_i692_reg_92            |    1|   0|    1|          0|
    |p_cast762_cast_reg_293            |    5|   0|   56|         51|
    |tmp_reg_303                       |    1|   0|    4|          3|
    |zext_ln22_cast_reg_298            |  225|   0|  256|         31|
    |empty_1778_reg_313                |   64|  32|   64|          0|
    |empty_reg_308                     |   64|  32|   64|          0|
    |tmp_reg_303                       |   64|  32|    4|          3|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  561|  96|  586|         88|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------+-----+-----+------------+---------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  compute_Pipeline_27|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  compute_Pipeline_27|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  compute_Pipeline_27|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  compute_Pipeline_27|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  compute_Pipeline_27|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  compute_Pipeline_27|  return value|
|p_cast761          |   in|    5|     ap_none|            p_cast761|        scalar|
|zext_ln22          |   in|  225|     ap_none|            zext_ln22|        scalar|
|p_cast762          |   in|    5|     ap_none|            p_cast762|        scalar|
|pnp_iter_address0  |  out|   13|   ap_memory|             pnp_iter|         array|
|pnp_iter_ce0       |  out|    1|   ap_memory|             pnp_iter|         array|
|pnp_iter_we0       |  out|   56|   ap_memory|             pnp_iter|         array|
|pnp_iter_d0        |  out|  448|   ap_memory|             pnp_iter|         array|
+-------------------+-----+-----+------------+---------------------+--------------+

