// Seed: 2686626688
module module_0 (
    input wor id_0,
    output tri1 id_1,
    output supply0 id_2,
    output supply0 id_3,
    input wor id_4,
    input tri1 id_5,
    output wor id_6,
    input supply1 id_7,
    output tri0 id_8,
    input wor void id_9,
    input uwire id_10,
    output supply0 id_11,
    input uwire id_12,
    output wor id_13,
    output tri1 id_14,
    output uwire id_15,
    input tri0 id_16,
    input wand id_17,
    input wor id_18,
    input tri1 id_19,
    input tri1 id_20,
    input tri id_21,
    input wor id_22,
    input tri id_23,
    input supply1 id_24,
    inout wor id_25,
    input uwire id_26,
    input supply1 id_27,
    input wor id_28,
    output tri1 id_29,
    input uwire id_30,
    input tri id_31,
    input supply1 id_32
);
  assign id_2 = 1 - "";
endmodule
module module_1 (
    input uwire id_0,
    inout supply0 id_1,
    output uwire id_2,
    input supply1 id_3,
    output supply1 id_4,
    output supply1 id_5,
    input tri1 id_6,
    input tri id_7
);
  module_0(
      id_7,
      id_5,
      id_5,
      id_1,
      id_6,
      id_6,
      id_5,
      id_6,
      id_4,
      id_3,
      id_0,
      id_5,
      id_6,
      id_1,
      id_2,
      id_2,
      id_0,
      id_7,
      id_3,
      id_6,
      id_0,
      id_3,
      id_1,
      id_7,
      id_7,
      id_1,
      id_3,
      id_1,
      id_0,
      id_4,
      id_3,
      id_6,
      id_3
  );
endmodule
