// Seed: 3842729660
module module_0 (
    input tri1 id_0,
    output tri id_1,
    input uwire id_2,
    output wand id_3,
    output supply1 id_4,
    input tri0 id_5,
    input tri1 id_6,
    input wor id_7,
    input wand id_8,
    input uwire id_9,
    output wand id_10,
    output tri1 id_11,
    output tri0 id_12,
    input supply1 id_13,
    input tri id_14
    , id_18,
    input uwire id_15,
    output tri0 id_16
);
  wire id_19;
  assign id_1 = id_9;
endmodule
module module_1 (
    input  wor  id_0,
    output tri  id_1,
    output tri0 id_2
);
  initial assume (id_0);
  module_0(
      id_0,
      id_1,
      id_0,
      id_1,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_2,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1
  );
endmodule
