assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7)) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7)) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 0)) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7)) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 7)) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 7)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255)) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255)) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_tx_addr_rd) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_tx_addr_init) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_tx_addr_init) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr_dl1) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr_dl2) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr_dl1) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7)) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7)) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4)) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4)) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7)) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7)) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168)) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168)) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255)) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255)) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185)) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185)) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255)) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255)) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 189) && (MAC_tx_addr_add_::din <= 255)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 189) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 189) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255)) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 189) && (MAC_tx_addr_add_::din <= 255)) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 188)) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 188)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 188)) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 188)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 6)) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 6)) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 6)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 6)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::wr_en) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::wr_en) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4)) |-> (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4)) |-> (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4)) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4)) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1)) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1)) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 65)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 65)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 65)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 65)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119)) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119)) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 66) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 66) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 66) && (MAC_tx_addr_add_::din <= 126)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 66) && (MAC_tx_addr_add_::din <= 126)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4)) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4)) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7)) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7)) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7)) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7)) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 126) && (MAC_tx_addr_add_::din <= 168)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 126) && (MAC_tx_addr_add_::din <= 168)) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 126) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 126) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168)) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 210) && (MAC_tx_addr_add_::din <= 255)) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 210) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255)) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 210) && (MAC_tx_addr_add_::din <= 255)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 210) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 211) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255)) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 211) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 211) && (MAC_tx_addr_add_::din <= 255)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 211) && (MAC_tx_addr_add_::din <= 255)) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 41) && (MAC_tx_addr_add_::din <= 84)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 41) && (MAC_tx_addr_add_::din <= 84)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 41) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 41) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 47)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 47)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 47)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 47)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 166)) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 166)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 166)) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 166)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 215) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255)) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 215) && (MAC_tx_addr_add_::din <= 255)) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 215) && (MAC_tx_addr_add_::din <= 255)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 215) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 125)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 125)) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 125)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 125)) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 48) && (MAC_tx_addr_add_::MAC_add_prom_data <= 89)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 48) && (MAC_tx_addr_add_::din <= 89)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 48) && (MAC_tx_addr_add_::MAC_add_prom_data <= 89)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 48) && (MAC_tx_addr_add_::din <= 89)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 167) && (MAC_tx_addr_add_::MAC_add_prom_data <= 210)) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 167) && (MAC_tx_addr_add_::din <= 210)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 167) && (MAC_tx_addr_add_::din <= 210)) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 167) && (MAC_tx_addr_add_::MAC_add_prom_data <= 210)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 209)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 209)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 209)) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 209)) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5)) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 136) && (MAC_tx_addr_add_::din <= 168)) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 136) && (MAC_tx_addr_add_::din <= 168)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 136) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 136) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168)) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5)) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 90) && (MAC_tx_addr_add_::din <= 126)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 90) && (MAC_tx_addr_add_::din <= 126)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 90) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 90) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 151)) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 151)) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 151)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 151)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 221) && (MAC_tx_addr_add_::din <= 255)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 221) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 221) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255)) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 221) && (MAC_tx_addr_add_::din <= 255)) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 31) && (MAC_tx_addr_add_::MAC_add_prom_data <= 64)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 31) && (MAC_tx_addr_add_::din <= 64)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 31) && (MAC_tx_addr_add_::MAC_add_prom_data <= 64)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 31) && (MAC_tx_addr_add_::din <= 64)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 40)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 40)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 40)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 40)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 0)) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 0)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 0)) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 0)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 0)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 0)) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 0)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 0)) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 90)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 90)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 90)) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 90)) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 152) && (MAC_tx_addr_add_::din <= 185)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 152) && (MAC_tx_addr_add_::din <= 185)) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 152) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 152) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185)) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 223) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 223) && (MAC_tx_addr_add_::din <= 255)) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 223) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255)) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 223) && (MAC_tx_addr_add_::din <= 255)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 4)) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4)) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 4)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 4)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4)) |-> (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 4)) |-> (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 4)) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 4)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4)) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 178) && (MAC_tx_addr_add_::MAC_add_prom_data <= 214)) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 178) && (MAC_tx_addr_add_::din <= 214)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 178) && (MAC_tx_addr_add_::MAC_add_prom_data <= 214)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 178) && (MAC_tx_addr_add_::din <= 214)) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 220)) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 220)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 220)) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 220)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 65) && (MAC_tx_addr_add_::din <= 95)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 65) && (MAC_tx_addr_add_::MAC_add_prom_data <= 95)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 65) && (MAC_tx_addr_add_::MAC_add_prom_data <= 95)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 65) && (MAC_tx_addr_add_::din <= 95)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 2)) |-> (MAC_tx_addr_add_::add_wr == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 2)) |-> (MAC_tx_addr_add_::add_wr == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 2)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 2)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 2)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 2)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 2)) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 2)) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 6)) |-> (MAC_tx_addr_add_::add_wr == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_wr == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 6)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 6)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 6)) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 55) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 55) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 55) && (MAC_tx_addr_add_::din <= 84)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 55) && (MAC_tx_addr_add_::din <= 84)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 6)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 6)) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 3)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 3)) |-> (MAC_tx_addr_add_::add_wr == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 3)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 3)) |-> (MAC_tx_addr_add_::add_wr == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 3)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 3)) |-> (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 3)) |-> (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 3)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 3)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 3)) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 3)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 3)) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 149) && (MAC_tx_addr_add_::din <= 177)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 174) && (MAC_tx_addr_add_::MAC_add_prom_data <= 204)) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 149) && (MAC_tx_addr_add_::MAC_add_prom_data <= 177)) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 149) && (MAC_tx_addr_add_::MAC_add_prom_data <= 177)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 174) && (MAC_tx_addr_add_::MAC_add_prom_data <= 204)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 174) && (MAC_tx_addr_add_::din <= 204)) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 149) && (MAC_tx_addr_add_::din <= 177)) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 174) && (MAC_tx_addr_add_::din <= 204)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 29) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 29) && (MAC_tx_addr_add_::din <= 59)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 29) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 29) && (MAC_tx_addr_add_::din <= 59)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 96) && (MAC_tx_addr_add_::din <= 126)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 96) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 96) && (MAC_tx_addr_add_::din <= 126)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 96) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5)) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 107) && (MAC_tx_addr_add_::din <= 135)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 107) && (MAC_tx_addr_add_::MAC_add_prom_data <= 135)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 107) && (MAC_tx_addr_add_::MAC_add_prom_data <= 135)) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 107) && (MAC_tx_addr_add_::din <= 135)) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 147) && (MAC_tx_addr_add_::din <= 173)) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 147) && (MAC_tx_addr_add_::MAC_add_prom_data <= 173)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 147) && (MAC_tx_addr_add_::MAC_add_prom_data <= 173)) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 147) && (MAC_tx_addr_add_::din <= 173)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 143) && (MAC_tx_addr_add_::din <= 168)) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 143) && (MAC_tx_addr_add_::din <= 168)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 143) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168)) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 143) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 1)) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 1)) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 1)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 1)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 1)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 1)) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 1)) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 1)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd >= 2) && (MAC_tx_addr_add_::add_rd <= 4)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 7)) |-> (MAC_tx_addr_add_::add_wr == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 7)) |-> (MAC_tx_addr_add_::add_wr == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 7)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 7)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 7)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 7)) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 7)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 7)) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 7)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 7)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 7)) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 7)) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 91) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 91) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119)) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 91) && (MAC_tx_addr_add_::din <= 119)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 91) && (MAC_tx_addr_add_::din <= 119)) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd >= 2) && (MAC_tx_addr_add_::add_rd <= 3)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 27) && (MAC_tx_addr_add_::MAC_add_prom_data <= 54)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 27) && (MAC_tx_addr_add_::din <= 54)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 27) && (MAC_tx_addr_add_::din <= 54)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 27) && (MAC_tx_addr_add_::MAC_add_prom_data <= 54)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 4)) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 4)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4)) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 36) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 36) && (MAC_tx_addr_add_::din <= 59)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 36) && (MAC_tx_addr_add_::din <= 59)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 36) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 195) && (MAC_tx_addr_add_::din <= 222)) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 195) && (MAC_tx_addr_add_::MAC_add_prom_data <= 222)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 195) && (MAC_tx_addr_add_::MAC_add_prom_data <= 222)) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 195) && (MAC_tx_addr_add_::din <= 222)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 78) && (MAC_tx_addr_add_::din <= 101)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 78) && (MAC_tx_addr_add_::MAC_add_prom_data <= 101)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 78) && (MAC_tx_addr_add_::MAC_add_prom_data <= 101)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 78) && (MAC_tx_addr_add_::din <= 101)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 30)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 30)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 30)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 30)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 142)) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 142)) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 142)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 142)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 231) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 231) && (MAC_tx_addr_add_::din <= 255)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 231) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255)) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 231) && (MAC_tx_addr_add_::din <= 255)) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 194)) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 194)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 194)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 194)) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 28) && (MAC_tx_addr_add_::MAC_add_prom_data <= 52)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 28) && (MAC_tx_addr_add_::din <= 52)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 28) && (MAC_tx_addr_add_::din <= 52)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 28) && (MAC_tx_addr_add_::MAC_add_prom_data <= 52)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 28)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 28)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 28)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 28)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 205) && (MAC_tx_addr_add_::MAC_add_prom_data <= 230)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 205) && (MAC_tx_addr_add_::MAC_add_prom_data <= 230)) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 205) && (MAC_tx_addr_add_::din <= 230)) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 205) && (MAC_tx_addr_add_::din <= 230)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 102) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 102) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 102) && (MAC_tx_addr_add_::din <= 126)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 102) && (MAC_tx_addr_add_::din <= 126)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 141)) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 141)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 141)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 141)) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 231) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255)) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 231) && (MAC_tx_addr_add_::din <= 255)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 231) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 231) && (MAC_tx_addr_add_::din <= 255)) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 53) && (MAC_tx_addr_add_::MAC_add_prom_data <= 77)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 53) && (MAC_tx_addr_add_::din <= 77)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 53) && (MAC_tx_addr_add_::MAC_add_prom_data <= 77)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 53) && (MAC_tx_addr_add_::din <= 77)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 207) && (MAC_tx_addr_add_::MAC_add_prom_data <= 230)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 207) && (MAC_tx_addr_add_::din <= 230)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 207) && (MAC_tx_addr_add_::din <= 230)) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 207) && (MAC_tx_addr_add_::MAC_add_prom_data <= 230)) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 27) && (MAC_tx_addr_add_::MAC_add_prom_data <= 49)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 27) && (MAC_tx_addr_add_::din <= 49)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 27) && (MAC_tx_addr_add_::din <= 49)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 27) && (MAC_tx_addr_add_::MAC_add_prom_data <= 49)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 232) && (MAC_tx_addr_add_::din <= 255)) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 232) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255)) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 232) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 232) && (MAC_tx_addr_add_::din <= 255)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 209) && (MAC_tx_addr_add_::MAC_add_prom_data <= 231)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 209) && (MAC_tx_addr_add_::MAC_add_prom_data <= 231)) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 209) && (MAC_tx_addr_add_::din <= 231)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 209) && (MAC_tx_addr_add_::din <= 231)) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 27)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 27)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 27)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 27)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 142) && (MAC_tx_addr_add_::din <= 162)) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 142) && (MAC_tx_addr_add_::din <= 162)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 142) && (MAC_tx_addr_add_::MAC_add_prom_data <= 162)) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 142) && (MAC_tx_addr_add_::MAC_add_prom_data <= 162)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 148)) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 148)) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 148)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 148)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 77) && (MAC_tx_addr_add_::MAC_add_prom_data <= 97)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 77) && (MAC_tx_addr_add_::din <= 97)) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 77) && (MAC_tx_addr_add_::din <= 97)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 77) && (MAC_tx_addr_add_::MAC_add_prom_data <= 97)) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 106)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 106)) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 106)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 106)) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 2)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 2)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 2)) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 2)) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 163) && (MAC_tx_addr_add_::din <= 185)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 163) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 163) && (MAC_tx_addr_add_::din <= 185)) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 163) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185)) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 25)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 25)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 25)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 25)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 6)) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 6)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 3)) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 3)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 3)) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 3)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 98) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119)) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 98) && (MAC_tx_addr_add_::din <= 119)) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 98) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 98) && (MAC_tx_addr_add_::din <= 119)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 32) && (MAC_tx_addr_add_::MAC_add_prom_data <= 50)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 32) && (MAC_tx_addr_add_::din <= 50)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 32) && (MAC_tx_addr_add_::din <= 50)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 32) && (MAC_tx_addr_add_::MAC_add_prom_data <= 50)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 2)) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 2)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 2)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 146)) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 146)) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 146)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 146)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 206)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 206)) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 206)) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 206)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 84) && (MAC_tx_addr_add_::MAC_add_prom_data <= 100)) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 84) && (MAC_tx_addr_add_::din <= 100)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 84) && (MAC_tx_addr_add_::din <= 100)) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 84) && (MAC_tx_addr_add_::MAC_add_prom_data <= 100)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 223) && (MAC_tx_addr_add_::din <= 239)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 223) && (MAC_tx_addr_add_::MAC_add_prom_data <= 239)) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 223) && (MAC_tx_addr_add_::MAC_add_prom_data <= 239)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 223) && (MAC_tx_addr_add_::din <= 239)) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 50) && (MAC_tx_addr_add_::MAC_add_prom_data <= 68)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 50) && (MAC_tx_addr_add_::din <= 68)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 50) && (MAC_tx_addr_add_::din <= 68)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 50) && (MAC_tx_addr_add_::MAC_add_prom_data <= 68)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 7)) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 7)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 7)) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 7)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 204)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 204)) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 204)) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 204)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 136)) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 136)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 136)) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 136)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 188) && (MAC_tx_addr_add_::din <= 208)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 188) && (MAC_tx_addr_add_::MAC_add_prom_data <= 208)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 188) && (MAC_tx_addr_add_::MAC_add_prom_data <= 208)) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 188) && (MAC_tx_addr_add_::din <= 208)) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 137) && (MAC_tx_addr_add_::MAC_add_prom_data <= 152)) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 137) && (MAC_tx_addr_add_::din <= 152)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 137) && (MAC_tx_addr_add_::din <= 152)) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 137) && (MAC_tx_addr_add_::MAC_add_prom_data <= 152)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 51) && (MAC_tx_addr_add_::MAC_add_prom_data <= 68)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 51) && (MAC_tx_addr_add_::din <= 68)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 51) && (MAC_tx_addr_add_::din <= 68)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 51) && (MAC_tx_addr_add_::MAC_add_prom_data <= 68)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 101)) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 101)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 101)) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 101)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 187)) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 187)) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 187)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 187)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 101) && (MAC_tx_addr_add_::din <= 119)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 101) && (MAC_tx_addr_add_::din <= 119)) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 101) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 101) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119)) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 225) && (MAC_tx_addr_add_::MAC_add_prom_data <= 240)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 225) && (MAC_tx_addr_add_::din <= 240)) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 225) && (MAC_tx_addr_add_::MAC_add_prom_data <= 240)) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 225) && (MAC_tx_addr_add_::din <= 240)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 168) && (MAC_tx_addr_add_::din <= 185)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 168) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185)) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 168) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 168) && (MAC_tx_addr_add_::din <= 185)) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 102) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 102) && (MAC_tx_addr_add_::din <= 119)) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 102) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119)) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 102) && (MAC_tx_addr_add_::din <= 119)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 76)) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 76)) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 76)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 76)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 44) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 44) && (MAC_tx_addr_add_::din <= 59)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 44) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 44) && (MAC_tx_addr_add_::din <= 59)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 157) && (MAC_tx_addr_add_::MAC_add_prom_data <= 171)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 157) && (MAC_tx_addr_add_::MAC_add_prom_data <= 171)) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 157) && (MAC_tx_addr_add_::din <= 171)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 157) && (MAC_tx_addr_add_::din <= 171)) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 143) && (MAC_tx_addr_add_::MAC_add_prom_data <= 156)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 143) && (MAC_tx_addr_add_::din <= 156)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 143) && (MAC_tx_addr_add_::MAC_add_prom_data <= 156)) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 143) && (MAC_tx_addr_add_::din <= 156)) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 205) && (MAC_tx_addr_add_::MAC_add_prom_data <= 222)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 205) && (MAC_tx_addr_add_::din <= 222)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 205) && (MAC_tx_addr_add_::din <= 222)) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 205) && (MAC_tx_addr_add_::MAC_add_prom_data <= 222)) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 16)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 16)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 16)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 16)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 83) && (MAC_tx_addr_add_::MAC_add_prom_data <= 96)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 83) && (MAC_tx_addr_add_::din <= 96)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 83) && (MAC_tx_addr_add_::MAC_add_prom_data <= 96)) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 83) && (MAC_tx_addr_add_::din <= 96)) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 153) && (MAC_tx_addr_add_::MAC_add_prom_data <= 167)) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 153) && (MAC_tx_addr_add_::din <= 167)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 153) && (MAC_tx_addr_add_::din <= 167)) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 153) && (MAC_tx_addr_add_::MAC_add_prom_data <= 167)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 240) && (MAC_tx_addr_add_::din <= 255)) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 240) && (MAC_tx_addr_add_::din <= 255)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 240) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 240) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255)) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 69) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 69) && (MAC_tx_addr_add_::din <= 84)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 69) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 69) && (MAC_tx_addr_add_::din <= 84)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 211) && (MAC_tx_addr_add_::MAC_add_prom_data <= 224)) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 241) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255)) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 211) && (MAC_tx_addr_add_::din <= 224)) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 241) && (MAC_tx_addr_add_::din <= 255)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 211) && (MAC_tx_addr_add_::din <= 224)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 241) && (MAC_tx_addr_add_::din <= 255)) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 211) && (MAC_tx_addr_add_::MAC_add_prom_data <= 224)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 241) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 15)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 15)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 15)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 15)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 29) && (MAC_tx_addr_add_::MAC_add_prom_data <= 43)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 29) && (MAC_tx_addr_add_::MAC_add_prom_data <= 43)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 29) && (MAC_tx_addr_add_::din <= 43)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 29) && (MAC_tx_addr_add_::din <= 43)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 17) && (MAC_tx_addr_add_::MAC_add_prom_data <= 35)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 17) && (MAC_tx_addr_add_::din <= 35)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 17) && (MAC_tx_addr_add_::MAC_add_prom_data <= 35)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 17) && (MAC_tx_addr_add_::din <= 35)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 196) && (MAC_tx_addr_add_::MAC_add_prom_data <= 210)) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 196) && (MAC_tx_addr_add_::din <= 210)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 196) && (MAC_tx_addr_add_::MAC_add_prom_data <= 210)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 196) && (MAC_tx_addr_add_::din <= 210)) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 13)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 13)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 13)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 13)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 72) && (MAC_tx_addr_add_::MAC_add_prom_data <= 83)) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 72) && (MAC_tx_addr_add_::din <= 83)) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 72) && (MAC_tx_addr_add_::din <= 83)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 72) && (MAC_tx_addr_add_::MAC_add_prom_data <= 83)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 172) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 172) && (MAC_tx_addr_add_::din <= 185)) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 172) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185)) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 130)) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 130)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 130)) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 172) && (MAC_tx_addr_add_::din <= 185)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 130)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 97) && (MAC_tx_addr_add_::din <= 108)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 97) && (MAC_tx_addr_add_::MAC_add_prom_data <= 108)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 97) && (MAC_tx_addr_add_::MAC_add_prom_data <= 108)) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 97) && (MAC_tx_addr_add_::din <= 108)) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 131) && (MAC_tx_addr_add_::din <= 142)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 131) && (MAC_tx_addr_add_::MAC_add_prom_data <= 142)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 131) && (MAC_tx_addr_add_::din <= 142)) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 131) && (MAC_tx_addr_add_::MAC_add_prom_data <= 142)) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 13) && (MAC_tx_addr_add_::din <= 27)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 13) && (MAC_tx_addr_add_::din <= 27)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 13) && (MAC_tx_addr_add_::MAC_add_prom_data <= 27)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 13) && (MAC_tx_addr_add_::MAC_add_prom_data <= 27)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 70)) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 70)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 72) && (MAC_tx_addr_add_::din <= 82)) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 72) && (MAC_tx_addr_add_::din <= 82)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 70)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 70)) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 72) && (MAC_tx_addr_add_::MAC_add_prom_data <= 82)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 72) && (MAC_tx_addr_add_::MAC_add_prom_data <= 82)) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 12)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 12)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 12)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 12)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 16) && (MAC_tx_addr_add_::MAC_add_prom_data <= 31)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 16) && (MAC_tx_addr_add_::din <= 31)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 16) && (MAC_tx_addr_add_::din <= 31)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 16) && (MAC_tx_addr_add_::MAC_add_prom_data <= 31)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 14) && (MAC_tx_addr_add_::MAC_add_prom_data <= 28)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 41) && (MAC_tx_addr_add_::MAC_add_prom_data <= 49)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 41) && (MAC_tx_addr_add_::MAC_add_prom_data <= 49)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 41) && (MAC_tx_addr_add_::din <= 49)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 14) && (MAC_tx_addr_add_::MAC_add_prom_data <= 28)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 28) && (MAC_tx_addr_add_::din <= 40)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 28) && (MAC_tx_addr_add_::din <= 40)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 14) && (MAC_tx_addr_add_::din <= 28)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 41) && (MAC_tx_addr_add_::din <= 49)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 14) && (MAC_tx_addr_add_::din <= 28)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 28) && (MAC_tx_addr_add_::MAC_add_prom_data <= 40)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 28) && (MAC_tx_addr_add_::MAC_add_prom_data <= 40)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 109) && (MAC_tx_addr_add_::din <= 119)) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 109) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 109) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119)) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 109) && (MAC_tx_addr_add_::din <= 119)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 195)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 195)) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 195)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 195)) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4)) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 50) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 50) && (MAC_tx_addr_add_::din <= 59)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 50) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 50) && (MAC_tx_addr_add_::din <= 59)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3)) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3)) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4)) |-> (MAC_tx_addr_add_::add_rd == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4)) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::wr_en ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 MAC_tx_addr_add_::MAC_add_prom_wr) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 16) && (MAC_tx_addr_add_::add_rd >= 2) && (MAC_tx_addr_add_::add_rd <= 3) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 16) && MAC_tx_addr_add_::MAC_tx_addr_rd ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl1) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 25) && (MAC_tx_addr_add_::din <= 48) ##3 true) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 MAC_tx_addr_add_::wr_en) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 25) && (MAC_tx_addr_add_::MAC_add_prom_data <= 48) ##3 true) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 50) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 50) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 12) && (MAC_tx_addr_add_::din <= 25)) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 12) && (MAC_tx_addr_add_::MAC_add_prom_data <= 25)) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 60) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 60) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 MAC_tx_addr_add_::wr_en) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 25) && (MAC_tx_addr_add_::din <= 48) ##3 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 25) && (MAC_tx_addr_add_::MAC_add_prom_data <= 48) ##3 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl2 && !MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::din == 0)) |-> MAC_tx_addr_add_::Reset);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl1 && (MAC_tx_addr_add_::din == 0)) |-> MAC_tx_addr_add_::Reset);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_init && (MAC_tx_addr_add_::din == 0)) |-> MAC_tx_addr_add_::Reset);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset) |-> MAC_tx_addr_add_::Reset);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr && (MAC_tx_addr_add_::din == 0)) |-> MAC_tx_addr_add_::Reset);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 173) ##4 (MAC_tx_addr_add_::add_wr == 7)) |-> (MAC_tx_addr_add_::add_rd == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 173) ##4 (MAC_tx_addr_add_::MAC_add_prom_data == 45)) |-> (MAC_tx_addr_add_::add_rd == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 173) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 7) ##2 true) |-> (MAC_tx_addr_add_::add_rd == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 173) ##4 (MAC_tx_addr_add_::MAC_add_prom_add == 7)) |-> (MAC_tx_addr_add_::add_rd == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 173) ##4 MAC_tx_addr_add_::wr_en) |-> (MAC_tx_addr_add_::add_rd == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 173) ##2 (MAC_tx_addr_add_::add_rd == 3) ##2 true) |-> (MAC_tx_addr_add_::add_rd == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 173) ##3 (MAC_tx_addr_add_::add_wr == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 173) ##2 (MAC_tx_addr_add_::add_wr == 7) ##2 true) |-> (MAC_tx_addr_add_::add_rd == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 173) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 40) ##2 true) |-> (MAC_tx_addr_add_::add_rd == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 173) ##4 (MAC_tx_addr_add_::din == 45)) |-> (MAC_tx_addr_add_::add_rd == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 173) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 7) ##3 true) |-> (MAC_tx_addr_add_::add_rd == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 173) && MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##4 true) |-> (MAC_tx_addr_add_::add_rd == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 173) ##3 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_init && (MAC_tx_addr_add_::MAC_add_prom_data == 173) ##4 true) |-> (MAC_tx_addr_add_::add_rd == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 173) && (MAC_tx_addr_add_::add_rd == 1) ##4 true) |-> (MAC_tx_addr_add_::add_rd == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 173) ##3 (MAC_tx_addr_add_::add_rd == 3) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 173) ##1 (MAC_tx_addr_add_::din == 194) ##3 true) |-> (MAC_tx_addr_add_::add_rd == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 173) ##3 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::add_rd == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din == 146) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 173) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 244) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 173) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##3 true) |-> (MAC_tx_addr_add_::add_rd == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 173) ##1 MAC_tx_addr_add_::wr_en ##3 true) |-> (MAC_tx_addr_add_::add_rd == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 173) ##3 (MAC_tx_addr_add_::din == 244) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 173) ##4 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1) |-> (MAC_tx_addr_add_::add_rd == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 173) && MAC_tx_addr_add_::MAC_add_prom_wr ##4 true) |-> (MAC_tx_addr_add_::add_rd == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 173) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr ##3 true) |-> (MAC_tx_addr_add_::add_rd == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 173) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 true) |-> (MAC_tx_addr_add_::add_rd == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 146) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 173) && (MAC_tx_addr_add_::add_wr == 2) ##4 true) |-> (MAC_tx_addr_add_::add_rd == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 2) && (MAC_tx_addr_add_::MAC_add_prom_data == 173) ##4 true) |-> (MAC_tx_addr_add_::add_rd == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 173) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##2 true) |-> (MAC_tx_addr_add_::add_rd == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 173) ##4 MAC_tx_addr_add_::MAC_tx_addr_rd) |-> (MAC_tx_addr_add_::add_rd == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 173) ##2 !MAC_tx_addr_add_::wr_en ##2 true) |-> (MAC_tx_addr_add_::add_rd == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 173) ##1 (MAC_tx_addr_add_::add_wr == 7) ##3 true) |-> (MAC_tx_addr_add_::add_rd == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 173) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##3 true) |-> (MAC_tx_addr_add_::add_rd == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 173) ##1 MAC_tx_addr_add_::MAC_tx_addr_rd ##3 true) |-> (MAC_tx_addr_add_::add_rd == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 173) ##2 MAC_tx_addr_add_::MAC_tx_addr_rd ##2 true) |-> (MAC_tx_addr_add_::add_rd == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 173) ##4 !MAC_tx_addr_add_::MAC_tx_addr_init) |-> (MAC_tx_addr_add_::add_rd == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 173) ##1 (MAC_tx_addr_add_::add_rd == 2) ##3 true) |-> (MAC_tx_addr_add_::add_rd == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 173) ##4 !MAC_tx_addr_add_::MAC_add_prom_wr) |-> (MAC_tx_addr_add_::add_rd == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 173) ##2 (MAC_tx_addr_add_::din == 40) ##2 true) |-> (MAC_tx_addr_add_::add_rd == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 173) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr ##2 true) |-> (MAC_tx_addr_add_::add_rd == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 173) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 194) ##3 true) |-> (MAC_tx_addr_add_::add_rd == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 50) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 50) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 171) && (MAC_tx_addr_add_::din <= 255) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 171) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 98) && (MAC_tx_addr_add_::din <= 146) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 16) && (MAC_tx_addr_add_::add_wr == 0) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 172) && (MAC_tx_addr_add_::din <= 255) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd >= 2) && (MAC_tx_addr_add_::add_rd <= 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 16) && (MAC_tx_addr_add_::add_rd == 3) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 190) && (MAC_tx_addr_add_::din <= 255) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 0) && (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 190) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 172) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 98) && (MAC_tx_addr_add_::MAC_add_prom_data <= 146) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 0)) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 (MAC_tx_addr_add_::add_wr == 2)) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 (MAC_tx_addr_add_::din == 16)) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 16)) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl1 && (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl2 && (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 16) && (MAC_tx_addr_add_::add_rd == 2) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 4)) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4)) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr && (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 230)) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 230)) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 2)) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_tx_addr_init) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255) ##1 !MAC_tx_addr_add_::wr_en ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 (MAC_tx_addr_add_::add_wr == 0)) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::add_rd == 3) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 133) && (MAC_tx_addr_add_::din <= 255) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 MAC_tx_addr_add_::wr_en) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 133) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 87) && (MAC_tx_addr_add_::din <= 170) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 87) && (MAC_tx_addr_add_::MAC_add_prom_data <= 170) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 16) && MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_init && (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 87) && (MAC_tx_addr_add_::din <= 170) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 16) && MAC_tx_addr_add_::MAC_add_prom_wr ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 87) && (MAC_tx_addr_add_::MAC_add_prom_data <= 170) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 16) && MAC_tx_addr_add_::wr_en ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 86) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 86) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255) ##1 !MAC_tx_addr_add_::MAC_tx_addr_init ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 51) && (MAC_tx_addr_add_::din <= 97) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_add_prom_wr) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::wr_en) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::din >= 2) && (MAC_tx_addr_add_::din <= 48) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 2) && (MAC_tx_addr_add_::MAC_add_prom_data <= 48) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl1) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 51) && (MAC_tx_addr_add_::MAC_add_prom_data <= 97) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255) ##1 MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::add_rd >= 2) && (MAC_tx_addr_add_::add_rd <= 3) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 !MAC_tx_addr_add_::MAC_add_prom_wr && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::MAC_add_prom_add >= 4) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 !MAC_tx_addr_add_::wr_en ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 2) && (MAC_tx_addr_add_::MAC_add_prom_data <= 121) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::add_rd >= 0) && (MAC_tx_addr_add_::add_rd <= 3) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1 && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::din >= 2) && (MAC_tx_addr_add_::din <= 121) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_tx_addr_rd ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 2) && (MAC_tx_addr_add_::MAC_add_prom_data <= 68) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::din >= 2) && (MAC_tx_addr_add_::din <= 68) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::wr_en ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::add_wr >= 4) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 158) && (MAC_tx_addr_add_::din <= 205) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 196) && (MAC_tx_addr_add_::MAC_add_prom_data <= 254) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 177) && (MAC_tx_addr_add_::MAC_add_prom_data <= 254) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 35) && (MAC_tx_addr_add_::MAC_add_prom_data <= 68) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 158) && (MAC_tx_addr_add_::MAC_add_prom_data <= 205) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 45) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 178) && (MAC_tx_addr_add_::MAC_add_prom_data <= 254) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::din >= 177) && (MAC_tx_addr_add_::din <= 254) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::din >= 199) && (MAC_tx_addr_add_::din <= 254) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 7) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 MAC_tx_addr_add_::MAC_add_prom_wr ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 199) && (MAC_tx_addr_add_::MAC_add_prom_data <= 254) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::din >= 178) && (MAC_tx_addr_add_::din <= 254) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 45) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) && MAC_tx_addr_add_::wr_en ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::add_wr == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::din >= 35) && (MAC_tx_addr_add_::din <= 68) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::din >= 2) && (MAC_tx_addr_add_::din <= 80) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::din >= 196) && (MAC_tx_addr_add_::din <= 254) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 7) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 2) && (MAC_tx_addr_add_::MAC_add_prom_data <= 80) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::din >= 124) && (MAC_tx_addr_add_::din <= 254) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 !MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::din >= 125) && (MAC_tx_addr_add_::din <= 254) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 2) && (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 125) && (MAC_tx_addr_add_::MAC_add_prom_data <= 254) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 124) && (MAC_tx_addr_add_::MAC_add_prom_data <= 254) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) && MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 147) && (MAC_tx_addr_add_::MAC_add_prom_data <= 199) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 147) && (MAC_tx_addr_add_::din <= 199) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 0) ##1 (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd >= 0) && (MAC_tx_addr_add_::add_rd <= 1) ##1 (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 1) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 2) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 16) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 62) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 62) && (MAC_tx_addr_add_::din <= 126) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 62) && (MAC_tx_addr_add_::din <= 126) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 62) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##2 (MAC_tx_addr_add_::add_rd == 1) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 162) ##3 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) && (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 2) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##3 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 2) ##2 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) && (MAC_tx_addr_add_::din >= 81) && (MAC_tx_addr_add_::din <= 151) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##3 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 81) && (MAC_tx_addr_add_::MAC_add_prom_data <= 95) && (MAC_tx_addr_add_::add_rd == 3) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##3 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 36) ##2 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 57) && (MAC_tx_addr_add_::MAC_add_prom_data <= 88) && (MAC_tx_addr_add_::add_rd == 3) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##3 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 2) && (MAC_tx_addr_add_::add_rd == 3) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##3 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##1 (MAC_tx_addr_add_::din == 113) ##3 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 113) ##3 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 88) && (MAC_tx_addr_add_::MAC_add_prom_data <= 95) && (MAC_tx_addr_add_::add_rd == 3) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##3 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) && (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 3) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##3 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##3 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##3 MAC_tx_addr_add_::MAC_tx_addr_rd) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##3 !MAC_tx_addr_add_::wr_en) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 6) && (MAC_tx_addr_add_::add_rd == 3) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##3 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 0) ##2 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) && (MAC_tx_addr_add_::din >= 88) && (MAC_tx_addr_add_::din <= 95) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##3 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##3 (MAC_tx_addr_add_::add_wr == 4)) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##2 (MAC_tx_addr_add_::add_wr == 1) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##2 (MAC_tx_addr_add_::din == 36) ##2 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 1) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) && (MAC_tx_addr_add_::add_wr == 0) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##3 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add == 4)) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 81) && (MAC_tx_addr_add_::MAC_add_prom_data <= 151) && (MAC_tx_addr_add_::add_rd == 3) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##3 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) && (MAC_tx_addr_add_::din >= 57) && (MAC_tx_addr_add_::din <= 113) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##3 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 MAC_tx_addr_add_::MAC_tx_addr_init ##2 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##2 (MAC_tx_addr_add_::din == 253) ##2 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) && (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 6) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##3 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr ##1 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) && (MAC_tx_addr_add_::din == 227) ##4 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) && MAC_tx_addr_add_::MAC_tx_addr_init ##3 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 57) && (MAC_tx_addr_add_::MAC_add_prom_data <= 113) && (MAC_tx_addr_add_::add_rd == 3) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##3 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 3) && (MAC_tx_addr_add_::add_rd == 3) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##3 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 227) && (MAC_tx_addr_add_::add_rd == 3) ##4 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_wr == 2) ##2 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##2 MAC_tx_addr_add_::MAC_tx_addr_rd ##1 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::add_rd == 0) ##3 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) && (MAC_tx_addr_add_::din >= 81) && (MAC_tx_addr_add_::din <= 95) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##3 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##3 !MAC_tx_addr_add_::MAC_tx_addr_init) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) && (MAC_tx_addr_add_::din >= 57) && (MAC_tx_addr_add_::din <= 88) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##3 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl1) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) && (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##3 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) && (MAC_tx_addr_add_::din == 88) ##4 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 0) && (MAC_tx_addr_add_::add_rd == 3) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##3 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1) && (MAC_tx_addr_add_::add_rd == 3) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##3 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 88) && (MAC_tx_addr_add_::add_rd == 3) ##4 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 253) ##2 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 MAC_tx_addr_add_::MAC_add_prom_wr ##2 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##1 (MAC_tx_addr_add_::din == 162) ##3 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##4 (MAC_tx_addr_add_::din == 68)) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##4 (MAC_tx_addr_add_::MAC_add_prom_data == 133)) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##4 (MAC_tx_addr_add_::din == 133)) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##4 (MAC_tx_addr_add_::MAC_add_prom_data == 68)) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##3 (MAC_tx_addr_add_::din == 41) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##3 (MAC_tx_addr_add_::din == 24) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 41) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 24) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 69) && (MAC_tx_addr_add_::din <= 130) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 69) && (MAC_tx_addr_add_::MAC_add_prom_data <= 130) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 69) && (MAC_tx_addr_add_::din <= 130) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 69) && (MAC_tx_addr_add_::MAC_add_prom_data <= 130) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 53) && (MAC_tx_addr_add_::MAC_add_prom_data <= 103) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 53) && (MAC_tx_addr_add_::MAC_add_prom_data <= 103) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 53) && (MAC_tx_addr_add_::din <= 103) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 53) && (MAC_tx_addr_add_::din <= 103) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din == 218)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 218)) |-> (MAC_tx_addr_add_::add_wr == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 218)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din == 218)) |-> (MAC_tx_addr_add_::add_wr == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 198) && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 198) ##2 true) |-> (MAC_tx_addr_add_::add_wr == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 198) && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 198) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 2) && (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 2) && (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 !MAC_tx_addr_add_::MAC_add_prom_wr && (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 12) && (MAC_tx_addr_add_::MAC_add_prom_data <= 25) ##3 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 0) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 0) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##3 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4) ##4 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4) && (MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 190) && (MAC_tx_addr_add_::din <= 230) ##4 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data >= 38) && (MAC_tx_addr_add_::MAC_add_prom_data <= 61) ##1 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 12) && (MAC_tx_addr_add_::din <= 25) ##3 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 6) ##1 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 38) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::din == 183)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din >= 38) && (MAC_tx_addr_add_::din <= 61) ##1 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::wr_en && (MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr ##3 true) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5) ##1 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din == 38) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5) ##2 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 230) ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::din == 183)) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 3) ##2 true) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_tx_addr_rd ##2 true) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr == 3) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 6) ##1 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 230) ##4 true) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 230) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##1 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din == 162) ##2 true) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 4) ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 162) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din == 162) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::MAC_add_prom_data == 183)) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 190) && (MAC_tx_addr_add_::MAC_add_prom_data <= 230) && (MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##3 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 230) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr == 5) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl2 && (MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##2 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::wr_en ##3 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add == 5) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##4 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1 && (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##4 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::wr_en && (MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##3 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##3 true) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl2 && (MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr == 5) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_tx_addr_rd ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1 && (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din >= 38) && (MAC_tx_addr_add_::din <= 61) ##1 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 25) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_tx_addr_init ##1 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din == 38) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 25) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr == 3) ##2 true) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 4) ##4 true) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_add_prom_wr ##4 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::wr_en ##3 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add == 5) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_add_prom_wr ##4 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4) ##4 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5) ##1 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##1 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 190) && (MAC_tx_addr_add_::din <= 230) ##4 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 6) ##1 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 25) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##3 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 190) && (MAC_tx_addr_add_::MAC_add_prom_data <= 230) && (MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 6) ##1 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##2 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::wr_en ##2 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data >= 38) && (MAC_tx_addr_add_::MAC_add_prom_data <= 61) ##1 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##2 true) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 38) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 162) ##2 true) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 !MAC_tx_addr_add_::MAC_add_prom_wr && (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##1 true) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_tx_addr_init ##1 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4) && (MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 25) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::MAC_add_prom_data == 183)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 3) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 12) && (MAC_tx_addr_add_::MAC_add_prom_data <= 25) ##3 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_tx_addr_init ##2 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_tx_addr_init ##2 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5) ##2 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 0) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 0) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::wr_en ##2 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 12) && (MAC_tx_addr_add_::din <= 25) ##3 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din == 230) ##4 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 230) ##4 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::add_wr == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 230) ##4 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din == 230) ##4 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr == 7) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din == 61)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 218) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din == 218) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 7) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din == 61)) |-> (MAC_tx_addr_add_::add_wr == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 61)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr == 7) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din == 218) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 218) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 61)) |-> (MAC_tx_addr_add_::add_wr == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 7) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_tx_addr_init ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 230) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 162)) |-> (MAC_tx_addr_add_::add_wr == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din == 162)) |-> (MAC_tx_addr_add_::add_wr == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 230) ##2 true) |-> (MAC_tx_addr_add_::add_wr == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_tx_addr_init ##2 true) |-> (MAC_tx_addr_add_::add_wr == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 3) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din == 162)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 162)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 3) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 3) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 3) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 230) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 230) ##2 true) |-> (MAC_tx_addr_add_::add_wr == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 45) && (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 45) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 25) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din == 25) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 198) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 198) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 25) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 7) && (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 7) && (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 45) && (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 45) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 198) && (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 7) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 198) && (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din == 25) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 7) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 55) && (MAC_tx_addr_add_::MAC_add_prom_data <= 113) && (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) && (MAC_tx_addr_add_::din >= 55) && (MAC_tx_addr_add_::din <= 113) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) && (MAC_tx_addr_add_::din >= 55) && (MAC_tx_addr_add_::din <= 113) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 55) && (MAC_tx_addr_add_::MAC_add_prom_data <= 113) && (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 101) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 112)) |-> (MAC_tx_addr_add_::add_wr == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 101) && (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##4 true) |-> (MAC_tx_addr_add_::add_wr == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 101) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##2 true) |-> (MAC_tx_addr_add_::add_wr == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 112)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 221) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 101) && (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 !MAC_tx_addr_add_::MAC_tx_addr_init) |-> (MAC_tx_addr_add_::add_wr == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din == 221) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 221) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din == 112)) |-> (MAC_tx_addr_add_::add_wr == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din == 112)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din == 221) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 !MAC_tx_addr_add_::MAC_tx_addr_init) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::MAC_add_prom_data >= 213) && (MAC_tx_addr_add_::MAC_add_prom_data <= 253) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::din >= 213) && (MAC_tx_addr_add_::din <= 253) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::MAC_add_prom_data >= 213) && (MAC_tx_addr_add_::MAC_add_prom_data <= 253) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::din >= 213) && (MAC_tx_addr_add_::din <= 253) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::din >= 189) && (MAC_tx_addr_add_::din <= 253) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::din >= 197) && (MAC_tx_addr_add_::din <= 253) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 48) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 48) ##2 true) |-> (MAC_tx_addr_add_::add_wr == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::MAC_add_prom_data >= 197) && (MAC_tx_addr_add_::MAC_add_prom_data <= 253) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::din >= 197) && (MAC_tx_addr_add_::din <= 253) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) && (MAC_tx_addr_add_::din >= 212) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 48) ##2 true) |-> (MAC_tx_addr_add_::add_wr == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::MAC_add_prom_data >= 197) && (MAC_tx_addr_add_::MAC_add_prom_data <= 253) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) && (MAC_tx_addr_add_::din >= 212) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::din >= 189) && (MAC_tx_addr_add_::din <= 253) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::MAC_add_prom_data >= 189) && (MAC_tx_addr_add_::MAC_add_prom_data <= 253) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) && (MAC_tx_addr_add_::MAC_add_prom_data >= 212) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) && (MAC_tx_addr_add_::MAC_add_prom_data >= 212) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::MAC_add_prom_data >= 189) && (MAC_tx_addr_add_::MAC_add_prom_data <= 253) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 48) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) && (MAC_tx_addr_add_::MAC_add_prom_data >= 197) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 88) && (MAC_tx_addr_add_::MAC_add_prom_data <= 171) && (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) && (MAC_tx_addr_add_::din >= 88) && (MAC_tx_addr_add_::din <= 171) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) && (MAC_tx_addr_add_::din >= 197) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) && (MAC_tx_addr_add_::din >= 197) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) && (MAC_tx_addr_add_::MAC_add_prom_data >= 197) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) && (MAC_tx_addr_add_::din >= 88) && (MAC_tx_addr_add_::din <= 171) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 88) && (MAC_tx_addr_add_::MAC_add_prom_data <= 171) && (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) && (MAC_tx_addr_add_::MAC_add_prom_data >= 74) && (MAC_tx_addr_add_::MAC_add_prom_data <= 159) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl2 && (MAC_tx_addr_add_::MAC_add_prom_add == 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl2 && (MAC_tx_addr_add_::MAC_add_prom_add == 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) && (MAC_tx_addr_add_::din >= 74) && (MAC_tx_addr_add_::din <= 159) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 74) && (MAC_tx_addr_add_::MAC_add_prom_data <= 125) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) && (MAC_tx_addr_add_::MAC_add_prom_data >= 168) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) && (MAC_tx_addr_add_::MAC_add_prom_data >= 168) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) && (MAC_tx_addr_add_::din >= 168) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) && (MAC_tx_addr_add_::MAC_add_prom_data >= 178) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) && (MAC_tx_addr_add_::din >= 178) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) && (MAC_tx_addr_add_::din >= 168) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) && (MAC_tx_addr_add_::MAC_add_prom_data >= 74) && (MAC_tx_addr_add_::MAC_add_prom_data <= 159) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 74) && (MAC_tx_addr_add_::MAC_add_prom_data <= 125) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 74) && (MAC_tx_addr_add_::din <= 125) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) && (MAC_tx_addr_add_::MAC_add_prom_data >= 178) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) && (MAC_tx_addr_add_::din >= 178) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 74) && (MAC_tx_addr_add_::din <= 125) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) && (MAC_tx_addr_add_::din >= 74) && (MAC_tx_addr_add_::din <= 159) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 74) && (MAC_tx_addr_add_::din <= 108) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl2 && (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 74) && (MAC_tx_addr_add_::MAC_add_prom_data <= 108) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 74) && (MAC_tx_addr_add_::MAC_add_prom_data <= 108) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 74) && (MAC_tx_addr_add_::din <= 108) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl2 && (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) && (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 128) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) && MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) && (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 128) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::MAC_add_prom_data >= 125) && (MAC_tx_addr_add_::MAC_add_prom_data <= 253) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::din >= 125) && (MAC_tx_addr_add_::din <= 253) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) && (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 128) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) && (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 128) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) && MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::din >= 125) && (MAC_tx_addr_add_::din <= 253) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::MAC_add_prom_data >= 125) && (MAC_tx_addr_add_::MAC_add_prom_data <= 253) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) && (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 123) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) && MAC_tx_addr_add_::MAC_add_prom_wr ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 123) && (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) && MAC_tx_addr_add_::MAC_add_prom_wr ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::MAC_add_prom_add == 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 123) && (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl1 && (MAC_tx_addr_add_::MAC_add_prom_add == 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr && (MAC_tx_addr_add_::MAC_add_prom_add == 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) && MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) && (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 123) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) && MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && MAC_tx_addr_add_::MAC_add_prom_wr ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl1 && (MAC_tx_addr_add_::MAC_add_prom_add == 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr && (MAC_tx_addr_add_::MAC_add_prom_add == 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && MAC_tx_addr_add_::MAC_add_prom_wr ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::MAC_add_prom_add == 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) && (MAC_tx_addr_add_::MAC_add_prom_data >= 130) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) && MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) && MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) && (MAC_tx_addr_add_::din >= 130) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) && (MAC_tx_addr_add_::din >= 130) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) && (MAC_tx_addr_add_::MAC_add_prom_data >= 130) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 72) && (MAC_tx_addr_add_::din <= 114) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 64) && (MAC_tx_addr_add_::din <= 125) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 64) && (MAC_tx_addr_add_::din <= 125) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 64) && (MAC_tx_addr_add_::MAC_add_prom_data <= 125) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 64) && (MAC_tx_addr_add_::MAC_add_prom_data <= 125) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 72) && (MAC_tx_addr_add_::MAC_add_prom_data <= 114) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::wr_en && (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 72) && (MAC_tx_addr_add_::MAC_add_prom_data <= 114) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 72) && (MAC_tx_addr_add_::din <= 114) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::wr_en && (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 66) && (MAC_tx_addr_add_::MAC_add_prom_data <= 100) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::wr_en ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr && MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 66) && (MAC_tx_addr_add_::din <= 100) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 200) && (MAC_tx_addr_add_::MAC_add_prom_data <= 230) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr >= 4) && (MAC_tx_addr_add_::add_wr <= 7) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 218) && (MAC_tx_addr_add_::MAC_add_prom_data <= 248) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 248) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 && MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 190) && (MAC_tx_addr_add_::MAC_add_prom_data <= 230) && (MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din >= 162) && (MAC_tx_addr_add_::din <= 248) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr == 5) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din == 248) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 !MAC_tx_addr_add_::MAC_tx_addr_init) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 && MAC_tx_addr_add_::MAC_tx_addr_rd ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 190) && (MAC_tx_addr_add_::din <= 230) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl1) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 5) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din >= 218) && (MAC_tx_addr_add_::din <= 248) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add >= 4) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 66) && (MAC_tx_addr_add_::din <= 100) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 162) && (MAC_tx_addr_add_::MAC_add_prom_data <= 248) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 25) && (MAC_tx_addr_add_::MAC_add_prom_data <= 230) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr >= 4) && (MAC_tx_addr_add_::add_wr <= 5) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 && MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 66) && (MAC_tx_addr_add_::MAC_add_prom_data <= 100) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 200) && (MAC_tx_addr_add_::din <= 230) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 MAC_tx_addr_add_::MAC_add_prom_wr) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::MAC_add_prom_data == 234)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 150) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 25) && (MAC_tx_addr_add_::din <= 230) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_tx_addr_init ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 4) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) && (MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl1) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 190) && (MAC_tx_addr_add_::MAC_add_prom_data <= 230) && (MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 5) ##2 true) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 MAC_tx_addr_add_::MAC_add_prom_wr) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr >= 4) && (MAC_tx_addr_add_::add_wr <= 7) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr == 5) ##2 true) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 4) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) && (MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din == 150) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr == 7) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add == 7) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::wr_en ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 200) && (MAC_tx_addr_add_::din <= 230) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 && MAC_tx_addr_add_::MAC_tx_addr_rd ##1 true) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::din == 234)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr == 7) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din == 150) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::MAC_add_prom_data == 234)) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add == 7) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr && MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr >= 4) && (MAC_tx_addr_add_::add_wr <= 5) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 190) && (MAC_tx_addr_add_::din <= 230) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 25) && (MAC_tx_addr_add_::din <= 230) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 200) && (MAC_tx_addr_add_::MAC_add_prom_data <= 230) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add >= 4) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 25) && (MAC_tx_addr_add_::MAC_add_prom_data <= 230) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 !MAC_tx_addr_add_::MAC_tx_addr_init) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 248) ##2 true) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 162) && (MAC_tx_addr_add_::MAC_add_prom_data <= 248) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::din == 234)) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 150) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din >= 162) && (MAC_tx_addr_add_::din <= 248) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din >= 218) && (MAC_tx_addr_add_::din <= 248) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din == 248) ##2 true) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_tx_addr_init ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 218) && (MAC_tx_addr_add_::MAC_add_prom_data <= 248) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 190) && (MAC_tx_addr_add_::din <= 198) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 200) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 6) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 61) && (MAC_tx_addr_add_::MAC_add_prom_data <= 93) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 200) && (MAC_tx_addr_add_::MAC_add_prom_data <= 204) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 5) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 190) && (MAC_tx_addr_add_::MAC_add_prom_data <= 198) && (MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 5) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 200) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 190) && (MAC_tx_addr_add_::din <= 198) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 190) ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 61) && (MAC_tx_addr_add_::MAC_add_prom_data <= 93) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 200) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 190) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) && (MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 6) && (MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 190) ##4 true) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) && (MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 200) && (MAC_tx_addr_add_::din <= 204) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 61) && (MAC_tx_addr_add_::din <= 93) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 6) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 190) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 190) && (MAC_tx_addr_add_::MAC_add_prom_data <= 198) && (MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 6) && (MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 200) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 61) && (MAC_tx_addr_add_::din <= 93) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 200) && (MAC_tx_addr_add_::MAC_add_prom_data <= 204) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 200) && (MAC_tx_addr_add_::din <= 204) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 5) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 5) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::add_wr == 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) ##1 (MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::wr_en ##3 true) |-> (MAC_tx_addr_add_::add_wr == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl1) |-> (MAC_tx_addr_add_::add_wr == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 0) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl1) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr == 0) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 0) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr) |-> (MAC_tx_addr_add_::add_wr == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) ##1 (MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::wr_en ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr == 0) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 230) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 171) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##2 true) |-> (MAC_tx_addr_add_::add_wr == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 104) && (MAC_tx_addr_add_::din <= 154) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 230) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 104) && (MAC_tx_addr_add_::din <= 154) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::wr_en ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 104) && (MAC_tx_addr_add_::MAC_add_prom_data <= 154) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 230) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 25)) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 25)) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 true) |-> (MAC_tx_addr_add_::add_wr == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 171) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::wr_en ##2 true) |-> (MAC_tx_addr_add_::add_wr == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::wr_en ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2) |-> (MAC_tx_addr_add_::add_wr == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##2 true) |-> (MAC_tx_addr_add_::add_wr == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::wr_en ##1 true) |-> (MAC_tx_addr_add_::add_wr == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 25)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 171) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 230) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_tx_addr_init ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_tx_addr_init ##1 true) |-> (MAC_tx_addr_add_::add_wr == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 25)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr ##1 true) |-> (MAC_tx_addr_add_::add_wr == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_tx_addr_rd) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_tx_addr_rd) |-> (MAC_tx_addr_add_::add_wr == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 104) && (MAC_tx_addr_add_::MAC_add_prom_data <= 154) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 171) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::wr_en ##3 true) |-> (MAC_tx_addr_add_::add_wr == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1 && (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::wr_en ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr && (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr && (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1 && (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 3));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 51) && (MAC_tx_addr_add_::din <= 105) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::wr_en ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::wr_en ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 51) && (MAC_tx_addr_add_::din <= 105) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 51) && (MAC_tx_addr_add_::MAC_add_prom_data <= 105) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 51) && (MAC_tx_addr_add_::MAC_add_prom_data <= 105) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 !MAC_tx_addr_add_::MAC_add_prom_wr) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_tx_addr_init) |-> (MAC_tx_addr_add_::add_wr == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 !MAC_tx_addr_add_::MAC_add_prom_wr) |-> (MAC_tx_addr_add_::add_wr == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1) |-> (MAC_tx_addr_add_::add_wr == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_tx_addr_init) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2 && (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 170) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) ##1 !MAC_tx_addr_add_::wr_en && (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) ##1 !MAC_tx_addr_add_::wr_en && (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 50) && (MAC_tx_addr_add_::MAC_add_prom_data <= 96) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 170) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 170) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 50) && (MAC_tx_addr_add_::din <= 96) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 50) && (MAC_tx_addr_add_::din <= 96) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2 && (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr == 6));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 50) && (MAC_tx_addr_add_::MAC_add_prom_data <= 96) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 170) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) && (MAC_tx_addr_add_::din >= 4) && (MAC_tx_addr_add_::din <= 66) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 4) && (MAC_tx_addr_add_::MAC_add_prom_data <= 81) && (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) && (MAC_tx_addr_add_::din >= 4) && (MAC_tx_addr_add_::din <= 81) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) && (MAC_tx_addr_add_::din >= 4) && (MAC_tx_addr_add_::din <= 69) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 4) && (MAC_tx_addr_add_::MAC_add_prom_data <= 69) && (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 188) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 188) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 190) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 200)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 190) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 188) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 190) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl2 && (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) && (MAC_tx_addr_add_::din >= 4) && (MAC_tx_addr_add_::din <= 89) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 4) && (MAC_tx_addr_add_::MAC_add_prom_data <= 69) && (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 4) && (MAC_tx_addr_add_::MAC_add_prom_data <= 66) && (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 188) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 190) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 4) && (MAC_tx_addr_add_::MAC_add_prom_data <= 89) && (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) && (MAC_tx_addr_add_::din >= 4) && (MAC_tx_addr_add_::din <= 69) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) && (MAC_tx_addr_add_::din >= 4) && (MAC_tx_addr_add_::din <= 66) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 200)) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 200)) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) && (MAC_tx_addr_add_::din >= 4) && (MAC_tx_addr_add_::din <= 89) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##3 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl2 && (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 200)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 4) && (MAC_tx_addr_add_::MAC_add_prom_data <= 89) && (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) && (MAC_tx_addr_add_::din >= 4) && (MAC_tx_addr_add_::din <= 81) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 4) && (MAC_tx_addr_add_::MAC_add_prom_data <= 81) && (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 4) && (MAC_tx_addr_add_::MAC_add_prom_data <= 66) && (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) && (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) && (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 200) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 200) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 200) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 200) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 4) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126) && (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 6) && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 2) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 2) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 6) ##2 true) |-> (MAC_tx_addr_add_::add_wr == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::MAC_tx_addr_init) |-> (MAC_tx_addr_add_::add_wr == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::MAC_tx_addr_rd) |-> (MAC_tx_addr_add_::add_wr == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::wr_en ##1 true) |-> (MAC_tx_addr_add_::add_wr == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_tx_addr_rd ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_add_prom_wr ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::wr_en) |-> (MAC_tx_addr_add_::add_wr == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_tx_addr_rd) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 6) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 6) && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::MAC_tx_addr_init) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 2) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2) |-> (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::wr_en ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 2) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_tx_addr_rd) |-> (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::wr_en ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::wr_en ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) && (MAC_tx_addr_add_::din >= 4) && (MAC_tx_addr_add_::din <= 126) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_tx_addr_rd ##2 true) |-> (MAC_tx_addr_add_::add_wr == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_tx_addr_init ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2) |-> (MAC_tx_addr_add_::add_wr == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 true) |-> (MAC_tx_addr_add_::add_wr == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 4) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1 && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_add_prom_wr ##1 true) |-> (MAC_tx_addr_add_::add_wr == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::wr_en ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1 && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_tx_addr_init ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_tx_addr_rd ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::add_wr == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::wr_en ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::MAC_tx_addr_rd) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 4) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126) && (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) && (MAC_tx_addr_add_::din >= 4) && (MAC_tx_addr_add_::din <= 126) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 4) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_tx_addr_rd ##1 true) |-> (MAC_tx_addr_add_::add_wr == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::wr_en) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 2) ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1 && (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::wr_en ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 4) && (MAC_tx_addr_add_::MAC_add_prom_data <= 129) && (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) && (MAC_tx_addr_add_::din >= 4) && (MAC_tx_addr_add_::din <= 129) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) && (MAC_tx_addr_add_::din >= 4) && (MAC_tx_addr_add_::din <= 129) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 4) && (MAC_tx_addr_add_::MAC_add_prom_data <= 129) && (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr && (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1 && (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::wr_en ##3 true) |-> (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 2) ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr && (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd >= 2) && (MAC_tx_addr_add_::add_rd <= 3) ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd >= 2) && (MAC_tx_addr_add_::add_rd <= 3) ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 72) && (MAC_tx_addr_add_::MAC_add_prom_data <= 98) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 72) && (MAC_tx_addr_add_::din <= 98) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 72) && (MAC_tx_addr_add_::din <= 98) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 72) && (MAC_tx_addr_add_::MAC_add_prom_data <= 98) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 !MAC_tx_addr_add_::wr_en ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::wr_en && (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd >= 2) && (MAC_tx_addr_add_::add_rd <= 4) ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd >= 2) && (MAC_tx_addr_add_::add_rd <= 4) ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::wr_en && (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 !MAC_tx_addr_add_::wr_en ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 52) ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 52) ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 52) ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 52) ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59) ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 51) ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 51) ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59) ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 51) ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59) ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 51) ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59) ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) && (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 52) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 47) && (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 52) && (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 47) && (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) && (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 47) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) && (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 47) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 52) && (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) && (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 52) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 126) && (MAC_tx_addr_add_::MAC_add_prom_data <= 189) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 126) && (MAC_tx_addr_add_::din <= 189) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 126) && (MAC_tx_addr_add_::din <= 189) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 126) && (MAC_tx_addr_add_::MAC_add_prom_data <= 189) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 213) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 213) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::din >= 213) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::din >= 213) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 209) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::din >= 209) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 190) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 133) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 MAC_tx_addr_add_::MAC_add_prom_wr ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::add_rd == 3) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::din >= 190) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 MAC_tx_addr_add_::MAC_add_prom_wr ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 133) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::din >= 133) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 190) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::din >= 133) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 209) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::din >= 190) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::add_rd == 3) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::din >= 209) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2 && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_tx_addr_init) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 !MAC_tx_addr_add_::wr_en && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::wr_en) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_add_prom_wr ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2 && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::add_rd >= 2) && (MAC_tx_addr_add_::add_rd <= 3) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_rd == 0)) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_rd == 0)) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::wr_en) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::add_rd >= 2) && (MAC_tx_addr_add_::add_rd <= 3) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_add_prom_wr ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_tx_addr_init) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 !MAC_tx_addr_add_::wr_en && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 175) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 2) && (MAC_tx_addr_add_::MAC_add_prom_data <= 122) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 81) && (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::din >= 2) && (MAC_tx_addr_add_::din <= 122) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) && (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 81) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 81) && (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) && (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 81) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::din >= 175) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 2) && (MAC_tx_addr_add_::MAC_add_prom_data <= 122) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 175) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::din >= 175) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::din >= 2) && (MAC_tx_addr_add_::din <= 122) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 69) ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 69) ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 69) ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 91) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 91) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 91) && (MAC_tx_addr_add_::din <= 126) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 69) ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 91) && (MAC_tx_addr_add_::din <= 126) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 2) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 2) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 2) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 2) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 MAC_tx_addr_add_::wr_en ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 MAC_tx_addr_add_::wr_en ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::din >= 2) && (MAC_tx_addr_add_::din <= 91) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 2) && (MAC_tx_addr_add_::MAC_add_prom_data <= 91) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::add_wr == 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::add_wr == 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr == 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::din >= 2) && (MAC_tx_addr_add_::din <= 91) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 2) && (MAC_tx_addr_add_::MAC_add_prom_data <= 91) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) && MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) && MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 0) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 0) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 0) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 0) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::wr_en && (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::din >= 2) && (MAC_tx_addr_add_::din <= 48) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 2) && (MAC_tx_addr_add_::MAC_add_prom_data <= 68) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::din >= 2) && (MAC_tx_addr_add_::din <= 48) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::din >= 2) && (MAC_tx_addr_add_::din <= 68) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 2) && (MAC_tx_addr_add_::MAC_add_prom_data <= 48) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::din >= 2) && (MAC_tx_addr_add_::din <= 68) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::wr_en && (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 2) && (MAC_tx_addr_add_::MAC_add_prom_data <= 68) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 2) && (MAC_tx_addr_add_::MAC_add_prom_data <= 48) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 128) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 128) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 128) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 128) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##1 MAC_tx_addr_add_::MAC_add_prom_wr ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##1 MAC_tx_addr_add_::MAC_add_prom_wr ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 6) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 6) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 6) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 1) && (MAC_tx_addr_add_::add_wr <= 2) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::wr_en) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 1) && (MAC_tx_addr_add_::MAC_add_prom_add <= 2) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::wr_en) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 1) && (MAC_tx_addr_add_::add_wr <= 2) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 1) && (MAC_tx_addr_add_::MAC_add_prom_add <= 2) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 6) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##1 !MAC_tx_addr_add_::wr_en ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##1 !MAC_tx_addr_add_::wr_en ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 123) && (MAC_tx_addr_add_::MAC_add_prom_data <= 254) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##1 (MAC_tx_addr_add_::din >= 123) && (MAC_tx_addr_add_::din <= 254) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 123) && (MAC_tx_addr_add_::MAC_add_prom_data <= 254) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##1 (MAC_tx_addr_add_::din >= 123) && (MAC_tx_addr_add_::din <= 254) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr == 5));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl2 && (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::MAC_add_prom_data >= 125) && (MAC_tx_addr_add_::MAC_add_prom_data <= 253) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::din >= 125) && (MAC_tx_addr_add_::din <= 253) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::MAC_add_prom_data >= 125) && (MAC_tx_addr_add_::MAC_add_prom_data <= 253) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::din >= 125) && (MAC_tx_addr_add_::din <= 253) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl2 && (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 90) && (MAC_tx_addr_add_::MAC_add_prom_data <= 173) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 90) && (MAC_tx_addr_add_::din <= 173) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 90) && (MAC_tx_addr_add_::MAC_add_prom_data <= 173) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 90) && (MAC_tx_addr_add_::din <= 173) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && MAC_tx_addr_add_::MAC_add_prom_wr ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && MAC_tx_addr_add_::MAC_add_prom_wr ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 45) ##4 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##4 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_wr == 5) && MAC_tx_addr_add_::MAC_tx_addr_rd) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::wr_en ##4 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 45) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::wr_en ##2 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data >= 38) && (MAC_tx_addr_add_::MAC_add_prom_data <= 162) ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 25) ##2 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 25) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) && (MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 4) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) && (MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr ##2 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr && (MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 7) ##4 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::wr_en ##4 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::wr_en ##2 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_wr == 5) && MAC_tx_addr_add_::MAC_add_prom_wr_dl1) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_tx_addr_init ##2 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl1 && (MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr && (MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_wr == 5) && MAC_tx_addr_add_::MAC_add_prom_wr) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) && (MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_tx_addr_init ##2 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din >= 38) && (MAC_tx_addr_add_::din <= 162) ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 45) ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##4 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 7) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_wr == 5) && MAC_tx_addr_add_::MAC_tx_addr_rd) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 4) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) && (MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 7) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 7) ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_wr == 5) && MAC_tx_addr_add_::MAC_add_prom_wr) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr >= 4) && (MAC_tx_addr_add_::add_wr <= 7) ##4 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl1 && (MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr >= 4) && (MAC_tx_addr_add_::add_wr <= 7) ##4 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din >= 38) && (MAC_tx_addr_add_::din <= 162) ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_wr == 5) && MAC_tx_addr_add_::MAC_add_prom_wr_dl1) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din == 25) ##2 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din == 25) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data >= 38) && (MAC_tx_addr_add_::MAC_add_prom_data <= 162) ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 45) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr ##2 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data >= 150) && (MAC_tx_addr_add_::MAC_add_prom_data <= 162) ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 162) ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 25) && (MAC_tx_addr_add_::din <= 230) ##3 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din >= 112) && (MAC_tx_addr_add_::din <= 162) ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din >= 150) && (MAC_tx_addr_add_::din <= 162) ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 162) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data >= 150) && (MAC_tx_addr_add_::MAC_add_prom_data <= 162) ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 25) && (MAC_tx_addr_add_::MAC_add_prom_data <= 230) ##3 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din == 162) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din >= 150) && (MAC_tx_addr_add_::din <= 162) ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data >= 112) && (MAC_tx_addr_add_::MAC_add_prom_data <= 162) ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 25) && (MAC_tx_addr_add_::din <= 230) ##3 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 3) ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 3) ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 3) ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data >= 112) && (MAC_tx_addr_add_::MAC_add_prom_data <= 162) ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 3) ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 25) && (MAC_tx_addr_add_::MAC_add_prom_data <= 230) ##3 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr == 3) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add == 3) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din == 162) ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr == 3) ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din >= 112) && (MAC_tx_addr_add_::din <= 162) ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add == 3) ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::wr_en ##3 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##3 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::wr_en ##3 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##3 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##3 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##3 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 230) ##3 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add >= 4) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5) ##3 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##3 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr >= 4) && (MAC_tx_addr_add_::add_wr <= 5) ##3 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 230) ##3 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 200) && (MAC_tx_addr_add_::MAC_add_prom_data <= 230) ##3 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 200) && (MAC_tx_addr_add_::din <= 230) ##3 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 230) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_tx_addr_init ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 200) && (MAC_tx_addr_add_::din <= 230) ##3 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add >= 4) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5) ##3 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 230) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_tx_addr_init ##3 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr >= 4) && (MAC_tx_addr_add_::add_wr <= 5) ##3 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 4) ##3 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 200) && (MAC_tx_addr_add_::MAC_add_prom_data <= 230) ##3 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data >= 112) && (MAC_tx_addr_add_::MAC_add_prom_data <= 175) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data >= 112) && (MAC_tx_addr_add_::MAC_add_prom_data <= 150) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr ##3 true) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 3) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data >= 112) && (MAC_tx_addr_add_::MAC_add_prom_data <= 162) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din >= 112) && (MAC_tx_addr_add_::din <= 150) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 4) ##4 true) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr == 0) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 101) ##4 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 0) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr == 2) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 48) ##3 true) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 25) ##3 true) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din >= 112) && (MAC_tx_addr_add_::din <= 162) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 45) && (MAC_tx_addr_add_::MAC_add_prom_data <= 101) && (MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 45) && (MAC_tx_addr_add_::MAC_add_prom_data <= 190) && (MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##3 true) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din == 101) ##4 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din == 112) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 3) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din >= 112) && (MAC_tx_addr_add_::din <= 175) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 45) && (MAC_tx_addr_add_::din <= 190) ##4 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din >= 221) && (MAC_tx_addr_add_::din <= 248) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 0) ##3 true) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 112) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 89) && (MAC_tx_addr_add_::MAC_add_prom_data <= 101) && (MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr == 5) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din == 162) ##2 true) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr == 3) ##2 true) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 221) && (MAC_tx_addr_add_::MAC_add_prom_data <= 248) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 230) ##4 true) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 0) ##3 true) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add == 5) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 3) ##2 true) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 3) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din == 221) ##2 true) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add == 2) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 162) ##2 true) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 25) ##3 true) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 221) ##2 true) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::wr_en ##4 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 101) ##4 true) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 38) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 45) && (MAC_tx_addr_add_::din <= 101) ##4 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din == 38) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##3 true) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 48) ##3 true) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 !MAC_tx_addr_add_::MAC_tx_addr_init ##1 true) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##2 true) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 101) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_tx_addr_rd ##2 true) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 3) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 230) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 89) && (MAC_tx_addr_add_::din <= 101) ##4 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 12) && (MAC_tx_addr_add_::din <= 48) ##3 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 !MAC_tx_addr_add_::MAC_tx_addr_init && (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 12) && (MAC_tx_addr_add_::MAC_add_prom_data <= 48) ##3 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::MAC_add_prom_add == 6) && MAC_tx_addr_add_::MAC_add_prom_wr) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::MAC_add_prom_add == 6) && MAC_tx_addr_add_::MAC_add_prom_wr_dl1) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::MAC_add_prom_add == 6) && MAC_tx_addr_add_::MAC_add_prom_wr_dl2) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::MAC_add_prom_data == 136)) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_wr == 1)) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::MAC_add_prom_add == 1)) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::din == 136)) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::din == 183)) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::MAC_add_prom_data == 183)) |-> (MAC_tx_addr_add_::add_rd == 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::din >= 189) && (MAC_tx_addr_add_::din <= 253) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::MAC_add_prom_data >= 189) && (MAC_tx_addr_add_::MAC_add_prom_data <= 253) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::MAC_add_prom_data >= 189) && (MAC_tx_addr_add_::MAC_add_prom_data <= 253) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::din >= 189) && (MAC_tx_addr_add_::din <= 253) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din == 218)) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 218)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din == 218)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 218)) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::din >= 3) && (MAC_tx_addr_add_::din <= 122) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::MAC_add_prom_data >= 3) && (MAC_tx_addr_add_::MAC_add_prom_data <= 122) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::MAC_add_prom_data >= 3) && (MAC_tx_addr_add_::MAC_add_prom_data <= 122) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::din >= 3) && (MAC_tx_addr_add_::din <= 122) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 198) && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 198) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::din >= 197) && (MAC_tx_addr_add_::din <= 253) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::MAC_add_prom_data >= 197) && (MAC_tx_addr_add_::MAC_add_prom_data <= 253) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::MAC_add_prom_data >= 197) && (MAC_tx_addr_add_::MAC_add_prom_data <= 253) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 198) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::din >= 197) && (MAC_tx_addr_add_::din <= 253) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 198) && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::MAC_add_prom_data >= 213) && (MAC_tx_addr_add_::MAC_add_prom_data <= 253) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::din >= 213) && (MAC_tx_addr_add_::din <= 253) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::din >= 213) && (MAC_tx_addr_add_::din <= 253) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::MAC_add_prom_data >= 213) && (MAC_tx_addr_add_::MAC_add_prom_data <= 253) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::din >= 3) && (MAC_tx_addr_add_::din <= 96) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::MAC_add_prom_data >= 3) && (MAC_tx_addr_add_::MAC_add_prom_data <= 96) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::din >= 3) && (MAC_tx_addr_add_::din <= 96) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::MAC_add_prom_data >= 3) && (MAC_tx_addr_add_::MAC_add_prom_data <= 96) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 12) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 87) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 12) ##1 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 12) ##1 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 87) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 2) && (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 2) && (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 12) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 89) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 89) && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 3) && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 3) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 3) && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 89) && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 3) ##2 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 89) ##2 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 3) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##3 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 3) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 3) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 3) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && MAC_tx_addr_add_::wr_en ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && MAC_tx_addr_add_::wr_en ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 78) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 78) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl1 && (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr && (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr && (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl1 && (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 52) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 52) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::add_wr >= 4) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::MAC_add_prom_add >= 4) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_tx_addr_rd ##1 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 25)) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::MAC_tx_addr_init) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 2) ##1 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl1) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::wr_en ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_add_prom_wr) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 !MAC_tx_addr_add_::wr_en && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 171) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_tx_addr_rd ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::MAC_tx_addr_init) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2 && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 25)) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_add_prom_wr ##2 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_tx_addr_init ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 2) ##1 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 230) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 2) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_add_prom_wr ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_rd == 0) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::wr_en) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 25)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::wr_en) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 230) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 !MAC_tx_addr_add_::wr_en && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 230) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2 && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 171) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_rd == 0) ##1 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 230) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 25)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 2) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl1) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 171) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::wr_en ##1 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 171) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_add_prom_wr) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_tx_addr_init ##1 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 1) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd >= 0) && (MAC_tx_addr_add_::add_rd <= 1) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 230) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 230) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_tx_addr_init ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 162)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 230) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 162)) |-> (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 2) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din == 162)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 2) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 230) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_tx_addr_init ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din == 162)) |-> (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::din >= 3) && (MAC_tx_addr_add_::din <= 47) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 25) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::din >= 3) && (MAC_tx_addr_add_::din <= 47) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::MAC_add_prom_data >= 3) && (MAC_tx_addr_add_::MAC_add_prom_data <= 47) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din == 25) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::MAC_add_prom_data >= 3) && (MAC_tx_addr_add_::MAC_add_prom_data <= 47) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 25) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din == 25) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 45) && (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 7) ##3 true) |-> (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 7) && (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 123) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 45) ##3 true) |-> (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 12)) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 25)) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 123) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::MAC_add_prom_data >= 3) && (MAC_tx_addr_add_::MAC_add_prom_data <= 52) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 25)) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 0)) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::din >= 3) && (MAC_tx_addr_add_::din <= 52) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 127) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 7) && (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 63) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::din >= 3) && (MAC_tx_addr_add_::din <= 52) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::MAC_add_prom_data >= 3) && (MAC_tx_addr_add_::MAC_add_prom_data <= 52) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 45) && (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 45) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 0)) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 7) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 12)) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 127) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 63) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 89) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 230) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 3) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) && (MAC_tx_addr_add_::din >= 55) && (MAC_tx_addr_add_::din <= 113) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::add_rd == 3) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 89) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 3) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 55) && (MAC_tx_addr_add_::MAC_add_prom_data <= 113) && (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) && (MAC_tx_addr_add_::din >= 55) && (MAC_tx_addr_add_::din <= 113) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##2 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 55) && (MAC_tx_addr_add_::MAC_add_prom_data <= 113) && (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 230) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 191) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_add_prom_wr ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 191) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 188) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 189) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 189) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 188) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 188) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 188) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 200) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 200) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 188) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 188) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 3) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 3) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 180) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 3) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 3) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 200) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 200) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 180) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 4) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 174) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 174) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 125) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 128) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 125) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 130) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 128) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 4) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 130) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 7) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 7) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) && (MAC_tx_addr_add_::din >= 88) && (MAC_tx_addr_add_::din <= 171) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 81) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 207) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 207) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 88) && (MAC_tx_addr_add_::MAC_add_prom_data <= 171) && (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 81) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) && (MAC_tx_addr_add_::din >= 88) && (MAC_tx_addr_add_::din <= 171) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 88) && (MAC_tx_addr_add_::MAC_add_prom_data <= 171) && (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 4) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) && (MAC_tx_addr_add_::din >= 4) && (MAC_tx_addr_add_::din <= 81) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 4) && (MAC_tx_addr_add_::MAC_add_prom_data <= 66) && (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) && (MAC_tx_addr_add_::din >= 4) && (MAC_tx_addr_add_::din <= 69) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) && (MAC_tx_addr_add_::din >= 4) && (MAC_tx_addr_add_::din <= 69) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) && (MAC_tx_addr_add_::din >= 4) && (MAC_tx_addr_add_::din <= 66) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 4) && (MAC_tx_addr_add_::MAC_add_prom_data <= 69) && (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) && (MAC_tx_addr_add_::din >= 4) && (MAC_tx_addr_add_::din <= 89) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 4) && (MAC_tx_addr_add_::MAC_add_prom_data <= 89) && (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 4) && (MAC_tx_addr_add_::MAC_add_prom_data <= 89) && (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 4) && (MAC_tx_addr_add_::MAC_add_prom_data <= 81) && (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) && (MAC_tx_addr_add_::din >= 4) && (MAC_tx_addr_add_::din <= 89) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 4) && (MAC_tx_addr_add_::MAC_add_prom_data <= 69) && (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) && (MAC_tx_addr_add_::din >= 4) && (MAC_tx_addr_add_::din <= 66) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 4) && (MAC_tx_addr_add_::MAC_add_prom_data <= 66) && (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 4) && (MAC_tx_addr_add_::MAC_add_prom_data <= 81) && (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) && (MAC_tx_addr_add_::din >= 4) && (MAC_tx_addr_add_::din <= 81) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 4) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) && (MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 MAC_tx_addr_add_::MAC_add_prom_wr) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 && MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 200) && (MAC_tx_addr_add_::MAC_add_prom_data <= 230) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr == 7) ##1 true) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 25) && (MAC_tx_addr_add_::din <= 230) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 4) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) && (MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add == 7) ##1 true) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 && MAC_tx_addr_add_::MAC_tx_addr_rd ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 && MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 25) && (MAC_tx_addr_add_::MAC_add_prom_data <= 230) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din >= 218) && (MAC_tx_addr_add_::din <= 248) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr >= 4) && (MAC_tx_addr_add_::add_wr <= 7) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl1) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 !MAC_tx_addr_add_::MAC_tx_addr_init) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 218) && (MAC_tx_addr_add_::MAC_add_prom_data <= 248) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr >= 4) && (MAC_tx_addr_add_::add_wr <= 7) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl1) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din >= 162) && (MAC_tx_addr_add_::din <= 248) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 162) && (MAC_tx_addr_add_::MAC_add_prom_data <= 248) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 && MAC_tx_addr_add_::MAC_tx_addr_rd ##1 true) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din >= 218) && (MAC_tx_addr_add_::din <= 248) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::MAC_add_prom_add == 4)) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_wr == 4)) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr && MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 218) && (MAC_tx_addr_add_::MAC_add_prom_data <= 248) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::wr_en ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::MAC_add_prom_add == 4)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr && MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 162) && (MAC_tx_addr_add_::MAC_add_prom_data <= 248) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 190) && (MAC_tx_addr_add_::din <= 230) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 190) && (MAC_tx_addr_add_::din <= 230) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din == 150) ##1 true) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 MAC_tx_addr_add_::MAC_add_prom_wr) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 150) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add == 7) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 200) && (MAC_tx_addr_add_::din <= 230) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din >= 162) && (MAC_tx_addr_add_::din <= 248) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 150) ##1 true) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 200) && (MAC_tx_addr_add_::MAC_add_prom_data <= 230) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_wr == 4)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 200) && (MAC_tx_addr_add_::din <= 230) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::wr_en ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 25) && (MAC_tx_addr_add_::din <= 230) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 190) && (MAC_tx_addr_add_::MAC_add_prom_data <= 230) && (MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 !MAC_tx_addr_add_::MAC_tx_addr_init) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 25) && (MAC_tx_addr_add_::MAC_add_prom_data <= 230) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr == 7) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 190) && (MAC_tx_addr_add_::MAC_add_prom_data <= 230) && (MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din == 150) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 200) && (MAC_tx_addr_add_::din <= 204) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 6) && (MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 200) && (MAC_tx_addr_add_::din <= 204) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 200) && (MAC_tx_addr_add_::MAC_add_prom_data <= 204) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) && (MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 200) && (MAC_tx_addr_add_::MAC_add_prom_data <= 204) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr >= 4) && (MAC_tx_addr_add_::add_wr <= 5) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr >= 4) && (MAC_tx_addr_add_::add_wr <= 5) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add >= 4) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 6) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 190) && (MAC_tx_addr_add_::din <= 198) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 6) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) && (MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 190) && (MAC_tx_addr_add_::MAC_add_prom_data <= 198) && (MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 190) && (MAC_tx_addr_add_::MAC_add_prom_data <= 198) && (MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add >= 4) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 6) && (MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 190) && (MAC_tx_addr_add_::din <= 198) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 5) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din == 248) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 5) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr == 5) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 248) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 190) ##4 true) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr == 5) ##2 true) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 190) ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 190) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_tx_addr_init ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 200) ##3 true) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 5) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 5) ##2 true) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_tx_addr_init ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 248) ##2 true) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din == 248) ##2 true) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 200) ##3 true) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 5) ##3 true) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 5) ##3 true) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 200) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 200) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 190) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##4 true) |-> (MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 4) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 4) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 123) && (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) && (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 123) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) && (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 123) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 123) && (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl2 && !MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) && MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl2 && !MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) && MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl2 && (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl2 && (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 0) ##1 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 25) ##1 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr == 3)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 3)) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr == 3)) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 230) && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 25) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_tx_addr_rd) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::add_rd == 3) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 0) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 0) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr ##1 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 3)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 25) ##1 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 230) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##2 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 230) ##2 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_tx_addr_rd) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 0) ##1 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 230) && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::add_rd == 3) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 25) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 4) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126) && (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) && (MAC_tx_addr_add_::din >= 4) && (MAC_tx_addr_add_::din <= 126) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) && (MAC_tx_addr_add_::din >= 4) && (MAC_tx_addr_add_::din <= 126) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 4) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126) && (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 4) && (MAC_tx_addr_add_::MAC_add_prom_data <= 129) && (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) && (MAC_tx_addr_add_::din >= 4) && (MAC_tx_addr_add_::din <= 129) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 4) && (MAC_tx_addr_add_::MAC_add_prom_data <= 129) && (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) && (MAC_tx_addr_add_::din >= 4) && (MAC_tx_addr_add_::din <= 129) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 4) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 4) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::MAC_add_prom_add >= 4) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::add_wr >= 4) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::add_wr >= 4) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::MAC_add_prom_add >= 4) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 MAC_tx_addr_add_::wr_en ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 MAC_tx_addr_add_::wr_en ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::wr_en && (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::wr_en && (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 4) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 4) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_add_prom_wr ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::wr_en) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_tx_addr_init) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::wr_en ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::wr_en) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::wr_en ##1 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##1 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_add_prom_wr ##2 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_tx_addr_init) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 MAC_tx_addr_add_::MAC_add_prom_wr ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 MAC_tx_addr_add_::MAC_add_prom_wr ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::din >= 2) && (MAC_tx_addr_add_::din <= 122) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 2) && (MAC_tx_addr_add_::MAC_add_prom_data <= 122) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::din >= 2) && (MAC_tx_addr_add_::din <= 122) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 2) && (MAC_tx_addr_add_::MAC_add_prom_data <= 122) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##2 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 25) ##3 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data >= 112) && (MAC_tx_addr_add_::MAC_add_prom_data <= 162) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data >= 112) && (MAC_tx_addr_add_::MAC_add_prom_data <= 150) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 89) && (MAC_tx_addr_add_::MAC_add_prom_data <= 101) && (MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din >= 221) && (MAC_tx_addr_add_::din <= 248) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din >= 112) && (MAC_tx_addr_add_::din <= 162) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 0) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din == 112) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 162) ##2 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 38) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_tx_addr_rd ##2 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 0) ##3 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 45) && (MAC_tx_addr_add_::din <= 190) ##4 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 45) && (MAC_tx_addr_add_::MAC_add_prom_data <= 190) && (MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 45) && (MAC_tx_addr_add_::MAC_add_prom_data <= 101) && (MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din >= 112) && (MAC_tx_addr_add_::din <= 150) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 221) && (MAC_tx_addr_add_::MAC_add_prom_data <= 248) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::wr_en ##4 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data >= 112) && (MAC_tx_addr_add_::MAC_add_prom_data <= 175) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 45) && (MAC_tx_addr_add_::din <= 101) ##4 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 101) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr == 2) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr == 0) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 48) ##3 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 230) ##4 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##3 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din == 162) ##2 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr == 5) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 25) ##3 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 3) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 3) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 !MAC_tx_addr_add_::MAC_tx_addr_init ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 0) ##3 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 3) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr ##3 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din == 101) ##4 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 221) ##2 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din == 38) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##3 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 112) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add == 5) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 230) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 48) ##3 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 4) ##4 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din == 221) ##2 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 101) ##4 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 3) ##2 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 101) ##4 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 89) && (MAC_tx_addr_add_::din <= 101) ##4 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add == 2) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din >= 112) && (MAC_tx_addr_add_::din <= 175) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 3) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr == 3) ##2 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::MAC_add_prom_data == 183)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 !MAC_tx_addr_add_::MAC_tx_addr_init && (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 !MAC_tx_addr_add_::wr_en && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2 && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::MAC_add_prom_data == 136)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 MAC_tx_addr_add_::wr_en ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_tx_addr_init) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_rd == 0)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_wr == 1)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_add_prom_wr ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::MAC_add_prom_add == 6) && MAC_tx_addr_add_::MAC_add_prom_wr) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_tx_addr_init) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::din == 183)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 MAC_tx_addr_add_::wr_en ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::MAC_add_prom_add == 1)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2 && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_rd == 0)) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 12) && (MAC_tx_addr_add_::MAC_add_prom_data <= 48) ##3 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::din == 136)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::wr_en) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_add_prom_wr ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::MAC_add_prom_add == 6) && MAC_tx_addr_add_::MAC_add_prom_wr_dl1) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 12) && (MAC_tx_addr_add_::din <= 48) ##3 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::MAC_add_prom_add == 6) && MAC_tx_addr_add_::MAC_add_prom_wr_dl2) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 !MAC_tx_addr_add_::wr_en && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::wr_en) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 2) && (MAC_tx_addr_add_::MAC_add_prom_data <= 91) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::din >= 2) && (MAC_tx_addr_add_::din <= 91) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 2) && (MAC_tx_addr_add_::MAC_add_prom_data <= 91) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::din >= 2) && (MAC_tx_addr_add_::din <= 91) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::din >= 2) && (MAC_tx_addr_add_::din <= 68) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 2) && (MAC_tx_addr_add_::MAC_add_prom_data <= 68) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::din >= 2) && (MAC_tx_addr_add_::din <= 68) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 2) && (MAC_tx_addr_add_::MAC_add_prom_data <= 68) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 2) && (MAC_tx_addr_add_::MAC_add_prom_data <= 48) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::din >= 2) && (MAC_tx_addr_add_::din <= 48) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::din >= 2) && (MAC_tx_addr_add_::din <= 48) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 2) && (MAC_tx_addr_add_::MAC_add_prom_data <= 48) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 171) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 171) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 171) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 171) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::add_rd >= 2) && (MAC_tx_addr_add_::add_rd <= 3) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr && (MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr >= 4) && (MAC_tx_addr_add_::add_wr <= 7) ##4 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 4) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) && (MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_wr == 5) && MAC_tx_addr_add_::MAC_tx_addr_rd) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 45) ##4 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 45) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 7) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_wr == 5) && MAC_tx_addr_add_::MAC_add_prom_wr) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 45) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 7) ##4 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_wr == 5) && MAC_tx_addr_add_::MAC_add_prom_wr_dl1) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::wr_en ##4 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din >= 38) && (MAC_tx_addr_add_::din <= 162) ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data >= 38) && (MAC_tx_addr_add_::MAC_add_prom_data <= 162) ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr >= 4) && (MAC_tx_addr_add_::add_wr <= 7) ##4 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) && (MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_wr == 5) && MAC_tx_addr_add_::MAC_add_prom_wr_dl1) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::wr_en ##4 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl2 && !MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##4 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl1 && (MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 7) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 4) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) && (MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##4 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) && (MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_wr == 5) && MAC_tx_addr_add_::MAC_add_prom_wr) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 45) ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data >= 38) && (MAC_tx_addr_add_::MAC_add_prom_data <= 162) ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din >= 38) && (MAC_tx_addr_add_::din <= 162) ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl1 && (MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 7) ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_wr == 5) && MAC_tx_addr_add_::MAC_tx_addr_rd) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr && (MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_tx_addr_init ##2 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr ##2 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 25) && (MAC_tx_addr_add_::din <= 230) ##3 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 25) && (MAC_tx_addr_add_::din <= 230) ##3 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::wr_en ##2 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr ##2 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 25) ##2 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 25) && (MAC_tx_addr_add_::MAC_add_prom_data <= 230) ##3 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din == 25) ##2 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 25) && (MAC_tx_addr_add_::MAC_add_prom_data <= 230) ##3 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_tx_addr_init ##2 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::wr_en ##2 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 25) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din == 25) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din == 162) ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din == 162) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##3 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 3) ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add == 3) ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 162) ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add == 3) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##3 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 162) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr == 3) ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data >= 150) && (MAC_tx_addr_add_::MAC_add_prom_data <= 162) ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr == 3) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din >= 112) && (MAC_tx_addr_add_::din <= 162) ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 3) ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din >= 150) && (MAC_tx_addr_add_::din <= 162) ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din >= 112) && (MAC_tx_addr_add_::din <= 162) ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##3 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##3 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 3) ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din >= 150) && (MAC_tx_addr_add_::din <= 162) ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data >= 112) && (MAC_tx_addr_add_::MAC_add_prom_data <= 162) ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data >= 150) && (MAC_tx_addr_add_::MAC_add_prom_data <= 162) ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::wr_en ##3 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::wr_en ##3 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 3) ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data >= 112) && (MAC_tx_addr_add_::MAC_add_prom_data <= 162) ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 200) && (MAC_tx_addr_add_::din <= 230) ##3 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 62) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_tx_addr_init ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 200) && (MAC_tx_addr_add_::MAC_add_prom_data <= 230) ##3 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 230) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 230) ##3 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 230) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 62) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 200) && (MAC_tx_addr_add_::MAC_add_prom_data <= 230) ##3 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add >= 4) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5) ##3 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 4) ##3 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 62) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 200) && (MAC_tx_addr_add_::din <= 230) ##3 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_tx_addr_init ##3 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##3 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr >= 4) && (MAC_tx_addr_add_::add_wr <= 5) ##3 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr >= 4) && (MAC_tx_addr_add_::add_wr <= 5) ##3 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add >= 4) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5) ##3 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 62) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 230) ##3 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 133) && (MAC_tx_addr_add_::din <= 255) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 133) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_tx_addr_rd ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_tx_addr_rd ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 2) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 6) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 2) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 6) && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1 && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::MAC_tx_addr_rd) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::wr_en ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 2) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::MAC_tx_addr_rd) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_add_prom_wr ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_tx_addr_rd ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1 && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::wr_en) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_tx_addr_rd ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::MAC_tx_addr_init) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::wr_en) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_add_prom_wr ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::wr_en ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::MAC_tx_addr_init) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 2) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 6) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 6) && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::add_rd >= 2) && (MAC_tx_addr_add_::add_rd <= 3) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::add_rd >= 2) && (MAC_tx_addr_add_::add_rd <= 3) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 2) && (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::add_rd == 3) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 213) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::din >= 213) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::din >= 213) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 213) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 209) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::din >= 190) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 209) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 190) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::din >= 190) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::add_rd == 3) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 190) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::din >= 209) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::add_rd == 3) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::din >= 209) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 190) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 190) && (MAC_tx_addr_add_::din <= 255) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 207) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 207) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 172) && (MAC_tx_addr_add_::din <= 255) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 172) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 124) && (MAC_tx_addr_add_::MAC_add_prom_data <= 254) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::din >= 124) && (MAC_tx_addr_add_::din <= 254) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 207) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 125) && (MAC_tx_addr_add_::MAC_add_prom_data <= 254) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 207) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::din >= 125) && (MAC_tx_addr_add_::din <= 254) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::din >= 175) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add == 0)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr == 0)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 171) && (MAC_tx_addr_add_::din <= 255) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::add_wr == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) && MAC_tx_addr_add_::wr_en ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::din >= 2) && (MAC_tx_addr_add_::din <= 121) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 4)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 175) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add == 0)) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 230)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 230)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_tx_addr_init) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 2) && (MAC_tx_addr_add_::MAC_add_prom_data <= 121) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr == 0)) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 175) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 171) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 !MAC_tx_addr_add_::wr_en ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4)) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::din >= 175) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 !MAC_tx_addr_add_::wr_en ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 2) && (MAC_tx_addr_add_::MAC_add_prom_data <= 48) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::din >= 35) && (MAC_tx_addr_add_::din <= 68) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 35) && (MAC_tx_addr_add_::MAC_add_prom_data <= 68) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 !MAC_tx_addr_add_::wr_en ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::din >= 2) && (MAC_tx_addr_add_::din <= 48) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::din >= 133) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 2) && (MAC_tx_addr_add_::MAC_add_prom_data <= 80) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 133) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::MAC_add_prom_add >= 4) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 133) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::din >= 133) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::add_wr >= 4) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 2) && (MAC_tx_addr_add_::MAC_add_prom_data <= 68) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::din >= 2) && (MAC_tx_addr_add_::din <= 80) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::din >= 2) && (MAC_tx_addr_add_::din <= 68) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 78) ##1 true) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_add_prom_wr ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_add_prom_wr ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##3 true) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 12) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 89) && (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 89) && (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 true) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 3) ##3 true) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 !MAC_tx_addr_add_::wr_en && (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 12) ##2 true) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::MAC_tx_addr_init ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 !MAC_tx_addr_add_::MAC_tx_addr_rd) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::wr_en ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 3) && (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_add_prom_wr ##3 true) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_add_prom_wr ##1 true) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 78) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 12) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2 && (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din == 78) ##1 true) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 MAC_tx_addr_add_::MAC_add_prom_wr ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 !MAC_tx_addr_add_::MAC_tx_addr_rd) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din == 78) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##4 true) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 89) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::MAC_tx_addr_init ##1 true) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::wr_en ##1 true) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 !MAC_tx_addr_add_::wr_en && (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 89) ##3 true) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 3) && (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2 && (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 12) ##2 true) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 3) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_tx_addr_rd ##2 true) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_tx_addr_init ##2 true) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_add_prom_wr) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 147) && (MAC_tx_addr_add_::din <= 199) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 2) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 2) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl1) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_tx_addr_init ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::wr_en ##2 true) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 81) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::wr_en) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 81) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::wr_en ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_rd == 0) ##2 true) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 81) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_rd == 0) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 147) && (MAC_tx_addr_add_::MAC_add_prom_data <= 199) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_tx_addr_rd ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##2 true) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 2) ##2 true) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 81) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 2) ##2 true) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::wr_en ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::din >= 178) && (MAC_tx_addr_add_::din <= 254) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && MAC_tx_addr_add_::wr_en ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 45) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr && (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl1 && (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 45) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl1 && (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr && (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::din >= 177) && (MAC_tx_addr_add_::din <= 254) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 !MAC_tx_addr_add_::MAC_add_prom_wr && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1 && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 7) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::add_rd >= 0) && (MAC_tx_addr_add_::add_rd <= 3) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 7) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 178) && (MAC_tx_addr_add_::MAC_add_prom_data <= 254) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##3 (MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_tx_addr_rd ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && MAC_tx_addr_add_::wr_en ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 177) && (MAC_tx_addr_add_::MAC_add_prom_data <= 254) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##3 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##2 (MAC_tx_addr_add_::add_wr == 2) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 0) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 199) && (MAC_tx_addr_add_::MAC_add_prom_data <= 254) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##2 (MAC_tx_addr_add_::add_wr == 2) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 0) ##1 true) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 2) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 0) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::din >= 199) && (MAC_tx_addr_add_::din <= 254) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 2) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 0) ##1 true) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) && MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 196) && (MAC_tx_addr_add_::MAC_add_prom_data <= 254) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::din >= 196) && (MAC_tx_addr_add_::din <= 254) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 200) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 200) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 200) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 200) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::din >= 3) && (MAC_tx_addr_add_::din <= 47) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 158) && (MAC_tx_addr_add_::MAC_add_prom_data <= 205) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 158) && (MAC_tx_addr_add_::din <= 205) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::MAC_add_prom_data >= 3) && (MAC_tx_addr_add_::MAC_add_prom_data <= 47) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::din >= 3) && (MAC_tx_addr_add_::din <= 47) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::MAC_add_prom_data >= 3) && (MAC_tx_addr_add_::MAC_add_prom_data <= 47) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::MAC_add_prom_data >= 3) && (MAC_tx_addr_add_::MAC_add_prom_data <= 52) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::din >= 3) && (MAC_tx_addr_add_::din <= 52) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::din >= 3) && (MAC_tx_addr_add_::din <= 52) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::MAC_add_prom_data >= 3) && (MAC_tx_addr_add_::MAC_add_prom_data <= 52) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::add_wr == 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::add_wr == 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::din >= 3) && (MAC_tx_addr_add_::din <= 96) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 123) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 123) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 123) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 123) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::MAC_add_prom_data >= 3) && (MAC_tx_addr_add_::MAC_add_prom_data <= 96) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::MAC_add_prom_data >= 3) && (MAC_tx_addr_add_::MAC_add_prom_data <= 96) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::din >= 3) && (MAC_tx_addr_add_::din <= 96) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 191) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 191) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 191) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 191) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::add_rd == 3) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 25) ##1 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr == 3)) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_tx_addr_rd) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 0) ##1 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_tx_addr_rd) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 3)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 0) ##1 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 3)) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 188) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 188) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr == 3)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::add_rd == 3) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 188) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr ##1 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 188) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 0) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 0) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 25) ##1 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 25) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 25) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 128) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::MAC_add_prom_data >= 3) && (MAC_tx_addr_add_::MAC_add_prom_data <= 122) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 128) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 128) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::MAC_add_prom_data >= 3) && (MAC_tx_addr_add_::MAC_add_prom_data <= 122) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::din >= 3) && (MAC_tx_addr_add_::din <= 122) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 128) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::din >= 3) && (MAC_tx_addr_add_::din <= 122) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 230) && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##3 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 230) && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 230) ##2 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##2 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 230) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 !MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::add_wr >= 4) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::MAC_add_prom_add >= 4) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::add_wr >= 4) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::MAC_add_prom_add >= 4) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl2 && !MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl2 && !MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 4) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 4) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl2 && !MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 200) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 200) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 200) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 200) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl2 && !MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 171) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 171) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 MAC_tx_addr_add_::wr_en ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 171) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 171) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 MAC_tx_addr_add_::wr_en ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 81) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 81) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 81) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 207) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 207) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 207) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 207) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 81) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 128) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 188) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::wr_en) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_tx_addr_init) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_add_prom_wr ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 62) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 62) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 188) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 128) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 62) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::wr_en) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 188) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 62) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 128) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_add_prom_wr ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_tx_addr_init) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 188) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 128) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##1 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_tx_addr_init) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_tx_addr_init) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::wr_en ##1 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_add_prom_wr ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::wr_en ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::wr_en ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::wr_en ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::wr_en) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::wr_en ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_add_prom_wr ##2 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::wr_en) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din == 89) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 89) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din == 89) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 89) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 191) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 191) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 191) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 191) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 123) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 123) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 123) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 123) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::wr_en ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::wr_en ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din == 162)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 200)) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 162)) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_tx_addr_rd) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din == 162)) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_tx_addr_rd) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 162)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 200)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 200)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 200)) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 123) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 230) && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 123) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 230) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 123) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 230) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 230) && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 123) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 MAC_tx_addr_add_::wr_en ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 MAC_tx_addr_add_::wr_en ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::add_rd == 3) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::add_rd == 3) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##4 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 190) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 190) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 190) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 190) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 170) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 0) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 0) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##3 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 25) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 170) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 104) && (MAC_tx_addr_add_::din <= 154) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 0) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 25) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 25) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 25) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 104) && (MAC_tx_addr_add_::MAC_add_prom_data <= 154) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 104) && (MAC_tx_addr_add_::din <= 154) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 170) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 0) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 104) && (MAC_tx_addr_add_::MAC_add_prom_data <= 154) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 170) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) && (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) && (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 52) ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 52) ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 52) ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 52) ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 51) ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 51) ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 51) ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 51) ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59) ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59) ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59) ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59) ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::add_wr >= 4) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::add_wr >= 4) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::MAC_add_prom_add >= 4) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::MAC_add_prom_add >= 4) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 69) ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 69) ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 69) ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 69) ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 2) ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 2) ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd >= 2) && (MAC_tx_addr_add_::add_rd <= 4) ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd >= 2) && (MAC_tx_addr_add_::add_rd <= 4) ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd >= 2) && (MAC_tx_addr_add_::add_rd <= 3) ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd >= 2) && (MAC_tx_addr_add_::add_rd <= 3) ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 47) && (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 47) && (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) && (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 47) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) && (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 52) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 52) && (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 52) && (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) && (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 52) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) && (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 47) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 126) && (MAC_tx_addr_add_::din <= 189) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 126) && (MAC_tx_addr_add_::MAC_add_prom_data <= 189) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 126) && (MAC_tx_addr_add_::MAC_add_prom_data <= 189) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 126) && (MAC_tx_addr_add_::din <= 189) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::MAC_tx_addr_rd) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5)) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd >= 0) && (MAC_tx_addr_add_::add_rd <= 3) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 45) && (MAC_tx_addr_add_::MAC_add_prom_data <= 198) && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 45) && (MAC_tx_addr_add_::din <= 198) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 5)) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5)) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 5)) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd >= 2) && (MAC_tx_addr_add_::add_rd <= 3) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_tx_addr_rd ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 81) && (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) && (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 81) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 81) && (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) && (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 81) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 62) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 207) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 62) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 62) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 207) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 207) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 62) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 207) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 45) && (MAC_tx_addr_add_::MAC_add_prom_data <= 198) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 45) && (MAC_tx_addr_add_::din <= 198) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_tx_addr_rd ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_tx_addr_rd ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 45) && (MAC_tx_addr_add_::din <= 198) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 45) && (MAC_tx_addr_add_::MAC_add_prom_data <= 198) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 5) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd >= 2) && (MAC_tx_addr_add_::add_rd <= 3) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd >= 2) && (MAC_tx_addr_add_::add_rd <= 3) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 200) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 200) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 200) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 200) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 2) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 2) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 2) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 2) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) && MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) && MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 81) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 81) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 81) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 81) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 0) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 0) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 0) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 0) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::wr_en ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::wr_en ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 50) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 50) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::wr_en) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::wr_en) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 191) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 191) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 191) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 191) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 188) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 188) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 188) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 188) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::wr_en ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 2) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 2) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 50) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 50) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 50) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 50) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 4) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 4) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 90) && (MAC_tx_addr_add_::din <= 173) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 90) && (MAC_tx_addr_add_::MAC_add_prom_data <= 173) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 90) && (MAC_tx_addr_add_::MAC_add_prom_data <= 173) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 90) && (MAC_tx_addr_add_::din <= 173) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 69) && (MAC_tx_addr_add_::din <= 130) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 69) && (MAC_tx_addr_add_::MAC_add_prom_data <= 130) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 69) && (MAC_tx_addr_add_::din <= 130) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 69) && (MAC_tx_addr_add_::MAC_add_prom_data <= 130) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 130) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 130) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##1 MAC_tx_addr_add_::MAC_add_prom_wr ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##1 MAC_tx_addr_add_::MAC_add_prom_wr ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 45) && (MAC_tx_addr_add_::din <= 101) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 45) && (MAC_tx_addr_add_::MAC_add_prom_data <= 101) && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 6) && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 6) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl1 && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::wr_en && (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 171) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 171) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 171) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 171) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 0)) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 218) && (MAC_tx_addr_add_::MAC_add_prom_data <= 248)) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 6) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr == 0)) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_tx_addr_rd ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 200) && (MAC_tx_addr_add_::MAC_add_prom_data <= 230)) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 6) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_tx_addr_rd) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 2)) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 2) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 200) && (MAC_tx_addr_add_::din <= 230)) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 200) && (MAC_tx_addr_add_::din <= 230) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 200) && (MAC_tx_addr_add_::din <= 230)) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 45) && (MAC_tx_addr_add_::MAC_add_prom_data <= 101) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 45) && (MAC_tx_addr_add_::MAC_add_prom_data <= 101) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 45) && (MAC_tx_addr_add_::din <= 101) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 6) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 200) && (MAC_tx_addr_add_::MAC_add_prom_data <= 230) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 200) && (MAC_tx_addr_add_::MAC_add_prom_data <= 230)) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 2)) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 2)) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_tx_addr_rd) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::MAC_tx_addr_init) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 6) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 2)) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 2) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din >= 218) && (MAC_tx_addr_add_::din <= 248)) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 45) && (MAC_tx_addr_add_::din <= 101) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl1 && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl1 && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::wr_en ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din >= 25) && (MAC_tx_addr_add_::din <= 78) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 25) && (MAC_tx_addr_add_::MAC_add_prom_data <= 78) ##2 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::MAC_add_prom_add == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::MAC_add_prom_add == 5)) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din >= 25) && (MAC_tx_addr_add_::din <= 78) ##2 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 25) && (MAC_tx_addr_add_::MAC_add_prom_data <= 78) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 104) && (MAC_tx_addr_add_::MAC_add_prom_data <= 153) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 45) && (MAC_tx_addr_add_::MAC_add_prom_data <= 89) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 104) && (MAC_tx_addr_add_::din <= 153) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 45) && (MAC_tx_addr_add_::din <= 89) ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 104) && (MAC_tx_addr_add_::din <= 153) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 104) && (MAC_tx_addr_add_::MAC_add_prom_data <= 153) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 45) && (MAC_tx_addr_add_::MAC_add_prom_data <= 89) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 45) && (MAC_tx_addr_add_::din <= 89) ##4 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 4) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 4) && (MAC_tx_addr_add_::add_wr <= 5) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 4) && (MAC_tx_addr_add_::add_wr <= 5) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 4) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 1) && (MAC_tx_addr_add_::add_wr <= 2) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 1) && (MAC_tx_addr_add_::add_wr <= 2) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 1) && (MAC_tx_addr_add_::MAC_add_prom_add <= 2) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 1) && (MAC_tx_addr_add_::MAC_add_prom_add <= 2) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data >= 162) && (MAC_tx_addr_add_::MAC_add_prom_data <= 175) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din >= 162) && (MAC_tx_addr_add_::din <= 175) ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din >= 162) && (MAC_tx_addr_add_::din <= 175) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data >= 162) && (MAC_tx_addr_add_::MAC_add_prom_data <= 175) ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 6) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 6) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 6) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 6) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::wr_en) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::wr_en) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr >= 4) && (MAC_tx_addr_add_::add_wr <= 6) ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 101) && (MAC_tx_addr_add_::MAC_add_prom_data <= 230) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din >= 162) && (MAC_tx_addr_add_::din <= 248) ##2 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din >= 162) && (MAC_tx_addr_add_::din <= 248) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 101) && (MAC_tx_addr_add_::MAC_add_prom_data <= 230) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr >= 4) && (MAC_tx_addr_add_::add_wr <= 6) ##4 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 162) && (MAC_tx_addr_add_::MAC_add_prom_data <= 248) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 4) && (MAC_tx_addr_add_::MAC_add_prom_add <= 6) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 101) && (MAC_tx_addr_add_::din <= 230) ##4 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 4) && (MAC_tx_addr_add_::MAC_add_prom_add <= 6) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 162) && (MAC_tx_addr_add_::MAC_add_prom_data <= 248) ##2 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 101) && (MAC_tx_addr_add_::din <= 230) ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 2) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::wr_en ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::wr_en ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##1 (MAC_tx_addr_add_::din >= 123) && (MAC_tx_addr_add_::din <= 254) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 123) && (MAC_tx_addr_add_::MAC_add_prom_data <= 254) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##1 (MAC_tx_addr_add_::din >= 123) && (MAC_tx_addr_add_::din <= 254) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 123) && (MAC_tx_addr_add_::MAC_add_prom_data <= 254) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 25) && (MAC_tx_addr_add_::din <= 204) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 25) && (MAC_tx_addr_add_::din <= 204) ##3 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 25) && (MAC_tx_addr_add_::MAC_add_prom_data <= 204) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 25) && (MAC_tx_addr_add_::MAC_add_prom_data <= 204) ##3 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::wr_en ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::wr_en);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 90) && (MAC_tx_addr_add_::MAC_add_prom_data <= 173) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 90) && (MAC_tx_addr_add_::din <= 173) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 90) && (MAC_tx_addr_add_::din <= 173) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 90) && (MAC_tx_addr_add_::MAC_add_prom_data <= 173) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din >= 38) && (MAC_tx_addr_add_::din <= 150) ##1 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data >= 38) && (MAC_tx_addr_add_::MAC_add_prom_data <= 150) ##1 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din >= 38) && (MAC_tx_addr_add_::din <= 150) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data >= 38) && (MAC_tx_addr_add_::MAC_add_prom_data <= 150) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::wr_en ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl2 && (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 190) && (MAC_tx_addr_add_::din <= 230) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 190) && (MAC_tx_addr_add_::MAC_add_prom_data <= 230) && (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_add_prom_wr ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_tx_addr_init ##1 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##1 !MAC_tx_addr_add_::wr_en ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##1 !MAC_tx_addr_add_::wr_en ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add >= 4) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 5) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 2) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 190) && (MAC_tx_addr_add_::din <= 198) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 51) && (MAC_tx_addr_add_::MAC_add_prom_data <= 97) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 190) && (MAC_tx_addr_add_::MAC_add_prom_data <= 198) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 51) && (MAC_tx_addr_add_::din <= 97) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 89) && (MAC_tx_addr_add_::MAC_add_prom_data <= 101) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 190) && (MAC_tx_addr_add_::MAC_add_prom_data <= 198) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 89) && (MAC_tx_addr_add_::din <= 101) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr >= 4) && (MAC_tx_addr_add_::add_wr <= 5) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 200) && (MAC_tx_addr_add_::din <= 204) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 2) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 190) && (MAC_tx_addr_add_::din <= 198) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 89) && (MAC_tx_addr_add_::MAC_add_prom_data <= 101) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 190) && (MAC_tx_addr_add_::din <= 198) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 190) && (MAC_tx_addr_add_::MAC_add_prom_data <= 198) && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 200) && (MAC_tx_addr_add_::MAC_add_prom_data <= 204) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 89) && (MAC_tx_addr_add_::din <= 101) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 5) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 89) && (MAC_tx_addr_add_::din <= 101) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 89) && (MAC_tx_addr_add_::MAC_add_prom_data <= 101) && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::wr_en ##1 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 131) && (MAC_tx_addr_add_::din <= 193) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 131) && (MAC_tx_addr_add_::din <= 193) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 131) && (MAC_tx_addr_add_::MAC_add_prom_data <= 193) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 131) && (MAC_tx_addr_add_::MAC_add_prom_data <= 193) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 25) && (MAC_tx_addr_add_::MAC_add_prom_data <= 78)) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 200) && (MAC_tx_addr_add_::din <= 204)) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::wr_en ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 200) && (MAC_tx_addr_add_::din <= 204)) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7)) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din >= 25) && (MAC_tx_addr_add_::din <= 78)) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_add_prom_wr) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::wr_en ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 200) && (MAC_tx_addr_add_::MAC_add_prom_data <= 204)) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr >= 4) && (MAC_tx_addr_add_::add_wr <= 5)) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add >= 4) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5)) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr >= 4) && (MAC_tx_addr_add_::add_wr <= 5)) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 200) && (MAC_tx_addr_add_::MAC_add_prom_data <= 204)) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl1) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din >= 218) && (MAC_tx_addr_add_::din <= 221)) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add >= 4) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5)) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7)) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 218) && (MAC_tx_addr_add_::MAC_add_prom_data <= 221)) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din >= 150) && (MAC_tx_addr_add_::din <= 175)) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7)) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7)) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_tx_addr_rd) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 !MAC_tx_addr_add_::MAC_add_prom_wr) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data >= 150) && (MAC_tx_addr_add_::MAC_add_prom_data <= 175)) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 53) && (MAC_tx_addr_add_::din <= 103) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 53) && (MAC_tx_addr_add_::MAC_add_prom_data <= 103) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 200) && (MAC_tx_addr_add_::MAC_add_prom_data <= 230) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 200) && (MAC_tx_addr_add_::din <= 230) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 174) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 174) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 78) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 45) && (MAC_tx_addr_add_::din <= 101) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 2) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 78) ##2 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din == 78) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr == 0) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 45) && (MAC_tx_addr_add_::MAC_add_prom_data <= 101) && (MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 0) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 0) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr == 0) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 2) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 45) && (MAC_tx_addr_add_::MAC_add_prom_data <= 101) && (MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 45) && (MAC_tx_addr_add_::din <= 101) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 2) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 2) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din == 78) ##2 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 206) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 206) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 3) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 7) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 89) ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 3) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 3) ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 7) ##4 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 3) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 3) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 7) ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 7) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 3) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 89) && (MAC_tx_addr_add_::din <= 101) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 12) && (MAC_tx_addr_add_::din <= 48) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 45) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::wr_en ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 12) && (MAC_tx_addr_add_::MAC_add_prom_data <= 25) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 12) && (MAC_tx_addr_add_::MAC_add_prom_data <= 48) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 89) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 12) && (MAC_tx_addr_add_::MAC_add_prom_data <= 25) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 12) && (MAC_tx_addr_add_::MAC_add_prom_data <= 48) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 25) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 12) ##3 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 45) ##4 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 89) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 12) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::wr_en ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 12) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 12) ##3 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 12) && (MAC_tx_addr_add_::din <= 25) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 12) && (MAC_tx_addr_add_::din <= 48) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 3) ##4 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 25) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 12) && (MAC_tx_addr_add_::din <= 25) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 3) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 89) && (MAC_tx_addr_add_::din <= 101) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##3 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 89) && (MAC_tx_addr_add_::MAC_add_prom_data <= 101) && (MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 89) ##4 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 45) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 45) ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 89) && (MAC_tx_addr_add_::MAC_add_prom_data <= 101) && (MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 194) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 194) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 230) ##3 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 230) ##3 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##3 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4) && (MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 230) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add == 3) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 4) ##3 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 !MAC_tx_addr_add_::MAC_add_prom_wr && MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 162) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din == 162) ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd >= 0) && (MAC_tx_addr_add_::add_rd <= 1) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr == 3) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 MAC_tx_addr_add_::MAC_tx_addr_init) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1 && MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din >= 25) && (MAC_tx_addr_add_::din <= 221) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 4) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 !MAC_tx_addr_add_::MAC_tx_addr_rd && MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_tx_addr_rd ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 2) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add == 3) ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::MAC_tx_addr_init ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 2) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 2) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 !MAC_tx_addr_add_::MAC_add_prom_wr && MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 162) ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr == 0) ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 2) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 175) ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 2) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::MAC_tx_addr_init ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din == 175) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add == 0) ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din >= 25) && (MAC_tx_addr_add_::din <= 221) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 2) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 175) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4) && (MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 !MAC_tx_addr_add_::MAC_add_prom_wr) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd >= 0) && (MAC_tx_addr_add_::add_rd <= 1) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 !MAC_tx_addr_add_::MAC_add_prom_wr) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 25) && (MAC_tx_addr_add_::MAC_add_prom_data <= 221) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 25) && (MAC_tx_addr_add_::MAC_add_prom_data <= 221) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add == 0) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_tx_addr_init ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 MAC_tx_addr_add_::MAC_tx_addr_init) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_tx_addr_init ##3 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr == 3) ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 230) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr == 0) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1 && MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 !MAC_tx_addr_add_::MAC_tx_addr_rd && MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din == 162) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_tx_addr_rd ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din == 175) ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 4) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 2) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 2) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 186) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 186) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl2 && (MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 69) && (MAC_tx_addr_add_::MAC_add_prom_data <= 130) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl2 && (MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 69) && (MAC_tx_addr_add_::din <= 130) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 206) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 206) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 194) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 206) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 194) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 168) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 194) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 168) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 206) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 194) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 16) && (MAC_tx_addr_add_::MAC_add_prom_data <= 31) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 15) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 16) && (MAC_tx_addr_add_::MAC_add_prom_data <= 31) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 2) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 104) && (MAC_tx_addr_add_::MAC_add_prom_data <= 153) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 104) && (MAC_tx_addr_add_::MAC_add_prom_data <= 153) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 15) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 104) && (MAC_tx_addr_add_::din <= 153) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 2) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 104) && (MAC_tx_addr_add_::din <= 153) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 16) && (MAC_tx_addr_add_::din <= 31) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 16) && (MAC_tx_addr_add_::din <= 31) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 51) && (MAC_tx_addr_add_::din <= 97) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 51) && (MAC_tx_addr_add_::MAC_add_prom_data <= 97) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 178) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 51) && (MAC_tx_addr_add_::din <= 97) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 178) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 51) && (MAC_tx_addr_add_::MAC_add_prom_data <= 97) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 0) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 0) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 190) && (MAC_tx_addr_add_::MAC_add_prom_data <= 230) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 190) && (MAC_tx_addr_add_::din <= 230) ##4 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 190) && (MAC_tx_addr_add_::din <= 230) ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 190) && (MAC_tx_addr_add_::MAC_add_prom_data <= 230) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 212) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 197) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 197) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 212) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 25) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 25) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 25) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 25) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 !MAC_tx_addr_add_::MAC_tx_addr_init) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 MAC_tx_addr_add_::MAC_add_prom_wr_dl2) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 MAC_tx_addr_add_::MAC_add_prom_wr_dl2) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 !MAC_tx_addr_add_::MAC_tx_addr_init) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 6) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din >= 218) && (MAC_tx_addr_add_::din <= 248) ##2 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 218) && (MAC_tx_addr_add_::MAC_add_prom_data <= 248) ##2 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 6) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 6) ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 218) && (MAC_tx_addr_add_::MAC_add_prom_data <= 248) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 6) ##4 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din >= 218) && (MAC_tx_addr_add_::din <= 248) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 2) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 2) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 200) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 200) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7) ##1 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##1 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr ##1 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 98) && (MAC_tx_addr_add_::MAC_add_prom_data <= 146) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 98) && (MAC_tx_addr_add_::din <= 146) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 174) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 190) && (MAC_tx_addr_add_::MAC_add_prom_data <= 198) && (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 45) && (MAC_tx_addr_add_::din <= 89) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 174) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4) && (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 45) && (MAC_tx_addr_add_::MAC_add_prom_data <= 89) && (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 174) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 174) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 190) && (MAC_tx_addr_add_::din <= 198) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 89) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::wr_en ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 3) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 200) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 3) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 190) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 101) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 5) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 5) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 101) && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 89) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 45) && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 12) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 154) && (MAC_tx_addr_add_::din <= 205) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 154) && (MAC_tx_addr_add_::MAC_add_prom_data <= 205) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 154) && (MAC_tx_addr_add_::din <= 205) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 7) && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 190) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 12) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 89) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 3) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 190) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 154) && (MAC_tx_addr_add_::MAC_add_prom_data <= 205) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 7) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 45) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::wr_en ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 190) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 89) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 190) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 3) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 200) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 190) && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##4 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 3) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 101) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 45) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 198) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 198) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 0) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 230) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 101) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 0) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 7) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##4 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 0) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 7) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 48) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 45) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##3 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 198) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_tx_addr_init ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 45) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 3) && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 101) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 230) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##3 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 3) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 3) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 89) && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 198) && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 7) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 45) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##3 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 3) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 0) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 101) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 89) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 3) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 198) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 7) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 198) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##4 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 48) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7) ##1 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din >= 25) && (MAC_tx_addr_add_::din <= 78) ##1 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_add_prom_wr ##1 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##1 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 25) && (MAC_tx_addr_add_::MAC_add_prom_data <= 78) ##1 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 12)) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 230)) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 12)) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr == 7)) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 230)) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 218)) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_rd == 4)) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 12)) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_tx_addr_init) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 200)) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 48)) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 12)) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 230)) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 104) && (MAC_tx_addr_add_::MAC_add_prom_data <= 153) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 5)) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_rd == 4)) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 230)) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 48)) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 4)) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 221)) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din == 221)) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 200)) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_tx_addr_init) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 200)) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din == 218)) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 48)) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4)) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 200)) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr == 5)) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 5)) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 104) && (MAC_tx_addr_add_::din <= 153) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 48)) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 7)) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 4)) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4)) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 5)) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din >= 162) && (MAC_tx_addr_add_::din <= 175)) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 12) && (MAC_tx_addr_add_::MAC_add_prom_data <= 25) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7)) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 200) && (MAC_tx_addr_add_::MAC_add_prom_data <= 204) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7)) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5)) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::wr_en ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data >= 38) && (MAC_tx_addr_add_::MAC_add_prom_data <= 61)) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data >= 162) && (MAC_tx_addr_add_::MAC_add_prom_data <= 175)) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 12) && (MAC_tx_addr_add_::din <= 25) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 200) && (MAC_tx_addr_add_::din <= 204) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din >= 38) && (MAC_tx_addr_add_::din <= 61)) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 MAC_tx_addr_add_::MAC_add_prom_wr_dl2) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5)) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 53) && (MAC_tx_addr_add_::MAC_add_prom_data <= 103) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 2) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 53) && (MAC_tx_addr_add_::din <= 103) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 53) && (MAC_tx_addr_add_::din <= 103) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 2) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 2) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 2) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 53) && (MAC_tx_addr_add_::MAC_add_prom_data <= 103) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add >= 4) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr >= 4) && (MAC_tx_addr_add_::add_wr <= 5) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 1) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 1) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 1) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 1) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 2) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 2) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 3) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 1) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 3) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 1) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 190) && (MAC_tx_addr_add_::din <= 198) ##4 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 190) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 190) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 200) && (MAC_tx_addr_add_::MAC_add_prom_data <= 204) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din == 190) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 200) && (MAC_tx_addr_add_::din <= 204) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 190) && (MAC_tx_addr_add_::din <= 198) ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 190) && (MAC_tx_addr_add_::MAC_add_prom_data <= 198) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 190) && (MAC_tx_addr_add_::MAC_add_prom_data <= 198) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 200) && (MAC_tx_addr_add_::MAC_add_prom_data <= 204) ##3 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 200) && (MAC_tx_addr_add_::din <= 204) ##3 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din == 190) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 53) && (MAC_tx_addr_add_::din <= 103) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 188) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 53) && (MAC_tx_addr_add_::MAC_add_prom_data <= 103) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 53) && (MAC_tx_addr_add_::MAC_add_prom_data <= 103) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 188) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 53) && (MAC_tx_addr_add_::din <= 103) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5) ##2 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 218) && (MAC_tx_addr_add_::MAC_add_prom_data <= 221) ##2 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_wr == 6)) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7) ##2 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data >= 112) && (MAC_tx_addr_add_::MAC_add_prom_data <= 150) ##1 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din >= 218) && (MAC_tx_addr_add_::din <= 221) ##2 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din >= 112) && (MAC_tx_addr_add_::din <= 150) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data >= 218) && (MAC_tx_addr_add_::MAC_add_prom_data <= 221) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din >= 218) && (MAC_tx_addr_add_::din <= 221) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din >= 112) && (MAC_tx_addr_add_::din <= 150) ##1 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data >= 112) && (MAC_tx_addr_add_::MAC_add_prom_data <= 150) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_rd == 1)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 MAC_tx_addr_add_::wr_en) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##2 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 MAC_tx_addr_add_::wr_en) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_wr == 6)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 7) && (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 128) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 169) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 230) && (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 198) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 45) && (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 45) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 230) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 89) && (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 89) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 3) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 190) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 128) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##4 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 169) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 7) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 171) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##1 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 3) && (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 198) && (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 190) && (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 171) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 6) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din >= 38) && (MAC_tx_addr_add_::din <= 61) ##1 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data >= 38) && (MAC_tx_addr_add_::MAC_add_prom_data <= 61) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data >= 38) && (MAC_tx_addr_add_::MAC_add_prom_data <= 61) ##1 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 6) ##1 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 6) ##1 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 6) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 25) && (MAC_tx_addr_add_::MAC_add_prom_data <= 48) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 25) && (MAC_tx_addr_add_::din <= 48) ##3 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din >= 38) && (MAC_tx_addr_add_::din <= 61) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 25) && (MAC_tx_addr_add_::MAC_add_prom_data <= 48) ##3 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 25) && (MAC_tx_addr_add_::din <= 48) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din == 162) ##1 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_tx_addr_rd ##1 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 90) && (MAC_tx_addr_add_::MAC_add_prom_data <= 173) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr == 5) ##1 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 248) ##1 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 191) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 90) && (MAC_tx_addr_add_::din <= 173) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din == 248) ##1 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 5) ##1 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 162) ##1 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 131) && (MAC_tx_addr_add_::din <= 193) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr == 3) ##1 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 3) ##1 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 191) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 131) && (MAC_tx_addr_add_::MAC_add_prom_data <= 193) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 162)) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 7) ##1 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din == 78) ##1 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 3)) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 78) ##1 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din == 218) ##1 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 69) && (MAC_tx_addr_add_::din <= 130) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr == 3)) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 69) && (MAC_tx_addr_add_::din <= 130) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din == 162)) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 69) && (MAC_tx_addr_add_::MAC_add_prom_data <= 130) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 69) && (MAC_tx_addr_add_::MAC_add_prom_data <= 130) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 218) ##1 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr == 7) ##1 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din == 38)) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 175)) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 200) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 12) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din == 150)) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 5) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr == 7)) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr == 3)) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 5) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 25) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 150)) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 194) && (MAC_tx_addr_add_::din <= 255) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din == 175)) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 38)) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add == 6)) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 200) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 25) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add == 5)) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 194) && (MAC_tx_addr_add_::din <= 255) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 194) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 162)) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr == 5)) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 0) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 0) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add == 3)) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr == 0)) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add == 7)) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din == 162)) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add == 0)) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 12) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 194) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr == 6)) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_tx_addr_init ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 230) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 230) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 0) ##1 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr ##1 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 0) ##1 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 200) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 200) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 50) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 50) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 230) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 230) && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##4 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##1 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 207) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr >= 4) && (MAC_tx_addr_add_::add_wr <= 5) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add >= 4) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 200) && (MAC_tx_addr_add_::din <= 230) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add >= 4) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 200) && (MAC_tx_addr_add_::MAC_add_prom_data <= 230) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr >= 4) && (MAC_tx_addr_add_::add_wr <= 5) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 207) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 200) && (MAC_tx_addr_add_::din <= 230) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 200) && (MAC_tx_addr_add_::MAC_add_prom_data <= 230) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 4) ##4 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 200) ##3 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 190) ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr == 7) ##1 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 5) ##3 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add == 7) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din == 150) ##1 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 190) ##4 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add == 7) ##1 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr == 7) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 150) ##1 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 230) ##4 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 230) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 198) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 150) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 230) ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 198) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 4) ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::wr_en ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 190) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 230) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::add_rd == 3) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din == 150) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::wr_en ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 5) ##3 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 198) ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 5) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 200) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 200) ##3 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 5) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 198) ##4 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 190) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 200) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 25) && (MAC_tx_addr_add_::din <= 230) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::MAC_add_prom_add == 1)) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 MAC_tx_addr_add_::MAC_add_prom_wr) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 && MAC_tx_addr_add_::MAC_tx_addr_init ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_wr == 1)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 101) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##3 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 0) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 3) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) && (MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr == 3) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr == 5) ##2 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add == 2) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_wr == 4)) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 7) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 MAC_tx_addr_add_::MAC_add_prom_wr) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 48) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 38) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 112) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##4 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add == 6) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 48) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din == 38) ##1 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr == 6) ##1 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 25) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add == 6) ##1 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 101) && (MAC_tx_addr_add_::add_rd == 4) ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 7) ##2 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr == 5) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 25) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din == 162) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::MAC_add_prom_add == 4)) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr == 2) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din == 221) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 !MAC_tx_addr_add_::MAC_tx_addr_init ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din == 162) ##2 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 3) ##2 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl1) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 101) ##4 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din == 38) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din == 112) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 162) ##2 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 0) ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add == 2) ##1 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 221) ##2 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 && MAC_tx_addr_add_::MAC_tx_addr_init ##2 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 112) ##1 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr == 7) ##2 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 25) ##3 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr ##3 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr == 5) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 25) ##3 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_wr == 4)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 5) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr == 3) ##2 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_data == 38) ##1 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::add_wr == 1)) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 101) ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 25) && (MAC_tx_addr_add_::MAC_add_prom_data <= 230) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 162) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add == 5) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::MAC_add_prom_add == 5) ##1 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr >= 4) && (MAC_tx_addr_add_::add_wr <= 7) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##2 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 4) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) && (MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_tx_addr_rd ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::din == 221) ##2 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::din == 112) ##1 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##2 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 !MAC_tx_addr_add_::MAC_tx_addr_init ##1 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr >= 4) && (MAC_tx_addr_add_::add_wr <= 7) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl1) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr == 5) ##1 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 48) ##3 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_data == 221) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::add_wr == 7) ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 (MAC_tx_addr_add_::MAC_add_prom_add == 5) ##2 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 25) && (MAC_tx_addr_add_::din <= 230) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) && (MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 4) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) && (MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 0) ##3 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr == 6) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 0) ##3 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_tx_addr_rd ##2 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 (MAC_tx_addr_add_::add_wr == 2) ##1 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 25) && (MAC_tx_addr_add_::MAC_add_prom_data <= 230) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::MAC_add_prom_add == 1)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##4 (MAC_tx_addr_add_::MAC_add_prom_add == 4)) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 48) ##3 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 MAC_tx_addr_add_::MAC_tx_addr_rd ##1 true) |-> (MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 MAC_tx_addr_add_::MAC_tx_addr_rd ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 4) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> MAC_tx_addr_add_::MAC_tx_addr_init);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 174) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 174) && (MAC_tx_addr_add_::din <= 255) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 174) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 174) && (MAC_tx_addr_add_::din <= 255) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd >= 0) && (MAC_tx_addr_add_::add_rd <= 1) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::wr_en ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 125) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 125) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::add_wr >= 4) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::MAC_add_prom_add >= 4) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl2 && !MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 62) && (MAC_tx_addr_add_::din <= 124) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 62) && (MAC_tx_addr_add_::MAC_add_prom_data <= 124) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 5) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 90) && (MAC_tx_addr_add_::din <= 173) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 90) && (MAC_tx_addr_add_::MAC_add_prom_data <= 173) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##3 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 0) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 0) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 12) && (MAC_tx_addr_add_::din <= 204)) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 12) && (MAC_tx_addr_add_::MAC_add_prom_data <= 204)) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 89) && (MAC_tx_addr_add_::din <= 230) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 89) && (MAC_tx_addr_add_::MAC_add_prom_data <= 230) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 6) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 6) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 230) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din == 230) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 87) && (MAC_tx_addr_add_::din <= 170) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 84) && (MAC_tx_addr_add_::MAC_add_prom_data <= 169) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 84) && (MAC_tx_addr_add_::din <= 169) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 87) && (MAC_tx_addr_add_::MAC_add_prom_data <= 170) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 98) && (MAC_tx_addr_add_::MAC_add_prom_data <= 146) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 98) && (MAC_tx_addr_add_::din <= 146) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::wr_en && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 53) && (MAC_tx_addr_add_::MAC_add_prom_data <= 101) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 53) && (MAC_tx_addr_add_::din <= 101) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 102) && (MAC_tx_addr_add_::MAC_add_prom_data <= 148) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 5) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::wr_en ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 102) && (MAC_tx_addr_add_::din <= 148) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 2)) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 2)) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 3) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 3) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 69) && (MAC_tx_addr_add_::din <= 130) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 69) && (MAC_tx_addr_add_::MAC_add_prom_data <= 130) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl2 && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 190) && (MAC_tx_addr_add_::din <= 230) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 6) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 6) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_add_prom_wr ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 190) && (MAC_tx_addr_add_::MAC_add_prom_data <= 230) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 86) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 86) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 5) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 5) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 101) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din == 101) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 2)) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 12) && (MAC_tx_addr_add_::MAC_add_prom_data <= 48)) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 12) && (MAC_tx_addr_add_::din <= 48)) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 2)) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_tx_addr_rd) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 190) && (MAC_tx_addr_add_::MAC_add_prom_data <= 198) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 52) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 52) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 89) && (MAC_tx_addr_add_::MAC_add_prom_data <= 101) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 89) && (MAC_tx_addr_add_::din <= 101) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 190) && (MAC_tx_addr_add_::din <= 198) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 2) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 2) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 1) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 1) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 194) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 194) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##4 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##2 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 190) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 89) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 198) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 206) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 3) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 174) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 89) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 190) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 198) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 174) && (MAC_tx_addr_add_::din <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 206) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 3) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 12) && (MAC_tx_addr_add_::MAC_add_prom_data <= 25)) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::wr_en) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 200) && (MAC_tx_addr_add_::MAC_add_prom_data <= 204)) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 200) && (MAC_tx_addr_add_::din <= 204)) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 12) && (MAC_tx_addr_add_::din <= 25)) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 53) && (MAC_tx_addr_add_::din <= 103) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 53) && (MAC_tx_addr_add_::MAC_add_prom_data <= 103) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::wr_en ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 2) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 2) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 50) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 50) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 51) && (MAC_tx_addr_add_::din <= 97) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 51) && (MAC_tx_addr_add_::MAC_add_prom_data <= 97) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::wr_en ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 48)) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl1) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 25)) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 0)) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 25)) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 48)) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 0)) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::add_wr == 5)) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_add == 5)) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 112) && (MAC_tx_addr_add_::MAC_add_prom_data <= 160) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 112) && (MAC_tx_addr_add_::din <= 160) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 120) && (MAC_tx_addr_add_::din <= 185) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 120) && (MAC_tx_addr_add_::MAC_add_prom_data <= 185) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 4) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 4) && (MAC_tx_addr_add_::add_wr <= 5) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 4) && (MAC_tx_addr_add_::MAC_add_prom_add <= 5) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 4) && (MAC_tx_addr_add_::add_wr <= 5) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 4) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd >= 3) && (MAC_tx_addr_add_::add_rd <= 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 3) && (MAC_tx_addr_add_::MAC_add_prom_add <= 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 3) && (MAC_tx_addr_add_::add_wr <= 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 4) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 5) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 5) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 2) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 2) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 2) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 2) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 2) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 5) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 2) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 2) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 2) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 2) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 4) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 7) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 3) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 3) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 3) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 3) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::wr_en ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::wr_en ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 206) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 206) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 206) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 206) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 126) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 126) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 1) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 1) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 194) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 194) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 194) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 194) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4)) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_add_prom_wr) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl1) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_add_prom_wr) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl1) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 45) && (MAC_tx_addr_add_::MAC_add_prom_data <= 198) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_tx_addr_rd ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 45) && (MAC_tx_addr_add_::MAC_add_prom_data <= 198) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 45) && (MAC_tx_addr_add_::din <= 198) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_tx_addr_rd ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 45) && (MAC_tx_addr_add_::din <= 198) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd >= 2) && (MAC_tx_addr_add_::add_rd <= 3) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd >= 2) && (MAC_tx_addr_add_::add_rd <= 3) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::wr_en) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::wr_en) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 2) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 2) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 2) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 2) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 6) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr >= 6) && (MAC_tx_addr_add_::add_wr <= 7) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl1);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 3) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 174) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 174) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 174) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 174) && (MAC_tx_addr_add_::din <= 255) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_add_prom_wr_dl2);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_tx_addr_rd) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 50) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 200) && (MAC_tx_addr_add_::MAC_add_prom_data <= 230)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_tx_addr_rd) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 50) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 200) && (MAC_tx_addr_add_::MAC_add_prom_data <= 230)) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 50) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 50) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 200) && (MAC_tx_addr_add_::din <= 230)) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 200) && (MAC_tx_addr_add_::din <= 230)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 84) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 59) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 84) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 59) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_add_prom_wr_dl2) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 45) && (MAC_tx_addr_add_::din <= 101) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 45) && (MAC_tx_addr_add_::din <= 101) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 45) && (MAC_tx_addr_add_::MAC_add_prom_data <= 101) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl1 && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 6) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 45) && (MAC_tx_addr_add_::MAC_add_prom_data <= 101) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 6) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_add_prom_wr_dl1 && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 6) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 6) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 104) && (MAC_tx_addr_add_::MAC_add_prom_data <= 153) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 104) && (MAC_tx_addr_add_::din <= 153) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 104) && (MAC_tx_addr_add_::din <= 153) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 104) && (MAC_tx_addr_add_::MAC_add_prom_data <= 153) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 90) && (MAC_tx_addr_add_::MAC_add_prom_data <= 173) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 200) && (MAC_tx_addr_add_::din <= 204)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din >= 200) && (MAC_tx_addr_add_::din <= 204)) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 200) && (MAC_tx_addr_add_::MAC_add_prom_data <= 204)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 90) && (MAC_tx_addr_add_::MAC_add_prom_data <= 173) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 90) && (MAC_tx_addr_add_::din <= 173) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 90) && (MAC_tx_addr_add_::din <= 173) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 200) && (MAC_tx_addr_add_::MAC_add_prom_data <= 204)) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 90) && (MAC_tx_addr_add_::din <= 173) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 90) && (MAC_tx_addr_add_::MAC_add_prom_data <= 173) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::wr_en ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::wr_en ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 90) && (MAC_tx_addr_add_::MAC_add_prom_data <= 173) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 90) && (MAC_tx_addr_add_::din <= 173) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 89) && (MAC_tx_addr_add_::MAC_add_prom_data <= 101) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 89) && (MAC_tx_addr_add_::MAC_add_prom_data <= 101) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 190) && (MAC_tx_addr_add_::MAC_add_prom_data <= 198) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::wr_en ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 51) && (MAC_tx_addr_add_::MAC_add_prom_data <= 97) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::wr_en ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 51) && (MAC_tx_addr_add_::MAC_add_prom_data <= 97) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::wr_en ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 89) && (MAC_tx_addr_add_::din <= 101) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 190) && (MAC_tx_addr_add_::din <= 198) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 190) && (MAC_tx_addr_add_::din <= 198) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::wr_en ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 190) && (MAC_tx_addr_add_::MAC_add_prom_data <= 198) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din >= 89) && (MAC_tx_addr_add_::din <= 101) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 51) && (MAC_tx_addr_add_::din <= 97) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 51) && (MAC_tx_addr_add_::din <= 97) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 194) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 194) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 194) && (MAC_tx_addr_add_::din <= 255) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 194) && (MAC_tx_addr_add_::din <= 255) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din == 101) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din == 101) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 101) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 101) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 60) && (MAC_tx_addr_add_::din <= 119) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 60) && (MAC_tx_addr_add_::MAC_add_prom_data <= 119) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 200)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 12)) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 16) && (MAC_tx_addr_add_::din <= 31) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 200)) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_tx_addr_init) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 16) && (MAC_tx_addr_add_::MAC_add_prom_data <= 31) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 200)) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::din == 12)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 12)) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_tx_addr_init) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 16) && (MAC_tx_addr_add_::din <= 31) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 12)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) ##1 (MAC_tx_addr_add_::MAC_add_prom_data == 200)) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 16) && (MAC_tx_addr_add_::MAC_add_prom_data <= 31) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 7) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 3) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 45) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 89) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 190) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 7) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 154) && (MAC_tx_addr_add_::din <= 205) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 81) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 89) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 190) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 3) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 81) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 154) && (MAC_tx_addr_add_::MAC_add_prom_data <= 205) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 7) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 198) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 190) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 45) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 198) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 190) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 3) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 89) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 154) && (MAC_tx_addr_add_::din <= 205) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::add_wr == 3) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 45) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 198) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 4) && (MAC_tx_addr_add_::din == 198) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 45) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data == 89) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 7) && (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 154) && (MAC_tx_addr_add_::MAC_add_prom_data <= 205) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 25) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##3 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 131) && (MAC_tx_addr_add_::MAC_add_prom_data <= 193) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 174) && (MAC_tx_addr_add_::din <= 255) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 131) && (MAC_tx_addr_add_::din <= 193) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 131) && (MAC_tx_addr_add_::MAC_add_prom_data <= 193) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 174) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 25) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##2 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##3 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 131) && (MAC_tx_addr_add_::din <= 193) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##4 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##4 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 25) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 25) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::Reset ##2 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 174) && (MAC_tx_addr_add_::din <= 255) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 174) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 85) && (MAC_tx_addr_add_::din <= 168) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 85) && (MAC_tx_addr_add_::MAC_add_prom_data <= 168) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 104) && (MAC_tx_addr_add_::MAC_add_prom_data <= 153) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 104) && (MAC_tx_addr_add_::din <= 153) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 104) && (MAC_tx_addr_add_::MAC_add_prom_data <= 153) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 104) && (MAC_tx_addr_add_::din <= 153) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 MAC_tx_addr_add_::wr_en ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 127) && (MAC_tx_addr_add_::din <= 255) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 127) && (MAC_tx_addr_add_::MAC_add_prom_data <= 255) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 69) && (MAC_tx_addr_add_::MAC_add_prom_data <= 130) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 69) && (MAC_tx_addr_add_::din <= 130) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 69) && (MAC_tx_addr_add_::MAC_add_prom_data <= 130) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 69) && (MAC_tx_addr_add_::din <= 130) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd >= 0) && (MAC_tx_addr_add_::add_rd <= 1) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd >= 0) && (MAC_tx_addr_add_::add_rd <= 1) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 123) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 123) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::MAC_add_prom_data >= 0) && (MAC_tx_addr_add_::MAC_add_prom_data <= 62) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##1 (MAC_tx_addr_add_::din >= 0) && (MAC_tx_addr_add_::din <= 62) ##1 (MAC_tx_addr_add_::add_rd == 4) ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 69) && (MAC_tx_addr_add_::MAC_add_prom_data <= 130) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 53) && (MAC_tx_addr_add_::din <= 103) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 69) && (MAC_tx_addr_add_::din <= 130) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 53) && (MAC_tx_addr_add_::MAC_add_prom_data <= 103) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 69) && (MAC_tx_addr_add_::din <= 130) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 69) && (MAC_tx_addr_add_::MAC_add_prom_data <= 130) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 53) && (MAC_tx_addr_add_::din <= 103) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 53) && (MAC_tx_addr_add_::MAC_add_prom_data <= 103) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 53) && (MAC_tx_addr_add_::din <= 103) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 53) && (MAC_tx_addr_add_::MAC_add_prom_data <= 103) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_data >= 53) && (MAC_tx_addr_add_::MAC_add_prom_data <= 103) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::din >= 53) && (MAC_tx_addr_add_::din <= 103) ##1 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 !MAC_tx_addr_add_::wr_en) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##2 MAC_tx_addr_add_::MAC_tx_addr_init) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_add_prom_wr_dl1 ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::MAC_add_prom_wr_dl2 ##1 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) && MAC_tx_addr_add_::MAC_add_prom_wr ##2 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 MAC_tx_addr_add_::wr_en ##1 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) (!MAC_tx_addr_add_::MAC_tx_addr_rd ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 !MAC_tx_addr_add_::MAC_tx_addr_rd ##1 true) |-> MAC_tx_addr_add_::MAC_tx_addr_rd);
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd == 1) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 1) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 1) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 1) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 1) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 0) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 0) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add == 0) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr == 0) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_rd >= 1) && (MAC_tx_addr_add_::add_rd <= 2) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_rd == 0));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1) ##3 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::add_wr >= 0) && (MAC_tx_addr_add_::add_wr <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::add_wr >= 2) && (MAC_tx_addr_add_::add_wr <= 7));
assert property(@(posedge MAC_tx_addr_add_::Clk) ((MAC_tx_addr_add_::MAC_add_prom_add >= 0) && (MAC_tx_addr_add_::MAC_add_prom_add <= 1) ##2 (MAC_tx_addr_add_::add_rd == 4) ##1 true) |-> (MAC_tx_addr_add_::MAC_add_prom_add >= 2) && (MAC_tx_addr_add_::MAC_add_prom_add <= 7));
