/******************************************************************************
************************* Copyright ERICSSON AB 2017 **************************
*******************************************************************************
*
* The Copyright to the computer programs herein is the property of ERICSSON AB.
* The programs may be used and/or copied only with the written permission from
* ERICSSON AB or in accordance with the terms and conditions stipulated in
* the agreement/contract under which the programs have been supplied.
*
*******************************************************************************
*/
/*
 ******************************************************************************
 ******************************************************************************
 * 
 *                        !!! ATTENTION !!!
 *                        !!!  ACHTUNG  !!!
 * 
 * Do not edit this file manually! 
 *
 * To generate this file use the following script:
 * /vobs/un_eda/ksf/krg/generate_bus.pl ./IWD_LTE_AAS_64T64R_BP_PA35.xls
 *
 * Work instructions:
 *
 ******************************************************************************
 ******************************************************************************
 */

#ifndef __MA_MIMO_BACKPLANE_REGISTERS_H__
#define __MA_MIMO_BACKPLANE_REGISTERS_H__


/*** REG *********************************************************************/
#define MM_B_IRQ_IFR                             (uint32_t)0x00000000
#define MM_B_IRQ_IMR                             (uint32_t)0x00000001
#define MM_B_IRQ_ISR                             (uint32_t)0x00000002
#define MM_B_IRQ_USE_LEVEL                       (uint32_t)0x00000003
#define MM_B_IRQ_LEVEL                           (uint32_t)0x00000004
#define MM_B_IRQ_USE_POS_EDGE                    (uint32_t)0x00000005
#define MM_B_IRQ_USE_NEG_EDGE                    (uint32_t)0x00000006

/*** FIELD *******************************************************************/
#define MM_B_IRQ_IFR_FLAG_31_0                   (uint32_t)0xffffffff
#define MM_B_IRQ_IMR_MASK_31_0                   (uint32_t)0xffffffff
#define MM_B_IRQ_ISR_STAT_31_0                   (uint32_t)0xffffffff
#define MM_B_IRQ_USE_LEVEL_ENABLE_31_0           (uint32_t)0xffffffff
#define MM_B_IRQ_LEVEL_POL_31_0                  (uint32_t)0xffffffff
#define MM_B_IRQ_USE_POS_EDGE_ENABLE_31_0        (uint32_t)0xffffffff
#define MM_B_IRQ_USE_NEG_EDGE_ENABLE_31_0        (uint32_t)0xffffffff

/*** REG *********************************************************************/
#define MM_B_MISC_IRQ                            (uint32_t)0x00000100
#define MM_B_MISC_IRQ_TRAP                       (uint32_t)0x00000101
#define MM_B_MISC_IRQ_MASK                       (uint32_t)0x00000102
#define MM_B_MISC_IRQ_FORCE                      (uint32_t)0x00000103
#define MM_B_MISC_IRQ_DB                         (uint32_t)0x00000104
#define MM_B_MISC_IRQ_TRIG                       (uint32_t)0x00000105
#define MM_B_MISC_PROD_NUMBER                    (uint32_t)0x00000106
#define MM_B_MISC_FPGA_VERSION_HIGH              (uint32_t)0x00000107
#define MM_B_MISC_FPGA_VERSION_LOW               (uint32_t)0x00000108
#define MM_B_MISC_EBCO_WR_TEST                   (uint32_t)0x00000109
#define MM_B_MISC_CTRL                           (uint32_t)0x0000010a
#define MM_B_MISC_STATUS                         (uint32_t)0x0000010b
#define MM_B_MISC_LED_CTRL                       (uint32_t)0x0000010c
#define MM_B_MISC_AC_GPIO_CTRL                   (uint32_t)0x0000010d
#define MM_B_MISC_AC_GPIO_STAT                   (uint32_t)0x0000010f
#define MM_B_MISC_LTU_LK_ERR                     (uint32_t)0x00000110
#define MM_B_MISC_ALM_48V_REC_LMT                (uint32_t)0x00000111
#define MM_B_MISC_L1_RESET_DELAY                 (uint32_t)0x00000112
#define MM_B_MISC_L1_RESET_EN                    (uint32_t)0x00000113
#define MM_B_MISC_C0_RATE_CFG                    (uint32_t)0x00000114
#define MM_B_MISC_C1_RATE_CFG                    (uint32_t)0x00000115
#define MM_B_MISC_C2_RATE_CFG                    (uint32_t)0x00000116
#define MM_B_MISC_PA_PRO_ALARM_PA_MASK           (uint32_t)0x00000117
#define MM_B_MISC_PA_PRO_RECOVER_DLY_VAL         (uint32_t)0x00000118
#define MM_B_MISC_FRAME_START_OFFSET             (uint32_t)0x00000119
#define MM_B_MISC_OPB_UART_HUB_CTRL              (uint32_t)0x0000011a
#define MM_B_MISC_PA_PRO_ALARM_STAT              (uint32_t)0x0000011b
#define MM_B_MISC_RFS_ERR_DET_CTRL               (uint32_t)0x0000011c
#define MM_B_MISC_RFS_ERR_DET_STAT               (uint32_t)0x0000011d

/*** FIELD *******************************************************************/
#define MM_B_MISC_IRQ_L1_RESET                   (uint32_t)0x80000000
#define MM_B_MISC_IRQ_LTU_PLL2_LOCKED            (uint32_t)0x40000000
#define MM_B_MISC_IRQ_LTU_PLL1_LOCKED            (uint32_t)0x20000000
#define MM_B_MISC_IRQ_LTU_PLL2_FAULT             (uint32_t)0x10000000
#define MM_B_MISC_IRQ_LTU_PLL1_FAULT             (uint32_t)0x08000000
#define MM_B_MISC_IRQ_EXT_48V_ALARM_10MS_CEASE   (uint32_t)0x04000000
#define MM_B_MISC_IRQ_EXT_48V_ALARM              (uint32_t)0x02000000
#define MM_B_MISC_IRQ_EXT_48V_ALARM_100us        (uint32_t)0x01000000
#define MM_B_MISC_IRQ_EXT_48V_ALARM_10ms         (uint32_t)0x00800000
#define MM_B_MISC_IRQ_UL_BF_IRQ                  (uint32_t)0x00400000
#define MM_B_MISC_IRQ_UL_AC_ADJ_IRQ              (uint32_t)0x00200000
#define MM_B_MISC_IRQ_DL_AC_ADJ_IRQ              (uint32_t)0x00100000
#define MM_B_MISC_IRQ_DL_BF_IRQ                  (uint32_t)0x00080000
#define MM_B_MISC_IRQ_DEFORMAT_IRQ               (uint32_t)0x00040000
#define MM_B_MISC_IRQ_FORMAT_IRQ                 (uint32_t)0x00020000
#define MM_B_MISC_IRQ_TRAP_L1_RESET              (uint32_t)0x80000000
#define MM_B_MISC_IRQ_TRAP_LTU_PLL2_LOCKED       (uint32_t)0x40000000
#define MM_B_MISC_IRQ_TRAP_LTU_PLL1_LOCKED       (uint32_t)0x20000000
#define MM_B_MISC_IRQ_TRAP_LTU_PLL2_FAULT        (uint32_t)0x10000000
#define MM_B_MISC_IRQ_TRAP_LTU_PLL1_FAULT        (uint32_t)0x08000000
#define MM_B_MISC_IRQ_TRAP_EXT_48V_ALARM_10MS_CEASE (uint32_t)0x04000000
#define MM_B_MISC_IRQ_TRAP_EXT_48V_ALARM         (uint32_t)0x02000000
#define MM_B_MISC_IRQ_TRAP_EXT_48V_ALARM_100us   (uint32_t)0x01000000
#define MM_B_MISC_IRQ_TRAP_EXT_48V_ALARM_10ms    (uint32_t)0x00800000
#define MM_B_MISC_IRQ_TRAP_UL_BF_IRQ             (uint32_t)0x00400000
#define MM_B_MISC_IRQ_TRAP_UL_AC_ADJ_IRQ         (uint32_t)0x00200000
#define MM_B_MISC_IRQ_TRAP_DL_AC_ADJ_IRQ         (uint32_t)0x00100000
#define MM_B_MISC_IRQ_TRAP_DL_BF_IRQ             (uint32_t)0x00080000
#define MM_B_MISC_IRQ_TRAP_DEFORMAT_IRQ          (uint32_t)0x00040000
#define MM_B_MISC_IRQ_TRAP_FORMAT_IRQ            (uint32_t)0x00020000
#define MM_B_MISC_IRQ_MASK_L1_RESET              (uint32_t)0x80000000
#define MM_B_MISC_IRQ_MASK_LTU_PLL2_LOCKED       (uint32_t)0x40000000
#define MM_B_MISC_IRQ_MASK_LTU_PLL1_LOCKED       (uint32_t)0x20000000
#define MM_B_MISC_IRQ_MASK_LTU_PLL2_FAULT        (uint32_t)0x10000000
#define MM_B_MISC_IRQ_MASK_LTU_PLL1_FAULT        (uint32_t)0x08000000
#define MM_B_MISC_IRQ_MASK_EXT_48V_ALARM_10MS_CEASE (uint32_t)0x04000000
#define MM_B_MISC_IRQ_MASK_EXT_48V_ALARM         (uint32_t)0x02000000
#define MM_B_MISC_IRQ_MASK_EXT_48V_ALARM_100us   (uint32_t)0x01000000
#define MM_B_MISC_IRQ_MASK_EXT_48V_ALARM_10ms    (uint32_t)0x00800000
#define MM_B_MISC_IRQ_MASK_UL_BF_IRQ             (uint32_t)0x00400000
#define MM_B_MISC_IRQ_MASK_UL_AC_ADJ_IRQ         (uint32_t)0x00200000
#define MM_B_MISC_IRQ_MASK_DL_AC_ADJ_IRQ         (uint32_t)0x00100000
#define MM_B_MISC_IRQ_MASK_DL_BF_IRQ             (uint32_t)0x00080000
#define MM_B_MISC_IRQ_MASK_DEFORMAT_IRQ          (uint32_t)0x00040000
#define MM_B_MISC_IRQ_MASK_FORMAT_IRQ            (uint32_t)0x00020000
#define MM_B_MISC_IRQ_FORCE_L1_RESET             (uint32_t)0x80000000
#define MM_B_MISC_IRQ_FORCE_LTU_PLL2_LOCKED      (uint32_t)0x40000000
#define MM_B_MISC_IRQ_FORCE_LTU_PLL1_LOCKED      (uint32_t)0x20000000
#define MM_B_MISC_IRQ_FORCE_LTU_PLL2_FAULT       (uint32_t)0x10000000
#define MM_B_MISC_IRQ_FORCE_LTU_PLL1_FAULT       (uint32_t)0x08000000
#define MM_B_MISC_IRQ_FORCE_EXT_48V_ALARM_10MS_CEASE (uint32_t)0x04000000
#define MM_B_MISC_IRQ_FORCE_EXT_48V_ALARM        (uint32_t)0x02000000
#define MM_B_MISC_IRQ_FORCE_EXT_48V_ALARM_100us  (uint32_t)0x01000000
#define MM_B_MISC_IRQ_FORCE_EXT_48V_ALARM_10ms   (uint32_t)0x00800000
#define MM_B_MISC_IRQ_FORCE_UL_BF_IRQ            (uint32_t)0x00400000
#define MM_B_MISC_IRQ_FORCE_UL_AC_ADJ_IRQ        (uint32_t)0x00200000
#define MM_B_MISC_IRQ_FORCE_DL_AC_ADJ_IRQ        (uint32_t)0x00100000
#define MM_B_MISC_IRQ_FORCE_DL_BF_IRQ            (uint32_t)0x00080000
#define MM_B_MISC_IRQ_FORCE_DEFORMAT_IRQ         (uint32_t)0x00040000
#define MM_B_MISC_IRQ_FORCE_FORMAT_IRQ           (uint32_t)0x00020000
#define MM_B_MISC_IRQ_DB_L1_RESET                (uint32_t)0x80000000
#define MM_B_MISC_IRQ_DB_LTU_PLL2_LOCKED         (uint32_t)0x40000000
#define MM_B_MISC_IRQ_DB_LTU_PLL1_LOCKED         (uint32_t)0x20000000
#define MM_B_MISC_IRQ_DB_LTU_PLL2_FAULT          (uint32_t)0x10000000
#define MM_B_MISC_IRQ_DB_LTU_PLL1_FAULT          (uint32_t)0x08000000
#define MM_B_MISC_IRQ_DB_EXT_48V_ALARM_10MS_CEASE (uint32_t)0x04000000
#define MM_B_MISC_IRQ_DB_EXT_48V_ALARM           (uint32_t)0x02000000
#define MM_B_MISC_IRQ_DB_EXT_48V_ALARM_100us     (uint32_t)0x01000000
#define MM_B_MISC_IRQ_DB_EXT_48V_ALARM_10ms      (uint32_t)0x00800000
#define MM_B_MISC_IRQ_DB_UL_BF_IRQ               (uint32_t)0x00400000
#define MM_B_MISC_IRQ_DB_UL_AC_ADJ_IRQ           (uint32_t)0x00200000
#define MM_B_MISC_IRQ_DB_DL_AC_ADJ_IRQ           (uint32_t)0x00100000
#define MM_B_MISC_IRQ_DB_DL_BF_IRQ               (uint32_t)0x00080000
#define MM_B_MISC_IRQ_DB_DEFORMAT_IRQ            (uint32_t)0x00040000
#define MM_B_MISC_IRQ_DB_FORMAT_IRQ              (uint32_t)0x00020000
#define MM_B_MISC_IRQ_TRIG_L1_RESET              (uint32_t)0x80000000
#define MM_B_MISC_IRQ_TRIG_LTU_PLL2_LOCKED       (uint32_t)0x40000000
#define MM_B_MISC_IRQ_TRIG_LTU_PLL1_LOCKED       (uint32_t)0x20000000
#define MM_B_MISC_IRQ_TRIG_LTU_PLL2_FAULT        (uint32_t)0x10000000
#define MM_B_MISC_IRQ_TRIG_LTU_PLL1_FAULT        (uint32_t)0x08000000
#define MM_B_MISC_IRQ_TRIG_EXT_48V_ALARM_10MS_CEASE (uint32_t)0x04000000
#define MM_B_MISC_IRQ_TRIG_EXT_48V_ALARM         (uint32_t)0x02000000
#define MM_B_MISC_IRQ_TRIG_EXT_48V_ALARM_100us   (uint32_t)0x01000000
#define MM_B_MISC_IRQ_TRIG_EXT_48V_ALARM_10ms    (uint32_t)0x00800000
#define MM_B_MISC_IRQ_TRIG_UL_BF_IRQ             (uint32_t)0x00400000
#define MM_B_MISC_IRQ_TRIG_UL_AC_ADJ_IRQ         (uint32_t)0x00200000
#define MM_B_MISC_IRQ_TRIG_DL_AC_ADJ_IRQ         (uint32_t)0x00100000
#define MM_B_MISC_IRQ_TRIG_DL_BF_IRQ             (uint32_t)0x00080000
#define MM_B_MISC_IRQ_TRIG_DEFORMAT_IRQ          (uint32_t)0x00040000
#define MM_B_MISC_IRQ_TRIG_FORMAT_IRQ            (uint32_t)0x00020000
#define MM_B_MISC_PROD_NUMBER_NUM_31_0           (uint32_t)0xffffffff
#define MM_B_MISC_FPGA_VERSION_HIGH_VER_31_0     (uint32_t)0xffffffff
#define MM_B_MISC_FPGA_VERSION_LOW_VER_31_0      (uint32_t)0xffffffff
#define MM_B_MISC_EBCO_WR_TEST_VAL_31_0          (uint32_t)0xffffffff
#define MM_B_MISC_CTRL_I2C_VCC_ON                (uint32_t)0x80000000
#define MM_B_MISC_CTRL_LTU_RST                   (uint32_t)0x40000000
#define MM_B_MISC_CTRL_LTU_CLKIN_SEL_29_28       (uint32_t)0x30000000
#define MM_B_MISC_STATUS_TRXM0_PRESENT_N         (uint32_t)0x80000000
#define MM_B_MISC_STATUS_TRXM1_PRESENT_N         (uint32_t)0x40000000
#define MM_B_MISC_STATUS_TRXM2_PRESENT_N         (uint32_t)0x20000000
#define MM_B_MISC_STATUS_TRXM3_PRESENT_N         (uint32_t)0x10000000
#define MM_B_MISC_STATUS_ALARM_27_26             (uint32_t)0x0c000000
#define MM_B_MISC_STATUS_PWR_GOOD                (uint32_t)0x02000000
#define MM_B_MISC_STATUS_TEST_24_21              (uint32_t)0x01e00000
#define MM_B_MISC_LED_CTRL_DEBUG                 (uint32_t)0x40000000
#define MM_B_MISC_LED_CTRL_CPRI0                 (uint32_t)0x20000000
#define MM_B_MISC_LED_CTRL_CPRI1                 (uint32_t)0x10000000
#define MM_B_MISC_LED_CTRL_CPRI2                 (uint32_t)0x08000000
#define MM_B_MISC_LED_CTRL_MANUAL                (uint32_t)0x04000000
#define MM_B_MISC_AC_GPIO_CTRL_MEAS_AC           (uint32_t)0x00000400
#define MM_B_MISC_AC_GPIO_CTRL_JTAG_9_6          (uint32_t)0x000003c0
#define MM_B_MISC_AC_GPIO_CTRL_AC_5_0            (uint32_t)0x0000003f
#define MM_B_MISC_AC_GPIO_STAT_JTAG              (uint32_t)0x00000008
#define MM_B_MISC_AC_GPIO_STAT_AC_2_0            (uint32_t)0x00000007
#define MM_B_MISC_LTU_LK_ERR_PLL2_CNT_7_4        (uint32_t)0x000000f0
#define MM_B_MISC_LTU_LK_ERR_PLL1_CNT_3_0        (uint32_t)0x0000000f
#define MM_B_MISC_ALM_48V_REC_LMT_dis            (uint32_t)0x80000000
#define MM_B_MISC_ALM_48V_REC_LMT_VAL_19_0       (uint32_t)0x000fffff
#define MM_B_MISC_L1_RESET_DELAY_VAL_19_0        (uint32_t)0x000fffff
#define MM_B_MISC_L1_RESET_EN_VAL                (uint32_t)0x00000001
#define MM_B_MISC_C0_RATE_CFG_VAL_3_0            (uint32_t)0x0000000f
#define MM_B_MISC_C1_RATE_CFG_VAL_3_0            (uint32_t)0x0000000f
#define MM_B_MISC_C2_RATE_CFG_VAL_3_0            (uint32_t)0x0000000f
#define MM_B_MISC_PA_PRO_ALARM_PA_MASK_VAL_13_0  (uint32_t)0x00003fff
#define MM_B_MISC_PA_PRO_RECOVER_DLY_VAL_VAL_24_0 (uint32_t)0x01ffffff
#define MM_B_MISC_FRAME_START_OFFSET_VALUE_18_0  (uint32_t)0x0007ffff
#define MM_B_MISC_OPB_UART_HUB_CTRL_VAL_2_0      (uint32_t)0x00000007
#define MM_B_MISC_PA_PRO_ALARM_STAT_VAL_13_0     (uint32_t)0x00003fff
#define MM_B_MISC_RFS_ERR_DET_CTRL_CLR           (uint32_t)0x00000001
#define MM_B_MISC_RFS_ERR_DET_STAT_DBG_31_16     (uint32_t)0xffff0000
#define MM_B_MISC_RFS_ERR_DET_STAT_CNT_15_0      (uint32_t)0x0000ffff

/*** REG *********************************************************************/
#define MM_B_CPRI_CTRL                           (uint32_t)0x00000200
#define MM_B_CPRI_CLK_SRC                        (uint32_t)0x00000201
#define MM_B_CPRI_DEL_CONST                      (uint32_t)0x00000202
#define MM_B_CPRI_DEL_CONST2                     (uint32_t)0x00000203
#define MM_B_CPRI_DEL_CONST3                     (uint32_t)0x00000204
#define MM_B_CPRI0_REUSE_VER                     (uint32_t)0x00000205
#define MM_B_CPRI1_REUSE_VER                     (uint32_t)0x0000022f
#define MM_B_CPRI2_REUSE_VER                     (uint32_t)0x00000259
#define MM_B_CPRI0_ECP_ADDR1                     (uint32_t)0x00000206
#define MM_B_CPRI1_ECP_ADDR1                     (uint32_t)0x00000230
#define MM_B_CPRI2_ECP_ADDR1                     (uint32_t)0x0000025a
#define MM_B_CPRI0_STATUS                        (uint32_t)0x00000207
#define MM_B_CPRI0_STATUS_TRAP                   (uint32_t)0x00000208
#define MM_B_CPRI0_STATUS_MASK                   (uint32_t)0x00000209
#define MM_B_CPRI0_STATUS_FORCE                  (uint32_t)0x0000020a
#define MM_B_CPRI0_STATUS_DB                     (uint32_t)0x0000020b
#define MM_B_CPRI0_STATUS_TRIG                   (uint32_t)0x0000020c
#define MM_B_CPRI1_STATUS                        (uint32_t)0x00000231
#define MM_B_CPRI1_STATUS_TRAP                   (uint32_t)0x00000232
#define MM_B_CPRI1_STATUS_MASK                   (uint32_t)0x00000233
#define MM_B_CPRI1_STATUS_FORCE                  (uint32_t)0x00000234
#define MM_B_CPRI1_STATUS_DB                     (uint32_t)0x00000235
#define MM_B_CPRI1_STATUS_TRIG                   (uint32_t)0x00000236
#define MM_B_CPRI2_STATUS                        (uint32_t)0x0000025b
#define MM_B_CPRI2_STATUS_TRAP                   (uint32_t)0x0000025c
#define MM_B_CPRI2_STATUS_MASK                   (uint32_t)0x0000025d
#define MM_B_CPRI2_STATUS_FORCE                  (uint32_t)0x0000025e
#define MM_B_CPRI2_STATUS_DB                     (uint32_t)0x0000025f
#define MM_B_CPRI2_STATUS_TRIG                   (uint32_t)0x00000260
#define MM_B_CPRI0_CTRL                          (uint32_t)0x0000020d
#define MM_B_CPRI1_CTRL                          (uint32_t)0x00000237
#define MM_B_CPRI2_CTRL                          (uint32_t)0x00000261
#define MM_B_CPRI0_DEL_CTRL                      (uint32_t)0x0000020e
#define MM_B_CPRI1_DEL_CTRL                      (uint32_t)0x00000238
#define MM_B_CPRI2_DEL_CTRL                      (uint32_t)0x00000262
#define MM_B_CPRI0_TST_CTRL                      (uint32_t)0x0000020f
#define MM_B_CPRI1_TST_CTRL                      (uint32_t)0x00000239
#define MM_B_CPRI2_TST_CTRL                      (uint32_t)0x00000263
#define MM_B_CPRI0_PORT_CTRL                     (uint32_t)0x00000210
#define MM_B_CPRI1_PORT_CTRL                     (uint32_t)0x0000023a
#define MM_B_CPRI2_PORT_CTRL                     (uint32_t)0x00000264
#define MM_B_CPRI0_CMD                           (uint32_t)0x00000211
#define MM_B_CPRI1_CMD                           (uint32_t)0x0000023b
#define MM_B_CPRI2_CMD                           (uint32_t)0x00000265
#define MM_B_CPRI0_MON                           (uint32_t)0x00000212
#define MM_B_CPRI1_MON                           (uint32_t)0x0000023c
#define MM_B_CPRI2_MON                           (uint32_t)0x00000266
#define MM_B_CPRI0_MON_PORT                      (uint32_t)0x00000213
#define MM_B_CPRI1_MON_PORT                      (uint32_t)0x0000023d
#define MM_B_CPRI2_MON_PORT                      (uint32_t)0x00000267
#define MM_B_CPRI0_MON_ERR                       (uint32_t)0x00000214
#define MM_B_CPRI1_MON_ERR                       (uint32_t)0x0000023e
#define MM_B_CPRI2_MON_ERR                       (uint32_t)0x00000268
#define MM_B_CPRI0_MON_BFN                       (uint32_t)0x00000215
#define MM_B_CPRI1_MON_BFN                       (uint32_t)0x0000023f
#define MM_B_CPRI2_MON_BFN                       (uint32_t)0x00000269
#define MM_B_CPRI0_MON_DEL                       (uint32_t)0x00000216
#define MM_B_CPRI1_MON_DEL                       (uint32_t)0x00000240
#define MM_B_CPRI2_MON_DEL                       (uint32_t)0x0000026a
#define MM_B_CPRI0_DELAY                         (uint32_t)0x00000217
#define MM_B_CPRI1_DELAY                         (uint32_t)0x00000241
#define MM_B_CPRI2_DELAY                         (uint32_t)0x0000026b
#define MM_B_CPRI0_DEBUG                         (uint32_t)0x00000218
#define MM_B_CPRI1_DEBUG                         (uint32_t)0x00000242
#define MM_B_CPRI2_DEBUG                         (uint32_t)0x0000026c
#define MM_B_CPRI0_MON2                          (uint32_t)0x00000219
#define MM_B_CPRI1_MON2                          (uint32_t)0x00000243
#define MM_B_CPRI2_MON2                          (uint32_t)0x0000026d
#define MM_B_CPRI0_SCRAMBLING                    (uint32_t)0x0000021a
#define MM_B_CPRI1_SCRAMBLING                    (uint32_t)0x00000244
#define MM_B_CPRI2_SCRAMBLING                    (uint32_t)0x0000026e
#define MM_B_CPRI0_STATUS2                       (uint32_t)0x0000021b
#define MM_B_CPRI0_STATUS2_TRAP                  (uint32_t)0x0000021c
#define MM_B_CPRI0_STATUS2_MASK                  (uint32_t)0x0000021d
#define MM_B_CPRI0_STATUS2_FORCE                 (uint32_t)0x0000021e
#define MM_B_CPRI0_STATUS2_DB                    (uint32_t)0x0000021f
#define MM_B_CPRI0_STATUS2_TRIG                  (uint32_t)0x00000220
#define MM_B_CPRI1_STATUS2                       (uint32_t)0x00000245
#define MM_B_CPRI1_STATUS2_TRAP                  (uint32_t)0x00000246
#define MM_B_CPRI1_STATUS2_MASK                  (uint32_t)0x00000247
#define MM_B_CPRI1_STATUS2_FORCE                 (uint32_t)0x00000248
#define MM_B_CPRI1_STATUS2_DB                    (uint32_t)0x00000249
#define MM_B_CPRI1_STATUS2_TRIG                  (uint32_t)0x0000024a
#define MM_B_CPRI2_STATUS2                       (uint32_t)0x0000026f
#define MM_B_CPRI2_STATUS2_TRAP                  (uint32_t)0x00000270
#define MM_B_CPRI2_STATUS2_MASK                  (uint32_t)0x00000271
#define MM_B_CPRI2_STATUS2_FORCE                 (uint32_t)0x00000272
#define MM_B_CPRI2_STATUS2_DB                    (uint32_t)0x00000273
#define MM_B_CPRI2_STATUS2_TRIG                  (uint32_t)0x00000274
#define MM_B_CPRI_INT_ECP_MASTER_CFG             (uint32_t)0x00000282
#define MM_B_CPRI0_INT_ECP_ADDR1                 (uint32_t)0x00000283
#define MM_B_CPRI1_INT_ECP_ADDR1                 (uint32_t)0x00000284
#define MM_B_CPRI2_INT_ECP_ADDR1                 (uint32_t)0x00000285
#define MM_B_CPRI3_INT_ECP_ADDR1                 (uint32_t)0x00000286
#define MM_B_CPRI_SYNC_SRC                       (uint32_t)0x00000287

/*** FIELD *******************************************************************/
#define MM_B_CPRI_CTRL_AUTO_CLK_SEL              (uint32_t)0x10000000
#define MM_B_CPRI_CTRL_REF_CLK_SEL_2_0           (uint32_t)0x00000007
#define MM_B_CPRI_CLK_SRC_SRC_2_0                (uint32_t)0x00000007
#define MM_B_CPRI_DEL_CONST_INT_LOOP_29_24       (uint32_t)0x3f000000
#define MM_B_CPRI_DEL_CONST_CASC_21_16           (uint32_t)0x003f0000
#define MM_B_CPRI_DEL_CONST_TX_11_8              (uint32_t)0x00000f00
#define MM_B_CPRI_DEL_CONST2_RX_2_5_31_16        (uint32_t)0xffff0000
#define MM_B_CPRI_DEL_CONST2_RX_4_9_15_0         (uint32_t)0x0000ffff
#define MM_B_CPRI_DEL_CONST3_RX_9_8_31_16        (uint32_t)0xffff0000
#define MM_B_CPRI_DEL_CONST3_RFS_15_0            (uint32_t)0x0000ffff
#define MM_B_CPRI0_REUSE_VER_CPRI_7_0            (uint32_t)0x000000ff
#define MM_B_CPRI1_REUSE_VER_CPRI_7_0            (uint32_t)0x000000ff
#define MM_B_CPRI2_REUSE_VER_CPRI_7_0            (uint32_t)0x000000ff
#define MM_B_CPRI0_ECP_ADDR1_VAL_5_0             (uint32_t)0x0000003f
#define MM_B_CPRI1_ECP_ADDR1_VAL_5_0             (uint32_t)0x0000003f
#define MM_B_CPRI2_ECP_ADDR1_VAL_5_0             (uint32_t)0x0000003f
#define MM_B_CPRI0_STATUS_HFN_SYNC               (uint32_t)0x80000000
#define MM_B_CPRI0_STATUS_NO_HFN_SYNC            (uint32_t)0x40000000
#define MM_B_CPRI0_STATUS_ENTERING_OPERATION     (uint32_t)0x20000000
#define MM_B_CPRI0_STATUS_NOT_IN_OPERATION       (uint32_t)0x10000000
#define MM_B_CPRI0_STATUS_BIT_ERR_IRQ            (uint32_t)0x04000000
#define MM_B_CPRI0_STATUS_DELAY_CNT_IRQ          (uint32_t)0x02000000
#define MM_B_CPRI0_STATUS_LINK_ERR_24_16         (uint32_t)0x01ff0000
#define MM_B_CPRI0_STATUS_CW_ERROR_15_0          (uint32_t)0x0000ffff
#define MM_B_CPRI0_STATUS_TRAP_HFN_SYNC          (uint32_t)0x80000000
#define MM_B_CPRI0_STATUS_TRAP_NO_HFN_SYNC       (uint32_t)0x40000000
#define MM_B_CPRI0_STATUS_TRAP_ENTERING_OPERATION (uint32_t)0x20000000
#define MM_B_CPRI0_STATUS_TRAP_NOT_IN_OPERATION  (uint32_t)0x10000000
#define MM_B_CPRI0_STATUS_TRAP_BIT_ERR_IRQ       (uint32_t)0x04000000
#define MM_B_CPRI0_STATUS_TRAP_DELAY_CNT_IRQ     (uint32_t)0x02000000
#define MM_B_CPRI0_STATUS_TRAP_LINK_ERR_24_16    (uint32_t)0x01ff0000
#define MM_B_CPRI0_STATUS_TRAP_CW_ERROR_15_0     (uint32_t)0x0000ffff
#define MM_B_CPRI0_STATUS_MASK_HFN_SYNC          (uint32_t)0x80000000
#define MM_B_CPRI0_STATUS_MASK_NO_HFN_SYNC       (uint32_t)0x40000000
#define MM_B_CPRI0_STATUS_MASK_ENTERING_OPERATION (uint32_t)0x20000000
#define MM_B_CPRI0_STATUS_MASK_NOT_IN_OPERATION  (uint32_t)0x10000000
#define MM_B_CPRI0_STATUS_MASK_BIT_ERR_IRQ       (uint32_t)0x04000000
#define MM_B_CPRI0_STATUS_MASK_DELAY_CNT_IRQ     (uint32_t)0x02000000
#define MM_B_CPRI0_STATUS_MASK_LINK_ERR_24_16    (uint32_t)0x01ff0000
#define MM_B_CPRI0_STATUS_MASK_CW_ERROR_15_0     (uint32_t)0x0000ffff
#define MM_B_CPRI0_STATUS_FORCE_HFN_SYNC         (uint32_t)0x80000000
#define MM_B_CPRI0_STATUS_FORCE_NO_HFN_SYNC      (uint32_t)0x40000000
#define MM_B_CPRI0_STATUS_FORCE_ENTERING_OPERATION (uint32_t)0x20000000
#define MM_B_CPRI0_STATUS_FORCE_NOT_IN_OPERATION (uint32_t)0x10000000
#define MM_B_CPRI0_STATUS_FORCE_BIT_ERR_IRQ      (uint32_t)0x04000000
#define MM_B_CPRI0_STATUS_FORCE_DELAY_CNT_IRQ    (uint32_t)0x02000000
#define MM_B_CPRI0_STATUS_FORCE_LINK_ERR_24_16   (uint32_t)0x01ff0000
#define MM_B_CPRI0_STATUS_FORCE_CW_ERROR_15_0    (uint32_t)0x0000ffff
#define MM_B_CPRI0_STATUS_DB_HFN_SYNC            (uint32_t)0x80000000
#define MM_B_CPRI0_STATUS_DB_NO_HFN_SYNC         (uint32_t)0x40000000
#define MM_B_CPRI0_STATUS_DB_ENTERING_OPERATION  (uint32_t)0x20000000
#define MM_B_CPRI0_STATUS_DB_NOT_IN_OPERATION    (uint32_t)0x10000000
#define MM_B_CPRI0_STATUS_DB_BIT_ERR_IRQ         (uint32_t)0x04000000
#define MM_B_CPRI0_STATUS_DB_DELAY_CNT_IRQ       (uint32_t)0x02000000
#define MM_B_CPRI0_STATUS_DB_LINK_ERR_24_16      (uint32_t)0x01ff0000
#define MM_B_CPRI0_STATUS_DB_CW_ERROR_15_0       (uint32_t)0x0000ffff
#define MM_B_CPRI0_STATUS_TRIG_HFN_SYNC          (uint32_t)0x80000000
#define MM_B_CPRI0_STATUS_TRIG_NO_HFN_SYNC       (uint32_t)0x40000000
#define MM_B_CPRI0_STATUS_TRIG_ENTERING_OPERATION (uint32_t)0x20000000
#define MM_B_CPRI0_STATUS_TRIG_NOT_IN_OPERATION  (uint32_t)0x10000000
#define MM_B_CPRI0_STATUS_TRIG_BIT_ERR_IRQ       (uint32_t)0x04000000
#define MM_B_CPRI0_STATUS_TRIG_DELAY_CNT_IRQ     (uint32_t)0x02000000
#define MM_B_CPRI0_STATUS_TRIG_LINK_ERR_24_16    (uint32_t)0x01ff0000
#define MM_B_CPRI0_STATUS_TRIG_CW_ERROR_15_0     (uint32_t)0x0000ffff
#define MM_B_CPRI1_STATUS_HFN_SYNC               (uint32_t)0x80000000
#define MM_B_CPRI1_STATUS_NO_HFN_SYNC            (uint32_t)0x40000000
#define MM_B_CPRI1_STATUS_ENTERING_OPERATION     (uint32_t)0x20000000
#define MM_B_CPRI1_STATUS_NOT_IN_OPERATION       (uint32_t)0x10000000
#define MM_B_CPRI1_STATUS_BIT_ERR_IRQ            (uint32_t)0x04000000
#define MM_B_CPRI1_STATUS_DELAY_CNT_IRQ          (uint32_t)0x02000000
#define MM_B_CPRI1_STATUS_LINK_ERR_24_16         (uint32_t)0x01ff0000
#define MM_B_CPRI1_STATUS_CW_ERROR_15_0          (uint32_t)0x0000ffff
#define MM_B_CPRI1_STATUS_TRAP_HFN_SYNC          (uint32_t)0x80000000
#define MM_B_CPRI1_STATUS_TRAP_NO_HFN_SYNC       (uint32_t)0x40000000
#define MM_B_CPRI1_STATUS_TRAP_ENTERING_OPERATION (uint32_t)0x20000000
#define MM_B_CPRI1_STATUS_TRAP_NOT_IN_OPERATION  (uint32_t)0x10000000
#define MM_B_CPRI1_STATUS_TRAP_BIT_ERR_IRQ       (uint32_t)0x04000000
#define MM_B_CPRI1_STATUS_TRAP_DELAY_CNT_IRQ     (uint32_t)0x02000000
#define MM_B_CPRI1_STATUS_TRAP_LINK_ERR_24_16    (uint32_t)0x01ff0000
#define MM_B_CPRI1_STATUS_TRAP_CW_ERROR_15_0     (uint32_t)0x0000ffff
#define MM_B_CPRI1_STATUS_MASK_HFN_SYNC          (uint32_t)0x80000000
#define MM_B_CPRI1_STATUS_MASK_NO_HFN_SYNC       (uint32_t)0x40000000
#define MM_B_CPRI1_STATUS_MASK_ENTERING_OPERATION (uint32_t)0x20000000
#define MM_B_CPRI1_STATUS_MASK_NOT_IN_OPERATION  (uint32_t)0x10000000
#define MM_B_CPRI1_STATUS_MASK_BIT_ERR_IRQ       (uint32_t)0x04000000
#define MM_B_CPRI1_STATUS_MASK_DELAY_CNT_IRQ     (uint32_t)0x02000000
#define MM_B_CPRI1_STATUS_MASK_LINK_ERR_24_16    (uint32_t)0x01ff0000
#define MM_B_CPRI1_STATUS_MASK_CW_ERROR_15_0     (uint32_t)0x0000ffff
#define MM_B_CPRI1_STATUS_FORCE_HFN_SYNC         (uint32_t)0x80000000
#define MM_B_CPRI1_STATUS_FORCE_NO_HFN_SYNC      (uint32_t)0x40000000
#define MM_B_CPRI1_STATUS_FORCE_ENTERING_OPERATION (uint32_t)0x20000000
#define MM_B_CPRI1_STATUS_FORCE_NOT_IN_OPERATION (uint32_t)0x10000000
#define MM_B_CPRI1_STATUS_FORCE_BIT_ERR_IRQ      (uint32_t)0x04000000
#define MM_B_CPRI1_STATUS_FORCE_DELAY_CNT_IRQ    (uint32_t)0x02000000
#define MM_B_CPRI1_STATUS_FORCE_LINK_ERR_24_16   (uint32_t)0x01ff0000
#define MM_B_CPRI1_STATUS_FORCE_CW_ERROR_15_0    (uint32_t)0x0000ffff
#define MM_B_CPRI1_STATUS_DB_HFN_SYNC            (uint32_t)0x80000000
#define MM_B_CPRI1_STATUS_DB_NO_HFN_SYNC         (uint32_t)0x40000000
#define MM_B_CPRI1_STATUS_DB_ENTERING_OPERATION  (uint32_t)0x20000000
#define MM_B_CPRI1_STATUS_DB_NOT_IN_OPERATION    (uint32_t)0x10000000
#define MM_B_CPRI1_STATUS_DB_BIT_ERR_IRQ         (uint32_t)0x04000000
#define MM_B_CPRI1_STATUS_DB_DELAY_CNT_IRQ       (uint32_t)0x02000000
#define MM_B_CPRI1_STATUS_DB_LINK_ERR_24_16      (uint32_t)0x01ff0000
#define MM_B_CPRI1_STATUS_DB_CW_ERROR_15_0       (uint32_t)0x0000ffff
#define MM_B_CPRI1_STATUS_TRIG_HFN_SYNC          (uint32_t)0x80000000
#define MM_B_CPRI1_STATUS_TRIG_NO_HFN_SYNC       (uint32_t)0x40000000
#define MM_B_CPRI1_STATUS_TRIG_ENTERING_OPERATION (uint32_t)0x20000000
#define MM_B_CPRI1_STATUS_TRIG_NOT_IN_OPERATION  (uint32_t)0x10000000
#define MM_B_CPRI1_STATUS_TRIG_BIT_ERR_IRQ       (uint32_t)0x04000000
#define MM_B_CPRI1_STATUS_TRIG_DELAY_CNT_IRQ     (uint32_t)0x02000000
#define MM_B_CPRI1_STATUS_TRIG_LINK_ERR_24_16    (uint32_t)0x01ff0000
#define MM_B_CPRI1_STATUS_TRIG_CW_ERROR_15_0     (uint32_t)0x0000ffff
#define MM_B_CPRI2_STATUS_HFN_SYNC               (uint32_t)0x80000000
#define MM_B_CPRI2_STATUS_NO_HFN_SYNC            (uint32_t)0x40000000
#define MM_B_CPRI2_STATUS_ENTERING_OPERATION     (uint32_t)0x20000000
#define MM_B_CPRI2_STATUS_NOT_IN_OPERATION       (uint32_t)0x10000000
#define MM_B_CPRI2_STATUS_BIT_ERR_IRQ            (uint32_t)0x04000000
#define MM_B_CPRI2_STATUS_DELAY_CNT_IRQ          (uint32_t)0x02000000
#define MM_B_CPRI2_STATUS_LINK_ERR_24_16         (uint32_t)0x01ff0000
#define MM_B_CPRI2_STATUS_CW_ERROR_15_0          (uint32_t)0x0000ffff
#define MM_B_CPRI2_STATUS_TRAP_HFN_SYNC          (uint32_t)0x80000000
#define MM_B_CPRI2_STATUS_TRAP_NO_HFN_SYNC       (uint32_t)0x40000000
#define MM_B_CPRI2_STATUS_TRAP_ENTERING_OPERATION (uint32_t)0x20000000
#define MM_B_CPRI2_STATUS_TRAP_NOT_IN_OPERATION  (uint32_t)0x10000000
#define MM_B_CPRI2_STATUS_TRAP_BIT_ERR_IRQ       (uint32_t)0x04000000
#define MM_B_CPRI2_STATUS_TRAP_DELAY_CNT_IRQ     (uint32_t)0x02000000
#define MM_B_CPRI2_STATUS_TRAP_LINK_ERR_24_16    (uint32_t)0x01ff0000
#define MM_B_CPRI2_STATUS_TRAP_CW_ERROR_15_0     (uint32_t)0x0000ffff
#define MM_B_CPRI2_STATUS_MASK_HFN_SYNC          (uint32_t)0x80000000
#define MM_B_CPRI2_STATUS_MASK_NO_HFN_SYNC       (uint32_t)0x40000000
#define MM_B_CPRI2_STATUS_MASK_ENTERING_OPERATION (uint32_t)0x20000000
#define MM_B_CPRI2_STATUS_MASK_NOT_IN_OPERATION  (uint32_t)0x10000000
#define MM_B_CPRI2_STATUS_MASK_BIT_ERR_IRQ       (uint32_t)0x04000000
#define MM_B_CPRI2_STATUS_MASK_DELAY_CNT_IRQ     (uint32_t)0x02000000
#define MM_B_CPRI2_STATUS_MASK_LINK_ERR_24_16    (uint32_t)0x01ff0000
#define MM_B_CPRI2_STATUS_MASK_CW_ERROR_15_0     (uint32_t)0x0000ffff
#define MM_B_CPRI2_STATUS_FORCE_HFN_SYNC         (uint32_t)0x80000000
#define MM_B_CPRI2_STATUS_FORCE_NO_HFN_SYNC      (uint32_t)0x40000000
#define MM_B_CPRI2_STATUS_FORCE_ENTERING_OPERATION (uint32_t)0x20000000
#define MM_B_CPRI2_STATUS_FORCE_NOT_IN_OPERATION (uint32_t)0x10000000
#define MM_B_CPRI2_STATUS_FORCE_BIT_ERR_IRQ      (uint32_t)0x04000000
#define MM_B_CPRI2_STATUS_FORCE_DELAY_CNT_IRQ    (uint32_t)0x02000000
#define MM_B_CPRI2_STATUS_FORCE_LINK_ERR_24_16   (uint32_t)0x01ff0000
#define MM_B_CPRI2_STATUS_FORCE_CW_ERROR_15_0    (uint32_t)0x0000ffff
#define MM_B_CPRI2_STATUS_DB_HFN_SYNC            (uint32_t)0x80000000
#define MM_B_CPRI2_STATUS_DB_NO_HFN_SYNC         (uint32_t)0x40000000
#define MM_B_CPRI2_STATUS_DB_ENTERING_OPERATION  (uint32_t)0x20000000
#define MM_B_CPRI2_STATUS_DB_NOT_IN_OPERATION    (uint32_t)0x10000000
#define MM_B_CPRI2_STATUS_DB_BIT_ERR_IRQ         (uint32_t)0x04000000
#define MM_B_CPRI2_STATUS_DB_DELAY_CNT_IRQ       (uint32_t)0x02000000
#define MM_B_CPRI2_STATUS_DB_LINK_ERR_24_16      (uint32_t)0x01ff0000
#define MM_B_CPRI2_STATUS_DB_CW_ERROR_15_0       (uint32_t)0x0000ffff
#define MM_B_CPRI2_STATUS_TRIG_HFN_SYNC          (uint32_t)0x80000000
#define MM_B_CPRI2_STATUS_TRIG_NO_HFN_SYNC       (uint32_t)0x40000000
#define MM_B_CPRI2_STATUS_TRIG_ENTERING_OPERATION (uint32_t)0x20000000
#define MM_B_CPRI2_STATUS_TRIG_NOT_IN_OPERATION  (uint32_t)0x10000000
#define MM_B_CPRI2_STATUS_TRIG_BIT_ERR_IRQ       (uint32_t)0x04000000
#define MM_B_CPRI2_STATUS_TRIG_DELAY_CNT_IRQ     (uint32_t)0x02000000
#define MM_B_CPRI2_STATUS_TRIG_LINK_ERR_24_16    (uint32_t)0x01ff0000
#define MM_B_CPRI2_STATUS_TRIG_CW_ERROR_15_0     (uint32_t)0x0000ffff
#define MM_B_CPRI0_CTRL_VERSION_31_30            (uint32_t)0xc0000000
#define MM_B_CPRI0_CTRL_SYNC_SOURCE_29_28        (uint32_t)0x30000000
#define MM_B_CPRI0_CTRL_LINE_RATE_25_24          (uint32_t)0x03000000
#define MM_B_CPRI0_CTRL_REVISION_23_16           (uint32_t)0x00ff0000
#define MM_B_CPRI0_CTRL_PRO_HANDLING             (uint32_t)0x00008000
#define MM_B_CPRI0_CTRL_CASCADE_SYNC_14_8        (uint32_t)0x00007f00
#define MM_B_CPRI0_CTRL_MAX_LINE_RATE_7_5        (uint32_t)0x000000e0
#define MM_B_CPRI0_CTRL_MODE_4_2                 (uint32_t)0x0000001c
#define MM_B_CPRI0_CTRL_LINK_EN_1_0              (uint32_t)0x00000003
#define MM_B_CPRI1_CTRL_VERSION_31_30            (uint32_t)0xc0000000
#define MM_B_CPRI1_CTRL_SYNC_SOURCE_29_28        (uint32_t)0x30000000
#define MM_B_CPRI1_CTRL_LINE_RATE_25_24          (uint32_t)0x03000000
#define MM_B_CPRI1_CTRL_REVISION_23_16           (uint32_t)0x00ff0000
#define MM_B_CPRI1_CTRL_PRO_HANDLING             (uint32_t)0x00008000
#define MM_B_CPRI1_CTRL_CASCADE_SYNC_14_8        (uint32_t)0x00007f00
#define MM_B_CPRI1_CTRL_MAX_LINE_RATE_7_5        (uint32_t)0x000000e0
#define MM_B_CPRI1_CTRL_MODE_4_2                 (uint32_t)0x0000001c
#define MM_B_CPRI1_CTRL_LINK_EN_1_0              (uint32_t)0x00000003
#define MM_B_CPRI2_CTRL_VERSION_31_30            (uint32_t)0xc0000000
#define MM_B_CPRI2_CTRL_SYNC_SOURCE_29_28        (uint32_t)0x30000000
#define MM_B_CPRI2_CTRL_LINE_RATE_25_24          (uint32_t)0x03000000
#define MM_B_CPRI2_CTRL_REVISION_23_16           (uint32_t)0x00ff0000
#define MM_B_CPRI2_CTRL_PRO_HANDLING             (uint32_t)0x00008000
#define MM_B_CPRI2_CTRL_CASCADE_SYNC_14_8        (uint32_t)0x00007f00
#define MM_B_CPRI2_CTRL_MAX_LINE_RATE_7_5        (uint32_t)0x000000e0
#define MM_B_CPRI2_CTRL_MODE_4_2                 (uint32_t)0x0000001c
#define MM_B_CPRI2_CTRL_LINK_EN_1_0              (uint32_t)0x00000003
#define MM_B_CPRI0_DEL_CTRL_JB_DEPTH             (uint32_t)0x00000100
#define MM_B_CPRI0_DEL_CTRL_DEL_CNT_THD_7_0      (uint32_t)0x000000ff
#define MM_B_CPRI1_DEL_CTRL_JB_DEPTH             (uint32_t)0x00000100
#define MM_B_CPRI1_DEL_CTRL_DEL_CNT_THD_7_0      (uint32_t)0x000000ff
#define MM_B_CPRI2_DEL_CTRL_JB_DEPTH             (uint32_t)0x00000100
#define MM_B_CPRI2_DEL_CTRL_DEL_CNT_THD_7_0      (uint32_t)0x000000ff
#define MM_B_CPRI0_TST_CTRL_L1_RES               (uint32_t)0x10000000
#define MM_B_CPRI0_TST_CTRL_PARITY_MODE          (uint32_t)0x01000000
#define MM_B_CPRI0_TST_CTRL_SERVICE_22_20        (uint32_t)0x00700000
#define MM_B_CPRI0_TST_CTRL_CW_HANDLING_18_12    (uint32_t)0x0007f000
#define MM_B_CPRI0_TST_CTRL_LOOP_ENABLE          (uint32_t)0x00000100
#define MM_B_CPRI1_TST_CTRL_L1_RES               (uint32_t)0x10000000
#define MM_B_CPRI1_TST_CTRL_PARITY_MODE          (uint32_t)0x01000000
#define MM_B_CPRI1_TST_CTRL_SERVICE_22_20        (uint32_t)0x00700000
#define MM_B_CPRI1_TST_CTRL_CW_HANDLING_18_12    (uint32_t)0x0007f000
#define MM_B_CPRI1_TST_CTRL_LOOP_ENABLE          (uint32_t)0x00000100
#define MM_B_CPRI2_TST_CTRL_L1_RES               (uint32_t)0x10000000
#define MM_B_CPRI2_TST_CTRL_PARITY_MODE          (uint32_t)0x01000000
#define MM_B_CPRI2_TST_CTRL_SERVICE_22_20        (uint32_t)0x00700000
#define MM_B_CPRI2_TST_CTRL_CW_HANDLING_18_12    (uint32_t)0x0007f000
#define MM_B_CPRI2_TST_CTRL_LOOP_ENABLE          (uint32_t)0x00000100
#define MM_B_CPRI0_PORT_CTRL_EL_SFP_N            (uint32_t)0x00000008
#define MM_B_CPRI0_PORT_CTRL_SFP_RATE_SEL        (uint32_t)0x00000002
#define MM_B_CPRI0_PORT_CTRL_SFP_POWER_EN        (uint32_t)0x00000001
#define MM_B_CPRI1_PORT_CTRL_EL_SFP_N            (uint32_t)0x00000008
#define MM_B_CPRI1_PORT_CTRL_SFP_RATE_SEL        (uint32_t)0x00000002
#define MM_B_CPRI1_PORT_CTRL_SFP_POWER_EN        (uint32_t)0x00000001
#define MM_B_CPRI2_PORT_CTRL_EL_SFP_N            (uint32_t)0x00000008
#define MM_B_CPRI2_PORT_CTRL_SFP_RATE_SEL        (uint32_t)0x00000002
#define MM_B_CPRI2_PORT_CTRL_SFP_POWER_EN        (uint32_t)0x00000001
#define MM_B_CPRI0_CMD_CL_DEBUG_TRACE            (uint32_t)0x00000100
#define MM_B_CPRI0_CMD_CL_DEL_CNT                (uint32_t)0x00000010
#define MM_B_CPRI0_CMD_CL_BIT_ERR_CNT            (uint32_t)0x00000001
#define MM_B_CPRI1_CMD_CL_DEBUG_TRACE            (uint32_t)0x00000100
#define MM_B_CPRI1_CMD_CL_DEL_CNT                (uint32_t)0x00000010
#define MM_B_CPRI1_CMD_CL_BIT_ERR_CNT            (uint32_t)0x00000001
#define MM_B_CPRI2_CMD_CL_DEBUG_TRACE            (uint32_t)0x00000100
#define MM_B_CPRI2_CMD_CL_DEL_CNT                (uint32_t)0x00000010
#define MM_B_CPRI2_CMD_CL_BIT_ERR_CNT            (uint32_t)0x00000001
#define MM_B_CPRI0_MON_INBAND_SIG_31_27          (uint32_t)0xf8000000
#define MM_B_CPRI0_MON_LINK_STATUS_26_24         (uint32_t)0x07000000
#define MM_B_CPRI0_MON_FA_STATUS_22_20           (uint32_t)0x00700000
#define MM_B_CPRI0_MON_MAX_LINE_RATE_19_17       (uint32_t)0x000e0000
#define MM_B_CPRI0_MON_CASCADE_SYNC_16_8         (uint32_t)0x0001ff00
#define MM_B_CPRI0_MON_REVISION_7_0              (uint32_t)0x000000ff
#define MM_B_CPRI1_MON_INBAND_SIG_31_27          (uint32_t)0xf8000000
#define MM_B_CPRI1_MON_LINK_STATUS_26_24         (uint32_t)0x07000000
#define MM_B_CPRI1_MON_FA_STATUS_22_20           (uint32_t)0x00700000
#define MM_B_CPRI1_MON_MAX_LINE_RATE_19_17       (uint32_t)0x000e0000
#define MM_B_CPRI1_MON_CASCADE_SYNC_16_8         (uint32_t)0x0001ff00
#define MM_B_CPRI1_MON_REVISION_7_0              (uint32_t)0x000000ff
#define MM_B_CPRI2_MON_INBAND_SIG_31_27          (uint32_t)0xf8000000
#define MM_B_CPRI2_MON_LINK_STATUS_26_24         (uint32_t)0x07000000
#define MM_B_CPRI2_MON_FA_STATUS_22_20           (uint32_t)0x00700000
#define MM_B_CPRI2_MON_MAX_LINE_RATE_19_17       (uint32_t)0x000e0000
#define MM_B_CPRI2_MON_CASCADE_SYNC_16_8         (uint32_t)0x0001ff00
#define MM_B_CPRI2_MON_REVISION_7_0              (uint32_t)0x000000ff
#define MM_B_CPRI0_MON_PORT_SFP_POW_FAULT        (uint32_t)0x00000100
#define MM_B_CPRI0_MON_PORT_SFP_DISABLE          (uint32_t)0x00000008
#define MM_B_CPRI0_MON_PORT_SFP_TX_FAULT         (uint32_t)0x00000004
#define MM_B_CPRI0_MON_PORT_SFP_CONNECT          (uint32_t)0x00000002
#define MM_B_CPRI0_MON_PORT_SFP_LOS              (uint32_t)0x00000001
#define MM_B_CPRI1_MON_PORT_SFP_POW_FAULT        (uint32_t)0x00000100
#define MM_B_CPRI1_MON_PORT_SFP_DISABLE          (uint32_t)0x00000008
#define MM_B_CPRI1_MON_PORT_SFP_TX_FAULT         (uint32_t)0x00000004
#define MM_B_CPRI1_MON_PORT_SFP_CONNECT          (uint32_t)0x00000002
#define MM_B_CPRI1_MON_PORT_SFP_LOS              (uint32_t)0x00000001
#define MM_B_CPRI2_MON_PORT_SFP_POW_FAULT        (uint32_t)0x00000100
#define MM_B_CPRI2_MON_PORT_SFP_DISABLE          (uint32_t)0x00000008
#define MM_B_CPRI2_MON_PORT_SFP_TX_FAULT         (uint32_t)0x00000004
#define MM_B_CPRI2_MON_PORT_SFP_CONNECT          (uint32_t)0x00000002
#define MM_B_CPRI2_MON_PORT_SFP_LOS              (uint32_t)0x00000001
#define MM_B_CPRI0_MON_ERR_PARITY_ERR            (uint32_t)0x00010000
#define MM_B_CPRI0_MON_ERR_BIT_ERR_CNT_12_0      (uint32_t)0x00001fff
#define MM_B_CPRI1_MON_ERR_PARITY_ERR            (uint32_t)0x00010000
#define MM_B_CPRI1_MON_ERR_BIT_ERR_CNT_12_0      (uint32_t)0x00001fff
#define MM_B_CPRI2_MON_ERR_PARITY_ERR            (uint32_t)0x00010000
#define MM_B_CPRI2_MON_ERR_BIT_ERR_CNT_12_0      (uint32_t)0x00001fff
#define MM_B_CPRI0_MON_BFN_TX_BFN_27_16          (uint32_t)0x0fff0000
#define MM_B_CPRI0_MON_BFN_RX_BFN_11_0           (uint32_t)0x00000fff
#define MM_B_CPRI1_MON_BFN_TX_BFN_27_16          (uint32_t)0x0fff0000
#define MM_B_CPRI1_MON_BFN_RX_BFN_11_0           (uint32_t)0x00000fff
#define MM_B_CPRI2_MON_BFN_TX_BFN_27_16          (uint32_t)0x0fff0000
#define MM_B_CPRI2_MON_BFN_RX_BFN_11_0           (uint32_t)0x00000fff
#define MM_B_CPRI0_MON_DEL_INFO_19_0             (uint32_t)0x000fffff
#define MM_B_CPRI1_MON_DEL_INFO_19_0             (uint32_t)0x000fffff
#define MM_B_CPRI2_MON_DEL_INFO_19_0             (uint32_t)0x000fffff
#define MM_B_CPRI0_DELAY_JB_DELAY_CNT_15_0       (uint32_t)0x0000ffff
#define MM_B_CPRI1_DELAY_JB_DELAY_CNT_15_0       (uint32_t)0x0000ffff
#define MM_B_CPRI2_DELAY_JB_DELAY_CNT_15_0       (uint32_t)0x0000ffff
#define MM_B_CPRI0_DEBUG_TRACE_19_0              (uint32_t)0x000fffff
#define MM_B_CPRI1_DEBUG_TRACE_19_0              (uint32_t)0x000fffff
#define MM_B_CPRI2_DEBUG_TRACE_19_0              (uint32_t)0x000fffff
#define MM_B_CPRI0_MON2_HDLC_BIT_RATE_26_24      (uint32_t)0x07000000
#define MM_B_CPRI0_MON2_ETH_POINTER_P_21_16      (uint32_t)0x003f0000
#define MM_B_CPRI0_MON2_VERSION_11_4             (uint32_t)0x00000ff0
#define MM_B_CPRI0_MON2_MODE_1_0                 (uint32_t)0x00000003
#define MM_B_CPRI1_MON2_HDLC_BIT_RATE_26_24      (uint32_t)0x07000000
#define MM_B_CPRI1_MON2_ETH_POINTER_P_21_16      (uint32_t)0x003f0000
#define MM_B_CPRI1_MON2_VERSION_11_4             (uint32_t)0x00000ff0
#define MM_B_CPRI1_MON2_MODE_1_0                 (uint32_t)0x00000003
#define MM_B_CPRI2_MON2_HDLC_BIT_RATE_26_24      (uint32_t)0x07000000
#define MM_B_CPRI2_MON2_ETH_POINTER_P_21_16      (uint32_t)0x003f0000
#define MM_B_CPRI2_MON2_VERSION_11_4             (uint32_t)0x00000ff0
#define MM_B_CPRI2_MON2_MODE_1_0                 (uint32_t)0x00000003
#define MM_B_CPRI0_SCRAMBLING_SEED_30_0          (uint32_t)0x7fffffff
#define MM_B_CPRI1_SCRAMBLING_SEED_30_0          (uint32_t)0x7fffffff
#define MM_B_CPRI2_SCRAMBLING_SEED_30_0          (uint32_t)0x7fffffff
#define MM_B_CPRI0_STATUS2_CLK_SRC_CHANGE        (uint32_t)0x00200000
#define MM_B_CPRI0_STATUS2_L1_RESET              (uint32_t)0x00100000
#define MM_B_CPRI0_STATUS2_JB_OUF_ERR            (uint32_t)0x00010000
#define MM_B_CPRI0_STATUS2_TX_IQ_FS_ERR          (uint32_t)0x00000100
#define MM_B_CPRI0_STATUS2_HDLC_SERVICE_UNAVAIL  (uint32_t)0x00000008
#define MM_B_CPRI0_STATUS2_ECP_SERVICE_UNAVAIL   (uint32_t)0x00000004
#define MM_B_CPRI0_STATUS2_IQC_SERVICE_UNAVAIL   (uint32_t)0x00000002
#define MM_B_CPRI0_STATUS2_IQ_SERVICE_UNAVAIL    (uint32_t)0x00000001
#define MM_B_CPRI0_STATUS2_TRAP_CLK_SRC_CHANGE   (uint32_t)0x00200000
#define MM_B_CPRI0_STATUS2_TRAP_L1_RESET         (uint32_t)0x00100000
#define MM_B_CPRI0_STATUS2_TRAP_JB_OUF_ERR       (uint32_t)0x00010000
#define MM_B_CPRI0_STATUS2_TRAP_TX_IQ_FS_ERR     (uint32_t)0x00000100
#define MM_B_CPRI0_STATUS2_TRAP_HDLC_SERVICE_UNAVAIL (uint32_t)0x00000008
#define MM_B_CPRI0_STATUS2_TRAP_ECP_SERVICE_UNAVAIL (uint32_t)0x00000004
#define MM_B_CPRI0_STATUS2_TRAP_IQC_SERVICE_UNAVAIL (uint32_t)0x00000002
#define MM_B_CPRI0_STATUS2_TRAP_IQ_SERVICE_UNAVAIL (uint32_t)0x00000001
#define MM_B_CPRI0_STATUS2_MASK_CLK_SRC_CHANGE   (uint32_t)0x00200000
#define MM_B_CPRI0_STATUS2_MASK_L1_RESET         (uint32_t)0x00100000
#define MM_B_CPRI0_STATUS2_MASK_JB_OUF_ERR       (uint32_t)0x00010000
#define MM_B_CPRI0_STATUS2_MASK_TX_IQ_FS_ERR     (uint32_t)0x00000100
#define MM_B_CPRI0_STATUS2_MASK_HDLC_SERVICE_UNAVAIL (uint32_t)0x00000008
#define MM_B_CPRI0_STATUS2_MASK_ECP_SERVICE_UNAVAIL (uint32_t)0x00000004
#define MM_B_CPRI0_STATUS2_MASK_IQC_SERVICE_UNAVAIL (uint32_t)0x00000002
#define MM_B_CPRI0_STATUS2_MASK_IQ_SERVICE_UNAVAIL (uint32_t)0x00000001
#define MM_B_CPRI0_STATUS2_FORCE_CLK_SRC_CHANGE  (uint32_t)0x00200000
#define MM_B_CPRI0_STATUS2_FORCE_L1_RESET        (uint32_t)0x00100000
#define MM_B_CPRI0_STATUS2_FORCE_JB_OUF_ERR      (uint32_t)0x00010000
#define MM_B_CPRI0_STATUS2_FORCE_TX_IQ_FS_ERR    (uint32_t)0x00000100
#define MM_B_CPRI0_STATUS2_FORCE_HDLC_SERVICE_UNAVAIL (uint32_t)0x00000008
#define MM_B_CPRI0_STATUS2_FORCE_ECP_SERVICE_UNAVAIL (uint32_t)0x00000004
#define MM_B_CPRI0_STATUS2_FORCE_IQC_SERVICE_UNAVAIL (uint32_t)0x00000002
#define MM_B_CPRI0_STATUS2_FORCE_IQ_SERVICE_UNAVAIL (uint32_t)0x00000001
#define MM_B_CPRI0_STATUS2_DB_CLK_SRC_CHANGE     (uint32_t)0x00200000
#define MM_B_CPRI0_STATUS2_DB_L1_RESET           (uint32_t)0x00100000
#define MM_B_CPRI0_STATUS2_DB_JB_OUF_ERR         (uint32_t)0x00010000
#define MM_B_CPRI0_STATUS2_DB_TX_IQ_FS_ERR       (uint32_t)0x00000100
#define MM_B_CPRI0_STATUS2_DB_HDLC_SERVICE_UNAVAIL (uint32_t)0x00000008
#define MM_B_CPRI0_STATUS2_DB_ECP_SERVICE_UNAVAIL (uint32_t)0x00000004
#define MM_B_CPRI0_STATUS2_DB_IQC_SERVICE_UNAVAIL (uint32_t)0x00000002
#define MM_B_CPRI0_STATUS2_DB_IQ_SERVICE_UNAVAIL (uint32_t)0x00000001
#define MM_B_CPRI0_STATUS2_TRIG_CLK_SRC_CHANGE   (uint32_t)0x00200000
#define MM_B_CPRI0_STATUS2_TRIG_L1_RESET         (uint32_t)0x00100000
#define MM_B_CPRI0_STATUS2_TRIG_JB_OUF_ERR       (uint32_t)0x00010000
#define MM_B_CPRI0_STATUS2_TRIG_TX_IQ_FS_ERR     (uint32_t)0x00000100
#define MM_B_CPRI0_STATUS2_TRIG_HDLC_SERVICE_UNAVAIL (uint32_t)0x00000008
#define MM_B_CPRI0_STATUS2_TRIG_ECP_SERVICE_UNAVAIL (uint32_t)0x00000004
#define MM_B_CPRI0_STATUS2_TRIG_IQC_SERVICE_UNAVAIL (uint32_t)0x00000002
#define MM_B_CPRI0_STATUS2_TRIG_IQ_SERVICE_UNAVAIL (uint32_t)0x00000001
#define MM_B_CPRI1_STATUS2_CLK_SRC_CHANGE        (uint32_t)0x00200000
#define MM_B_CPRI1_STATUS2_L1_RESET              (uint32_t)0x00100000
#define MM_B_CPRI1_STATUS2_JB_OUF_ERR            (uint32_t)0x00010000
#define MM_B_CPRI1_STATUS2_TX_IQ_FS_ERR          (uint32_t)0x00000100
#define MM_B_CPRI1_STATUS2_HDLC_SERVICE_UNAVAIL  (uint32_t)0x00000008
#define MM_B_CPRI1_STATUS2_ECP_SERVICE_UNAVAIL   (uint32_t)0x00000004
#define MM_B_CPRI1_STATUS2_IQC_SERVICE_UNAVAIL   (uint32_t)0x00000002
#define MM_B_CPRI1_STATUS2_IQ_SERVICE_UNAVAIL    (uint32_t)0x00000001
#define MM_B_CPRI1_STATUS2_TRAP_CLK_SRC_CHANGE   (uint32_t)0x00200000
#define MM_B_CPRI1_STATUS2_TRAP_L1_RESET         (uint32_t)0x00100000
#define MM_B_CPRI1_STATUS2_TRAP_JB_OUF_ERR       (uint32_t)0x00010000
#define MM_B_CPRI1_STATUS2_TRAP_TX_IQ_FS_ERR     (uint32_t)0x00000100
#define MM_B_CPRI1_STATUS2_TRAP_HDLC_SERVICE_UNAVAIL (uint32_t)0x00000008
#define MM_B_CPRI1_STATUS2_TRAP_ECP_SERVICE_UNAVAIL (uint32_t)0x00000004
#define MM_B_CPRI1_STATUS2_TRAP_IQC_SERVICE_UNAVAIL (uint32_t)0x00000002
#define MM_B_CPRI1_STATUS2_TRAP_IQ_SERVICE_UNAVAIL (uint32_t)0x00000001
#define MM_B_CPRI1_STATUS2_MASK_CLK_SRC_CHANGE   (uint32_t)0x00200000
#define MM_B_CPRI1_STATUS2_MASK_L1_RESET         (uint32_t)0x00100000
#define MM_B_CPRI1_STATUS2_MASK_JB_OUF_ERR       (uint32_t)0x00010000
#define MM_B_CPRI1_STATUS2_MASK_TX_IQ_FS_ERR     (uint32_t)0x00000100
#define MM_B_CPRI1_STATUS2_MASK_HDLC_SERVICE_UNAVAIL (uint32_t)0x00000008
#define MM_B_CPRI1_STATUS2_MASK_ECP_SERVICE_UNAVAIL (uint32_t)0x00000004
#define MM_B_CPRI1_STATUS2_MASK_IQC_SERVICE_UNAVAIL (uint32_t)0x00000002
#define MM_B_CPRI1_STATUS2_MASK_IQ_SERVICE_UNAVAIL (uint32_t)0x00000001
#define MM_B_CPRI1_STATUS2_FORCE_CLK_SRC_CHANGE  (uint32_t)0x00200000
#define MM_B_CPRI1_STATUS2_FORCE_L1_RESET        (uint32_t)0x00100000
#define MM_B_CPRI1_STATUS2_FORCE_JB_OUF_ERR      (uint32_t)0x00010000
#define MM_B_CPRI1_STATUS2_FORCE_TX_IQ_FS_ERR    (uint32_t)0x00000100
#define MM_B_CPRI1_STATUS2_FORCE_HDLC_SERVICE_UNAVAIL (uint32_t)0x00000008
#define MM_B_CPRI1_STATUS2_FORCE_ECP_SERVICE_UNAVAIL (uint32_t)0x00000004
#define MM_B_CPRI1_STATUS2_FORCE_IQC_SERVICE_UNAVAIL (uint32_t)0x00000002
#define MM_B_CPRI1_STATUS2_FORCE_IQ_SERVICE_UNAVAIL (uint32_t)0x00000001
#define MM_B_CPRI1_STATUS2_DB_CLK_SRC_CHANGE     (uint32_t)0x00200000
#define MM_B_CPRI1_STATUS2_DB_L1_RESET           (uint32_t)0x00100000
#define MM_B_CPRI1_STATUS2_DB_JB_OUF_ERR         (uint32_t)0x00010000
#define MM_B_CPRI1_STATUS2_DB_TX_IQ_FS_ERR       (uint32_t)0x00000100
#define MM_B_CPRI1_STATUS2_DB_HDLC_SERVICE_UNAVAIL (uint32_t)0x00000008
#define MM_B_CPRI1_STATUS2_DB_ECP_SERVICE_UNAVAIL (uint32_t)0x00000004
#define MM_B_CPRI1_STATUS2_DB_IQC_SERVICE_UNAVAIL (uint32_t)0x00000002
#define MM_B_CPRI1_STATUS2_DB_IQ_SERVICE_UNAVAIL (uint32_t)0x00000001
#define MM_B_CPRI1_STATUS2_TRIG_CLK_SRC_CHANGE   (uint32_t)0x00200000
#define MM_B_CPRI1_STATUS2_TRIG_L1_RESET         (uint32_t)0x00100000
#define MM_B_CPRI1_STATUS2_TRIG_JB_OUF_ERR       (uint32_t)0x00010000
#define MM_B_CPRI1_STATUS2_TRIG_TX_IQ_FS_ERR     (uint32_t)0x00000100
#define MM_B_CPRI1_STATUS2_TRIG_HDLC_SERVICE_UNAVAIL (uint32_t)0x00000008
#define MM_B_CPRI1_STATUS2_TRIG_ECP_SERVICE_UNAVAIL (uint32_t)0x00000004
#define MM_B_CPRI1_STATUS2_TRIG_IQC_SERVICE_UNAVAIL (uint32_t)0x00000002
#define MM_B_CPRI1_STATUS2_TRIG_IQ_SERVICE_UNAVAIL (uint32_t)0x00000001
#define MM_B_CPRI2_STATUS2_CLK_SRC_CHANGE        (uint32_t)0x00200000
#define MM_B_CPRI2_STATUS2_L1_RESET              (uint32_t)0x00100000
#define MM_B_CPRI2_STATUS2_JB_OUF_ERR            (uint32_t)0x00010000
#define MM_B_CPRI2_STATUS2_TX_IQ_FS_ERR          (uint32_t)0x00000100
#define MM_B_CPRI2_STATUS2_HDLC_SERVICE_UNAVAIL  (uint32_t)0x00000008
#define MM_B_CPRI2_STATUS2_ECP_SERVICE_UNAVAIL   (uint32_t)0x00000004
#define MM_B_CPRI2_STATUS2_IQC_SERVICE_UNAVAIL   (uint32_t)0x00000002
#define MM_B_CPRI2_STATUS2_IQ_SERVICE_UNAVAIL    (uint32_t)0x00000001
#define MM_B_CPRI2_STATUS2_TRAP_CLK_SRC_CHANGE   (uint32_t)0x00200000
#define MM_B_CPRI2_STATUS2_TRAP_L1_RESET         (uint32_t)0x00100000
#define MM_B_CPRI2_STATUS2_TRAP_JB_OUF_ERR       (uint32_t)0x00010000
#define MM_B_CPRI2_STATUS2_TRAP_TX_IQ_FS_ERR     (uint32_t)0x00000100
#define MM_B_CPRI2_STATUS2_TRAP_HDLC_SERVICE_UNAVAIL (uint32_t)0x00000008
#define MM_B_CPRI2_STATUS2_TRAP_ECP_SERVICE_UNAVAIL (uint32_t)0x00000004
#define MM_B_CPRI2_STATUS2_TRAP_IQC_SERVICE_UNAVAIL (uint32_t)0x00000002
#define MM_B_CPRI2_STATUS2_TRAP_IQ_SERVICE_UNAVAIL (uint32_t)0x00000001
#define MM_B_CPRI2_STATUS2_MASK_CLK_SRC_CHANGE   (uint32_t)0x00200000
#define MM_B_CPRI2_STATUS2_MASK_L1_RESET         (uint32_t)0x00100000
#define MM_B_CPRI2_STATUS2_MASK_JB_OUF_ERR       (uint32_t)0x00010000
#define MM_B_CPRI2_STATUS2_MASK_TX_IQ_FS_ERR     (uint32_t)0x00000100
#define MM_B_CPRI2_STATUS2_MASK_HDLC_SERVICE_UNAVAIL (uint32_t)0x00000008
#define MM_B_CPRI2_STATUS2_MASK_ECP_SERVICE_UNAVAIL (uint32_t)0x00000004
#define MM_B_CPRI2_STATUS2_MASK_IQC_SERVICE_UNAVAIL (uint32_t)0x00000002
#define MM_B_CPRI2_STATUS2_MASK_IQ_SERVICE_UNAVAIL (uint32_t)0x00000001
#define MM_B_CPRI2_STATUS2_FORCE_CLK_SRC_CHANGE  (uint32_t)0x00200000
#define MM_B_CPRI2_STATUS2_FORCE_L1_RESET        (uint32_t)0x00100000
#define MM_B_CPRI2_STATUS2_FORCE_JB_OUF_ERR      (uint32_t)0x00010000
#define MM_B_CPRI2_STATUS2_FORCE_TX_IQ_FS_ERR    (uint32_t)0x00000100
#define MM_B_CPRI2_STATUS2_FORCE_HDLC_SERVICE_UNAVAIL (uint32_t)0x00000008
#define MM_B_CPRI2_STATUS2_FORCE_ECP_SERVICE_UNAVAIL (uint32_t)0x00000004
#define MM_B_CPRI2_STATUS2_FORCE_IQC_SERVICE_UNAVAIL (uint32_t)0x00000002
#define MM_B_CPRI2_STATUS2_FORCE_IQ_SERVICE_UNAVAIL (uint32_t)0x00000001
#define MM_B_CPRI2_STATUS2_DB_CLK_SRC_CHANGE     (uint32_t)0x00200000
#define MM_B_CPRI2_STATUS2_DB_L1_RESET           (uint32_t)0x00100000
#define MM_B_CPRI2_STATUS2_DB_JB_OUF_ERR         (uint32_t)0x00010000
#define MM_B_CPRI2_STATUS2_DB_TX_IQ_FS_ERR       (uint32_t)0x00000100
#define MM_B_CPRI2_STATUS2_DB_HDLC_SERVICE_UNAVAIL (uint32_t)0x00000008
#define MM_B_CPRI2_STATUS2_DB_ECP_SERVICE_UNAVAIL (uint32_t)0x00000004
#define MM_B_CPRI2_STATUS2_DB_IQC_SERVICE_UNAVAIL (uint32_t)0x00000002
#define MM_B_CPRI2_STATUS2_DB_IQ_SERVICE_UNAVAIL (uint32_t)0x00000001
#define MM_B_CPRI2_STATUS2_TRIG_CLK_SRC_CHANGE   (uint32_t)0x00200000
#define MM_B_CPRI2_STATUS2_TRIG_L1_RESET         (uint32_t)0x00100000
#define MM_B_CPRI2_STATUS2_TRIG_JB_OUF_ERR       (uint32_t)0x00010000
#define MM_B_CPRI2_STATUS2_TRIG_TX_IQ_FS_ERR     (uint32_t)0x00000100
#define MM_B_CPRI2_STATUS2_TRIG_HDLC_SERVICE_UNAVAIL (uint32_t)0x00000008
#define MM_B_CPRI2_STATUS2_TRIG_ECP_SERVICE_UNAVAIL (uint32_t)0x00000004
#define MM_B_CPRI2_STATUS2_TRIG_IQC_SERVICE_UNAVAIL (uint32_t)0x00000002
#define MM_B_CPRI2_STATUS2_TRIG_IQ_SERVICE_UNAVAIL (uint32_t)0x00000001
#define MM_B_CPRI_INT_ECP_MASTER_CFG_INT_CPRI3_ECP_CONF_MODE_13_12 (uint32_t)0x00003000
#define MM_B_CPRI_INT_ECP_MASTER_CFG_INT_CPRI2_ECP_CONF_MODE_11_10 (uint32_t)0x00000c00
#define MM_B_CPRI_INT_ECP_MASTER_CFG_INT_CPRI1_ECP_CONF_MODE_9_8 (uint32_t)0x00000300
#define MM_B_CPRI_INT_ECP_MASTER_CFG_INT_CPRI0_ECP_CONF_MODE_7_6 (uint32_t)0x000000c0
#define MM_B_CPRI_INT_ECP_MASTER_CFG_INT_CPRI_CONF_REC_MODE_3_0 (uint32_t)0x0000000f
#define MM_B_CPRI0_INT_ECP_ADDR1_VAL_5_0         (uint32_t)0x0000003f
#define MM_B_CPRI1_INT_ECP_ADDR1_VAL_5_0         (uint32_t)0x0000003f
#define MM_B_CPRI2_INT_ECP_ADDR1_VAL_5_0         (uint32_t)0x0000003f
#define MM_B_CPRI3_INT_ECP_ADDR1_VAL_5_0         (uint32_t)0x0000003f
#define MM_B_CPRI_SYNC_SRC_SW_SYNC_SEL_3_1       (uint32_t)0x0000000e
#define MM_B_CPRI_SYNC_SRC_AUTO_SYNC_SEL         (uint32_t)0x00000001

/*** REG *********************************************************************/
#define MM_B_ECP_0_SR_0                          (uint32_t)0x00000400
#define MM_B_ECP_0_SR_0_TRAP                     (uint32_t)0x00000401
#define MM_B_ECP_0_SR_0_MASK                     (uint32_t)0x00000402
#define MM_B_ECP_0_SR_0_FORCE                    (uint32_t)0x00000403
#define MM_B_ECP_0_SR_0_DB                       (uint32_t)0x00000404
#define MM_B_ECP_0_SR_0_TRIG                     (uint32_t)0x00000405
#define MM_B_ECP_0_SR_1                          (uint32_t)0x00000414
#define MM_B_ECP_0_SR_1_TRAP                     (uint32_t)0x00000415
#define MM_B_ECP_0_SR_1_MASK                     (uint32_t)0x00000416
#define MM_B_ECP_0_SR_1_FORCE                    (uint32_t)0x00000417
#define MM_B_ECP_0_SR_1_DB                       (uint32_t)0x00000418
#define MM_B_ECP_0_SR_1_TRIG                     (uint32_t)0x00000419
#define MM_B_ECP_0_SR_2                          (uint32_t)0x00000428
#define MM_B_ECP_0_SR_2_TRAP                     (uint32_t)0x00000429
#define MM_B_ECP_0_SR_2_MASK                     (uint32_t)0x0000042a
#define MM_B_ECP_0_SR_2_FORCE                    (uint32_t)0x0000042b
#define MM_B_ECP_0_SR_2_DB                       (uint32_t)0x0000042c
#define MM_B_ECP_0_SR_2_TRIG                     (uint32_t)0x0000042d
#define MM_B_ECP_0_SR_3                          (uint32_t)0x0000043c
#define MM_B_ECP_0_SR_3_TRAP                     (uint32_t)0x0000043d
#define MM_B_ECP_0_SR_3_MASK                     (uint32_t)0x0000043e
#define MM_B_ECP_0_SR_3_FORCE                    (uint32_t)0x0000043f
#define MM_B_ECP_0_SR_3_DB                       (uint32_t)0x00000440
#define MM_B_ECP_0_SR_3_TRIG                     (uint32_t)0x00000441
#define MM_B_ECP_0_SR_4                          (uint32_t)0x00000450
#define MM_B_ECP_0_SR_4_TRAP                     (uint32_t)0x00000451
#define MM_B_ECP_0_SR_4_MASK                     (uint32_t)0x00000452
#define MM_B_ECP_0_SR_4_FORCE                    (uint32_t)0x00000453
#define MM_B_ECP_0_SR_4_DB                       (uint32_t)0x00000454
#define MM_B_ECP_0_SR_4_TRIG                     (uint32_t)0x00000455
#define MM_B_ECP_0_SR_5                          (uint32_t)0x00000464
#define MM_B_ECP_0_SR_5_TRAP                     (uint32_t)0x00000465
#define MM_B_ECP_0_SR_5_MASK                     (uint32_t)0x00000466
#define MM_B_ECP_0_SR_5_FORCE                    (uint32_t)0x00000467
#define MM_B_ECP_0_SR_5_DB                       (uint32_t)0x00000468
#define MM_B_ECP_0_SR_5_TRIG                     (uint32_t)0x00000469
#define MM_B_ECP_0_SR_6                          (uint32_t)0x00000478
#define MM_B_ECP_0_SR_6_TRAP                     (uint32_t)0x00000479
#define MM_B_ECP_0_SR_6_MASK                     (uint32_t)0x0000047a
#define MM_B_ECP_0_SR_6_FORCE                    (uint32_t)0x0000047b
#define MM_B_ECP_0_SR_6_DB                       (uint32_t)0x0000047c
#define MM_B_ECP_0_SR_6_TRIG                     (uint32_t)0x0000047d
#define MM_B_ECP_0_RX_SR_0                       (uint32_t)0x0000040a
#define MM_B_ECP_0_RX_SR_1                       (uint32_t)0x0000041e
#define MM_B_ECP_0_RX_SR_2                       (uint32_t)0x00000432
#define MM_B_ECP_0_RX_SR_3                       (uint32_t)0x00000446
#define MM_B_ECP_0_RX_SR_4                       (uint32_t)0x0000045a
#define MM_B_ECP_0_RX_SR_5                       (uint32_t)0x0000046e
#define MM_B_ECP_0_RX_SR_6                       (uint32_t)0x00000482
#define MM_B_ECP_0_RX_CMD_0                      (uint32_t)0x0000040b
#define MM_B_ECP_0_RX_CMD_1                      (uint32_t)0x0000041f
#define MM_B_ECP_0_RX_CMD_2                      (uint32_t)0x00000433
#define MM_B_ECP_0_RX_CMD_3                      (uint32_t)0x00000447
#define MM_B_ECP_0_RX_CMD_4                      (uint32_t)0x0000045b
#define MM_B_ECP_0_RX_CMD_5                      (uint32_t)0x0000046f
#define MM_B_ECP_0_RX_CMD_6                      (uint32_t)0x00000483
#define MM_B_ECP_0_RX_MEM_0                      (uint32_t)0x0000040c
#define MM_B_ECP_0_RX_MEM_1                      (uint32_t)0x00000420
#define MM_B_ECP_0_RX_MEM_2                      (uint32_t)0x00000434
#define MM_B_ECP_0_RX_MEM_3                      (uint32_t)0x00000448
#define MM_B_ECP_0_RX_MEM_4                      (uint32_t)0x0000045c
#define MM_B_ECP_0_RX_MEM_5                      (uint32_t)0x00000470
#define MM_B_ECP_0_RX_MEM_6                      (uint32_t)0x00000484
#define MM_B_ECP_0_TX_CR_0                       (uint32_t)0x0000040d
#define MM_B_ECP_0_TX_CR_1                       (uint32_t)0x00000421
#define MM_B_ECP_0_TX_CR_2                       (uint32_t)0x00000435
#define MM_B_ECP_0_TX_CR_3                       (uint32_t)0x00000449
#define MM_B_ECP_0_TX_CR_4                       (uint32_t)0x0000045d
#define MM_B_ECP_0_TX_CR_5                       (uint32_t)0x00000471
#define MM_B_ECP_0_TX_CR_6                       (uint32_t)0x00000485
#define MM_B_ECP_0_TX_CMD_0                      (uint32_t)0x0000040e
#define MM_B_ECP_0_TX_CMD_1                      (uint32_t)0x00000422
#define MM_B_ECP_0_TX_CMD_2                      (uint32_t)0x00000436
#define MM_B_ECP_0_TX_CMD_3                      (uint32_t)0x0000044a
#define MM_B_ECP_0_TX_CMD_4                      (uint32_t)0x0000045e
#define MM_B_ECP_0_TX_CMD_5                      (uint32_t)0x00000472
#define MM_B_ECP_0_TX_CMD_6                      (uint32_t)0x00000486
#define MM_B_ECP_0_TX_MEM_0                      (uint32_t)0x0000040f
#define MM_B_ECP_0_TX_MEM_1                      (uint32_t)0x00000423
#define MM_B_ECP_0_TX_MEM_2                      (uint32_t)0x00000437
#define MM_B_ECP_0_TX_MEM_3                      (uint32_t)0x0000044b
#define MM_B_ECP_0_TX_MEM_4                      (uint32_t)0x0000045f
#define MM_B_ECP_0_TX_MEM_5                      (uint32_t)0x00000473
#define MM_B_ECP_0_TX_MEM_6                      (uint32_t)0x00000487
#define MM_B_ECP_1_SR_0                          (uint32_t)0x0000048c
#define MM_B_ECP_1_SR_0_TRAP                     (uint32_t)0x0000048d
#define MM_B_ECP_1_SR_0_MASK                     (uint32_t)0x0000048e
#define MM_B_ECP_1_SR_0_FORCE                    (uint32_t)0x0000048f
#define MM_B_ECP_1_SR_0_DB                       (uint32_t)0x00000490
#define MM_B_ECP_1_SR_0_TRIG                     (uint32_t)0x00000491
#define MM_B_ECP_1_SR_1                          (uint32_t)0x000004a0
#define MM_B_ECP_1_SR_1_TRAP                     (uint32_t)0x000004a1
#define MM_B_ECP_1_SR_1_MASK                     (uint32_t)0x000004a2
#define MM_B_ECP_1_SR_1_FORCE                    (uint32_t)0x000004a3
#define MM_B_ECP_1_SR_1_DB                       (uint32_t)0x000004a4
#define MM_B_ECP_1_SR_1_TRIG                     (uint32_t)0x000004a5
#define MM_B_ECP_1_SR_2                          (uint32_t)0x000004b4
#define MM_B_ECP_1_SR_2_TRAP                     (uint32_t)0x000004b5
#define MM_B_ECP_1_SR_2_MASK                     (uint32_t)0x000004b6
#define MM_B_ECP_1_SR_2_FORCE                    (uint32_t)0x000004b7
#define MM_B_ECP_1_SR_2_DB                       (uint32_t)0x000004b8
#define MM_B_ECP_1_SR_2_TRIG                     (uint32_t)0x000004b9
#define MM_B_ECP_1_SR_3                          (uint32_t)0x000004c8
#define MM_B_ECP_1_SR_3_TRAP                     (uint32_t)0x000004c9
#define MM_B_ECP_1_SR_3_MASK                     (uint32_t)0x000004ca
#define MM_B_ECP_1_SR_3_FORCE                    (uint32_t)0x000004cb
#define MM_B_ECP_1_SR_3_DB                       (uint32_t)0x000004cc
#define MM_B_ECP_1_SR_3_TRIG                     (uint32_t)0x000004cd
#define MM_B_ECP_1_SR_4                          (uint32_t)0x000004dc
#define MM_B_ECP_1_SR_4_TRAP                     (uint32_t)0x000004dd
#define MM_B_ECP_1_SR_4_MASK                     (uint32_t)0x000004de
#define MM_B_ECP_1_SR_4_FORCE                    (uint32_t)0x000004df
#define MM_B_ECP_1_SR_4_DB                       (uint32_t)0x000004e0
#define MM_B_ECP_1_SR_4_TRIG                     (uint32_t)0x000004e1
#define MM_B_ECP_1_SR_5                          (uint32_t)0x000004f0
#define MM_B_ECP_1_SR_5_TRAP                     (uint32_t)0x000004f1
#define MM_B_ECP_1_SR_5_MASK                     (uint32_t)0x000004f2
#define MM_B_ECP_1_SR_5_FORCE                    (uint32_t)0x000004f3
#define MM_B_ECP_1_SR_5_DB                       (uint32_t)0x000004f4
#define MM_B_ECP_1_SR_5_TRIG                     (uint32_t)0x000004f5
#define MM_B_ECP_1_SR_6                          (uint32_t)0x00000504
#define MM_B_ECP_1_SR_6_TRAP                     (uint32_t)0x00000505
#define MM_B_ECP_1_SR_6_MASK                     (uint32_t)0x00000506
#define MM_B_ECP_1_SR_6_FORCE                    (uint32_t)0x00000507
#define MM_B_ECP_1_SR_6_DB                       (uint32_t)0x00000508
#define MM_B_ECP_1_SR_6_TRIG                     (uint32_t)0x00000509
#define MM_B_ECP_1_RX_SR_0                       (uint32_t)0x00000496
#define MM_B_ECP_1_RX_SR_1                       (uint32_t)0x000004aa
#define MM_B_ECP_1_RX_SR_2                       (uint32_t)0x000004be
#define MM_B_ECP_1_RX_SR_3                       (uint32_t)0x000004d2
#define MM_B_ECP_1_RX_SR_4                       (uint32_t)0x000004e6
#define MM_B_ECP_1_RX_SR_5                       (uint32_t)0x000004fa
#define MM_B_ECP_1_RX_SR_6                       (uint32_t)0x0000050e
#define MM_B_ECP_1_RX_CMD_0                      (uint32_t)0x00000497
#define MM_B_ECP_1_RX_CMD_1                      (uint32_t)0x000004ab
#define MM_B_ECP_1_RX_CMD_2                      (uint32_t)0x000004bf
#define MM_B_ECP_1_RX_CMD_3                      (uint32_t)0x000004d3
#define MM_B_ECP_1_RX_CMD_4                      (uint32_t)0x000004e7
#define MM_B_ECP_1_RX_CMD_5                      (uint32_t)0x000004fb
#define MM_B_ECP_1_RX_CMD_6                      (uint32_t)0x0000050f
#define MM_B_ECP_1_RX_MEM_0                      (uint32_t)0x00000498
#define MM_B_ECP_1_RX_MEM_1                      (uint32_t)0x000004ac
#define MM_B_ECP_1_RX_MEM_2                      (uint32_t)0x000004c0
#define MM_B_ECP_1_RX_MEM_3                      (uint32_t)0x000004d4
#define MM_B_ECP_1_RX_MEM_4                      (uint32_t)0x000004e8
#define MM_B_ECP_1_RX_MEM_5                      (uint32_t)0x000004fc
#define MM_B_ECP_1_RX_MEM_6                      (uint32_t)0x00000510
#define MM_B_ECP_1_TX_CR_0                       (uint32_t)0x00000499
#define MM_B_ECP_1_TX_CR_1                       (uint32_t)0x000004ad
#define MM_B_ECP_1_TX_CR_2                       (uint32_t)0x000004c1
#define MM_B_ECP_1_TX_CR_3                       (uint32_t)0x000004d5
#define MM_B_ECP_1_TX_CR_4                       (uint32_t)0x000004e9
#define MM_B_ECP_1_TX_CR_5                       (uint32_t)0x000004fd
#define MM_B_ECP_1_TX_CR_6                       (uint32_t)0x00000511
#define MM_B_ECP_1_TX_CMD_0                      (uint32_t)0x0000049a
#define MM_B_ECP_1_TX_CMD_1                      (uint32_t)0x000004ae
#define MM_B_ECP_1_TX_CMD_2                      (uint32_t)0x000004c2
#define MM_B_ECP_1_TX_CMD_3                      (uint32_t)0x000004d6
#define MM_B_ECP_1_TX_CMD_4                      (uint32_t)0x000004ea
#define MM_B_ECP_1_TX_CMD_5                      (uint32_t)0x000004fe
#define MM_B_ECP_1_TX_CMD_6                      (uint32_t)0x00000512
#define MM_B_ECP_1_TX_MEM_0                      (uint32_t)0x0000049b
#define MM_B_ECP_1_TX_MEM_1                      (uint32_t)0x000004af
#define MM_B_ECP_1_TX_MEM_2                      (uint32_t)0x000004c3
#define MM_B_ECP_1_TX_MEM_3                      (uint32_t)0x000004d7
#define MM_B_ECP_1_TX_MEM_4                      (uint32_t)0x000004eb
#define MM_B_ECP_1_TX_MEM_5                      (uint32_t)0x000004ff
#define MM_B_ECP_1_TX_MEM_6                      (uint32_t)0x00000513
#define MM_B_ECP_IRQ_0                           (uint32_t)0x00000518
#define MM_B_ECP_IRQ_0_TRAP                      (uint32_t)0x00000519
#define MM_B_ECP_IRQ_0_MASK                      (uint32_t)0x0000051a
#define MM_B_ECP_IRQ_0_FORCE                     (uint32_t)0x0000051b
#define MM_B_ECP_IRQ_0_DB                        (uint32_t)0x0000051c
#define MM_B_ECP_IRQ_0_TRIG                      (uint32_t)0x0000051d
#define MM_B_ECP_IRQ_1                           (uint32_t)0x0000051e
#define MM_B_ECP_IRQ_1_TRAP                      (uint32_t)0x0000051f
#define MM_B_ECP_IRQ_1_MASK                      (uint32_t)0x00000520
#define MM_B_ECP_IRQ_1_FORCE                     (uint32_t)0x00000521
#define MM_B_ECP_IRQ_1_DB                        (uint32_t)0x00000522
#define MM_B_ECP_IRQ_1_TRIG                      (uint32_t)0x00000523
#define MM_B_ECP_IRQ_2                           (uint32_t)0x00000524
#define MM_B_ECP_IRQ_2_TRAP                      (uint32_t)0x00000525
#define MM_B_ECP_IRQ_2_MASK                      (uint32_t)0x00000526
#define MM_B_ECP_IRQ_2_FORCE                     (uint32_t)0x00000527
#define MM_B_ECP_IRQ_2_DB                        (uint32_t)0x00000528
#define MM_B_ECP_IRQ_2_TRIG                      (uint32_t)0x00000529
#define MM_B_ECP_IRQ_3                           (uint32_t)0x0000052a
#define MM_B_ECP_IRQ_3_TRAP                      (uint32_t)0x0000052b
#define MM_B_ECP_IRQ_3_MASK                      (uint32_t)0x0000052c
#define MM_B_ECP_IRQ_3_FORCE                     (uint32_t)0x0000052d
#define MM_B_ECP_IRQ_3_DB                        (uint32_t)0x0000052e
#define MM_B_ECP_IRQ_3_TRIG                      (uint32_t)0x0000052f
#define MM_B_ECP_IRQ_4                           (uint32_t)0x00000530
#define MM_B_ECP_IRQ_4_TRAP                      (uint32_t)0x00000531
#define MM_B_ECP_IRQ_4_MASK                      (uint32_t)0x00000532
#define MM_B_ECP_IRQ_4_FORCE                     (uint32_t)0x00000533
#define MM_B_ECP_IRQ_4_DB                        (uint32_t)0x00000534
#define MM_B_ECP_IRQ_4_TRIG                      (uint32_t)0x00000535
#define MM_B_ECP_IRQ_5                           (uint32_t)0x00000536
#define MM_B_ECP_IRQ_5_TRAP                      (uint32_t)0x00000537
#define MM_B_ECP_IRQ_5_MASK                      (uint32_t)0x00000538
#define MM_B_ECP_IRQ_5_FORCE                     (uint32_t)0x00000539
#define MM_B_ECP_IRQ_5_DB                        (uint32_t)0x0000053a
#define MM_B_ECP_IRQ_5_TRIG                      (uint32_t)0x0000053b
#define MM_B_ECP_IRQ_6                           (uint32_t)0x0000053c
#define MM_B_ECP_IRQ_6_TRAP                      (uint32_t)0x0000053d
#define MM_B_ECP_IRQ_6_MASK                      (uint32_t)0x0000053e
#define MM_B_ECP_IRQ_6_FORCE                     (uint32_t)0x0000053f
#define MM_B_ECP_IRQ_6_DB                        (uint32_t)0x00000540
#define MM_B_ECP_IRQ_6_TRIG                      (uint32_t)0x00000541

/*** FIELD *******************************************************************/
#define MM_B_ECP_0_SR_0_TX_ERR                   (uint32_t)0x01000000
#define MM_B_ECP_0_SR_0_TX_MEM_EMPTY             (uint32_t)0x00200000
#define MM_B_ECP_0_SR_0_TX_MEM_FULL              (uint32_t)0x00100000
#define MM_B_ECP_0_SR_0_TX_COMP                  (uint32_t)0x00010000
#define MM_B_ECP_0_SR_0_RX_LOST                  (uint32_t)0x00000400
#define MM_B_ECP_0_SR_0_RX_ERR                   (uint32_t)0x00000200
#define MM_B_ECP_0_SR_0_RX_CRC_ERR               (uint32_t)0x00000100
#define MM_B_ECP_0_SR_0_RX_MEM_EMPTY             (uint32_t)0x00000020
#define MM_B_ECP_0_SR_0_RX_MEM_FULL              (uint32_t)0x00000010
#define MM_B_ECP_0_SR_0_RX_MSG_REC               (uint32_t)0x00000001
#define MM_B_ECP_0_SR_0_TRAP_TX_ERR              (uint32_t)0x01000000
#define MM_B_ECP_0_SR_0_TRAP_TX_MEM_EMPTY        (uint32_t)0x00200000
#define MM_B_ECP_0_SR_0_TRAP_TX_MEM_FULL         (uint32_t)0x00100000
#define MM_B_ECP_0_SR_0_TRAP_TX_COMP             (uint32_t)0x00010000
#define MM_B_ECP_0_SR_0_TRAP_RX_LOST             (uint32_t)0x00000400
#define MM_B_ECP_0_SR_0_TRAP_RX_ERR              (uint32_t)0x00000200
#define MM_B_ECP_0_SR_0_TRAP_RX_CRC_ERR          (uint32_t)0x00000100
#define MM_B_ECP_0_SR_0_TRAP_RX_MEM_EMPTY        (uint32_t)0x00000020
#define MM_B_ECP_0_SR_0_TRAP_RX_MEM_FULL         (uint32_t)0x00000010
#define MM_B_ECP_0_SR_0_TRAP_RX_MSG_REC          (uint32_t)0x00000001
#define MM_B_ECP_0_SR_0_MASK_TX_ERR              (uint32_t)0x01000000
#define MM_B_ECP_0_SR_0_MASK_TX_MEM_EMPTY        (uint32_t)0x00200000
#define MM_B_ECP_0_SR_0_MASK_TX_MEM_FULL         (uint32_t)0x00100000
#define MM_B_ECP_0_SR_0_MASK_TX_COMP             (uint32_t)0x00010000
#define MM_B_ECP_0_SR_0_MASK_RX_LOST             (uint32_t)0x00000400
#define MM_B_ECP_0_SR_0_MASK_RX_ERR              (uint32_t)0x00000200
#define MM_B_ECP_0_SR_0_MASK_RX_CRC_ERR          (uint32_t)0x00000100
#define MM_B_ECP_0_SR_0_MASK_RX_MEM_EMPTY        (uint32_t)0x00000020
#define MM_B_ECP_0_SR_0_MASK_RX_MEM_FULL         (uint32_t)0x00000010
#define MM_B_ECP_0_SR_0_MASK_RX_MSG_REC          (uint32_t)0x00000001
#define MM_B_ECP_0_SR_0_FORCE_TX_ERR             (uint32_t)0x01000000
#define MM_B_ECP_0_SR_0_FORCE_TX_MEM_EMPTY       (uint32_t)0x00200000
#define MM_B_ECP_0_SR_0_FORCE_TX_MEM_FULL        (uint32_t)0x00100000
#define MM_B_ECP_0_SR_0_FORCE_TX_COMP            (uint32_t)0x00010000
#define MM_B_ECP_0_SR_0_FORCE_RX_LOST            (uint32_t)0x00000400
#define MM_B_ECP_0_SR_0_FORCE_RX_ERR             (uint32_t)0x00000200
#define MM_B_ECP_0_SR_0_FORCE_RX_CRC_ERR         (uint32_t)0x00000100
#define MM_B_ECP_0_SR_0_FORCE_RX_MEM_EMPTY       (uint32_t)0x00000020
#define MM_B_ECP_0_SR_0_FORCE_RX_MEM_FULL        (uint32_t)0x00000010
#define MM_B_ECP_0_SR_0_FORCE_RX_MSG_REC         (uint32_t)0x00000001
#define MM_B_ECP_0_SR_0_DB_TX_ERR                (uint32_t)0x01000000
#define MM_B_ECP_0_SR_0_DB_TX_MEM_EMPTY          (uint32_t)0x00200000
#define MM_B_ECP_0_SR_0_DB_TX_MEM_FULL           (uint32_t)0x00100000
#define MM_B_ECP_0_SR_0_DB_TX_COMP               (uint32_t)0x00010000
#define MM_B_ECP_0_SR_0_DB_RX_LOST               (uint32_t)0x00000400
#define MM_B_ECP_0_SR_0_DB_RX_ERR                (uint32_t)0x00000200
#define MM_B_ECP_0_SR_0_DB_RX_CRC_ERR            (uint32_t)0x00000100
#define MM_B_ECP_0_SR_0_DB_RX_MEM_EMPTY          (uint32_t)0x00000020
#define MM_B_ECP_0_SR_0_DB_RX_MEM_FULL           (uint32_t)0x00000010
#define MM_B_ECP_0_SR_0_DB_RX_MSG_REC            (uint32_t)0x00000001
#define MM_B_ECP_0_SR_0_TRIG_TX_ERR              (uint32_t)0x01000000
#define MM_B_ECP_0_SR_0_TRIG_TX_MEM_EMPTY        (uint32_t)0x00200000
#define MM_B_ECP_0_SR_0_TRIG_TX_MEM_FULL         (uint32_t)0x00100000
#define MM_B_ECP_0_SR_0_TRIG_TX_COMP             (uint32_t)0x00010000
#define MM_B_ECP_0_SR_0_TRIG_RX_LOST             (uint32_t)0x00000400
#define MM_B_ECP_0_SR_0_TRIG_RX_ERR              (uint32_t)0x00000200
#define MM_B_ECP_0_SR_0_TRIG_RX_CRC_ERR          (uint32_t)0x00000100
#define MM_B_ECP_0_SR_0_TRIG_RX_MEM_EMPTY        (uint32_t)0x00000020
#define MM_B_ECP_0_SR_0_TRIG_RX_MEM_FULL         (uint32_t)0x00000010
#define MM_B_ECP_0_SR_0_TRIG_RX_MSG_REC          (uint32_t)0x00000001
#define MM_B_ECP_0_SR_1_TX_ERR                   (uint32_t)0x01000000
#define MM_B_ECP_0_SR_1_TX_MEM_EMPTY             (uint32_t)0x00200000
#define MM_B_ECP_0_SR_1_TX_MEM_FULL              (uint32_t)0x00100000
#define MM_B_ECP_0_SR_1_TX_COMP                  (uint32_t)0x00010000
#define MM_B_ECP_0_SR_1_RX_LOST                  (uint32_t)0x00000400
#define MM_B_ECP_0_SR_1_RX_ERR                   (uint32_t)0x00000200
#define MM_B_ECP_0_SR_1_RX_CRC_ERR               (uint32_t)0x00000100
#define MM_B_ECP_0_SR_1_RX_MEM_EMPTY             (uint32_t)0x00000020
#define MM_B_ECP_0_SR_1_RX_MEM_FULL              (uint32_t)0x00000010
#define MM_B_ECP_0_SR_1_RX_MSG_REC               (uint32_t)0x00000001
#define MM_B_ECP_0_SR_1_TRAP_TX_ERR              (uint32_t)0x01000000
#define MM_B_ECP_0_SR_1_TRAP_TX_MEM_EMPTY        (uint32_t)0x00200000
#define MM_B_ECP_0_SR_1_TRAP_TX_MEM_FULL         (uint32_t)0x00100000
#define MM_B_ECP_0_SR_1_TRAP_TX_COMP             (uint32_t)0x00010000
#define MM_B_ECP_0_SR_1_TRAP_RX_LOST             (uint32_t)0x00000400
#define MM_B_ECP_0_SR_1_TRAP_RX_ERR              (uint32_t)0x00000200
#define MM_B_ECP_0_SR_1_TRAP_RX_CRC_ERR          (uint32_t)0x00000100
#define MM_B_ECP_0_SR_1_TRAP_RX_MEM_EMPTY        (uint32_t)0x00000020
#define MM_B_ECP_0_SR_1_TRAP_RX_MEM_FULL         (uint32_t)0x00000010
#define MM_B_ECP_0_SR_1_TRAP_RX_MSG_REC          (uint32_t)0x00000001
#define MM_B_ECP_0_SR_1_MASK_TX_ERR              (uint32_t)0x01000000
#define MM_B_ECP_0_SR_1_MASK_TX_MEM_EMPTY        (uint32_t)0x00200000
#define MM_B_ECP_0_SR_1_MASK_TX_MEM_FULL         (uint32_t)0x00100000
#define MM_B_ECP_0_SR_1_MASK_TX_COMP             (uint32_t)0x00010000
#define MM_B_ECP_0_SR_1_MASK_RX_LOST             (uint32_t)0x00000400
#define MM_B_ECP_0_SR_1_MASK_RX_ERR              (uint32_t)0x00000200
#define MM_B_ECP_0_SR_1_MASK_RX_CRC_ERR          (uint32_t)0x00000100
#define MM_B_ECP_0_SR_1_MASK_RX_MEM_EMPTY        (uint32_t)0x00000020
#define MM_B_ECP_0_SR_1_MASK_RX_MEM_FULL         (uint32_t)0x00000010
#define MM_B_ECP_0_SR_1_MASK_RX_MSG_REC          (uint32_t)0x00000001
#define MM_B_ECP_0_SR_1_FORCE_TX_ERR             (uint32_t)0x01000000
#define MM_B_ECP_0_SR_1_FORCE_TX_MEM_EMPTY       (uint32_t)0x00200000
#define MM_B_ECP_0_SR_1_FORCE_TX_MEM_FULL        (uint32_t)0x00100000
#define MM_B_ECP_0_SR_1_FORCE_TX_COMP            (uint32_t)0x00010000
#define MM_B_ECP_0_SR_1_FORCE_RX_LOST            (uint32_t)0x00000400
#define MM_B_ECP_0_SR_1_FORCE_RX_ERR             (uint32_t)0x00000200
#define MM_B_ECP_0_SR_1_FORCE_RX_CRC_ERR         (uint32_t)0x00000100
#define MM_B_ECP_0_SR_1_FORCE_RX_MEM_EMPTY       (uint32_t)0x00000020
#define MM_B_ECP_0_SR_1_FORCE_RX_MEM_FULL        (uint32_t)0x00000010
#define MM_B_ECP_0_SR_1_FORCE_RX_MSG_REC         (uint32_t)0x00000001
#define MM_B_ECP_0_SR_1_DB_TX_ERR                (uint32_t)0x01000000
#define MM_B_ECP_0_SR_1_DB_TX_MEM_EMPTY          (uint32_t)0x00200000
#define MM_B_ECP_0_SR_1_DB_TX_MEM_FULL           (uint32_t)0x00100000
#define MM_B_ECP_0_SR_1_DB_TX_COMP               (uint32_t)0x00010000
#define MM_B_ECP_0_SR_1_DB_RX_LOST               (uint32_t)0x00000400
#define MM_B_ECP_0_SR_1_DB_RX_ERR                (uint32_t)0x00000200
#define MM_B_ECP_0_SR_1_DB_RX_CRC_ERR            (uint32_t)0x00000100
#define MM_B_ECP_0_SR_1_DB_RX_MEM_EMPTY          (uint32_t)0x00000020
#define MM_B_ECP_0_SR_1_DB_RX_MEM_FULL           (uint32_t)0x00000010
#define MM_B_ECP_0_SR_1_DB_RX_MSG_REC            (uint32_t)0x00000001
#define MM_B_ECP_0_SR_1_TRIG_TX_ERR              (uint32_t)0x01000000
#define MM_B_ECP_0_SR_1_TRIG_TX_MEM_EMPTY        (uint32_t)0x00200000
#define MM_B_ECP_0_SR_1_TRIG_TX_MEM_FULL         (uint32_t)0x00100000
#define MM_B_ECP_0_SR_1_TRIG_TX_COMP             (uint32_t)0x00010000
#define MM_B_ECP_0_SR_1_TRIG_RX_LOST             (uint32_t)0x00000400
#define MM_B_ECP_0_SR_1_TRIG_RX_ERR              (uint32_t)0x00000200
#define MM_B_ECP_0_SR_1_TRIG_RX_CRC_ERR          (uint32_t)0x00000100
#define MM_B_ECP_0_SR_1_TRIG_RX_MEM_EMPTY        (uint32_t)0x00000020
#define MM_B_ECP_0_SR_1_TRIG_RX_MEM_FULL         (uint32_t)0x00000010
#define MM_B_ECP_0_SR_1_TRIG_RX_MSG_REC          (uint32_t)0x00000001
#define MM_B_ECP_0_SR_2_TX_ERR                   (uint32_t)0x01000000
#define MM_B_ECP_0_SR_2_TX_MEM_EMPTY             (uint32_t)0x00200000
#define MM_B_ECP_0_SR_2_TX_MEM_FULL              (uint32_t)0x00100000
#define MM_B_ECP_0_SR_2_TX_COMP                  (uint32_t)0x00010000
#define MM_B_ECP_0_SR_2_RX_LOST                  (uint32_t)0x00000400
#define MM_B_ECP_0_SR_2_RX_ERR                   (uint32_t)0x00000200
#define MM_B_ECP_0_SR_2_RX_CRC_ERR               (uint32_t)0x00000100
#define MM_B_ECP_0_SR_2_RX_MEM_EMPTY             (uint32_t)0x00000020
#define MM_B_ECP_0_SR_2_RX_MEM_FULL              (uint32_t)0x00000010
#define MM_B_ECP_0_SR_2_RX_MSG_REC               (uint32_t)0x00000001
#define MM_B_ECP_0_SR_2_TRAP_TX_ERR              (uint32_t)0x01000000
#define MM_B_ECP_0_SR_2_TRAP_TX_MEM_EMPTY        (uint32_t)0x00200000
#define MM_B_ECP_0_SR_2_TRAP_TX_MEM_FULL         (uint32_t)0x00100000
#define MM_B_ECP_0_SR_2_TRAP_TX_COMP             (uint32_t)0x00010000
#define MM_B_ECP_0_SR_2_TRAP_RX_LOST             (uint32_t)0x00000400
#define MM_B_ECP_0_SR_2_TRAP_RX_ERR              (uint32_t)0x00000200
#define MM_B_ECP_0_SR_2_TRAP_RX_CRC_ERR          (uint32_t)0x00000100
#define MM_B_ECP_0_SR_2_TRAP_RX_MEM_EMPTY        (uint32_t)0x00000020
#define MM_B_ECP_0_SR_2_TRAP_RX_MEM_FULL         (uint32_t)0x00000010
#define MM_B_ECP_0_SR_2_TRAP_RX_MSG_REC          (uint32_t)0x00000001
#define MM_B_ECP_0_SR_2_MASK_TX_ERR              (uint32_t)0x01000000
#define MM_B_ECP_0_SR_2_MASK_TX_MEM_EMPTY        (uint32_t)0x00200000
#define MM_B_ECP_0_SR_2_MASK_TX_MEM_FULL         (uint32_t)0x00100000
#define MM_B_ECP_0_SR_2_MASK_TX_COMP             (uint32_t)0x00010000
#define MM_B_ECP_0_SR_2_MASK_RX_LOST             (uint32_t)0x00000400
#define MM_B_ECP_0_SR_2_MASK_RX_ERR              (uint32_t)0x00000200
#define MM_B_ECP_0_SR_2_MASK_RX_CRC_ERR          (uint32_t)0x00000100
#define MM_B_ECP_0_SR_2_MASK_RX_MEM_EMPTY        (uint32_t)0x00000020
#define MM_B_ECP_0_SR_2_MASK_RX_MEM_FULL         (uint32_t)0x00000010
#define MM_B_ECP_0_SR_2_MASK_RX_MSG_REC          (uint32_t)0x00000001
#define MM_B_ECP_0_SR_2_FORCE_TX_ERR             (uint32_t)0x01000000
#define MM_B_ECP_0_SR_2_FORCE_TX_MEM_EMPTY       (uint32_t)0x00200000
#define MM_B_ECP_0_SR_2_FORCE_TX_MEM_FULL        (uint32_t)0x00100000
#define MM_B_ECP_0_SR_2_FORCE_TX_COMP            (uint32_t)0x00010000
#define MM_B_ECP_0_SR_2_FORCE_RX_LOST            (uint32_t)0x00000400
#define MM_B_ECP_0_SR_2_FORCE_RX_ERR             (uint32_t)0x00000200
#define MM_B_ECP_0_SR_2_FORCE_RX_CRC_ERR         (uint32_t)0x00000100
#define MM_B_ECP_0_SR_2_FORCE_RX_MEM_EMPTY       (uint32_t)0x00000020
#define MM_B_ECP_0_SR_2_FORCE_RX_MEM_FULL        (uint32_t)0x00000010
#define MM_B_ECP_0_SR_2_FORCE_RX_MSG_REC         (uint32_t)0x00000001
#define MM_B_ECP_0_SR_2_DB_TX_ERR                (uint32_t)0x01000000
#define MM_B_ECP_0_SR_2_DB_TX_MEM_EMPTY          (uint32_t)0x00200000
#define MM_B_ECP_0_SR_2_DB_TX_MEM_FULL           (uint32_t)0x00100000
#define MM_B_ECP_0_SR_2_DB_TX_COMP               (uint32_t)0x00010000
#define MM_B_ECP_0_SR_2_DB_RX_LOST               (uint32_t)0x00000400
#define MM_B_ECP_0_SR_2_DB_RX_ERR                (uint32_t)0x00000200
#define MM_B_ECP_0_SR_2_DB_RX_CRC_ERR            (uint32_t)0x00000100
#define MM_B_ECP_0_SR_2_DB_RX_MEM_EMPTY          (uint32_t)0x00000020
#define MM_B_ECP_0_SR_2_DB_RX_MEM_FULL           (uint32_t)0x00000010
#define MM_B_ECP_0_SR_2_DB_RX_MSG_REC            (uint32_t)0x00000001
#define MM_B_ECP_0_SR_2_TRIG_TX_ERR              (uint32_t)0x01000000
#define MM_B_ECP_0_SR_2_TRIG_TX_MEM_EMPTY        (uint32_t)0x00200000
#define MM_B_ECP_0_SR_2_TRIG_TX_MEM_FULL         (uint32_t)0x00100000
#define MM_B_ECP_0_SR_2_TRIG_TX_COMP             (uint32_t)0x00010000
#define MM_B_ECP_0_SR_2_TRIG_RX_LOST             (uint32_t)0x00000400
#define MM_B_ECP_0_SR_2_TRIG_RX_ERR              (uint32_t)0x00000200
#define MM_B_ECP_0_SR_2_TRIG_RX_CRC_ERR          (uint32_t)0x00000100
#define MM_B_ECP_0_SR_2_TRIG_RX_MEM_EMPTY        (uint32_t)0x00000020
#define MM_B_ECP_0_SR_2_TRIG_RX_MEM_FULL         (uint32_t)0x00000010
#define MM_B_ECP_0_SR_2_TRIG_RX_MSG_REC          (uint32_t)0x00000001
#define MM_B_ECP_0_SR_3_TX_ERR                   (uint32_t)0x01000000
#define MM_B_ECP_0_SR_3_TX_MEM_EMPTY             (uint32_t)0x00200000
#define MM_B_ECP_0_SR_3_TX_MEM_FULL              (uint32_t)0x00100000
#define MM_B_ECP_0_SR_3_TX_COMP                  (uint32_t)0x00010000
#define MM_B_ECP_0_SR_3_RX_LOST                  (uint32_t)0x00000400
#define MM_B_ECP_0_SR_3_RX_ERR                   (uint32_t)0x00000200
#define MM_B_ECP_0_SR_3_RX_CRC_ERR               (uint32_t)0x00000100
#define MM_B_ECP_0_SR_3_RX_MEM_EMPTY             (uint32_t)0x00000020
#define MM_B_ECP_0_SR_3_RX_MEM_FULL              (uint32_t)0x00000010
#define MM_B_ECP_0_SR_3_RX_MSG_REC               (uint32_t)0x00000001
#define MM_B_ECP_0_SR_3_TRAP_TX_ERR              (uint32_t)0x01000000
#define MM_B_ECP_0_SR_3_TRAP_TX_MEM_EMPTY        (uint32_t)0x00200000
#define MM_B_ECP_0_SR_3_TRAP_TX_MEM_FULL         (uint32_t)0x00100000
#define MM_B_ECP_0_SR_3_TRAP_TX_COMP             (uint32_t)0x00010000
#define MM_B_ECP_0_SR_3_TRAP_RX_LOST             (uint32_t)0x00000400
#define MM_B_ECP_0_SR_3_TRAP_RX_ERR              (uint32_t)0x00000200
#define MM_B_ECP_0_SR_3_TRAP_RX_CRC_ERR          (uint32_t)0x00000100
#define MM_B_ECP_0_SR_3_TRAP_RX_MEM_EMPTY        (uint32_t)0x00000020
#define MM_B_ECP_0_SR_3_TRAP_RX_MEM_FULL         (uint32_t)0x00000010
#define MM_B_ECP_0_SR_3_TRAP_RX_MSG_REC          (uint32_t)0x00000001
#define MM_B_ECP_0_SR_3_MASK_TX_ERR              (uint32_t)0x01000000
#define MM_B_ECP_0_SR_3_MASK_TX_MEM_EMPTY        (uint32_t)0x00200000
#define MM_B_ECP_0_SR_3_MASK_TX_MEM_FULL         (uint32_t)0x00100000
#define MM_B_ECP_0_SR_3_MASK_TX_COMP             (uint32_t)0x00010000
#define MM_B_ECP_0_SR_3_MASK_RX_LOST             (uint32_t)0x00000400
#define MM_B_ECP_0_SR_3_MASK_RX_ERR              (uint32_t)0x00000200
#define MM_B_ECP_0_SR_3_MASK_RX_CRC_ERR          (uint32_t)0x00000100
#define MM_B_ECP_0_SR_3_MASK_RX_MEM_EMPTY        (uint32_t)0x00000020
#define MM_B_ECP_0_SR_3_MASK_RX_MEM_FULL         (uint32_t)0x00000010
#define MM_B_ECP_0_SR_3_MASK_RX_MSG_REC          (uint32_t)0x00000001
#define MM_B_ECP_0_SR_3_FORCE_TX_ERR             (uint32_t)0x01000000
#define MM_B_ECP_0_SR_3_FORCE_TX_MEM_EMPTY       (uint32_t)0x00200000
#define MM_B_ECP_0_SR_3_FORCE_TX_MEM_FULL        (uint32_t)0x00100000
#define MM_B_ECP_0_SR_3_FORCE_TX_COMP            (uint32_t)0x00010000
#define MM_B_ECP_0_SR_3_FORCE_RX_LOST            (uint32_t)0x00000400
#define MM_B_ECP_0_SR_3_FORCE_RX_ERR             (uint32_t)0x00000200
#define MM_B_ECP_0_SR_3_FORCE_RX_CRC_ERR         (uint32_t)0x00000100
#define MM_B_ECP_0_SR_3_FORCE_RX_MEM_EMPTY       (uint32_t)0x00000020
#define MM_B_ECP_0_SR_3_FORCE_RX_MEM_FULL        (uint32_t)0x00000010
#define MM_B_ECP_0_SR_3_FORCE_RX_MSG_REC         (uint32_t)0x00000001
#define MM_B_ECP_0_SR_3_DB_TX_ERR                (uint32_t)0x01000000
#define MM_B_ECP_0_SR_3_DB_TX_MEM_EMPTY          (uint32_t)0x00200000
#define MM_B_ECP_0_SR_3_DB_TX_MEM_FULL           (uint32_t)0x00100000
#define MM_B_ECP_0_SR_3_DB_TX_COMP               (uint32_t)0x00010000
#define MM_B_ECP_0_SR_3_DB_RX_LOST               (uint32_t)0x00000400
#define MM_B_ECP_0_SR_3_DB_RX_ERR                (uint32_t)0x00000200
#define MM_B_ECP_0_SR_3_DB_RX_CRC_ERR            (uint32_t)0x00000100
#define MM_B_ECP_0_SR_3_DB_RX_MEM_EMPTY          (uint32_t)0x00000020
#define MM_B_ECP_0_SR_3_DB_RX_MEM_FULL           (uint32_t)0x00000010
#define MM_B_ECP_0_SR_3_DB_RX_MSG_REC            (uint32_t)0x00000001
#define MM_B_ECP_0_SR_3_TRIG_TX_ERR              (uint32_t)0x01000000
#define MM_B_ECP_0_SR_3_TRIG_TX_MEM_EMPTY        (uint32_t)0x00200000
#define MM_B_ECP_0_SR_3_TRIG_TX_MEM_FULL         (uint32_t)0x00100000
#define MM_B_ECP_0_SR_3_TRIG_TX_COMP             (uint32_t)0x00010000
#define MM_B_ECP_0_SR_3_TRIG_RX_LOST             (uint32_t)0x00000400
#define MM_B_ECP_0_SR_3_TRIG_RX_ERR              (uint32_t)0x00000200
#define MM_B_ECP_0_SR_3_TRIG_RX_CRC_ERR          (uint32_t)0x00000100
#define MM_B_ECP_0_SR_3_TRIG_RX_MEM_EMPTY        (uint32_t)0x00000020
#define MM_B_ECP_0_SR_3_TRIG_RX_MEM_FULL         (uint32_t)0x00000010
#define MM_B_ECP_0_SR_3_TRIG_RX_MSG_REC          (uint32_t)0x00000001
#define MM_B_ECP_0_SR_4_TX_ERR                   (uint32_t)0x01000000
#define MM_B_ECP_0_SR_4_TX_MEM_EMPTY             (uint32_t)0x00200000
#define MM_B_ECP_0_SR_4_TX_MEM_FULL              (uint32_t)0x00100000
#define MM_B_ECP_0_SR_4_TX_COMP                  (uint32_t)0x00010000
#define MM_B_ECP_0_SR_4_RX_LOST                  (uint32_t)0x00000400
#define MM_B_ECP_0_SR_4_RX_ERR                   (uint32_t)0x00000200
#define MM_B_ECP_0_SR_4_RX_CRC_ERR               (uint32_t)0x00000100
#define MM_B_ECP_0_SR_4_RX_MEM_EMPTY             (uint32_t)0x00000020
#define MM_B_ECP_0_SR_4_RX_MEM_FULL              (uint32_t)0x00000010
#define MM_B_ECP_0_SR_4_RX_MSG_REC               (uint32_t)0x00000001
#define MM_B_ECP_0_SR_4_TRAP_TX_ERR              (uint32_t)0x01000000
#define MM_B_ECP_0_SR_4_TRAP_TX_MEM_EMPTY        (uint32_t)0x00200000
#define MM_B_ECP_0_SR_4_TRAP_TX_MEM_FULL         (uint32_t)0x00100000
#define MM_B_ECP_0_SR_4_TRAP_TX_COMP             (uint32_t)0x00010000
#define MM_B_ECP_0_SR_4_TRAP_RX_LOST             (uint32_t)0x00000400
#define MM_B_ECP_0_SR_4_TRAP_RX_ERR              (uint32_t)0x00000200
#define MM_B_ECP_0_SR_4_TRAP_RX_CRC_ERR          (uint32_t)0x00000100
#define MM_B_ECP_0_SR_4_TRAP_RX_MEM_EMPTY        (uint32_t)0x00000020
#define MM_B_ECP_0_SR_4_TRAP_RX_MEM_FULL         (uint32_t)0x00000010
#define MM_B_ECP_0_SR_4_TRAP_RX_MSG_REC          (uint32_t)0x00000001
#define MM_B_ECP_0_SR_4_MASK_TX_ERR              (uint32_t)0x01000000
#define MM_B_ECP_0_SR_4_MASK_TX_MEM_EMPTY        (uint32_t)0x00200000
#define MM_B_ECP_0_SR_4_MASK_TX_MEM_FULL         (uint32_t)0x00100000
#define MM_B_ECP_0_SR_4_MASK_TX_COMP             (uint32_t)0x00010000
#define MM_B_ECP_0_SR_4_MASK_RX_LOST             (uint32_t)0x00000400
#define MM_B_ECP_0_SR_4_MASK_RX_ERR              (uint32_t)0x00000200
#define MM_B_ECP_0_SR_4_MASK_RX_CRC_ERR          (uint32_t)0x00000100
#define MM_B_ECP_0_SR_4_MASK_RX_MEM_EMPTY        (uint32_t)0x00000020
#define MM_B_ECP_0_SR_4_MASK_RX_MEM_FULL         (uint32_t)0x00000010
#define MM_B_ECP_0_SR_4_MASK_RX_MSG_REC          (uint32_t)0x00000001
#define MM_B_ECP_0_SR_4_FORCE_TX_ERR             (uint32_t)0x01000000
#define MM_B_ECP_0_SR_4_FORCE_TX_MEM_EMPTY       (uint32_t)0x00200000
#define MM_B_ECP_0_SR_4_FORCE_TX_MEM_FULL        (uint32_t)0x00100000
#define MM_B_ECP_0_SR_4_FORCE_TX_COMP            (uint32_t)0x00010000
#define MM_B_ECP_0_SR_4_FORCE_RX_LOST            (uint32_t)0x00000400
#define MM_B_ECP_0_SR_4_FORCE_RX_ERR             (uint32_t)0x00000200
#define MM_B_ECP_0_SR_4_FORCE_RX_CRC_ERR         (uint32_t)0x00000100
#define MM_B_ECP_0_SR_4_FORCE_RX_MEM_EMPTY       (uint32_t)0x00000020
#define MM_B_ECP_0_SR_4_FORCE_RX_MEM_FULL        (uint32_t)0x00000010
#define MM_B_ECP_0_SR_4_FORCE_RX_MSG_REC         (uint32_t)0x00000001
#define MM_B_ECP_0_SR_4_DB_TX_ERR                (uint32_t)0x01000000
#define MM_B_ECP_0_SR_4_DB_TX_MEM_EMPTY          (uint32_t)0x00200000
#define MM_B_ECP_0_SR_4_DB_TX_MEM_FULL           (uint32_t)0x00100000
#define MM_B_ECP_0_SR_4_DB_TX_COMP               (uint32_t)0x00010000
#define MM_B_ECP_0_SR_4_DB_RX_LOST               (uint32_t)0x00000400
#define MM_B_ECP_0_SR_4_DB_RX_ERR                (uint32_t)0x00000200
#define MM_B_ECP_0_SR_4_DB_RX_CRC_ERR            (uint32_t)0x00000100
#define MM_B_ECP_0_SR_4_DB_RX_MEM_EMPTY          (uint32_t)0x00000020
#define MM_B_ECP_0_SR_4_DB_RX_MEM_FULL           (uint32_t)0x00000010
#define MM_B_ECP_0_SR_4_DB_RX_MSG_REC            (uint32_t)0x00000001
#define MM_B_ECP_0_SR_4_TRIG_TX_ERR              (uint32_t)0x01000000
#define MM_B_ECP_0_SR_4_TRIG_TX_MEM_EMPTY        (uint32_t)0x00200000
#define MM_B_ECP_0_SR_4_TRIG_TX_MEM_FULL         (uint32_t)0x00100000
#define MM_B_ECP_0_SR_4_TRIG_TX_COMP             (uint32_t)0x00010000
#define MM_B_ECP_0_SR_4_TRIG_RX_LOST             (uint32_t)0x00000400
#define MM_B_ECP_0_SR_4_TRIG_RX_ERR              (uint32_t)0x00000200
#define MM_B_ECP_0_SR_4_TRIG_RX_CRC_ERR          (uint32_t)0x00000100
#define MM_B_ECP_0_SR_4_TRIG_RX_MEM_EMPTY        (uint32_t)0x00000020
#define MM_B_ECP_0_SR_4_TRIG_RX_MEM_FULL         (uint32_t)0x00000010
#define MM_B_ECP_0_SR_4_TRIG_RX_MSG_REC          (uint32_t)0x00000001
#define MM_B_ECP_0_SR_5_TX_ERR                   (uint32_t)0x01000000
#define MM_B_ECP_0_SR_5_TX_MEM_EMPTY             (uint32_t)0x00200000
#define MM_B_ECP_0_SR_5_TX_MEM_FULL              (uint32_t)0x00100000
#define MM_B_ECP_0_SR_5_TX_COMP                  (uint32_t)0x00010000
#define MM_B_ECP_0_SR_5_RX_LOST                  (uint32_t)0x00000400
#define MM_B_ECP_0_SR_5_RX_ERR                   (uint32_t)0x00000200
#define MM_B_ECP_0_SR_5_RX_CRC_ERR               (uint32_t)0x00000100
#define MM_B_ECP_0_SR_5_RX_MEM_EMPTY             (uint32_t)0x00000020
#define MM_B_ECP_0_SR_5_RX_MEM_FULL              (uint32_t)0x00000010
#define MM_B_ECP_0_SR_5_RX_MSG_REC               (uint32_t)0x00000001
#define MM_B_ECP_0_SR_5_TRAP_TX_ERR              (uint32_t)0x01000000
#define MM_B_ECP_0_SR_5_TRAP_TX_MEM_EMPTY        (uint32_t)0x00200000
#define MM_B_ECP_0_SR_5_TRAP_TX_MEM_FULL         (uint32_t)0x00100000
#define MM_B_ECP_0_SR_5_TRAP_TX_COMP             (uint32_t)0x00010000
#define MM_B_ECP_0_SR_5_TRAP_RX_LOST             (uint32_t)0x00000400
#define MM_B_ECP_0_SR_5_TRAP_RX_ERR              (uint32_t)0x00000200
#define MM_B_ECP_0_SR_5_TRAP_RX_CRC_ERR          (uint32_t)0x00000100
#define MM_B_ECP_0_SR_5_TRAP_RX_MEM_EMPTY        (uint32_t)0x00000020
#define MM_B_ECP_0_SR_5_TRAP_RX_MEM_FULL         (uint32_t)0x00000010
#define MM_B_ECP_0_SR_5_TRAP_RX_MSG_REC          (uint32_t)0x00000001
#define MM_B_ECP_0_SR_5_MASK_TX_ERR              (uint32_t)0x01000000
#define MM_B_ECP_0_SR_5_MASK_TX_MEM_EMPTY        (uint32_t)0x00200000
#define MM_B_ECP_0_SR_5_MASK_TX_MEM_FULL         (uint32_t)0x00100000
#define MM_B_ECP_0_SR_5_MASK_TX_COMP             (uint32_t)0x00010000
#define MM_B_ECP_0_SR_5_MASK_RX_LOST             (uint32_t)0x00000400
#define MM_B_ECP_0_SR_5_MASK_RX_ERR              (uint32_t)0x00000200
#define MM_B_ECP_0_SR_5_MASK_RX_CRC_ERR          (uint32_t)0x00000100
#define MM_B_ECP_0_SR_5_MASK_RX_MEM_EMPTY        (uint32_t)0x00000020
#define MM_B_ECP_0_SR_5_MASK_RX_MEM_FULL         (uint32_t)0x00000010
#define MM_B_ECP_0_SR_5_MASK_RX_MSG_REC          (uint32_t)0x00000001
#define MM_B_ECP_0_SR_5_FORCE_TX_ERR             (uint32_t)0x01000000
#define MM_B_ECP_0_SR_5_FORCE_TX_MEM_EMPTY       (uint32_t)0x00200000
#define MM_B_ECP_0_SR_5_FORCE_TX_MEM_FULL        (uint32_t)0x00100000
#define MM_B_ECP_0_SR_5_FORCE_TX_COMP            (uint32_t)0x00010000
#define MM_B_ECP_0_SR_5_FORCE_RX_LOST            (uint32_t)0x00000400
#define MM_B_ECP_0_SR_5_FORCE_RX_ERR             (uint32_t)0x00000200
#define MM_B_ECP_0_SR_5_FORCE_RX_CRC_ERR         (uint32_t)0x00000100
#define MM_B_ECP_0_SR_5_FORCE_RX_MEM_EMPTY       (uint32_t)0x00000020
#define MM_B_ECP_0_SR_5_FORCE_RX_MEM_FULL        (uint32_t)0x00000010
#define MM_B_ECP_0_SR_5_FORCE_RX_MSG_REC         (uint32_t)0x00000001
#define MM_B_ECP_0_SR_5_DB_TX_ERR                (uint32_t)0x01000000
#define MM_B_ECP_0_SR_5_DB_TX_MEM_EMPTY          (uint32_t)0x00200000
#define MM_B_ECP_0_SR_5_DB_TX_MEM_FULL           (uint32_t)0x00100000
#define MM_B_ECP_0_SR_5_DB_TX_COMP               (uint32_t)0x00010000
#define MM_B_ECP_0_SR_5_DB_RX_LOST               (uint32_t)0x00000400
#define MM_B_ECP_0_SR_5_DB_RX_ERR                (uint32_t)0x00000200
#define MM_B_ECP_0_SR_5_DB_RX_CRC_ERR            (uint32_t)0x00000100
#define MM_B_ECP_0_SR_5_DB_RX_MEM_EMPTY          (uint32_t)0x00000020
#define MM_B_ECP_0_SR_5_DB_RX_MEM_FULL           (uint32_t)0x00000010
#define MM_B_ECP_0_SR_5_DB_RX_MSG_REC            (uint32_t)0x00000001
#define MM_B_ECP_0_SR_5_TRIG_TX_ERR              (uint32_t)0x01000000
#define MM_B_ECP_0_SR_5_TRIG_TX_MEM_EMPTY        (uint32_t)0x00200000
#define MM_B_ECP_0_SR_5_TRIG_TX_MEM_FULL         (uint32_t)0x00100000
#define MM_B_ECP_0_SR_5_TRIG_TX_COMP             (uint32_t)0x00010000
#define MM_B_ECP_0_SR_5_TRIG_RX_LOST             (uint32_t)0x00000400
#define MM_B_ECP_0_SR_5_TRIG_RX_ERR              (uint32_t)0x00000200
#define MM_B_ECP_0_SR_5_TRIG_RX_CRC_ERR          (uint32_t)0x00000100
#define MM_B_ECP_0_SR_5_TRIG_RX_MEM_EMPTY        (uint32_t)0x00000020
#define MM_B_ECP_0_SR_5_TRIG_RX_MEM_FULL         (uint32_t)0x00000010
#define MM_B_ECP_0_SR_5_TRIG_RX_MSG_REC          (uint32_t)0x00000001
#define MM_B_ECP_0_SR_6_TX_ERR                   (uint32_t)0x01000000
#define MM_B_ECP_0_SR_6_TX_MEM_EMPTY             (uint32_t)0x00200000
#define MM_B_ECP_0_SR_6_TX_MEM_FULL              (uint32_t)0x00100000
#define MM_B_ECP_0_SR_6_TX_COMP                  (uint32_t)0x00010000
#define MM_B_ECP_0_SR_6_RX_LOST                  (uint32_t)0x00000400
#define MM_B_ECP_0_SR_6_RX_ERR                   (uint32_t)0x00000200
#define MM_B_ECP_0_SR_6_RX_CRC_ERR               (uint32_t)0x00000100
#define MM_B_ECP_0_SR_6_RX_MEM_EMPTY             (uint32_t)0x00000020
#define MM_B_ECP_0_SR_6_RX_MEM_FULL              (uint32_t)0x00000010
#define MM_B_ECP_0_SR_6_RX_MSG_REC               (uint32_t)0x00000001
#define MM_B_ECP_0_SR_6_TRAP_TX_ERR              (uint32_t)0x01000000
#define MM_B_ECP_0_SR_6_TRAP_TX_MEM_EMPTY        (uint32_t)0x00200000
#define MM_B_ECP_0_SR_6_TRAP_TX_MEM_FULL         (uint32_t)0x00100000
#define MM_B_ECP_0_SR_6_TRAP_TX_COMP             (uint32_t)0x00010000
#define MM_B_ECP_0_SR_6_TRAP_RX_LOST             (uint32_t)0x00000400
#define MM_B_ECP_0_SR_6_TRAP_RX_ERR              (uint32_t)0x00000200
#define MM_B_ECP_0_SR_6_TRAP_RX_CRC_ERR          (uint32_t)0x00000100
#define MM_B_ECP_0_SR_6_TRAP_RX_MEM_EMPTY        (uint32_t)0x00000020
#define MM_B_ECP_0_SR_6_TRAP_RX_MEM_FULL         (uint32_t)0x00000010
#define MM_B_ECP_0_SR_6_TRAP_RX_MSG_REC          (uint32_t)0x00000001
#define MM_B_ECP_0_SR_6_MASK_TX_ERR              (uint32_t)0x01000000
#define MM_B_ECP_0_SR_6_MASK_TX_MEM_EMPTY        (uint32_t)0x00200000
#define MM_B_ECP_0_SR_6_MASK_TX_MEM_FULL         (uint32_t)0x00100000
#define MM_B_ECP_0_SR_6_MASK_TX_COMP             (uint32_t)0x00010000
#define MM_B_ECP_0_SR_6_MASK_RX_LOST             (uint32_t)0x00000400
#define MM_B_ECP_0_SR_6_MASK_RX_ERR              (uint32_t)0x00000200
#define MM_B_ECP_0_SR_6_MASK_RX_CRC_ERR          (uint32_t)0x00000100
#define MM_B_ECP_0_SR_6_MASK_RX_MEM_EMPTY        (uint32_t)0x00000020
#define MM_B_ECP_0_SR_6_MASK_RX_MEM_FULL         (uint32_t)0x00000010
#define MM_B_ECP_0_SR_6_MASK_RX_MSG_REC          (uint32_t)0x00000001
#define MM_B_ECP_0_SR_6_FORCE_TX_ERR             (uint32_t)0x01000000
#define MM_B_ECP_0_SR_6_FORCE_TX_MEM_EMPTY       (uint32_t)0x00200000
#define MM_B_ECP_0_SR_6_FORCE_TX_MEM_FULL        (uint32_t)0x00100000
#define MM_B_ECP_0_SR_6_FORCE_TX_COMP            (uint32_t)0x00010000
#define MM_B_ECP_0_SR_6_FORCE_RX_LOST            (uint32_t)0x00000400
#define MM_B_ECP_0_SR_6_FORCE_RX_ERR             (uint32_t)0x00000200
#define MM_B_ECP_0_SR_6_FORCE_RX_CRC_ERR         (uint32_t)0x00000100
#define MM_B_ECP_0_SR_6_FORCE_RX_MEM_EMPTY       (uint32_t)0x00000020
#define MM_B_ECP_0_SR_6_FORCE_RX_MEM_FULL        (uint32_t)0x00000010
#define MM_B_ECP_0_SR_6_FORCE_RX_MSG_REC         (uint32_t)0x00000001
#define MM_B_ECP_0_SR_6_DB_TX_ERR                (uint32_t)0x01000000
#define MM_B_ECP_0_SR_6_DB_TX_MEM_EMPTY          (uint32_t)0x00200000
#define MM_B_ECP_0_SR_6_DB_TX_MEM_FULL           (uint32_t)0x00100000
#define MM_B_ECP_0_SR_6_DB_TX_COMP               (uint32_t)0x00010000
#define MM_B_ECP_0_SR_6_DB_RX_LOST               (uint32_t)0x00000400
#define MM_B_ECP_0_SR_6_DB_RX_ERR                (uint32_t)0x00000200
#define MM_B_ECP_0_SR_6_DB_RX_CRC_ERR            (uint32_t)0x00000100
#define MM_B_ECP_0_SR_6_DB_RX_MEM_EMPTY          (uint32_t)0x00000020
#define MM_B_ECP_0_SR_6_DB_RX_MEM_FULL           (uint32_t)0x00000010
#define MM_B_ECP_0_SR_6_DB_RX_MSG_REC            (uint32_t)0x00000001
#define MM_B_ECP_0_SR_6_TRIG_TX_ERR              (uint32_t)0x01000000
#define MM_B_ECP_0_SR_6_TRIG_TX_MEM_EMPTY        (uint32_t)0x00200000
#define MM_B_ECP_0_SR_6_TRIG_TX_MEM_FULL         (uint32_t)0x00100000
#define MM_B_ECP_0_SR_6_TRIG_TX_COMP             (uint32_t)0x00010000
#define MM_B_ECP_0_SR_6_TRIG_RX_LOST             (uint32_t)0x00000400
#define MM_B_ECP_0_SR_6_TRIG_RX_ERR              (uint32_t)0x00000200
#define MM_B_ECP_0_SR_6_TRIG_RX_CRC_ERR          (uint32_t)0x00000100
#define MM_B_ECP_0_SR_6_TRIG_RX_MEM_EMPTY        (uint32_t)0x00000020
#define MM_B_ECP_0_SR_6_TRIG_RX_MEM_FULL         (uint32_t)0x00000010
#define MM_B_ECP_0_SR_6_TRIG_RX_MSG_REC          (uint32_t)0x00000001
#define MM_B_ECP_0_RX_SR_0_ADDR_29_24            (uint32_t)0x3f000000
#define MM_B_ECP_0_RX_SR_0_MSG_NR_23_20          (uint32_t)0x00f00000
#define MM_B_ECP_0_RX_SR_0_PCL_17_12             (uint32_t)0x0003f000
#define MM_B_ECP_0_RX_SR_0_LENGTH_11_0           (uint32_t)0x00000fff
#define MM_B_ECP_0_RX_SR_1_ADDR_29_24            (uint32_t)0x3f000000
#define MM_B_ECP_0_RX_SR_1_MSG_NR_23_20          (uint32_t)0x00f00000
#define MM_B_ECP_0_RX_SR_1_PCL_17_12             (uint32_t)0x0003f000
#define MM_B_ECP_0_RX_SR_1_LENGTH_11_0           (uint32_t)0x00000fff
#define MM_B_ECP_0_RX_SR_2_ADDR_29_24            (uint32_t)0x3f000000
#define MM_B_ECP_0_RX_SR_2_MSG_NR_23_20          (uint32_t)0x00f00000
#define MM_B_ECP_0_RX_SR_2_PCL_17_12             (uint32_t)0x0003f000
#define MM_B_ECP_0_RX_SR_2_LENGTH_11_0           (uint32_t)0x00000fff
#define MM_B_ECP_0_RX_SR_3_ADDR_29_24            (uint32_t)0x3f000000
#define MM_B_ECP_0_RX_SR_3_MSG_NR_23_20          (uint32_t)0x00f00000
#define MM_B_ECP_0_RX_SR_3_PCL_17_12             (uint32_t)0x0003f000
#define MM_B_ECP_0_RX_SR_3_LENGTH_11_0           (uint32_t)0x00000fff
#define MM_B_ECP_0_RX_SR_4_ADDR_29_24            (uint32_t)0x3f000000
#define MM_B_ECP_0_RX_SR_4_MSG_NR_23_20          (uint32_t)0x00f00000
#define MM_B_ECP_0_RX_SR_4_PCL_17_12             (uint32_t)0x0003f000
#define MM_B_ECP_0_RX_SR_4_LENGTH_11_0           (uint32_t)0x00000fff
#define MM_B_ECP_0_RX_SR_5_ADDR_29_24            (uint32_t)0x3f000000
#define MM_B_ECP_0_RX_SR_5_MSG_NR_23_20          (uint32_t)0x00f00000
#define MM_B_ECP_0_RX_SR_5_PCL_17_12             (uint32_t)0x0003f000
#define MM_B_ECP_0_RX_SR_5_LENGTH_11_0           (uint32_t)0x00000fff
#define MM_B_ECP_0_RX_SR_6_ADDR_29_24            (uint32_t)0x3f000000
#define MM_B_ECP_0_RX_SR_6_MSG_NR_23_20          (uint32_t)0x00f00000
#define MM_B_ECP_0_RX_SR_6_PCL_17_12             (uint32_t)0x0003f000
#define MM_B_ECP_0_RX_SR_6_LENGTH_11_0           (uint32_t)0x00000fff
#define MM_B_ECP_0_RX_CMD_0_RESET                (uint32_t)0x00000001
#define MM_B_ECP_0_RX_CMD_1_RESET                (uint32_t)0x00000001
#define MM_B_ECP_0_RX_CMD_2_RESET                (uint32_t)0x00000001
#define MM_B_ECP_0_RX_CMD_3_RESET                (uint32_t)0x00000001
#define MM_B_ECP_0_RX_CMD_4_RESET                (uint32_t)0x00000001
#define MM_B_ECP_0_RX_CMD_5_RESET                (uint32_t)0x00000001
#define MM_B_ECP_0_RX_CMD_6_RESET                (uint32_t)0x00000001
#define MM_B_ECP_0_RX_MEM_0_DATA_31_0            (uint32_t)0xffffffff
#define MM_B_ECP_0_RX_MEM_1_DATA_31_0            (uint32_t)0xffffffff
#define MM_B_ECP_0_RX_MEM_2_DATA_31_0            (uint32_t)0xffffffff
#define MM_B_ECP_0_RX_MEM_3_DATA_31_0            (uint32_t)0xffffffff
#define MM_B_ECP_0_RX_MEM_4_DATA_31_0            (uint32_t)0xffffffff
#define MM_B_ECP_0_RX_MEM_5_DATA_31_0            (uint32_t)0xffffffff
#define MM_B_ECP_0_RX_MEM_6_DATA_31_0            (uint32_t)0xffffffff
#define MM_B_ECP_0_TX_CR_0_ADDR_29_24            (uint32_t)0x3f000000
#define MM_B_ECP_0_TX_CR_0_MSG_NR_19_16          (uint32_t)0x000f0000
#define MM_B_ECP_0_TX_CR_0_LENGTH_11_0           (uint32_t)0x00000fff
#define MM_B_ECP_0_TX_CR_1_ADDR_29_24            (uint32_t)0x3f000000
#define MM_B_ECP_0_TX_CR_1_MSG_NR_19_16          (uint32_t)0x000f0000
#define MM_B_ECP_0_TX_CR_1_LENGTH_11_0           (uint32_t)0x00000fff
#define MM_B_ECP_0_TX_CR_2_ADDR_29_24            (uint32_t)0x3f000000
#define MM_B_ECP_0_TX_CR_2_MSG_NR_19_16          (uint32_t)0x000f0000
#define MM_B_ECP_0_TX_CR_2_LENGTH_11_0           (uint32_t)0x00000fff
#define MM_B_ECP_0_TX_CR_3_ADDR_29_24            (uint32_t)0x3f000000
#define MM_B_ECP_0_TX_CR_3_MSG_NR_19_16          (uint32_t)0x000f0000
#define MM_B_ECP_0_TX_CR_3_LENGTH_11_0           (uint32_t)0x00000fff
#define MM_B_ECP_0_TX_CR_4_ADDR_29_24            (uint32_t)0x3f000000
#define MM_B_ECP_0_TX_CR_4_MSG_NR_19_16          (uint32_t)0x000f0000
#define MM_B_ECP_0_TX_CR_4_LENGTH_11_0           (uint32_t)0x00000fff
#define MM_B_ECP_0_TX_CR_5_ADDR_29_24            (uint32_t)0x3f000000
#define MM_B_ECP_0_TX_CR_5_MSG_NR_19_16          (uint32_t)0x000f0000
#define MM_B_ECP_0_TX_CR_5_LENGTH_11_0           (uint32_t)0x00000fff
#define MM_B_ECP_0_TX_CR_6_ADDR_29_24            (uint32_t)0x3f000000
#define MM_B_ECP_0_TX_CR_6_MSG_NR_19_16          (uint32_t)0x000f0000
#define MM_B_ECP_0_TX_CR_6_LENGTH_11_0           (uint32_t)0x00000fff
#define MM_B_ECP_0_TX_CMD_0_RESET                (uint32_t)0x00000010
#define MM_B_ECP_0_TX_CMD_0_SEND                 (uint32_t)0x00000001
#define MM_B_ECP_0_TX_CMD_1_RESET                (uint32_t)0x00000010
#define MM_B_ECP_0_TX_CMD_1_SEND                 (uint32_t)0x00000001
#define MM_B_ECP_0_TX_CMD_2_RESET                (uint32_t)0x00000010
#define MM_B_ECP_0_TX_CMD_2_SEND                 (uint32_t)0x00000001
#define MM_B_ECP_0_TX_CMD_3_RESET                (uint32_t)0x00000010
#define MM_B_ECP_0_TX_CMD_3_SEND                 (uint32_t)0x00000001
#define MM_B_ECP_0_TX_CMD_4_RESET                (uint32_t)0x00000010
#define MM_B_ECP_0_TX_CMD_4_SEND                 (uint32_t)0x00000001
#define MM_B_ECP_0_TX_CMD_5_RESET                (uint32_t)0x00000010
#define MM_B_ECP_0_TX_CMD_5_SEND                 (uint32_t)0x00000001
#define MM_B_ECP_0_TX_CMD_6_RESET                (uint32_t)0x00000010
#define MM_B_ECP_0_TX_CMD_6_SEND                 (uint32_t)0x00000001
#define MM_B_ECP_0_TX_MEM_0_DATA_31_0            (uint32_t)0xffffffff
#define MM_B_ECP_0_TX_MEM_1_DATA_31_0            (uint32_t)0xffffffff
#define MM_B_ECP_0_TX_MEM_2_DATA_31_0            (uint32_t)0xffffffff
#define MM_B_ECP_0_TX_MEM_3_DATA_31_0            (uint32_t)0xffffffff
#define MM_B_ECP_0_TX_MEM_4_DATA_31_0            (uint32_t)0xffffffff
#define MM_B_ECP_0_TX_MEM_5_DATA_31_0            (uint32_t)0xffffffff
#define MM_B_ECP_0_TX_MEM_6_DATA_31_0            (uint32_t)0xffffffff
#define MM_B_ECP_1_SR_0_TX_ERR                   (uint32_t)0x01000000
#define MM_B_ECP_1_SR_0_TX_MEM_EMPTY             (uint32_t)0x00200000
#define MM_B_ECP_1_SR_0_TX_MEM_FULL              (uint32_t)0x00100000
#define MM_B_ECP_1_SR_0_TX_COMP                  (uint32_t)0x00010000
#define MM_B_ECP_1_SR_0_RX_LOST                  (uint32_t)0x00000400
#define MM_B_ECP_1_SR_0_RX_ERR                   (uint32_t)0x00000200
#define MM_B_ECP_1_SR_0_RX_CRC_ERR               (uint32_t)0x00000100
#define MM_B_ECP_1_SR_0_RX_MEM_EMPTY             (uint32_t)0x00000020
#define MM_B_ECP_1_SR_0_RX_MEM_FULL              (uint32_t)0x00000010
#define MM_B_ECP_1_SR_0_RX_MSG_REC               (uint32_t)0x00000001
#define MM_B_ECP_1_SR_0_TRAP_TX_ERR              (uint32_t)0x01000000
#define MM_B_ECP_1_SR_0_TRAP_TX_MEM_EMPTY        (uint32_t)0x00200000
#define MM_B_ECP_1_SR_0_TRAP_TX_MEM_FULL         (uint32_t)0x00100000
#define MM_B_ECP_1_SR_0_TRAP_TX_COMP             (uint32_t)0x00010000
#define MM_B_ECP_1_SR_0_TRAP_RX_LOST             (uint32_t)0x00000400
#define MM_B_ECP_1_SR_0_TRAP_RX_ERR              (uint32_t)0x00000200
#define MM_B_ECP_1_SR_0_TRAP_RX_CRC_ERR          (uint32_t)0x00000100
#define MM_B_ECP_1_SR_0_TRAP_RX_MEM_EMPTY        (uint32_t)0x00000020
#define MM_B_ECP_1_SR_0_TRAP_RX_MEM_FULL         (uint32_t)0x00000010
#define MM_B_ECP_1_SR_0_TRAP_RX_MSG_REC          (uint32_t)0x00000001
#define MM_B_ECP_1_SR_0_MASK_TX_ERR              (uint32_t)0x01000000
#define MM_B_ECP_1_SR_0_MASK_TX_MEM_EMPTY        (uint32_t)0x00200000
#define MM_B_ECP_1_SR_0_MASK_TX_MEM_FULL         (uint32_t)0x00100000
#define MM_B_ECP_1_SR_0_MASK_TX_COMP             (uint32_t)0x00010000
#define MM_B_ECP_1_SR_0_MASK_RX_LOST             (uint32_t)0x00000400
#define MM_B_ECP_1_SR_0_MASK_RX_ERR              (uint32_t)0x00000200
#define MM_B_ECP_1_SR_0_MASK_RX_CRC_ERR          (uint32_t)0x00000100
#define MM_B_ECP_1_SR_0_MASK_RX_MEM_EMPTY        (uint32_t)0x00000020
#define MM_B_ECP_1_SR_0_MASK_RX_MEM_FULL         (uint32_t)0x00000010
#define MM_B_ECP_1_SR_0_MASK_RX_MSG_REC          (uint32_t)0x00000001
#define MM_B_ECP_1_SR_0_FORCE_TX_ERR             (uint32_t)0x01000000
#define MM_B_ECP_1_SR_0_FORCE_TX_MEM_EMPTY       (uint32_t)0x00200000
#define MM_B_ECP_1_SR_0_FORCE_TX_MEM_FULL        (uint32_t)0x00100000
#define MM_B_ECP_1_SR_0_FORCE_TX_COMP            (uint32_t)0x00010000
#define MM_B_ECP_1_SR_0_FORCE_RX_LOST            (uint32_t)0x00000400
#define MM_B_ECP_1_SR_0_FORCE_RX_ERR             (uint32_t)0x00000200
#define MM_B_ECP_1_SR_0_FORCE_RX_CRC_ERR         (uint32_t)0x00000100
#define MM_B_ECP_1_SR_0_FORCE_RX_MEM_EMPTY       (uint32_t)0x00000020
#define MM_B_ECP_1_SR_0_FORCE_RX_MEM_FULL        (uint32_t)0x00000010
#define MM_B_ECP_1_SR_0_FORCE_RX_MSG_REC         (uint32_t)0x00000001
#define MM_B_ECP_1_SR_0_DB_TX_ERR                (uint32_t)0x01000000
#define MM_B_ECP_1_SR_0_DB_TX_MEM_EMPTY          (uint32_t)0x00200000
#define MM_B_ECP_1_SR_0_DB_TX_MEM_FULL           (uint32_t)0x00100000
#define MM_B_ECP_1_SR_0_DB_TX_COMP               (uint32_t)0x00010000
#define MM_B_ECP_1_SR_0_DB_RX_LOST               (uint32_t)0x00000400
#define MM_B_ECP_1_SR_0_DB_RX_ERR                (uint32_t)0x00000200
#define MM_B_ECP_1_SR_0_DB_RX_CRC_ERR            (uint32_t)0x00000100
#define MM_B_ECP_1_SR_0_DB_RX_MEM_EMPTY          (uint32_t)0x00000020
#define MM_B_ECP_1_SR_0_DB_RX_MEM_FULL           (uint32_t)0x00000010
#define MM_B_ECP_1_SR_0_DB_RX_MSG_REC            (uint32_t)0x00000001
#define MM_B_ECP_1_SR_0_TRIG_TX_ERR              (uint32_t)0x01000000
#define MM_B_ECP_1_SR_0_TRIG_TX_MEM_EMPTY        (uint32_t)0x00200000
#define MM_B_ECP_1_SR_0_TRIG_TX_MEM_FULL         (uint32_t)0x00100000
#define MM_B_ECP_1_SR_0_TRIG_TX_COMP             (uint32_t)0x00010000
#define MM_B_ECP_1_SR_0_TRIG_RX_LOST             (uint32_t)0x00000400
#define MM_B_ECP_1_SR_0_TRIG_RX_ERR              (uint32_t)0x00000200
#define MM_B_ECP_1_SR_0_TRIG_RX_CRC_ERR          (uint32_t)0x00000100
#define MM_B_ECP_1_SR_0_TRIG_RX_MEM_EMPTY        (uint32_t)0x00000020
#define MM_B_ECP_1_SR_0_TRIG_RX_MEM_FULL         (uint32_t)0x00000010
#define MM_B_ECP_1_SR_0_TRIG_RX_MSG_REC          (uint32_t)0x00000001
#define MM_B_ECP_1_SR_1_TX_ERR                   (uint32_t)0x01000000
#define MM_B_ECP_1_SR_1_TX_MEM_EMPTY             (uint32_t)0x00200000
#define MM_B_ECP_1_SR_1_TX_MEM_FULL              (uint32_t)0x00100000
#define MM_B_ECP_1_SR_1_TX_COMP                  (uint32_t)0x00010000
#define MM_B_ECP_1_SR_1_RX_LOST                  (uint32_t)0x00000400
#define MM_B_ECP_1_SR_1_RX_ERR                   (uint32_t)0x00000200
#define MM_B_ECP_1_SR_1_RX_CRC_ERR               (uint32_t)0x00000100
#define MM_B_ECP_1_SR_1_RX_MEM_EMPTY             (uint32_t)0x00000020
#define MM_B_ECP_1_SR_1_RX_MEM_FULL              (uint32_t)0x00000010
#define MM_B_ECP_1_SR_1_RX_MSG_REC               (uint32_t)0x00000001
#define MM_B_ECP_1_SR_1_TRAP_TX_ERR              (uint32_t)0x01000000
#define MM_B_ECP_1_SR_1_TRAP_TX_MEM_EMPTY        (uint32_t)0x00200000
#define MM_B_ECP_1_SR_1_TRAP_TX_MEM_FULL         (uint32_t)0x00100000
#define MM_B_ECP_1_SR_1_TRAP_TX_COMP             (uint32_t)0x00010000
#define MM_B_ECP_1_SR_1_TRAP_RX_LOST             (uint32_t)0x00000400
#define MM_B_ECP_1_SR_1_TRAP_RX_ERR              (uint32_t)0x00000200
#define MM_B_ECP_1_SR_1_TRAP_RX_CRC_ERR          (uint32_t)0x00000100
#define MM_B_ECP_1_SR_1_TRAP_RX_MEM_EMPTY        (uint32_t)0x00000020
#define MM_B_ECP_1_SR_1_TRAP_RX_MEM_FULL         (uint32_t)0x00000010
#define MM_B_ECP_1_SR_1_TRAP_RX_MSG_REC          (uint32_t)0x00000001
#define MM_B_ECP_1_SR_1_MASK_TX_ERR              (uint32_t)0x01000000
#define MM_B_ECP_1_SR_1_MASK_TX_MEM_EMPTY        (uint32_t)0x00200000
#define MM_B_ECP_1_SR_1_MASK_TX_MEM_FULL         (uint32_t)0x00100000
#define MM_B_ECP_1_SR_1_MASK_TX_COMP             (uint32_t)0x00010000
#define MM_B_ECP_1_SR_1_MASK_RX_LOST             (uint32_t)0x00000400
#define MM_B_ECP_1_SR_1_MASK_RX_ERR              (uint32_t)0x00000200
#define MM_B_ECP_1_SR_1_MASK_RX_CRC_ERR          (uint32_t)0x00000100
#define MM_B_ECP_1_SR_1_MASK_RX_MEM_EMPTY        (uint32_t)0x00000020
#define MM_B_ECP_1_SR_1_MASK_RX_MEM_FULL         (uint32_t)0x00000010
#define MM_B_ECP_1_SR_1_MASK_RX_MSG_REC          (uint32_t)0x00000001
#define MM_B_ECP_1_SR_1_FORCE_TX_ERR             (uint32_t)0x01000000
#define MM_B_ECP_1_SR_1_FORCE_TX_MEM_EMPTY       (uint32_t)0x00200000
#define MM_B_ECP_1_SR_1_FORCE_TX_MEM_FULL        (uint32_t)0x00100000
#define MM_B_ECP_1_SR_1_FORCE_TX_COMP            (uint32_t)0x00010000
#define MM_B_ECP_1_SR_1_FORCE_RX_LOST            (uint32_t)0x00000400
#define MM_B_ECP_1_SR_1_FORCE_RX_ERR             (uint32_t)0x00000200
#define MM_B_ECP_1_SR_1_FORCE_RX_CRC_ERR         (uint32_t)0x00000100
#define MM_B_ECP_1_SR_1_FORCE_RX_MEM_EMPTY       (uint32_t)0x00000020
#define MM_B_ECP_1_SR_1_FORCE_RX_MEM_FULL        (uint32_t)0x00000010
#define MM_B_ECP_1_SR_1_FORCE_RX_MSG_REC         (uint32_t)0x00000001
#define MM_B_ECP_1_SR_1_DB_TX_ERR                (uint32_t)0x01000000
#define MM_B_ECP_1_SR_1_DB_TX_MEM_EMPTY          (uint32_t)0x00200000
#define MM_B_ECP_1_SR_1_DB_TX_MEM_FULL           (uint32_t)0x00100000
#define MM_B_ECP_1_SR_1_DB_TX_COMP               (uint32_t)0x00010000
#define MM_B_ECP_1_SR_1_DB_RX_LOST               (uint32_t)0x00000400
#define MM_B_ECP_1_SR_1_DB_RX_ERR                (uint32_t)0x00000200
#define MM_B_ECP_1_SR_1_DB_RX_CRC_ERR            (uint32_t)0x00000100
#define MM_B_ECP_1_SR_1_DB_RX_MEM_EMPTY          (uint32_t)0x00000020
#define MM_B_ECP_1_SR_1_DB_RX_MEM_FULL           (uint32_t)0x00000010
#define MM_B_ECP_1_SR_1_DB_RX_MSG_REC            (uint32_t)0x00000001
#define MM_B_ECP_1_SR_1_TRIG_TX_ERR              (uint32_t)0x01000000
#define MM_B_ECP_1_SR_1_TRIG_TX_MEM_EMPTY        (uint32_t)0x00200000
#define MM_B_ECP_1_SR_1_TRIG_TX_MEM_FULL         (uint32_t)0x00100000
#define MM_B_ECP_1_SR_1_TRIG_TX_COMP             (uint32_t)0x00010000
#define MM_B_ECP_1_SR_1_TRIG_RX_LOST             (uint32_t)0x00000400
#define MM_B_ECP_1_SR_1_TRIG_RX_ERR              (uint32_t)0x00000200
#define MM_B_ECP_1_SR_1_TRIG_RX_CRC_ERR          (uint32_t)0x00000100
#define MM_B_ECP_1_SR_1_TRIG_RX_MEM_EMPTY        (uint32_t)0x00000020
#define MM_B_ECP_1_SR_1_TRIG_RX_MEM_FULL         (uint32_t)0x00000010
#define MM_B_ECP_1_SR_1_TRIG_RX_MSG_REC          (uint32_t)0x00000001
#define MM_B_ECP_1_SR_2_TX_ERR                   (uint32_t)0x01000000
#define MM_B_ECP_1_SR_2_TX_MEM_EMPTY             (uint32_t)0x00200000
#define MM_B_ECP_1_SR_2_TX_MEM_FULL              (uint32_t)0x00100000
#define MM_B_ECP_1_SR_2_TX_COMP                  (uint32_t)0x00010000
#define MM_B_ECP_1_SR_2_RX_LOST                  (uint32_t)0x00000400
#define MM_B_ECP_1_SR_2_RX_ERR                   (uint32_t)0x00000200
#define MM_B_ECP_1_SR_2_RX_CRC_ERR               (uint32_t)0x00000100
#define MM_B_ECP_1_SR_2_RX_MEM_EMPTY             (uint32_t)0x00000020
#define MM_B_ECP_1_SR_2_RX_MEM_FULL              (uint32_t)0x00000010
#define MM_B_ECP_1_SR_2_RX_MSG_REC               (uint32_t)0x00000001
#define MM_B_ECP_1_SR_2_TRAP_TX_ERR              (uint32_t)0x01000000
#define MM_B_ECP_1_SR_2_TRAP_TX_MEM_EMPTY        (uint32_t)0x00200000
#define MM_B_ECP_1_SR_2_TRAP_TX_MEM_FULL         (uint32_t)0x00100000
#define MM_B_ECP_1_SR_2_TRAP_TX_COMP             (uint32_t)0x00010000
#define MM_B_ECP_1_SR_2_TRAP_RX_LOST             (uint32_t)0x00000400
#define MM_B_ECP_1_SR_2_TRAP_RX_ERR              (uint32_t)0x00000200
#define MM_B_ECP_1_SR_2_TRAP_RX_CRC_ERR          (uint32_t)0x00000100
#define MM_B_ECP_1_SR_2_TRAP_RX_MEM_EMPTY        (uint32_t)0x00000020
#define MM_B_ECP_1_SR_2_TRAP_RX_MEM_FULL         (uint32_t)0x00000010
#define MM_B_ECP_1_SR_2_TRAP_RX_MSG_REC          (uint32_t)0x00000001
#define MM_B_ECP_1_SR_2_MASK_TX_ERR              (uint32_t)0x01000000
#define MM_B_ECP_1_SR_2_MASK_TX_MEM_EMPTY        (uint32_t)0x00200000
#define MM_B_ECP_1_SR_2_MASK_TX_MEM_FULL         (uint32_t)0x00100000
#define MM_B_ECP_1_SR_2_MASK_TX_COMP             (uint32_t)0x00010000
#define MM_B_ECP_1_SR_2_MASK_RX_LOST             (uint32_t)0x00000400
#define MM_B_ECP_1_SR_2_MASK_RX_ERR              (uint32_t)0x00000200
#define MM_B_ECP_1_SR_2_MASK_RX_CRC_ERR          (uint32_t)0x00000100
#define MM_B_ECP_1_SR_2_MASK_RX_MEM_EMPTY        (uint32_t)0x00000020
#define MM_B_ECP_1_SR_2_MASK_RX_MEM_FULL         (uint32_t)0x00000010
#define MM_B_ECP_1_SR_2_MASK_RX_MSG_REC          (uint32_t)0x00000001
#define MM_B_ECP_1_SR_2_FORCE_TX_ERR             (uint32_t)0x01000000
#define MM_B_ECP_1_SR_2_FORCE_TX_MEM_EMPTY       (uint32_t)0x00200000
#define MM_B_ECP_1_SR_2_FORCE_TX_MEM_FULL        (uint32_t)0x00100000
#define MM_B_ECP_1_SR_2_FORCE_TX_COMP            (uint32_t)0x00010000
#define MM_B_ECP_1_SR_2_FORCE_RX_LOST            (uint32_t)0x00000400
#define MM_B_ECP_1_SR_2_FORCE_RX_ERR             (uint32_t)0x00000200
#define MM_B_ECP_1_SR_2_FORCE_RX_CRC_ERR         (uint32_t)0x00000100
#define MM_B_ECP_1_SR_2_FORCE_RX_MEM_EMPTY       (uint32_t)0x00000020
#define MM_B_ECP_1_SR_2_FORCE_RX_MEM_FULL        (uint32_t)0x00000010
#define MM_B_ECP_1_SR_2_FORCE_RX_MSG_REC         (uint32_t)0x00000001
#define MM_B_ECP_1_SR_2_DB_TX_ERR                (uint32_t)0x01000000
#define MM_B_ECP_1_SR_2_DB_TX_MEM_EMPTY          (uint32_t)0x00200000
#define MM_B_ECP_1_SR_2_DB_TX_MEM_FULL           (uint32_t)0x00100000
#define MM_B_ECP_1_SR_2_DB_TX_COMP               (uint32_t)0x00010000
#define MM_B_ECP_1_SR_2_DB_RX_LOST               (uint32_t)0x00000400
#define MM_B_ECP_1_SR_2_DB_RX_ERR                (uint32_t)0x00000200
#define MM_B_ECP_1_SR_2_DB_RX_CRC_ERR            (uint32_t)0x00000100
#define MM_B_ECP_1_SR_2_DB_RX_MEM_EMPTY          (uint32_t)0x00000020
#define MM_B_ECP_1_SR_2_DB_RX_MEM_FULL           (uint32_t)0x00000010
#define MM_B_ECP_1_SR_2_DB_RX_MSG_REC            (uint32_t)0x00000001
#define MM_B_ECP_1_SR_2_TRIG_TX_ERR              (uint32_t)0x01000000
#define MM_B_ECP_1_SR_2_TRIG_TX_MEM_EMPTY        (uint32_t)0x00200000
#define MM_B_ECP_1_SR_2_TRIG_TX_MEM_FULL         (uint32_t)0x00100000
#define MM_B_ECP_1_SR_2_TRIG_TX_COMP             (uint32_t)0x00010000
#define MM_B_ECP_1_SR_2_TRIG_RX_LOST             (uint32_t)0x00000400
#define MM_B_ECP_1_SR_2_TRIG_RX_ERR              (uint32_t)0x00000200
#define MM_B_ECP_1_SR_2_TRIG_RX_CRC_ERR          (uint32_t)0x00000100
#define MM_B_ECP_1_SR_2_TRIG_RX_MEM_EMPTY        (uint32_t)0x00000020
#define MM_B_ECP_1_SR_2_TRIG_RX_MEM_FULL         (uint32_t)0x00000010
#define MM_B_ECP_1_SR_2_TRIG_RX_MSG_REC          (uint32_t)0x00000001
#define MM_B_ECP_1_SR_3_TX_ERR                   (uint32_t)0x01000000
#define MM_B_ECP_1_SR_3_TX_MEM_EMPTY             (uint32_t)0x00200000
#define MM_B_ECP_1_SR_3_TX_MEM_FULL              (uint32_t)0x00100000
#define MM_B_ECP_1_SR_3_TX_COMP                  (uint32_t)0x00010000
#define MM_B_ECP_1_SR_3_RX_LOST                  (uint32_t)0x00000400
#define MM_B_ECP_1_SR_3_RX_ERR                   (uint32_t)0x00000200
#define MM_B_ECP_1_SR_3_RX_CRC_ERR               (uint32_t)0x00000100
#define MM_B_ECP_1_SR_3_RX_MEM_EMPTY             (uint32_t)0x00000020
#define MM_B_ECP_1_SR_3_RX_MEM_FULL              (uint32_t)0x00000010
#define MM_B_ECP_1_SR_3_RX_MSG_REC               (uint32_t)0x00000001
#define MM_B_ECP_1_SR_3_TRAP_TX_ERR              (uint32_t)0x01000000
#define MM_B_ECP_1_SR_3_TRAP_TX_MEM_EMPTY        (uint32_t)0x00200000
#define MM_B_ECP_1_SR_3_TRAP_TX_MEM_FULL         (uint32_t)0x00100000
#define MM_B_ECP_1_SR_3_TRAP_TX_COMP             (uint32_t)0x00010000
#define MM_B_ECP_1_SR_3_TRAP_RX_LOST             (uint32_t)0x00000400
#define MM_B_ECP_1_SR_3_TRAP_RX_ERR              (uint32_t)0x00000200
#define MM_B_ECP_1_SR_3_TRAP_RX_CRC_ERR          (uint32_t)0x00000100
#define MM_B_ECP_1_SR_3_TRAP_RX_MEM_EMPTY        (uint32_t)0x00000020
#define MM_B_ECP_1_SR_3_TRAP_RX_MEM_FULL         (uint32_t)0x00000010
#define MM_B_ECP_1_SR_3_TRAP_RX_MSG_REC          (uint32_t)0x00000001
#define MM_B_ECP_1_SR_3_MASK_TX_ERR              (uint32_t)0x01000000
#define MM_B_ECP_1_SR_3_MASK_TX_MEM_EMPTY        (uint32_t)0x00200000
#define MM_B_ECP_1_SR_3_MASK_TX_MEM_FULL         (uint32_t)0x00100000
#define MM_B_ECP_1_SR_3_MASK_TX_COMP             (uint32_t)0x00010000
#define MM_B_ECP_1_SR_3_MASK_RX_LOST             (uint32_t)0x00000400
#define MM_B_ECP_1_SR_3_MASK_RX_ERR              (uint32_t)0x00000200
#define MM_B_ECP_1_SR_3_MASK_RX_CRC_ERR          (uint32_t)0x00000100
#define MM_B_ECP_1_SR_3_MASK_RX_MEM_EMPTY        (uint32_t)0x00000020
#define MM_B_ECP_1_SR_3_MASK_RX_MEM_FULL         (uint32_t)0x00000010
#define MM_B_ECP_1_SR_3_MASK_RX_MSG_REC          (uint32_t)0x00000001
#define MM_B_ECP_1_SR_3_FORCE_TX_ERR             (uint32_t)0x01000000
#define MM_B_ECP_1_SR_3_FORCE_TX_MEM_EMPTY       (uint32_t)0x00200000
#define MM_B_ECP_1_SR_3_FORCE_TX_MEM_FULL        (uint32_t)0x00100000
#define MM_B_ECP_1_SR_3_FORCE_TX_COMP            (uint32_t)0x00010000
#define MM_B_ECP_1_SR_3_FORCE_RX_LOST            (uint32_t)0x00000400
#define MM_B_ECP_1_SR_3_FORCE_RX_ERR             (uint32_t)0x00000200
#define MM_B_ECP_1_SR_3_FORCE_RX_CRC_ERR         (uint32_t)0x00000100
#define MM_B_ECP_1_SR_3_FORCE_RX_MEM_EMPTY       (uint32_t)0x00000020
#define MM_B_ECP_1_SR_3_FORCE_RX_MEM_FULL        (uint32_t)0x00000010
#define MM_B_ECP_1_SR_3_FORCE_RX_MSG_REC         (uint32_t)0x00000001
#define MM_B_ECP_1_SR_3_DB_TX_ERR                (uint32_t)0x01000000
#define MM_B_ECP_1_SR_3_DB_TX_MEM_EMPTY          (uint32_t)0x00200000
#define MM_B_ECP_1_SR_3_DB_TX_MEM_FULL           (uint32_t)0x00100000
#define MM_B_ECP_1_SR_3_DB_TX_COMP               (uint32_t)0x00010000
#define MM_B_ECP_1_SR_3_DB_RX_LOST               (uint32_t)0x00000400
#define MM_B_ECP_1_SR_3_DB_RX_ERR                (uint32_t)0x00000200
#define MM_B_ECP_1_SR_3_DB_RX_CRC_ERR            (uint32_t)0x00000100
#define MM_B_ECP_1_SR_3_DB_RX_MEM_EMPTY          (uint32_t)0x00000020
#define MM_B_ECP_1_SR_3_DB_RX_MEM_FULL           (uint32_t)0x00000010
#define MM_B_ECP_1_SR_3_DB_RX_MSG_REC            (uint32_t)0x00000001
#define MM_B_ECP_1_SR_3_TRIG_TX_ERR              (uint32_t)0x01000000
#define MM_B_ECP_1_SR_3_TRIG_TX_MEM_EMPTY        (uint32_t)0x00200000
#define MM_B_ECP_1_SR_3_TRIG_TX_MEM_FULL         (uint32_t)0x00100000
#define MM_B_ECP_1_SR_3_TRIG_TX_COMP             (uint32_t)0x00010000
#define MM_B_ECP_1_SR_3_TRIG_RX_LOST             (uint32_t)0x00000400
#define MM_B_ECP_1_SR_3_TRIG_RX_ERR              (uint32_t)0x00000200
#define MM_B_ECP_1_SR_3_TRIG_RX_CRC_ERR          (uint32_t)0x00000100
#define MM_B_ECP_1_SR_3_TRIG_RX_MEM_EMPTY        (uint32_t)0x00000020
#define MM_B_ECP_1_SR_3_TRIG_RX_MEM_FULL         (uint32_t)0x00000010
#define MM_B_ECP_1_SR_3_TRIG_RX_MSG_REC          (uint32_t)0x00000001
#define MM_B_ECP_1_SR_4_TX_ERR                   (uint32_t)0x01000000
#define MM_B_ECP_1_SR_4_TX_MEM_EMPTY             (uint32_t)0x00200000
#define MM_B_ECP_1_SR_4_TX_MEM_FULL              (uint32_t)0x00100000
#define MM_B_ECP_1_SR_4_TX_COMP                  (uint32_t)0x00010000
#define MM_B_ECP_1_SR_4_RX_LOST                  (uint32_t)0x00000400
#define MM_B_ECP_1_SR_4_RX_ERR                   (uint32_t)0x00000200
#define MM_B_ECP_1_SR_4_RX_CRC_ERR               (uint32_t)0x00000100
#define MM_B_ECP_1_SR_4_RX_MEM_EMPTY             (uint32_t)0x00000020
#define MM_B_ECP_1_SR_4_RX_MEM_FULL              (uint32_t)0x00000010
#define MM_B_ECP_1_SR_4_RX_MSG_REC               (uint32_t)0x00000001
#define MM_B_ECP_1_SR_4_TRAP_TX_ERR              (uint32_t)0x01000000
#define MM_B_ECP_1_SR_4_TRAP_TX_MEM_EMPTY        (uint32_t)0x00200000
#define MM_B_ECP_1_SR_4_TRAP_TX_MEM_FULL         (uint32_t)0x00100000
#define MM_B_ECP_1_SR_4_TRAP_TX_COMP             (uint32_t)0x00010000
#define MM_B_ECP_1_SR_4_TRAP_RX_LOST             (uint32_t)0x00000400
#define MM_B_ECP_1_SR_4_TRAP_RX_ERR              (uint32_t)0x00000200
#define MM_B_ECP_1_SR_4_TRAP_RX_CRC_ERR          (uint32_t)0x00000100
#define MM_B_ECP_1_SR_4_TRAP_RX_MEM_EMPTY        (uint32_t)0x00000020
#define MM_B_ECP_1_SR_4_TRAP_RX_MEM_FULL         (uint32_t)0x00000010
#define MM_B_ECP_1_SR_4_TRAP_RX_MSG_REC          (uint32_t)0x00000001
#define MM_B_ECP_1_SR_4_MASK_TX_ERR              (uint32_t)0x01000000
#define MM_B_ECP_1_SR_4_MASK_TX_MEM_EMPTY        (uint32_t)0x00200000
#define MM_B_ECP_1_SR_4_MASK_TX_MEM_FULL         (uint32_t)0x00100000
#define MM_B_ECP_1_SR_4_MASK_TX_COMP             (uint32_t)0x00010000
#define MM_B_ECP_1_SR_4_MASK_RX_LOST             (uint32_t)0x00000400
#define MM_B_ECP_1_SR_4_MASK_RX_ERR              (uint32_t)0x00000200
#define MM_B_ECP_1_SR_4_MASK_RX_CRC_ERR          (uint32_t)0x00000100
#define MM_B_ECP_1_SR_4_MASK_RX_MEM_EMPTY        (uint32_t)0x00000020
#define MM_B_ECP_1_SR_4_MASK_RX_MEM_FULL         (uint32_t)0x00000010
#define MM_B_ECP_1_SR_4_MASK_RX_MSG_REC          (uint32_t)0x00000001
#define MM_B_ECP_1_SR_4_FORCE_TX_ERR             (uint32_t)0x01000000
#define MM_B_ECP_1_SR_4_FORCE_TX_MEM_EMPTY       (uint32_t)0x00200000
#define MM_B_ECP_1_SR_4_FORCE_TX_MEM_FULL        (uint32_t)0x00100000
#define MM_B_ECP_1_SR_4_FORCE_TX_COMP            (uint32_t)0x00010000
#define MM_B_ECP_1_SR_4_FORCE_RX_LOST            (uint32_t)0x00000400
#define MM_B_ECP_1_SR_4_FORCE_RX_ERR             (uint32_t)0x00000200
#define MM_B_ECP_1_SR_4_FORCE_RX_CRC_ERR         (uint32_t)0x00000100
#define MM_B_ECP_1_SR_4_FORCE_RX_MEM_EMPTY       (uint32_t)0x00000020
#define MM_B_ECP_1_SR_4_FORCE_RX_MEM_FULL        (uint32_t)0x00000010
#define MM_B_ECP_1_SR_4_FORCE_RX_MSG_REC         (uint32_t)0x00000001
#define MM_B_ECP_1_SR_4_DB_TX_ERR                (uint32_t)0x01000000
#define MM_B_ECP_1_SR_4_DB_TX_MEM_EMPTY          (uint32_t)0x00200000
#define MM_B_ECP_1_SR_4_DB_TX_MEM_FULL           (uint32_t)0x00100000
#define MM_B_ECP_1_SR_4_DB_TX_COMP               (uint32_t)0x00010000
#define MM_B_ECP_1_SR_4_DB_RX_LOST               (uint32_t)0x00000400
#define MM_B_ECP_1_SR_4_DB_RX_ERR                (uint32_t)0x00000200
#define MM_B_ECP_1_SR_4_DB_RX_CRC_ERR            (uint32_t)0x00000100
#define MM_B_ECP_1_SR_4_DB_RX_MEM_EMPTY          (uint32_t)0x00000020
#define MM_B_ECP_1_SR_4_DB_RX_MEM_FULL           (uint32_t)0x00000010
#define MM_B_ECP_1_SR_4_DB_RX_MSG_REC            (uint32_t)0x00000001
#define MM_B_ECP_1_SR_4_TRIG_TX_ERR              (uint32_t)0x01000000
#define MM_B_ECP_1_SR_4_TRIG_TX_MEM_EMPTY        (uint32_t)0x00200000
#define MM_B_ECP_1_SR_4_TRIG_TX_MEM_FULL         (uint32_t)0x00100000
#define MM_B_ECP_1_SR_4_TRIG_TX_COMP             (uint32_t)0x00010000
#define MM_B_ECP_1_SR_4_TRIG_RX_LOST             (uint32_t)0x00000400
#define MM_B_ECP_1_SR_4_TRIG_RX_ERR              (uint32_t)0x00000200
#define MM_B_ECP_1_SR_4_TRIG_RX_CRC_ERR          (uint32_t)0x00000100
#define MM_B_ECP_1_SR_4_TRIG_RX_MEM_EMPTY        (uint32_t)0x00000020
#define MM_B_ECP_1_SR_4_TRIG_RX_MEM_FULL         (uint32_t)0x00000010
#define MM_B_ECP_1_SR_4_TRIG_RX_MSG_REC          (uint32_t)0x00000001
#define MM_B_ECP_1_SR_5_TX_ERR                   (uint32_t)0x01000000
#define MM_B_ECP_1_SR_5_TX_MEM_EMPTY             (uint32_t)0x00200000
#define MM_B_ECP_1_SR_5_TX_MEM_FULL              (uint32_t)0x00100000
#define MM_B_ECP_1_SR_5_TX_COMP                  (uint32_t)0x00010000
#define MM_B_ECP_1_SR_5_RX_LOST                  (uint32_t)0x00000400
#define MM_B_ECP_1_SR_5_RX_ERR                   (uint32_t)0x00000200
#define MM_B_ECP_1_SR_5_RX_CRC_ERR               (uint32_t)0x00000100
#define MM_B_ECP_1_SR_5_RX_MEM_EMPTY             (uint32_t)0x00000020
#define MM_B_ECP_1_SR_5_RX_MEM_FULL              (uint32_t)0x00000010
#define MM_B_ECP_1_SR_5_RX_MSG_REC               (uint32_t)0x00000001
#define MM_B_ECP_1_SR_5_TRAP_TX_ERR              (uint32_t)0x01000000
#define MM_B_ECP_1_SR_5_TRAP_TX_MEM_EMPTY        (uint32_t)0x00200000
#define MM_B_ECP_1_SR_5_TRAP_TX_MEM_FULL         (uint32_t)0x00100000
#define MM_B_ECP_1_SR_5_TRAP_TX_COMP             (uint32_t)0x00010000
#define MM_B_ECP_1_SR_5_TRAP_RX_LOST             (uint32_t)0x00000400
#define MM_B_ECP_1_SR_5_TRAP_RX_ERR              (uint32_t)0x00000200
#define MM_B_ECP_1_SR_5_TRAP_RX_CRC_ERR          (uint32_t)0x00000100
#define MM_B_ECP_1_SR_5_TRAP_RX_MEM_EMPTY        (uint32_t)0x00000020
#define MM_B_ECP_1_SR_5_TRAP_RX_MEM_FULL         (uint32_t)0x00000010
#define MM_B_ECP_1_SR_5_TRAP_RX_MSG_REC          (uint32_t)0x00000001
#define MM_B_ECP_1_SR_5_MASK_TX_ERR              (uint32_t)0x01000000
#define MM_B_ECP_1_SR_5_MASK_TX_MEM_EMPTY        (uint32_t)0x00200000
#define MM_B_ECP_1_SR_5_MASK_TX_MEM_FULL         (uint32_t)0x00100000
#define MM_B_ECP_1_SR_5_MASK_TX_COMP             (uint32_t)0x00010000
#define MM_B_ECP_1_SR_5_MASK_RX_LOST             (uint32_t)0x00000400
#define MM_B_ECP_1_SR_5_MASK_RX_ERR              (uint32_t)0x00000200
#define MM_B_ECP_1_SR_5_MASK_RX_CRC_ERR          (uint32_t)0x00000100
#define MM_B_ECP_1_SR_5_MASK_RX_MEM_EMPTY        (uint32_t)0x00000020
#define MM_B_ECP_1_SR_5_MASK_RX_MEM_FULL         (uint32_t)0x00000010
#define MM_B_ECP_1_SR_5_MASK_RX_MSG_REC          (uint32_t)0x00000001
#define MM_B_ECP_1_SR_5_FORCE_TX_ERR             (uint32_t)0x01000000
#define MM_B_ECP_1_SR_5_FORCE_TX_MEM_EMPTY       (uint32_t)0x00200000
#define MM_B_ECP_1_SR_5_FORCE_TX_MEM_FULL        (uint32_t)0x00100000
#define MM_B_ECP_1_SR_5_FORCE_TX_COMP            (uint32_t)0x00010000
#define MM_B_ECP_1_SR_5_FORCE_RX_LOST            (uint32_t)0x00000400
#define MM_B_ECP_1_SR_5_FORCE_RX_ERR             (uint32_t)0x00000200
#define MM_B_ECP_1_SR_5_FORCE_RX_CRC_ERR         (uint32_t)0x00000100
#define MM_B_ECP_1_SR_5_FORCE_RX_MEM_EMPTY       (uint32_t)0x00000020
#define MM_B_ECP_1_SR_5_FORCE_RX_MEM_FULL        (uint32_t)0x00000010
#define MM_B_ECP_1_SR_5_FORCE_RX_MSG_REC         (uint32_t)0x00000001
#define MM_B_ECP_1_SR_5_DB_TX_ERR                (uint32_t)0x01000000
#define MM_B_ECP_1_SR_5_DB_TX_MEM_EMPTY          (uint32_t)0x00200000
#define MM_B_ECP_1_SR_5_DB_TX_MEM_FULL           (uint32_t)0x00100000
#define MM_B_ECP_1_SR_5_DB_TX_COMP               (uint32_t)0x00010000
#define MM_B_ECP_1_SR_5_DB_RX_LOST               (uint32_t)0x00000400
#define MM_B_ECP_1_SR_5_DB_RX_ERR                (uint32_t)0x00000200
#define MM_B_ECP_1_SR_5_DB_RX_CRC_ERR            (uint32_t)0x00000100
#define MM_B_ECP_1_SR_5_DB_RX_MEM_EMPTY          (uint32_t)0x00000020
#define MM_B_ECP_1_SR_5_DB_RX_MEM_FULL           (uint32_t)0x00000010
#define MM_B_ECP_1_SR_5_DB_RX_MSG_REC            (uint32_t)0x00000001
#define MM_B_ECP_1_SR_5_TRIG_TX_ERR              (uint32_t)0x01000000
#define MM_B_ECP_1_SR_5_TRIG_TX_MEM_EMPTY        (uint32_t)0x00200000
#define MM_B_ECP_1_SR_5_TRIG_TX_MEM_FULL         (uint32_t)0x00100000
#define MM_B_ECP_1_SR_5_TRIG_TX_COMP             (uint32_t)0x00010000
#define MM_B_ECP_1_SR_5_TRIG_RX_LOST             (uint32_t)0x00000400
#define MM_B_ECP_1_SR_5_TRIG_RX_ERR              (uint32_t)0x00000200
#define MM_B_ECP_1_SR_5_TRIG_RX_CRC_ERR          (uint32_t)0x00000100
#define MM_B_ECP_1_SR_5_TRIG_RX_MEM_EMPTY        (uint32_t)0x00000020
#define MM_B_ECP_1_SR_5_TRIG_RX_MEM_FULL         (uint32_t)0x00000010
#define MM_B_ECP_1_SR_5_TRIG_RX_MSG_REC          (uint32_t)0x00000001
#define MM_B_ECP_1_SR_6_TX_ERR                   (uint32_t)0x01000000
#define MM_B_ECP_1_SR_6_TX_MEM_EMPTY             (uint32_t)0x00200000
#define MM_B_ECP_1_SR_6_TX_MEM_FULL              (uint32_t)0x00100000
#define MM_B_ECP_1_SR_6_TX_COMP                  (uint32_t)0x00010000
#define MM_B_ECP_1_SR_6_RX_LOST                  (uint32_t)0x00000400
#define MM_B_ECP_1_SR_6_RX_ERR                   (uint32_t)0x00000200
#define MM_B_ECP_1_SR_6_RX_CRC_ERR               (uint32_t)0x00000100
#define MM_B_ECP_1_SR_6_RX_MEM_EMPTY             (uint32_t)0x00000020
#define MM_B_ECP_1_SR_6_RX_MEM_FULL              (uint32_t)0x00000010
#define MM_B_ECP_1_SR_6_RX_MSG_REC               (uint32_t)0x00000001
#define MM_B_ECP_1_SR_6_TRAP_TX_ERR              (uint32_t)0x01000000
#define MM_B_ECP_1_SR_6_TRAP_TX_MEM_EMPTY        (uint32_t)0x00200000
#define MM_B_ECP_1_SR_6_TRAP_TX_MEM_FULL         (uint32_t)0x00100000
#define MM_B_ECP_1_SR_6_TRAP_TX_COMP             (uint32_t)0x00010000
#define MM_B_ECP_1_SR_6_TRAP_RX_LOST             (uint32_t)0x00000400
#define MM_B_ECP_1_SR_6_TRAP_RX_ERR              (uint32_t)0x00000200
#define MM_B_ECP_1_SR_6_TRAP_RX_CRC_ERR          (uint32_t)0x00000100
#define MM_B_ECP_1_SR_6_TRAP_RX_MEM_EMPTY        (uint32_t)0x00000020
#define MM_B_ECP_1_SR_6_TRAP_RX_MEM_FULL         (uint32_t)0x00000010
#define MM_B_ECP_1_SR_6_TRAP_RX_MSG_REC          (uint32_t)0x00000001
#define MM_B_ECP_1_SR_6_MASK_TX_ERR              (uint32_t)0x01000000
#define MM_B_ECP_1_SR_6_MASK_TX_MEM_EMPTY        (uint32_t)0x00200000
#define MM_B_ECP_1_SR_6_MASK_TX_MEM_FULL         (uint32_t)0x00100000
#define MM_B_ECP_1_SR_6_MASK_TX_COMP             (uint32_t)0x00010000
#define MM_B_ECP_1_SR_6_MASK_RX_LOST             (uint32_t)0x00000400
#define MM_B_ECP_1_SR_6_MASK_RX_ERR              (uint32_t)0x00000200
#define MM_B_ECP_1_SR_6_MASK_RX_CRC_ERR          (uint32_t)0x00000100
#define MM_B_ECP_1_SR_6_MASK_RX_MEM_EMPTY        (uint32_t)0x00000020
#define MM_B_ECP_1_SR_6_MASK_RX_MEM_FULL         (uint32_t)0x00000010
#define MM_B_ECP_1_SR_6_MASK_RX_MSG_REC          (uint32_t)0x00000001
#define MM_B_ECP_1_SR_6_FORCE_TX_ERR             (uint32_t)0x01000000
#define MM_B_ECP_1_SR_6_FORCE_TX_MEM_EMPTY       (uint32_t)0x00200000
#define MM_B_ECP_1_SR_6_FORCE_TX_MEM_FULL        (uint32_t)0x00100000
#define MM_B_ECP_1_SR_6_FORCE_TX_COMP            (uint32_t)0x00010000
#define MM_B_ECP_1_SR_6_FORCE_RX_LOST            (uint32_t)0x00000400
#define MM_B_ECP_1_SR_6_FORCE_RX_ERR             (uint32_t)0x00000200
#define MM_B_ECP_1_SR_6_FORCE_RX_CRC_ERR         (uint32_t)0x00000100
#define MM_B_ECP_1_SR_6_FORCE_RX_MEM_EMPTY       (uint32_t)0x00000020
#define MM_B_ECP_1_SR_6_FORCE_RX_MEM_FULL        (uint32_t)0x00000010
#define MM_B_ECP_1_SR_6_FORCE_RX_MSG_REC         (uint32_t)0x00000001
#define MM_B_ECP_1_SR_6_DB_TX_ERR                (uint32_t)0x01000000
#define MM_B_ECP_1_SR_6_DB_TX_MEM_EMPTY          (uint32_t)0x00200000
#define MM_B_ECP_1_SR_6_DB_TX_MEM_FULL           (uint32_t)0x00100000
#define MM_B_ECP_1_SR_6_DB_TX_COMP               (uint32_t)0x00010000
#define MM_B_ECP_1_SR_6_DB_RX_LOST               (uint32_t)0x00000400
#define MM_B_ECP_1_SR_6_DB_RX_ERR                (uint32_t)0x00000200
#define MM_B_ECP_1_SR_6_DB_RX_CRC_ERR            (uint32_t)0x00000100
#define MM_B_ECP_1_SR_6_DB_RX_MEM_EMPTY          (uint32_t)0x00000020
#define MM_B_ECP_1_SR_6_DB_RX_MEM_FULL           (uint32_t)0x00000010
#define MM_B_ECP_1_SR_6_DB_RX_MSG_REC            (uint32_t)0x00000001
#define MM_B_ECP_1_SR_6_TRIG_TX_ERR              (uint32_t)0x01000000
#define MM_B_ECP_1_SR_6_TRIG_TX_MEM_EMPTY        (uint32_t)0x00200000
#define MM_B_ECP_1_SR_6_TRIG_TX_MEM_FULL         (uint32_t)0x00100000
#define MM_B_ECP_1_SR_6_TRIG_TX_COMP             (uint32_t)0x00010000
#define MM_B_ECP_1_SR_6_TRIG_RX_LOST             (uint32_t)0x00000400
#define MM_B_ECP_1_SR_6_TRIG_RX_ERR              (uint32_t)0x00000200
#define MM_B_ECP_1_SR_6_TRIG_RX_CRC_ERR          (uint32_t)0x00000100
#define MM_B_ECP_1_SR_6_TRIG_RX_MEM_EMPTY        (uint32_t)0x00000020
#define MM_B_ECP_1_SR_6_TRIG_RX_MEM_FULL         (uint32_t)0x00000010
#define MM_B_ECP_1_SR_6_TRIG_RX_MSG_REC          (uint32_t)0x00000001
#define MM_B_ECP_1_RX_SR_0_ADDR_29_24            (uint32_t)0x3f000000
#define MM_B_ECP_1_RX_SR_0_MSG_NR_23_20          (uint32_t)0x00f00000
#define MM_B_ECP_1_RX_SR_0_PCL_17_12             (uint32_t)0x0003f000
#define MM_B_ECP_1_RX_SR_0_LENGTH_11_0           (uint32_t)0x00000fff
#define MM_B_ECP_1_RX_SR_1_ADDR_29_24            (uint32_t)0x3f000000
#define MM_B_ECP_1_RX_SR_1_MSG_NR_23_20          (uint32_t)0x00f00000
#define MM_B_ECP_1_RX_SR_1_PCL_17_12             (uint32_t)0x0003f000
#define MM_B_ECP_1_RX_SR_1_LENGTH_11_0           (uint32_t)0x00000fff
#define MM_B_ECP_1_RX_SR_2_ADDR_29_24            (uint32_t)0x3f000000
#define MM_B_ECP_1_RX_SR_2_MSG_NR_23_20          (uint32_t)0x00f00000
#define MM_B_ECP_1_RX_SR_2_PCL_17_12             (uint32_t)0x0003f000
#define MM_B_ECP_1_RX_SR_2_LENGTH_11_0           (uint32_t)0x00000fff
#define MM_B_ECP_1_RX_SR_3_ADDR_29_24            (uint32_t)0x3f000000
#define MM_B_ECP_1_RX_SR_3_MSG_NR_23_20          (uint32_t)0x00f00000
#define MM_B_ECP_1_RX_SR_3_PCL_17_12             (uint32_t)0x0003f000
#define MM_B_ECP_1_RX_SR_3_LENGTH_11_0           (uint32_t)0x00000fff
#define MM_B_ECP_1_RX_SR_4_ADDR_29_24            (uint32_t)0x3f000000
#define MM_B_ECP_1_RX_SR_4_MSG_NR_23_20          (uint32_t)0x00f00000
#define MM_B_ECP_1_RX_SR_4_PCL_17_12             (uint32_t)0x0003f000
#define MM_B_ECP_1_RX_SR_4_LENGTH_11_0           (uint32_t)0x00000fff
#define MM_B_ECP_1_RX_SR_5_ADDR_29_24            (uint32_t)0x3f000000
#define MM_B_ECP_1_RX_SR_5_MSG_NR_23_20          (uint32_t)0x00f00000
#define MM_B_ECP_1_RX_SR_5_PCL_17_12             (uint32_t)0x0003f000
#define MM_B_ECP_1_RX_SR_5_LENGTH_11_0           (uint32_t)0x00000fff
#define MM_B_ECP_1_RX_SR_6_ADDR_29_24            (uint32_t)0x3f000000
#define MM_B_ECP_1_RX_SR_6_MSG_NR_23_20          (uint32_t)0x00f00000
#define MM_B_ECP_1_RX_SR_6_PCL_17_12             (uint32_t)0x0003f000
#define MM_B_ECP_1_RX_SR_6_LENGTH_11_0           (uint32_t)0x00000fff
#define MM_B_ECP_1_RX_CMD_0_RESET                (uint32_t)0x00000001
#define MM_B_ECP_1_RX_CMD_1_RESET                (uint32_t)0x00000001
#define MM_B_ECP_1_RX_CMD_2_RESET                (uint32_t)0x00000001
#define MM_B_ECP_1_RX_CMD_3_RESET                (uint32_t)0x00000001
#define MM_B_ECP_1_RX_CMD_4_RESET                (uint32_t)0x00000001
#define MM_B_ECP_1_RX_CMD_5_RESET                (uint32_t)0x00000001
#define MM_B_ECP_1_RX_CMD_6_RESET                (uint32_t)0x00000001
#define MM_B_ECP_1_RX_MEM_0_DATA_31_0            (uint32_t)0xffffffff
#define MM_B_ECP_1_RX_MEM_1_DATA_31_0            (uint32_t)0xffffffff
#define MM_B_ECP_1_RX_MEM_2_DATA_31_0            (uint32_t)0xffffffff
#define MM_B_ECP_1_RX_MEM_3_DATA_31_0            (uint32_t)0xffffffff
#define MM_B_ECP_1_RX_MEM_4_DATA_31_0            (uint32_t)0xffffffff
#define MM_B_ECP_1_RX_MEM_5_DATA_31_0            (uint32_t)0xffffffff
#define MM_B_ECP_1_RX_MEM_6_DATA_31_0            (uint32_t)0xffffffff
#define MM_B_ECP_1_TX_CR_0_ADDR_29_24            (uint32_t)0x3f000000
#define MM_B_ECP_1_TX_CR_0_MSG_NR_19_16          (uint32_t)0x000f0000
#define MM_B_ECP_1_TX_CR_0_LENGTH_11_0           (uint32_t)0x00000fff
#define MM_B_ECP_1_TX_CR_1_ADDR_29_24            (uint32_t)0x3f000000
#define MM_B_ECP_1_TX_CR_1_MSG_NR_19_16          (uint32_t)0x000f0000
#define MM_B_ECP_1_TX_CR_1_LENGTH_11_0           (uint32_t)0x00000fff
#define MM_B_ECP_1_TX_CR_2_ADDR_29_24            (uint32_t)0x3f000000
#define MM_B_ECP_1_TX_CR_2_MSG_NR_19_16          (uint32_t)0x000f0000
#define MM_B_ECP_1_TX_CR_2_LENGTH_11_0           (uint32_t)0x00000fff
#define MM_B_ECP_1_TX_CR_3_ADDR_29_24            (uint32_t)0x3f000000
#define MM_B_ECP_1_TX_CR_3_MSG_NR_19_16          (uint32_t)0x000f0000
#define MM_B_ECP_1_TX_CR_3_LENGTH_11_0           (uint32_t)0x00000fff
#define MM_B_ECP_1_TX_CR_4_ADDR_29_24            (uint32_t)0x3f000000
#define MM_B_ECP_1_TX_CR_4_MSG_NR_19_16          (uint32_t)0x000f0000
#define MM_B_ECP_1_TX_CR_4_LENGTH_11_0           (uint32_t)0x00000fff
#define MM_B_ECP_1_TX_CR_5_ADDR_29_24            (uint32_t)0x3f000000
#define MM_B_ECP_1_TX_CR_5_MSG_NR_19_16          (uint32_t)0x000f0000
#define MM_B_ECP_1_TX_CR_5_LENGTH_11_0           (uint32_t)0x00000fff
#define MM_B_ECP_1_TX_CR_6_ADDR_29_24            (uint32_t)0x3f000000
#define MM_B_ECP_1_TX_CR_6_MSG_NR_19_16          (uint32_t)0x000f0000
#define MM_B_ECP_1_TX_CR_6_LENGTH_11_0           (uint32_t)0x00000fff
#define MM_B_ECP_1_TX_CMD_0_RESET                (uint32_t)0x00000010
#define MM_B_ECP_1_TX_CMD_0_SEND                 (uint32_t)0x00000001
#define MM_B_ECP_1_TX_CMD_1_RESET                (uint32_t)0x00000010
#define MM_B_ECP_1_TX_CMD_1_SEND                 (uint32_t)0x00000001
#define MM_B_ECP_1_TX_CMD_2_RESET                (uint32_t)0x00000010
#define MM_B_ECP_1_TX_CMD_2_SEND                 (uint32_t)0x00000001
#define MM_B_ECP_1_TX_CMD_3_RESET                (uint32_t)0x00000010
#define MM_B_ECP_1_TX_CMD_3_SEND                 (uint32_t)0x00000001
#define MM_B_ECP_1_TX_CMD_4_RESET                (uint32_t)0x00000010
#define MM_B_ECP_1_TX_CMD_4_SEND                 (uint32_t)0x00000001
#define MM_B_ECP_1_TX_CMD_5_RESET                (uint32_t)0x00000010
#define MM_B_ECP_1_TX_CMD_5_SEND                 (uint32_t)0x00000001
#define MM_B_ECP_1_TX_CMD_6_RESET                (uint32_t)0x00000010
#define MM_B_ECP_1_TX_CMD_6_SEND                 (uint32_t)0x00000001
#define MM_B_ECP_1_TX_MEM_0_DATA_31_0            (uint32_t)0xffffffff
#define MM_B_ECP_1_TX_MEM_1_DATA_31_0            (uint32_t)0xffffffff
#define MM_B_ECP_1_TX_MEM_2_DATA_31_0            (uint32_t)0xffffffff
#define MM_B_ECP_1_TX_MEM_3_DATA_31_0            (uint32_t)0xffffffff
#define MM_B_ECP_1_TX_MEM_4_DATA_31_0            (uint32_t)0xffffffff
#define MM_B_ECP_1_TX_MEM_5_DATA_31_0            (uint32_t)0xffffffff
#define MM_B_ECP_1_TX_MEM_6_DATA_31_0            (uint32_t)0xffffffff
#define MM_B_ECP_IRQ_0_ECP_1                     (uint32_t)0x00000002
#define MM_B_ECP_IRQ_0_ECP_0                     (uint32_t)0x00000001
#define MM_B_ECP_IRQ_0_TRAP_ECP_1                (uint32_t)0x00000002
#define MM_B_ECP_IRQ_0_TRAP_ECP_0                (uint32_t)0x00000001
#define MM_B_ECP_IRQ_0_MASK_ECP_1                (uint32_t)0x00000002
#define MM_B_ECP_IRQ_0_MASK_ECP_0                (uint32_t)0x00000001
#define MM_B_ECP_IRQ_0_FORCE_ECP_1               (uint32_t)0x00000002
#define MM_B_ECP_IRQ_0_FORCE_ECP_0               (uint32_t)0x00000001
#define MM_B_ECP_IRQ_0_DB_ECP_1                  (uint32_t)0x00000002
#define MM_B_ECP_IRQ_0_DB_ECP_0                  (uint32_t)0x00000001
#define MM_B_ECP_IRQ_0_TRIG_ECP_1                (uint32_t)0x00000002
#define MM_B_ECP_IRQ_0_TRIG_ECP_0                (uint32_t)0x00000001
#define MM_B_ECP_IRQ_1_ECP_1                     (uint32_t)0x00000002
#define MM_B_ECP_IRQ_1_ECP_0                     (uint32_t)0x00000001
#define MM_B_ECP_IRQ_1_TRAP_ECP_1                (uint32_t)0x00000002
#define MM_B_ECP_IRQ_1_TRAP_ECP_0                (uint32_t)0x00000001
#define MM_B_ECP_IRQ_1_MASK_ECP_1                (uint32_t)0x00000002
#define MM_B_ECP_IRQ_1_MASK_ECP_0                (uint32_t)0x00000001
#define MM_B_ECP_IRQ_1_FORCE_ECP_1               (uint32_t)0x00000002
#define MM_B_ECP_IRQ_1_FORCE_ECP_0               (uint32_t)0x00000001
#define MM_B_ECP_IRQ_1_DB_ECP_1                  (uint32_t)0x00000002
#define MM_B_ECP_IRQ_1_DB_ECP_0                  (uint32_t)0x00000001
#define MM_B_ECP_IRQ_1_TRIG_ECP_1                (uint32_t)0x00000002
#define MM_B_ECP_IRQ_1_TRIG_ECP_0                (uint32_t)0x00000001
#define MM_B_ECP_IRQ_2_ECP_1                     (uint32_t)0x00000002
#define MM_B_ECP_IRQ_2_ECP_0                     (uint32_t)0x00000001
#define MM_B_ECP_IRQ_2_TRAP_ECP_1                (uint32_t)0x00000002
#define MM_B_ECP_IRQ_2_TRAP_ECP_0                (uint32_t)0x00000001
#define MM_B_ECP_IRQ_2_MASK_ECP_1                (uint32_t)0x00000002
#define MM_B_ECP_IRQ_2_MASK_ECP_0                (uint32_t)0x00000001
#define MM_B_ECP_IRQ_2_FORCE_ECP_1               (uint32_t)0x00000002
#define MM_B_ECP_IRQ_2_FORCE_ECP_0               (uint32_t)0x00000001
#define MM_B_ECP_IRQ_2_DB_ECP_1                  (uint32_t)0x00000002
#define MM_B_ECP_IRQ_2_DB_ECP_0                  (uint32_t)0x00000001
#define MM_B_ECP_IRQ_2_TRIG_ECP_1                (uint32_t)0x00000002
#define MM_B_ECP_IRQ_2_TRIG_ECP_0                (uint32_t)0x00000001
#define MM_B_ECP_IRQ_3_ECP_1                     (uint32_t)0x00000002
#define MM_B_ECP_IRQ_3_ECP_0                     (uint32_t)0x00000001
#define MM_B_ECP_IRQ_3_TRAP_ECP_1                (uint32_t)0x00000002
#define MM_B_ECP_IRQ_3_TRAP_ECP_0                (uint32_t)0x00000001
#define MM_B_ECP_IRQ_3_MASK_ECP_1                (uint32_t)0x00000002
#define MM_B_ECP_IRQ_3_MASK_ECP_0                (uint32_t)0x00000001
#define MM_B_ECP_IRQ_3_FORCE_ECP_1               (uint32_t)0x00000002
#define MM_B_ECP_IRQ_3_FORCE_ECP_0               (uint32_t)0x00000001
#define MM_B_ECP_IRQ_3_DB_ECP_1                  (uint32_t)0x00000002
#define MM_B_ECP_IRQ_3_DB_ECP_0                  (uint32_t)0x00000001
#define MM_B_ECP_IRQ_3_TRIG_ECP_1                (uint32_t)0x00000002
#define MM_B_ECP_IRQ_3_TRIG_ECP_0                (uint32_t)0x00000001
#define MM_B_ECP_IRQ_4_ECP_1                     (uint32_t)0x00000002
#define MM_B_ECP_IRQ_4_ECP_0                     (uint32_t)0x00000001
#define MM_B_ECP_IRQ_4_TRAP_ECP_1                (uint32_t)0x00000002
#define MM_B_ECP_IRQ_4_TRAP_ECP_0                (uint32_t)0x00000001
#define MM_B_ECP_IRQ_4_MASK_ECP_1                (uint32_t)0x00000002
#define MM_B_ECP_IRQ_4_MASK_ECP_0                (uint32_t)0x00000001
#define MM_B_ECP_IRQ_4_FORCE_ECP_1               (uint32_t)0x00000002
#define MM_B_ECP_IRQ_4_FORCE_ECP_0               (uint32_t)0x00000001
#define MM_B_ECP_IRQ_4_DB_ECP_1                  (uint32_t)0x00000002
#define MM_B_ECP_IRQ_4_DB_ECP_0                  (uint32_t)0x00000001
#define MM_B_ECP_IRQ_4_TRIG_ECP_1                (uint32_t)0x00000002
#define MM_B_ECP_IRQ_4_TRIG_ECP_0                (uint32_t)0x00000001
#define MM_B_ECP_IRQ_5_ECP_1                     (uint32_t)0x00000002
#define MM_B_ECP_IRQ_5_ECP_0                     (uint32_t)0x00000001
#define MM_B_ECP_IRQ_5_TRAP_ECP_1                (uint32_t)0x00000002
#define MM_B_ECP_IRQ_5_TRAP_ECP_0                (uint32_t)0x00000001
#define MM_B_ECP_IRQ_5_MASK_ECP_1                (uint32_t)0x00000002
#define MM_B_ECP_IRQ_5_MASK_ECP_0                (uint32_t)0x00000001
#define MM_B_ECP_IRQ_5_FORCE_ECP_1               (uint32_t)0x00000002
#define MM_B_ECP_IRQ_5_FORCE_ECP_0               (uint32_t)0x00000001
#define MM_B_ECP_IRQ_5_DB_ECP_1                  (uint32_t)0x00000002
#define MM_B_ECP_IRQ_5_DB_ECP_0                  (uint32_t)0x00000001
#define MM_B_ECP_IRQ_5_TRIG_ECP_1                (uint32_t)0x00000002
#define MM_B_ECP_IRQ_5_TRIG_ECP_0                (uint32_t)0x00000001
#define MM_B_ECP_IRQ_6_ECP_1                     (uint32_t)0x00000002
#define MM_B_ECP_IRQ_6_ECP_0                     (uint32_t)0x00000001
#define MM_B_ECP_IRQ_6_TRAP_ECP_1                (uint32_t)0x00000002
#define MM_B_ECP_IRQ_6_TRAP_ECP_0                (uint32_t)0x00000001
#define MM_B_ECP_IRQ_6_MASK_ECP_1                (uint32_t)0x00000002
#define MM_B_ECP_IRQ_6_MASK_ECP_0                (uint32_t)0x00000001
#define MM_B_ECP_IRQ_6_FORCE_ECP_1               (uint32_t)0x00000002
#define MM_B_ECP_IRQ_6_FORCE_ECP_0               (uint32_t)0x00000001
#define MM_B_ECP_IRQ_6_DB_ECP_1                  (uint32_t)0x00000002
#define MM_B_ECP_IRQ_6_DB_ECP_0                  (uint32_t)0x00000001
#define MM_B_ECP_IRQ_6_TRIG_ECP_1                (uint32_t)0x00000002
#define MM_B_ECP_IRQ_6_TRIG_ECP_0                (uint32_t)0x00000001

/*** REG *********************************************************************/
#define MM_B_IQC_IRQ_STATUS                      (uint32_t)0x00000600
#define MM_B_IQC_IRQ_STATUS_TRAP                 (uint32_t)0x00000601
#define MM_B_IQC_IRQ_STATUS_MASK                 (uint32_t)0x00000602
#define MM_B_IQC_IRQ_STATUS_FORCE                (uint32_t)0x00000603
#define MM_B_IQC_IRQ_STATUS_DB                   (uint32_t)0x00000604
#define MM_B_IQC_IRQ_STATUS_TRIG                 (uint32_t)0x00000605
#define MM_B_IQC_UL_FS_C0                        (uint32_t)0x00000606
#define MM_B_IQC_UL_FS_C1                        (uint32_t)0x00000607
#define MM_B_IQC_UL_FS_C2                        (uint32_t)0x00000608
#define MM_B_IQC_UL_FS_MON_C0                    (uint32_t)0x0000060c
#define MM_B_IQC_UL_FS_MON_C1                    (uint32_t)0x0000060d
#define MM_B_IQC_UL_FS_MON_C2                    (uint32_t)0x0000060e
#define MM_B_IQC_DL_FS_C0                        (uint32_t)0x00000612
#define MM_B_IQC_DL_FS_C1                        (uint32_t)0x00000613
#define MM_B_IQC_DL_FS_C2                        (uint32_t)0x00000614
#define MM_B_IQC_DL_FS_MON_C0                    (uint32_t)0x00000618
#define MM_B_IQC_DL_FS_MON_C1                    (uint32_t)0x00000619
#define MM_B_IQC_DL_FS_MON_C2                    (uint32_t)0x0000061a
#define MM_B_IQC_DL_SF_CPRI0                     (uint32_t)0x00000680
#define MM_B_IQC_DL_SF_CPRI1                     (uint32_t)0x00000681
#define MM_B_IQC_DL_SF_CPRI2                     (uint32_t)0x00000682

/*** FIELD *******************************************************************/
#define MM_B_IQC_IRQ_STATUS_CPRI1_CRC2           (uint32_t)0x00040000
#define MM_B_IQC_IRQ_STATUS_CPRI1_CRC            (uint32_t)0x00020000
#define MM_B_IQC_IRQ_STATUS_CPRI1_FAULT          (uint32_t)0x00010000
#define MM_B_IQC_IRQ_STATUS_CPRI2_CRC2           (uint32_t)0x00000020
#define MM_B_IQC_IRQ_STATUS_CPRI2_CRC            (uint32_t)0x00000010
#define MM_B_IQC_IRQ_STATUS_CPRI2_FAULT          (uint32_t)0x00000008
#define MM_B_IQC_IRQ_STATUS_CPRI0_CRC2           (uint32_t)0x00000004
#define MM_B_IQC_IRQ_STATUS_CPRI0_CRC            (uint32_t)0x00000002
#define MM_B_IQC_IRQ_STATUS_CPRI0_FAULT          (uint32_t)0x00000001
#define MM_B_IQC_IRQ_STATUS_TRAP_CPRI1_CRC2      (uint32_t)0x00040000
#define MM_B_IQC_IRQ_STATUS_TRAP_CPRI1_CRC       (uint32_t)0x00020000
#define MM_B_IQC_IRQ_STATUS_TRAP_CPRI1_FAULT     (uint32_t)0x00010000
#define MM_B_IQC_IRQ_STATUS_TRAP_CPRI2_CRC2      (uint32_t)0x00000020
#define MM_B_IQC_IRQ_STATUS_TRAP_CPRI2_CRC       (uint32_t)0x00000010
#define MM_B_IQC_IRQ_STATUS_TRAP_CPRI2_FAULT     (uint32_t)0x00000008
#define MM_B_IQC_IRQ_STATUS_TRAP_CPRI0_CRC2      (uint32_t)0x00000004
#define MM_B_IQC_IRQ_STATUS_TRAP_CPRI0_CRC       (uint32_t)0x00000002
#define MM_B_IQC_IRQ_STATUS_TRAP_CPRI0_FAULT     (uint32_t)0x00000001
#define MM_B_IQC_IRQ_STATUS_MASK_CPRI1_CRC2      (uint32_t)0x00040000
#define MM_B_IQC_IRQ_STATUS_MASK_CPRI1_CRC       (uint32_t)0x00020000
#define MM_B_IQC_IRQ_STATUS_MASK_CPRI1_FAULT     (uint32_t)0x00010000
#define MM_B_IQC_IRQ_STATUS_MASK_CPRI2_CRC2      (uint32_t)0x00000020
#define MM_B_IQC_IRQ_STATUS_MASK_CPRI2_CRC       (uint32_t)0x00000010
#define MM_B_IQC_IRQ_STATUS_MASK_CPRI2_FAULT     (uint32_t)0x00000008
#define MM_B_IQC_IRQ_STATUS_MASK_CPRI0_CRC2      (uint32_t)0x00000004
#define MM_B_IQC_IRQ_STATUS_MASK_CPRI0_CRC       (uint32_t)0x00000002
#define MM_B_IQC_IRQ_STATUS_MASK_CPRI0_FAULT     (uint32_t)0x00000001
#define MM_B_IQC_IRQ_STATUS_FORCE_CPRI1_CRC2     (uint32_t)0x00040000
#define MM_B_IQC_IRQ_STATUS_FORCE_CPRI1_CRC      (uint32_t)0x00020000
#define MM_B_IQC_IRQ_STATUS_FORCE_CPRI1_FAULT    (uint32_t)0x00010000
#define MM_B_IQC_IRQ_STATUS_FORCE_CPRI2_CRC2     (uint32_t)0x00000020
#define MM_B_IQC_IRQ_STATUS_FORCE_CPRI2_CRC      (uint32_t)0x00000010
#define MM_B_IQC_IRQ_STATUS_FORCE_CPRI2_FAULT    (uint32_t)0x00000008
#define MM_B_IQC_IRQ_STATUS_FORCE_CPRI0_CRC2     (uint32_t)0x00000004
#define MM_B_IQC_IRQ_STATUS_FORCE_CPRI0_CRC      (uint32_t)0x00000002
#define MM_B_IQC_IRQ_STATUS_FORCE_CPRI0_FAULT    (uint32_t)0x00000001
#define MM_B_IQC_IRQ_STATUS_DB_CPRI1_CRC2        (uint32_t)0x00040000
#define MM_B_IQC_IRQ_STATUS_DB_CPRI1_CRC         (uint32_t)0x00020000
#define MM_B_IQC_IRQ_STATUS_DB_CPRI1_FAULT       (uint32_t)0x00010000
#define MM_B_IQC_IRQ_STATUS_DB_CPRI2_CRC2        (uint32_t)0x00000020
#define MM_B_IQC_IRQ_STATUS_DB_CPRI2_CRC         (uint32_t)0x00000010
#define MM_B_IQC_IRQ_STATUS_DB_CPRI2_FAULT       (uint32_t)0x00000008
#define MM_B_IQC_IRQ_STATUS_DB_CPRI0_CRC2        (uint32_t)0x00000004
#define MM_B_IQC_IRQ_STATUS_DB_CPRI0_CRC         (uint32_t)0x00000002
#define MM_B_IQC_IRQ_STATUS_DB_CPRI0_FAULT       (uint32_t)0x00000001
#define MM_B_IQC_IRQ_STATUS_TRIG_CPRI1_CRC2      (uint32_t)0x00040000
#define MM_B_IQC_IRQ_STATUS_TRIG_CPRI1_CRC       (uint32_t)0x00020000
#define MM_B_IQC_IRQ_STATUS_TRIG_CPRI1_FAULT     (uint32_t)0x00010000
#define MM_B_IQC_IRQ_STATUS_TRIG_CPRI2_CRC2      (uint32_t)0x00000020
#define MM_B_IQC_IRQ_STATUS_TRIG_CPRI2_CRC       (uint32_t)0x00000010
#define MM_B_IQC_IRQ_STATUS_TRIG_CPRI2_FAULT     (uint32_t)0x00000008
#define MM_B_IQC_IRQ_STATUS_TRIG_CPRI0_CRC2      (uint32_t)0x00000004
#define MM_B_IQC_IRQ_STATUS_TRIG_CPRI0_CRC       (uint32_t)0x00000002
#define MM_B_IQC_IRQ_STATUS_TRIG_CPRI0_FAULT     (uint32_t)0x00000001
#define MM_B_IQC_UL_FS_C0_EN                     (uint32_t)0x80000000
#define MM_B_IQC_UL_FS_C0_ADDR_29_24             (uint32_t)0x3f000000
#define MM_B_IQC_UL_FS_C0_CID_23_16              (uint32_t)0x00ff0000
#define MM_B_IQC_UL_FS_C0_CPRI_LINK_1_0          (uint32_t)0x00000003
#define MM_B_IQC_UL_FS_C1_EN                     (uint32_t)0x80000000
#define MM_B_IQC_UL_FS_C1_ADDR_29_24             (uint32_t)0x3f000000
#define MM_B_IQC_UL_FS_C1_CID_23_16              (uint32_t)0x00ff0000
#define MM_B_IQC_UL_FS_C1_CPRI_LINK_1_0          (uint32_t)0x00000003
#define MM_B_IQC_UL_FS_C2_EN                     (uint32_t)0x80000000
#define MM_B_IQC_UL_FS_C2_ADDR_29_24             (uint32_t)0x3f000000
#define MM_B_IQC_UL_FS_C2_CID_23_16              (uint32_t)0x00ff0000
#define MM_B_IQC_UL_FS_C2_CPRI_LINK_1_0          (uint32_t)0x00000003
#define MM_B_IQC_UL_FS_MON_C0_HFN_15_8           (uint32_t)0x0000ff00
#define MM_B_IQC_UL_FS_MON_C0_BFN_7_0            (uint32_t)0x000000ff
#define MM_B_IQC_UL_FS_MON_C1_HFN_15_8           (uint32_t)0x0000ff00
#define MM_B_IQC_UL_FS_MON_C1_BFN_7_0            (uint32_t)0x000000ff
#define MM_B_IQC_UL_FS_MON_C2_HFN_15_8           (uint32_t)0x0000ff00
#define MM_B_IQC_UL_FS_MON_C2_BFN_7_0            (uint32_t)0x000000ff
#define MM_B_IQC_DL_FS_C0_ADDR_13_8              (uint32_t)0x00003f00
#define MM_B_IQC_DL_FS_C0_CID_7_0                (uint32_t)0x000000ff
#define MM_B_IQC_DL_FS_C1_ADDR_13_8              (uint32_t)0x00003f00
#define MM_B_IQC_DL_FS_C1_CID_7_0                (uint32_t)0x000000ff
#define MM_B_IQC_DL_FS_C2_ADDR_13_8              (uint32_t)0x00003f00
#define MM_B_IQC_DL_FS_C2_CID_7_0                (uint32_t)0x000000ff
#define MM_B_IQC_DL_FS_MON_C0_HFN_15_8           (uint32_t)0x0000ff00
#define MM_B_IQC_DL_FS_MON_C0_BFN_7_0            (uint32_t)0x000000ff
#define MM_B_IQC_DL_FS_MON_C1_HFN_15_8           (uint32_t)0x0000ff00
#define MM_B_IQC_DL_FS_MON_C1_BFN_7_0            (uint32_t)0x000000ff
#define MM_B_IQC_DL_FS_MON_C2_HFN_15_8           (uint32_t)0x0000ff00
#define MM_B_IQC_DL_FS_MON_C2_BFN_7_0            (uint32_t)0x000000ff
#define MM_B_IQC_DL_SF_CPRI0_EN                  (uint32_t)0x80000000
#define MM_B_IQC_DL_SF_CPRI0_ADDR_13_8           (uint32_t)0x00003f00
#define MM_B_IQC_DL_SF_CPRI0_CID_7_0             (uint32_t)0x000000ff
#define MM_B_IQC_DL_SF_CPRI1_EN                  (uint32_t)0x80000000
#define MM_B_IQC_DL_SF_CPRI1_ADDR_13_8           (uint32_t)0x00003f00
#define MM_B_IQC_DL_SF_CPRI1_CID_7_0             (uint32_t)0x000000ff
#define MM_B_IQC_DL_SF_CPRI2_EN                  (uint32_t)0x80000000
#define MM_B_IQC_DL_SF_CPRI2_ADDR_13_8           (uint32_t)0x00003f00
#define MM_B_IQC_DL_SF_CPRI2_CID_7_0             (uint32_t)0x000000ff

/*** REG *********************************************************************/
#define MM_B_I2C_MASTER_IRQ                      (uint32_t)0x00000700
#define MM_B_I2C_MASTER_SDA2REG                  (uint32_t)0x00000701
#define MM_B_I2C_MASTER_ADDR                     (uint32_t)0x00000702
#define MM_B_I2C_MASTER_CTRL                     (uint32_t)0x00000703
#define MM_B_I2C_MASTER_LENGTH_RND_ADDR          (uint32_t)0x00000704
#define MM_B_I2C_MASTER_DATA                     (uint32_t)0x00000705
#define MM_B_I2C_MASTER_WDATA                    (uint32_t)0x00000706

/*** FIELD *******************************************************************/
#define MM_B_I2C_MASTER_IRQ_I2C_MASTER_VALID     (uint32_t)0x00000001
#define MM_B_I2C_MASTER_SDA2REG_I2C_MASTER_SDA2REG_7_0 (uint32_t)0x000000ff
#define MM_B_I2C_MASTER_ADDR_I2C_MASTER_ADDR_7_0 (uint32_t)0x000000ff
#define MM_B_I2C_MASTER_CTRL_I2C_MASTER_RWN      (uint32_t)0x00200000
#define MM_B_I2C_MASTER_CTRL_I2C_MASTER_MODE     (uint32_t)0x00100000
#define MM_B_I2C_MASTER_CTRL_I2C_MASTER_DEV_17_11 (uint32_t)0x0003f800
#define MM_B_I2C_MASTER_CTRL_I2C_MASTER_LINE_7_1 (uint32_t)0x000000fe
#define MM_B_I2C_MASTER_CTRL_I2C_MASTER_START    (uint32_t)0x00000001
#define MM_B_I2C_MASTER_LENGTH_RND_ADDR_I2C_LENGTH_15_8 (uint32_t)0x0000ff00
#define MM_B_I2C_MASTER_LENGTH_RND_ADDR_I2C_RND_ADDR_7_0 (uint32_t)0x000000ff
#define MM_B_I2C_MASTER_DATA_I2C_DATA_READ_31_0  (uint32_t)0xffffffff
#define MM_B_I2C_MASTER_WDATA_I2C_WDATA_31_0     (uint32_t)0xffffffff

/*** REG *********************************************************************/
#define MM_B_JESD204B_TX_GLB_VERSION             (uint32_t)0x00000800
#define MM_B_JESD204B_TX_GLB_CAPABILITY          (uint32_t)0x00000801
#define MM_B_JESD204B_TX_GLB_L0_IRQ              (uint32_t)0x00000802
#define MM_B_JESD204B_TX_GLB_L0_IRQ_MASK         (uint32_t)0x00000804
#define MM_B_JESD204B_TX_GLB_IRQ                 (uint32_t)0x00000805
#define MM_B_JESD204B_TX_GLB_IRQ_TRAP            (uint32_t)0x00000806
#define MM_B_JESD204B_TX_GLB_IRQ_MASK            (uint32_t)0x00000807
#define MM_B_JESD204B_TX_GLB_IRQ_FORCE           (uint32_t)0x00000808
#define MM_B_JESD204B_TX_GLB_IRQ_DB              (uint32_t)0x00000809
#define MM_B_JESD204B_TX_GLB_IRQ_TRIG            (uint32_t)0x0000080a
#define MM_B_JESD204B_TX_LG0_CAPABILITY          (uint32_t)0x00000810
#define MM_B_JESD204B_TX_LG0_CONFIG_0            (uint32_t)0x00000811
#define MM_B_JESD204B_TX_LG0_CONFIG_1            (uint32_t)0x00000812
#define MM_B_JESD204B_TX_LG0_CONFIG_2            (uint32_t)0x00000813
#define MM_B_JESD204B_TX_LG0_CONFIG_3            (uint32_t)0x00000814
#define MM_B_JESD204B_TX_LG0_LK0_CAPABILITY      (uint32_t)0x00000840
#define MM_B_JESD204B_TX_LG0_LK0_CTRL            (uint32_t)0x00000841
#define MM_B_JESD204B_TX_LG0_LK0_RST             (uint32_t)0x00000842
#define MM_B_JESD204B_TX_LG0_LK0_STATUS          (uint32_t)0x00000843
#define MM_B_JESD204B_TX_LG0_LK0_SYNC_ERR_CNT    (uint32_t)0x00000844
#define MM_B_JESD204B_TX_LG0_LK0_IRQ             (uint32_t)0x00000845
#define MM_B_JESD204B_TX_LG0_LK0_IRQ_TRAP        (uint32_t)0x00000846
#define MM_B_JESD204B_TX_LG0_LK0_IRQ_MASK        (uint32_t)0x00000847
#define MM_B_JESD204B_TX_LG0_LK0_IRQ_FORCE       (uint32_t)0x00000848
#define MM_B_JESD204B_TX_LG0_LK0_IRQ_DB          (uint32_t)0x00000849
#define MM_B_JESD204B_TX_LG0_LK0_IRQ_TRIG        (uint32_t)0x0000084a

/*** FIELD *******************************************************************/
#define MM_B_JESD204B_TX_GLB_VERSION_MAJOR_15_8  (uint32_t)0x0000ff00
#define MM_B_JESD204B_TX_GLB_VERSION_MINOR_7_0   (uint32_t)0x000000ff
#define MM_B_JESD204B_TX_GLB_CAPABILITY_LG_NUM   (uint32_t)0x00000001
#define MM_B_JESD204B_TX_GLB_L0_IRQ_LG0_LK0      (uint32_t)0x00000004
#define MM_B_JESD204B_TX_GLB_L0_IRQ_LG0          (uint32_t)0x00000002
#define MM_B_JESD204B_TX_GLB_L0_IRQ_GLB          (uint32_t)0x00000001
#define MM_B_JESD204B_TX_GLB_L0_IRQ_MASK_        (uint32_t)0x00000010
#define MM_B_JESD204B_TX_GLB_L0_IRQ_MASK_LG0_LK0 (uint32_t)0x00000004
#define MM_B_JESD204B_TX_GLB_L0_IRQ_MASK_LG0     (uint32_t)0x00000002
#define MM_B_JESD204B_TX_GLB_L0_IRQ_MASK_GLB     (uint32_t)0x00000001
#define MM_B_JESD204B_TX_GLB_IRQ_SYSREF_MISM     (uint32_t)0x00000001
#define MM_B_JESD204B_TX_GLB_IRQ_TRAP_SYSREF_MISM (uint32_t)0x00000001
#define MM_B_JESD204B_TX_GLB_IRQ_MASK_SYSREF_MISM (uint32_t)0x00000001
#define MM_B_JESD204B_TX_GLB_IRQ_FORCE_SYSREF_MISM (uint32_t)0x00000001
#define MM_B_JESD204B_TX_GLB_IRQ_DB_SYSREF_MISM  (uint32_t)0x00000001
#define MM_B_JESD204B_TX_GLB_IRQ_TRIG_SYSREF_MISM (uint32_t)0x00000001
#define MM_B_JESD204B_TX_LG0_CAPABILITY_LK_NUM_3_0 (uint32_t)0x0000000f
#define MM_B_JESD204B_TX_LG0_CONFIG_0_SCR        (uint32_t)0x80000000
#define MM_B_JESD204B_TX_LG0_CONFIG_0_L_28_24    (uint32_t)0x1f000000
#define MM_B_JESD204B_TX_LG0_CONFIG_0_ADJDIR     (uint32_t)0x00400000
#define MM_B_JESD204B_TX_LG0_CONFIG_0_PHADJ      (uint32_t)0x00200000
#define MM_B_JESD204B_TX_LG0_CONFIG_0_LID_20_16  (uint32_t)0x001f0000
#define MM_B_JESD204B_TX_LG0_CONFIG_0_ADJCNT_15_12 (uint32_t)0x0000f000
#define MM_B_JESD204B_TX_LG0_CONFIG_0_BID_11_8   (uint32_t)0x00000f00
#define MM_B_JESD204B_TX_LG0_CONFIG_0_DID_7_0    (uint32_t)0x000000ff
#define MM_B_JESD204B_TX_LG0_CONFIG_1_CS_31_30   (uint32_t)0xc0000000
#define MM_B_JESD204B_TX_LG0_CONFIG_1_N_28_24    (uint32_t)0x1f000000
#define MM_B_JESD204B_TX_LG0_CONFIG_1_M_23_16    (uint32_t)0x00ff0000
#define MM_B_JESD204B_TX_LG0_CONFIG_1_K_12_8     (uint32_t)0x00001f00
#define MM_B_JESD204B_TX_LG0_CONFIG_1_F_7_0      (uint32_t)0x000000ff
#define MM_B_JESD204B_TX_LG0_CONFIG_2_RES1_31_24 (uint32_t)0xff000000
#define MM_B_JESD204B_TX_LG0_CONFIG_2_HD         (uint32_t)0x00800000
#define MM_B_JESD204B_TX_LG0_CONFIG_2_CF_20_16   (uint32_t)0x001f0000
#define MM_B_JESD204B_TX_LG0_CONFIG_2_JESDV_15_13 (uint32_t)0x0000e000
#define MM_B_JESD204B_TX_LG0_CONFIG_2_S_12_8     (uint32_t)0x00001f00
#define MM_B_JESD204B_TX_LG0_CONFIG_2_SUBCLASS_7_5 (uint32_t)0x000000e0
#define MM_B_JESD204B_TX_LG0_CONFIG_2_NN_4_0     (uint32_t)0x0000001f
#define MM_B_JESD204B_TX_LG0_CONFIG_3_FCHK_15_8  (uint32_t)0x0000ff00
#define MM_B_JESD204B_TX_LG0_CONFIG_3_RES2_7_0   (uint32_t)0x000000ff
#define MM_B_JESD204B_TX_LG0_LK0_CAPABILITY_LN_NUM_2_0 (uint32_t)0x00000007
#define MM_B_JESD204B_TX_LG0_LK0_CTRL_LK_IQ_SWITCH (uint32_t)0x00000040
#define MM_B_JESD204B_TX_LG0_LK0_CTRL_TEST_PATTERN_5_3 (uint32_t)0x00000038
#define MM_B_JESD204B_TX_LG0_LK0_CTRL_TEST_MODE_EN (uint32_t)0x00000004
#define MM_B_JESD204B_TX_LG0_LK0_CTRL_SCR_EN     (uint32_t)0x00000002
#define MM_B_JESD204B_TX_LG0_LK0_CTRL_LK_EN      (uint32_t)0x00000001
#define MM_B_JESD204B_TX_LG0_LK0_RST_DATA_15_0   (uint32_t)0x0000ffff
#define MM_B_JESD204B_TX_LG0_LK0_STATUS_LK_STATUS_2_1 (uint32_t)0x00000006
#define MM_B_JESD204B_TX_LG0_LK0_STATUS_PHY_STATUS (uint32_t)0x00000001
#define MM_B_JESD204B_TX_LG0_LK0_SYNC_ERR_CNT_SYNC_ERR_CNT_7_0 (uint32_t)0x000000ff
#define MM_B_JESD204B_TX_LG0_LK0_IRQ_LK_STA_DOWN (uint32_t)0x00000008
#define MM_B_JESD204B_TX_LG0_LK0_IRQ_LK_STA_UP   (uint32_t)0x00000004
#define MM_B_JESD204B_TX_LG0_LK0_IRQ_RST_DONE    (uint32_t)0x00000002
#define MM_B_JESD204B_TX_LG0_LK0_IRQ_SYNC_ERR_TYPE2 (uint32_t)0x00000001
#define MM_B_JESD204B_TX_LG0_LK0_IRQ_TRAP_LK_STA_DOWN (uint32_t)0x00000008
#define MM_B_JESD204B_TX_LG0_LK0_IRQ_TRAP_LK_STA_UP (uint32_t)0x00000004
#define MM_B_JESD204B_TX_LG0_LK0_IRQ_TRAP_RST_DONE (uint32_t)0x00000002
#define MM_B_JESD204B_TX_LG0_LK0_IRQ_TRAP_SYNC_ERR_TYPE2 (uint32_t)0x00000001
#define MM_B_JESD204B_TX_LG0_LK0_IRQ_MASK_LK_STA_DOWN (uint32_t)0x00000008
#define MM_B_JESD204B_TX_LG0_LK0_IRQ_MASK_LK_STA_UP (uint32_t)0x00000004
#define MM_B_JESD204B_TX_LG0_LK0_IRQ_MASK_RST_DONE (uint32_t)0x00000002
#define MM_B_JESD204B_TX_LG0_LK0_IRQ_MASK_SYNC_ERR_TYPE2 (uint32_t)0x00000001
#define MM_B_JESD204B_TX_LG0_LK0_IRQ_FORCE_LK_STA_DOWN (uint32_t)0x00000008
#define MM_B_JESD204B_TX_LG0_LK0_IRQ_FORCE_LK_STA_UP (uint32_t)0x00000004
#define MM_B_JESD204B_TX_LG0_LK0_IRQ_FORCE_RST_DONE (uint32_t)0x00000002
#define MM_B_JESD204B_TX_LG0_LK0_IRQ_FORCE_SYNC_ERR_TYPE2 (uint32_t)0x00000001
#define MM_B_JESD204B_TX_LG0_LK0_IRQ_DB_LK_STA_DOWN (uint32_t)0x00000008
#define MM_B_JESD204B_TX_LG0_LK0_IRQ_DB_LK_STA_UP (uint32_t)0x00000004
#define MM_B_JESD204B_TX_LG0_LK0_IRQ_DB_RST_DONE (uint32_t)0x00000002
#define MM_B_JESD204B_TX_LG0_LK0_IRQ_DB_SYNC_ERR_TYPE2 (uint32_t)0x00000001
#define MM_B_JESD204B_TX_LG0_LK0_IRQ_TRIG_LK_STA_DOWN (uint32_t)0x00000008
#define MM_B_JESD204B_TX_LG0_LK0_IRQ_TRIG_LK_STA_UP (uint32_t)0x00000004
#define MM_B_JESD204B_TX_LG0_LK0_IRQ_TRIG_RST_DONE (uint32_t)0x00000002
#define MM_B_JESD204B_TX_LG0_LK0_IRQ_TRIG_SYNC_ERR_TYPE2 (uint32_t)0x00000001

/*** REG *********************************************************************/
#define MM_B_JESD204B_RX_GLB_VERSION             (uint32_t)0x00000a00
#define MM_B_JESD204B_RX_GLB_CAPABILITY          (uint32_t)0x00000a01
#define MM_B_JESD204B_RX_GLB_L0_IRQ              (uint32_t)0x00000a02
#define MM_B_JESD204B_RX_GLB_L0_IRQ_MASK         (uint32_t)0x00000a04
#define MM_B_JESD204B_RX_GLB_IRQ                 (uint32_t)0x00000a05
#define MM_B_JESD204B_RX_GLB_IRQ_TRAP            (uint32_t)0x00000a06
#define MM_B_JESD204B_RX_GLB_IRQ_MASK            (uint32_t)0x00000a07
#define MM_B_JESD204B_RX_GLB_IRQ_FORCE           (uint32_t)0x00000a08
#define MM_B_JESD204B_RX_GLB_IRQ_DB              (uint32_t)0x00000a09
#define MM_B_JESD204B_RX_GLB_IRQ_TRIG            (uint32_t)0x00000a0a
#define MM_B_JESD204B_RX_LG0_CAPABILITY          (uint32_t)0x00000a10
#define MM_B_JESD204B_RX_LG0_CONFIG_0            (uint32_t)0x00000a11
#define MM_B_JESD204B_RX_LG0_CONFIG_1            (uint32_t)0x00000a12
#define MM_B_JESD204B_RX_LG0_CONFIG_2            (uint32_t)0x00000a13
#define MM_B_JESD204B_RX_LG0_CONFIG_3            (uint32_t)0x00000a14
#define MM_B_JESD204B_RX_LG0_LK0_CAPABILITY      (uint32_t)0x00000a40
#define MM_B_JESD204B_RX_LG0_LK0_CTRL            (uint32_t)0x00000a41
#define MM_B_JESD204B_RX_LG0_LK0_RST             (uint32_t)0x00000a42
#define MM_B_JESD204B_RX_LG0_LK0_IRQ             (uint32_t)0x00000a43
#define MM_B_JESD204B_RX_LG0_LK0_IRQ_TRAP        (uint32_t)0x00000a44
#define MM_B_JESD204B_RX_LG0_LK0_IRQ_MASK        (uint32_t)0x00000a45
#define MM_B_JESD204B_RX_LG0_LK0_IRQ_FORCE       (uint32_t)0x00000a46
#define MM_B_JESD204B_RX_LG0_LK0_IRQ_DB          (uint32_t)0x00000a47
#define MM_B_JESD204B_RX_LG0_LK0_IRQ_TRIG        (uint32_t)0x00000a48
#define MM_B_JESD204B_RX_LG0_LK0_DBG             (uint32_t)0x00000a49
#define MM_B_JESD204B_RX_LG0_LK0_LN_IRQ          (uint32_t)0x00000a50
#define MM_B_JESD204B_RX_LG0_LK0_LN_IRQ_TRAP     (uint32_t)0x00000a51
#define MM_B_JESD204B_RX_LG0_LK0_LN_IRQ_MASK     (uint32_t)0x00000a52
#define MM_B_JESD204B_RX_LG0_LK0_LN_IRQ_FORCE    (uint32_t)0x00000a53
#define MM_B_JESD204B_RX_LG0_LK0_LN_IRQ_DB       (uint32_t)0x00000a54
#define MM_B_JESD204B_RX_LG0_LK0_LN_IRQ_TRIG     (uint32_t)0x00000a55
#define MM_B_JESD204B_RX_LG0_LK0_LN_REINIT_CAUSE (uint32_t)0x00000a56

/*** FIELD *******************************************************************/
#define MM_B_JESD204B_RX_GLB_VERSION_MAJOR_15_8  (uint32_t)0x0000ff00
#define MM_B_JESD204B_RX_GLB_VERSION_MINOR_7_0   (uint32_t)0x000000ff
#define MM_B_JESD204B_RX_GLB_CAPABILITY_LG_NUM   (uint32_t)0x00000001
#define MM_B_JESD204B_RX_GLB_L0_IRQ_LG0_LK0_LN   (uint32_t)0x00000004
#define MM_B_JESD204B_RX_GLB_L0_IRQ_LG0_LK0      (uint32_t)0x00000002
#define MM_B_JESD204B_RX_GLB_L0_IRQ_GLB          (uint32_t)0x00000001
#define MM_B_JESD204B_RX_GLB_L0_IRQ_MASK_LG0_LK0_LN (uint32_t)0x00000004
#define MM_B_JESD204B_RX_GLB_L0_IRQ_MASK_LG0_LK0 (uint32_t)0x00000002
#define MM_B_JESD204B_RX_GLB_L0_IRQ_MASK_GLB     (uint32_t)0x00000001
#define MM_B_JESD204B_RX_GLB_IRQ_SYSREF_MISM     (uint32_t)0x00000001
#define MM_B_JESD204B_RX_GLB_IRQ_TRAP_SYSREF_MISM (uint32_t)0x00000001
#define MM_B_JESD204B_RX_GLB_IRQ_MASK_SYSREF_MISM (uint32_t)0x00000001
#define MM_B_JESD204B_RX_GLB_IRQ_FORCE_SYSREF_MISM (uint32_t)0x00000001
#define MM_B_JESD204B_RX_GLB_IRQ_DB_SYSREF_MISM  (uint32_t)0x00000001
#define MM_B_JESD204B_RX_GLB_IRQ_TRIG_SYSREF_MISM (uint32_t)0x00000001
#define MM_B_JESD204B_RX_LG0_CAPABILITY_LK_NUM_3_0 (uint32_t)0x0000000f
#define MM_B_JESD204B_RX_LG0_CONFIG_0_SCR        (uint32_t)0x80000000
#define MM_B_JESD204B_RX_LG0_CONFIG_0_L_28_24    (uint32_t)0x1f000000
#define MM_B_JESD204B_RX_LG0_CONFIG_0_ADJDIR     (uint32_t)0x00400000
#define MM_B_JESD204B_RX_LG0_CONFIG_0_PHADJ      (uint32_t)0x00200000
#define MM_B_JESD204B_RX_LG0_CONFIG_0_LID_20_16  (uint32_t)0x001f0000
#define MM_B_JESD204B_RX_LG0_CONFIG_0_ADJCNT_15_12 (uint32_t)0x0000f000
#define MM_B_JESD204B_RX_LG0_CONFIG_0_BID_11_8   (uint32_t)0x00000f00
#define MM_B_JESD204B_RX_LG0_CONFIG_0_DID_7_0    (uint32_t)0x000000ff
#define MM_B_JESD204B_RX_LG0_CONFIG_1_CS_31_30   (uint32_t)0xc0000000
#define MM_B_JESD204B_RX_LG0_CONFIG_1_N_28_24    (uint32_t)0x1f000000
#define MM_B_JESD204B_RX_LG0_CONFIG_1_M_23_16    (uint32_t)0x00ff0000
#define MM_B_JESD204B_RX_LG0_CONFIG_1_K_12_8     (uint32_t)0x00001f00
#define MM_B_JESD204B_RX_LG0_CONFIG_1_F_7_0      (uint32_t)0x000000ff
#define MM_B_JESD204B_RX_LG0_CONFIG_2_RES1_31_24 (uint32_t)0xff000000
#define MM_B_JESD204B_RX_LG0_CONFIG_2_HD         (uint32_t)0x00800000
#define MM_B_JESD204B_RX_LG0_CONFIG_2_CF_20_16   (uint32_t)0x001f0000
#define MM_B_JESD204B_RX_LG0_CONFIG_2_JESDV_15_13 (uint32_t)0x0000e000
#define MM_B_JESD204B_RX_LG0_CONFIG_2_S_12_8     (uint32_t)0x00001f00
#define MM_B_JESD204B_RX_LG0_CONFIG_2_SUBCLASS_7_5 (uint32_t)0x000000e0
#define MM_B_JESD204B_RX_LG0_CONFIG_2_NN_4_0     (uint32_t)0x0000001f
#define MM_B_JESD204B_RX_LG0_CONFIG_3_FCHK_15_8  (uint32_t)0x0000ff00
#define MM_B_JESD204B_RX_LG0_CONFIG_3_RES2_7_0   (uint32_t)0x000000ff
#define MM_B_JESD204B_RX_LG0_LK0_CAPABILITY_LN_NUM_2_0 (uint32_t)0x00000007
#define MM_B_JESD204B_RX_LG0_LK0_CTRL_LK_IQ_SWITCH (uint32_t)0x00000800
#define MM_B_JESD204B_RX_LG0_LK0_CTRL_TEST_LN_10_8 (uint32_t)0x00000700
#define MM_B_JESD204B_RX_LG0_LK0_CTRL_TEST_PATTERN_7_5 (uint32_t)0x000000e0
#define MM_B_JESD204B_RX_LG0_LK0_CTRL_TEST_MODE  (uint32_t)0x00000010
#define MM_B_JESD204B_RX_LG0_LK0_CTRL_DESCR_EN   (uint32_t)0x00000002
#define MM_B_JESD204B_RX_LG0_LK0_CTRL_LK_EN      (uint32_t)0x00000001
#define MM_B_JESD204B_RX_LG0_LK0_RST_DATA_15_0   (uint32_t)0x0000ffff
#define MM_B_JESD204B_RX_LG0_LK0_IRQ_LK_STA_DOWN (uint32_t)0x00000008
#define MM_B_JESD204B_RX_LG0_LK0_IRQ_LK_STA_UP   (uint32_t)0x00000004
#define MM_B_JESD204B_RX_LG0_LK0_IRQ_TP_CHECK_ERR (uint32_t)0x00000002
#define MM_B_JESD204B_RX_LG0_LK0_IRQ_RST_DONE    (uint32_t)0x00000001
#define MM_B_JESD204B_RX_LG0_LK0_IRQ_TRAP_LK_STA_DOWN (uint32_t)0x00000008
#define MM_B_JESD204B_RX_LG0_LK0_IRQ_TRAP_LK_STA_UP (uint32_t)0x00000004
#define MM_B_JESD204B_RX_LG0_LK0_IRQ_TRAP_TP_CHECK_ERR (uint32_t)0x00000002
#define MM_B_JESD204B_RX_LG0_LK0_IRQ_TRAP_RST_DONE (uint32_t)0x00000001
#define MM_B_JESD204B_RX_LG0_LK0_IRQ_MASK_LK_STA_DOWN (uint32_t)0x00000008
#define MM_B_JESD204B_RX_LG0_LK0_IRQ_MASK_LK_STA_UP (uint32_t)0x00000004
#define MM_B_JESD204B_RX_LG0_LK0_IRQ_MASK_TP_CHECK_ERR (uint32_t)0x00000002
#define MM_B_JESD204B_RX_LG0_LK0_IRQ_MASK_RST_DONE (uint32_t)0x00000001
#define MM_B_JESD204B_RX_LG0_LK0_IRQ_FORCE_LK_STA_DOWN (uint32_t)0x00000008
#define MM_B_JESD204B_RX_LG0_LK0_IRQ_FORCE_LK_STA_UP (uint32_t)0x00000004
#define MM_B_JESD204B_RX_LG0_LK0_IRQ_FORCE_TP_CHECK_ERR (uint32_t)0x00000002
#define MM_B_JESD204B_RX_LG0_LK0_IRQ_FORCE_RST_DONE (uint32_t)0x00000001
#define MM_B_JESD204B_RX_LG0_LK0_IRQ_DB_LK_STA_DOWN (uint32_t)0x00000008
#define MM_B_JESD204B_RX_LG0_LK0_IRQ_DB_LK_STA_UP (uint32_t)0x00000004
#define MM_B_JESD204B_RX_LG0_LK0_IRQ_DB_TP_CHECK_ERR (uint32_t)0x00000002
#define MM_B_JESD204B_RX_LG0_LK0_IRQ_DB_RST_DONE (uint32_t)0x00000001
#define MM_B_JESD204B_RX_LG0_LK0_IRQ_TRIG_LK_STA_DOWN (uint32_t)0x00000008
#define MM_B_JESD204B_RX_LG0_LK0_IRQ_TRIG_LK_STA_UP (uint32_t)0x00000004
#define MM_B_JESD204B_RX_LG0_LK0_IRQ_TRIG_TP_CHECK_ERR (uint32_t)0x00000002
#define MM_B_JESD204B_RX_LG0_LK0_IRQ_TRIG_RST_DONE (uint32_t)0x00000001
#define MM_B_JESD204B_RX_LG0_LK0_DBG_LN0_CGS_FSM_18_16 (uint32_t)0x00070000
#define MM_B_JESD204B_RX_LG0_LK0_DBG_LK_FSM_5_0  (uint32_t)0x0000003f
#define MM_B_JESD204B_RX_LG0_LK0_LN_IRQ_LN0_CGS_ERR (uint32_t)0x00000400
#define MM_B_JESD204B_RX_LG0_LK0_LN_IRQ_LN0_DISP_ERR (uint32_t)0x00000200
#define MM_B_JESD204B_RX_LG0_LK0_LN_IRQ_LN0_CODE_ERR (uint32_t)0x00000100
#define MM_B_JESD204B_RX_LG0_LK0_LN_IRQ_LN0_ILA_CFG_ERR (uint32_t)0x00000004
#define MM_B_JESD204B_RX_LG0_LK0_LN_IRQ_LN0_JTBUF_UNDERFLOW (uint32_t)0x00000002
#define MM_B_JESD204B_RX_LG0_LK0_LN_IRQ_LN0_JTBUF_OVERFLOW (uint32_t)0x00000001
#define MM_B_JESD204B_RX_LG0_LK0_LN_IRQ_TRAP_LN0_CGS_ERR (uint32_t)0x00000400
#define MM_B_JESD204B_RX_LG0_LK0_LN_IRQ_TRAP_LN0_DISP_ERR (uint32_t)0x00000200
#define MM_B_JESD204B_RX_LG0_LK0_LN_IRQ_TRAP_LN0_CODE_ERR (uint32_t)0x00000100
#define MM_B_JESD204B_RX_LG0_LK0_LN_IRQ_TRAP_LN0_ILA_CFG_ERR (uint32_t)0x00000004
#define MM_B_JESD204B_RX_LG0_LK0_LN_IRQ_TRAP_LN0_JTBUF_UNDERFLOW (uint32_t)0x00000002
#define MM_B_JESD204B_RX_LG0_LK0_LN_IRQ_TRAP_LN0_JTBUF_OVERFLOW (uint32_t)0x00000001
#define MM_B_JESD204B_RX_LG0_LK0_LN_IRQ_MASK_LN0_CGS_ERR (uint32_t)0x00000400
#define MM_B_JESD204B_RX_LG0_LK0_LN_IRQ_MASK_LN0_DISP_ERR (uint32_t)0x00000200
#define MM_B_JESD204B_RX_LG0_LK0_LN_IRQ_MASK_LN0_CODE_ERR (uint32_t)0x00000100
#define MM_B_JESD204B_RX_LG0_LK0_LN_IRQ_MASK_LN0_ILA_CFG_ERR (uint32_t)0x00000004
#define MM_B_JESD204B_RX_LG0_LK0_LN_IRQ_MASK_LN0_JTBUF_UNDERFLOW (uint32_t)0x00000002
#define MM_B_JESD204B_RX_LG0_LK0_LN_IRQ_MASK_LN0_JTBUF_OVERFLOW (uint32_t)0x00000001
#define MM_B_JESD204B_RX_LG0_LK0_LN_IRQ_FORCE_LN0_CGS_ERR (uint32_t)0x00000400
#define MM_B_JESD204B_RX_LG0_LK0_LN_IRQ_FORCE_LN0_DISP_ERR (uint32_t)0x00000200
#define MM_B_JESD204B_RX_LG0_LK0_LN_IRQ_FORCE_LN0_CODE_ERR (uint32_t)0x00000100
#define MM_B_JESD204B_RX_LG0_LK0_LN_IRQ_FORCE_LN0_ILA_CFG_ERR (uint32_t)0x00000004
#define MM_B_JESD204B_RX_LG0_LK0_LN_IRQ_FORCE_LN0_JTBUF_UNDERFLOW (uint32_t)0x00000002
#define MM_B_JESD204B_RX_LG0_LK0_LN_IRQ_FORCE_LN0_JTBUF_OVERFLOW (uint32_t)0x00000001
#define MM_B_JESD204B_RX_LG0_LK0_LN_IRQ_DB_LN0_CGS_ERR (uint32_t)0x00000400
#define MM_B_JESD204B_RX_LG0_LK0_LN_IRQ_DB_LN0_DISP_ERR (uint32_t)0x00000200
#define MM_B_JESD204B_RX_LG0_LK0_LN_IRQ_DB_LN0_CODE_ERR (uint32_t)0x00000100
#define MM_B_JESD204B_RX_LG0_LK0_LN_IRQ_DB_LN0_ILA_CFG_ERR (uint32_t)0x00000004
#define MM_B_JESD204B_RX_LG0_LK0_LN_IRQ_DB_LN0_JTBUF_UNDERFLOW (uint32_t)0x00000002
#define MM_B_JESD204B_RX_LG0_LK0_LN_IRQ_DB_LN0_JTBUF_OVERFLOW (uint32_t)0x00000001
#define MM_B_JESD204B_RX_LG0_LK0_LN_IRQ_TRIG_LN0_CGS_ERR (uint32_t)0x00000400
#define MM_B_JESD204B_RX_LG0_LK0_LN_IRQ_TRIG_LN0_DISP_ERR (uint32_t)0x00000200
#define MM_B_JESD204B_RX_LG0_LK0_LN_IRQ_TRIG_LN0_CODE_ERR (uint32_t)0x00000100
#define MM_B_JESD204B_RX_LG0_LK0_LN_IRQ_TRIG_LN0_ILA_CFG_ERR (uint32_t)0x00000004
#define MM_B_JESD204B_RX_LG0_LK0_LN_IRQ_TRIG_LN0_JTBUF_UNDERFLOW (uint32_t)0x00000002
#define MM_B_JESD204B_RX_LG0_LK0_LN_IRQ_TRIG_LN0_JTBUF_OVERFLOW (uint32_t)0x00000001
#define MM_B_JESD204B_RX_LG0_LK0_LN_REINIT_CAUSE_LN0_UNEXP_K (uint32_t)0x00000008
#define MM_B_JESD204B_RX_LG0_LK0_LN_REINIT_CAUSE_LN0_ILA_CS_ERR (uint32_t)0x00000004
#define MM_B_JESD204B_RX_LG0_LK0_LN_REINIT_CAUSE_LN0_ILA_SEQ_ERR (uint32_t)0x00000002
#define MM_B_JESD204B_RX_LG0_LK0_LN_REINIT_CAUSE_LN0_ILA_K_ERR (uint32_t)0x00000001

/*** REG *********************************************************************/
#define MM_B_TDD_CTRL_CFG                        (uint32_t)0x00000c00
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_EN         (uint32_t)0x00000c01
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_EN         (uint32_t)0x00000c02
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_EN         (uint32_t)0x00000c03
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_EN         (uint32_t)0x00000c04
#define MM_B_TDD_CTRL_CFG1_OVERRIDE_EN           (uint32_t)0x00000c05
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE            (uint32_t)0x00000c06
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE            (uint32_t)0x00000c07
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE            (uint32_t)0x00000c08
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE            (uint32_t)0x00000c09
#define MM_B_TDD_CTRL_CFG1_OVERRIDE              (uint32_t)0x00000c0a
#define MM_B_TDD_CTRL_CFG0_0_INIT                (uint32_t)0x00000c0c
#define MM_B_TDD_CTRL_CFG0_1_INIT                (uint32_t)0x00000c0d
#define MM_B_TDD_CTRL_CFG0_2_INIT                (uint32_t)0x00000c0e
#define MM_B_TDD_CTRL_CFG0_3_INIT                (uint32_t)0x00000c0f
#define MM_B_TDD_CTRL_CFG1_AC_INIT               (uint32_t)0x00000c10
#define MM_B_TDD_CTRL_CFG0_0_OFF                 (uint32_t)0x00000c11
#define MM_B_TDD_CTRL_CFG0_1_OFF                 (uint32_t)0x00000c12
#define MM_B_TDD_CTRL_CFG0_2_OFF                 (uint32_t)0x00000c13
#define MM_B_TDD_CTRL_CFG0_3_OFF                 (uint32_t)0x00000c14
#define MM_B_TDD_CTRL_CFG1_SW_OFF                (uint32_t)0x00000c15
#define MM_B_TDD_CTRL_STAT_DEBUG                 (uint32_t)0x00000c16
#define MM_B_TDD_CTRL_STAT_DEBUG_SWITCH_SP1      (uint32_t)0x00000c17
#define MM_B_TDD_CTRL_STAT_DEBUG_SWITCH_SP2      (uint32_t)0x00000c18
#define MM_B_TDD_CTRL_AC_STAT_DEBUG              (uint32_t)0x00000c19
#define MM_B_TDD_CTRL_AC_DEBUG_START_POINT       (uint32_t)0x00000c1a
#define MM_B_TDD_CTRL_AC_DEBUG_END_POINT         (uint32_t)0x00000c1b
#define MM_B_TDD_CTRL_SUPV_CFG                   (uint32_t)0x00000c1c
#define MM_B_TDD_CTRL_IRQ                        (uint32_t)0x00000c1d
#define MM_B_TDD_CTRL_IRQ_TRAP                   (uint32_t)0x00000c1e
#define MM_B_TDD_CTRL_IRQ_MASK                   (uint32_t)0x00000c1f
#define MM_B_TDD_CTRL_IRQ_FORCE                  (uint32_t)0x00000c20
#define MM_B_TDD_CTRL_IRQ_DB                     (uint32_t)0x00000c21
#define MM_B_TDD_CTRL_IRQ_TRIG                   (uint32_t)0x00000c22
#define MM_B_TDD_CTRL_SWITCH_OFFSET              (uint32_t)0x00000c23
#define MM_B_TDD_CTRL_TDD_CFG_SW_0_OFFSET        (uint32_t)0x00000c24
#define MM_B_TDD_CTRL_TDD_CFG_SW_1_OFFSET        (uint32_t)0x00000c25
#define MM_B_TDD_CTRL_TDD_CFG_SW_2_OFFSET        (uint32_t)0x00000c26
#define MM_B_TDD_CTRL_TDD_CFG_SW_3_OFFSET        (uint32_t)0x00000c27
#define MM_B_TDD_CTRL_TDD_CFG_SW_4_OFFSET        (uint32_t)0x00000c28
#define MM_B_TDD_CTRL_TDD_CFG_SW_AGC_OFFSET      (uint32_t)0x00000c2c
#define MM_B_TDD_CTRL_TDD_CFG_SW_DPD_OFFSET      (uint32_t)0x00000c2d
#define MM_B_TDD_CTRL_TDD_CFG_SW_DPWS_OFFSET     (uint32_t)0x00000c2e
#define MM_B_TDD_CTRL_TDD_CFG_SW_UPWS_OFFSET     (uint32_t)0x00000c2f
#define MM_B_TDD_CTRL_TDD_CFG_SW_RXTOR_OFFSET    (uint32_t)0x00000c30
#define MM_B_TDD_CTRL_AC_CFG_SW_0_OFFSET         (uint32_t)0x00000c31
#define MM_B_TDD_CTRL_AC_CFG_SW_1_OFFSET         (uint32_t)0x00000c32
#define MM_B_TDD_CTRL_AC_CFG_SW_2_OFFSET         (uint32_t)0x00000c33
#define MM_B_TDD_CTRL_AC_CFG_SW_3_OFFSET         (uint32_t)0x00000c34
#define MM_B_TDD_CTRL_AC_CFG_SW_4_OFFSET         (uint32_t)0x00000c35
#define MM_B_TDD_CTRL_AC_CFG_DL_AC_CTRL_OFFSET   (uint32_t)0x00000c38
#define MM_B_TDD_CTRL_AC_CFG_DL_AC_STRB_OFFSET   (uint32_t)0x00000c39
#define MM_B_TDD_CTRL_AC_CFG_UL_AC_CTRL_OFFSET   (uint32_t)0x00000c3a
#define MM_B_TDD_CTRL_AC_CFG_SW_AC_0_OFFSET      (uint32_t)0x00000c3c
#define MM_B_TDD_CTRL_AC_CFG_SW_AC_1_OFFSET      (uint32_t)0x00000c3d
#define MM_B_TDD_CTRL_AC_CFG_SW_AC_2_OFFSET      (uint32_t)0x00000c3e
#define MM_B_TDD_CTRL_AC_CFG_SW_AC_3_OFFSET      (uint32_t)0x00000c3f
#define MM_B_TDD_CTRL_AC_CFG_SW_AC_4_OFFSET      (uint32_t)0x00000c40
#define MM_B_TDD_CTRL_AC_CFG_SW_AC_5_OFFSET      (uint32_t)0x00000c41
#define MM_B_TDD_CTRL_TDD_AC_CFG_TDD_SW_0        (uint32_t)0x00000c44
#define MM_B_TDD_CTRL_TDD_AC_CFG_TDD_SW_1        (uint32_t)0x00000c45
#define MM_B_TDD_CTRL_TDD_AC_CFG_TDD_SW_2        (uint32_t)0x00000c46
#define MM_B_TDD_CTRL_TDD_AC_CFG_TDD_SW_3        (uint32_t)0x00000c47
#define MM_B_TDD_CTRL_TDD_AC_CFG_TDD_SW_4        (uint32_t)0x00000c48
#define MM_B_TDD_CTRL_TDD_CFG_TDD_SW             (uint32_t)0x00000c4c
#define MM_B_TDD_CTRL_AC_CFG_TDD_SW              (uint32_t)0x00000c4d
#define MM_B_TDD_CTRL_SPLC_AC                    (uint32_t)0x00000c4e
#define MM_B_TDD_CTRL_DBG_CNT_CTRL               (uint32_t)0x00000c4f
#define MM_B_TDD_CTRL_DBG_CNT                    (uint32_t)0x00000c50
#define MM_B_TDD_CTRL_PSV_ENB_GATE               (uint32_t)0x00000c54
#define MM_B_TDD_CTRL_PSV_DL_FLSH                (uint32_t)0x00000c55
#define MM_B_TDD_CTRL_PSV_UL_FLSH                (uint32_t)0x00000c56
#define MM_B_TDD_CTRL_PSV_OFFSET_DL              (uint32_t)0x00000c57
#define MM_B_TDD_CTRL_PSV_OFFSET_UL              (uint32_t)0x00000c58
#define MM_B_TDD_CTRL_OPEN_GATE                  (uint32_t)0x00000c59
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_0     (uint32_t)0x00000c5c
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_1     (uint32_t)0x00000c5d
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_2     (uint32_t)0x00000c5e
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_3     (uint32_t)0x00000c5f
#define MM_B_TDD_CTRL_AC_STAT_MANUAL             (uint32_t)0x00000c64
#define MM_B_TDD_CTRL_AC_START_POINT_MANUAL      (uint32_t)0x00000c65
#define MM_B_TDD_CTRL_AC_END_POINT_MANUAL        (uint32_t)0x00000c66
#define MM_B_TDD_CTRL_DBG_SW_MUX                 (uint32_t)0x00000c67

/*** FIELD *******************************************************************/
#define MM_B_TDD_CTRL_CFG_BFN_SHORTER_19_16      (uint32_t)0x000f0000
#define MM_B_TDD_CTRL_CFG_SW_OUT_EN              (uint32_t)0x00000010
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_EN_TDD_SW_25 (uint32_t)0x02000000
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_EN_TDD_SW_24 (uint32_t)0x01000000
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_EN_TDD_SW_23 (uint32_t)0x00800000
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_EN_TDD_SW_22 (uint32_t)0x00400000
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_EN_TDD_SW_21 (uint32_t)0x00200000
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_EN_TDD_SW_20 (uint32_t)0x00100000
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_EN_TDD_SW_19 (uint32_t)0x00080000
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_EN_TDD_SW_18 (uint32_t)0x00040000
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_EN_TDD_SW_17 (uint32_t)0x00020000
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_EN_TDD_SW_16 (uint32_t)0x00010000
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_EN_TDD_SW_15 (uint32_t)0x00008000
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_EN_TDD_SW_14 (uint32_t)0x00004000
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_EN_TDD_SW_13 (uint32_t)0x00002000
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_EN_TDD_SW_12 (uint32_t)0x00001000
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_EN_TDD_SW_11 (uint32_t)0x00000800
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_EN_TDD_SW_10 (uint32_t)0x00000400
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_EN_TDD_SW_9 (uint32_t)0x00000200
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_EN_TDD_SW_8 (uint32_t)0x00000100
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_EN_TDD_SW_7 (uint32_t)0x00000080
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_EN_TDD_SW_6 (uint32_t)0x00000040
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_EN_TDD_SW_5 (uint32_t)0x00000020
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_EN_TDD_SW_4 (uint32_t)0x00000010
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_EN_TDD_SW_3 (uint32_t)0x00000008
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_EN_TDD_SW_2 (uint32_t)0x00000004
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_EN_TDD_SW_1 (uint32_t)0x00000002
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_EN_TDD_SW_0 (uint32_t)0x00000001
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_EN_TDD_SW_25 (uint32_t)0x02000000
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_EN_TDD_SW_24 (uint32_t)0x01000000
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_EN_TDD_SW_23 (uint32_t)0x00800000
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_EN_TDD_SW_22 (uint32_t)0x00400000
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_EN_TDD_SW_21 (uint32_t)0x00200000
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_EN_TDD_SW_20 (uint32_t)0x00100000
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_EN_TDD_SW_19 (uint32_t)0x00080000
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_EN_TDD_SW_18 (uint32_t)0x00040000
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_EN_TDD_SW_17 (uint32_t)0x00020000
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_EN_TDD_SW_16 (uint32_t)0x00010000
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_EN_TDD_SW_15 (uint32_t)0x00008000
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_EN_TDD_SW_14 (uint32_t)0x00004000
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_EN_TDD_SW_13 (uint32_t)0x00002000
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_EN_TDD_SW_12 (uint32_t)0x00001000
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_EN_TDD_SW_11 (uint32_t)0x00000800
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_EN_TDD_SW_10 (uint32_t)0x00000400
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_EN_TDD_SW_9 (uint32_t)0x00000200
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_EN_TDD_SW_8 (uint32_t)0x00000100
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_EN_TDD_SW_7 (uint32_t)0x00000080
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_EN_TDD_SW_6 (uint32_t)0x00000040
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_EN_TDD_SW_5 (uint32_t)0x00000020
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_EN_TDD_SW_4 (uint32_t)0x00000010
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_EN_TDD_SW_3 (uint32_t)0x00000008
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_EN_TDD_SW_2 (uint32_t)0x00000004
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_EN_TDD_SW_1 (uint32_t)0x00000002
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_EN_TDD_SW_0 (uint32_t)0x00000001
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_EN_TDD_SW_25 (uint32_t)0x02000000
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_EN_TDD_SW_24 (uint32_t)0x01000000
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_EN_TDD_SW_23 (uint32_t)0x00800000
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_EN_TDD_SW_22 (uint32_t)0x00400000
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_EN_TDD_SW_21 (uint32_t)0x00200000
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_EN_TDD_SW_20 (uint32_t)0x00100000
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_EN_TDD_SW_19 (uint32_t)0x00080000
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_EN_TDD_SW_18 (uint32_t)0x00040000
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_EN_TDD_SW_17 (uint32_t)0x00020000
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_EN_TDD_SW_16 (uint32_t)0x00010000
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_EN_TDD_SW_15 (uint32_t)0x00008000
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_EN_TDD_SW_14 (uint32_t)0x00004000
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_EN_TDD_SW_13 (uint32_t)0x00002000
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_EN_TDD_SW_12 (uint32_t)0x00001000
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_EN_TDD_SW_11 (uint32_t)0x00000800
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_EN_TDD_SW_10 (uint32_t)0x00000400
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_EN_TDD_SW_9 (uint32_t)0x00000200
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_EN_TDD_SW_8 (uint32_t)0x00000100
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_EN_TDD_SW_7 (uint32_t)0x00000080
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_EN_TDD_SW_6 (uint32_t)0x00000040
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_EN_TDD_SW_5 (uint32_t)0x00000020
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_EN_TDD_SW_4 (uint32_t)0x00000010
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_EN_TDD_SW_3 (uint32_t)0x00000008
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_EN_TDD_SW_2 (uint32_t)0x00000004
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_EN_TDD_SW_1 (uint32_t)0x00000002
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_EN_TDD_SW_0 (uint32_t)0x00000001
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_EN_TDD_SW_25 (uint32_t)0x02000000
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_EN_TDD_SW_24 (uint32_t)0x01000000
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_EN_TDD_SW_23 (uint32_t)0x00800000
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_EN_TDD_SW_22 (uint32_t)0x00400000
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_EN_TDD_SW_21 (uint32_t)0x00200000
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_EN_TDD_SW_20 (uint32_t)0x00100000
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_EN_TDD_SW_19 (uint32_t)0x00080000
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_EN_TDD_SW_18 (uint32_t)0x00040000
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_EN_TDD_SW_17 (uint32_t)0x00020000
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_EN_TDD_SW_16 (uint32_t)0x00010000
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_EN_TDD_SW_15 (uint32_t)0x00008000
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_EN_TDD_SW_14 (uint32_t)0x00004000
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_EN_TDD_SW_13 (uint32_t)0x00002000
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_EN_TDD_SW_12 (uint32_t)0x00001000
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_EN_TDD_SW_11 (uint32_t)0x00000800
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_EN_TDD_SW_10 (uint32_t)0x00000400
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_EN_TDD_SW_9 (uint32_t)0x00000200
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_EN_TDD_SW_8 (uint32_t)0x00000100
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_EN_TDD_SW_7 (uint32_t)0x00000080
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_EN_TDD_SW_6 (uint32_t)0x00000040
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_EN_TDD_SW_5 (uint32_t)0x00000020
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_EN_TDD_SW_4 (uint32_t)0x00000010
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_EN_TDD_SW_3 (uint32_t)0x00000008
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_EN_TDD_SW_2 (uint32_t)0x00000004
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_EN_TDD_SW_1 (uint32_t)0x00000002
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_EN_TDD_SW_0 (uint32_t)0x00000001
#define MM_B_TDD_CTRL_CFG1_OVERRIDE_EN_DLUL      (uint32_t)0x01000000
#define MM_B_TDD_CTRL_CFG1_OVERRIDE_EN_AC_DDC_DUC_RST (uint32_t)0x00100000
#define MM_B_TDD_CTRL_CFG1_OVERRIDE_EN_AC_INFO_STRB (uint32_t)0x00080000
#define MM_B_TDD_CTRL_CFG1_OVERRIDE_EN_UL_AC_CTRL (uint32_t)0x00040000
#define MM_B_TDD_CTRL_CFG1_OVERRIDE_EN_DL_AC_STRB (uint32_t)0x00020000
#define MM_B_TDD_CTRL_CFG1_OVERRIDE_EN_DL_AC_CRTL (uint32_t)0x00010000
#define MM_B_TDD_CTRL_CFG1_OVERRIDE_EN_TDD_SW_RXTOR (uint32_t)0x00001000
#define MM_B_TDD_CTRL_CFG1_OVERRIDE_EN_TDD_SW_DPWS (uint32_t)0x00000800
#define MM_B_TDD_CTRL_CFG1_OVERRIDE_EN_TDD_SW_UPWS (uint32_t)0x00000400
#define MM_B_TDD_CTRL_CFG1_OVERRIDE_EN_TDD_SW_DPD (uint32_t)0x00000200
#define MM_B_TDD_CTRL_CFG1_OVERRIDE_EN_TDD_SW_AGC (uint32_t)0x00000100
#define MM_B_TDD_CTRL_CFG1_OVERRIDE_EN_AC_SW_5   (uint32_t)0x00000020
#define MM_B_TDD_CTRL_CFG1_OVERRIDE_EN_AC_SW_4   (uint32_t)0x00000010
#define MM_B_TDD_CTRL_CFG1_OVERRIDE_EN_AC_SW_3   (uint32_t)0x00000008
#define MM_B_TDD_CTRL_CFG1_OVERRIDE_EN_AC_SW_2   (uint32_t)0x00000004
#define MM_B_TDD_CTRL_CFG1_OVERRIDE_EN_AC_SW_1   (uint32_t)0x00000002
#define MM_B_TDD_CTRL_CFG1_OVERRIDE_EN_AC_SW_0   (uint32_t)0x00000001
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_TDD_SW_25  (uint32_t)0x02000000
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_TDD_SW_24  (uint32_t)0x01000000
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_TDD_SW_23  (uint32_t)0x00800000
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_TDD_SW_22  (uint32_t)0x00400000
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_TDD_SW_21  (uint32_t)0x00200000
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_TDD_SW_20  (uint32_t)0x00100000
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_TDD_SW_19  (uint32_t)0x00080000
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_TDD_SW_18  (uint32_t)0x00040000
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_TDD_SW_17  (uint32_t)0x00020000
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_TDD_SW_16  (uint32_t)0x00010000
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_TDD_SW_15  (uint32_t)0x00008000
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_TDD_SW_14  (uint32_t)0x00004000
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_TDD_SW_13  (uint32_t)0x00002000
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_TDD_SW_12  (uint32_t)0x00001000
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_TDD_SW_11  (uint32_t)0x00000800
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_TDD_SW_10  (uint32_t)0x00000400
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_TDD_SW_9   (uint32_t)0x00000200
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_TDD_SW_8   (uint32_t)0x00000100
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_TDD_SW_7   (uint32_t)0x00000080
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_TDD_SW_6   (uint32_t)0x00000040
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_TDD_SW_5   (uint32_t)0x00000020
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_TDD_SW_4   (uint32_t)0x00000010
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_TDD_SW_3   (uint32_t)0x00000008
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_TDD_SW_2   (uint32_t)0x00000004
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_TDD_SW_1   (uint32_t)0x00000002
#define MM_B_TDD_CTRL_CFG0_0_OVERRIDE_TDD_SW_0   (uint32_t)0x00000001
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_TDD_SW_25  (uint32_t)0x02000000
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_TDD_SW_24  (uint32_t)0x01000000
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_TDD_SW_23  (uint32_t)0x00800000
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_TDD_SW_22  (uint32_t)0x00400000
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_TDD_SW_21  (uint32_t)0x00200000
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_TDD_SW_20  (uint32_t)0x00100000
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_TDD_SW_19  (uint32_t)0x00080000
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_TDD_SW_18  (uint32_t)0x00040000
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_TDD_SW_17  (uint32_t)0x00020000
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_TDD_SW_16  (uint32_t)0x00010000
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_TDD_SW_15  (uint32_t)0x00008000
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_TDD_SW_14  (uint32_t)0x00004000
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_TDD_SW_13  (uint32_t)0x00002000
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_TDD_SW_12  (uint32_t)0x00001000
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_TDD_SW_11  (uint32_t)0x00000800
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_TDD_SW_10  (uint32_t)0x00000400
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_TDD_SW_9   (uint32_t)0x00000200
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_TDD_SW_8   (uint32_t)0x00000100
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_TDD_SW_7   (uint32_t)0x00000080
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_TDD_SW_6   (uint32_t)0x00000040
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_TDD_SW_5   (uint32_t)0x00000020
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_TDD_SW_4   (uint32_t)0x00000010
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_TDD_SW_3   (uint32_t)0x00000008
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_TDD_SW_2   (uint32_t)0x00000004
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_TDD_SW_1   (uint32_t)0x00000002
#define MM_B_TDD_CTRL_CFG0_1_OVERRIDE_TDD_SW_0   (uint32_t)0x00000001
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_TDD_SW_25  (uint32_t)0x02000000
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_TDD_SW_24  (uint32_t)0x01000000
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_TDD_SW_23  (uint32_t)0x00800000
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_TDD_SW_22  (uint32_t)0x00400000
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_TDD_SW_21  (uint32_t)0x00200000
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_TDD_SW_20  (uint32_t)0x00100000
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_TDD_SW_19  (uint32_t)0x00080000
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_TDD_SW_18  (uint32_t)0x00040000
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_TDD_SW_17  (uint32_t)0x00020000
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_TDD_SW_16  (uint32_t)0x00010000
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_TDD_SW_15  (uint32_t)0x00008000
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_TDD_SW_14  (uint32_t)0x00004000
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_TDD_SW_13  (uint32_t)0x00002000
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_TDD_SW_12  (uint32_t)0x00001000
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_TDD_SW_11  (uint32_t)0x00000800
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_TDD_SW_10  (uint32_t)0x00000400
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_TDD_SW_9   (uint32_t)0x00000200
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_TDD_SW_8   (uint32_t)0x00000100
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_TDD_SW_7   (uint32_t)0x00000080
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_TDD_SW_6   (uint32_t)0x00000040
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_TDD_SW_5   (uint32_t)0x00000020
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_TDD_SW_4   (uint32_t)0x00000010
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_TDD_SW_3   (uint32_t)0x00000008
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_TDD_SW_2   (uint32_t)0x00000004
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_TDD_SW_1   (uint32_t)0x00000002
#define MM_B_TDD_CTRL_CFG0_2_OVERRIDE_TDD_SW_0   (uint32_t)0x00000001
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_TDD_SW_25  (uint32_t)0x02000000
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_TDD_SW_24  (uint32_t)0x01000000
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_TDD_SW_23  (uint32_t)0x00800000
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_TDD_SW_22  (uint32_t)0x00400000
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_TDD_SW_21  (uint32_t)0x00200000
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_TDD_SW_20  (uint32_t)0x00100000
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_TDD_SW_19  (uint32_t)0x00080000
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_TDD_SW_18  (uint32_t)0x00040000
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_TDD_SW_17  (uint32_t)0x00020000
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_TDD_SW_16  (uint32_t)0x00010000
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_TDD_SW_15  (uint32_t)0x00008000
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_TDD_SW_14  (uint32_t)0x00004000
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_TDD_SW_13  (uint32_t)0x00002000
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_TDD_SW_12  (uint32_t)0x00001000
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_TDD_SW_11  (uint32_t)0x00000800
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_TDD_SW_10  (uint32_t)0x00000400
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_TDD_SW_9   (uint32_t)0x00000200
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_TDD_SW_8   (uint32_t)0x00000100
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_TDD_SW_7   (uint32_t)0x00000080
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_TDD_SW_6   (uint32_t)0x00000040
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_TDD_SW_5   (uint32_t)0x00000020
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_TDD_SW_4   (uint32_t)0x00000010
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_TDD_SW_3   (uint32_t)0x00000008
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_TDD_SW_2   (uint32_t)0x00000004
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_TDD_SW_1   (uint32_t)0x00000002
#define MM_B_TDD_CTRL_CFG0_3_OVERRIDE_TDD_SW_0   (uint32_t)0x00000001
#define MM_B_TDD_CTRL_CFG1_OVERRIDE_DLUL         (uint32_t)0x01000000
#define MM_B_TDD_CTRL_CFG1_OVERRIDE_AC_DDC_DUC_RST (uint32_t)0x00100000
#define MM_B_TDD_CTRL_CFG1_OVERRIDE_AC_INFO_STRB (uint32_t)0x00080000
#define MM_B_TDD_CTRL_CFG1_OVERRIDE_UL_AC_CTRL   (uint32_t)0x00040000
#define MM_B_TDD_CTRL_CFG1_OVERRIDE_DL_AC_STRB   (uint32_t)0x00020000
#define MM_B_TDD_CTRL_CFG1_OVERRIDE_DL_AC_CRTL   (uint32_t)0x00010000
#define MM_B_TDD_CTRL_CFG1_OVERRIDE_TDD_SW_RXTOR (uint32_t)0x00001000
#define MM_B_TDD_CTRL_CFG1_OVERRIDE_TDD_SW_DPWS  (uint32_t)0x00000800
#define MM_B_TDD_CTRL_CFG1_OVERRIDE_TDD_SW_UPWS  (uint32_t)0x00000400
#define MM_B_TDD_CTRL_CFG1_OVERRIDE_TDD_SW_DPD   (uint32_t)0x00000200
#define MM_B_TDD_CTRL_CFG1_OVERRIDE_TDD_SW_AGC   (uint32_t)0x00000100
#define MM_B_TDD_CTRL_CFG1_OVERRIDE_AC_SW_5      (uint32_t)0x00000020
#define MM_B_TDD_CTRL_CFG1_OVERRIDE_AC_SW_4      (uint32_t)0x00000010
#define MM_B_TDD_CTRL_CFG1_OVERRIDE_AC_SW_3      (uint32_t)0x00000008
#define MM_B_TDD_CTRL_CFG1_OVERRIDE_AC_SW_2      (uint32_t)0x00000004
#define MM_B_TDD_CTRL_CFG1_OVERRIDE_AC_SW_1      (uint32_t)0x00000002
#define MM_B_TDD_CTRL_CFG1_OVERRIDE_AC_SW_0      (uint32_t)0x00000001
#define MM_B_TDD_CTRL_CFG0_0_INIT_TDD_SW_25      (uint32_t)0x02000000
#define MM_B_TDD_CTRL_CFG0_0_INIT_TDD_SW_24      (uint32_t)0x01000000
#define MM_B_TDD_CTRL_CFG0_0_INIT_TDD_SW_23      (uint32_t)0x00800000
#define MM_B_TDD_CTRL_CFG0_0_INIT_TDD_SW_22      (uint32_t)0x00400000
#define MM_B_TDD_CTRL_CFG0_0_INIT_TDD_SW_21      (uint32_t)0x00200000
#define MM_B_TDD_CTRL_CFG0_0_INIT_TDD_SW_20      (uint32_t)0x00100000
#define MM_B_TDD_CTRL_CFG0_0_INIT_TDD_SW_19      (uint32_t)0x00080000
#define MM_B_TDD_CTRL_CFG0_0_INIT_TDD_SW_18      (uint32_t)0x00040000
#define MM_B_TDD_CTRL_CFG0_0_INIT_TDD_SW_17      (uint32_t)0x00020000
#define MM_B_TDD_CTRL_CFG0_0_INIT_TDD_SW_16      (uint32_t)0x00010000
#define MM_B_TDD_CTRL_CFG0_0_INIT_TDD_SW_15      (uint32_t)0x00008000
#define MM_B_TDD_CTRL_CFG0_0_INIT_TDD_SW_14      (uint32_t)0x00004000
#define MM_B_TDD_CTRL_CFG0_0_INIT_TDD_SW_13      (uint32_t)0x00002000
#define MM_B_TDD_CTRL_CFG0_0_INIT_TDD_SW_12      (uint32_t)0x00001000
#define MM_B_TDD_CTRL_CFG0_0_INIT_TDD_SW_11      (uint32_t)0x00000800
#define MM_B_TDD_CTRL_CFG0_0_INIT_TDD_SW_10      (uint32_t)0x00000400
#define MM_B_TDD_CTRL_CFG0_0_INIT_TDD_SW_9       (uint32_t)0x00000200
#define MM_B_TDD_CTRL_CFG0_0_INIT_TDD_SW_8       (uint32_t)0x00000100
#define MM_B_TDD_CTRL_CFG0_0_INIT_TDD_SW_7       (uint32_t)0x00000080
#define MM_B_TDD_CTRL_CFG0_0_INIT_TDD_SW_6       (uint32_t)0x00000040
#define MM_B_TDD_CTRL_CFG0_0_INIT_TDD_SW_5       (uint32_t)0x00000020
#define MM_B_TDD_CTRL_CFG0_0_INIT_TDD_SW_4       (uint32_t)0x00000010
#define MM_B_TDD_CTRL_CFG0_0_INIT_TDD_SW_3       (uint32_t)0x00000008
#define MM_B_TDD_CTRL_CFG0_0_INIT_TDD_SW_2       (uint32_t)0x00000004
#define MM_B_TDD_CTRL_CFG0_0_INIT_TDD_SW_1       (uint32_t)0x00000002
#define MM_B_TDD_CTRL_CFG0_0_INIT_TDD_SW_0       (uint32_t)0x00000001
#define MM_B_TDD_CTRL_CFG0_1_INIT_TDD_SW_25      (uint32_t)0x02000000
#define MM_B_TDD_CTRL_CFG0_1_INIT_TDD_SW_24      (uint32_t)0x01000000
#define MM_B_TDD_CTRL_CFG0_1_INIT_TDD_SW_23      (uint32_t)0x00800000
#define MM_B_TDD_CTRL_CFG0_1_INIT_TDD_SW_22      (uint32_t)0x00400000
#define MM_B_TDD_CTRL_CFG0_1_INIT_TDD_SW_21      (uint32_t)0x00200000
#define MM_B_TDD_CTRL_CFG0_1_INIT_TDD_SW_20      (uint32_t)0x00100000
#define MM_B_TDD_CTRL_CFG0_1_INIT_TDD_SW_19      (uint32_t)0x00080000
#define MM_B_TDD_CTRL_CFG0_1_INIT_TDD_SW_18      (uint32_t)0x00040000
#define MM_B_TDD_CTRL_CFG0_1_INIT_TDD_SW_17      (uint32_t)0x00020000
#define MM_B_TDD_CTRL_CFG0_1_INIT_TDD_SW_16      (uint32_t)0x00010000
#define MM_B_TDD_CTRL_CFG0_1_INIT_TDD_SW_15      (uint32_t)0x00008000
#define MM_B_TDD_CTRL_CFG0_1_INIT_TDD_SW_14      (uint32_t)0x00004000
#define MM_B_TDD_CTRL_CFG0_1_INIT_TDD_SW_13      (uint32_t)0x00002000
#define MM_B_TDD_CTRL_CFG0_1_INIT_TDD_SW_12      (uint32_t)0x00001000
#define MM_B_TDD_CTRL_CFG0_1_INIT_TDD_SW_11      (uint32_t)0x00000800
#define MM_B_TDD_CTRL_CFG0_1_INIT_TDD_SW_10      (uint32_t)0x00000400
#define MM_B_TDD_CTRL_CFG0_1_INIT_TDD_SW_9       (uint32_t)0x00000200
#define MM_B_TDD_CTRL_CFG0_1_INIT_TDD_SW_8       (uint32_t)0x00000100
#define MM_B_TDD_CTRL_CFG0_1_INIT_TDD_SW_7       (uint32_t)0x00000080
#define MM_B_TDD_CTRL_CFG0_1_INIT_TDD_SW_6       (uint32_t)0x00000040
#define MM_B_TDD_CTRL_CFG0_1_INIT_TDD_SW_5       (uint32_t)0x00000020
#define MM_B_TDD_CTRL_CFG0_1_INIT_TDD_SW_4       (uint32_t)0x00000010
#define MM_B_TDD_CTRL_CFG0_1_INIT_TDD_SW_3       (uint32_t)0x00000008
#define MM_B_TDD_CTRL_CFG0_1_INIT_TDD_SW_2       (uint32_t)0x00000004
#define MM_B_TDD_CTRL_CFG0_1_INIT_TDD_SW_1       (uint32_t)0x00000002
#define MM_B_TDD_CTRL_CFG0_1_INIT_TDD_SW_0       (uint32_t)0x00000001
#define MM_B_TDD_CTRL_CFG0_2_INIT_TDD_SW_25      (uint32_t)0x02000000
#define MM_B_TDD_CTRL_CFG0_2_INIT_TDD_SW_24      (uint32_t)0x01000000
#define MM_B_TDD_CTRL_CFG0_2_INIT_TDD_SW_23      (uint32_t)0x00800000
#define MM_B_TDD_CTRL_CFG0_2_INIT_TDD_SW_22      (uint32_t)0x00400000
#define MM_B_TDD_CTRL_CFG0_2_INIT_TDD_SW_21      (uint32_t)0x00200000
#define MM_B_TDD_CTRL_CFG0_2_INIT_TDD_SW_20      (uint32_t)0x00100000
#define MM_B_TDD_CTRL_CFG0_2_INIT_TDD_SW_19      (uint32_t)0x00080000
#define MM_B_TDD_CTRL_CFG0_2_INIT_TDD_SW_18      (uint32_t)0x00040000
#define MM_B_TDD_CTRL_CFG0_2_INIT_TDD_SW_17      (uint32_t)0x00020000
#define MM_B_TDD_CTRL_CFG0_2_INIT_TDD_SW_16      (uint32_t)0x00010000
#define MM_B_TDD_CTRL_CFG0_2_INIT_TDD_SW_15      (uint32_t)0x00008000
#define MM_B_TDD_CTRL_CFG0_2_INIT_TDD_SW_14      (uint32_t)0x00004000
#define MM_B_TDD_CTRL_CFG0_2_INIT_TDD_SW_13      (uint32_t)0x00002000
#define MM_B_TDD_CTRL_CFG0_2_INIT_TDD_SW_12      (uint32_t)0x00001000
#define MM_B_TDD_CTRL_CFG0_2_INIT_TDD_SW_11      (uint32_t)0x00000800
#define MM_B_TDD_CTRL_CFG0_2_INIT_TDD_SW_10      (uint32_t)0x00000400
#define MM_B_TDD_CTRL_CFG0_2_INIT_TDD_SW_9       (uint32_t)0x00000200
#define MM_B_TDD_CTRL_CFG0_2_INIT_TDD_SW_8       (uint32_t)0x00000100
#define MM_B_TDD_CTRL_CFG0_2_INIT_TDD_SW_7       (uint32_t)0x00000080
#define MM_B_TDD_CTRL_CFG0_2_INIT_TDD_SW_6       (uint32_t)0x00000040
#define MM_B_TDD_CTRL_CFG0_2_INIT_TDD_SW_5       (uint32_t)0x00000020
#define MM_B_TDD_CTRL_CFG0_2_INIT_TDD_SW_4       (uint32_t)0x00000010
#define MM_B_TDD_CTRL_CFG0_2_INIT_TDD_SW_3       (uint32_t)0x00000008
#define MM_B_TDD_CTRL_CFG0_2_INIT_TDD_SW_2       (uint32_t)0x00000004
#define MM_B_TDD_CTRL_CFG0_2_INIT_TDD_SW_1       (uint32_t)0x00000002
#define MM_B_TDD_CTRL_CFG0_2_INIT_TDD_SW_0       (uint32_t)0x00000001
#define MM_B_TDD_CTRL_CFG0_3_INIT_TDD_SW_25      (uint32_t)0x02000000
#define MM_B_TDD_CTRL_CFG0_3_INIT_TDD_SW_24      (uint32_t)0x01000000
#define MM_B_TDD_CTRL_CFG0_3_INIT_TDD_SW_23      (uint32_t)0x00800000
#define MM_B_TDD_CTRL_CFG0_3_INIT_TDD_SW_22      (uint32_t)0x00400000
#define MM_B_TDD_CTRL_CFG0_3_INIT_TDD_SW_21      (uint32_t)0x00200000
#define MM_B_TDD_CTRL_CFG0_3_INIT_TDD_SW_20      (uint32_t)0x00100000
#define MM_B_TDD_CTRL_CFG0_3_INIT_TDD_SW_19      (uint32_t)0x00080000
#define MM_B_TDD_CTRL_CFG0_3_INIT_TDD_SW_18      (uint32_t)0x00040000
#define MM_B_TDD_CTRL_CFG0_3_INIT_TDD_SW_17      (uint32_t)0x00020000
#define MM_B_TDD_CTRL_CFG0_3_INIT_TDD_SW_16      (uint32_t)0x00010000
#define MM_B_TDD_CTRL_CFG0_3_INIT_TDD_SW_15      (uint32_t)0x00008000
#define MM_B_TDD_CTRL_CFG0_3_INIT_TDD_SW_14      (uint32_t)0x00004000
#define MM_B_TDD_CTRL_CFG0_3_INIT_TDD_SW_13      (uint32_t)0x00002000
#define MM_B_TDD_CTRL_CFG0_3_INIT_TDD_SW_12      (uint32_t)0x00001000
#define MM_B_TDD_CTRL_CFG0_3_INIT_TDD_SW_11      (uint32_t)0x00000800
#define MM_B_TDD_CTRL_CFG0_3_INIT_TDD_SW_10      (uint32_t)0x00000400
#define MM_B_TDD_CTRL_CFG0_3_INIT_TDD_SW_9       (uint32_t)0x00000200
#define MM_B_TDD_CTRL_CFG0_3_INIT_TDD_SW_8       (uint32_t)0x00000100
#define MM_B_TDD_CTRL_CFG0_3_INIT_TDD_SW_7       (uint32_t)0x00000080
#define MM_B_TDD_CTRL_CFG0_3_INIT_TDD_SW_6       (uint32_t)0x00000040
#define MM_B_TDD_CTRL_CFG0_3_INIT_TDD_SW_5       (uint32_t)0x00000020
#define MM_B_TDD_CTRL_CFG0_3_INIT_TDD_SW_4       (uint32_t)0x00000010
#define MM_B_TDD_CTRL_CFG0_3_INIT_TDD_SW_3       (uint32_t)0x00000008
#define MM_B_TDD_CTRL_CFG0_3_INIT_TDD_SW_2       (uint32_t)0x00000004
#define MM_B_TDD_CTRL_CFG0_3_INIT_TDD_SW_1       (uint32_t)0x00000002
#define MM_B_TDD_CTRL_CFG0_3_INIT_TDD_SW_0       (uint32_t)0x00000001
#define MM_B_TDD_CTRL_CFG1_AC_INIT_AC_SW_5       (uint32_t)0x00000020
#define MM_B_TDD_CTRL_CFG1_AC_INIT_AC_SW_4       (uint32_t)0x00000010
#define MM_B_TDD_CTRL_CFG1_AC_INIT_AC_SW_3       (uint32_t)0x00000008
#define MM_B_TDD_CTRL_CFG1_AC_INIT_AC_SW_2       (uint32_t)0x00000004
#define MM_B_TDD_CTRL_CFG1_AC_INIT_AC_SW_1       (uint32_t)0x00000002
#define MM_B_TDD_CTRL_CFG1_AC_INIT_AC_SW_0       (uint32_t)0x00000001
#define MM_B_TDD_CTRL_CFG0_0_OFF_TDD_SW_25       (uint32_t)0x02000000
#define MM_B_TDD_CTRL_CFG0_0_OFF_TDD_SW_24       (uint32_t)0x01000000
#define MM_B_TDD_CTRL_CFG0_0_OFF_TDD_SW_23       (uint32_t)0x00800000
#define MM_B_TDD_CTRL_CFG0_0_OFF_TDD_SW_22       (uint32_t)0x00400000
#define MM_B_TDD_CTRL_CFG0_0_OFF_TDD_SW_21       (uint32_t)0x00200000
#define MM_B_TDD_CTRL_CFG0_0_OFF_TDD_SW_20       (uint32_t)0x00100000
#define MM_B_TDD_CTRL_CFG0_0_OFF_TDD_SW_19       (uint32_t)0x00080000
#define MM_B_TDD_CTRL_CFG0_0_OFF_TDD_SW_18       (uint32_t)0x00040000
#define MM_B_TDD_CTRL_CFG0_0_OFF_TDD_SW_17       (uint32_t)0x00020000
#define MM_B_TDD_CTRL_CFG0_0_OFF_TDD_SW_16       (uint32_t)0x00010000
#define MM_B_TDD_CTRL_CFG0_0_OFF_TDD_SW_15       (uint32_t)0x00008000
#define MM_B_TDD_CTRL_CFG0_0_OFF_TDD_SW_14       (uint32_t)0x00004000
#define MM_B_TDD_CTRL_CFG0_0_OFF_TDD_SW_13       (uint32_t)0x00002000
#define MM_B_TDD_CTRL_CFG0_0_OFF_TDD_SW_12       (uint32_t)0x00001000
#define MM_B_TDD_CTRL_CFG0_0_OFF_TDD_SW_11       (uint32_t)0x00000800
#define MM_B_TDD_CTRL_CFG0_0_OFF_TDD_SW_10       (uint32_t)0x00000400
#define MM_B_TDD_CTRL_CFG0_0_OFF_TDD_SW_9        (uint32_t)0x00000200
#define MM_B_TDD_CTRL_CFG0_0_OFF_TDD_SW_8        (uint32_t)0x00000100
#define MM_B_TDD_CTRL_CFG0_0_OFF_TDD_SW_7        (uint32_t)0x00000080
#define MM_B_TDD_CTRL_CFG0_0_OFF_TDD_SW_6        (uint32_t)0x00000040
#define MM_B_TDD_CTRL_CFG0_0_OFF_TDD_SW_5        (uint32_t)0x00000020
#define MM_B_TDD_CTRL_CFG0_0_OFF_TDD_SW_4        (uint32_t)0x00000010
#define MM_B_TDD_CTRL_CFG0_0_OFF_TDD_SW_3        (uint32_t)0x00000008
#define MM_B_TDD_CTRL_CFG0_0_OFF_TDD_SW_2        (uint32_t)0x00000004
#define MM_B_TDD_CTRL_CFG0_0_OFF_TDD_SW_1        (uint32_t)0x00000002
#define MM_B_TDD_CTRL_CFG0_0_OFF_TDD_SW_0        (uint32_t)0x00000001
#define MM_B_TDD_CTRL_CFG0_1_OFF_TDD_SW_25       (uint32_t)0x02000000
#define MM_B_TDD_CTRL_CFG0_1_OFF_TDD_SW_24       (uint32_t)0x01000000
#define MM_B_TDD_CTRL_CFG0_1_OFF_TDD_SW_23       (uint32_t)0x00800000
#define MM_B_TDD_CTRL_CFG0_1_OFF_TDD_SW_22       (uint32_t)0x00400000
#define MM_B_TDD_CTRL_CFG0_1_OFF_TDD_SW_21       (uint32_t)0x00200000
#define MM_B_TDD_CTRL_CFG0_1_OFF_TDD_SW_20       (uint32_t)0x00100000
#define MM_B_TDD_CTRL_CFG0_1_OFF_TDD_SW_19       (uint32_t)0x00080000
#define MM_B_TDD_CTRL_CFG0_1_OFF_TDD_SW_18       (uint32_t)0x00040000
#define MM_B_TDD_CTRL_CFG0_1_OFF_TDD_SW_17       (uint32_t)0x00020000
#define MM_B_TDD_CTRL_CFG0_1_OFF_TDD_SW_16       (uint32_t)0x00010000
#define MM_B_TDD_CTRL_CFG0_1_OFF_TDD_SW_15       (uint32_t)0x00008000
#define MM_B_TDD_CTRL_CFG0_1_OFF_TDD_SW_14       (uint32_t)0x00004000
#define MM_B_TDD_CTRL_CFG0_1_OFF_TDD_SW_13       (uint32_t)0x00002000
#define MM_B_TDD_CTRL_CFG0_1_OFF_TDD_SW_12       (uint32_t)0x00001000
#define MM_B_TDD_CTRL_CFG0_1_OFF_TDD_SW_11       (uint32_t)0x00000800
#define MM_B_TDD_CTRL_CFG0_1_OFF_TDD_SW_10       (uint32_t)0x00000400
#define MM_B_TDD_CTRL_CFG0_1_OFF_TDD_SW_9        (uint32_t)0x00000200
#define MM_B_TDD_CTRL_CFG0_1_OFF_TDD_SW_8        (uint32_t)0x00000100
#define MM_B_TDD_CTRL_CFG0_1_OFF_TDD_SW_7        (uint32_t)0x00000080
#define MM_B_TDD_CTRL_CFG0_1_OFF_TDD_SW_6        (uint32_t)0x00000040
#define MM_B_TDD_CTRL_CFG0_1_OFF_TDD_SW_5        (uint32_t)0x00000020
#define MM_B_TDD_CTRL_CFG0_1_OFF_TDD_SW_4        (uint32_t)0x00000010
#define MM_B_TDD_CTRL_CFG0_1_OFF_TDD_SW_3        (uint32_t)0x00000008
#define MM_B_TDD_CTRL_CFG0_1_OFF_TDD_SW_2        (uint32_t)0x00000004
#define MM_B_TDD_CTRL_CFG0_1_OFF_TDD_SW_1        (uint32_t)0x00000002
#define MM_B_TDD_CTRL_CFG0_1_OFF_TDD_SW_0        (uint32_t)0x00000001
#define MM_B_TDD_CTRL_CFG0_2_OFF_TDD_SW_25       (uint32_t)0x02000000
#define MM_B_TDD_CTRL_CFG0_2_OFF_TDD_SW_24       (uint32_t)0x01000000
#define MM_B_TDD_CTRL_CFG0_2_OFF_TDD_SW_23       (uint32_t)0x00800000
#define MM_B_TDD_CTRL_CFG0_2_OFF_TDD_SW_22       (uint32_t)0x00400000
#define MM_B_TDD_CTRL_CFG0_2_OFF_TDD_SW_21       (uint32_t)0x00200000
#define MM_B_TDD_CTRL_CFG0_2_OFF_TDD_SW_20       (uint32_t)0x00100000
#define MM_B_TDD_CTRL_CFG0_2_OFF_TDD_SW_19       (uint32_t)0x00080000
#define MM_B_TDD_CTRL_CFG0_2_OFF_TDD_SW_18       (uint32_t)0x00040000
#define MM_B_TDD_CTRL_CFG0_2_OFF_TDD_SW_17       (uint32_t)0x00020000
#define MM_B_TDD_CTRL_CFG0_2_OFF_TDD_SW_16       (uint32_t)0x00010000
#define MM_B_TDD_CTRL_CFG0_2_OFF_TDD_SW_15       (uint32_t)0x00008000
#define MM_B_TDD_CTRL_CFG0_2_OFF_TDD_SW_14       (uint32_t)0x00004000
#define MM_B_TDD_CTRL_CFG0_2_OFF_TDD_SW_13       (uint32_t)0x00002000
#define MM_B_TDD_CTRL_CFG0_2_OFF_TDD_SW_12       (uint32_t)0x00001000
#define MM_B_TDD_CTRL_CFG0_2_OFF_TDD_SW_11       (uint32_t)0x00000800
#define MM_B_TDD_CTRL_CFG0_2_OFF_TDD_SW_10       (uint32_t)0x00000400
#define MM_B_TDD_CTRL_CFG0_2_OFF_TDD_SW_9        (uint32_t)0x00000200
#define MM_B_TDD_CTRL_CFG0_2_OFF_TDD_SW_8        (uint32_t)0x00000100
#define MM_B_TDD_CTRL_CFG0_2_OFF_TDD_SW_7        (uint32_t)0x00000080
#define MM_B_TDD_CTRL_CFG0_2_OFF_TDD_SW_6        (uint32_t)0x00000040
#define MM_B_TDD_CTRL_CFG0_2_OFF_TDD_SW_5        (uint32_t)0x00000020
#define MM_B_TDD_CTRL_CFG0_2_OFF_TDD_SW_4        (uint32_t)0x00000010
#define MM_B_TDD_CTRL_CFG0_2_OFF_TDD_SW_3        (uint32_t)0x00000008
#define MM_B_TDD_CTRL_CFG0_2_OFF_TDD_SW_2        (uint32_t)0x00000004
#define MM_B_TDD_CTRL_CFG0_2_OFF_TDD_SW_1        (uint32_t)0x00000002
#define MM_B_TDD_CTRL_CFG0_2_OFF_TDD_SW_0        (uint32_t)0x00000001
#define MM_B_TDD_CTRL_CFG0_3_OFF_TDD_SW_25       (uint32_t)0x02000000
#define MM_B_TDD_CTRL_CFG0_3_OFF_TDD_SW_24       (uint32_t)0x01000000
#define MM_B_TDD_CTRL_CFG0_3_OFF_TDD_SW_23       (uint32_t)0x00800000
#define MM_B_TDD_CTRL_CFG0_3_OFF_TDD_SW_22       (uint32_t)0x00400000
#define MM_B_TDD_CTRL_CFG0_3_OFF_TDD_SW_21       (uint32_t)0x00200000
#define MM_B_TDD_CTRL_CFG0_3_OFF_TDD_SW_20       (uint32_t)0x00100000
#define MM_B_TDD_CTRL_CFG0_3_OFF_TDD_SW_19       (uint32_t)0x00080000
#define MM_B_TDD_CTRL_CFG0_3_OFF_TDD_SW_18       (uint32_t)0x00040000
#define MM_B_TDD_CTRL_CFG0_3_OFF_TDD_SW_17       (uint32_t)0x00020000
#define MM_B_TDD_CTRL_CFG0_3_OFF_TDD_SW_16       (uint32_t)0x00010000
#define MM_B_TDD_CTRL_CFG0_3_OFF_TDD_SW_15       (uint32_t)0x00008000
#define MM_B_TDD_CTRL_CFG0_3_OFF_TDD_SW_14       (uint32_t)0x00004000
#define MM_B_TDD_CTRL_CFG0_3_OFF_TDD_SW_13       (uint32_t)0x00002000
#define MM_B_TDD_CTRL_CFG0_3_OFF_TDD_SW_12       (uint32_t)0x00001000
#define MM_B_TDD_CTRL_CFG0_3_OFF_TDD_SW_11       (uint32_t)0x00000800
#define MM_B_TDD_CTRL_CFG0_3_OFF_TDD_SW_10       (uint32_t)0x00000400
#define MM_B_TDD_CTRL_CFG0_3_OFF_TDD_SW_9        (uint32_t)0x00000200
#define MM_B_TDD_CTRL_CFG0_3_OFF_TDD_SW_8        (uint32_t)0x00000100
#define MM_B_TDD_CTRL_CFG0_3_OFF_TDD_SW_7        (uint32_t)0x00000080
#define MM_B_TDD_CTRL_CFG0_3_OFF_TDD_SW_6        (uint32_t)0x00000040
#define MM_B_TDD_CTRL_CFG0_3_OFF_TDD_SW_5        (uint32_t)0x00000020
#define MM_B_TDD_CTRL_CFG0_3_OFF_TDD_SW_4        (uint32_t)0x00000010
#define MM_B_TDD_CTRL_CFG0_3_OFF_TDD_SW_3        (uint32_t)0x00000008
#define MM_B_TDD_CTRL_CFG0_3_OFF_TDD_SW_2        (uint32_t)0x00000004
#define MM_B_TDD_CTRL_CFG0_3_OFF_TDD_SW_1        (uint32_t)0x00000002
#define MM_B_TDD_CTRL_CFG0_3_OFF_TDD_SW_0        (uint32_t)0x00000001
#define MM_B_TDD_CTRL_CFG1_SW_OFF_SP_CFG         (uint32_t)0x80000000
#define MM_B_TDD_CTRL_CFG1_SW_OFF_ENABLE         (uint32_t)0x40000000
#define MM_B_TDD_CTRL_CFG1_SW_OFF_TDD_SW_UPWS    (uint32_t)0x00000010
#define MM_B_TDD_CTRL_CFG1_SW_OFF_TDD_SW_DPWS    (uint32_t)0x00000008
#define MM_B_TDD_CTRL_CFG1_SW_OFF_TDD_SW_RXTOR   (uint32_t)0x00000004
#define MM_B_TDD_CTRL_CFG1_SW_OFF_TDD_SW_DPD     (uint32_t)0x00000002
#define MM_B_TDD_CTRL_CFG1_SW_OFF_TDD_SW_AGC     (uint32_t)0x00000001
#define MM_B_TDD_CTRL_STAT_DEBUG_TYPE_INDEX      (uint32_t)0x10000000
#define MM_B_TDD_CTRL_STAT_DEBUG_SUBFN_27_24     (uint32_t)0x0f000000
#define MM_B_TDD_CTRL_STAT_DEBUG_DTX_INFO_19_16  (uint32_t)0x000f0000
#define MM_B_TDD_CTRL_STAT_DEBUG_FDD_TDD_11_8    (uint32_t)0x00000f00
#define MM_B_TDD_CTRL_STAT_DEBUG_SF_STRUCTURE_3_0 (uint32_t)0x0000000f
#define MM_B_TDD_CTRL_STAT_DEBUG_SWITCH_SP1_SUBFN_27_24 (uint32_t)0x0f000000
#define MM_B_TDD_CTRL_STAT_DEBUG_SWITCH_SP1_POINT_18_0 (uint32_t)0x0007ffff
#define MM_B_TDD_CTRL_STAT_DEBUG_SWITCH_SP2_SUBFN_27_24 (uint32_t)0x0f000000
#define MM_B_TDD_CTRL_STAT_DEBUG_SWITCH_SP2_POINT_18_0 (uint32_t)0x0007ffff
#define MM_B_TDD_CTRL_AC_STAT_DEBUG_A            (uint32_t)0x00800000
#define MM_B_TDD_CTRL_AC_STAT_DEBUG_DL_UL        (uint32_t)0x00080000
#define MM_B_TDD_CTRL_AC_STAT_DEBUG_ANTENNA_13_8 (uint32_t)0x00003f00
#define MM_B_TDD_CTRL_AC_STAT_DEBUG_RX_TX_PATH_5_0 (uint32_t)0x0000003f
#define MM_B_TDD_CTRL_AC_DEBUG_START_POINT_POINT_18_0 (uint32_t)0x0007ffff
#define MM_B_TDD_CTRL_AC_DEBUG_END_POINT_POINT_18_0 (uint32_t)0x0007ffff
#define MM_B_TDD_CTRL_SUPV_CFG_MSG_MISSING_TO_31_16 (uint32_t)0xffff0000
#define MM_B_TDD_CTRL_SUPV_CFG_MSG_LOST_TO_14_4  (uint32_t)0x00007ff0
#define MM_B_TDD_CTRL_SUPV_CFG_MSG_LOST_TO_CFG   (uint32_t)0x00000002
#define MM_B_TDD_CTRL_SUPV_CFG_EN_SUPV           (uint32_t)0x00000001
#define MM_B_TDD_CTRL_IRQ_AC_START_ERR_cease     (uint32_t)0x00000400
#define MM_B_TDD_CTRL_IRQ_AC_END_ERR_cease       (uint32_t)0x00000200
#define MM_B_TDD_CTRL_IRQ_MSG_MISSING_cease      (uint32_t)0x00000100
#define MM_B_TDD_CTRL_IRQ_AC_START_ERR           (uint32_t)0x00000080
#define MM_B_TDD_CTRL_IRQ_AC_END_ERR             (uint32_t)0x00000040
#define MM_B_TDD_CTRL_IRQ_MSG_VALID              (uint32_t)0x00000020
#define MM_B_TDD_CTRL_IRQ_TDD_SWITCH_OFF         (uint32_t)0x00000010
#define MM_B_TDD_CTRL_IRQ_MSG_MISSING            (uint32_t)0x00000008
#define MM_B_TDD_CTRL_IRQ_MSG_LOST               (uint32_t)0x00000004
#define MM_B_TDD_CTRL_IRQ_MSG_RECEIVED           (uint32_t)0x00000002
#define MM_B_TDD_CTRL_IRQ_TDD_SWITCH_POINT_ERR   (uint32_t)0x00000001
#define MM_B_TDD_CTRL_IRQ_TRAP_AC_START_ERR_cease (uint32_t)0x00000400
#define MM_B_TDD_CTRL_IRQ_TRAP_AC_END_ERR_cease  (uint32_t)0x00000200
#define MM_B_TDD_CTRL_IRQ_TRAP_MSG_MISSING_cease (uint32_t)0x00000100
#define MM_B_TDD_CTRL_IRQ_TRAP_AC_START_ERR      (uint32_t)0x00000080
#define MM_B_TDD_CTRL_IRQ_TRAP_AC_END_ERR        (uint32_t)0x00000040
#define MM_B_TDD_CTRL_IRQ_TRAP_MSG_VALID         (uint32_t)0x00000020
#define MM_B_TDD_CTRL_IRQ_TRAP_TDD_SWITCH_OFF    (uint32_t)0x00000010
#define MM_B_TDD_CTRL_IRQ_TRAP_MSG_MISSING       (uint32_t)0x00000008
#define MM_B_TDD_CTRL_IRQ_TRAP_MSG_LOST          (uint32_t)0x00000004
#define MM_B_TDD_CTRL_IRQ_TRAP_MSG_RECEIVED      (uint32_t)0x00000002
#define MM_B_TDD_CTRL_IRQ_TRAP_TDD_SWITCH_POINT_ERR (uint32_t)0x00000001
#define MM_B_TDD_CTRL_IRQ_MASK_AC_START_ERR_cease (uint32_t)0x00000400
#define MM_B_TDD_CTRL_IRQ_MASK_AC_END_ERR_cease  (uint32_t)0x00000200
#define MM_B_TDD_CTRL_IRQ_MASK_MSG_MISSING_cease (uint32_t)0x00000100
#define MM_B_TDD_CTRL_IRQ_MASK_AC_START_ERR      (uint32_t)0x00000080
#define MM_B_TDD_CTRL_IRQ_MASK_AC_END_ERR        (uint32_t)0x00000040
#define MM_B_TDD_CTRL_IRQ_MASK_MSG_VALID         (uint32_t)0x00000020
#define MM_B_TDD_CTRL_IRQ_MASK_TDD_SWITCH_OFF    (uint32_t)0x00000010
#define MM_B_TDD_CTRL_IRQ_MASK_MSG_MISSING       (uint32_t)0x00000008
#define MM_B_TDD_CTRL_IRQ_MASK_MSG_LOST          (uint32_t)0x00000004
#define MM_B_TDD_CTRL_IRQ_MASK_MSG_RECEIVED      (uint32_t)0x00000002
#define MM_B_TDD_CTRL_IRQ_MASK_TDD_SWITCH_POINT_ERR (uint32_t)0x00000001
#define MM_B_TDD_CTRL_IRQ_FORCE_AC_START_ERR_cease (uint32_t)0x00000400
#define MM_B_TDD_CTRL_IRQ_FORCE_AC_END_ERR_cease (uint32_t)0x00000200
#define MM_B_TDD_CTRL_IRQ_FORCE_MSG_MISSING_cease (uint32_t)0x00000100
#define MM_B_TDD_CTRL_IRQ_FORCE_AC_START_ERR     (uint32_t)0x00000080
#define MM_B_TDD_CTRL_IRQ_FORCE_AC_END_ERR       (uint32_t)0x00000040
#define MM_B_TDD_CTRL_IRQ_FORCE_MSG_VALID        (uint32_t)0x00000020
#define MM_B_TDD_CTRL_IRQ_FORCE_TDD_SWITCH_OFF   (uint32_t)0x00000010
#define MM_B_TDD_CTRL_IRQ_FORCE_MSG_MISSING      (uint32_t)0x00000008
#define MM_B_TDD_CTRL_IRQ_FORCE_MSG_LOST         (uint32_t)0x00000004
#define MM_B_TDD_CTRL_IRQ_FORCE_MSG_RECEIVED     (uint32_t)0x00000002
#define MM_B_TDD_CTRL_IRQ_FORCE_TDD_SWITCH_POINT_ERR (uint32_t)0x00000001
#define MM_B_TDD_CTRL_IRQ_DB_AC_START_ERR_cease  (uint32_t)0x00000400
#define MM_B_TDD_CTRL_IRQ_DB_AC_END_ERR_cease    (uint32_t)0x00000200
#define MM_B_TDD_CTRL_IRQ_DB_MSG_MISSING_cease   (uint32_t)0x00000100
#define MM_B_TDD_CTRL_IRQ_DB_AC_START_ERR        (uint32_t)0x00000080
#define MM_B_TDD_CTRL_IRQ_DB_AC_END_ERR          (uint32_t)0x00000040
#define MM_B_TDD_CTRL_IRQ_DB_MSG_VALID           (uint32_t)0x00000020
#define MM_B_TDD_CTRL_IRQ_DB_TDD_SWITCH_OFF      (uint32_t)0x00000010
#define MM_B_TDD_CTRL_IRQ_DB_MSG_MISSING         (uint32_t)0x00000008
#define MM_B_TDD_CTRL_IRQ_DB_MSG_LOST            (uint32_t)0x00000004
#define MM_B_TDD_CTRL_IRQ_DB_MSG_RECEIVED        (uint32_t)0x00000002
#define MM_B_TDD_CTRL_IRQ_DB_TDD_SWITCH_POINT_ERR (uint32_t)0x00000001
#define MM_B_TDD_CTRL_IRQ_TRIG_AC_START_ERR_cease (uint32_t)0x00000400
#define MM_B_TDD_CTRL_IRQ_TRIG_AC_END_ERR_cease  (uint32_t)0x00000200
#define MM_B_TDD_CTRL_IRQ_TRIG_MSG_MISSING_cease (uint32_t)0x00000100
#define MM_B_TDD_CTRL_IRQ_TRIG_AC_START_ERR      (uint32_t)0x00000080
#define MM_B_TDD_CTRL_IRQ_TRIG_AC_END_ERR        (uint32_t)0x00000040
#define MM_B_TDD_CTRL_IRQ_TRIG_MSG_VALID         (uint32_t)0x00000020
#define MM_B_TDD_CTRL_IRQ_TRIG_TDD_SWITCH_OFF    (uint32_t)0x00000010
#define MM_B_TDD_CTRL_IRQ_TRIG_MSG_MISSING       (uint32_t)0x00000008
#define MM_B_TDD_CTRL_IRQ_TRIG_MSG_LOST          (uint32_t)0x00000004
#define MM_B_TDD_CTRL_IRQ_TRIG_MSG_RECEIVED      (uint32_t)0x00000002
#define MM_B_TDD_CTRL_IRQ_TRIG_TDD_SWITCH_POINT_ERR (uint32_t)0x00000001
#define MM_B_TDD_CTRL_SWITCH_OFFSET_DLY_18_0     (uint32_t)0x0007ffff
#define MM_B_TDD_CTRL_TDD_CFG_SW_0_OFFSET_LO_HI_30_16 (uint32_t)0x7fff0000
#define MM_B_TDD_CTRL_TDD_CFG_SW_0_OFFSET_HI_LO_14_0 (uint32_t)0x00007fff
#define MM_B_TDD_CTRL_TDD_CFG_SW_1_OFFSET_LO_HI_30_16 (uint32_t)0x7fff0000
#define MM_B_TDD_CTRL_TDD_CFG_SW_1_OFFSET_HI_LO_14_0 (uint32_t)0x00007fff
#define MM_B_TDD_CTRL_TDD_CFG_SW_2_OFFSET_LO_HI_30_16 (uint32_t)0x7fff0000
#define MM_B_TDD_CTRL_TDD_CFG_SW_2_OFFSET_HI_LO_14_0 (uint32_t)0x00007fff
#define MM_B_TDD_CTRL_TDD_CFG_SW_3_OFFSET_LO_HI_30_16 (uint32_t)0x7fff0000
#define MM_B_TDD_CTRL_TDD_CFG_SW_3_OFFSET_HI_LO_14_0 (uint32_t)0x00007fff
#define MM_B_TDD_CTRL_TDD_CFG_SW_4_OFFSET_LO_HI_30_16 (uint32_t)0x7fff0000
#define MM_B_TDD_CTRL_TDD_CFG_SW_4_OFFSET_HI_LO_14_0 (uint32_t)0x00007fff
#define MM_B_TDD_CTRL_TDD_CFG_SW_AGC_OFFSET_LO_HI_30_16 (uint32_t)0x7fff0000
#define MM_B_TDD_CTRL_TDD_CFG_SW_AGC_OFFSET_HI_LO_14_0 (uint32_t)0x00007fff
#define MM_B_TDD_CTRL_TDD_CFG_SW_DPD_OFFSET_LO_HI_30_16 (uint32_t)0x7fff0000
#define MM_B_TDD_CTRL_TDD_CFG_SW_DPD_OFFSET_HI_LO_14_0 (uint32_t)0x00007fff
#define MM_B_TDD_CTRL_TDD_CFG_SW_DPWS_OFFSET_LO_HI_30_16 (uint32_t)0x7fff0000
#define MM_B_TDD_CTRL_TDD_CFG_SW_DPWS_OFFSET_HI_LO_14_0 (uint32_t)0x00007fff
#define MM_B_TDD_CTRL_TDD_CFG_SW_UPWS_OFFSET_LO_HI_30_16 (uint32_t)0x7fff0000
#define MM_B_TDD_CTRL_TDD_CFG_SW_UPWS_OFFSET_HI_LO_14_0 (uint32_t)0x00007fff
#define MM_B_TDD_CTRL_TDD_CFG_SW_RXTOR_OFFSET_LO_HI_30_16 (uint32_t)0x7fff0000
#define MM_B_TDD_CTRL_TDD_CFG_SW_RXTOR_OFFSET_HI_LO_14_0 (uint32_t)0x00007fff
#define MM_B_TDD_CTRL_AC_CFG_SW_0_OFFSET_LO_HI_30_16 (uint32_t)0x7fff0000
#define MM_B_TDD_CTRL_AC_CFG_SW_0_OFFSET_HI_LO_14_0 (uint32_t)0x00007fff
#define MM_B_TDD_CTRL_AC_CFG_SW_1_OFFSET_LO_HI_30_16 (uint32_t)0x7fff0000
#define MM_B_TDD_CTRL_AC_CFG_SW_1_OFFSET_HI_LO_14_0 (uint32_t)0x00007fff
#define MM_B_TDD_CTRL_AC_CFG_SW_2_OFFSET_LO_HI_30_16 (uint32_t)0x7fff0000
#define MM_B_TDD_CTRL_AC_CFG_SW_2_OFFSET_HI_LO_14_0 (uint32_t)0x00007fff
#define MM_B_TDD_CTRL_AC_CFG_SW_3_OFFSET_LO_HI_30_16 (uint32_t)0x7fff0000
#define MM_B_TDD_CTRL_AC_CFG_SW_3_OFFSET_HI_LO_14_0 (uint32_t)0x00007fff
#define MM_B_TDD_CTRL_AC_CFG_SW_4_OFFSET_LO_HI_30_16 (uint32_t)0x7fff0000
#define MM_B_TDD_CTRL_AC_CFG_SW_4_OFFSET_HI_LO_14_0 (uint32_t)0x00007fff
#define MM_B_TDD_CTRL_AC_CFG_DL_AC_CTRL_OFFSET_LO_HI_30_16 (uint32_t)0x7fff0000
#define MM_B_TDD_CTRL_AC_CFG_DL_AC_CTRL_OFFSET_HI_LO_14_0 (uint32_t)0x00007fff
#define MM_B_TDD_CTRL_AC_CFG_DL_AC_STRB_OFFSET_LO_HI_30_16 (uint32_t)0x7fff0000
#define MM_B_TDD_CTRL_AC_CFG_DL_AC_STRB_OFFSET_HI_LO_14_0 (uint32_t)0x00007fff
#define MM_B_TDD_CTRL_AC_CFG_UL_AC_CTRL_OFFSET_LO_HI_30_16 (uint32_t)0x7fff0000
#define MM_B_TDD_CTRL_AC_CFG_UL_AC_CTRL_OFFSET_HI_LO_14_0 (uint32_t)0x00007fff
#define MM_B_TDD_CTRL_AC_CFG_SW_AC_0_OFFSET_LO_HI_30_16 (uint32_t)0x7fff0000
#define MM_B_TDD_CTRL_AC_CFG_SW_AC_0_OFFSET_HI_LO_14_0 (uint32_t)0x00007fff
#define MM_B_TDD_CTRL_AC_CFG_SW_AC_1_OFFSET_LO_HI_30_16 (uint32_t)0x7fff0000
#define MM_B_TDD_CTRL_AC_CFG_SW_AC_1_OFFSET_HI_LO_14_0 (uint32_t)0x00007fff
#define MM_B_TDD_CTRL_AC_CFG_SW_AC_2_OFFSET_LO_HI_30_16 (uint32_t)0x7fff0000
#define MM_B_TDD_CTRL_AC_CFG_SW_AC_2_OFFSET_HI_LO_14_0 (uint32_t)0x00007fff
#define MM_B_TDD_CTRL_AC_CFG_SW_AC_3_OFFSET_LO_HI_30_16 (uint32_t)0x7fff0000
#define MM_B_TDD_CTRL_AC_CFG_SW_AC_3_OFFSET_HI_LO_14_0 (uint32_t)0x00007fff
#define MM_B_TDD_CTRL_AC_CFG_SW_AC_4_OFFSET_LO_HI_30_16 (uint32_t)0x7fff0000
#define MM_B_TDD_CTRL_AC_CFG_SW_AC_4_OFFSET_HI_LO_14_0 (uint32_t)0x00007fff
#define MM_B_TDD_CTRL_AC_CFG_SW_AC_5_OFFSET_LO_HI_30_16 (uint32_t)0x7fff0000
#define MM_B_TDD_CTRL_AC_CFG_SW_AC_5_OFFSET_HI_LO_14_0 (uint32_t)0x00007fff
#define MM_B_TDD_CTRL_TDD_AC_CFG_TDD_SW_0_ACMAP_17_16 (uint32_t)0x00030000
#define MM_B_TDD_CTRL_TDD_AC_CFG_TDD_SW_0_MAP_4_0 (uint32_t)0x0000001f
#define MM_B_TDD_CTRL_TDD_AC_CFG_TDD_SW_1_ACMAP_17_16 (uint32_t)0x00030000
#define MM_B_TDD_CTRL_TDD_AC_CFG_TDD_SW_1_MAP_4_0 (uint32_t)0x0000001f
#define MM_B_TDD_CTRL_TDD_AC_CFG_TDD_SW_2_ACMAP_17_16 (uint32_t)0x00030000
#define MM_B_TDD_CTRL_TDD_AC_CFG_TDD_SW_2_MAP_4_0 (uint32_t)0x0000001f
#define MM_B_TDD_CTRL_TDD_AC_CFG_TDD_SW_3_ACMAP_17_16 (uint32_t)0x00030000
#define MM_B_TDD_CTRL_TDD_AC_CFG_TDD_SW_3_MAP_4_0 (uint32_t)0x0000001f
#define MM_B_TDD_CTRL_TDD_AC_CFG_TDD_SW_4_ACMAP_17_16 (uint32_t)0x00030000
#define MM_B_TDD_CTRL_TDD_AC_CFG_TDD_SW_4_MAP_4_0 (uint32_t)0x0000001f
#define MM_B_TDD_CTRL_TDD_CFG_TDD_SW_RXTOR_MAP_28_24 (uint32_t)0x1f000000
#define MM_B_TDD_CTRL_TDD_CFG_TDD_SW_UPWS_MAP_22_18 (uint32_t)0x007c0000
#define MM_B_TDD_CTRL_TDD_CFG_TDD_SW_DPWS_MAP_16_12 (uint32_t)0x0001f000
#define MM_B_TDD_CTRL_TDD_CFG_TDD_SW_DPD_MAP_10_6 (uint32_t)0x000007c0
#define MM_B_TDD_CTRL_TDD_CFG_TDD_SW_AGC_MAP_4_0 (uint32_t)0x0000001f
#define MM_B_TDD_CTRL_AC_CFG_TDD_SW_ACMAP_SW5_21_20 (uint32_t)0x00300000
#define MM_B_TDD_CTRL_AC_CFG_TDD_SW_ACMAP_SW4_17_16 (uint32_t)0x00030000
#define MM_B_TDD_CTRL_AC_CFG_TDD_SW_ACMAP_SW3_13_12 (uint32_t)0x00003000
#define MM_B_TDD_CTRL_AC_CFG_TDD_SW_ACMAP_SW2_9_8 (uint32_t)0x00000300
#define MM_B_TDD_CTRL_AC_CFG_TDD_SW_ACMAP_SW1_5_4 (uint32_t)0x00000030
#define MM_B_TDD_CTRL_AC_CFG_TDD_SW_ACMAP_SW0_1_0 (uint32_t)0x00000003
#define MM_B_TDD_CTRL_SPLC_AC_AC_SF              (uint32_t)0x00001000
#define MM_B_TDD_CTRL_SPLC_AC_BFN_11_0           (uint32_t)0x00000fff
#define MM_B_TDD_CTRL_DBG_CNT_CTRL_FUN_31_0      (uint32_t)0xffffffff
#define MM_B_TDD_CTRL_DBG_CNT_STT_31_0           (uint32_t)0xffffffff
#define MM_B_TDD_CTRL_PSV_ENB_GATE_CLK_245_TEST  (uint32_t)0x00010000
#define MM_B_TDD_CTRL_PSV_ENB_GATE_CLK_491_UL    (uint32_t)0x00000100
#define MM_B_TDD_CTRL_PSV_ENB_GATE_CLK_122_DL    (uint32_t)0x00000004
#define MM_B_TDD_CTRL_PSV_ENB_GATE_CLK_245_DL    (uint32_t)0x00000002
#define MM_B_TDD_CTRL_PSV_ENB_GATE_CLK_491_DL    (uint32_t)0x00000001
#define MM_B_TDD_CTRL_PSV_DL_FLSH_TAPS_7_0       (uint32_t)0x000000ff
#define MM_B_TDD_CTRL_PSV_UL_FLSH_TAPS_7_0       (uint32_t)0x000000ff
#define MM_B_TDD_CTRL_PSV_OFFSET_DL_CLK_122_23_16 (uint32_t)0x00ff0000
#define MM_B_TDD_CTRL_PSV_OFFSET_DL_CLK_245_15_8 (uint32_t)0x0000ff00
#define MM_B_TDD_CTRL_PSV_OFFSET_DL_CLK_491_7_0  (uint32_t)0x000000ff
#define MM_B_TDD_CTRL_PSV_OFFSET_UL_CLK_491_7_0  (uint32_t)0x000000ff
#define MM_B_TDD_CTRL_OPEN_GATE_CLK_245_TEST     (uint32_t)0x00010000
#define MM_B_TDD_CTRL_OPEN_GATE_CLK_491_UL       (uint32_t)0x00000100
#define MM_B_TDD_CTRL_OPEN_GATE_CLK_122_DL       (uint32_t)0x00000004
#define MM_B_TDD_CTRL_OPEN_GATE_CLK_245_DL       (uint32_t)0x00000002
#define MM_B_TDD_CTRL_OPEN_GATE_CLK_491_DL       (uint32_t)0x00000001
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_0_TDD_SW_25 (uint32_t)0x02000000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_0_TDD_SW_24 (uint32_t)0x01000000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_0_TDD_SW_23 (uint32_t)0x00800000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_0_TDD_SW_22 (uint32_t)0x00400000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_0_TDD_SW_21 (uint32_t)0x00200000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_0_TDD_SW_20 (uint32_t)0x00100000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_0_TDD_SW_19 (uint32_t)0x00080000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_0_TDD_SW_18 (uint32_t)0x00040000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_0_TDD_SW_17 (uint32_t)0x00020000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_0_TDD_SW_16 (uint32_t)0x00010000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_0_TDD_SW_15 (uint32_t)0x00008000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_0_TDD_SW_14 (uint32_t)0x00004000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_0_TDD_SW_13 (uint32_t)0x00002000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_0_TDD_SW_12 (uint32_t)0x00001000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_0_TDD_SW_11 (uint32_t)0x00000800
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_0_TDD_SW_10 (uint32_t)0x00000400
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_0_TDD_SW_9 (uint32_t)0x00000200
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_0_TDD_SW_8 (uint32_t)0x00000100
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_0_TDD_SW_7 (uint32_t)0x00000080
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_0_TDD_SW_6 (uint32_t)0x00000040
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_0_TDD_SW_5 (uint32_t)0x00000020
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_0_TDD_SW_4 (uint32_t)0x00000010
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_0_TDD_SW_3 (uint32_t)0x00000008
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_0_TDD_SW_2 (uint32_t)0x00000004
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_0_TDD_SW_1 (uint32_t)0x00000002
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_0_TDD_SW_0 (uint32_t)0x00000001
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_1_TDD_SW_25 (uint32_t)0x02000000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_1_TDD_SW_24 (uint32_t)0x01000000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_1_TDD_SW_23 (uint32_t)0x00800000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_1_TDD_SW_22 (uint32_t)0x00400000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_1_TDD_SW_21 (uint32_t)0x00200000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_1_TDD_SW_20 (uint32_t)0x00100000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_1_TDD_SW_19 (uint32_t)0x00080000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_1_TDD_SW_18 (uint32_t)0x00040000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_1_TDD_SW_17 (uint32_t)0x00020000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_1_TDD_SW_16 (uint32_t)0x00010000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_1_TDD_SW_15 (uint32_t)0x00008000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_1_TDD_SW_14 (uint32_t)0x00004000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_1_TDD_SW_13 (uint32_t)0x00002000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_1_TDD_SW_12 (uint32_t)0x00001000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_1_TDD_SW_11 (uint32_t)0x00000800
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_1_TDD_SW_10 (uint32_t)0x00000400
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_1_TDD_SW_9 (uint32_t)0x00000200
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_1_TDD_SW_8 (uint32_t)0x00000100
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_1_TDD_SW_7 (uint32_t)0x00000080
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_1_TDD_SW_6 (uint32_t)0x00000040
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_1_TDD_SW_5 (uint32_t)0x00000020
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_1_TDD_SW_4 (uint32_t)0x00000010
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_1_TDD_SW_3 (uint32_t)0x00000008
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_1_TDD_SW_2 (uint32_t)0x00000004
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_1_TDD_SW_1 (uint32_t)0x00000002
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_1_TDD_SW_0 (uint32_t)0x00000001
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_2_TDD_SW_25 (uint32_t)0x02000000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_2_TDD_SW_24 (uint32_t)0x01000000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_2_TDD_SW_23 (uint32_t)0x00800000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_2_TDD_SW_22 (uint32_t)0x00400000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_2_TDD_SW_21 (uint32_t)0x00200000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_2_TDD_SW_20 (uint32_t)0x00100000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_2_TDD_SW_19 (uint32_t)0x00080000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_2_TDD_SW_18 (uint32_t)0x00040000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_2_TDD_SW_17 (uint32_t)0x00020000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_2_TDD_SW_16 (uint32_t)0x00010000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_2_TDD_SW_15 (uint32_t)0x00008000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_2_TDD_SW_14 (uint32_t)0x00004000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_2_TDD_SW_13 (uint32_t)0x00002000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_2_TDD_SW_12 (uint32_t)0x00001000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_2_TDD_SW_11 (uint32_t)0x00000800
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_2_TDD_SW_10 (uint32_t)0x00000400
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_2_TDD_SW_9 (uint32_t)0x00000200
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_2_TDD_SW_8 (uint32_t)0x00000100
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_2_TDD_SW_7 (uint32_t)0x00000080
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_2_TDD_SW_6 (uint32_t)0x00000040
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_2_TDD_SW_5 (uint32_t)0x00000020
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_2_TDD_SW_4 (uint32_t)0x00000010
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_2_TDD_SW_3 (uint32_t)0x00000008
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_2_TDD_SW_2 (uint32_t)0x00000004
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_2_TDD_SW_1 (uint32_t)0x00000002
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_2_TDD_SW_0 (uint32_t)0x00000001
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_3_TDD_SW_25 (uint32_t)0x02000000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_3_TDD_SW_24 (uint32_t)0x01000000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_3_TDD_SW_23 (uint32_t)0x00800000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_3_TDD_SW_22 (uint32_t)0x00400000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_3_TDD_SW_21 (uint32_t)0x00200000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_3_TDD_SW_20 (uint32_t)0x00100000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_3_TDD_SW_19 (uint32_t)0x00080000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_3_TDD_SW_18 (uint32_t)0x00040000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_3_TDD_SW_17 (uint32_t)0x00020000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_3_TDD_SW_16 (uint32_t)0x00010000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_3_TDD_SW_15 (uint32_t)0x00008000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_3_TDD_SW_14 (uint32_t)0x00004000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_3_TDD_SW_13 (uint32_t)0x00002000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_3_TDD_SW_12 (uint32_t)0x00001000
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_3_TDD_SW_11 (uint32_t)0x00000800
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_3_TDD_SW_10 (uint32_t)0x00000400
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_3_TDD_SW_9 (uint32_t)0x00000200
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_3_TDD_SW_8 (uint32_t)0x00000100
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_3_TDD_SW_7 (uint32_t)0x00000080
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_3_TDD_SW_6 (uint32_t)0x00000040
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_3_TDD_SW_5 (uint32_t)0x00000020
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_3_TDD_SW_4 (uint32_t)0x00000010
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_3_TDD_SW_3 (uint32_t)0x00000008
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_3_TDD_SW_2 (uint32_t)0x00000004
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_3_TDD_SW_1 (uint32_t)0x00000002
#define MM_B_TDD_CTRL_TDD_AC_MERGE_DEFAULT_3_TDD_SW_0 (uint32_t)0x00000001
#define MM_B_TDD_CTRL_AC_STAT_MANUAL_MODE        (uint32_t)0x80000000
#define MM_B_TDD_CTRL_AC_STAT_MANUAL_INDICATOR   (uint32_t)0x08000000
#define MM_B_TDD_CTRL_AC_STAT_MANUAL_A           (uint32_t)0x00800000
#define MM_B_TDD_CTRL_AC_STAT_MANUAL_DL_UL       (uint32_t)0x00080000
#define MM_B_TDD_CTRL_AC_STAT_MANUAL_ANTENNA_13_8 (uint32_t)0x00003f00
#define MM_B_TDD_CTRL_AC_STAT_MANUAL_RX_TX_PATH_5_0 (uint32_t)0x0000003f
#define MM_B_TDD_CTRL_AC_START_POINT_MANUAL_POINT_18_0 (uint32_t)0x0007ffff
#define MM_B_TDD_CTRL_AC_END_POINT_MANUAL_POINT_18_0 (uint32_t)0x0007ffff
#define MM_B_TDD_CTRL_DBG_SW_MUX_MODE_15_0       (uint32_t)0x0000ffff

/*** REG *********************************************************************/
#define MM_B_FORM_DEFORM_UL_DL_MODE_CFG          (uint32_t)0x00000e00
#define MM_B_FORM_DEFORM_IRQ_C0                  (uint32_t)0x00000e01
#define MM_B_FORM_DEFORM_IRQ_C0_TRAP             (uint32_t)0x00000e02
#define MM_B_FORM_DEFORM_IRQ_C0_MASK             (uint32_t)0x00000e03
#define MM_B_FORM_DEFORM_IRQ_C0_FORCE            (uint32_t)0x00000e04
#define MM_B_FORM_DEFORM_IRQ_C0_DB               (uint32_t)0x00000e05
#define MM_B_FORM_DEFORM_IRQ_C0_TRIG             (uint32_t)0x00000e06
#define MM_B_FORM_DEFORM_IRQ_C1                  (uint32_t)0x00000e0b
#define MM_B_FORM_DEFORM_IRQ_C1_TRAP             (uint32_t)0x00000e0c
#define MM_B_FORM_DEFORM_IRQ_C1_MASK             (uint32_t)0x00000e0d
#define MM_B_FORM_DEFORM_IRQ_C1_FORCE            (uint32_t)0x00000e0e
#define MM_B_FORM_DEFORM_IRQ_C1_DB               (uint32_t)0x00000e0f
#define MM_B_FORM_DEFORM_IRQ_C1_TRIG             (uint32_t)0x00000e10
#define MM_B_FORM_DEFORM_IRQ_C2                  (uint32_t)0x00000e15
#define MM_B_FORM_DEFORM_IRQ_C2_TRAP             (uint32_t)0x00000e16
#define MM_B_FORM_DEFORM_IRQ_C2_MASK             (uint32_t)0x00000e17
#define MM_B_FORM_DEFORM_IRQ_C2_FORCE            (uint32_t)0x00000e18
#define MM_B_FORM_DEFORM_IRQ_C2_DB               (uint32_t)0x00000e19
#define MM_B_FORM_DEFORM_IRQ_C2_TRIG             (uint32_t)0x00000e1a
#define MM_B_FORM_DEFORM_CTRL_C0                 (uint32_t)0x00000e07
#define MM_B_FORM_DEFORM_CTRL_C1                 (uint32_t)0x00000e11
#define MM_B_FORM_DEFORM_CTRL_C2                 (uint32_t)0x00000e1b
#define MM_B_FORM_DEFORM_STATUS_C0               (uint32_t)0x00000e08
#define MM_B_FORM_DEFORM_STATUS_C1               (uint32_t)0x00000e12
#define MM_B_FORM_DEFORM_STATUS_C2               (uint32_t)0x00000e1c
#define MM_B_FORM_DEFORM_FS_INFO_C0              (uint32_t)0x00000e09
#define MM_B_FORM_DEFORM_FS_INFO_C1              (uint32_t)0x00000e13
#define MM_B_FORM_DEFORM_FS_INFO_C2              (uint32_t)0x00000e1d
#define MM_B_FORM_DEFORM_ANT_MAP_MEM_C0          (uint32_t)0x00000e40
#define MM_B_FORM_DEFORM_ANT_MAP_MEM_C1          (uint32_t)0x00000e80
#define MM_B_FORM_DEFORM_ANT_MAP_MEM_C2          (uint32_t)0x00000ec0

/*** FIELD *******************************************************************/
#define MM_B_FORM_DEFORM_UL_DL_MODE_CFG_dl_ul_cfg_2_0 (uint32_t)0x00000007
#define MM_B_FORM_DEFORM_IRQ_C0_prach_layer0_sof_mism (uint32_t)0x00008000
#define MM_B_FORM_DEFORM_IRQ_C0_prach_layer0_eof_mism (uint32_t)0x00004000
#define MM_B_FORM_DEFORM_IRQ_C0_prach_layer1_sof_mism (uint32_t)0x00002000
#define MM_B_FORM_DEFORM_IRQ_C0_prach_layer1_eof_mism (uint32_t)0x00001000
#define MM_B_FORM_DEFORM_IRQ_C0_dl_sf_num_err    (uint32_t)0x00000100
#define MM_B_FORM_DEFORM_IRQ_C0_dl_header_err    (uint32_t)0x00000080
#define MM_B_FORM_DEFORM_IRQ_C0_ul_srs_eof_mism  (uint32_t)0x00000040
#define MM_B_FORM_DEFORM_IRQ_C0_ul_srs_sof_mism  (uint32_t)0x00000020
#define MM_B_FORM_DEFORM_IRQ_C0_ul_sym_eof_mism  (uint32_t)0x00000008
#define MM_B_FORM_DEFORM_IRQ_C0_ul_sym_sof_mism  (uint32_t)0x00000004
#define MM_B_FORM_DEFORM_IRQ_C0_uls0_sym_indic_mism (uint32_t)0x00000002
#define MM_B_FORM_DEFORM_IRQ_C0_rfs_indic_mism   (uint32_t)0x00000001
#define MM_B_FORM_DEFORM_IRQ_C0_TRAP_prach_layer0_sof_mism (uint32_t)0x00008000
#define MM_B_FORM_DEFORM_IRQ_C0_TRAP_prach_layer0_eof_mism (uint32_t)0x00004000
#define MM_B_FORM_DEFORM_IRQ_C0_TRAP_prach_layer1_sof_mism (uint32_t)0x00002000
#define MM_B_FORM_DEFORM_IRQ_C0_TRAP_prach_layer1_eof_mism (uint32_t)0x00001000
#define MM_B_FORM_DEFORM_IRQ_C0_TRAP_dl_sf_num_err (uint32_t)0x00000100
#define MM_B_FORM_DEFORM_IRQ_C0_TRAP_dl_header_err (uint32_t)0x00000080
#define MM_B_FORM_DEFORM_IRQ_C0_TRAP_ul_srs_eof_mism (uint32_t)0x00000040
#define MM_B_FORM_DEFORM_IRQ_C0_TRAP_ul_srs_sof_mism (uint32_t)0x00000020
#define MM_B_FORM_DEFORM_IRQ_C0_TRAP_ul_sym_eof_mism (uint32_t)0x00000008
#define MM_B_FORM_DEFORM_IRQ_C0_TRAP_ul_sym_sof_mism (uint32_t)0x00000004
#define MM_B_FORM_DEFORM_IRQ_C0_TRAP_uls0_sym_indic_mism (uint32_t)0x00000002
#define MM_B_FORM_DEFORM_IRQ_C0_TRAP_rfs_indic_mism (uint32_t)0x00000001
#define MM_B_FORM_DEFORM_IRQ_C0_MASK_prach_layer0_sof_mism (uint32_t)0x00008000
#define MM_B_FORM_DEFORM_IRQ_C0_MASK_prach_layer0_eof_mism (uint32_t)0x00004000
#define MM_B_FORM_DEFORM_IRQ_C0_MASK_prach_layer1_sof_mism (uint32_t)0x00002000
#define MM_B_FORM_DEFORM_IRQ_C0_MASK_prach_layer1_eof_mism (uint32_t)0x00001000
#define MM_B_FORM_DEFORM_IRQ_C0_MASK_dl_sf_num_err (uint32_t)0x00000100
#define MM_B_FORM_DEFORM_IRQ_C0_MASK_dl_header_err (uint32_t)0x00000080
#define MM_B_FORM_DEFORM_IRQ_C0_MASK_ul_srs_eof_mism (uint32_t)0x00000040
#define MM_B_FORM_DEFORM_IRQ_C0_MASK_ul_srs_sof_mism (uint32_t)0x00000020
#define MM_B_FORM_DEFORM_IRQ_C0_MASK_ul_sym_eof_mism (uint32_t)0x00000008
#define MM_B_FORM_DEFORM_IRQ_C0_MASK_ul_sym_sof_mism (uint32_t)0x00000004
#define MM_B_FORM_DEFORM_IRQ_C0_MASK_uls0_sym_indic_mism (uint32_t)0x00000002
#define MM_B_FORM_DEFORM_IRQ_C0_MASK_rfs_indic_mism (uint32_t)0x00000001
#define MM_B_FORM_DEFORM_IRQ_C0_FORCE_prach_layer0_sof_mism (uint32_t)0x00008000
#define MM_B_FORM_DEFORM_IRQ_C0_FORCE_prach_layer0_eof_mism (uint32_t)0x00004000
#define MM_B_FORM_DEFORM_IRQ_C0_FORCE_prach_layer1_sof_mism (uint32_t)0x00002000
#define MM_B_FORM_DEFORM_IRQ_C0_FORCE_prach_layer1_eof_mism (uint32_t)0x00001000
#define MM_B_FORM_DEFORM_IRQ_C0_FORCE_dl_sf_num_err (uint32_t)0x00000100
#define MM_B_FORM_DEFORM_IRQ_C0_FORCE_dl_header_err (uint32_t)0x00000080
#define MM_B_FORM_DEFORM_IRQ_C0_FORCE_ul_srs_eof_mism (uint32_t)0x00000040
#define MM_B_FORM_DEFORM_IRQ_C0_FORCE_ul_srs_sof_mism (uint32_t)0x00000020
#define MM_B_FORM_DEFORM_IRQ_C0_FORCE_ul_sym_eof_mism (uint32_t)0x00000008
#define MM_B_FORM_DEFORM_IRQ_C0_FORCE_ul_sym_sof_mism (uint32_t)0x00000004
#define MM_B_FORM_DEFORM_IRQ_C0_FORCE_uls0_sym_indic_mism (uint32_t)0x00000002
#define MM_B_FORM_DEFORM_IRQ_C0_FORCE_rfs_indic_mism (uint32_t)0x00000001
#define MM_B_FORM_DEFORM_IRQ_C0_DB_prach_layer0_sof_mism (uint32_t)0x00008000
#define MM_B_FORM_DEFORM_IRQ_C0_DB_prach_layer0_eof_mism (uint32_t)0x00004000
#define MM_B_FORM_DEFORM_IRQ_C0_DB_prach_layer1_sof_mism (uint32_t)0x00002000
#define MM_B_FORM_DEFORM_IRQ_C0_DB_prach_layer1_eof_mism (uint32_t)0x00001000
#define MM_B_FORM_DEFORM_IRQ_C0_DB_dl_sf_num_err (uint32_t)0x00000100
#define MM_B_FORM_DEFORM_IRQ_C0_DB_dl_header_err (uint32_t)0x00000080
#define MM_B_FORM_DEFORM_IRQ_C0_DB_ul_srs_eof_mism (uint32_t)0x00000040
#define MM_B_FORM_DEFORM_IRQ_C0_DB_ul_srs_sof_mism (uint32_t)0x00000020
#define MM_B_FORM_DEFORM_IRQ_C0_DB_ul_sym_eof_mism (uint32_t)0x00000008
#define MM_B_FORM_DEFORM_IRQ_C0_DB_ul_sym_sof_mism (uint32_t)0x00000004
#define MM_B_FORM_DEFORM_IRQ_C0_DB_uls0_sym_indic_mism (uint32_t)0x00000002
#define MM_B_FORM_DEFORM_IRQ_C0_DB_rfs_indic_mism (uint32_t)0x00000001
#define MM_B_FORM_DEFORM_IRQ_C0_TRIG_prach_layer0_sof_mism (uint32_t)0x00008000
#define MM_B_FORM_DEFORM_IRQ_C0_TRIG_prach_layer0_eof_mism (uint32_t)0x00004000
#define MM_B_FORM_DEFORM_IRQ_C0_TRIG_prach_layer1_sof_mism (uint32_t)0x00002000
#define MM_B_FORM_DEFORM_IRQ_C0_TRIG_prach_layer1_eof_mism (uint32_t)0x00001000
#define MM_B_FORM_DEFORM_IRQ_C0_TRIG_dl_sf_num_err (uint32_t)0x00000100
#define MM_B_FORM_DEFORM_IRQ_C0_TRIG_dl_header_err (uint32_t)0x00000080
#define MM_B_FORM_DEFORM_IRQ_C0_TRIG_ul_srs_eof_mism (uint32_t)0x00000040
#define MM_B_FORM_DEFORM_IRQ_C0_TRIG_ul_srs_sof_mism (uint32_t)0x00000020
#define MM_B_FORM_DEFORM_IRQ_C0_TRIG_ul_sym_eof_mism (uint32_t)0x00000008
#define MM_B_FORM_DEFORM_IRQ_C0_TRIG_ul_sym_sof_mism (uint32_t)0x00000004
#define MM_B_FORM_DEFORM_IRQ_C0_TRIG_uls0_sym_indic_mism (uint32_t)0x00000002
#define MM_B_FORM_DEFORM_IRQ_C0_TRIG_rfs_indic_mism (uint32_t)0x00000001
#define MM_B_FORM_DEFORM_IRQ_C1_prach_layer0_sof_mism (uint32_t)0x00008000
#define MM_B_FORM_DEFORM_IRQ_C1_prach_layer0_eof_mism (uint32_t)0x00004000
#define MM_B_FORM_DEFORM_IRQ_C1_prach_layer1_sof_mism (uint32_t)0x00002000
#define MM_B_FORM_DEFORM_IRQ_C1_prach_layer1_eof_mism (uint32_t)0x00001000
#define MM_B_FORM_DEFORM_IRQ_C1_dl_sf_num_err    (uint32_t)0x00000100
#define MM_B_FORM_DEFORM_IRQ_C1_dl_header_err    (uint32_t)0x00000080
#define MM_B_FORM_DEFORM_IRQ_C1_ul_srs_eof_mism  (uint32_t)0x00000040
#define MM_B_FORM_DEFORM_IRQ_C1_ul_srs_sof_mism  (uint32_t)0x00000020
#define MM_B_FORM_DEFORM_IRQ_C1_ul_sym_eof_mism  (uint32_t)0x00000008
#define MM_B_FORM_DEFORM_IRQ_C1_ul_sym_sof_mism  (uint32_t)0x00000004
#define MM_B_FORM_DEFORM_IRQ_C1_uls0_sym_indic_mism (uint32_t)0x00000002
#define MM_B_FORM_DEFORM_IRQ_C1_rfs_indic_mism   (uint32_t)0x00000001
#define MM_B_FORM_DEFORM_IRQ_C1_TRAP_prach_layer0_sof_mism (uint32_t)0x00008000
#define MM_B_FORM_DEFORM_IRQ_C1_TRAP_prach_layer0_eof_mism (uint32_t)0x00004000
#define MM_B_FORM_DEFORM_IRQ_C1_TRAP_prach_layer1_sof_mism (uint32_t)0x00002000
#define MM_B_FORM_DEFORM_IRQ_C1_TRAP_prach_layer1_eof_mism (uint32_t)0x00001000
#define MM_B_FORM_DEFORM_IRQ_C1_TRAP_dl_sf_num_err (uint32_t)0x00000100
#define MM_B_FORM_DEFORM_IRQ_C1_TRAP_dl_header_err (uint32_t)0x00000080
#define MM_B_FORM_DEFORM_IRQ_C1_TRAP_ul_srs_eof_mism (uint32_t)0x00000040
#define MM_B_FORM_DEFORM_IRQ_C1_TRAP_ul_srs_sof_mism (uint32_t)0x00000020
#define MM_B_FORM_DEFORM_IRQ_C1_TRAP_ul_sym_eof_mism (uint32_t)0x00000008
#define MM_B_FORM_DEFORM_IRQ_C1_TRAP_ul_sym_sof_mism (uint32_t)0x00000004
#define MM_B_FORM_DEFORM_IRQ_C1_TRAP_uls0_sym_indic_mism (uint32_t)0x00000002
#define MM_B_FORM_DEFORM_IRQ_C1_TRAP_rfs_indic_mism (uint32_t)0x00000001
#define MM_B_FORM_DEFORM_IRQ_C1_MASK_prach_layer0_sof_mism (uint32_t)0x00008000
#define MM_B_FORM_DEFORM_IRQ_C1_MASK_prach_layer0_eof_mism (uint32_t)0x00004000
#define MM_B_FORM_DEFORM_IRQ_C1_MASK_prach_layer1_sof_mism (uint32_t)0x00002000
#define MM_B_FORM_DEFORM_IRQ_C1_MASK_prach_layer1_eof_mism (uint32_t)0x00001000
#define MM_B_FORM_DEFORM_IRQ_C1_MASK_dl_sf_num_err (uint32_t)0x00000100
#define MM_B_FORM_DEFORM_IRQ_C1_MASK_dl_header_err (uint32_t)0x00000080
#define MM_B_FORM_DEFORM_IRQ_C1_MASK_ul_srs_eof_mism (uint32_t)0x00000040
#define MM_B_FORM_DEFORM_IRQ_C1_MASK_ul_srs_sof_mism (uint32_t)0x00000020
#define MM_B_FORM_DEFORM_IRQ_C1_MASK_ul_sym_eof_mism (uint32_t)0x00000008
#define MM_B_FORM_DEFORM_IRQ_C1_MASK_ul_sym_sof_mism (uint32_t)0x00000004
#define MM_B_FORM_DEFORM_IRQ_C1_MASK_uls0_sym_indic_mism (uint32_t)0x00000002
#define MM_B_FORM_DEFORM_IRQ_C1_MASK_rfs_indic_mism (uint32_t)0x00000001
#define MM_B_FORM_DEFORM_IRQ_C1_FORCE_prach_layer0_sof_mism (uint32_t)0x00008000
#define MM_B_FORM_DEFORM_IRQ_C1_FORCE_prach_layer0_eof_mism (uint32_t)0x00004000
#define MM_B_FORM_DEFORM_IRQ_C1_FORCE_prach_layer1_sof_mism (uint32_t)0x00002000
#define MM_B_FORM_DEFORM_IRQ_C1_FORCE_prach_layer1_eof_mism (uint32_t)0x00001000
#define MM_B_FORM_DEFORM_IRQ_C1_FORCE_dl_sf_num_err (uint32_t)0x00000100
#define MM_B_FORM_DEFORM_IRQ_C1_FORCE_dl_header_err (uint32_t)0x00000080
#define MM_B_FORM_DEFORM_IRQ_C1_FORCE_ul_srs_eof_mism (uint32_t)0x00000040
#define MM_B_FORM_DEFORM_IRQ_C1_FORCE_ul_srs_sof_mism (uint32_t)0x00000020
#define MM_B_FORM_DEFORM_IRQ_C1_FORCE_ul_sym_eof_mism (uint32_t)0x00000008
#define MM_B_FORM_DEFORM_IRQ_C1_FORCE_ul_sym_sof_mism (uint32_t)0x00000004
#define MM_B_FORM_DEFORM_IRQ_C1_FORCE_uls0_sym_indic_mism (uint32_t)0x00000002
#define MM_B_FORM_DEFORM_IRQ_C1_FORCE_rfs_indic_mism (uint32_t)0x00000001
#define MM_B_FORM_DEFORM_IRQ_C1_DB_prach_layer0_sof_mism (uint32_t)0x00008000
#define MM_B_FORM_DEFORM_IRQ_C1_DB_prach_layer0_eof_mism (uint32_t)0x00004000
#define MM_B_FORM_DEFORM_IRQ_C1_DB_prach_layer1_sof_mism (uint32_t)0x00002000
#define MM_B_FORM_DEFORM_IRQ_C1_DB_prach_layer1_eof_mism (uint32_t)0x00001000
#define MM_B_FORM_DEFORM_IRQ_C1_DB_dl_sf_num_err (uint32_t)0x00000100
#define MM_B_FORM_DEFORM_IRQ_C1_DB_dl_header_err (uint32_t)0x00000080
#define MM_B_FORM_DEFORM_IRQ_C1_DB_ul_srs_eof_mism (uint32_t)0x00000040
#define MM_B_FORM_DEFORM_IRQ_C1_DB_ul_srs_sof_mism (uint32_t)0x00000020
#define MM_B_FORM_DEFORM_IRQ_C1_DB_ul_sym_eof_mism (uint32_t)0x00000008
#define MM_B_FORM_DEFORM_IRQ_C1_DB_ul_sym_sof_mism (uint32_t)0x00000004
#define MM_B_FORM_DEFORM_IRQ_C1_DB_uls0_sym_indic_mism (uint32_t)0x00000002
#define MM_B_FORM_DEFORM_IRQ_C1_DB_rfs_indic_mism (uint32_t)0x00000001
#define MM_B_FORM_DEFORM_IRQ_C1_TRIG_prach_layer0_sof_mism (uint32_t)0x00008000
#define MM_B_FORM_DEFORM_IRQ_C1_TRIG_prach_layer0_eof_mism (uint32_t)0x00004000
#define MM_B_FORM_DEFORM_IRQ_C1_TRIG_prach_layer1_sof_mism (uint32_t)0x00002000
#define MM_B_FORM_DEFORM_IRQ_C1_TRIG_prach_layer1_eof_mism (uint32_t)0x00001000
#define MM_B_FORM_DEFORM_IRQ_C1_TRIG_dl_sf_num_err (uint32_t)0x00000100
#define MM_B_FORM_DEFORM_IRQ_C1_TRIG_dl_header_err (uint32_t)0x00000080
#define MM_B_FORM_DEFORM_IRQ_C1_TRIG_ul_srs_eof_mism (uint32_t)0x00000040
#define MM_B_FORM_DEFORM_IRQ_C1_TRIG_ul_srs_sof_mism (uint32_t)0x00000020
#define MM_B_FORM_DEFORM_IRQ_C1_TRIG_ul_sym_eof_mism (uint32_t)0x00000008
#define MM_B_FORM_DEFORM_IRQ_C1_TRIG_ul_sym_sof_mism (uint32_t)0x00000004
#define MM_B_FORM_DEFORM_IRQ_C1_TRIG_uls0_sym_indic_mism (uint32_t)0x00000002
#define MM_B_FORM_DEFORM_IRQ_C1_TRIG_rfs_indic_mism (uint32_t)0x00000001
#define MM_B_FORM_DEFORM_IRQ_C2_prach_layer0_sof_mism (uint32_t)0x00008000
#define MM_B_FORM_DEFORM_IRQ_C2_prach_layer0_eof_mism (uint32_t)0x00004000
#define MM_B_FORM_DEFORM_IRQ_C2_prach_layer1_sof_mism (uint32_t)0x00002000
#define MM_B_FORM_DEFORM_IRQ_C2_prach_layer1_eof_mism (uint32_t)0x00001000
#define MM_B_FORM_DEFORM_IRQ_C2_dl_sf_num_err    (uint32_t)0x00000100
#define MM_B_FORM_DEFORM_IRQ_C2_dl_header_err    (uint32_t)0x00000080
#define MM_B_FORM_DEFORM_IRQ_C2_ul_srs_eof_mism  (uint32_t)0x00000040
#define MM_B_FORM_DEFORM_IRQ_C2_ul_srs_sof_mism  (uint32_t)0x00000020
#define MM_B_FORM_DEFORM_IRQ_C2_ul_sym_eof_mism  (uint32_t)0x00000008
#define MM_B_FORM_DEFORM_IRQ_C2_ul_sym_sof_mism  (uint32_t)0x00000004
#define MM_B_FORM_DEFORM_IRQ_C2_uls0_sym_indic_mism (uint32_t)0x00000002
#define MM_B_FORM_DEFORM_IRQ_C2_rfs_indic_mism   (uint32_t)0x00000001
#define MM_B_FORM_DEFORM_IRQ_C2_TRAP_prach_layer0_sof_mism (uint32_t)0x00008000
#define MM_B_FORM_DEFORM_IRQ_C2_TRAP_prach_layer0_eof_mism (uint32_t)0x00004000
#define MM_B_FORM_DEFORM_IRQ_C2_TRAP_prach_layer1_sof_mism (uint32_t)0x00002000
#define MM_B_FORM_DEFORM_IRQ_C2_TRAP_prach_layer1_eof_mism (uint32_t)0x00001000
#define MM_B_FORM_DEFORM_IRQ_C2_TRAP_dl_sf_num_err (uint32_t)0x00000100
#define MM_B_FORM_DEFORM_IRQ_C2_TRAP_dl_header_err (uint32_t)0x00000080
#define MM_B_FORM_DEFORM_IRQ_C2_TRAP_ul_srs_eof_mism (uint32_t)0x00000040
#define MM_B_FORM_DEFORM_IRQ_C2_TRAP_ul_srs_sof_mism (uint32_t)0x00000020
#define MM_B_FORM_DEFORM_IRQ_C2_TRAP_ul_sym_eof_mism (uint32_t)0x00000008
#define MM_B_FORM_DEFORM_IRQ_C2_TRAP_ul_sym_sof_mism (uint32_t)0x00000004
#define MM_B_FORM_DEFORM_IRQ_C2_TRAP_uls0_sym_indic_mism (uint32_t)0x00000002
#define MM_B_FORM_DEFORM_IRQ_C2_TRAP_rfs_indic_mism (uint32_t)0x00000001
#define MM_B_FORM_DEFORM_IRQ_C2_MASK_prach_layer0_sof_mism (uint32_t)0x00008000
#define MM_B_FORM_DEFORM_IRQ_C2_MASK_prach_layer0_eof_mism (uint32_t)0x00004000
#define MM_B_FORM_DEFORM_IRQ_C2_MASK_prach_layer1_sof_mism (uint32_t)0x00002000
#define MM_B_FORM_DEFORM_IRQ_C2_MASK_prach_layer1_eof_mism (uint32_t)0x00001000
#define MM_B_FORM_DEFORM_IRQ_C2_MASK_dl_sf_num_err (uint32_t)0x00000100
#define MM_B_FORM_DEFORM_IRQ_C2_MASK_dl_header_err (uint32_t)0x00000080
#define MM_B_FORM_DEFORM_IRQ_C2_MASK_ul_srs_eof_mism (uint32_t)0x00000040
#define MM_B_FORM_DEFORM_IRQ_C2_MASK_ul_srs_sof_mism (uint32_t)0x00000020
#define MM_B_FORM_DEFORM_IRQ_C2_MASK_ul_sym_eof_mism (uint32_t)0x00000008
#define MM_B_FORM_DEFORM_IRQ_C2_MASK_ul_sym_sof_mism (uint32_t)0x00000004
#define MM_B_FORM_DEFORM_IRQ_C2_MASK_uls0_sym_indic_mism (uint32_t)0x00000002
#define MM_B_FORM_DEFORM_IRQ_C2_MASK_rfs_indic_mism (uint32_t)0x00000001
#define MM_B_FORM_DEFORM_IRQ_C2_FORCE_prach_layer0_sof_mism (uint32_t)0x00008000
#define MM_B_FORM_DEFORM_IRQ_C2_FORCE_prach_layer0_eof_mism (uint32_t)0x00004000
#define MM_B_FORM_DEFORM_IRQ_C2_FORCE_prach_layer1_sof_mism (uint32_t)0x00002000
#define MM_B_FORM_DEFORM_IRQ_C2_FORCE_prach_layer1_eof_mism (uint32_t)0x00001000
#define MM_B_FORM_DEFORM_IRQ_C2_FORCE_dl_sf_num_err (uint32_t)0x00000100
#define MM_B_FORM_DEFORM_IRQ_C2_FORCE_dl_header_err (uint32_t)0x00000080
#define MM_B_FORM_DEFORM_IRQ_C2_FORCE_ul_srs_eof_mism (uint32_t)0x00000040
#define MM_B_FORM_DEFORM_IRQ_C2_FORCE_ul_srs_sof_mism (uint32_t)0x00000020
#define MM_B_FORM_DEFORM_IRQ_C2_FORCE_ul_sym_eof_mism (uint32_t)0x00000008
#define MM_B_FORM_DEFORM_IRQ_C2_FORCE_ul_sym_sof_mism (uint32_t)0x00000004
#define MM_B_FORM_DEFORM_IRQ_C2_FORCE_uls0_sym_indic_mism (uint32_t)0x00000002
#define MM_B_FORM_DEFORM_IRQ_C2_FORCE_rfs_indic_mism (uint32_t)0x00000001
#define MM_B_FORM_DEFORM_IRQ_C2_DB_prach_layer0_sof_mism (uint32_t)0x00008000
#define MM_B_FORM_DEFORM_IRQ_C2_DB_prach_layer0_eof_mism (uint32_t)0x00004000
#define MM_B_FORM_DEFORM_IRQ_C2_DB_prach_layer1_sof_mism (uint32_t)0x00002000
#define MM_B_FORM_DEFORM_IRQ_C2_DB_prach_layer1_eof_mism (uint32_t)0x00001000
#define MM_B_FORM_DEFORM_IRQ_C2_DB_dl_sf_num_err (uint32_t)0x00000100
#define MM_B_FORM_DEFORM_IRQ_C2_DB_dl_header_err (uint32_t)0x00000080
#define MM_B_FORM_DEFORM_IRQ_C2_DB_ul_srs_eof_mism (uint32_t)0x00000040
#define MM_B_FORM_DEFORM_IRQ_C2_DB_ul_srs_sof_mism (uint32_t)0x00000020
#define MM_B_FORM_DEFORM_IRQ_C2_DB_ul_sym_eof_mism (uint32_t)0x00000008
#define MM_B_FORM_DEFORM_IRQ_C2_DB_ul_sym_sof_mism (uint32_t)0x00000004
#define MM_B_FORM_DEFORM_IRQ_C2_DB_uls0_sym_indic_mism (uint32_t)0x00000002
#define MM_B_FORM_DEFORM_IRQ_C2_DB_rfs_indic_mism (uint32_t)0x00000001
#define MM_B_FORM_DEFORM_IRQ_C2_TRIG_prach_layer0_sof_mism (uint32_t)0x00008000
#define MM_B_FORM_DEFORM_IRQ_C2_TRIG_prach_layer0_eof_mism (uint32_t)0x00004000
#define MM_B_FORM_DEFORM_IRQ_C2_TRIG_prach_layer1_sof_mism (uint32_t)0x00002000
#define MM_B_FORM_DEFORM_IRQ_C2_TRIG_prach_layer1_eof_mism (uint32_t)0x00001000
#define MM_B_FORM_DEFORM_IRQ_C2_TRIG_dl_sf_num_err (uint32_t)0x00000100
#define MM_B_FORM_DEFORM_IRQ_C2_TRIG_dl_header_err (uint32_t)0x00000080
#define MM_B_FORM_DEFORM_IRQ_C2_TRIG_ul_srs_eof_mism (uint32_t)0x00000040
#define MM_B_FORM_DEFORM_IRQ_C2_TRIG_ul_srs_sof_mism (uint32_t)0x00000020
#define MM_B_FORM_DEFORM_IRQ_C2_TRIG_ul_sym_eof_mism (uint32_t)0x00000008
#define MM_B_FORM_DEFORM_IRQ_C2_TRIG_ul_sym_sof_mism (uint32_t)0x00000004
#define MM_B_FORM_DEFORM_IRQ_C2_TRIG_uls0_sym_indic_mism (uint32_t)0x00000002
#define MM_B_FORM_DEFORM_IRQ_C2_TRIG_rfs_indic_mism (uint32_t)0x00000001
#define MM_B_FORM_DEFORM_CTRL_C0_dl_agc_en       (uint32_t)0x00400000
#define MM_B_FORM_DEFORM_CTRL_C0_wgt_en          (uint32_t)0x00200000
#define MM_B_FORM_DEFORM_CTRL_C0_dl_en           (uint32_t)0x00100000
#define MM_B_FORM_DEFORM_CTRL_C0_ul_en           (uint32_t)0x00000040
#define MM_B_FORM_DEFORM_CTRL_C0_prach_en        (uint32_t)0x00000020
#define MM_B_FORM_DEFORM_CTRL_C0_srs_en          (uint32_t)0x00000010
#define MM_B_FORM_DEFORM_CTRL_C0_prach_s0ul_en   (uint32_t)0x00000001
#define MM_B_FORM_DEFORM_CTRL_C1_dl_agc_en       (uint32_t)0x00400000
#define MM_B_FORM_DEFORM_CTRL_C1_wgt_en          (uint32_t)0x00200000
#define MM_B_FORM_DEFORM_CTRL_C1_dl_en           (uint32_t)0x00100000
#define MM_B_FORM_DEFORM_CTRL_C1_ul_en           (uint32_t)0x00000040
#define MM_B_FORM_DEFORM_CTRL_C1_prach_en        (uint32_t)0x00000020
#define MM_B_FORM_DEFORM_CTRL_C1_srs_en          (uint32_t)0x00000010
#define MM_B_FORM_DEFORM_CTRL_C1_prach_s0ul_en   (uint32_t)0x00000001
#define MM_B_FORM_DEFORM_CTRL_C2_dl_agc_en       (uint32_t)0x00400000
#define MM_B_FORM_DEFORM_CTRL_C2_wgt_en          (uint32_t)0x00200000
#define MM_B_FORM_DEFORM_CTRL_C2_dl_en           (uint32_t)0x00100000
#define MM_B_FORM_DEFORM_CTRL_C2_ul_en           (uint32_t)0x00000040
#define MM_B_FORM_DEFORM_CTRL_C2_prach_en        (uint32_t)0x00000020
#define MM_B_FORM_DEFORM_CTRL_C2_srs_en          (uint32_t)0x00000010
#define MM_B_FORM_DEFORM_CTRL_C2_prach_s0ul_en   (uint32_t)0x00000001
#define MM_B_FORM_DEFORM_STATUS_C0_ul_fs_previous_value_31_16 (uint32_t)0xffff0000
#define MM_B_FORM_DEFORM_STATUS_C0_ul_fsinfo_is_calculated (uint32_t)0x00008000
#define MM_B_FORM_DEFORM_STATUS_C0_ul_fs_changed (uint32_t)0x00004000
#define MM_B_FORM_DEFORM_STATUS_C0_ul_fs_unstable_cnt_3_0 (uint32_t)0x0000000f
#define MM_B_FORM_DEFORM_STATUS_C1_ul_fs_previous_value_31_16 (uint32_t)0xffff0000
#define MM_B_FORM_DEFORM_STATUS_C1_ul_fsinfo_is_calculated (uint32_t)0x00008000
#define MM_B_FORM_DEFORM_STATUS_C1_ul_fs_changed (uint32_t)0x00004000
#define MM_B_FORM_DEFORM_STATUS_C1_ul_fs_unstable_cnt_3_0 (uint32_t)0x0000000f
#define MM_B_FORM_DEFORM_STATUS_C2_ul_fs_previous_value_31_16 (uint32_t)0xffff0000
#define MM_B_FORM_DEFORM_STATUS_C2_ul_fsinfo_is_calculated (uint32_t)0x00008000
#define MM_B_FORM_DEFORM_STATUS_C2_ul_fs_changed (uint32_t)0x00004000
#define MM_B_FORM_DEFORM_STATUS_C2_ul_fs_unstable_cnt_3_0 (uint32_t)0x0000000f
#define MM_B_FORM_DEFORM_FS_INFO_C0_dl_fs_bfn_num_31_24 (uint32_t)0xff000000
#define MM_B_FORM_DEFORM_FS_INFO_C0_dl_fs_hfn_num_23_16 (uint32_t)0x00ff0000
#define MM_B_FORM_DEFORM_FS_INFO_C0_ul_fs_bfn_num_15_8 (uint32_t)0x0000ff00
#define MM_B_FORM_DEFORM_FS_INFO_C0_ul_fs_hfn_num_7_0 (uint32_t)0x000000ff
#define MM_B_FORM_DEFORM_FS_INFO_C1_dl_fs_bfn_num_31_24 (uint32_t)0xff000000
#define MM_B_FORM_DEFORM_FS_INFO_C1_dl_fs_hfn_num_23_16 (uint32_t)0x00ff0000
#define MM_B_FORM_DEFORM_FS_INFO_C1_ul_fs_bfn_num_15_8 (uint32_t)0x0000ff00
#define MM_B_FORM_DEFORM_FS_INFO_C1_ul_fs_hfn_num_7_0 (uint32_t)0x000000ff
#define MM_B_FORM_DEFORM_FS_INFO_C2_dl_fs_bfn_num_31_24 (uint32_t)0xff000000
#define MM_B_FORM_DEFORM_FS_INFO_C2_dl_fs_hfn_num_23_16 (uint32_t)0x00ff0000
#define MM_B_FORM_DEFORM_FS_INFO_C2_ul_fs_bfn_num_15_8 (uint32_t)0x0000ff00
#define MM_B_FORM_DEFORM_FS_INFO_C2_ul_fs_hfn_num_7_0 (uint32_t)0x000000ff

/*** REG *********************************************************************/
#define MM_B_DL_BF_IRQ                           (uint32_t)0x00001000
#define MM_B_DL_BF_IRQ_TRAP                      (uint32_t)0x00001001
#define MM_B_DL_BF_IRQ_MASK                      (uint32_t)0x00001002
#define MM_B_DL_BF_IRQ_FORCE                     (uint32_t)0x00001003
#define MM_B_DL_BF_IRQ_DB                        (uint32_t)0x00001004
#define MM_B_DL_BF_IRQ_TRIG                      (uint32_t)0x00001005
#define MM_B_DL_BF_CTRL                          (uint32_t)0x00001006
#define MM_B_DL_BF_COMMON_WGT_c0_ant_0           (uint32_t)0x00001040
#define MM_B_DL_BF_COMMON_WGT_c0_ant_1           (uint32_t)0x00001041
#define MM_B_DL_BF_COMMON_WGT_c0_ant_2           (uint32_t)0x00001042
#define MM_B_DL_BF_COMMON_WGT_c0_ant_3           (uint32_t)0x00001043
#define MM_B_DL_BF_COMMON_WGT_c0_ant_4           (uint32_t)0x00001044
#define MM_B_DL_BF_COMMON_WGT_c0_ant_5           (uint32_t)0x00001045
#define MM_B_DL_BF_COMMON_WGT_c0_ant_6           (uint32_t)0x00001046
#define MM_B_DL_BF_COMMON_WGT_c0_ant_7           (uint32_t)0x00001047
#define MM_B_DL_BF_COMMON_WGT_c0_ant_8           (uint32_t)0x00001048
#define MM_B_DL_BF_COMMON_WGT_c0_ant_9           (uint32_t)0x00001049
#define MM_B_DL_BF_COMMON_WGT_c0_ant_10          (uint32_t)0x0000104a
#define MM_B_DL_BF_COMMON_WGT_c0_ant_11          (uint32_t)0x0000104b
#define MM_B_DL_BF_COMMON_WGT_c0_ant_12          (uint32_t)0x0000104c
#define MM_B_DL_BF_COMMON_WGT_c0_ant_13          (uint32_t)0x0000104d
#define MM_B_DL_BF_COMMON_WGT_c0_ant_14          (uint32_t)0x0000104e
#define MM_B_DL_BF_COMMON_WGT_c0_ant_15          (uint32_t)0x0000104f
#define MM_B_DL_BF_COMMON_WGT_c0_ant_16          (uint32_t)0x00001050
#define MM_B_DL_BF_COMMON_WGT_c0_ant_17          (uint32_t)0x00001051
#define MM_B_DL_BF_COMMON_WGT_c0_ant_18          (uint32_t)0x00001052
#define MM_B_DL_BF_COMMON_WGT_c0_ant_19          (uint32_t)0x00001053
#define MM_B_DL_BF_COMMON_WGT_c0_ant_20          (uint32_t)0x00001054
#define MM_B_DL_BF_COMMON_WGT_c0_ant_21          (uint32_t)0x00001055
#define MM_B_DL_BF_COMMON_WGT_c0_ant_22          (uint32_t)0x00001056
#define MM_B_DL_BF_COMMON_WGT_c0_ant_23          (uint32_t)0x00001057
#define MM_B_DL_BF_COMMON_WGT_c0_ant_24          (uint32_t)0x00001058
#define MM_B_DL_BF_COMMON_WGT_c0_ant_25          (uint32_t)0x00001059
#define MM_B_DL_BF_COMMON_WGT_c0_ant_26          (uint32_t)0x0000105a
#define MM_B_DL_BF_COMMON_WGT_c0_ant_27          (uint32_t)0x0000105b
#define MM_B_DL_BF_COMMON_WGT_c0_ant_28          (uint32_t)0x0000105c
#define MM_B_DL_BF_COMMON_WGT_c0_ant_29          (uint32_t)0x0000105d
#define MM_B_DL_BF_COMMON_WGT_c0_ant_30          (uint32_t)0x0000105e
#define MM_B_DL_BF_COMMON_WGT_c0_ant_31          (uint32_t)0x0000105f
#define MM_B_DL_BF_COMMON_WGT_c0_ant_32          (uint32_t)0x00001060
#define MM_B_DL_BF_COMMON_WGT_c0_ant_33          (uint32_t)0x00001061
#define MM_B_DL_BF_COMMON_WGT_c0_ant_34          (uint32_t)0x00001062
#define MM_B_DL_BF_COMMON_WGT_c0_ant_35          (uint32_t)0x00001063
#define MM_B_DL_BF_COMMON_WGT_c0_ant_36          (uint32_t)0x00001064
#define MM_B_DL_BF_COMMON_WGT_c0_ant_37          (uint32_t)0x00001065
#define MM_B_DL_BF_COMMON_WGT_c0_ant_38          (uint32_t)0x00001066
#define MM_B_DL_BF_COMMON_WGT_c0_ant_39          (uint32_t)0x00001067
#define MM_B_DL_BF_COMMON_WGT_c0_ant_40          (uint32_t)0x00001068
#define MM_B_DL_BF_COMMON_WGT_c0_ant_41          (uint32_t)0x00001069
#define MM_B_DL_BF_COMMON_WGT_c0_ant_42          (uint32_t)0x0000106a
#define MM_B_DL_BF_COMMON_WGT_c0_ant_43          (uint32_t)0x0000106b
#define MM_B_DL_BF_COMMON_WGT_c0_ant_44          (uint32_t)0x0000106c
#define MM_B_DL_BF_COMMON_WGT_c0_ant_45          (uint32_t)0x0000106d
#define MM_B_DL_BF_COMMON_WGT_c0_ant_46          (uint32_t)0x0000106e
#define MM_B_DL_BF_COMMON_WGT_c0_ant_47          (uint32_t)0x0000106f
#define MM_B_DL_BF_COMMON_WGT_c0_ant_48          (uint32_t)0x00001070
#define MM_B_DL_BF_COMMON_WGT_c0_ant_49          (uint32_t)0x00001071
#define MM_B_DL_BF_COMMON_WGT_c0_ant_50          (uint32_t)0x00001072
#define MM_B_DL_BF_COMMON_WGT_c0_ant_51          (uint32_t)0x00001073
#define MM_B_DL_BF_COMMON_WGT_c0_ant_52          (uint32_t)0x00001074
#define MM_B_DL_BF_COMMON_WGT_c0_ant_53          (uint32_t)0x00001075
#define MM_B_DL_BF_COMMON_WGT_c0_ant_54          (uint32_t)0x00001076
#define MM_B_DL_BF_COMMON_WGT_c0_ant_55          (uint32_t)0x00001077
#define MM_B_DL_BF_COMMON_WGT_c0_ant_56          (uint32_t)0x00001078
#define MM_B_DL_BF_COMMON_WGT_c0_ant_57          (uint32_t)0x00001079
#define MM_B_DL_BF_COMMON_WGT_c0_ant_58          (uint32_t)0x0000107a
#define MM_B_DL_BF_COMMON_WGT_c0_ant_59          (uint32_t)0x0000107b
#define MM_B_DL_BF_COMMON_WGT_c0_ant_60          (uint32_t)0x0000107c
#define MM_B_DL_BF_COMMON_WGT_c0_ant_61          (uint32_t)0x0000107d
#define MM_B_DL_BF_COMMON_WGT_c0_ant_62          (uint32_t)0x0000107e
#define MM_B_DL_BF_COMMON_WGT_c0_ant_63          (uint32_t)0x0000107f
#define MM_B_DL_BF_COMMON_WGT_c1_ant_0           (uint32_t)0x00001080
#define MM_B_DL_BF_COMMON_WGT_c1_ant_1           (uint32_t)0x00001081
#define MM_B_DL_BF_COMMON_WGT_c1_ant_2           (uint32_t)0x00001082
#define MM_B_DL_BF_COMMON_WGT_c1_ant_3           (uint32_t)0x00001083
#define MM_B_DL_BF_COMMON_WGT_c1_ant_4           (uint32_t)0x00001084
#define MM_B_DL_BF_COMMON_WGT_c1_ant_5           (uint32_t)0x00001085
#define MM_B_DL_BF_COMMON_WGT_c1_ant_6           (uint32_t)0x00001086
#define MM_B_DL_BF_COMMON_WGT_c1_ant_7           (uint32_t)0x00001087
#define MM_B_DL_BF_COMMON_WGT_c1_ant_8           (uint32_t)0x00001088
#define MM_B_DL_BF_COMMON_WGT_c1_ant_9           (uint32_t)0x00001089
#define MM_B_DL_BF_COMMON_WGT_c1_ant_10          (uint32_t)0x0000108a
#define MM_B_DL_BF_COMMON_WGT_c1_ant_11          (uint32_t)0x0000108b
#define MM_B_DL_BF_COMMON_WGT_c1_ant_12          (uint32_t)0x0000108c
#define MM_B_DL_BF_COMMON_WGT_c1_ant_13          (uint32_t)0x0000108d
#define MM_B_DL_BF_COMMON_WGT_c1_ant_14          (uint32_t)0x0000108e
#define MM_B_DL_BF_COMMON_WGT_c1_ant_15          (uint32_t)0x0000108f
#define MM_B_DL_BF_COMMON_WGT_c1_ant_16          (uint32_t)0x00001090
#define MM_B_DL_BF_COMMON_WGT_c1_ant_17          (uint32_t)0x00001091
#define MM_B_DL_BF_COMMON_WGT_c1_ant_18          (uint32_t)0x00001092
#define MM_B_DL_BF_COMMON_WGT_c1_ant_19          (uint32_t)0x00001093
#define MM_B_DL_BF_COMMON_WGT_c1_ant_20          (uint32_t)0x00001094
#define MM_B_DL_BF_COMMON_WGT_c1_ant_21          (uint32_t)0x00001095
#define MM_B_DL_BF_COMMON_WGT_c1_ant_22          (uint32_t)0x00001096
#define MM_B_DL_BF_COMMON_WGT_c1_ant_23          (uint32_t)0x00001097
#define MM_B_DL_BF_COMMON_WGT_c1_ant_24          (uint32_t)0x00001098
#define MM_B_DL_BF_COMMON_WGT_c1_ant_25          (uint32_t)0x00001099
#define MM_B_DL_BF_COMMON_WGT_c1_ant_26          (uint32_t)0x0000109a
#define MM_B_DL_BF_COMMON_WGT_c1_ant_27          (uint32_t)0x0000109b
#define MM_B_DL_BF_COMMON_WGT_c1_ant_28          (uint32_t)0x0000109c
#define MM_B_DL_BF_COMMON_WGT_c1_ant_29          (uint32_t)0x0000109d
#define MM_B_DL_BF_COMMON_WGT_c1_ant_30          (uint32_t)0x0000109e
#define MM_B_DL_BF_COMMON_WGT_c1_ant_31          (uint32_t)0x0000109f
#define MM_B_DL_BF_COMMON_WGT_c1_ant_32          (uint32_t)0x000010a0
#define MM_B_DL_BF_COMMON_WGT_c1_ant_33          (uint32_t)0x000010a1
#define MM_B_DL_BF_COMMON_WGT_c1_ant_34          (uint32_t)0x000010a2
#define MM_B_DL_BF_COMMON_WGT_c1_ant_35          (uint32_t)0x000010a3
#define MM_B_DL_BF_COMMON_WGT_c1_ant_36          (uint32_t)0x000010a4
#define MM_B_DL_BF_COMMON_WGT_c1_ant_37          (uint32_t)0x000010a5
#define MM_B_DL_BF_COMMON_WGT_c1_ant_38          (uint32_t)0x000010a6
#define MM_B_DL_BF_COMMON_WGT_c1_ant_39          (uint32_t)0x000010a7
#define MM_B_DL_BF_COMMON_WGT_c1_ant_40          (uint32_t)0x000010a8
#define MM_B_DL_BF_COMMON_WGT_c1_ant_41          (uint32_t)0x000010a9
#define MM_B_DL_BF_COMMON_WGT_c1_ant_42          (uint32_t)0x000010aa
#define MM_B_DL_BF_COMMON_WGT_c1_ant_43          (uint32_t)0x000010ab
#define MM_B_DL_BF_COMMON_WGT_c1_ant_44          (uint32_t)0x000010ac
#define MM_B_DL_BF_COMMON_WGT_c1_ant_45          (uint32_t)0x000010ad
#define MM_B_DL_BF_COMMON_WGT_c1_ant_46          (uint32_t)0x000010ae
#define MM_B_DL_BF_COMMON_WGT_c1_ant_47          (uint32_t)0x000010af
#define MM_B_DL_BF_COMMON_WGT_c1_ant_48          (uint32_t)0x000010b0
#define MM_B_DL_BF_COMMON_WGT_c1_ant_49          (uint32_t)0x000010b1
#define MM_B_DL_BF_COMMON_WGT_c1_ant_50          (uint32_t)0x000010b2
#define MM_B_DL_BF_COMMON_WGT_c1_ant_51          (uint32_t)0x000010b3
#define MM_B_DL_BF_COMMON_WGT_c1_ant_52          (uint32_t)0x000010b4
#define MM_B_DL_BF_COMMON_WGT_c1_ant_53          (uint32_t)0x000010b5
#define MM_B_DL_BF_COMMON_WGT_c1_ant_54          (uint32_t)0x000010b6
#define MM_B_DL_BF_COMMON_WGT_c1_ant_55          (uint32_t)0x000010b7
#define MM_B_DL_BF_COMMON_WGT_c1_ant_56          (uint32_t)0x000010b8
#define MM_B_DL_BF_COMMON_WGT_c1_ant_57          (uint32_t)0x000010b9
#define MM_B_DL_BF_COMMON_WGT_c1_ant_58          (uint32_t)0x000010ba
#define MM_B_DL_BF_COMMON_WGT_c1_ant_59          (uint32_t)0x000010bb
#define MM_B_DL_BF_COMMON_WGT_c1_ant_60          (uint32_t)0x000010bc
#define MM_B_DL_BF_COMMON_WGT_c1_ant_61          (uint32_t)0x000010bd
#define MM_B_DL_BF_COMMON_WGT_c1_ant_62          (uint32_t)0x000010be
#define MM_B_DL_BF_COMMON_WGT_c1_ant_63          (uint32_t)0x000010bf
#define MM_B_DL_BF_COMMON_WGT_c2_ant_0           (uint32_t)0x000010c0
#define MM_B_DL_BF_COMMON_WGT_c2_ant_1           (uint32_t)0x000010c1
#define MM_B_DL_BF_COMMON_WGT_c2_ant_2           (uint32_t)0x000010c2
#define MM_B_DL_BF_COMMON_WGT_c2_ant_3           (uint32_t)0x000010c3
#define MM_B_DL_BF_COMMON_WGT_c2_ant_4           (uint32_t)0x000010c4
#define MM_B_DL_BF_COMMON_WGT_c2_ant_5           (uint32_t)0x000010c5
#define MM_B_DL_BF_COMMON_WGT_c2_ant_6           (uint32_t)0x000010c6
#define MM_B_DL_BF_COMMON_WGT_c2_ant_7           (uint32_t)0x000010c7
#define MM_B_DL_BF_COMMON_WGT_c2_ant_8           (uint32_t)0x000010c8
#define MM_B_DL_BF_COMMON_WGT_c2_ant_9           (uint32_t)0x000010c9
#define MM_B_DL_BF_COMMON_WGT_c2_ant_10          (uint32_t)0x000010ca
#define MM_B_DL_BF_COMMON_WGT_c2_ant_11          (uint32_t)0x000010cb
#define MM_B_DL_BF_COMMON_WGT_c2_ant_12          (uint32_t)0x000010cc
#define MM_B_DL_BF_COMMON_WGT_c2_ant_13          (uint32_t)0x000010cd
#define MM_B_DL_BF_COMMON_WGT_c2_ant_14          (uint32_t)0x000010ce
#define MM_B_DL_BF_COMMON_WGT_c2_ant_15          (uint32_t)0x000010cf
#define MM_B_DL_BF_COMMON_WGT_c2_ant_16          (uint32_t)0x000010d0
#define MM_B_DL_BF_COMMON_WGT_c2_ant_17          (uint32_t)0x000010d1
#define MM_B_DL_BF_COMMON_WGT_c2_ant_18          (uint32_t)0x000010d2
#define MM_B_DL_BF_COMMON_WGT_c2_ant_19          (uint32_t)0x000010d3
#define MM_B_DL_BF_COMMON_WGT_c2_ant_20          (uint32_t)0x000010d4
#define MM_B_DL_BF_COMMON_WGT_c2_ant_21          (uint32_t)0x000010d5
#define MM_B_DL_BF_COMMON_WGT_c2_ant_22          (uint32_t)0x000010d6
#define MM_B_DL_BF_COMMON_WGT_c2_ant_23          (uint32_t)0x000010d7
#define MM_B_DL_BF_COMMON_WGT_c2_ant_24          (uint32_t)0x000010d8
#define MM_B_DL_BF_COMMON_WGT_c2_ant_25          (uint32_t)0x000010d9
#define MM_B_DL_BF_COMMON_WGT_c2_ant_26          (uint32_t)0x000010da
#define MM_B_DL_BF_COMMON_WGT_c2_ant_27          (uint32_t)0x000010db
#define MM_B_DL_BF_COMMON_WGT_c2_ant_28          (uint32_t)0x000010dc
#define MM_B_DL_BF_COMMON_WGT_c2_ant_29          (uint32_t)0x000010dd
#define MM_B_DL_BF_COMMON_WGT_c2_ant_30          (uint32_t)0x000010de
#define MM_B_DL_BF_COMMON_WGT_c2_ant_31          (uint32_t)0x000010df
#define MM_B_DL_BF_COMMON_WGT_c2_ant_32          (uint32_t)0x000010e0
#define MM_B_DL_BF_COMMON_WGT_c2_ant_33          (uint32_t)0x000010e1
#define MM_B_DL_BF_COMMON_WGT_c2_ant_34          (uint32_t)0x000010e2
#define MM_B_DL_BF_COMMON_WGT_c2_ant_35          (uint32_t)0x000010e3
#define MM_B_DL_BF_COMMON_WGT_c2_ant_36          (uint32_t)0x000010e4
#define MM_B_DL_BF_COMMON_WGT_c2_ant_37          (uint32_t)0x000010e5
#define MM_B_DL_BF_COMMON_WGT_c2_ant_38          (uint32_t)0x000010e6
#define MM_B_DL_BF_COMMON_WGT_c2_ant_39          (uint32_t)0x000010e7
#define MM_B_DL_BF_COMMON_WGT_c2_ant_40          (uint32_t)0x000010e8
#define MM_B_DL_BF_COMMON_WGT_c2_ant_41          (uint32_t)0x000010e9
#define MM_B_DL_BF_COMMON_WGT_c2_ant_42          (uint32_t)0x000010ea
#define MM_B_DL_BF_COMMON_WGT_c2_ant_43          (uint32_t)0x000010eb
#define MM_B_DL_BF_COMMON_WGT_c2_ant_44          (uint32_t)0x000010ec
#define MM_B_DL_BF_COMMON_WGT_c2_ant_45          (uint32_t)0x000010ed
#define MM_B_DL_BF_COMMON_WGT_c2_ant_46          (uint32_t)0x000010ee
#define MM_B_DL_BF_COMMON_WGT_c2_ant_47          (uint32_t)0x000010ef
#define MM_B_DL_BF_COMMON_WGT_c2_ant_48          (uint32_t)0x000010f0
#define MM_B_DL_BF_COMMON_WGT_c2_ant_49          (uint32_t)0x000010f1
#define MM_B_DL_BF_COMMON_WGT_c2_ant_50          (uint32_t)0x000010f2
#define MM_B_DL_BF_COMMON_WGT_c2_ant_51          (uint32_t)0x000010f3
#define MM_B_DL_BF_COMMON_WGT_c2_ant_52          (uint32_t)0x000010f4
#define MM_B_DL_BF_COMMON_WGT_c2_ant_53          (uint32_t)0x000010f5
#define MM_B_DL_BF_COMMON_WGT_c2_ant_54          (uint32_t)0x000010f6
#define MM_B_DL_BF_COMMON_WGT_c2_ant_55          (uint32_t)0x000010f7
#define MM_B_DL_BF_COMMON_WGT_c2_ant_56          (uint32_t)0x000010f8
#define MM_B_DL_BF_COMMON_WGT_c2_ant_57          (uint32_t)0x000010f9
#define MM_B_DL_BF_COMMON_WGT_c2_ant_58          (uint32_t)0x000010fa
#define MM_B_DL_BF_COMMON_WGT_c2_ant_59          (uint32_t)0x000010fb
#define MM_B_DL_BF_COMMON_WGT_c2_ant_60          (uint32_t)0x000010fc
#define MM_B_DL_BF_COMMON_WGT_c2_ant_61          (uint32_t)0x000010fd
#define MM_B_DL_BF_COMMON_WGT_c2_ant_62          (uint32_t)0x000010fe
#define MM_B_DL_BF_COMMON_WGT_c2_ant_63          (uint32_t)0x000010ff

/*** FIELD *******************************************************************/
#define MM_B_DL_BF_IRQ_OVFL                      (uint32_t)0x00000001
#define MM_B_DL_BF_IRQ_TRAP_OVFL                 (uint32_t)0x00000001
#define MM_B_DL_BF_IRQ_MASK_OVFL                 (uint32_t)0x00000001
#define MM_B_DL_BF_IRQ_FORCE_OVFL                (uint32_t)0x00000001
#define MM_B_DL_BF_IRQ_DB_OVFL                   (uint32_t)0x00000001
#define MM_B_DL_BF_IRQ_TRIG_OVFL                 (uint32_t)0x00000001
#define MM_B_DL_BF_CTRL_TEST_MODE                (uint32_t)0x00000002
#define MM_B_DL_BF_CTRL_RST                      (uint32_t)0x00000001
#define MM_B_DL_BF_COMMON_WGT_c0_ant_0_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_0_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_0_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_0_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_1_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_1_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_1_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_1_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_2_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_2_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_2_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_2_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_3_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_3_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_3_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_3_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_4_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_4_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_4_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_4_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_5_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_5_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_5_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_5_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_6_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_6_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_6_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_6_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_7_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_7_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_7_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_7_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_8_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_8_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_8_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_8_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_9_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_9_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_9_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_9_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_10_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_10_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_10_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_10_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_11_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_11_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_11_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_11_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_12_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_12_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_12_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_12_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_13_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_13_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_13_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_13_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_14_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_14_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_14_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_14_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_15_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_15_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_15_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_15_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_16_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_16_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_16_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_16_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_17_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_17_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_17_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_17_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_18_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_18_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_18_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_18_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_19_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_19_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_19_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_19_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_20_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_20_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_20_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_20_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_21_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_21_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_21_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_21_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_22_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_22_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_22_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_22_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_23_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_23_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_23_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_23_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_24_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_24_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_24_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_24_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_25_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_25_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_25_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_25_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_26_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_26_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_26_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_26_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_27_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_27_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_27_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_27_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_28_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_28_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_28_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_28_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_29_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_29_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_29_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_29_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_30_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_30_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_30_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_30_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_31_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_31_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_31_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_31_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_32_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_32_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_32_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_32_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_33_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_33_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_33_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_33_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_34_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_34_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_34_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_34_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_35_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_35_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_35_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_35_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_36_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_36_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_36_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_36_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_37_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_37_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_37_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_37_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_38_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_38_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_38_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_38_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_39_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_39_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_39_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_39_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_40_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_40_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_40_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_40_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_41_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_41_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_41_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_41_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_42_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_42_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_42_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_42_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_43_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_43_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_43_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_43_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_44_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_44_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_44_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_44_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_45_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_45_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_45_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_45_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_46_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_46_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_46_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_46_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_47_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_47_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_47_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_47_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_48_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_48_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_48_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_48_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_49_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_49_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_49_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_49_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_50_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_50_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_50_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_50_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_51_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_51_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_51_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_51_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_52_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_52_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_52_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_52_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_53_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_53_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_53_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_53_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_54_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_54_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_54_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_54_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_55_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_55_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_55_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_55_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_56_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_56_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_56_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_56_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_57_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_57_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_57_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_57_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_58_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_58_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_58_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_58_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_59_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_59_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_59_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_59_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_60_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_60_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_60_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_60_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_61_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_61_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_61_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_61_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_62_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_62_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_62_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_62_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c0_ant_63_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_63_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c0_ant_63_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c0_ant_63_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_0_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_0_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_0_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_0_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_1_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_1_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_1_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_1_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_2_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_2_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_2_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_2_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_3_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_3_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_3_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_3_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_4_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_4_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_4_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_4_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_5_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_5_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_5_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_5_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_6_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_6_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_6_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_6_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_7_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_7_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_7_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_7_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_8_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_8_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_8_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_8_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_9_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_9_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_9_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_9_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_10_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_10_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_10_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_10_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_11_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_11_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_11_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_11_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_12_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_12_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_12_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_12_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_13_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_13_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_13_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_13_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_14_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_14_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_14_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_14_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_15_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_15_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_15_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_15_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_16_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_16_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_16_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_16_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_17_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_17_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_17_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_17_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_18_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_18_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_18_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_18_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_19_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_19_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_19_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_19_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_20_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_20_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_20_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_20_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_21_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_21_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_21_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_21_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_22_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_22_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_22_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_22_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_23_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_23_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_23_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_23_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_24_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_24_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_24_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_24_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_25_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_25_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_25_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_25_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_26_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_26_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_26_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_26_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_27_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_27_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_27_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_27_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_28_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_28_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_28_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_28_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_29_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_29_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_29_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_29_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_30_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_30_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_30_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_30_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_31_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_31_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_31_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_31_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_32_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_32_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_32_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_32_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_33_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_33_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_33_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_33_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_34_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_34_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_34_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_34_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_35_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_35_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_35_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_35_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_36_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_36_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_36_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_36_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_37_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_37_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_37_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_37_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_38_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_38_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_38_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_38_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_39_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_39_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_39_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_39_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_40_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_40_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_40_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_40_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_41_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_41_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_41_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_41_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_42_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_42_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_42_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_42_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_43_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_43_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_43_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_43_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_44_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_44_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_44_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_44_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_45_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_45_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_45_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_45_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_46_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_46_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_46_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_46_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_47_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_47_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_47_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_47_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_48_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_48_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_48_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_48_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_49_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_49_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_49_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_49_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_50_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_50_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_50_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_50_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_51_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_51_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_51_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_51_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_52_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_52_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_52_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_52_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_53_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_53_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_53_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_53_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_54_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_54_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_54_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_54_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_55_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_55_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_55_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_55_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_56_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_56_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_56_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_56_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_57_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_57_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_57_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_57_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_58_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_58_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_58_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_58_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_59_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_59_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_59_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_59_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_60_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_60_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_60_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_60_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_61_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_61_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_61_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_61_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_62_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_62_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_62_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_62_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c1_ant_63_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_63_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c1_ant_63_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c1_ant_63_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_0_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_0_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_0_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_0_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_1_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_1_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_1_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_1_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_2_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_2_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_2_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_2_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_3_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_3_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_3_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_3_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_4_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_4_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_4_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_4_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_5_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_5_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_5_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_5_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_6_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_6_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_6_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_6_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_7_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_7_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_7_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_7_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_8_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_8_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_8_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_8_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_9_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_9_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_9_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_9_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_10_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_10_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_10_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_10_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_11_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_11_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_11_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_11_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_12_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_12_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_12_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_12_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_13_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_13_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_13_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_13_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_14_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_14_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_14_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_14_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_15_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_15_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_15_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_15_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_16_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_16_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_16_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_16_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_17_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_17_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_17_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_17_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_18_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_18_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_18_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_18_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_19_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_19_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_19_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_19_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_20_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_20_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_20_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_20_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_21_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_21_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_21_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_21_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_22_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_22_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_22_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_22_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_23_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_23_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_23_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_23_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_24_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_24_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_24_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_24_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_25_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_25_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_25_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_25_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_26_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_26_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_26_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_26_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_27_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_27_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_27_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_27_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_28_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_28_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_28_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_28_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_29_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_29_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_29_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_29_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_30_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_30_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_30_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_30_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_31_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_31_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_31_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_31_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_32_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_32_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_32_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_32_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_33_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_33_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_33_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_33_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_34_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_34_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_34_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_34_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_35_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_35_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_35_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_35_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_36_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_36_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_36_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_36_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_37_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_37_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_37_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_37_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_38_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_38_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_38_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_38_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_39_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_39_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_39_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_39_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_40_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_40_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_40_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_40_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_41_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_41_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_41_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_41_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_42_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_42_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_42_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_42_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_43_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_43_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_43_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_43_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_44_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_44_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_44_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_44_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_45_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_45_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_45_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_45_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_46_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_46_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_46_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_46_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_47_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_47_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_47_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_47_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_48_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_48_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_48_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_48_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_49_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_49_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_49_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_49_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_50_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_50_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_50_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_50_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_51_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_51_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_51_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_51_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_52_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_52_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_52_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_52_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_53_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_53_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_53_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_53_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_54_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_54_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_54_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_54_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_55_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_55_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_55_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_55_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_56_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_56_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_56_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_56_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_57_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_57_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_57_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_57_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_58_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_58_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_58_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_58_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_59_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_59_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_59_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_59_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_60_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_60_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_60_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_60_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_61_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_61_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_61_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_61_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_62_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_62_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_62_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_62_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_DL_BF_COMMON_WGT_c2_ant_63_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_63_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_DL_BF_COMMON_WGT_c2_ant_63_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_DL_BF_COMMON_WGT_c2_ant_63_LA0_I_7_0 (uint32_t)0x000000ff

/*** REG *********************************************************************/
#define MM_B_DL_AC_ADJUST_IRQ                    (uint32_t)0x00001400
#define MM_B_DL_AC_ADJUST_IRQ_TRAP               (uint32_t)0x00001401
#define MM_B_DL_AC_ADJUST_IRQ_MASK               (uint32_t)0x00001402
#define MM_B_DL_AC_ADJUST_IRQ_FORCE              (uint32_t)0x00001403
#define MM_B_DL_AC_ADJUST_IRQ_DB                 (uint32_t)0x00001404
#define MM_B_DL_AC_ADJUST_IRQ_TRIG               (uint32_t)0x00001405
#define MM_B_DL_AC_ADJUST_CTRL                   (uint32_t)0x00001406
#define MM_B_DL_AC_ADJUST_WIRETAP_SIGNAL_CHOOSE  (uint32_t)0x00001407
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_0          (uint32_t)0x00001440
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_1          (uint32_t)0x00001441
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_2          (uint32_t)0x00001442
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_3          (uint32_t)0x00001443
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_4          (uint32_t)0x00001444
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_5          (uint32_t)0x00001445
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_6          (uint32_t)0x00001446
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_7          (uint32_t)0x00001447
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_8          (uint32_t)0x00001448
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_9          (uint32_t)0x00001449
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_10         (uint32_t)0x0000144a
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_11         (uint32_t)0x0000144b
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_12         (uint32_t)0x0000144c
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_13         (uint32_t)0x0000144d
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_14         (uint32_t)0x0000144e
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_15         (uint32_t)0x0000144f
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_16         (uint32_t)0x00001450
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_17         (uint32_t)0x00001451
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_18         (uint32_t)0x00001452
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_19         (uint32_t)0x00001453
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_20         (uint32_t)0x00001454
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_21         (uint32_t)0x00001455
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_22         (uint32_t)0x00001456
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_23         (uint32_t)0x00001457
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_24         (uint32_t)0x00001458
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_25         (uint32_t)0x00001459
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_26         (uint32_t)0x0000145a
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_27         (uint32_t)0x0000145b
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_28         (uint32_t)0x0000145c
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_29         (uint32_t)0x0000145d
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_30         (uint32_t)0x0000145e
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_31         (uint32_t)0x0000145f
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_32         (uint32_t)0x00001460
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_33         (uint32_t)0x00001461
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_34         (uint32_t)0x00001462
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_35         (uint32_t)0x00001463
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_36         (uint32_t)0x00001464
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_37         (uint32_t)0x00001465
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_38         (uint32_t)0x00001466
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_39         (uint32_t)0x00001467
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_40         (uint32_t)0x00001468
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_41         (uint32_t)0x00001469
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_42         (uint32_t)0x0000146a
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_43         (uint32_t)0x0000146b
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_44         (uint32_t)0x0000146c
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_45         (uint32_t)0x0000146d
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_46         (uint32_t)0x0000146e
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_47         (uint32_t)0x0000146f
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_48         (uint32_t)0x00001470
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_49         (uint32_t)0x00001471
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_50         (uint32_t)0x00001472
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_51         (uint32_t)0x00001473
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_52         (uint32_t)0x00001474
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_53         (uint32_t)0x00001475
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_54         (uint32_t)0x00001476
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_55         (uint32_t)0x00001477
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_56         (uint32_t)0x00001478
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_57         (uint32_t)0x00001479
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_58         (uint32_t)0x0000147a
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_59         (uint32_t)0x0000147b
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_60         (uint32_t)0x0000147c
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_61         (uint32_t)0x0000147d
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_62         (uint32_t)0x0000147e
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_63         (uint32_t)0x0000147f
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_0          (uint32_t)0x00001480
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_1          (uint32_t)0x00001481
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_2          (uint32_t)0x00001482
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_3          (uint32_t)0x00001483
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_4          (uint32_t)0x00001484
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_5          (uint32_t)0x00001485
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_6          (uint32_t)0x00001486
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_7          (uint32_t)0x00001487
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_8          (uint32_t)0x00001488
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_9          (uint32_t)0x00001489
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_10         (uint32_t)0x0000148a
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_11         (uint32_t)0x0000148b
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_12         (uint32_t)0x0000148c
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_13         (uint32_t)0x0000148d
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_14         (uint32_t)0x0000148e
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_15         (uint32_t)0x0000148f
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_16         (uint32_t)0x00001490
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_17         (uint32_t)0x00001491
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_18         (uint32_t)0x00001492
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_19         (uint32_t)0x00001493
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_20         (uint32_t)0x00001494
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_21         (uint32_t)0x00001495
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_22         (uint32_t)0x00001496
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_23         (uint32_t)0x00001497
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_24         (uint32_t)0x00001498
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_25         (uint32_t)0x00001499
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_26         (uint32_t)0x0000149a
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_27         (uint32_t)0x0000149b
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_28         (uint32_t)0x0000149c
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_29         (uint32_t)0x0000149d
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_30         (uint32_t)0x0000149e
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_31         (uint32_t)0x0000149f
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_32         (uint32_t)0x000014a0
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_33         (uint32_t)0x000014a1
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_34         (uint32_t)0x000014a2
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_35         (uint32_t)0x000014a3
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_36         (uint32_t)0x000014a4
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_37         (uint32_t)0x000014a5
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_38         (uint32_t)0x000014a6
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_39         (uint32_t)0x000014a7
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_40         (uint32_t)0x000014a8
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_41         (uint32_t)0x000014a9
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_42         (uint32_t)0x000014aa
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_43         (uint32_t)0x000014ab
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_44         (uint32_t)0x000014ac
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_45         (uint32_t)0x000014ad
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_46         (uint32_t)0x000014ae
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_47         (uint32_t)0x000014af
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_48         (uint32_t)0x000014b0
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_49         (uint32_t)0x000014b1
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_50         (uint32_t)0x000014b2
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_51         (uint32_t)0x000014b3
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_52         (uint32_t)0x000014b4
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_53         (uint32_t)0x000014b5
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_54         (uint32_t)0x000014b6
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_55         (uint32_t)0x000014b7
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_56         (uint32_t)0x000014b8
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_57         (uint32_t)0x000014b9
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_58         (uint32_t)0x000014ba
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_59         (uint32_t)0x000014bb
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_60         (uint32_t)0x000014bc
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_61         (uint32_t)0x000014bd
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_62         (uint32_t)0x000014be
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_63         (uint32_t)0x000014bf
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_0          (uint32_t)0x000014c0
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_1          (uint32_t)0x000014c1
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_2          (uint32_t)0x000014c2
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_3          (uint32_t)0x000014c3
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_4          (uint32_t)0x000014c4
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_5          (uint32_t)0x000014c5
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_6          (uint32_t)0x000014c6
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_7          (uint32_t)0x000014c7
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_8          (uint32_t)0x000014c8
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_9          (uint32_t)0x000014c9
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_10         (uint32_t)0x000014ca
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_11         (uint32_t)0x000014cb
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_12         (uint32_t)0x000014cc
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_13         (uint32_t)0x000014cd
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_14         (uint32_t)0x000014ce
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_15         (uint32_t)0x000014cf
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_16         (uint32_t)0x000014d0
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_17         (uint32_t)0x000014d1
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_18         (uint32_t)0x000014d2
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_19         (uint32_t)0x000014d3
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_20         (uint32_t)0x000014d4
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_21         (uint32_t)0x000014d5
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_22         (uint32_t)0x000014d6
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_23         (uint32_t)0x000014d7
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_24         (uint32_t)0x000014d8
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_25         (uint32_t)0x000014d9
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_26         (uint32_t)0x000014da
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_27         (uint32_t)0x000014db
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_28         (uint32_t)0x000014dc
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_29         (uint32_t)0x000014dd
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_30         (uint32_t)0x000014de
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_31         (uint32_t)0x000014df
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_32         (uint32_t)0x000014e0
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_33         (uint32_t)0x000014e1
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_34         (uint32_t)0x000014e2
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_35         (uint32_t)0x000014e3
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_36         (uint32_t)0x000014e4
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_37         (uint32_t)0x000014e5
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_38         (uint32_t)0x000014e6
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_39         (uint32_t)0x000014e7
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_40         (uint32_t)0x000014e8
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_41         (uint32_t)0x000014e9
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_42         (uint32_t)0x000014ea
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_43         (uint32_t)0x000014eb
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_44         (uint32_t)0x000014ec
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_45         (uint32_t)0x000014ed
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_46         (uint32_t)0x000014ee
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_47         (uint32_t)0x000014ef
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_48         (uint32_t)0x000014f0
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_49         (uint32_t)0x000014f1
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_50         (uint32_t)0x000014f2
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_51         (uint32_t)0x000014f3
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_52         (uint32_t)0x000014f4
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_53         (uint32_t)0x000014f5
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_54         (uint32_t)0x000014f6
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_55         (uint32_t)0x000014f7
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_56         (uint32_t)0x000014f8
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_57         (uint32_t)0x000014f9
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_58         (uint32_t)0x000014fa
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_59         (uint32_t)0x000014fb
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_60         (uint32_t)0x000014fc
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_61         (uint32_t)0x000014fd
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_62         (uint32_t)0x000014fe
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_63         (uint32_t)0x000014ff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_0         (uint32_t)0x00001500
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_1         (uint32_t)0x00001501
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_2         (uint32_t)0x00001502
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_3         (uint32_t)0x00001503
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_4         (uint32_t)0x00001504
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_5         (uint32_t)0x00001505
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_6         (uint32_t)0x00001506
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_7         (uint32_t)0x00001507
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_8         (uint32_t)0x00001508
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_9         (uint32_t)0x00001509
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_10        (uint32_t)0x0000150a
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_11        (uint32_t)0x0000150b
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_12        (uint32_t)0x0000150c
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_13        (uint32_t)0x0000150d
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_14        (uint32_t)0x0000150e
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_15        (uint32_t)0x0000150f
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_16        (uint32_t)0x00001510
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_17        (uint32_t)0x00001511
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_18        (uint32_t)0x00001512
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_19        (uint32_t)0x00001513
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_20        (uint32_t)0x00001514
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_21        (uint32_t)0x00001515
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_22        (uint32_t)0x00001516
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_23        (uint32_t)0x00001517
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_24        (uint32_t)0x00001518
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_25        (uint32_t)0x00001519
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_26        (uint32_t)0x0000151a
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_27        (uint32_t)0x0000151b
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_28        (uint32_t)0x0000151c
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_29        (uint32_t)0x0000151d
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_30        (uint32_t)0x0000151e
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_31        (uint32_t)0x0000151f
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_32        (uint32_t)0x00001520
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_33        (uint32_t)0x00001521
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_34        (uint32_t)0x00001522
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_35        (uint32_t)0x00001523
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_36        (uint32_t)0x00001524
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_37        (uint32_t)0x00001525
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_38        (uint32_t)0x00001526
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_39        (uint32_t)0x00001527
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_40        (uint32_t)0x00001528
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_41        (uint32_t)0x00001529
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_42        (uint32_t)0x0000152a
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_43        (uint32_t)0x0000152b
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_44        (uint32_t)0x0000152c
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_45        (uint32_t)0x0000152d
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_46        (uint32_t)0x0000152e
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_47        (uint32_t)0x0000152f
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_48        (uint32_t)0x00001530
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_49        (uint32_t)0x00001531
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_50        (uint32_t)0x00001532
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_51        (uint32_t)0x00001533
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_52        (uint32_t)0x00001534
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_53        (uint32_t)0x00001535
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_54        (uint32_t)0x00001536
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_55        (uint32_t)0x00001537
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_56        (uint32_t)0x00001538
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_57        (uint32_t)0x00001539
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_58        (uint32_t)0x0000153a
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_59        (uint32_t)0x0000153b
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_60        (uint32_t)0x0000153c
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_61        (uint32_t)0x0000153d
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_62        (uint32_t)0x0000153e
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_63        (uint32_t)0x0000153f
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_0         (uint32_t)0x00001540
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_1         (uint32_t)0x00001541
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_2         (uint32_t)0x00001542
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_3         (uint32_t)0x00001543
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_4         (uint32_t)0x00001544
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_5         (uint32_t)0x00001545
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_6         (uint32_t)0x00001546
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_7         (uint32_t)0x00001547
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_8         (uint32_t)0x00001548
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_9         (uint32_t)0x00001549
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_10        (uint32_t)0x0000154a
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_11        (uint32_t)0x0000154b
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_12        (uint32_t)0x0000154c
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_13        (uint32_t)0x0000154d
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_14        (uint32_t)0x0000154e
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_15        (uint32_t)0x0000154f
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_16        (uint32_t)0x00001550
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_17        (uint32_t)0x00001551
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_18        (uint32_t)0x00001552
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_19        (uint32_t)0x00001553
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_20        (uint32_t)0x00001554
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_21        (uint32_t)0x00001555
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_22        (uint32_t)0x00001556
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_23        (uint32_t)0x00001557
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_24        (uint32_t)0x00001558
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_25        (uint32_t)0x00001559
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_26        (uint32_t)0x0000155a
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_27        (uint32_t)0x0000155b
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_28        (uint32_t)0x0000155c
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_29        (uint32_t)0x0000155d
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_30        (uint32_t)0x0000155e
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_31        (uint32_t)0x0000155f
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_32        (uint32_t)0x00001560
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_33        (uint32_t)0x00001561
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_34        (uint32_t)0x00001562
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_35        (uint32_t)0x00001563
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_36        (uint32_t)0x00001564
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_37        (uint32_t)0x00001565
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_38        (uint32_t)0x00001566
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_39        (uint32_t)0x00001567
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_40        (uint32_t)0x00001568
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_41        (uint32_t)0x00001569
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_42        (uint32_t)0x0000156a
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_43        (uint32_t)0x0000156b
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_44        (uint32_t)0x0000156c
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_45        (uint32_t)0x0000156d
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_46        (uint32_t)0x0000156e
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_47        (uint32_t)0x0000156f
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_48        (uint32_t)0x00001570
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_49        (uint32_t)0x00001571
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_50        (uint32_t)0x00001572
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_51        (uint32_t)0x00001573
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_52        (uint32_t)0x00001574
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_53        (uint32_t)0x00001575
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_54        (uint32_t)0x00001576
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_55        (uint32_t)0x00001577
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_56        (uint32_t)0x00001578
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_57        (uint32_t)0x00001579
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_58        (uint32_t)0x0000157a
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_59        (uint32_t)0x0000157b
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_60        (uint32_t)0x0000157c
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_61        (uint32_t)0x0000157d
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_62        (uint32_t)0x0000157e
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_63        (uint32_t)0x0000157f
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_0         (uint32_t)0x00001580
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_1         (uint32_t)0x00001581
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_2         (uint32_t)0x00001582
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_3         (uint32_t)0x00001583
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_4         (uint32_t)0x00001584
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_5         (uint32_t)0x00001585
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_6         (uint32_t)0x00001586
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_7         (uint32_t)0x00001587
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_8         (uint32_t)0x00001588
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_9         (uint32_t)0x00001589
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_10        (uint32_t)0x0000158a
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_11        (uint32_t)0x0000158b
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_12        (uint32_t)0x0000158c
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_13        (uint32_t)0x0000158d
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_14        (uint32_t)0x0000158e
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_15        (uint32_t)0x0000158f
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_16        (uint32_t)0x00001590
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_17        (uint32_t)0x00001591
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_18        (uint32_t)0x00001592
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_19        (uint32_t)0x00001593
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_20        (uint32_t)0x00001594
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_21        (uint32_t)0x00001595
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_22        (uint32_t)0x00001596
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_23        (uint32_t)0x00001597
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_24        (uint32_t)0x00001598
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_25        (uint32_t)0x00001599
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_26        (uint32_t)0x0000159a
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_27        (uint32_t)0x0000159b
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_28        (uint32_t)0x0000159c
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_29        (uint32_t)0x0000159d
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_30        (uint32_t)0x0000159e
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_31        (uint32_t)0x0000159f
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_32        (uint32_t)0x000015a0
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_33        (uint32_t)0x000015a1
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_34        (uint32_t)0x000015a2
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_35        (uint32_t)0x000015a3
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_36        (uint32_t)0x000015a4
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_37        (uint32_t)0x000015a5
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_38        (uint32_t)0x000015a6
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_39        (uint32_t)0x000015a7
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_40        (uint32_t)0x000015a8
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_41        (uint32_t)0x000015a9
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_42        (uint32_t)0x000015aa
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_43        (uint32_t)0x000015ab
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_44        (uint32_t)0x000015ac
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_45        (uint32_t)0x000015ad
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_46        (uint32_t)0x000015ae
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_47        (uint32_t)0x000015af
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_48        (uint32_t)0x000015b0
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_49        (uint32_t)0x000015b1
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_50        (uint32_t)0x000015b2
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_51        (uint32_t)0x000015b3
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_52        (uint32_t)0x000015b4
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_53        (uint32_t)0x000015b5
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_54        (uint32_t)0x000015b6
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_55        (uint32_t)0x000015b7
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_56        (uint32_t)0x000015b8
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_57        (uint32_t)0x000015b9
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_58        (uint32_t)0x000015ba
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_59        (uint32_t)0x000015bb
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_60        (uint32_t)0x000015bc
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_61        (uint32_t)0x000015bd
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_62        (uint32_t)0x000015be
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_63        (uint32_t)0x000015bf
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_0           (uint32_t)0x000015c0
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_1           (uint32_t)0x000015c1
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_2           (uint32_t)0x000015c2
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_3           (uint32_t)0x000015c3
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_4           (uint32_t)0x000015c4
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_5           (uint32_t)0x000015c5
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_6           (uint32_t)0x000015c6
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_7           (uint32_t)0x000015c7
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_8           (uint32_t)0x000015c8
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_9           (uint32_t)0x000015c9
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_10          (uint32_t)0x000015ca
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_11          (uint32_t)0x000015cb
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_12          (uint32_t)0x000015cc
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_13          (uint32_t)0x000015cd
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_14          (uint32_t)0x000015ce
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_15          (uint32_t)0x000015cf
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_16          (uint32_t)0x000015d0
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_17          (uint32_t)0x000015d1
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_18          (uint32_t)0x000015d2
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_19          (uint32_t)0x000015d3
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_20          (uint32_t)0x000015d4
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_21          (uint32_t)0x000015d5
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_22          (uint32_t)0x000015d6
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_23          (uint32_t)0x000015d7
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_24          (uint32_t)0x000015d8
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_25          (uint32_t)0x000015d9
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_26          (uint32_t)0x000015da
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_27          (uint32_t)0x000015db
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_28          (uint32_t)0x000015dc
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_29          (uint32_t)0x000015dd
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_30          (uint32_t)0x000015de
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_31          (uint32_t)0x000015df
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_32          (uint32_t)0x000015e0
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_33          (uint32_t)0x000015e1
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_34          (uint32_t)0x000015e2
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_35          (uint32_t)0x000015e3
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_36          (uint32_t)0x000015e4
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_37          (uint32_t)0x000015e5
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_38          (uint32_t)0x000015e6
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_39          (uint32_t)0x000015e7
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_40          (uint32_t)0x000015e8
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_41          (uint32_t)0x000015e9
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_42          (uint32_t)0x000015ea
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_43          (uint32_t)0x000015eb
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_44          (uint32_t)0x000015ec
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_45          (uint32_t)0x000015ed
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_46          (uint32_t)0x000015ee
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_47          (uint32_t)0x000015ef
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_48          (uint32_t)0x000015f0
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_49          (uint32_t)0x000015f1
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_50          (uint32_t)0x000015f2
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_51          (uint32_t)0x000015f3
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_52          (uint32_t)0x000015f4
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_53          (uint32_t)0x000015f5
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_54          (uint32_t)0x000015f6
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_55          (uint32_t)0x000015f7
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_56          (uint32_t)0x000015f8
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_57          (uint32_t)0x000015f9
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_58          (uint32_t)0x000015fa
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_59          (uint32_t)0x000015fb
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_60          (uint32_t)0x000015fc
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_61          (uint32_t)0x000015fd
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_62          (uint32_t)0x000015fe
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_63          (uint32_t)0x000015ff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_0           (uint32_t)0x00001600
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_1           (uint32_t)0x00001601
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_2           (uint32_t)0x00001602
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_3           (uint32_t)0x00001603
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_4           (uint32_t)0x00001604
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_5           (uint32_t)0x00001605
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_6           (uint32_t)0x00001606
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_7           (uint32_t)0x00001607
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_8           (uint32_t)0x00001608
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_9           (uint32_t)0x00001609
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_10          (uint32_t)0x0000160a
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_11          (uint32_t)0x0000160b
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_12          (uint32_t)0x0000160c
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_13          (uint32_t)0x0000160d
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_14          (uint32_t)0x0000160e
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_15          (uint32_t)0x0000160f
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_16          (uint32_t)0x00001610
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_17          (uint32_t)0x00001611
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_18          (uint32_t)0x00001612
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_19          (uint32_t)0x00001613
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_20          (uint32_t)0x00001614
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_21          (uint32_t)0x00001615
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_22          (uint32_t)0x00001616
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_23          (uint32_t)0x00001617
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_24          (uint32_t)0x00001618
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_25          (uint32_t)0x00001619
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_26          (uint32_t)0x0000161a
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_27          (uint32_t)0x0000161b
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_28          (uint32_t)0x0000161c
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_29          (uint32_t)0x0000161d
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_30          (uint32_t)0x0000161e
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_31          (uint32_t)0x0000161f
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_32          (uint32_t)0x00001620
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_33          (uint32_t)0x00001621
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_34          (uint32_t)0x00001622
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_35          (uint32_t)0x00001623
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_36          (uint32_t)0x00001624
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_37          (uint32_t)0x00001625
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_38          (uint32_t)0x00001626
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_39          (uint32_t)0x00001627
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_40          (uint32_t)0x00001628
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_41          (uint32_t)0x00001629
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_42          (uint32_t)0x0000162a
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_43          (uint32_t)0x0000162b
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_44          (uint32_t)0x0000162c
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_45          (uint32_t)0x0000162d
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_46          (uint32_t)0x0000162e
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_47          (uint32_t)0x0000162f
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_48          (uint32_t)0x00001630
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_49          (uint32_t)0x00001631
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_50          (uint32_t)0x00001632
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_51          (uint32_t)0x00001633
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_52          (uint32_t)0x00001634
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_53          (uint32_t)0x00001635
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_54          (uint32_t)0x00001636
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_55          (uint32_t)0x00001637
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_56          (uint32_t)0x00001638
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_57          (uint32_t)0x00001639
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_58          (uint32_t)0x0000163a
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_59          (uint32_t)0x0000163b
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_60          (uint32_t)0x0000163c
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_61          (uint32_t)0x0000163d
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_62          (uint32_t)0x0000163e
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_63          (uint32_t)0x0000163f
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_0           (uint32_t)0x00001640
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_1           (uint32_t)0x00001641
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_2           (uint32_t)0x00001642
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_3           (uint32_t)0x00001643
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_4           (uint32_t)0x00001644
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_5           (uint32_t)0x00001645
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_6           (uint32_t)0x00001646
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_7           (uint32_t)0x00001647
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_8           (uint32_t)0x00001648
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_9           (uint32_t)0x00001649
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_10          (uint32_t)0x0000164a
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_11          (uint32_t)0x0000164b
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_12          (uint32_t)0x0000164c
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_13          (uint32_t)0x0000164d
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_14          (uint32_t)0x0000164e
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_15          (uint32_t)0x0000164f
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_16          (uint32_t)0x00001650
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_17          (uint32_t)0x00001651
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_18          (uint32_t)0x00001652
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_19          (uint32_t)0x00001653
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_20          (uint32_t)0x00001654
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_21          (uint32_t)0x00001655
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_22          (uint32_t)0x00001656
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_23          (uint32_t)0x00001657
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_24          (uint32_t)0x00001658
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_25          (uint32_t)0x00001659
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_26          (uint32_t)0x0000165a
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_27          (uint32_t)0x0000165b
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_28          (uint32_t)0x0000165c
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_29          (uint32_t)0x0000165d
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_30          (uint32_t)0x0000165e
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_31          (uint32_t)0x0000165f
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_32          (uint32_t)0x00001660
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_33          (uint32_t)0x00001661
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_34          (uint32_t)0x00001662
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_35          (uint32_t)0x00001663
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_36          (uint32_t)0x00001664
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_37          (uint32_t)0x00001665
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_38          (uint32_t)0x00001666
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_39          (uint32_t)0x00001667
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_40          (uint32_t)0x00001668
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_41          (uint32_t)0x00001669
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_42          (uint32_t)0x0000166a
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_43          (uint32_t)0x0000166b
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_44          (uint32_t)0x0000166c
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_45          (uint32_t)0x0000166d
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_46          (uint32_t)0x0000166e
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_47          (uint32_t)0x0000166f
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_48          (uint32_t)0x00001670
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_49          (uint32_t)0x00001671
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_50          (uint32_t)0x00001672
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_51          (uint32_t)0x00001673
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_52          (uint32_t)0x00001674
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_53          (uint32_t)0x00001675
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_54          (uint32_t)0x00001676
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_55          (uint32_t)0x00001677
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_56          (uint32_t)0x00001678
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_57          (uint32_t)0x00001679
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_58          (uint32_t)0x0000167a
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_59          (uint32_t)0x0000167b
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_60          (uint32_t)0x0000167c
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_61          (uint32_t)0x0000167d
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_62          (uint32_t)0x0000167e
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_63          (uint32_t)0x0000167f

/*** FIELD *******************************************************************/
#define MM_B_DL_AC_ADJUST_CTRL_TEST_MODE         (uint32_t)0x00000002
#define MM_B_DL_AC_ADJUST_CTRL_RST               (uint32_t)0x00000001
#define MM_B_DL_AC_ADJUST_WIRETAP_SIGNAL_CHOOSE_val_15_0 (uint32_t)0x0000ffff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_0_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_1_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_2_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_3_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_4_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_5_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_6_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_7_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_8_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_9_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_10_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_11_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_12_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_13_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_14_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_15_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_16_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_17_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_18_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_19_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_20_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_21_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_22_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_23_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_24_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_25_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_26_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_27_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_28_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_29_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_30_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_31_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_32_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_33_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_34_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_35_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_36_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_37_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_38_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_39_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_40_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_41_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_42_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_43_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_44_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_45_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_46_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_47_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_48_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_49_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_50_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_51_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_52_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_53_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_54_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_55_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_56_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_57_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_58_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_59_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_60_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_61_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_62_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C0_ANT_63_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_0_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_1_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_2_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_3_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_4_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_5_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_6_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_7_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_8_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_9_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_10_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_11_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_12_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_13_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_14_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_15_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_16_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_17_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_18_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_19_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_20_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_21_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_22_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_23_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_24_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_25_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_26_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_27_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_28_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_29_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_30_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_31_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_32_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_33_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_34_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_35_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_36_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_37_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_38_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_39_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_40_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_41_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_42_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_43_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_44_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_45_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_46_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_47_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_48_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_49_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_50_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_51_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_52_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_53_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_54_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_55_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_56_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_57_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_58_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_59_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_60_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_61_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_62_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C1_ANT_63_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_0_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_1_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_2_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_3_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_4_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_5_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_6_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_7_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_8_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_9_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_10_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_11_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_12_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_13_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_14_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_15_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_16_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_17_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_18_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_19_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_20_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_21_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_22_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_23_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_24_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_25_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_26_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_27_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_28_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_29_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_30_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_31_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_32_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_33_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_34_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_35_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_36_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_37_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_38_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_39_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_40_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_41_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_42_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_43_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_44_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_45_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_46_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_47_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_48_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_49_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_50_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_51_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_52_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_53_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_54_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_55_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_56_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_57_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_58_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_59_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_60_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_61_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_62_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_GAIN_C2_ANT_63_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_0_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_1_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_2_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_3_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_4_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_5_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_6_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_7_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_8_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_9_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_10_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_11_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_12_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_13_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_14_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_15_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_16_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_17_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_18_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_19_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_20_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_21_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_22_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_23_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_24_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_25_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_26_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_27_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_28_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_29_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_30_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_31_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_32_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_33_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_34_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_35_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_36_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_37_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_38_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_39_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_40_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_41_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_42_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_43_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_44_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_45_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_46_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_47_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_48_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_49_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_50_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_51_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_52_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_53_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_54_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_55_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_56_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_57_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_58_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_59_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_60_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_61_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_62_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C0_ANT_63_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_0_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_1_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_2_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_3_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_4_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_5_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_6_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_7_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_8_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_9_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_10_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_11_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_12_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_13_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_14_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_15_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_16_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_17_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_18_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_19_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_20_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_21_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_22_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_23_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_24_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_25_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_26_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_27_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_28_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_29_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_30_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_31_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_32_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_33_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_34_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_35_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_36_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_37_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_38_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_39_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_40_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_41_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_42_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_43_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_44_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_45_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_46_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_47_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_48_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_49_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_50_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_51_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_52_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_53_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_54_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_55_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_56_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_57_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_58_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_59_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_60_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_61_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_62_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C1_ANT_63_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_0_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_1_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_2_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_3_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_4_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_5_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_6_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_7_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_8_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_9_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_10_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_11_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_12_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_13_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_14_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_15_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_16_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_17_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_18_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_19_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_20_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_21_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_22_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_23_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_24_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_25_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_26_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_27_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_28_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_29_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_30_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_31_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_32_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_33_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_34_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_35_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_36_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_37_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_38_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_39_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_40_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_41_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_42_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_43_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_44_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_45_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_46_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_47_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_48_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_49_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_50_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_51_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_52_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_53_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_54_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_55_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_56_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_57_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_58_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_59_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_60_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_61_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_62_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_PHASE_C2_ANT_63_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_0_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_1_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_2_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_3_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_4_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_5_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_6_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_7_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_8_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_9_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_10_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_11_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_12_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_13_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_14_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_15_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_16_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_17_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_18_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_19_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_20_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_21_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_22_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_23_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_24_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_25_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_26_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_27_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_28_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_29_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_30_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_31_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_32_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_33_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_34_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_35_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_36_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_37_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_38_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_39_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_40_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_41_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_42_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_43_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_44_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_45_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_46_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_47_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_48_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_49_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_50_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_51_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_52_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_53_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_54_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_55_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_56_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_57_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_58_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_59_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_60_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_61_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_62_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C0_ANT_63_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_0_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_1_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_2_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_3_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_4_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_5_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_6_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_7_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_8_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_9_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_10_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_11_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_12_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_13_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_14_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_15_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_16_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_17_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_18_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_19_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_20_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_21_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_22_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_23_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_24_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_25_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_26_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_27_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_28_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_29_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_30_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_31_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_32_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_33_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_34_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_35_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_36_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_37_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_38_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_39_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_40_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_41_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_42_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_43_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_44_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_45_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_46_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_47_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_48_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_49_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_50_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_51_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_52_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_53_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_54_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_55_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_56_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_57_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_58_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_59_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_60_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_61_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_62_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C1_ANT_63_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_0_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_1_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_2_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_3_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_4_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_5_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_6_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_7_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_8_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_9_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_10_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_11_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_12_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_13_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_14_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_15_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_16_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_17_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_18_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_19_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_20_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_21_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_22_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_23_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_24_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_25_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_26_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_27_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_28_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_29_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_30_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_31_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_32_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_33_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_34_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_35_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_36_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_37_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_38_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_39_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_40_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_41_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_42_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_43_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_44_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_45_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_46_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_47_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_48_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_49_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_50_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_51_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_52_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_53_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_54_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_55_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_56_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_57_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_58_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_59_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_60_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_61_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_62_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_DL_AC_ADJUST_DLY_C2_ANT_63_VAL_31_0 (uint32_t)0xffffffff

/*** REG *********************************************************************/
#define MM_B_UL_AC_ADJUST_IRQ                    (uint32_t)0x00001800
#define MM_B_UL_AC_ADJUST_IRQ_TRAP               (uint32_t)0x00001801
#define MM_B_UL_AC_ADJUST_IRQ_MASK               (uint32_t)0x00001802
#define MM_B_UL_AC_ADJUST_IRQ_FORCE              (uint32_t)0x00001803
#define MM_B_UL_AC_ADJUST_IRQ_DB                 (uint32_t)0x00001804
#define MM_B_UL_AC_ADJUST_IRQ_TRIG               (uint32_t)0x00001805
#define MM_B_UL_AC_ADJUST_CTRL                   (uint32_t)0x00001806
#define MM_B_UL_AC_ADJUST_WIRETAP_SIGNAL_CHOOSE  (uint32_t)0x00001807
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_0          (uint32_t)0x00001840
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_1          (uint32_t)0x00001841
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_2          (uint32_t)0x00001842
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_3          (uint32_t)0x00001843
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_4          (uint32_t)0x00001844
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_5          (uint32_t)0x00001845
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_6          (uint32_t)0x00001846
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_7          (uint32_t)0x00001847
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_8          (uint32_t)0x00001848
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_9          (uint32_t)0x00001849
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_10         (uint32_t)0x0000184a
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_11         (uint32_t)0x0000184b
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_12         (uint32_t)0x0000184c
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_13         (uint32_t)0x0000184d
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_14         (uint32_t)0x0000184e
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_15         (uint32_t)0x0000184f
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_16         (uint32_t)0x00001850
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_17         (uint32_t)0x00001851
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_18         (uint32_t)0x00001852
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_19         (uint32_t)0x00001853
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_20         (uint32_t)0x00001854
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_21         (uint32_t)0x00001855
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_22         (uint32_t)0x00001856
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_23         (uint32_t)0x00001857
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_24         (uint32_t)0x00001858
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_25         (uint32_t)0x00001859
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_26         (uint32_t)0x0000185a
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_27         (uint32_t)0x0000185b
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_28         (uint32_t)0x0000185c
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_29         (uint32_t)0x0000185d
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_30         (uint32_t)0x0000185e
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_31         (uint32_t)0x0000185f
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_32         (uint32_t)0x00001860
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_33         (uint32_t)0x00001861
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_34         (uint32_t)0x00001862
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_35         (uint32_t)0x00001863
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_36         (uint32_t)0x00001864
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_37         (uint32_t)0x00001865
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_38         (uint32_t)0x00001866
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_39         (uint32_t)0x00001867
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_40         (uint32_t)0x00001868
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_41         (uint32_t)0x00001869
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_42         (uint32_t)0x0000186a
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_43         (uint32_t)0x0000186b
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_44         (uint32_t)0x0000186c
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_45         (uint32_t)0x0000186d
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_46         (uint32_t)0x0000186e
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_47         (uint32_t)0x0000186f
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_48         (uint32_t)0x00001870
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_49         (uint32_t)0x00001871
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_50         (uint32_t)0x00001872
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_51         (uint32_t)0x00001873
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_52         (uint32_t)0x00001874
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_53         (uint32_t)0x00001875
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_54         (uint32_t)0x00001876
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_55         (uint32_t)0x00001877
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_56         (uint32_t)0x00001878
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_57         (uint32_t)0x00001879
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_58         (uint32_t)0x0000187a
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_59         (uint32_t)0x0000187b
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_60         (uint32_t)0x0000187c
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_61         (uint32_t)0x0000187d
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_62         (uint32_t)0x0000187e
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_63         (uint32_t)0x0000187f
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_0          (uint32_t)0x00001880
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_1          (uint32_t)0x00001881
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_2          (uint32_t)0x00001882
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_3          (uint32_t)0x00001883
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_4          (uint32_t)0x00001884
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_5          (uint32_t)0x00001885
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_6          (uint32_t)0x00001886
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_7          (uint32_t)0x00001887
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_8          (uint32_t)0x00001888
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_9          (uint32_t)0x00001889
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_10         (uint32_t)0x0000188a
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_11         (uint32_t)0x0000188b
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_12         (uint32_t)0x0000188c
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_13         (uint32_t)0x0000188d
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_14         (uint32_t)0x0000188e
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_15         (uint32_t)0x0000188f
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_16         (uint32_t)0x00001890
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_17         (uint32_t)0x00001891
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_18         (uint32_t)0x00001892
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_19         (uint32_t)0x00001893
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_20         (uint32_t)0x00001894
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_21         (uint32_t)0x00001895
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_22         (uint32_t)0x00001896
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_23         (uint32_t)0x00001897
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_24         (uint32_t)0x00001898
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_25         (uint32_t)0x00001899
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_26         (uint32_t)0x0000189a
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_27         (uint32_t)0x0000189b
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_28         (uint32_t)0x0000189c
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_29         (uint32_t)0x0000189d
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_30         (uint32_t)0x0000189e
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_31         (uint32_t)0x0000189f
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_32         (uint32_t)0x000018a0
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_33         (uint32_t)0x000018a1
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_34         (uint32_t)0x000018a2
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_35         (uint32_t)0x000018a3
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_36         (uint32_t)0x000018a4
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_37         (uint32_t)0x000018a5
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_38         (uint32_t)0x000018a6
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_39         (uint32_t)0x000018a7
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_40         (uint32_t)0x000018a8
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_41         (uint32_t)0x000018a9
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_42         (uint32_t)0x000018aa
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_43         (uint32_t)0x000018ab
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_44         (uint32_t)0x000018ac
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_45         (uint32_t)0x000018ad
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_46         (uint32_t)0x000018ae
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_47         (uint32_t)0x000018af
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_48         (uint32_t)0x000018b0
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_49         (uint32_t)0x000018b1
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_50         (uint32_t)0x000018b2
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_51         (uint32_t)0x000018b3
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_52         (uint32_t)0x000018b4
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_53         (uint32_t)0x000018b5
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_54         (uint32_t)0x000018b6
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_55         (uint32_t)0x000018b7
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_56         (uint32_t)0x000018b8
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_57         (uint32_t)0x000018b9
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_58         (uint32_t)0x000018ba
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_59         (uint32_t)0x000018bb
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_60         (uint32_t)0x000018bc
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_61         (uint32_t)0x000018bd
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_62         (uint32_t)0x000018be
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_63         (uint32_t)0x000018bf
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_0          (uint32_t)0x000018c0
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_1          (uint32_t)0x000018c1
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_2          (uint32_t)0x000018c2
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_3          (uint32_t)0x000018c3
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_4          (uint32_t)0x000018c4
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_5          (uint32_t)0x000018c5
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_6          (uint32_t)0x000018c6
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_7          (uint32_t)0x000018c7
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_8          (uint32_t)0x000018c8
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_9          (uint32_t)0x000018c9
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_10         (uint32_t)0x000018ca
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_11         (uint32_t)0x000018cb
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_12         (uint32_t)0x000018cc
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_13         (uint32_t)0x000018cd
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_14         (uint32_t)0x000018ce
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_15         (uint32_t)0x000018cf
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_16         (uint32_t)0x000018d0
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_17         (uint32_t)0x000018d1
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_18         (uint32_t)0x000018d2
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_19         (uint32_t)0x000018d3
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_20         (uint32_t)0x000018d4
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_21         (uint32_t)0x000018d5
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_22         (uint32_t)0x000018d6
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_23         (uint32_t)0x000018d7
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_24         (uint32_t)0x000018d8
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_25         (uint32_t)0x000018d9
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_26         (uint32_t)0x000018da
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_27         (uint32_t)0x000018db
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_28         (uint32_t)0x000018dc
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_29         (uint32_t)0x000018dd
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_30         (uint32_t)0x000018de
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_31         (uint32_t)0x000018df
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_32         (uint32_t)0x000018e0
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_33         (uint32_t)0x000018e1
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_34         (uint32_t)0x000018e2
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_35         (uint32_t)0x000018e3
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_36         (uint32_t)0x000018e4
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_37         (uint32_t)0x000018e5
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_38         (uint32_t)0x000018e6
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_39         (uint32_t)0x000018e7
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_40         (uint32_t)0x000018e8
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_41         (uint32_t)0x000018e9
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_42         (uint32_t)0x000018ea
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_43         (uint32_t)0x000018eb
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_44         (uint32_t)0x000018ec
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_45         (uint32_t)0x000018ed
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_46         (uint32_t)0x000018ee
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_47         (uint32_t)0x000018ef
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_48         (uint32_t)0x000018f0
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_49         (uint32_t)0x000018f1
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_50         (uint32_t)0x000018f2
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_51         (uint32_t)0x000018f3
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_52         (uint32_t)0x000018f4
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_53         (uint32_t)0x000018f5
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_54         (uint32_t)0x000018f6
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_55         (uint32_t)0x000018f7
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_56         (uint32_t)0x000018f8
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_57         (uint32_t)0x000018f9
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_58         (uint32_t)0x000018fa
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_59         (uint32_t)0x000018fb
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_60         (uint32_t)0x000018fc
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_61         (uint32_t)0x000018fd
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_62         (uint32_t)0x000018fe
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_63         (uint32_t)0x000018ff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_0         (uint32_t)0x00001900
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_1         (uint32_t)0x00001901
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_2         (uint32_t)0x00001902
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_3         (uint32_t)0x00001903
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_4         (uint32_t)0x00001904
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_5         (uint32_t)0x00001905
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_6         (uint32_t)0x00001906
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_7         (uint32_t)0x00001907
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_8         (uint32_t)0x00001908
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_9         (uint32_t)0x00001909
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_10        (uint32_t)0x0000190a
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_11        (uint32_t)0x0000190b
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_12        (uint32_t)0x0000190c
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_13        (uint32_t)0x0000190d
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_14        (uint32_t)0x0000190e
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_15        (uint32_t)0x0000190f
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_16        (uint32_t)0x00001910
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_17        (uint32_t)0x00001911
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_18        (uint32_t)0x00001912
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_19        (uint32_t)0x00001913
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_20        (uint32_t)0x00001914
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_21        (uint32_t)0x00001915
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_22        (uint32_t)0x00001916
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_23        (uint32_t)0x00001917
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_24        (uint32_t)0x00001918
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_25        (uint32_t)0x00001919
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_26        (uint32_t)0x0000191a
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_27        (uint32_t)0x0000191b
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_28        (uint32_t)0x0000191c
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_29        (uint32_t)0x0000191d
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_30        (uint32_t)0x0000191e
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_31        (uint32_t)0x0000191f
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_32        (uint32_t)0x00001920
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_33        (uint32_t)0x00001921
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_34        (uint32_t)0x00001922
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_35        (uint32_t)0x00001923
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_36        (uint32_t)0x00001924
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_37        (uint32_t)0x00001925
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_38        (uint32_t)0x00001926
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_39        (uint32_t)0x00001927
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_40        (uint32_t)0x00001928
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_41        (uint32_t)0x00001929
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_42        (uint32_t)0x0000192a
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_43        (uint32_t)0x0000192b
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_44        (uint32_t)0x0000192c
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_45        (uint32_t)0x0000192d
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_46        (uint32_t)0x0000192e
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_47        (uint32_t)0x0000192f
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_48        (uint32_t)0x00001930
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_49        (uint32_t)0x00001931
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_50        (uint32_t)0x00001932
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_51        (uint32_t)0x00001933
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_52        (uint32_t)0x00001934
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_53        (uint32_t)0x00001935
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_54        (uint32_t)0x00001936
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_55        (uint32_t)0x00001937
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_56        (uint32_t)0x00001938
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_57        (uint32_t)0x00001939
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_58        (uint32_t)0x0000193a
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_59        (uint32_t)0x0000193b
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_60        (uint32_t)0x0000193c
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_61        (uint32_t)0x0000193d
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_62        (uint32_t)0x0000193e
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_63        (uint32_t)0x0000193f
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_0         (uint32_t)0x00001940
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_1         (uint32_t)0x00001941
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_2         (uint32_t)0x00001942
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_3         (uint32_t)0x00001943
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_4         (uint32_t)0x00001944
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_5         (uint32_t)0x00001945
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_6         (uint32_t)0x00001946
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_7         (uint32_t)0x00001947
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_8         (uint32_t)0x00001948
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_9         (uint32_t)0x00001949
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_10        (uint32_t)0x0000194a
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_11        (uint32_t)0x0000194b
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_12        (uint32_t)0x0000194c
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_13        (uint32_t)0x0000194d
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_14        (uint32_t)0x0000194e
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_15        (uint32_t)0x0000194f
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_16        (uint32_t)0x00001950
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_17        (uint32_t)0x00001951
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_18        (uint32_t)0x00001952
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_19        (uint32_t)0x00001953
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_20        (uint32_t)0x00001954
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_21        (uint32_t)0x00001955
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_22        (uint32_t)0x00001956
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_23        (uint32_t)0x00001957
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_24        (uint32_t)0x00001958
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_25        (uint32_t)0x00001959
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_26        (uint32_t)0x0000195a
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_27        (uint32_t)0x0000195b
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_28        (uint32_t)0x0000195c
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_29        (uint32_t)0x0000195d
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_30        (uint32_t)0x0000195e
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_31        (uint32_t)0x0000195f
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_32        (uint32_t)0x00001960
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_33        (uint32_t)0x00001961
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_34        (uint32_t)0x00001962
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_35        (uint32_t)0x00001963
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_36        (uint32_t)0x00001964
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_37        (uint32_t)0x00001965
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_38        (uint32_t)0x00001966
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_39        (uint32_t)0x00001967
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_40        (uint32_t)0x00001968
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_41        (uint32_t)0x00001969
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_42        (uint32_t)0x0000196a
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_43        (uint32_t)0x0000196b
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_44        (uint32_t)0x0000196c
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_45        (uint32_t)0x0000196d
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_46        (uint32_t)0x0000196e
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_47        (uint32_t)0x0000196f
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_48        (uint32_t)0x00001970
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_49        (uint32_t)0x00001971
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_50        (uint32_t)0x00001972
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_51        (uint32_t)0x00001973
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_52        (uint32_t)0x00001974
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_53        (uint32_t)0x00001975
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_54        (uint32_t)0x00001976
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_55        (uint32_t)0x00001977
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_56        (uint32_t)0x00001978
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_57        (uint32_t)0x00001979
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_58        (uint32_t)0x0000197a
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_59        (uint32_t)0x0000197b
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_60        (uint32_t)0x0000197c
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_61        (uint32_t)0x0000197d
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_62        (uint32_t)0x0000197e
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_63        (uint32_t)0x0000197f
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_0         (uint32_t)0x00001980
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_1         (uint32_t)0x00001981
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_2         (uint32_t)0x00001982
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_3         (uint32_t)0x00001983
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_4         (uint32_t)0x00001984
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_5         (uint32_t)0x00001985
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_6         (uint32_t)0x00001986
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_7         (uint32_t)0x00001987
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_8         (uint32_t)0x00001988
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_9         (uint32_t)0x00001989
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_10        (uint32_t)0x0000198a
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_11        (uint32_t)0x0000198b
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_12        (uint32_t)0x0000198c
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_13        (uint32_t)0x0000198d
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_14        (uint32_t)0x0000198e
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_15        (uint32_t)0x0000198f
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_16        (uint32_t)0x00001990
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_17        (uint32_t)0x00001991
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_18        (uint32_t)0x00001992
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_19        (uint32_t)0x00001993
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_20        (uint32_t)0x00001994
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_21        (uint32_t)0x00001995
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_22        (uint32_t)0x00001996
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_23        (uint32_t)0x00001997
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_24        (uint32_t)0x00001998
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_25        (uint32_t)0x00001999
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_26        (uint32_t)0x0000199a
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_27        (uint32_t)0x0000199b
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_28        (uint32_t)0x0000199c
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_29        (uint32_t)0x0000199d
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_30        (uint32_t)0x0000199e
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_31        (uint32_t)0x0000199f
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_32        (uint32_t)0x000019a0
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_33        (uint32_t)0x000019a1
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_34        (uint32_t)0x000019a2
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_35        (uint32_t)0x000019a3
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_36        (uint32_t)0x000019a4
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_37        (uint32_t)0x000019a5
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_38        (uint32_t)0x000019a6
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_39        (uint32_t)0x000019a7
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_40        (uint32_t)0x000019a8
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_41        (uint32_t)0x000019a9
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_42        (uint32_t)0x000019aa
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_43        (uint32_t)0x000019ab
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_44        (uint32_t)0x000019ac
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_45        (uint32_t)0x000019ad
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_46        (uint32_t)0x000019ae
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_47        (uint32_t)0x000019af
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_48        (uint32_t)0x000019b0
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_49        (uint32_t)0x000019b1
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_50        (uint32_t)0x000019b2
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_51        (uint32_t)0x000019b3
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_52        (uint32_t)0x000019b4
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_53        (uint32_t)0x000019b5
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_54        (uint32_t)0x000019b6
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_55        (uint32_t)0x000019b7
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_56        (uint32_t)0x000019b8
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_57        (uint32_t)0x000019b9
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_58        (uint32_t)0x000019ba
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_59        (uint32_t)0x000019bb
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_60        (uint32_t)0x000019bc
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_61        (uint32_t)0x000019bd
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_62        (uint32_t)0x000019be
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_63        (uint32_t)0x000019bf
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_0           (uint32_t)0x000019c0
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_1           (uint32_t)0x000019c1
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_2           (uint32_t)0x000019c2
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_3           (uint32_t)0x000019c3
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_4           (uint32_t)0x000019c4
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_5           (uint32_t)0x000019c5
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_6           (uint32_t)0x000019c6
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_7           (uint32_t)0x000019c7
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_8           (uint32_t)0x000019c8
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_9           (uint32_t)0x000019c9
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_10          (uint32_t)0x000019ca
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_11          (uint32_t)0x000019cb
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_12          (uint32_t)0x000019cc
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_13          (uint32_t)0x000019cd
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_14          (uint32_t)0x000019ce
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_15          (uint32_t)0x000019cf
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_16          (uint32_t)0x000019d0
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_17          (uint32_t)0x000019d1
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_18          (uint32_t)0x000019d2
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_19          (uint32_t)0x000019d3
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_20          (uint32_t)0x000019d4
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_21          (uint32_t)0x000019d5
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_22          (uint32_t)0x000019d6
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_23          (uint32_t)0x000019d7
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_24          (uint32_t)0x000019d8
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_25          (uint32_t)0x000019d9
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_26          (uint32_t)0x000019da
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_27          (uint32_t)0x000019db
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_28          (uint32_t)0x000019dc
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_29          (uint32_t)0x000019dd
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_30          (uint32_t)0x000019de
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_31          (uint32_t)0x000019df
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_32          (uint32_t)0x000019e0
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_33          (uint32_t)0x000019e1
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_34          (uint32_t)0x000019e2
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_35          (uint32_t)0x000019e3
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_36          (uint32_t)0x000019e4
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_37          (uint32_t)0x000019e5
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_38          (uint32_t)0x000019e6
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_39          (uint32_t)0x000019e7
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_40          (uint32_t)0x000019e8
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_41          (uint32_t)0x000019e9
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_42          (uint32_t)0x000019ea
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_43          (uint32_t)0x000019eb
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_44          (uint32_t)0x000019ec
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_45          (uint32_t)0x000019ed
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_46          (uint32_t)0x000019ee
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_47          (uint32_t)0x000019ef
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_48          (uint32_t)0x000019f0
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_49          (uint32_t)0x000019f1
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_50          (uint32_t)0x000019f2
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_51          (uint32_t)0x000019f3
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_52          (uint32_t)0x000019f4
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_53          (uint32_t)0x000019f5
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_54          (uint32_t)0x000019f6
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_55          (uint32_t)0x000019f7
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_56          (uint32_t)0x000019f8
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_57          (uint32_t)0x000019f9
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_58          (uint32_t)0x000019fa
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_59          (uint32_t)0x000019fb
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_60          (uint32_t)0x000019fc
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_61          (uint32_t)0x000019fd
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_62          (uint32_t)0x000019fe
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_63          (uint32_t)0x000019ff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_0           (uint32_t)0x00001a00
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_1           (uint32_t)0x00001a01
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_2           (uint32_t)0x00001a02
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_3           (uint32_t)0x00001a03
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_4           (uint32_t)0x00001a04
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_5           (uint32_t)0x00001a05
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_6           (uint32_t)0x00001a06
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_7           (uint32_t)0x00001a07
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_8           (uint32_t)0x00001a08
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_9           (uint32_t)0x00001a09
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_10          (uint32_t)0x00001a0a
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_11          (uint32_t)0x00001a0b
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_12          (uint32_t)0x00001a0c
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_13          (uint32_t)0x00001a0d
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_14          (uint32_t)0x00001a0e
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_15          (uint32_t)0x00001a0f
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_16          (uint32_t)0x00001a10
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_17          (uint32_t)0x00001a11
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_18          (uint32_t)0x00001a12
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_19          (uint32_t)0x00001a13
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_20          (uint32_t)0x00001a14
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_21          (uint32_t)0x00001a15
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_22          (uint32_t)0x00001a16
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_23          (uint32_t)0x00001a17
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_24          (uint32_t)0x00001a18
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_25          (uint32_t)0x00001a19
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_26          (uint32_t)0x00001a1a
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_27          (uint32_t)0x00001a1b
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_28          (uint32_t)0x00001a1c
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_29          (uint32_t)0x00001a1d
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_30          (uint32_t)0x00001a1e
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_31          (uint32_t)0x00001a1f
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_32          (uint32_t)0x00001a20
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_33          (uint32_t)0x00001a21
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_34          (uint32_t)0x00001a22
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_35          (uint32_t)0x00001a23
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_36          (uint32_t)0x00001a24
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_37          (uint32_t)0x00001a25
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_38          (uint32_t)0x00001a26
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_39          (uint32_t)0x00001a27
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_40          (uint32_t)0x00001a28
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_41          (uint32_t)0x00001a29
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_42          (uint32_t)0x00001a2a
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_43          (uint32_t)0x00001a2b
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_44          (uint32_t)0x00001a2c
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_45          (uint32_t)0x00001a2d
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_46          (uint32_t)0x00001a2e
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_47          (uint32_t)0x00001a2f
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_48          (uint32_t)0x00001a30
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_49          (uint32_t)0x00001a31
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_50          (uint32_t)0x00001a32
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_51          (uint32_t)0x00001a33
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_52          (uint32_t)0x00001a34
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_53          (uint32_t)0x00001a35
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_54          (uint32_t)0x00001a36
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_55          (uint32_t)0x00001a37
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_56          (uint32_t)0x00001a38
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_57          (uint32_t)0x00001a39
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_58          (uint32_t)0x00001a3a
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_59          (uint32_t)0x00001a3b
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_60          (uint32_t)0x00001a3c
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_61          (uint32_t)0x00001a3d
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_62          (uint32_t)0x00001a3e
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_63          (uint32_t)0x00001a3f
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_0           (uint32_t)0x00001a40
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_1           (uint32_t)0x00001a41
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_2           (uint32_t)0x00001a42
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_3           (uint32_t)0x00001a43
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_4           (uint32_t)0x00001a44
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_5           (uint32_t)0x00001a45
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_6           (uint32_t)0x00001a46
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_7           (uint32_t)0x00001a47
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_8           (uint32_t)0x00001a48
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_9           (uint32_t)0x00001a49
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_10          (uint32_t)0x00001a4a
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_11          (uint32_t)0x00001a4b
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_12          (uint32_t)0x00001a4c
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_13          (uint32_t)0x00001a4d
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_14          (uint32_t)0x00001a4e
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_15          (uint32_t)0x00001a4f
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_16          (uint32_t)0x00001a50
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_17          (uint32_t)0x00001a51
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_18          (uint32_t)0x00001a52
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_19          (uint32_t)0x00001a53
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_20          (uint32_t)0x00001a54
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_21          (uint32_t)0x00001a55
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_22          (uint32_t)0x00001a56
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_23          (uint32_t)0x00001a57
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_24          (uint32_t)0x00001a58
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_25          (uint32_t)0x00001a59
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_26          (uint32_t)0x00001a5a
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_27          (uint32_t)0x00001a5b
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_28          (uint32_t)0x00001a5c
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_29          (uint32_t)0x00001a5d
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_30          (uint32_t)0x00001a5e
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_31          (uint32_t)0x00001a5f
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_32          (uint32_t)0x00001a60
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_33          (uint32_t)0x00001a61
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_34          (uint32_t)0x00001a62
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_35          (uint32_t)0x00001a63
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_36          (uint32_t)0x00001a64
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_37          (uint32_t)0x00001a65
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_38          (uint32_t)0x00001a66
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_39          (uint32_t)0x00001a67
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_40          (uint32_t)0x00001a68
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_41          (uint32_t)0x00001a69
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_42          (uint32_t)0x00001a6a
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_43          (uint32_t)0x00001a6b
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_44          (uint32_t)0x00001a6c
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_45          (uint32_t)0x00001a6d
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_46          (uint32_t)0x00001a6e
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_47          (uint32_t)0x00001a6f
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_48          (uint32_t)0x00001a70
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_49          (uint32_t)0x00001a71
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_50          (uint32_t)0x00001a72
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_51          (uint32_t)0x00001a73
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_52          (uint32_t)0x00001a74
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_53          (uint32_t)0x00001a75
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_54          (uint32_t)0x00001a76
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_55          (uint32_t)0x00001a77
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_56          (uint32_t)0x00001a78
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_57          (uint32_t)0x00001a79
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_58          (uint32_t)0x00001a7a
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_59          (uint32_t)0x00001a7b
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_60          (uint32_t)0x00001a7c
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_61          (uint32_t)0x00001a7d
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_62          (uint32_t)0x00001a7e
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_63          (uint32_t)0x00001a7f

/*** FIELD *******************************************************************/
#define MM_B_UL_AC_ADJUST_CTRL_TEST_MODE         (uint32_t)0x00000002
#define MM_B_UL_AC_ADJUST_CTRL_RST               (uint32_t)0x00000001
#define MM_B_UL_AC_ADJUST_WIRETAP_SIGNAL_CHOOSE_val_15_0 (uint32_t)0x0000ffff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_0_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_1_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_2_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_3_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_4_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_5_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_6_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_7_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_8_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_9_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_10_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_11_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_12_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_13_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_14_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_15_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_16_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_17_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_18_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_19_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_20_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_21_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_22_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_23_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_24_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_25_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_26_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_27_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_28_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_29_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_30_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_31_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_32_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_33_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_34_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_35_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_36_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_37_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_38_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_39_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_40_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_41_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_42_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_43_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_44_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_45_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_46_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_47_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_48_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_49_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_50_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_51_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_52_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_53_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_54_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_55_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_56_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_57_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_58_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_59_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_60_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_61_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_62_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C0_ANT_63_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_0_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_1_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_2_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_3_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_4_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_5_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_6_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_7_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_8_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_9_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_10_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_11_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_12_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_13_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_14_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_15_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_16_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_17_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_18_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_19_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_20_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_21_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_22_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_23_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_24_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_25_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_26_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_27_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_28_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_29_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_30_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_31_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_32_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_33_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_34_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_35_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_36_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_37_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_38_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_39_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_40_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_41_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_42_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_43_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_44_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_45_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_46_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_47_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_48_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_49_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_50_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_51_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_52_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_53_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_54_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_55_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_56_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_57_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_58_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_59_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_60_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_61_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_62_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C1_ANT_63_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_0_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_1_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_2_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_3_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_4_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_5_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_6_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_7_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_8_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_9_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_10_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_11_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_12_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_13_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_14_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_15_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_16_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_17_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_18_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_19_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_20_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_21_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_22_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_23_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_24_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_25_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_26_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_27_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_28_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_29_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_30_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_31_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_32_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_33_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_34_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_35_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_36_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_37_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_38_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_39_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_40_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_41_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_42_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_43_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_44_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_45_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_46_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_47_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_48_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_49_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_50_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_51_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_52_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_53_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_54_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_55_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_56_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_57_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_58_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_59_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_60_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_61_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_62_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_GAIN_C2_ANT_63_VAL_14_0 (uint32_t)0x00007fff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_0_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_1_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_2_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_3_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_4_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_5_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_6_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_7_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_8_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_9_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_10_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_11_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_12_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_13_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_14_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_15_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_16_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_17_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_18_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_19_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_20_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_21_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_22_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_23_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_24_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_25_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_26_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_27_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_28_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_29_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_30_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_31_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_32_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_33_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_34_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_35_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_36_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_37_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_38_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_39_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_40_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_41_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_42_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_43_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_44_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_45_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_46_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_47_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_48_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_49_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_50_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_51_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_52_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_53_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_54_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_55_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_56_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_57_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_58_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_59_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_60_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_61_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_62_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C0_ANT_63_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_0_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_1_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_2_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_3_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_4_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_5_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_6_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_7_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_8_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_9_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_10_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_11_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_12_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_13_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_14_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_15_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_16_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_17_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_18_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_19_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_20_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_21_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_22_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_23_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_24_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_25_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_26_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_27_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_28_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_29_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_30_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_31_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_32_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_33_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_34_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_35_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_36_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_37_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_38_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_39_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_40_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_41_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_42_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_43_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_44_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_45_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_46_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_47_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_48_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_49_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_50_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_51_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_52_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_53_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_54_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_55_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_56_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_57_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_58_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_59_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_60_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_61_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_62_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C1_ANT_63_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_0_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_1_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_2_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_3_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_4_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_5_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_6_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_7_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_8_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_9_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_10_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_11_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_12_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_13_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_14_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_15_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_16_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_17_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_18_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_19_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_20_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_21_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_22_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_23_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_24_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_25_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_26_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_27_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_28_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_29_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_30_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_31_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_32_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_33_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_34_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_35_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_36_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_37_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_38_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_39_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_40_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_41_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_42_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_43_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_44_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_45_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_46_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_47_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_48_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_49_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_50_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_51_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_52_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_53_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_54_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_55_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_56_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_57_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_58_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_59_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_60_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_61_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_62_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_PHASE_C2_ANT_63_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_0_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_1_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_2_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_3_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_4_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_5_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_6_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_7_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_8_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_9_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_10_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_11_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_12_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_13_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_14_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_15_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_16_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_17_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_18_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_19_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_20_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_21_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_22_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_23_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_24_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_25_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_26_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_27_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_28_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_29_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_30_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_31_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_32_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_33_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_34_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_35_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_36_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_37_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_38_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_39_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_40_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_41_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_42_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_43_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_44_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_45_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_46_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_47_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_48_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_49_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_50_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_51_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_52_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_53_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_54_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_55_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_56_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_57_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_58_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_59_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_60_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_61_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_62_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C0_ANT_63_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_0_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_1_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_2_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_3_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_4_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_5_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_6_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_7_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_8_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_9_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_10_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_11_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_12_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_13_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_14_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_15_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_16_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_17_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_18_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_19_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_20_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_21_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_22_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_23_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_24_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_25_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_26_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_27_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_28_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_29_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_30_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_31_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_32_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_33_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_34_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_35_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_36_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_37_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_38_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_39_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_40_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_41_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_42_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_43_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_44_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_45_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_46_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_47_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_48_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_49_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_50_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_51_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_52_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_53_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_54_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_55_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_56_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_57_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_58_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_59_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_60_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_61_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_62_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C1_ANT_63_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_0_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_1_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_2_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_3_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_4_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_5_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_6_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_7_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_8_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_9_VAL_31_0  (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_10_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_11_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_12_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_13_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_14_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_15_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_16_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_17_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_18_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_19_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_20_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_21_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_22_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_23_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_24_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_25_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_26_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_27_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_28_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_29_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_30_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_31_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_32_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_33_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_34_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_35_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_36_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_37_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_38_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_39_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_40_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_41_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_42_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_43_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_44_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_45_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_46_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_47_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_48_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_49_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_50_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_51_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_52_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_53_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_54_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_55_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_56_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_57_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_58_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_59_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_60_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_61_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_62_VAL_31_0 (uint32_t)0xffffffff
#define MM_B_UL_AC_ADJUST_DLY_C2_ANT_63_VAL_31_0 (uint32_t)0xffffffff

/*** REG *********************************************************************/
#define MM_B_PRACH_FFT_GAMMA_IS_NORMAL           (uint32_t)0x00001c00
#define MM_B_PRACH_FFT_WIRETAP_SIGNAL_CHOOSE     (uint32_t)0x00001c01

/*** FIELD *******************************************************************/
#define MM_B_PRACH_FFT_GAMMA_IS_NORMAL_gamma3    (uint32_t)0x00000008
#define MM_B_PRACH_FFT_GAMMA_IS_NORMAL_gamma2    (uint32_t)0x00000004
#define MM_B_PRACH_FFT_GAMMA_IS_NORMAL_gamma1    (uint32_t)0x00000002
#define MM_B_PRACH_FFT_GAMMA_IS_NORMAL_gamma0    (uint32_t)0x00000001
#define MM_B_PRACH_FFT_WIRETAP_SIGNAL_CHOOSE_val_15_0 (uint32_t)0x0000ffff

/*** REG *********************************************************************/
#define MM_B_UL_BF_IRQ                           (uint32_t)0x00001e00
#define MM_B_UL_BF_IRQ_TRAP                      (uint32_t)0x00001e01
#define MM_B_UL_BF_IRQ_MASK                      (uint32_t)0x00001e02
#define MM_B_UL_BF_IRQ_FORCE                     (uint32_t)0x00001e03
#define MM_B_UL_BF_IRQ_DB                        (uint32_t)0x00001e04
#define MM_B_UL_BF_IRQ_TRIG                      (uint32_t)0x00001e05
#define MM_B_UL_BF_CTRL                          (uint32_t)0x00001e06
#define MM_B_UL_BF_WIRETAP_SIGNAL_CHOOSE         (uint32_t)0x00001e07
#define MM_B_UL_BF_GAMMA_LANE_EN                 (uint32_t)0x00001e08
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_0           (uint32_t)0x00001e40
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_1           (uint32_t)0x00001e41
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_2           (uint32_t)0x00001e42
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_3           (uint32_t)0x00001e43
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_4           (uint32_t)0x00001e44
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_5           (uint32_t)0x00001e45
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_6           (uint32_t)0x00001e46
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_7           (uint32_t)0x00001e47
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_8           (uint32_t)0x00001e48
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_9           (uint32_t)0x00001e49
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_10          (uint32_t)0x00001e4a
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_11          (uint32_t)0x00001e4b
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_12          (uint32_t)0x00001e4c
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_13          (uint32_t)0x00001e4d
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_14          (uint32_t)0x00001e4e
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_15          (uint32_t)0x00001e4f
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_16          (uint32_t)0x00001e50
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_17          (uint32_t)0x00001e51
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_18          (uint32_t)0x00001e52
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_19          (uint32_t)0x00001e53
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_20          (uint32_t)0x00001e54
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_21          (uint32_t)0x00001e55
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_22          (uint32_t)0x00001e56
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_23          (uint32_t)0x00001e57
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_24          (uint32_t)0x00001e58
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_25          (uint32_t)0x00001e59
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_26          (uint32_t)0x00001e5a
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_27          (uint32_t)0x00001e5b
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_28          (uint32_t)0x00001e5c
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_29          (uint32_t)0x00001e5d
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_30          (uint32_t)0x00001e5e
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_31          (uint32_t)0x00001e5f
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_32          (uint32_t)0x00001e60
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_33          (uint32_t)0x00001e61
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_34          (uint32_t)0x00001e62
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_35          (uint32_t)0x00001e63
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_36          (uint32_t)0x00001e64
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_37          (uint32_t)0x00001e65
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_38          (uint32_t)0x00001e66
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_39          (uint32_t)0x00001e67
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_40          (uint32_t)0x00001e68
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_41          (uint32_t)0x00001e69
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_42          (uint32_t)0x00001e6a
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_43          (uint32_t)0x00001e6b
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_44          (uint32_t)0x00001e6c
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_45          (uint32_t)0x00001e6d
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_46          (uint32_t)0x00001e6e
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_47          (uint32_t)0x00001e6f
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_48          (uint32_t)0x00001e70
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_49          (uint32_t)0x00001e71
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_50          (uint32_t)0x00001e72
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_51          (uint32_t)0x00001e73
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_52          (uint32_t)0x00001e74
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_53          (uint32_t)0x00001e75
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_54          (uint32_t)0x00001e76
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_55          (uint32_t)0x00001e77
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_56          (uint32_t)0x00001e78
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_57          (uint32_t)0x00001e79
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_58          (uint32_t)0x00001e7a
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_59          (uint32_t)0x00001e7b
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_60          (uint32_t)0x00001e7c
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_61          (uint32_t)0x00001e7d
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_62          (uint32_t)0x00001e7e
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_63          (uint32_t)0x00001e7f
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_0           (uint32_t)0x00001e80
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_1           (uint32_t)0x00001e81
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_2           (uint32_t)0x00001e82
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_3           (uint32_t)0x00001e83
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_4           (uint32_t)0x00001e84
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_5           (uint32_t)0x00001e85
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_6           (uint32_t)0x00001e86
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_7           (uint32_t)0x00001e87
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_8           (uint32_t)0x00001e88
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_9           (uint32_t)0x00001e89
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_10          (uint32_t)0x00001e8a
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_11          (uint32_t)0x00001e8b
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_12          (uint32_t)0x00001e8c
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_13          (uint32_t)0x00001e8d
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_14          (uint32_t)0x00001e8e
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_15          (uint32_t)0x00001e8f
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_16          (uint32_t)0x00001e90
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_17          (uint32_t)0x00001e91
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_18          (uint32_t)0x00001e92
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_19          (uint32_t)0x00001e93
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_20          (uint32_t)0x00001e94
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_21          (uint32_t)0x00001e95
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_22          (uint32_t)0x00001e96
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_23          (uint32_t)0x00001e97
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_24          (uint32_t)0x00001e98
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_25          (uint32_t)0x00001e99
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_26          (uint32_t)0x00001e9a
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_27          (uint32_t)0x00001e9b
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_28          (uint32_t)0x00001e9c
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_29          (uint32_t)0x00001e9d
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_30          (uint32_t)0x00001e9e
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_31          (uint32_t)0x00001e9f
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_32          (uint32_t)0x00001ea0
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_33          (uint32_t)0x00001ea1
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_34          (uint32_t)0x00001ea2
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_35          (uint32_t)0x00001ea3
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_36          (uint32_t)0x00001ea4
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_37          (uint32_t)0x00001ea5
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_38          (uint32_t)0x00001ea6
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_39          (uint32_t)0x00001ea7
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_40          (uint32_t)0x00001ea8
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_41          (uint32_t)0x00001ea9
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_42          (uint32_t)0x00001eaa
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_43          (uint32_t)0x00001eab
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_44          (uint32_t)0x00001eac
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_45          (uint32_t)0x00001ead
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_46          (uint32_t)0x00001eae
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_47          (uint32_t)0x00001eaf
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_48          (uint32_t)0x00001eb0
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_49          (uint32_t)0x00001eb1
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_50          (uint32_t)0x00001eb2
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_51          (uint32_t)0x00001eb3
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_52          (uint32_t)0x00001eb4
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_53          (uint32_t)0x00001eb5
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_54          (uint32_t)0x00001eb6
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_55          (uint32_t)0x00001eb7
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_56          (uint32_t)0x00001eb8
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_57          (uint32_t)0x00001eb9
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_58          (uint32_t)0x00001eba
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_59          (uint32_t)0x00001ebb
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_60          (uint32_t)0x00001ebc
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_61          (uint32_t)0x00001ebd
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_62          (uint32_t)0x00001ebe
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_63          (uint32_t)0x00001ebf
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_0           (uint32_t)0x00001ec0
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_1           (uint32_t)0x00001ec1
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_2           (uint32_t)0x00001ec2
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_3           (uint32_t)0x00001ec3
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_4           (uint32_t)0x00001ec4
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_5           (uint32_t)0x00001ec5
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_6           (uint32_t)0x00001ec6
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_7           (uint32_t)0x00001ec7
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_8           (uint32_t)0x00001ec8
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_9           (uint32_t)0x00001ec9
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_10          (uint32_t)0x00001eca
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_11          (uint32_t)0x00001ecb
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_12          (uint32_t)0x00001ecc
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_13          (uint32_t)0x00001ecd
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_14          (uint32_t)0x00001ece
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_15          (uint32_t)0x00001ecf
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_16          (uint32_t)0x00001ed0
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_17          (uint32_t)0x00001ed1
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_18          (uint32_t)0x00001ed2
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_19          (uint32_t)0x00001ed3
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_20          (uint32_t)0x00001ed4
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_21          (uint32_t)0x00001ed5
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_22          (uint32_t)0x00001ed6
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_23          (uint32_t)0x00001ed7
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_24          (uint32_t)0x00001ed8
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_25          (uint32_t)0x00001ed9
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_26          (uint32_t)0x00001eda
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_27          (uint32_t)0x00001edb
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_28          (uint32_t)0x00001edc
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_29          (uint32_t)0x00001edd
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_30          (uint32_t)0x00001ede
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_31          (uint32_t)0x00001edf
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_32          (uint32_t)0x00001ee0
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_33          (uint32_t)0x00001ee1
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_34          (uint32_t)0x00001ee2
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_35          (uint32_t)0x00001ee3
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_36          (uint32_t)0x00001ee4
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_37          (uint32_t)0x00001ee5
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_38          (uint32_t)0x00001ee6
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_39          (uint32_t)0x00001ee7
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_40          (uint32_t)0x00001ee8
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_41          (uint32_t)0x00001ee9
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_42          (uint32_t)0x00001eea
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_43          (uint32_t)0x00001eeb
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_44          (uint32_t)0x00001eec
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_45          (uint32_t)0x00001eed
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_46          (uint32_t)0x00001eee
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_47          (uint32_t)0x00001eef
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_48          (uint32_t)0x00001ef0
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_49          (uint32_t)0x00001ef1
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_50          (uint32_t)0x00001ef2
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_51          (uint32_t)0x00001ef3
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_52          (uint32_t)0x00001ef4
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_53          (uint32_t)0x00001ef5
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_54          (uint32_t)0x00001ef6
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_55          (uint32_t)0x00001ef7
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_56          (uint32_t)0x00001ef8
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_57          (uint32_t)0x00001ef9
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_58          (uint32_t)0x00001efa
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_59          (uint32_t)0x00001efb
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_60          (uint32_t)0x00001efc
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_61          (uint32_t)0x00001efd
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_62          (uint32_t)0x00001efe
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_63          (uint32_t)0x00001eff

/*** FIELD *******************************************************************/
#define MM_B_UL_BF_IRQ_OVFL_7_0                  (uint32_t)0x000000ff
#define MM_B_UL_BF_IRQ_TRAP_OVFL_7_0             (uint32_t)0x000000ff
#define MM_B_UL_BF_IRQ_MASK_OVFL_7_0             (uint32_t)0x000000ff
#define MM_B_UL_BF_IRQ_FORCE_OVFL_7_0            (uint32_t)0x000000ff
#define MM_B_UL_BF_IRQ_DB_OVFL_7_0               (uint32_t)0x000000ff
#define MM_B_UL_BF_IRQ_TRIG_OVFL_7_0             (uint32_t)0x000000ff
#define MM_B_UL_BF_CTRL_TEST_MODE                (uint32_t)0x00000002
#define MM_B_UL_BF_CTRL_RST                      (uint32_t)0x00000001
#define MM_B_UL_BF_WIRETAP_SIGNAL_CHOOSE_val_15_0 (uint32_t)0x0000ffff
#define MM_B_UL_BF_GAMMA_LANE_EN_val_7_0         (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_0_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_0_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_0_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_0_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_1_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_1_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_1_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_1_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_2_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_2_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_2_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_2_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_3_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_3_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_3_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_3_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_4_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_4_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_4_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_4_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_5_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_5_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_5_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_5_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_6_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_6_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_6_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_6_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_7_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_7_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_7_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_7_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_8_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_8_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_8_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_8_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_9_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_9_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_9_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_9_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_10_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_10_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_10_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_10_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_11_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_11_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_11_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_11_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_12_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_12_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_12_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_12_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_13_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_13_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_13_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_13_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_14_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_14_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_14_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_14_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_15_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_15_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_15_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_15_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_16_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_16_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_16_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_16_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_17_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_17_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_17_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_17_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_18_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_18_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_18_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_18_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_19_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_19_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_19_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_19_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_20_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_20_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_20_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_20_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_21_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_21_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_21_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_21_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_22_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_22_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_22_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_22_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_23_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_23_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_23_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_23_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_24_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_24_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_24_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_24_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_25_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_25_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_25_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_25_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_26_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_26_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_26_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_26_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_27_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_27_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_27_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_27_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_28_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_28_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_28_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_28_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_29_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_29_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_29_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_29_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_30_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_30_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_30_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_30_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_31_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_31_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_31_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_31_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_32_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_32_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_32_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_32_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_33_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_33_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_33_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_33_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_34_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_34_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_34_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_34_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_35_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_35_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_35_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_35_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_36_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_36_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_36_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_36_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_37_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_37_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_37_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_37_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_38_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_38_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_38_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_38_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_39_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_39_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_39_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_39_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_40_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_40_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_40_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_40_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_41_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_41_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_41_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_41_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_42_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_42_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_42_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_42_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_43_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_43_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_43_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_43_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_44_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_44_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_44_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_44_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_45_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_45_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_45_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_45_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_46_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_46_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_46_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_46_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_47_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_47_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_47_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_47_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_48_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_48_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_48_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_48_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_49_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_49_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_49_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_49_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_50_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_50_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_50_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_50_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_51_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_51_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_51_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_51_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_52_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_52_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_52_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_52_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_53_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_53_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_53_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_53_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_54_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_54_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_54_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_54_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_55_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_55_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_55_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_55_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_56_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_56_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_56_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_56_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_57_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_57_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_57_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_57_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_58_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_58_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_58_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_58_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_59_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_59_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_59_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_59_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_60_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_60_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_60_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_60_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_61_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_61_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_61_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_61_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_62_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_62_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_62_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_62_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_63_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_63_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_63_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C0_ANT_63_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_0_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_0_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_0_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_0_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_1_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_1_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_1_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_1_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_2_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_2_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_2_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_2_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_3_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_3_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_3_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_3_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_4_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_4_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_4_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_4_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_5_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_5_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_5_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_5_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_6_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_6_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_6_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_6_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_7_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_7_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_7_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_7_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_8_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_8_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_8_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_8_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_9_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_9_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_9_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_9_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_10_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_10_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_10_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_10_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_11_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_11_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_11_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_11_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_12_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_12_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_12_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_12_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_13_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_13_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_13_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_13_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_14_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_14_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_14_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_14_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_15_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_15_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_15_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_15_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_16_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_16_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_16_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_16_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_17_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_17_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_17_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_17_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_18_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_18_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_18_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_18_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_19_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_19_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_19_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_19_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_20_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_20_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_20_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_20_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_21_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_21_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_21_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_21_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_22_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_22_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_22_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_22_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_23_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_23_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_23_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_23_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_24_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_24_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_24_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_24_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_25_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_25_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_25_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_25_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_26_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_26_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_26_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_26_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_27_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_27_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_27_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_27_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_28_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_28_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_28_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_28_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_29_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_29_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_29_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_29_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_30_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_30_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_30_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_30_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_31_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_31_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_31_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_31_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_32_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_32_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_32_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_32_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_33_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_33_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_33_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_33_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_34_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_34_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_34_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_34_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_35_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_35_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_35_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_35_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_36_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_36_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_36_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_36_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_37_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_37_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_37_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_37_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_38_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_38_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_38_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_38_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_39_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_39_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_39_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_39_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_40_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_40_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_40_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_40_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_41_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_41_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_41_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_41_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_42_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_42_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_42_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_42_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_43_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_43_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_43_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_43_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_44_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_44_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_44_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_44_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_45_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_45_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_45_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_45_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_46_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_46_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_46_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_46_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_47_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_47_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_47_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_47_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_48_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_48_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_48_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_48_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_49_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_49_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_49_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_49_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_50_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_50_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_50_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_50_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_51_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_51_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_51_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_51_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_52_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_52_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_52_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_52_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_53_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_53_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_53_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_53_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_54_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_54_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_54_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_54_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_55_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_55_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_55_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_55_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_56_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_56_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_56_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_56_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_57_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_57_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_57_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_57_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_58_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_58_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_58_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_58_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_59_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_59_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_59_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_59_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_60_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_60_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_60_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_60_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_61_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_61_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_61_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_61_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_62_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_62_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_62_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_62_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_63_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_63_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_63_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C1_ANT_63_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_0_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_0_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_0_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_0_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_1_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_1_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_1_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_1_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_2_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_2_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_2_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_2_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_3_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_3_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_3_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_3_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_4_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_4_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_4_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_4_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_5_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_5_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_5_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_5_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_6_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_6_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_6_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_6_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_7_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_7_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_7_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_7_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_8_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_8_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_8_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_8_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_9_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_9_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_9_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_9_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_10_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_10_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_10_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_10_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_11_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_11_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_11_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_11_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_12_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_12_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_12_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_12_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_13_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_13_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_13_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_13_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_14_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_14_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_14_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_14_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_15_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_15_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_15_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_15_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_16_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_16_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_16_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_16_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_17_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_17_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_17_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_17_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_18_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_18_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_18_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_18_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_19_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_19_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_19_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_19_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_20_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_20_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_20_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_20_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_21_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_21_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_21_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_21_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_22_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_22_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_22_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_22_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_23_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_23_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_23_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_23_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_24_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_24_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_24_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_24_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_25_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_25_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_25_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_25_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_26_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_26_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_26_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_26_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_27_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_27_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_27_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_27_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_28_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_28_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_28_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_28_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_29_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_29_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_29_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_29_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_30_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_30_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_30_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_30_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_31_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_31_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_31_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_31_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_32_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_32_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_32_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_32_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_33_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_33_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_33_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_33_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_34_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_34_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_34_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_34_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_35_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_35_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_35_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_35_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_36_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_36_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_36_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_36_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_37_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_37_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_37_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_37_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_38_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_38_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_38_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_38_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_39_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_39_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_39_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_39_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_40_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_40_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_40_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_40_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_41_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_41_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_41_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_41_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_42_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_42_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_42_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_42_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_43_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_43_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_43_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_43_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_44_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_44_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_44_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_44_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_45_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_45_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_45_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_45_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_46_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_46_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_46_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_46_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_47_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_47_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_47_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_47_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_48_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_48_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_48_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_48_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_49_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_49_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_49_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_49_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_50_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_50_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_50_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_50_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_51_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_51_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_51_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_51_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_52_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_52_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_52_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_52_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_53_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_53_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_53_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_53_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_54_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_54_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_54_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_54_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_55_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_55_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_55_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_55_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_56_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_56_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_56_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_56_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_57_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_57_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_57_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_57_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_58_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_58_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_58_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_58_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_59_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_59_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_59_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_59_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_60_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_60_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_60_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_60_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_61_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_61_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_61_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_61_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_62_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_62_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_62_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_62_LA0_I_7_0 (uint32_t)0x000000ff
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_63_LA1_Q_31_24 (uint32_t)0xff000000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_63_LA1_I_23_16 (uint32_t)0x00ff0000
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_63_LA0_Q_15_8 (uint32_t)0x0000ff00
#define MM_B_UL_BF_COMMON_WGT_C2_ANT_63_LA0_I_7_0 (uint32_t)0x000000ff

/*** REG *********************************************************************/
#define MM_B_AC_START_FLAG                       (uint32_t)0x00002000
#define MM_B_AC_END_FLAG                         (uint32_t)0x00002001
#define MM_B_AC_ANT_INDICATOR0                   (uint32_t)0x00002002
#define MM_B_AC_ANT_INDICATOR1                   (uint32_t)0x00002003
#define MM_B_AC_ANT_INDICATOR2                   (uint32_t)0x00002004
#define MM_B_AC_ANT_INDICATOR3                   (uint32_t)0x00002005
#define MM_B_AC_CARRIER_NUM                      (uint32_t)0x00002006
#define MM_B_AC_SEQ_WREN                         (uint32_t)0x00002007
#define MM_B_AC_SEQ_WRADDR                       (uint32_t)0x00002008
#define MM_B_AC_SEQ_WRDATA                       (uint32_t)0x00002009
#define MM_B_AC_SEQ_RDEN                         (uint32_t)0x0000200a
#define MM_B_AC_SEQ_RDADDR                       (uint32_t)0x0000200b
#define MM_B_AC_SEQ_RDDATA                       (uint32_t)0x0000200c
#define MM_B_AC_BP_DEBUG                         (uint32_t)0x0000200d
#define MM_B_AC_DUC_GAIN                         (uint32_t)0x0000200e
#define MM_B_AC_DUC_NCO_PH_INC                   (uint32_t)0x0000200f
#define MM_B_AC_DUC_NCO_PH_OFF                   (uint32_t)0x00002010
#define MM_B_AC_DUC_DIN_RDY                      (uint32_t)0x00002011
#define MM_B_AC_DUC_DOUT_TUSER                   (uint32_t)0x00002012
#define MM_B_AC_DUC_INT_MISSINPUT                (uint32_t)0x00002013
#define MM_B_AC_DUC_INT_ERRPACKET                (uint32_t)0x00002014
#define MM_B_AC_DUC_INT_LOSTOUTPUT               (uint32_t)0x00002015
#define MM_B_AC_DUC_INT_DUCDDC                   (uint32_t)0x00002016
#define MM_B_AC_BP_RESERVED                      (uint32_t)0x00002017
#define MM_B_AC_DDC_GAIN                         (uint32_t)0x00002018
#define MM_B_AC_DDC_NCO_PH_INC                   (uint32_t)0x00002019
#define MM_B_AC_DDC_NCO_PH_OFF                   (uint32_t)0x0000201a
#define MM_B_AC_DDC_DIN_RDY                      (uint32_t)0x0000201b
#define MM_B_AC_DDC_DOUT_TUSER                   (uint32_t)0x0000201c
#define MM_B_AC_DDC_INT_MISSINPUT                (uint32_t)0x0000201d
#define MM_B_AC_DDC_INT_ERRPACKET                (uint32_t)0x0000201e
#define MM_B_AC_DDC_INT_LOSTOUTPUT               (uint32_t)0x0000201f
#define MM_B_AC_DDC_INT_DUCDDC                   (uint32_t)0x00002020
#define MM_B_AC_DL_FFT_EXP                       (uint32_t)0x00002021
#define MM_B_AC_WIRETAP_SIGNAL_CHOOSE            (uint32_t)0x00002022
#define MM_B_AC_PS_CARRIER_NUM                   (uint32_t)0x00002023
#define MM_B_AC_PS_ANT_NUM                       (uint32_t)0x00002024
#define MM_B_AC_PS_INT_DELAY_TIME                (uint32_t)0x00002025
#define MM_B_AC_BP_IRQ_UL                        (uint32_t)0x00002026
#define MM_B_AC_BP_IRQ_UL_TRAP                   (uint32_t)0x00002027
#define MM_B_AC_BP_IRQ_UL_MASK                   (uint32_t)0x00002028
#define MM_B_AC_BP_IRQ_UL_FORCE                  (uint32_t)0x00002029
#define MM_B_AC_BP_IRQ_UL_DB                     (uint32_t)0x0000202a
#define MM_B_AC_BP_IRQ_UL_TRIG                   (uint32_t)0x0000202b
#define MM_B_AC_BP_IRQ_DL                        (uint32_t)0x0000202c
#define MM_B_AC_BP_IRQ_DL_TRAP                   (uint32_t)0x0000202d
#define MM_B_AC_BP_IRQ_DL_MASK                   (uint32_t)0x0000202e
#define MM_B_AC_BP_IRQ_DL_FORCE                  (uint32_t)0x0000202f
#define MM_B_AC_BP_IRQ_DL_DB                     (uint32_t)0x00002030
#define MM_B_AC_BP_IRQ_DL_TRIG                   (uint32_t)0x00002031
#define MM_B_AC_TRANSFER_BASE_ADDR               (uint32_t)0x00002032
#define MM_B_AC_TRANSFER_STATUS                  (uint32_t)0x00002033
#define MM_B_AC_TRANSFER_STATUS_CLR              (uint32_t)0x00002034
#define MM_B_AC_DUC_TEST_PHASE_INC               (uint32_t)0x00002035
#define MM_B_AC_TRANSFER_DM_ERR_CNT              (uint32_t)0x00002036

/*** FIELD *******************************************************************/
#define MM_B_AC_START_FLAG_VAL_1_0               (uint32_t)0x00000003
#define MM_B_AC_END_FLAG_VAL_1_0                 (uint32_t)0x00000003
#define MM_B_AC_ANT_INDICATOR0_VAL_31_0          (uint32_t)0xffffffff
#define MM_B_AC_ANT_INDICATOR1_VAL_31_0          (uint32_t)0xffffffff
#define MM_B_AC_ANT_INDICATOR2_VAL_31_0          (uint32_t)0xffffffff
#define MM_B_AC_ANT_INDICATOR3_VAL_31_0          (uint32_t)0xffffffff
#define MM_B_AC_CARRIER_NUM_VAL_1_0              (uint32_t)0x00000003
#define MM_B_AC_SEQ_WREN_VAL                     (uint32_t)0x00000001
#define MM_B_AC_SEQ_WRADDR_VAL_10_0              (uint32_t)0x000007ff
#define MM_B_AC_SEQ_WRDATA_VAL_31_0              (uint32_t)0xffffffff
#define MM_B_AC_SEQ_RDEN_VAL                     (uint32_t)0x00000001
#define MM_B_AC_SEQ_RDADDR_VAL_10_0              (uint32_t)0x000007ff
#define MM_B_AC_SEQ_RDDATA_VAL_31_0              (uint32_t)0xffffffff
#define MM_B_AC_BP_DEBUG_AC_DUC_NCO_BYPASS       (uint32_t)0x00004000
#define MM_B_AC_BP_DEBUG_AC_DUC_NCO_RST          (uint32_t)0x00002000
#define MM_B_AC_BP_DEBUG_AC_DUC_SRC_CHOOSE       (uint32_t)0x00001000
#define MM_B_AC_BP_DEBUG_AC_SEQ_TDD_CTL_BYPASS   (uint32_t)0x00000100
#define MM_B_AC_BP_DEBUG_AC_TRANSFER_PILING_EN_7_6 (uint32_t)0x000000c0
#define MM_B_AC_BP_DEBUG_AC_TRANSFER_INT_EOF_EN  (uint32_t)0x00000020
#define MM_B_AC_BP_DEBUG_AC_PILING_EN            (uint32_t)0x00000010
#define MM_B_AC_BP_DEBUG_DDC_SRC_CHOOSE          (uint32_t)0x00000008
#define MM_B_AC_BP_DEBUG_DDC_NCO_RST             (uint32_t)0x00000004
#define MM_B_AC_DUC_GAIN_VAL_15_0                (uint32_t)0x0000ffff
#define MM_B_AC_DUC_NCO_PH_INC_VAL_31_0          (uint32_t)0xffffffff
#define MM_B_AC_DUC_NCO_PH_OFF_VAL_31_0          (uint32_t)0xffffffff
#define MM_B_AC_DUC_DIN_RDY_VAL                  (uint32_t)0x00000001
#define MM_B_AC_DUC_DOUT_TUSER_VAL               (uint32_t)0x00000001
#define MM_B_AC_DUC_INT_MISSINPUT_VAL            (uint32_t)0x00000001
#define MM_B_AC_DUC_INT_ERRPACKET_VAL            (uint32_t)0x00000001
#define MM_B_AC_DUC_INT_LOSTOUTPUT_VAL           (uint32_t)0x00000001
#define MM_B_AC_DUC_INT_DUCDDC_VAL               (uint32_t)0x00000001
#define MM_B_AC_BP_RESERVED_RESERVED             (uint32_t)0x00000001
#define MM_B_AC_DDC_GAIN_VAL_15_0                (uint32_t)0x0000ffff
#define MM_B_AC_DDC_NCO_PH_INC_VAL_31_0          (uint32_t)0xffffffff
#define MM_B_AC_DDC_NCO_PH_OFF_VAL_31_0          (uint32_t)0xffffffff
#define MM_B_AC_DDC_DIN_RDY_VAL                  (uint32_t)0x00000001
#define MM_B_AC_DDC_DOUT_TUSER_VAL               (uint32_t)0x00000001
#define MM_B_AC_DDC_INT_MISSINPUT_VAL            (uint32_t)0x00000001
#define MM_B_AC_DDC_INT_ERRPACKET_VAL            (uint32_t)0x00000001
#define MM_B_AC_DDC_INT_LOSTOUTPUT_VAL           (uint32_t)0x00000001
#define MM_B_AC_DDC_INT_DUCDDC_VAL               (uint32_t)0x00000001
#define MM_B_AC_DL_FFT_EXP_val_5_0               (uint32_t)0x0000003f
#define MM_B_AC_WIRETAP_SIGNAL_CHOOSE_val_15_0   (uint32_t)0x0000ffff
#define MM_B_AC_PS_CARRIER_NUM_val_1_0           (uint32_t)0x00000003
#define MM_B_AC_PS_ANT_NUM_val_6_0               (uint32_t)0x0000007f
#define MM_B_AC_PS_INT_DELAY_TIME_val_31_0       (uint32_t)0xffffffff
#define MM_B_AC_BP_IRQ_UL_ac_ul                  (uint32_t)0x00000001
#define MM_B_AC_BP_IRQ_UL_TRAP_ac_ul             (uint32_t)0x00000001
#define MM_B_AC_BP_IRQ_UL_MASK_ac_ul             (uint32_t)0x00000001
#define MM_B_AC_BP_IRQ_UL_FORCE_ac_ul            (uint32_t)0x00000001
#define MM_B_AC_BP_IRQ_UL_DB_ac_ul               (uint32_t)0x00000001
#define MM_B_AC_BP_IRQ_UL_TRIG_ac_ul             (uint32_t)0x00000001
#define MM_B_AC_BP_IRQ_DL_ac_dl                  (uint32_t)0x00000001
#define MM_B_AC_BP_IRQ_DL_TRAP_ac_dl             (uint32_t)0x00000001
#define MM_B_AC_BP_IRQ_DL_MASK_ac_dl             (uint32_t)0x00000001
#define MM_B_AC_BP_IRQ_DL_FORCE_ac_dl            (uint32_t)0x00000001
#define MM_B_AC_BP_IRQ_DL_DB_ac_dl               (uint32_t)0x00000001
#define MM_B_AC_BP_IRQ_DL_TRIG_ac_dl             (uint32_t)0x00000001
#define MM_B_AC_TRANSFER_BASE_ADDR_val_31_0      (uint32_t)0xffffffff
#define MM_B_AC_TRANSFER_STATUS_DATA_FIFO_DROP   (uint32_t)0x80000000
#define MM_B_AC_TRANSFER_STATUS_CMD_FIFO_DROP    (uint32_t)0x40000000
#define MM_B_AC_TRANSFER_STATUS_DRAM_OUT_RANGE   (uint32_t)0x20000000
#define MM_B_AC_TRANSFER_STATUS_DM_ERR           (uint32_t)0x10000000
#define MM_B_AC_TRANSFER_STATUS_SOF_ERR_DL       (uint32_t)0x08000000
#define MM_B_AC_TRANSFER_STATUS_EOF_ERR_DL       (uint32_t)0x04000000
#define MM_B_AC_TRANSFER_STATUS_SOF_ERR_UL       (uint32_t)0x02000000
#define MM_B_AC_TRANSFER_STATUS_EOF_ERR_UL       (uint32_t)0x01000000
#define MM_B_AC_TRANSFER_STATUS_CLR_DATA_FIFO    (uint32_t)0x80000000
#define MM_B_AC_TRANSFER_STATUS_CLR_CMD_FIFO     (uint32_t)0x40000000
#define MM_B_AC_TRANSFER_STATUS_CLR_DRAM_OUT     (uint32_t)0x20000000
#define MM_B_AC_TRANSFER_STATUS_CLR_DM_ERR       (uint32_t)0x10000000
#define MM_B_AC_TRANSFER_STATUS_CLR_SOF_ERR_DL   (uint32_t)0x08000000
#define MM_B_AC_TRANSFER_STATUS_CLR_EOF_ERR_DL   (uint32_t)0x04000000
#define MM_B_AC_TRANSFER_STATUS_CLR_SOF_ERR_UL   (uint32_t)0x02000000
#define MM_B_AC_TRANSFER_STATUS_CLR_EOF_ERR_UL   (uint32_t)0x01000000
#define MM_B_AC_DUC_TEST_PHASE_INC_VAL_31_0      (uint32_t)0xffffffff
#define MM_B_AC_TRANSFER_DM_ERR_CNT_err_count_31_0 (uint32_t)0xffffffff

/*** REG *********************************************************************/
#define MM_B_GAMMA_IRQ                           (uint32_t)0x00002200
#define MM_B_GAMMA_IRQ_TRAP                      (uint32_t)0x00002201
#define MM_B_GAMMA_IRQ_MASK                      (uint32_t)0x00002202
#define MM_B_GAMMA_IRQ_FORCE                     (uint32_t)0x00002203
#define MM_B_GAMMA_IRQ_DB                        (uint32_t)0x00002204
#define MM_B_GAMMA_IRQ_TRIG                      (uint32_t)0x00002205
#define MM_B_GAMMA_SYNC_CTRL                     (uint32_t)0x00002206
#define MM_B_GAMMA_COMMA_STATUS                  (uint32_t)0x00002207
#define MM_B_GAMMA_PHY_ERR_CLR                   (uint32_t)0x00002208
#define MM_B_GAMMA_PHY_STATUS_0                  (uint32_t)0x00002214
#define MM_B_GAMMA_PHY_STATUS_1                  (uint32_t)0x00002215
#define MM_B_GAMMA_PHY_STATUS_2                  (uint32_t)0x00002216
#define MM_B_GAMMA_PHY_STATUS_3                  (uint32_t)0x00002217
#define MM_B_GAMMA_PHY_STATUS_4                  (uint32_t)0x00002218
#define MM_B_GAMMA_PHY_STATUS_5                  (uint32_t)0x00002219
#define MM_B_GAMMA_PHY_STATUS_6                  (uint32_t)0x0000221a
#define MM_B_GAMMA_PHY_STATUS_7                  (uint32_t)0x0000221b
#define MM_B_GAMMA_PHY_STATUS_8                  (uint32_t)0x0000221c
#define MM_B_GAMMA_PHY_STATUS_9                  (uint32_t)0x0000221d
#define MM_B_GAMMA_PHY_STATUS_10                 (uint32_t)0x0000221e
#define MM_B_GAMMA_PHY_STATUS_11                 (uint32_t)0x0000221f
#define MM_B_GAMMA_PHY_STATUS_12                 (uint32_t)0x00002220
#define MM_B_GAMMA_PHY_STATUS_13                 (uint32_t)0x00002221
#define MM_B_GAMMA_PHY_STATUS_14                 (uint32_t)0x00002222
#define MM_B_GAMMA_PHY_STATUS_15                 (uint32_t)0x00002223
#define MM_B_GAMMA_COMMA_ERR_DET_CNT_0           (uint32_t)0x00002228
#define MM_B_GAMMA_COMMA_ERR_DET_CNT_1           (uint32_t)0x00002229
#define MM_B_GAMMA_COMMA_ERR_DET_CNT_2           (uint32_t)0x0000222a
#define MM_B_GAMMA_COMMA_ERR_DET_CNT_3           (uint32_t)0x0000222b
#define MM_B_GAMMA_COMMA_ERR_DET_CNT_4           (uint32_t)0x0000222c
#define MM_B_GAMMA_COMMA_ERR_DET_CNT_5           (uint32_t)0x0000222d
#define MM_B_GAMMA_COMMA_ERR_DET_CNT_6           (uint32_t)0x0000222e
#define MM_B_GAMMA_COMMA_ERR_DET_CNT_7           (uint32_t)0x0000222f
#define MM_B_GAMMA_COMMA_ERR_DET_CNT_8           (uint32_t)0x00002230
#define MM_B_GAMMA_COMMA_ERR_DET_CNT_9           (uint32_t)0x00002231
#define MM_B_GAMMA_COMMA_ERR_DET_CNT_10          (uint32_t)0x00002232
#define MM_B_GAMMA_COMMA_ERR_DET_CNT_11          (uint32_t)0x00002233
#define MM_B_GAMMA_COMMA_ERR_DET_CNT_12          (uint32_t)0x00002234
#define MM_B_GAMMA_COMMA_ERR_DET_CNT_13          (uint32_t)0x00002235
#define MM_B_GAMMA_COMMA_ERR_DET_CNT_14          (uint32_t)0x00002236
#define MM_B_GAMMA_COMMA_ERR_DET_CNT_15          (uint32_t)0x00002237

/*** FIELD *******************************************************************/
#define MM_B_GAMMA_IRQ_TRXM3_GAMMA3_ERR          (uint32_t)0x00008000
#define MM_B_GAMMA_IRQ_TRXM3_GAMMA2_ERR          (uint32_t)0x00004000
#define MM_B_GAMMA_IRQ_TRXM3_GAMMA1_ERR          (uint32_t)0x00002000
#define MM_B_GAMMA_IRQ_TRXM3_GAMMA0_ERR          (uint32_t)0x00001000
#define MM_B_GAMMA_IRQ_TRXM2_GAMMA3_ERR          (uint32_t)0x00000800
#define MM_B_GAMMA_IRQ_TRXM2_GAMMA2_ERR          (uint32_t)0x00000400
#define MM_B_GAMMA_IRQ_TRXM2_GAMMA1_ERR          (uint32_t)0x00000200
#define MM_B_GAMMA_IRQ_TRXM2_GAMMA0_ERR          (uint32_t)0x00000100
#define MM_B_GAMMA_IRQ_TRXM1_GAMMA3_ERR          (uint32_t)0x00000080
#define MM_B_GAMMA_IRQ_TRXM1_GAMMA2_ERR          (uint32_t)0x00000040
#define MM_B_GAMMA_IRQ_TRXM1_GAMMA1_ERR          (uint32_t)0x00000020
#define MM_B_GAMMA_IRQ_TRXM1_GAMMA0_ERR          (uint32_t)0x00000010
#define MM_B_GAMMA_IRQ_TRXM0_GAMMA3_ERR          (uint32_t)0x00000008
#define MM_B_GAMMA_IRQ_TRXM0_GAMMA2_ERR          (uint32_t)0x00000004
#define MM_B_GAMMA_IRQ_TRXM0_GAMMA1_ERR          (uint32_t)0x00000002
#define MM_B_GAMMA_IRQ_TRXM0_GAMMA0_ERR          (uint32_t)0x00000001
#define MM_B_GAMMA_IRQ_TRAP_TRXM3_GAMMA3_ERR     (uint32_t)0x00008000
#define MM_B_GAMMA_IRQ_TRAP_TRXM3_GAMMA2_ERR     (uint32_t)0x00004000
#define MM_B_GAMMA_IRQ_TRAP_TRXM3_GAMMA1_ERR     (uint32_t)0x00002000
#define MM_B_GAMMA_IRQ_TRAP_TRXM3_GAMMA0_ERR     (uint32_t)0x00001000
#define MM_B_GAMMA_IRQ_TRAP_TRXM2_GAMMA3_ERR     (uint32_t)0x00000800
#define MM_B_GAMMA_IRQ_TRAP_TRXM2_GAMMA2_ERR     (uint32_t)0x00000400
#define MM_B_GAMMA_IRQ_TRAP_TRXM2_GAMMA1_ERR     (uint32_t)0x00000200
#define MM_B_GAMMA_IRQ_TRAP_TRXM2_GAMMA0_ERR     (uint32_t)0x00000100
#define MM_B_GAMMA_IRQ_TRAP_TRXM1_GAMMA3_ERR     (uint32_t)0x00000080
#define MM_B_GAMMA_IRQ_TRAP_TRXM1_GAMMA2_ERR     (uint32_t)0x00000040
#define MM_B_GAMMA_IRQ_TRAP_TRXM1_GAMMA1_ERR     (uint32_t)0x00000020
#define MM_B_GAMMA_IRQ_TRAP_TRXM1_GAMMA0_ERR     (uint32_t)0x00000010
#define MM_B_GAMMA_IRQ_TRAP_TRXM0_GAMMA3_ERR     (uint32_t)0x00000008
#define MM_B_GAMMA_IRQ_TRAP_TRXM0_GAMMA2_ERR     (uint32_t)0x00000004
#define MM_B_GAMMA_IRQ_TRAP_TRXM0_GAMMA1_ERR     (uint32_t)0x00000002
#define MM_B_GAMMA_IRQ_TRAP_TRXM0_GAMMA0_ERR     (uint32_t)0x00000001
#define MM_B_GAMMA_IRQ_MASK_TRXM3_GAMMA3_ERR     (uint32_t)0x00008000
#define MM_B_GAMMA_IRQ_MASK_TRXM3_GAMMA2_ERR     (uint32_t)0x00004000
#define MM_B_GAMMA_IRQ_MASK_TRXM3_GAMMA1_ERR     (uint32_t)0x00002000
#define MM_B_GAMMA_IRQ_MASK_TRXM3_GAMMA0_ERR     (uint32_t)0x00001000
#define MM_B_GAMMA_IRQ_MASK_TRXM2_GAMMA3_ERR     (uint32_t)0x00000800
#define MM_B_GAMMA_IRQ_MASK_TRXM2_GAMMA2_ERR     (uint32_t)0x00000400
#define MM_B_GAMMA_IRQ_MASK_TRXM2_GAMMA1_ERR     (uint32_t)0x00000200
#define MM_B_GAMMA_IRQ_MASK_TRXM2_GAMMA0_ERR     (uint32_t)0x00000100
#define MM_B_GAMMA_IRQ_MASK_TRXM1_GAMMA3_ERR     (uint32_t)0x00000080
#define MM_B_GAMMA_IRQ_MASK_TRXM1_GAMMA2_ERR     (uint32_t)0x00000040
#define MM_B_GAMMA_IRQ_MASK_TRXM1_GAMMA1_ERR     (uint32_t)0x00000020
#define MM_B_GAMMA_IRQ_MASK_TRXM1_GAMMA0_ERR     (uint32_t)0x00000010
#define MM_B_GAMMA_IRQ_MASK_TRXM0_GAMMA3_ERR     (uint32_t)0x00000008
#define MM_B_GAMMA_IRQ_MASK_TRXM0_GAMMA2_ERR     (uint32_t)0x00000004
#define MM_B_GAMMA_IRQ_MASK_TRXM0_GAMMA1_ERR     (uint32_t)0x00000002
#define MM_B_GAMMA_IRQ_MASK_TRXM0_GAMMA0_ERR     (uint32_t)0x00000001
#define MM_B_GAMMA_IRQ_FORCE_TRXM3_GAMMA3_ERR    (uint32_t)0x00008000
#define MM_B_GAMMA_IRQ_FORCE_TRXM3_GAMMA2_ERR    (uint32_t)0x00004000
#define MM_B_GAMMA_IRQ_FORCE_TRXM3_GAMMA1_ERR    (uint32_t)0x00002000
#define MM_B_GAMMA_IRQ_FORCE_TRXM3_GAMMA0_ERR    (uint32_t)0x00001000
#define MM_B_GAMMA_IRQ_FORCE_TRXM2_GAMMA3_ERR    (uint32_t)0x00000800
#define MM_B_GAMMA_IRQ_FORCE_TRXM2_GAMMA2_ERR    (uint32_t)0x00000400
#define MM_B_GAMMA_IRQ_FORCE_TRXM2_GAMMA1_ERR    (uint32_t)0x00000200
#define MM_B_GAMMA_IRQ_FORCE_TRXM2_GAMMA0_ERR    (uint32_t)0x00000100
#define MM_B_GAMMA_IRQ_FORCE_TRXM1_GAMMA3_ERR    (uint32_t)0x00000080
#define MM_B_GAMMA_IRQ_FORCE_TRXM1_GAMMA2_ERR    (uint32_t)0x00000040
#define MM_B_GAMMA_IRQ_FORCE_TRXM1_GAMMA1_ERR    (uint32_t)0x00000020
#define MM_B_GAMMA_IRQ_FORCE_TRXM1_GAMMA0_ERR    (uint32_t)0x00000010
#define MM_B_GAMMA_IRQ_FORCE_TRXM0_GAMMA3_ERR    (uint32_t)0x00000008
#define MM_B_GAMMA_IRQ_FORCE_TRXM0_GAMMA2_ERR    (uint32_t)0x00000004
#define MM_B_GAMMA_IRQ_FORCE_TRXM0_GAMMA1_ERR    (uint32_t)0x00000002
#define MM_B_GAMMA_IRQ_FORCE_TRXM0_GAMMA0_ERR    (uint32_t)0x00000001
#define MM_B_GAMMA_IRQ_DB_TRXM3_GAMMA3_ERR       (uint32_t)0x00008000
#define MM_B_GAMMA_IRQ_DB_TRXM3_GAMMA2_ERR       (uint32_t)0x00004000
#define MM_B_GAMMA_IRQ_DB_TRXM3_GAMMA1_ERR       (uint32_t)0x00002000
#define MM_B_GAMMA_IRQ_DB_TRXM3_GAMMA0_ERR       (uint32_t)0x00001000
#define MM_B_GAMMA_IRQ_DB_TRXM2_GAMMA3_ERR       (uint32_t)0x00000800
#define MM_B_GAMMA_IRQ_DB_TRXM2_GAMMA2_ERR       (uint32_t)0x00000400
#define MM_B_GAMMA_IRQ_DB_TRXM2_GAMMA1_ERR       (uint32_t)0x00000200
#define MM_B_GAMMA_IRQ_DB_TRXM2_GAMMA0_ERR       (uint32_t)0x00000100
#define MM_B_GAMMA_IRQ_DB_TRXM1_GAMMA3_ERR       (uint32_t)0x00000080
#define MM_B_GAMMA_IRQ_DB_TRXM1_GAMMA2_ERR       (uint32_t)0x00000040
#define MM_B_GAMMA_IRQ_DB_TRXM1_GAMMA1_ERR       (uint32_t)0x00000020
#define MM_B_GAMMA_IRQ_DB_TRXM1_GAMMA0_ERR       (uint32_t)0x00000010
#define MM_B_GAMMA_IRQ_DB_TRXM0_GAMMA3_ERR       (uint32_t)0x00000008
#define MM_B_GAMMA_IRQ_DB_TRXM0_GAMMA2_ERR       (uint32_t)0x00000004
#define MM_B_GAMMA_IRQ_DB_TRXM0_GAMMA1_ERR       (uint32_t)0x00000002
#define MM_B_GAMMA_IRQ_DB_TRXM0_GAMMA0_ERR       (uint32_t)0x00000001
#define MM_B_GAMMA_IRQ_TRIG_TRXM3_GAMMA3_ERR     (uint32_t)0x00008000
#define MM_B_GAMMA_IRQ_TRIG_TRXM3_GAMMA2_ERR     (uint32_t)0x00004000
#define MM_B_GAMMA_IRQ_TRIG_TRXM3_GAMMA1_ERR     (uint32_t)0x00002000
#define MM_B_GAMMA_IRQ_TRIG_TRXM3_GAMMA0_ERR     (uint32_t)0x00001000
#define MM_B_GAMMA_IRQ_TRIG_TRXM2_GAMMA3_ERR     (uint32_t)0x00000800
#define MM_B_GAMMA_IRQ_TRIG_TRXM2_GAMMA2_ERR     (uint32_t)0x00000400
#define MM_B_GAMMA_IRQ_TRIG_TRXM2_GAMMA1_ERR     (uint32_t)0x00000200
#define MM_B_GAMMA_IRQ_TRIG_TRXM2_GAMMA0_ERR     (uint32_t)0x00000100
#define MM_B_GAMMA_IRQ_TRIG_TRXM1_GAMMA3_ERR     (uint32_t)0x00000080
#define MM_B_GAMMA_IRQ_TRIG_TRXM1_GAMMA2_ERR     (uint32_t)0x00000040
#define MM_B_GAMMA_IRQ_TRIG_TRXM1_GAMMA1_ERR     (uint32_t)0x00000020
#define MM_B_GAMMA_IRQ_TRIG_TRXM1_GAMMA0_ERR     (uint32_t)0x00000010
#define MM_B_GAMMA_IRQ_TRIG_TRXM0_GAMMA3_ERR     (uint32_t)0x00000008
#define MM_B_GAMMA_IRQ_TRIG_TRXM0_GAMMA2_ERR     (uint32_t)0x00000004
#define MM_B_GAMMA_IRQ_TRIG_TRXM0_GAMMA1_ERR     (uint32_t)0x00000002
#define MM_B_GAMMA_IRQ_TRIG_TRXM0_GAMMA0_ERR     (uint32_t)0x00000001
#define MM_B_GAMMA_SYNC_CTRL_COMMA_EN_TRXM3_GAMMA3 (uint32_t)0x00008000
#define MM_B_GAMMA_SYNC_CTRL_COMMA_EN_TRXM3_GAMMA2 (uint32_t)0x00004000
#define MM_B_GAMMA_SYNC_CTRL_COMMA_EN_TRXM3_GAMMA1 (uint32_t)0x00002000
#define MM_B_GAMMA_SYNC_CTRL_COMMA_EN_TRXM3_GAMMA0 (uint32_t)0x00001000
#define MM_B_GAMMA_SYNC_CTRL_COMMA_EN_TRXM2_GAMMA3 (uint32_t)0x00000800
#define MM_B_GAMMA_SYNC_CTRL_COMMA_EN_TRXM2_GAMMA2 (uint32_t)0x00000400
#define MM_B_GAMMA_SYNC_CTRL_COMMA_EN_TRXM2_GAMMA1 (uint32_t)0x00000200
#define MM_B_GAMMA_SYNC_CTRL_COMMA_EN_TRXM2_GAMMA0 (uint32_t)0x00000100
#define MM_B_GAMMA_SYNC_CTRL_COMMA_EN_TRXM1_GAMMA3 (uint32_t)0x00000080
#define MM_B_GAMMA_SYNC_CTRL_COMMA_EN_TRXM1_GAMMA2 (uint32_t)0x00000040
#define MM_B_GAMMA_SYNC_CTRL_COMMA_EN_TRXM1_GAMMA1 (uint32_t)0x00000020
#define MM_B_GAMMA_SYNC_CTRL_COMMA_EN_TRXM1_GAMMA0 (uint32_t)0x00000010
#define MM_B_GAMMA_SYNC_CTRL_COMMA_EN_TRXM0_GAMMA3 (uint32_t)0x00000008
#define MM_B_GAMMA_SYNC_CTRL_COMMA_EN_TRXM0_GAMMA2 (uint32_t)0x00000004
#define MM_B_GAMMA_SYNC_CTRL_COMMA_EN_TRXM0_GAMMA1 (uint32_t)0x00000002
#define MM_B_GAMMA_SYNC_CTRL_COMMA_EN_TRXM0_GAMMA0 (uint32_t)0x00000001
#define MM_B_GAMMA_COMMA_STATUS_COMMA_TRXM3_3    (uint32_t)0x00008000
#define MM_B_GAMMA_COMMA_STATUS_COMMA_TRXM3_2    (uint32_t)0x00004000
#define MM_B_GAMMA_COMMA_STATUS_COMMA_TRXM3_1    (uint32_t)0x00002000
#define MM_B_GAMMA_COMMA_STATUS_COMMA_TRXM3_0    (uint32_t)0x00001000
#define MM_B_GAMMA_COMMA_STATUS_COMMA_TRXM2_3    (uint32_t)0x00000800
#define MM_B_GAMMA_COMMA_STATUS_COMMA_TRXM2_2    (uint32_t)0x00000400
#define MM_B_GAMMA_COMMA_STATUS_COMMA_TRXM2_1    (uint32_t)0x00000200
#define MM_B_GAMMA_COMMA_STATUS_COMMA_TRXM2_0    (uint32_t)0x00000100
#define MM_B_GAMMA_COMMA_STATUS_COMMA_TRXM1_3    (uint32_t)0x00000080
#define MM_B_GAMMA_COMMA_STATUS_COMMA_TRXM1_2    (uint32_t)0x00000040
#define MM_B_GAMMA_COMMA_STATUS_COMMA_TRXM1_1    (uint32_t)0x00000020
#define MM_B_GAMMA_COMMA_STATUS_COMMA_TRXM1_0    (uint32_t)0x00000010
#define MM_B_GAMMA_COMMA_STATUS_COMMA_TRXM0_3    (uint32_t)0x00000008
#define MM_B_GAMMA_COMMA_STATUS_COMMA_TRXM0_2    (uint32_t)0x00000004
#define MM_B_GAMMA_COMMA_STATUS_COMMA_TRXM0_1    (uint32_t)0x00000002
#define MM_B_GAMMA_COMMA_STATUS_COMMA_TRXM0_0    (uint32_t)0x00000001
#define MM_B_GAMMA_PHY_ERR_CLR_port15            (uint32_t)0x00008000
#define MM_B_GAMMA_PHY_ERR_CLR_port14            (uint32_t)0x00004000
#define MM_B_GAMMA_PHY_ERR_CLR_port13            (uint32_t)0x00002000
#define MM_B_GAMMA_PHY_ERR_CLR_port12            (uint32_t)0x00001000
#define MM_B_GAMMA_PHY_ERR_CLR_port11            (uint32_t)0x00000800
#define MM_B_GAMMA_PHY_ERR_CLR_port10            (uint32_t)0x00000400
#define MM_B_GAMMA_PHY_ERR_CLR_port9             (uint32_t)0x00000200
#define MM_B_GAMMA_PHY_ERR_CLR_port8             (uint32_t)0x00000100
#define MM_B_GAMMA_PHY_ERR_CLR_port7             (uint32_t)0x00000080
#define MM_B_GAMMA_PHY_ERR_CLR_port6             (uint32_t)0x00000040
#define MM_B_GAMMA_PHY_ERR_CLR_port5             (uint32_t)0x00000020
#define MM_B_GAMMA_PHY_ERR_CLR_port4             (uint32_t)0x00000010
#define MM_B_GAMMA_PHY_ERR_CLR_port3             (uint32_t)0x00000008
#define MM_B_GAMMA_PHY_ERR_CLR_port2             (uint32_t)0x00000004
#define MM_B_GAMMA_PHY_ERR_CLR_port1             (uint32_t)0x00000002
#define MM_B_GAMMA_PHY_ERR_CLR_port0             (uint32_t)0x00000001
#define MM_B_GAMMA_PHY_STATUS_0_RX_BIT_ERR_IRQ   (uint32_t)0x00008000
#define MM_B_GAMMA_PHY_STATUS_0_BIT_ERR_CNT_12_0 (uint32_t)0x00001fff
#define MM_B_GAMMA_PHY_STATUS_1_RX_BIT_ERR_IRQ   (uint32_t)0x00008000
#define MM_B_GAMMA_PHY_STATUS_1_BIT_ERR_CNT_12_0 (uint32_t)0x00001fff
#define MM_B_GAMMA_PHY_STATUS_2_RX_BIT_ERR_IRQ   (uint32_t)0x00008000
#define MM_B_GAMMA_PHY_STATUS_2_BIT_ERR_CNT_12_0 (uint32_t)0x00001fff
#define MM_B_GAMMA_PHY_STATUS_3_RX_BIT_ERR_IRQ   (uint32_t)0x00008000
#define MM_B_GAMMA_PHY_STATUS_3_BIT_ERR_CNT_12_0 (uint32_t)0x00001fff
#define MM_B_GAMMA_PHY_STATUS_4_RX_BIT_ERR_IRQ   (uint32_t)0x00008000
#define MM_B_GAMMA_PHY_STATUS_4_BIT_ERR_CNT_12_0 (uint32_t)0x00001fff
#define MM_B_GAMMA_PHY_STATUS_5_RX_BIT_ERR_IRQ   (uint32_t)0x00008000
#define MM_B_GAMMA_PHY_STATUS_5_BIT_ERR_CNT_12_0 (uint32_t)0x00001fff
#define MM_B_GAMMA_PHY_STATUS_6_RX_BIT_ERR_IRQ   (uint32_t)0x00008000
#define MM_B_GAMMA_PHY_STATUS_6_BIT_ERR_CNT_12_0 (uint32_t)0x00001fff
#define MM_B_GAMMA_PHY_STATUS_7_RX_BIT_ERR_IRQ   (uint32_t)0x00008000
#define MM_B_GAMMA_PHY_STATUS_7_BIT_ERR_CNT_12_0 (uint32_t)0x00001fff
#define MM_B_GAMMA_PHY_STATUS_8_RX_BIT_ERR_IRQ   (uint32_t)0x00008000
#define MM_B_GAMMA_PHY_STATUS_8_BIT_ERR_CNT_12_0 (uint32_t)0x00001fff
#define MM_B_GAMMA_PHY_STATUS_9_RX_BIT_ERR_IRQ   (uint32_t)0x00008000
#define MM_B_GAMMA_PHY_STATUS_9_BIT_ERR_CNT_12_0 (uint32_t)0x00001fff
#define MM_B_GAMMA_PHY_STATUS_10_RX_BIT_ERR_IRQ  (uint32_t)0x00008000
#define MM_B_GAMMA_PHY_STATUS_10_BIT_ERR_CNT_12_0 (uint32_t)0x00001fff
#define MM_B_GAMMA_PHY_STATUS_11_RX_BIT_ERR_IRQ  (uint32_t)0x00008000
#define MM_B_GAMMA_PHY_STATUS_11_BIT_ERR_CNT_12_0 (uint32_t)0x00001fff
#define MM_B_GAMMA_PHY_STATUS_12_RX_BIT_ERR_IRQ  (uint32_t)0x00008000
#define MM_B_GAMMA_PHY_STATUS_12_BIT_ERR_CNT_12_0 (uint32_t)0x00001fff
#define MM_B_GAMMA_PHY_STATUS_13_RX_BIT_ERR_IRQ  (uint32_t)0x00008000
#define MM_B_GAMMA_PHY_STATUS_13_BIT_ERR_CNT_12_0 (uint32_t)0x00001fff
#define MM_B_GAMMA_PHY_STATUS_14_RX_BIT_ERR_IRQ  (uint32_t)0x00008000
#define MM_B_GAMMA_PHY_STATUS_14_BIT_ERR_CNT_12_0 (uint32_t)0x00001fff
#define MM_B_GAMMA_PHY_STATUS_15_RX_BIT_ERR_IRQ  (uint32_t)0x00008000
#define MM_B_GAMMA_PHY_STATUS_15_BIT_ERR_CNT_12_0 (uint32_t)0x00001fff
#define MM_B_GAMMA_COMMA_ERR_DET_CNT_0_REG_31_0  (uint32_t)0xffffffff
#define MM_B_GAMMA_COMMA_ERR_DET_CNT_1_REG_31_0  (uint32_t)0xffffffff
#define MM_B_GAMMA_COMMA_ERR_DET_CNT_2_REG_31_0  (uint32_t)0xffffffff
#define MM_B_GAMMA_COMMA_ERR_DET_CNT_3_REG_31_0  (uint32_t)0xffffffff
#define MM_B_GAMMA_COMMA_ERR_DET_CNT_4_REG_31_0  (uint32_t)0xffffffff
#define MM_B_GAMMA_COMMA_ERR_DET_CNT_5_REG_31_0  (uint32_t)0xffffffff
#define MM_B_GAMMA_COMMA_ERR_DET_CNT_6_REG_31_0  (uint32_t)0xffffffff
#define MM_B_GAMMA_COMMA_ERR_DET_CNT_7_REG_31_0  (uint32_t)0xffffffff
#define MM_B_GAMMA_COMMA_ERR_DET_CNT_8_REG_31_0  (uint32_t)0xffffffff
#define MM_B_GAMMA_COMMA_ERR_DET_CNT_9_REG_31_0  (uint32_t)0xffffffff
#define MM_B_GAMMA_COMMA_ERR_DET_CNT_10_REG_31_0 (uint32_t)0xffffffff
#define MM_B_GAMMA_COMMA_ERR_DET_CNT_11_REG_31_0 (uint32_t)0xffffffff
#define MM_B_GAMMA_COMMA_ERR_DET_CNT_12_REG_31_0 (uint32_t)0xffffffff
#define MM_B_GAMMA_COMMA_ERR_DET_CNT_13_REG_31_0 (uint32_t)0xffffffff
#define MM_B_GAMMA_COMMA_ERR_DET_CNT_14_REG_31_0 (uint32_t)0xffffffff
#define MM_B_GAMMA_COMMA_ERR_DET_CNT_15_REG_31_0 (uint32_t)0xffffffff

/*** REG *********************************************************************/
#define MM_B_INT_CPRI_REUSE_VER                  (uint32_t)0x00002400
#define MM_B_INT_CPRI_RFS_DEL                    (uint32_t)0x00002401
#define MM_B_INT_CPRI_DEL_CONST                  (uint32_t)0x00002402
#define MM_B_INT_CPRI_DEL_CONST2                 (uint32_t)0x00002403
#define MM_B_INT_CPRI_DEL_CONST3                 (uint32_t)0x00002404
#define MM_B_INT_CPRI0_ECP_ADDR1                 (uint32_t)0x00002405
#define MM_B_INT_CPRI1_ECP_ADDR1                 (uint32_t)0x0000242d
#define MM_B_INT_CPRI2_ECP_ADDR1                 (uint32_t)0x00002455
#define MM_B_INT_CPRI3_ECP_ADDR1                 (uint32_t)0x0000247d
#define MM_B_INT_CPRI0_STATUS                    (uint32_t)0x00002406
#define MM_B_INT_CPRI0_STATUS_TRAP               (uint32_t)0x00002407
#define MM_B_INT_CPRI0_STATUS_MASK               (uint32_t)0x00002408
#define MM_B_INT_CPRI0_STATUS_FORCE              (uint32_t)0x00002409
#define MM_B_INT_CPRI0_STATUS_DB                 (uint32_t)0x0000240a
#define MM_B_INT_CPRI0_STATUS_TRIG               (uint32_t)0x0000240b
#define MM_B_INT_CPRI1_STATUS                    (uint32_t)0x0000242e
#define MM_B_INT_CPRI1_STATUS_TRAP               (uint32_t)0x0000242f
#define MM_B_INT_CPRI1_STATUS_MASK               (uint32_t)0x00002430
#define MM_B_INT_CPRI1_STATUS_FORCE              (uint32_t)0x00002431
#define MM_B_INT_CPRI1_STATUS_DB                 (uint32_t)0x00002432
#define MM_B_INT_CPRI1_STATUS_TRIG               (uint32_t)0x00002433
#define MM_B_INT_CPRI2_STATUS                    (uint32_t)0x00002456
#define MM_B_INT_CPRI2_STATUS_TRAP               (uint32_t)0x00002457
#define MM_B_INT_CPRI2_STATUS_MASK               (uint32_t)0x00002458
#define MM_B_INT_CPRI2_STATUS_FORCE              (uint32_t)0x00002459
#define MM_B_INT_CPRI2_STATUS_DB                 (uint32_t)0x0000245a
#define MM_B_INT_CPRI2_STATUS_TRIG               (uint32_t)0x0000245b
#define MM_B_INT_CPRI3_STATUS                    (uint32_t)0x0000247e
#define MM_B_INT_CPRI3_STATUS_TRAP               (uint32_t)0x0000247f
#define MM_B_INT_CPRI3_STATUS_MASK               (uint32_t)0x00002480
#define MM_B_INT_CPRI3_STATUS_FORCE              (uint32_t)0x00002481
#define MM_B_INT_CPRI3_STATUS_DB                 (uint32_t)0x00002482
#define MM_B_INT_CPRI3_STATUS_TRIG               (uint32_t)0x00002483
#define MM_B_INT_CPRI0_CTRL                      (uint32_t)0x0000240c
#define MM_B_INT_CPRI1_CTRL                      (uint32_t)0x00002434
#define MM_B_INT_CPRI2_CTRL                      (uint32_t)0x0000245c
#define MM_B_INT_CPRI3_CTRL                      (uint32_t)0x00002484
#define MM_B_INT_CPRI0_DEL_CTRL                  (uint32_t)0x0000240d
#define MM_B_INT_CPRI1_DEL_CTRL                  (uint32_t)0x00002435
#define MM_B_INT_CPRI2_DEL_CTRL                  (uint32_t)0x0000245d
#define MM_B_INT_CPRI3_DEL_CTRL                  (uint32_t)0x00002485
#define MM_B_INT_CPRI0_TST_CTRL                  (uint32_t)0x0000240e
#define MM_B_INT_CPRI1_TST_CTRL                  (uint32_t)0x00002436
#define MM_B_INT_CPRI2_TST_CTRL                  (uint32_t)0x0000245e
#define MM_B_INT_CPRI3_TST_CTRL                  (uint32_t)0x00002486
#define MM_B_INT_CPRI0_PORT_CTRL                 (uint32_t)0x0000240f
#define MM_B_INT_CPRI1_PORT_CTRL                 (uint32_t)0x00002437
#define MM_B_INT_CPRI2_PORT_CTRL                 (uint32_t)0x0000245f
#define MM_B_INT_CPRI3_PORT_CTRL                 (uint32_t)0x00002487
#define MM_B_INT_CPRI0_CMD                       (uint32_t)0x00002410
#define MM_B_INT_CPRI1_CMD                       (uint32_t)0x00002438
#define MM_B_INT_CPRI2_CMD                       (uint32_t)0x00002460
#define MM_B_INT_CPRI3_CMD                       (uint32_t)0x00002488
#define MM_B_INT_CPRI0_MON                       (uint32_t)0x00002411
#define MM_B_INT_CPRI1_MON                       (uint32_t)0x00002439
#define MM_B_INT_CPRI2_MON                       (uint32_t)0x00002461
#define MM_B_INT_CPRI3_MON                       (uint32_t)0x00002489
#define MM_B_INT_CPRI0_MON_PORT                  (uint32_t)0x00002412
#define MM_B_INT_CPRI1_MON_PORT                  (uint32_t)0x0000243a
#define MM_B_INT_CPRI2_MON_PORT                  (uint32_t)0x00002462
#define MM_B_INT_CPRI3_MON_PORT                  (uint32_t)0x0000248a
#define MM_B_INT_CPRI0_MON_ERR                   (uint32_t)0x00002413
#define MM_B_INT_CPRI1_MON_ERR                   (uint32_t)0x0000243b
#define MM_B_INT_CPRI2_MON_ERR                   (uint32_t)0x00002463
#define MM_B_INT_CPRI3_MON_ERR                   (uint32_t)0x0000248b
#define MM_B_INT_CPRI0_MON_BFN                   (uint32_t)0x00002414
#define MM_B_INT_CPRI1_MON_BFN                   (uint32_t)0x0000243c
#define MM_B_INT_CPRI2_MON_BFN                   (uint32_t)0x00002464
#define MM_B_INT_CPRI3_MON_BFN                   (uint32_t)0x0000248c
#define MM_B_INT_CPRI0_MON_DEL                   (uint32_t)0x00002415
#define MM_B_INT_CPRI1_MON_DEL                   (uint32_t)0x0000243d
#define MM_B_INT_CPRI2_MON_DEL                   (uint32_t)0x00002465
#define MM_B_INT_CPRI3_MON_DEL                   (uint32_t)0x0000248d
#define MM_B_INT_CPRI0_DELAY                     (uint32_t)0x00002416
#define MM_B_INT_CPRI1_DELAY                     (uint32_t)0x0000243e
#define MM_B_INT_CPRI2_DELAY                     (uint32_t)0x00002466
#define MM_B_INT_CPRI3_DELAY                     (uint32_t)0x0000248e
#define MM_B_INT_CPRI0_DEBUG                     (uint32_t)0x00002417
#define MM_B_INT_CPRI1_DEBUG                     (uint32_t)0x0000243f
#define MM_B_INT_CPRI2_DEBUG                     (uint32_t)0x00002467
#define MM_B_INT_CPRI3_DEBUG                     (uint32_t)0x0000248f
#define MM_B_INT_CPRI0_MON2                      (uint32_t)0x00002418
#define MM_B_INT_CPRI1_MON2                      (uint32_t)0x00002440
#define MM_B_INT_CPRI2_MON2                      (uint32_t)0x00002468
#define MM_B_INT_CPRI3_MON2                      (uint32_t)0x00002490
#define MM_B_INT_CPRI0_SCRAMBLING                (uint32_t)0x00002419
#define MM_B_INT_CPRI1_SCRAMBLING                (uint32_t)0x00002441
#define MM_B_INT_CPRI2_SCRAMBLING                (uint32_t)0x00002469
#define MM_B_INT_CPRI3_SCRAMBLING                (uint32_t)0x00002491
#define MM_B_INT_CPRI0_STATUS2                   (uint32_t)0x0000241a
#define MM_B_INT_CPRI0_STATUS2_TRAP              (uint32_t)0x0000241b
#define MM_B_INT_CPRI0_STATUS2_MASK              (uint32_t)0x0000241c
#define MM_B_INT_CPRI0_STATUS2_FORCE             (uint32_t)0x0000241d
#define MM_B_INT_CPRI0_STATUS2_DB                (uint32_t)0x0000241e
#define MM_B_INT_CPRI0_STATUS2_TRIG              (uint32_t)0x0000241f
#define MM_B_INT_CPRI1_STATUS2                   (uint32_t)0x00002442
#define MM_B_INT_CPRI1_STATUS2_TRAP              (uint32_t)0x00002443
#define MM_B_INT_CPRI1_STATUS2_MASK              (uint32_t)0x00002444
#define MM_B_INT_CPRI1_STATUS2_FORCE             (uint32_t)0x00002445
#define MM_B_INT_CPRI1_STATUS2_DB                (uint32_t)0x00002446
#define MM_B_INT_CPRI1_STATUS2_TRIG              (uint32_t)0x00002447
#define MM_B_INT_CPRI2_STATUS2                   (uint32_t)0x0000246a
#define MM_B_INT_CPRI2_STATUS2_TRAP              (uint32_t)0x0000246b
#define MM_B_INT_CPRI2_STATUS2_MASK              (uint32_t)0x0000246c
#define MM_B_INT_CPRI2_STATUS2_FORCE             (uint32_t)0x0000246d
#define MM_B_INT_CPRI2_STATUS2_DB                (uint32_t)0x0000246e
#define MM_B_INT_CPRI2_STATUS2_TRIG              (uint32_t)0x0000246f
#define MM_B_INT_CPRI3_STATUS2                   (uint32_t)0x00002492
#define MM_B_INT_CPRI3_STATUS2_TRAP              (uint32_t)0x00002493
#define MM_B_INT_CPRI3_STATUS2_MASK              (uint32_t)0x00002494
#define MM_B_INT_CPRI3_STATUS2_FORCE             (uint32_t)0x00002495
#define MM_B_INT_CPRI3_STATUS2_DB                (uint32_t)0x00002496
#define MM_B_INT_CPRI3_STATUS2_TRIG              (uint32_t)0x00002497
#define MM_B_INT_CPRI0_CTRL2                     (uint32_t)0x00002420
#define MM_B_INT_CPRI1_CTRL2                     (uint32_t)0x00002448
#define MM_B_INT_CPRI2_CTRL2                     (uint32_t)0x00002470
#define MM_B_INT_CPRI3_CTRL2                     (uint32_t)0x00002498

/*** FIELD *******************************************************************/
#define MM_B_INT_CPRI_REUSE_VER_CPRI3_31_24      (uint32_t)0xff000000
#define MM_B_INT_CPRI_REUSE_VER_CPRI2_23_16      (uint32_t)0x00ff0000
#define MM_B_INT_CPRI_REUSE_VER_CPRI1_15_8       (uint32_t)0x0000ff00
#define MM_B_INT_CPRI_REUSE_VER_CPRI0_7_0        (uint32_t)0x000000ff
#define MM_B_INT_CPRI_RFS_DEL_VAL_2_0            (uint32_t)0x00000007
#define MM_B_INT_CPRI_DEL_CONST_INT_LOOP_29_24   (uint32_t)0x3f000000
#define MM_B_INT_CPRI_DEL_CONST_CASC_21_16       (uint32_t)0x003f0000
#define MM_B_INT_CPRI_DEL_CONST_TX_11_8          (uint32_t)0x00000f00
#define MM_B_INT_CPRI_DEL_CONST2_RX_2_5_31_16    (uint32_t)0xffff0000
#define MM_B_INT_CPRI_DEL_CONST2_RX_4_9_15_0     (uint32_t)0x0000ffff
#define MM_B_INT_CPRI_DEL_CONST3_RX_9_8_31_16    (uint32_t)0xffff0000
#define MM_B_INT_CPRI_DEL_CONST3_RFS_15_0        (uint32_t)0x0000ffff
#define MM_B_INT_CPRI0_ECP_ADDR1_VAL_5_0         (uint32_t)0x0000003f
#define MM_B_INT_CPRI1_ECP_ADDR1_VAL_5_0         (uint32_t)0x0000003f
#define MM_B_INT_CPRI2_ECP_ADDR1_VAL_5_0         (uint32_t)0x0000003f
#define MM_B_INT_CPRI3_ECP_ADDR1_VAL_5_0         (uint32_t)0x0000003f
#define MM_B_INT_CPRI0_STATUS_HFN_SYNC           (uint32_t)0x80000000
#define MM_B_INT_CPRI0_STATUS_NO_HFN_SYNC        (uint32_t)0x40000000
#define MM_B_INT_CPRI0_STATUS_ENTERING_OPERATION (uint32_t)0x20000000
#define MM_B_INT_CPRI0_STATUS_NOT_IN_OPERATION   (uint32_t)0x10000000
#define MM_B_INT_CPRI0_STATUS_STATUS2            (uint32_t)0x08000000
#define MM_B_INT_CPRI0_STATUS_BIT_ERR_IRQ        (uint32_t)0x04000000
#define MM_B_INT_CPRI0_STATUS_DELAY_CNT_IRQ      (uint32_t)0x02000000
#define MM_B_INT_CPRI0_STATUS_LINK_ERR_24_16     (uint32_t)0x01ff0000
#define MM_B_INT_CPRI0_STATUS_CW_ERROR_15_0      (uint32_t)0x0000ffff
#define MM_B_INT_CPRI0_STATUS_TRAP_HFN_SYNC      (uint32_t)0x80000000
#define MM_B_INT_CPRI0_STATUS_TRAP_NO_HFN_SYNC   (uint32_t)0x40000000
#define MM_B_INT_CPRI0_STATUS_TRAP_ENTERING_OPERATION (uint32_t)0x20000000
#define MM_B_INT_CPRI0_STATUS_TRAP_NOT_IN_OPERATION (uint32_t)0x10000000
#define MM_B_INT_CPRI0_STATUS_TRAP_STATUS2       (uint32_t)0x08000000
#define MM_B_INT_CPRI0_STATUS_TRAP_BIT_ERR_IRQ   (uint32_t)0x04000000
#define MM_B_INT_CPRI0_STATUS_TRAP_DELAY_CNT_IRQ (uint32_t)0x02000000
#define MM_B_INT_CPRI0_STATUS_TRAP_LINK_ERR_24_16 (uint32_t)0x01ff0000
#define MM_B_INT_CPRI0_STATUS_TRAP_CW_ERROR_15_0 (uint32_t)0x0000ffff
#define MM_B_INT_CPRI0_STATUS_MASK_HFN_SYNC      (uint32_t)0x80000000
#define MM_B_INT_CPRI0_STATUS_MASK_NO_HFN_SYNC   (uint32_t)0x40000000
#define MM_B_INT_CPRI0_STATUS_MASK_ENTERING_OPERATION (uint32_t)0x20000000
#define MM_B_INT_CPRI0_STATUS_MASK_NOT_IN_OPERATION (uint32_t)0x10000000
#define MM_B_INT_CPRI0_STATUS_MASK_STATUS2       (uint32_t)0x08000000
#define MM_B_INT_CPRI0_STATUS_MASK_BIT_ERR_IRQ   (uint32_t)0x04000000
#define MM_B_INT_CPRI0_STATUS_MASK_DELAY_CNT_IRQ (uint32_t)0x02000000
#define MM_B_INT_CPRI0_STATUS_MASK_LINK_ERR_24_16 (uint32_t)0x01ff0000
#define MM_B_INT_CPRI0_STATUS_MASK_CW_ERROR_15_0 (uint32_t)0x0000ffff
#define MM_B_INT_CPRI0_STATUS_FORCE_HFN_SYNC     (uint32_t)0x80000000
#define MM_B_INT_CPRI0_STATUS_FORCE_NO_HFN_SYNC  (uint32_t)0x40000000
#define MM_B_INT_CPRI0_STATUS_FORCE_ENTERING_OPERATION (uint32_t)0x20000000
#define MM_B_INT_CPRI0_STATUS_FORCE_NOT_IN_OPERATION (uint32_t)0x10000000
#define MM_B_INT_CPRI0_STATUS_FORCE_STATUS2      (uint32_t)0x08000000
#define MM_B_INT_CPRI0_STATUS_FORCE_BIT_ERR_IRQ  (uint32_t)0x04000000
#define MM_B_INT_CPRI0_STATUS_FORCE_DELAY_CNT_IRQ (uint32_t)0x02000000
#define MM_B_INT_CPRI0_STATUS_FORCE_LINK_ERR_24_16 (uint32_t)0x01ff0000
#define MM_B_INT_CPRI0_STATUS_FORCE_CW_ERROR_15_0 (uint32_t)0x0000ffff
#define MM_B_INT_CPRI0_STATUS_DB_HFN_SYNC        (uint32_t)0x80000000
#define MM_B_INT_CPRI0_STATUS_DB_NO_HFN_SYNC     (uint32_t)0x40000000
#define MM_B_INT_CPRI0_STATUS_DB_ENTERING_OPERATION (uint32_t)0x20000000
#define MM_B_INT_CPRI0_STATUS_DB_NOT_IN_OPERATION (uint32_t)0x10000000
#define MM_B_INT_CPRI0_STATUS_DB_STATUS2         (uint32_t)0x08000000
#define MM_B_INT_CPRI0_STATUS_DB_BIT_ERR_IRQ     (uint32_t)0x04000000
#define MM_B_INT_CPRI0_STATUS_DB_DELAY_CNT_IRQ   (uint32_t)0x02000000
#define MM_B_INT_CPRI0_STATUS_DB_LINK_ERR_24_16  (uint32_t)0x01ff0000
#define MM_B_INT_CPRI0_STATUS_DB_CW_ERROR_15_0   (uint32_t)0x0000ffff
#define MM_B_INT_CPRI0_STATUS_TRIG_HFN_SYNC      (uint32_t)0x80000000
#define MM_B_INT_CPRI0_STATUS_TRIG_NO_HFN_SYNC   (uint32_t)0x40000000
#define MM_B_INT_CPRI0_STATUS_TRIG_ENTERING_OPERATION (uint32_t)0x20000000
#define MM_B_INT_CPRI0_STATUS_TRIG_NOT_IN_OPERATION (uint32_t)0x10000000
#define MM_B_INT_CPRI0_STATUS_TRIG_STATUS2       (uint32_t)0x08000000
#define MM_B_INT_CPRI0_STATUS_TRIG_BIT_ERR_IRQ   (uint32_t)0x04000000
#define MM_B_INT_CPRI0_STATUS_TRIG_DELAY_CNT_IRQ (uint32_t)0x02000000
#define MM_B_INT_CPRI0_STATUS_TRIG_LINK_ERR_24_16 (uint32_t)0x01ff0000
#define MM_B_INT_CPRI0_STATUS_TRIG_CW_ERROR_15_0 (uint32_t)0x0000ffff
#define MM_B_INT_CPRI1_STATUS_HFN_SYNC           (uint32_t)0x80000000
#define MM_B_INT_CPRI1_STATUS_NO_HFN_SYNC        (uint32_t)0x40000000
#define MM_B_INT_CPRI1_STATUS_ENTERING_OPERATION (uint32_t)0x20000000
#define MM_B_INT_CPRI1_STATUS_NOT_IN_OPERATION   (uint32_t)0x10000000
#define MM_B_INT_CPRI1_STATUS_STATUS2            (uint32_t)0x08000000
#define MM_B_INT_CPRI1_STATUS_BIT_ERR_IRQ        (uint32_t)0x04000000
#define MM_B_INT_CPRI1_STATUS_DELAY_CNT_IRQ      (uint32_t)0x02000000
#define MM_B_INT_CPRI1_STATUS_LINK_ERR_24_16     (uint32_t)0x01ff0000
#define MM_B_INT_CPRI1_STATUS_CW_ERROR_15_0      (uint32_t)0x0000ffff
#define MM_B_INT_CPRI1_STATUS_TRAP_HFN_SYNC      (uint32_t)0x80000000
#define MM_B_INT_CPRI1_STATUS_TRAP_NO_HFN_SYNC   (uint32_t)0x40000000
#define MM_B_INT_CPRI1_STATUS_TRAP_ENTERING_OPERATION (uint32_t)0x20000000
#define MM_B_INT_CPRI1_STATUS_TRAP_NOT_IN_OPERATION (uint32_t)0x10000000
#define MM_B_INT_CPRI1_STATUS_TRAP_STATUS2       (uint32_t)0x08000000
#define MM_B_INT_CPRI1_STATUS_TRAP_BIT_ERR_IRQ   (uint32_t)0x04000000
#define MM_B_INT_CPRI1_STATUS_TRAP_DELAY_CNT_IRQ (uint32_t)0x02000000
#define MM_B_INT_CPRI1_STATUS_TRAP_LINK_ERR_24_16 (uint32_t)0x01ff0000
#define MM_B_INT_CPRI1_STATUS_TRAP_CW_ERROR_15_0 (uint32_t)0x0000ffff
#define MM_B_INT_CPRI1_STATUS_MASK_HFN_SYNC      (uint32_t)0x80000000
#define MM_B_INT_CPRI1_STATUS_MASK_NO_HFN_SYNC   (uint32_t)0x40000000
#define MM_B_INT_CPRI1_STATUS_MASK_ENTERING_OPERATION (uint32_t)0x20000000
#define MM_B_INT_CPRI1_STATUS_MASK_NOT_IN_OPERATION (uint32_t)0x10000000
#define MM_B_INT_CPRI1_STATUS_MASK_STATUS2       (uint32_t)0x08000000
#define MM_B_INT_CPRI1_STATUS_MASK_BIT_ERR_IRQ   (uint32_t)0x04000000
#define MM_B_INT_CPRI1_STATUS_MASK_DELAY_CNT_IRQ (uint32_t)0x02000000
#define MM_B_INT_CPRI1_STATUS_MASK_LINK_ERR_24_16 (uint32_t)0x01ff0000
#define MM_B_INT_CPRI1_STATUS_MASK_CW_ERROR_15_0 (uint32_t)0x0000ffff
#define MM_B_INT_CPRI1_STATUS_FORCE_HFN_SYNC     (uint32_t)0x80000000
#define MM_B_INT_CPRI1_STATUS_FORCE_NO_HFN_SYNC  (uint32_t)0x40000000
#define MM_B_INT_CPRI1_STATUS_FORCE_ENTERING_OPERATION (uint32_t)0x20000000
#define MM_B_INT_CPRI1_STATUS_FORCE_NOT_IN_OPERATION (uint32_t)0x10000000
#define MM_B_INT_CPRI1_STATUS_FORCE_STATUS2      (uint32_t)0x08000000
#define MM_B_INT_CPRI1_STATUS_FORCE_BIT_ERR_IRQ  (uint32_t)0x04000000
#define MM_B_INT_CPRI1_STATUS_FORCE_DELAY_CNT_IRQ (uint32_t)0x02000000
#define MM_B_INT_CPRI1_STATUS_FORCE_LINK_ERR_24_16 (uint32_t)0x01ff0000
#define MM_B_INT_CPRI1_STATUS_FORCE_CW_ERROR_15_0 (uint32_t)0x0000ffff
#define MM_B_INT_CPRI1_STATUS_DB_HFN_SYNC        (uint32_t)0x80000000
#define MM_B_INT_CPRI1_STATUS_DB_NO_HFN_SYNC     (uint32_t)0x40000000
#define MM_B_INT_CPRI1_STATUS_DB_ENTERING_OPERATION (uint32_t)0x20000000
#define MM_B_INT_CPRI1_STATUS_DB_NOT_IN_OPERATION (uint32_t)0x10000000
#define MM_B_INT_CPRI1_STATUS_DB_STATUS2         (uint32_t)0x08000000
#define MM_B_INT_CPRI1_STATUS_DB_BIT_ERR_IRQ     (uint32_t)0x04000000
#define MM_B_INT_CPRI1_STATUS_DB_DELAY_CNT_IRQ   (uint32_t)0x02000000
#define MM_B_INT_CPRI1_STATUS_DB_LINK_ERR_24_16  (uint32_t)0x01ff0000
#define MM_B_INT_CPRI1_STATUS_DB_CW_ERROR_15_0   (uint32_t)0x0000ffff
#define MM_B_INT_CPRI1_STATUS_TRIG_HFN_SYNC      (uint32_t)0x80000000
#define MM_B_INT_CPRI1_STATUS_TRIG_NO_HFN_SYNC   (uint32_t)0x40000000
#define MM_B_INT_CPRI1_STATUS_TRIG_ENTERING_OPERATION (uint32_t)0x20000000
#define MM_B_INT_CPRI1_STATUS_TRIG_NOT_IN_OPERATION (uint32_t)0x10000000
#define MM_B_INT_CPRI1_STATUS_TRIG_STATUS2       (uint32_t)0x08000000
#define MM_B_INT_CPRI1_STATUS_TRIG_BIT_ERR_IRQ   (uint32_t)0x04000000
#define MM_B_INT_CPRI1_STATUS_TRIG_DELAY_CNT_IRQ (uint32_t)0x02000000
#define MM_B_INT_CPRI1_STATUS_TRIG_LINK_ERR_24_16 (uint32_t)0x01ff0000
#define MM_B_INT_CPRI1_STATUS_TRIG_CW_ERROR_15_0 (uint32_t)0x0000ffff
#define MM_B_INT_CPRI2_STATUS_HFN_SYNC           (uint32_t)0x80000000
#define MM_B_INT_CPRI2_STATUS_NO_HFN_SYNC        (uint32_t)0x40000000
#define MM_B_INT_CPRI2_STATUS_ENTERING_OPERATION (uint32_t)0x20000000
#define MM_B_INT_CPRI2_STATUS_NOT_IN_OPERATION   (uint32_t)0x10000000
#define MM_B_INT_CPRI2_STATUS_STATUS2            (uint32_t)0x08000000
#define MM_B_INT_CPRI2_STATUS_BIT_ERR_IRQ        (uint32_t)0x04000000
#define MM_B_INT_CPRI2_STATUS_DELAY_CNT_IRQ      (uint32_t)0x02000000
#define MM_B_INT_CPRI2_STATUS_LINK_ERR_24_16     (uint32_t)0x01ff0000
#define MM_B_INT_CPRI2_STATUS_CW_ERROR_15_0      (uint32_t)0x0000ffff
#define MM_B_INT_CPRI2_STATUS_TRAP_HFN_SYNC      (uint32_t)0x80000000
#define MM_B_INT_CPRI2_STATUS_TRAP_NO_HFN_SYNC   (uint32_t)0x40000000
#define MM_B_INT_CPRI2_STATUS_TRAP_ENTERING_OPERATION (uint32_t)0x20000000
#define MM_B_INT_CPRI2_STATUS_TRAP_NOT_IN_OPERATION (uint32_t)0x10000000
#define MM_B_INT_CPRI2_STATUS_TRAP_STATUS2       (uint32_t)0x08000000
#define MM_B_INT_CPRI2_STATUS_TRAP_BIT_ERR_IRQ   (uint32_t)0x04000000
#define MM_B_INT_CPRI2_STATUS_TRAP_DELAY_CNT_IRQ (uint32_t)0x02000000
#define MM_B_INT_CPRI2_STATUS_TRAP_LINK_ERR_24_16 (uint32_t)0x01ff0000
#define MM_B_INT_CPRI2_STATUS_TRAP_CW_ERROR_15_0 (uint32_t)0x0000ffff
#define MM_B_INT_CPRI2_STATUS_MASK_HFN_SYNC      (uint32_t)0x80000000
#define MM_B_INT_CPRI2_STATUS_MASK_NO_HFN_SYNC   (uint32_t)0x40000000
#define MM_B_INT_CPRI2_STATUS_MASK_ENTERING_OPERATION (uint32_t)0x20000000
#define MM_B_INT_CPRI2_STATUS_MASK_NOT_IN_OPERATION (uint32_t)0x10000000
#define MM_B_INT_CPRI2_STATUS_MASK_STATUS2       (uint32_t)0x08000000
#define MM_B_INT_CPRI2_STATUS_MASK_BIT_ERR_IRQ   (uint32_t)0x04000000
#define MM_B_INT_CPRI2_STATUS_MASK_DELAY_CNT_IRQ (uint32_t)0x02000000
#define MM_B_INT_CPRI2_STATUS_MASK_LINK_ERR_24_16 (uint32_t)0x01ff0000
#define MM_B_INT_CPRI2_STATUS_MASK_CW_ERROR_15_0 (uint32_t)0x0000ffff
#define MM_B_INT_CPRI2_STATUS_FORCE_HFN_SYNC     (uint32_t)0x80000000
#define MM_B_INT_CPRI2_STATUS_FORCE_NO_HFN_SYNC  (uint32_t)0x40000000
#define MM_B_INT_CPRI2_STATUS_FORCE_ENTERING_OPERATION (uint32_t)0x20000000
#define MM_B_INT_CPRI2_STATUS_FORCE_NOT_IN_OPERATION (uint32_t)0x10000000
#define MM_B_INT_CPRI2_STATUS_FORCE_STATUS2      (uint32_t)0x08000000
#define MM_B_INT_CPRI2_STATUS_FORCE_BIT_ERR_IRQ  (uint32_t)0x04000000
#define MM_B_INT_CPRI2_STATUS_FORCE_DELAY_CNT_IRQ (uint32_t)0x02000000
#define MM_B_INT_CPRI2_STATUS_FORCE_LINK_ERR_24_16 (uint32_t)0x01ff0000
#define MM_B_INT_CPRI2_STATUS_FORCE_CW_ERROR_15_0 (uint32_t)0x0000ffff
#define MM_B_INT_CPRI2_STATUS_DB_HFN_SYNC        (uint32_t)0x80000000
#define MM_B_INT_CPRI2_STATUS_DB_NO_HFN_SYNC     (uint32_t)0x40000000
#define MM_B_INT_CPRI2_STATUS_DB_ENTERING_OPERATION (uint32_t)0x20000000
#define MM_B_INT_CPRI2_STATUS_DB_NOT_IN_OPERATION (uint32_t)0x10000000
#define MM_B_INT_CPRI2_STATUS_DB_STATUS2         (uint32_t)0x08000000
#define MM_B_INT_CPRI2_STATUS_DB_BIT_ERR_IRQ     (uint32_t)0x04000000
#define MM_B_INT_CPRI2_STATUS_DB_DELAY_CNT_IRQ   (uint32_t)0x02000000
#define MM_B_INT_CPRI2_STATUS_DB_LINK_ERR_24_16  (uint32_t)0x01ff0000
#define MM_B_INT_CPRI2_STATUS_DB_CW_ERROR_15_0   (uint32_t)0x0000ffff
#define MM_B_INT_CPRI2_STATUS_TRIG_HFN_SYNC      (uint32_t)0x80000000
#define MM_B_INT_CPRI2_STATUS_TRIG_NO_HFN_SYNC   (uint32_t)0x40000000
#define MM_B_INT_CPRI2_STATUS_TRIG_ENTERING_OPERATION (uint32_t)0x20000000
#define MM_B_INT_CPRI2_STATUS_TRIG_NOT_IN_OPERATION (uint32_t)0x10000000
#define MM_B_INT_CPRI2_STATUS_TRIG_STATUS2       (uint32_t)0x08000000
#define MM_B_INT_CPRI2_STATUS_TRIG_BIT_ERR_IRQ   (uint32_t)0x04000000
#define MM_B_INT_CPRI2_STATUS_TRIG_DELAY_CNT_IRQ (uint32_t)0x02000000
#define MM_B_INT_CPRI2_STATUS_TRIG_LINK_ERR_24_16 (uint32_t)0x01ff0000
#define MM_B_INT_CPRI2_STATUS_TRIG_CW_ERROR_15_0 (uint32_t)0x0000ffff
#define MM_B_INT_CPRI3_STATUS_HFN_SYNC           (uint32_t)0x80000000
#define MM_B_INT_CPRI3_STATUS_NO_HFN_SYNC        (uint32_t)0x40000000
#define MM_B_INT_CPRI3_STATUS_ENTERING_OPERATION (uint32_t)0x20000000
#define MM_B_INT_CPRI3_STATUS_NOT_IN_OPERATION   (uint32_t)0x10000000
#define MM_B_INT_CPRI3_STATUS_STATUS2            (uint32_t)0x08000000
#define MM_B_INT_CPRI3_STATUS_BIT_ERR_IRQ        (uint32_t)0x04000000
#define MM_B_INT_CPRI3_STATUS_DELAY_CNT_IRQ      (uint32_t)0x02000000
#define MM_B_INT_CPRI3_STATUS_LINK_ERR_24_16     (uint32_t)0x01ff0000
#define MM_B_INT_CPRI3_STATUS_CW_ERROR_15_0      (uint32_t)0x0000ffff
#define MM_B_INT_CPRI3_STATUS_TRAP_HFN_SYNC      (uint32_t)0x80000000
#define MM_B_INT_CPRI3_STATUS_TRAP_NO_HFN_SYNC   (uint32_t)0x40000000
#define MM_B_INT_CPRI3_STATUS_TRAP_ENTERING_OPERATION (uint32_t)0x20000000
#define MM_B_INT_CPRI3_STATUS_TRAP_NOT_IN_OPERATION (uint32_t)0x10000000
#define MM_B_INT_CPRI3_STATUS_TRAP_STATUS2       (uint32_t)0x08000000
#define MM_B_INT_CPRI3_STATUS_TRAP_BIT_ERR_IRQ   (uint32_t)0x04000000
#define MM_B_INT_CPRI3_STATUS_TRAP_DELAY_CNT_IRQ (uint32_t)0x02000000
#define MM_B_INT_CPRI3_STATUS_TRAP_LINK_ERR_24_16 (uint32_t)0x01ff0000
#define MM_B_INT_CPRI3_STATUS_TRAP_CW_ERROR_15_0 (uint32_t)0x0000ffff
#define MM_B_INT_CPRI3_STATUS_MASK_HFN_SYNC      (uint32_t)0x80000000
#define MM_B_INT_CPRI3_STATUS_MASK_NO_HFN_SYNC   (uint32_t)0x40000000
#define MM_B_INT_CPRI3_STATUS_MASK_ENTERING_OPERATION (uint32_t)0x20000000
#define MM_B_INT_CPRI3_STATUS_MASK_NOT_IN_OPERATION (uint32_t)0x10000000
#define MM_B_INT_CPRI3_STATUS_MASK_STATUS2       (uint32_t)0x08000000
#define MM_B_INT_CPRI3_STATUS_MASK_BIT_ERR_IRQ   (uint32_t)0x04000000
#define MM_B_INT_CPRI3_STATUS_MASK_DELAY_CNT_IRQ (uint32_t)0x02000000
#define MM_B_INT_CPRI3_STATUS_MASK_LINK_ERR_24_16 (uint32_t)0x01ff0000
#define MM_B_INT_CPRI3_STATUS_MASK_CW_ERROR_15_0 (uint32_t)0x0000ffff
#define MM_B_INT_CPRI3_STATUS_FORCE_HFN_SYNC     (uint32_t)0x80000000
#define MM_B_INT_CPRI3_STATUS_FORCE_NO_HFN_SYNC  (uint32_t)0x40000000
#define MM_B_INT_CPRI3_STATUS_FORCE_ENTERING_OPERATION (uint32_t)0x20000000
#define MM_B_INT_CPRI3_STATUS_FORCE_NOT_IN_OPERATION (uint32_t)0x10000000
#define MM_B_INT_CPRI3_STATUS_FORCE_STATUS2      (uint32_t)0x08000000
#define MM_B_INT_CPRI3_STATUS_FORCE_BIT_ERR_IRQ  (uint32_t)0x04000000
#define MM_B_INT_CPRI3_STATUS_FORCE_DELAY_CNT_IRQ (uint32_t)0x02000000
#define MM_B_INT_CPRI3_STATUS_FORCE_LINK_ERR_24_16 (uint32_t)0x01ff0000
#define MM_B_INT_CPRI3_STATUS_FORCE_CW_ERROR_15_0 (uint32_t)0x0000ffff
#define MM_B_INT_CPRI3_STATUS_DB_HFN_SYNC        (uint32_t)0x80000000
#define MM_B_INT_CPRI3_STATUS_DB_NO_HFN_SYNC     (uint32_t)0x40000000
#define MM_B_INT_CPRI3_STATUS_DB_ENTERING_OPERATION (uint32_t)0x20000000
#define MM_B_INT_CPRI3_STATUS_DB_NOT_IN_OPERATION (uint32_t)0x10000000
#define MM_B_INT_CPRI3_STATUS_DB_STATUS2         (uint32_t)0x08000000
#define MM_B_INT_CPRI3_STATUS_DB_BIT_ERR_IRQ     (uint32_t)0x04000000
#define MM_B_INT_CPRI3_STATUS_DB_DELAY_CNT_IRQ   (uint32_t)0x02000000
#define MM_B_INT_CPRI3_STATUS_DB_LINK_ERR_24_16  (uint32_t)0x01ff0000
#define MM_B_INT_CPRI3_STATUS_DB_CW_ERROR_15_0   (uint32_t)0x0000ffff
#define MM_B_INT_CPRI3_STATUS_TRIG_HFN_SYNC      (uint32_t)0x80000000
#define MM_B_INT_CPRI3_STATUS_TRIG_NO_HFN_SYNC   (uint32_t)0x40000000
#define MM_B_INT_CPRI3_STATUS_TRIG_ENTERING_OPERATION (uint32_t)0x20000000
#define MM_B_INT_CPRI3_STATUS_TRIG_NOT_IN_OPERATION (uint32_t)0x10000000
#define MM_B_INT_CPRI3_STATUS_TRIG_STATUS2       (uint32_t)0x08000000
#define MM_B_INT_CPRI3_STATUS_TRIG_BIT_ERR_IRQ   (uint32_t)0x04000000
#define MM_B_INT_CPRI3_STATUS_TRIG_DELAY_CNT_IRQ (uint32_t)0x02000000
#define MM_B_INT_CPRI3_STATUS_TRIG_LINK_ERR_24_16 (uint32_t)0x01ff0000
#define MM_B_INT_CPRI3_STATUS_TRIG_CW_ERROR_15_0 (uint32_t)0x0000ffff
#define MM_B_INT_CPRI0_CTRL_VERSION_31_30        (uint32_t)0xc0000000
#define MM_B_INT_CPRI0_CTRL_SYNC_SOURCE_29_28    (uint32_t)0x30000000
#define MM_B_INT_CPRI0_CTRL_HDLC_EN              (uint32_t)0x08000000
#define MM_B_INT_CPRI0_CTRL_LINE_RATE_25_24      (uint32_t)0x03000000
#define MM_B_INT_CPRI0_CTRL_REVISION_23_16       (uint32_t)0x00ff0000
#define MM_B_INT_CPRI0_CTRL_PRO_HANDLING         (uint32_t)0x00008000
#define MM_B_INT_CPRI0_CTRL_CASCADE_SYNC_14_8    (uint32_t)0x00007f00
#define MM_B_INT_CPRI0_CTRL_MAX_LINE_RATE_7_5    (uint32_t)0x000000e0
#define MM_B_INT_CPRI0_CTRL_MODE_4_2             (uint32_t)0x0000001c
#define MM_B_INT_CPRI0_CTRL_LINK_EN_1_0          (uint32_t)0x00000003
#define MM_B_INT_CPRI1_CTRL_VERSION_31_30        (uint32_t)0xc0000000
#define MM_B_INT_CPRI1_CTRL_SYNC_SOURCE_29_28    (uint32_t)0x30000000
#define MM_B_INT_CPRI1_CTRL_HDLC_EN              (uint32_t)0x08000000
#define MM_B_INT_CPRI1_CTRL_LINE_RATE_25_24      (uint32_t)0x03000000
#define MM_B_INT_CPRI1_CTRL_REVISION_23_16       (uint32_t)0x00ff0000
#define MM_B_INT_CPRI1_CTRL_PRO_HANDLING         (uint32_t)0x00008000
#define MM_B_INT_CPRI1_CTRL_CASCADE_SYNC_14_8    (uint32_t)0x00007f00
#define MM_B_INT_CPRI1_CTRL_MAX_LINE_RATE_7_5    (uint32_t)0x000000e0
#define MM_B_INT_CPRI1_CTRL_MODE_4_2             (uint32_t)0x0000001c
#define MM_B_INT_CPRI1_CTRL_LINK_EN_1_0          (uint32_t)0x00000003
#define MM_B_INT_CPRI2_CTRL_VERSION_31_30        (uint32_t)0xc0000000
#define MM_B_INT_CPRI2_CTRL_SYNC_SOURCE_29_28    (uint32_t)0x30000000
#define MM_B_INT_CPRI2_CTRL_HDLC_EN              (uint32_t)0x08000000
#define MM_B_INT_CPRI2_CTRL_LINE_RATE_25_24      (uint32_t)0x03000000
#define MM_B_INT_CPRI2_CTRL_REVISION_23_16       (uint32_t)0x00ff0000
#define MM_B_INT_CPRI2_CTRL_PRO_HANDLING         (uint32_t)0x00008000
#define MM_B_INT_CPRI2_CTRL_CASCADE_SYNC_14_8    (uint32_t)0x00007f00
#define MM_B_INT_CPRI2_CTRL_MAX_LINE_RATE_7_5    (uint32_t)0x000000e0
#define MM_B_INT_CPRI2_CTRL_MODE_4_2             (uint32_t)0x0000001c
#define MM_B_INT_CPRI2_CTRL_LINK_EN_1_0          (uint32_t)0x00000003
#define MM_B_INT_CPRI3_CTRL_VERSION_31_30        (uint32_t)0xc0000000
#define MM_B_INT_CPRI3_CTRL_SYNC_SOURCE_29_28    (uint32_t)0x30000000
#define MM_B_INT_CPRI3_CTRL_HDLC_EN              (uint32_t)0x08000000
#define MM_B_INT_CPRI3_CTRL_LINE_RATE_25_24      (uint32_t)0x03000000
#define MM_B_INT_CPRI3_CTRL_REVISION_23_16       (uint32_t)0x00ff0000
#define MM_B_INT_CPRI3_CTRL_PRO_HANDLING         (uint32_t)0x00008000
#define MM_B_INT_CPRI3_CTRL_CASCADE_SYNC_14_8    (uint32_t)0x00007f00
#define MM_B_INT_CPRI3_CTRL_MAX_LINE_RATE_7_5    (uint32_t)0x000000e0
#define MM_B_INT_CPRI3_CTRL_MODE_4_2             (uint32_t)0x0000001c
#define MM_B_INT_CPRI3_CTRL_LINK_EN_1_0          (uint32_t)0x00000003
#define MM_B_INT_CPRI0_DEL_CTRL_JB_DEPTH         (uint32_t)0x00000100
#define MM_B_INT_CPRI0_DEL_CTRL_DEL_CNT_THD_7_0  (uint32_t)0x000000ff
#define MM_B_INT_CPRI1_DEL_CTRL_JB_DEPTH         (uint32_t)0x00000100
#define MM_B_INT_CPRI1_DEL_CTRL_DEL_CNT_THD_7_0  (uint32_t)0x000000ff
#define MM_B_INT_CPRI2_DEL_CTRL_JB_DEPTH         (uint32_t)0x00000100
#define MM_B_INT_CPRI2_DEL_CTRL_DEL_CNT_THD_7_0  (uint32_t)0x000000ff
#define MM_B_INT_CPRI3_DEL_CTRL_JB_DEPTH         (uint32_t)0x00000100
#define MM_B_INT_CPRI3_DEL_CTRL_DEL_CNT_THD_7_0  (uint32_t)0x000000ff
#define MM_B_INT_CPRI0_TST_CTRL_L1_RES           (uint32_t)0x10000000
#define MM_B_INT_CPRI0_TST_CTRL_PARITY_MODE      (uint32_t)0x01000000
#define MM_B_INT_CPRI0_TST_CTRL_SERVICE_23_20    (uint32_t)0x00f00000
#define MM_B_INT_CPRI0_TST_CTRL_CW_HANDLING_18_12 (uint32_t)0x0007f000
#define MM_B_INT_CPRI0_TST_CTRL_LOOP_ENABLE      (uint32_t)0x00000100
#define MM_B_INT_CPRI0_TST_CTRL_FEL_EN           (uint32_t)0x00000010
#define MM_B_INT_CPRI0_TST_CTRL_REC_MODE         (uint32_t)0x00000001
#define MM_B_INT_CPRI1_TST_CTRL_L1_RES           (uint32_t)0x10000000
#define MM_B_INT_CPRI1_TST_CTRL_PARITY_MODE      (uint32_t)0x01000000
#define MM_B_INT_CPRI1_TST_CTRL_SERVICE_23_20    (uint32_t)0x00f00000
#define MM_B_INT_CPRI1_TST_CTRL_CW_HANDLING_18_12 (uint32_t)0x0007f000
#define MM_B_INT_CPRI1_TST_CTRL_LOOP_ENABLE      (uint32_t)0x00000100
#define MM_B_INT_CPRI1_TST_CTRL_FEL_EN           (uint32_t)0x00000010
#define MM_B_INT_CPRI1_TST_CTRL_REC_MODE         (uint32_t)0x00000001
#define MM_B_INT_CPRI2_TST_CTRL_L1_RES           (uint32_t)0x10000000
#define MM_B_INT_CPRI2_TST_CTRL_PARITY_MODE      (uint32_t)0x01000000
#define MM_B_INT_CPRI2_TST_CTRL_SERVICE_23_20    (uint32_t)0x00f00000
#define MM_B_INT_CPRI2_TST_CTRL_CW_HANDLING_18_12 (uint32_t)0x0007f000
#define MM_B_INT_CPRI2_TST_CTRL_LOOP_ENABLE      (uint32_t)0x00000100
#define MM_B_INT_CPRI2_TST_CTRL_FEL_EN           (uint32_t)0x00000010
#define MM_B_INT_CPRI2_TST_CTRL_REC_MODE         (uint32_t)0x00000001
#define MM_B_INT_CPRI3_TST_CTRL_L1_RES           (uint32_t)0x10000000
#define MM_B_INT_CPRI3_TST_CTRL_PARITY_MODE      (uint32_t)0x01000000
#define MM_B_INT_CPRI3_TST_CTRL_SERVICE_23_20    (uint32_t)0x00f00000
#define MM_B_INT_CPRI3_TST_CTRL_CW_HANDLING_18_12 (uint32_t)0x0007f000
#define MM_B_INT_CPRI3_TST_CTRL_LOOP_ENABLE      (uint32_t)0x00000100
#define MM_B_INT_CPRI3_TST_CTRL_FEL_EN           (uint32_t)0x00000010
#define MM_B_INT_CPRI3_TST_CTRL_REC_MODE         (uint32_t)0x00000001
#define MM_B_INT_CPRI0_PORT_CTRL_EL_SFP_N        (uint32_t)0x00000008
#define MM_B_INT_CPRI0_PORT_CTRL_SFP_RATE_SEL    (uint32_t)0x00000002
#define MM_B_INT_CPRI0_PORT_CTRL_SFP_POWER_EN    (uint32_t)0x00000001
#define MM_B_INT_CPRI1_PORT_CTRL_EL_SFP_N        (uint32_t)0x00000008
#define MM_B_INT_CPRI1_PORT_CTRL_SFP_RATE_SEL    (uint32_t)0x00000002
#define MM_B_INT_CPRI1_PORT_CTRL_SFP_POWER_EN    (uint32_t)0x00000001
#define MM_B_INT_CPRI2_PORT_CTRL_EL_SFP_N        (uint32_t)0x00000008
#define MM_B_INT_CPRI2_PORT_CTRL_SFP_RATE_SEL    (uint32_t)0x00000002
#define MM_B_INT_CPRI2_PORT_CTRL_SFP_POWER_EN    (uint32_t)0x00000001
#define MM_B_INT_CPRI3_PORT_CTRL_EL_SFP_N        (uint32_t)0x00000008
#define MM_B_INT_CPRI3_PORT_CTRL_SFP_RATE_SEL    (uint32_t)0x00000002
#define MM_B_INT_CPRI3_PORT_CTRL_SFP_POWER_EN    (uint32_t)0x00000001
#define MM_B_INT_CPRI0_CMD_CL_DEBUG_TRACE        (uint32_t)0x00000100
#define MM_B_INT_CPRI0_CMD_CL_DEL_CNT            (uint32_t)0x00000010
#define MM_B_INT_CPRI0_CMD_CL_BIT_ERR_CNT        (uint32_t)0x00000001
#define MM_B_INT_CPRI1_CMD_CL_DEBUG_TRACE        (uint32_t)0x00000100
#define MM_B_INT_CPRI1_CMD_CL_DEL_CNT            (uint32_t)0x00000010
#define MM_B_INT_CPRI1_CMD_CL_BIT_ERR_CNT        (uint32_t)0x00000001
#define MM_B_INT_CPRI2_CMD_CL_DEBUG_TRACE        (uint32_t)0x00000100
#define MM_B_INT_CPRI2_CMD_CL_DEL_CNT            (uint32_t)0x00000010
#define MM_B_INT_CPRI2_CMD_CL_BIT_ERR_CNT        (uint32_t)0x00000001
#define MM_B_INT_CPRI3_CMD_CL_DEBUG_TRACE        (uint32_t)0x00000100
#define MM_B_INT_CPRI3_CMD_CL_DEL_CNT            (uint32_t)0x00000010
#define MM_B_INT_CPRI3_CMD_CL_BIT_ERR_CNT        (uint32_t)0x00000001
#define MM_B_INT_CPRI0_MON_INBAND_SIG_31_27      (uint32_t)0xf8000000
#define MM_B_INT_CPRI0_MON_LINK_STATUS_26_24     (uint32_t)0x07000000
#define MM_B_INT_CPRI0_MON_FA_STATUS_22_20       (uint32_t)0x00700000
#define MM_B_INT_CPRI0_MON_MAX_LINE_RATE_19_17   (uint32_t)0x000e0000
#define MM_B_INT_CPRI0_MON_CASCADE_SYNC_16_8     (uint32_t)0x0001ff00
#define MM_B_INT_CPRI0_MON_REVISION_7_0          (uint32_t)0x000000ff
#define MM_B_INT_CPRI1_MON_INBAND_SIG_31_27      (uint32_t)0xf8000000
#define MM_B_INT_CPRI1_MON_LINK_STATUS_26_24     (uint32_t)0x07000000
#define MM_B_INT_CPRI1_MON_FA_STATUS_22_20       (uint32_t)0x00700000
#define MM_B_INT_CPRI1_MON_MAX_LINE_RATE_19_17   (uint32_t)0x000e0000
#define MM_B_INT_CPRI1_MON_CASCADE_SYNC_16_8     (uint32_t)0x0001ff00
#define MM_B_INT_CPRI1_MON_REVISION_7_0          (uint32_t)0x000000ff
#define MM_B_INT_CPRI2_MON_INBAND_SIG_31_27      (uint32_t)0xf8000000
#define MM_B_INT_CPRI2_MON_LINK_STATUS_26_24     (uint32_t)0x07000000
#define MM_B_INT_CPRI2_MON_FA_STATUS_22_20       (uint32_t)0x00700000
#define MM_B_INT_CPRI2_MON_MAX_LINE_RATE_19_17   (uint32_t)0x000e0000
#define MM_B_INT_CPRI2_MON_CASCADE_SYNC_16_8     (uint32_t)0x0001ff00
#define MM_B_INT_CPRI2_MON_REVISION_7_0          (uint32_t)0x000000ff
#define MM_B_INT_CPRI3_MON_INBAND_SIG_31_27      (uint32_t)0xf8000000
#define MM_B_INT_CPRI3_MON_LINK_STATUS_26_24     (uint32_t)0x07000000
#define MM_B_INT_CPRI3_MON_FA_STATUS_22_20       (uint32_t)0x00700000
#define MM_B_INT_CPRI3_MON_MAX_LINE_RATE_19_17   (uint32_t)0x000e0000
#define MM_B_INT_CPRI3_MON_CASCADE_SYNC_16_8     (uint32_t)0x0001ff00
#define MM_B_INT_CPRI3_MON_REVISION_7_0          (uint32_t)0x000000ff
#define MM_B_INT_CPRI0_MON_PORT_SFP_POW_FAULT    (uint32_t)0x00000100
#define MM_B_INT_CPRI0_MON_PORT_SFP_DISABLE      (uint32_t)0x00000008
#define MM_B_INT_CPRI0_MON_PORT_SFP_TX_FAULT     (uint32_t)0x00000004
#define MM_B_INT_CPRI0_MON_PORT_SFP_CONNECT      (uint32_t)0x00000002
#define MM_B_INT_CPRI0_MON_PORT_SFP_LOS          (uint32_t)0x00000001
#define MM_B_INT_CPRI1_MON_PORT_SFP_POW_FAULT    (uint32_t)0x00000100
#define MM_B_INT_CPRI1_MON_PORT_SFP_DISABLE      (uint32_t)0x00000008
#define MM_B_INT_CPRI1_MON_PORT_SFP_TX_FAULT     (uint32_t)0x00000004
#define MM_B_INT_CPRI1_MON_PORT_SFP_CONNECT      (uint32_t)0x00000002
#define MM_B_INT_CPRI1_MON_PORT_SFP_LOS          (uint32_t)0x00000001
#define MM_B_INT_CPRI2_MON_PORT_SFP_POW_FAULT    (uint32_t)0x00000100
#define MM_B_INT_CPRI2_MON_PORT_SFP_DISABLE      (uint32_t)0x00000008
#define MM_B_INT_CPRI2_MON_PORT_SFP_TX_FAULT     (uint32_t)0x00000004
#define MM_B_INT_CPRI2_MON_PORT_SFP_CONNECT      (uint32_t)0x00000002
#define MM_B_INT_CPRI2_MON_PORT_SFP_LOS          (uint32_t)0x00000001
#define MM_B_INT_CPRI3_MON_PORT_SFP_POW_FAULT    (uint32_t)0x00000100
#define MM_B_INT_CPRI3_MON_PORT_SFP_DISABLE      (uint32_t)0x00000008
#define MM_B_INT_CPRI3_MON_PORT_SFP_TX_FAULT     (uint32_t)0x00000004
#define MM_B_INT_CPRI3_MON_PORT_SFP_CONNECT      (uint32_t)0x00000002
#define MM_B_INT_CPRI3_MON_PORT_SFP_LOS          (uint32_t)0x00000001
#define MM_B_INT_CPRI0_MON_ERR_PARITY_ERR        (uint32_t)0x00010000
#define MM_B_INT_CPRI0_MON_ERR_BIT_ERR_CNT_12_0  (uint32_t)0x00001fff
#define MM_B_INT_CPRI1_MON_ERR_PARITY_ERR        (uint32_t)0x00010000
#define MM_B_INT_CPRI1_MON_ERR_BIT_ERR_CNT_12_0  (uint32_t)0x00001fff
#define MM_B_INT_CPRI2_MON_ERR_PARITY_ERR        (uint32_t)0x00010000
#define MM_B_INT_CPRI2_MON_ERR_BIT_ERR_CNT_12_0  (uint32_t)0x00001fff
#define MM_B_INT_CPRI3_MON_ERR_PARITY_ERR        (uint32_t)0x00010000
#define MM_B_INT_CPRI3_MON_ERR_BIT_ERR_CNT_12_0  (uint32_t)0x00001fff
#define MM_B_INT_CPRI0_MON_BFN_TX_BFN_27_16      (uint32_t)0x0fff0000
#define MM_B_INT_CPRI0_MON_BFN_RX_BFN_11_0       (uint32_t)0x00000fff
#define MM_B_INT_CPRI1_MON_BFN_TX_BFN_27_16      (uint32_t)0x0fff0000
#define MM_B_INT_CPRI1_MON_BFN_RX_BFN_11_0       (uint32_t)0x00000fff
#define MM_B_INT_CPRI2_MON_BFN_TX_BFN_27_16      (uint32_t)0x0fff0000
#define MM_B_INT_CPRI2_MON_BFN_RX_BFN_11_0       (uint32_t)0x00000fff
#define MM_B_INT_CPRI3_MON_BFN_TX_BFN_27_16      (uint32_t)0x0fff0000
#define MM_B_INT_CPRI3_MON_BFN_RX_BFN_11_0       (uint32_t)0x00000fff
#define MM_B_INT_CPRI0_MON_DEL_INFO_19_0         (uint32_t)0x000fffff
#define MM_B_INT_CPRI1_MON_DEL_INFO_19_0         (uint32_t)0x000fffff
#define MM_B_INT_CPRI2_MON_DEL_INFO_19_0         (uint32_t)0x000fffff
#define MM_B_INT_CPRI3_MON_DEL_INFO_19_0         (uint32_t)0x000fffff
#define MM_B_INT_CPRI0_DELAY_JB_DELAY_CNT_15_0   (uint32_t)0x0000ffff
#define MM_B_INT_CPRI1_DELAY_JB_DELAY_CNT_15_0   (uint32_t)0x0000ffff
#define MM_B_INT_CPRI2_DELAY_JB_DELAY_CNT_15_0   (uint32_t)0x0000ffff
#define MM_B_INT_CPRI3_DELAY_JB_DELAY_CNT_15_0   (uint32_t)0x0000ffff
#define MM_B_INT_CPRI0_DEBUG_TRACE_19_0          (uint32_t)0x000fffff
#define MM_B_INT_CPRI1_DEBUG_TRACE_19_0          (uint32_t)0x000fffff
#define MM_B_INT_CPRI2_DEBUG_TRACE_19_0          (uint32_t)0x000fffff
#define MM_B_INT_CPRI3_DEBUG_TRACE_19_0          (uint32_t)0x000fffff
#define MM_B_INT_CPRI0_MON2_HDLC_BIT_RATE_26_24  (uint32_t)0x07000000
#define MM_B_INT_CPRI0_MON2_ETH_POINTER_P_21_16  (uint32_t)0x003f0000
#define MM_B_INT_CPRI0_MON2_VERSION_11_4         (uint32_t)0x00000ff0
#define MM_B_INT_CPRI0_MON2_MODE_1_0             (uint32_t)0x00000003
#define MM_B_INT_CPRI1_MON2_HDLC_BIT_RATE_26_24  (uint32_t)0x07000000
#define MM_B_INT_CPRI1_MON2_ETH_POINTER_P_21_16  (uint32_t)0x003f0000
#define MM_B_INT_CPRI1_MON2_VERSION_11_4         (uint32_t)0x00000ff0
#define MM_B_INT_CPRI1_MON2_MODE_1_0             (uint32_t)0x00000003
#define MM_B_INT_CPRI2_MON2_HDLC_BIT_RATE_26_24  (uint32_t)0x07000000
#define MM_B_INT_CPRI2_MON2_ETH_POINTER_P_21_16  (uint32_t)0x003f0000
#define MM_B_INT_CPRI2_MON2_VERSION_11_4         (uint32_t)0x00000ff0
#define MM_B_INT_CPRI2_MON2_MODE_1_0             (uint32_t)0x00000003
#define MM_B_INT_CPRI3_MON2_HDLC_BIT_RATE_26_24  (uint32_t)0x07000000
#define MM_B_INT_CPRI3_MON2_ETH_POINTER_P_21_16  (uint32_t)0x003f0000
#define MM_B_INT_CPRI3_MON2_VERSION_11_4         (uint32_t)0x00000ff0
#define MM_B_INT_CPRI3_MON2_MODE_1_0             (uint32_t)0x00000003
#define MM_B_INT_CPRI0_SCRAMBLING_SEED_30_0      (uint32_t)0x7fffffff
#define MM_B_INT_CPRI1_SCRAMBLING_SEED_30_0      (uint32_t)0x7fffffff
#define MM_B_INT_CPRI2_SCRAMBLING_SEED_30_0      (uint32_t)0x7fffffff
#define MM_B_INT_CPRI3_SCRAMBLING_SEED_30_0      (uint32_t)0x7fffffff
#define MM_B_INT_CPRI0_STATUS2_CLK_SRC_CHANGE    (uint32_t)0x00200000
#define MM_B_INT_CPRI0_STATUS2_L1_RESET          (uint32_t)0x00100000
#define MM_B_INT_CPRI0_STATUS2_JB_OUF_ERR        (uint32_t)0x00010000
#define MM_B_INT_CPRI0_STATUS2_ECP_ESCAPE_CHAR_ERR (uint32_t)0x00001000
#define MM_B_INT_CPRI0_STATUS2_TX_IQ_FS_ERR      (uint32_t)0x00000100
#define MM_B_INT_CPRI0_STATUS2_HDLC_SERVICE_UNAVAIL (uint32_t)0x00000008
#define MM_B_INT_CPRI0_STATUS2_ECP_SERVICE_UNAVAIL (uint32_t)0x00000004
#define MM_B_INT_CPRI0_STATUS2_IQC_SERVICE_UNAVAIL (uint32_t)0x00000002
#define MM_B_INT_CPRI0_STATUS2_IQ_SERVICE_UNAVAIL (uint32_t)0x00000001
#define MM_B_INT_CPRI0_STATUS2_TRAP_CLK_SRC_CHANGE (uint32_t)0x00200000
#define MM_B_INT_CPRI0_STATUS2_TRAP_L1_RESET     (uint32_t)0x00100000
#define MM_B_INT_CPRI0_STATUS2_TRAP_JB_OUF_ERR   (uint32_t)0x00010000
#define MM_B_INT_CPRI0_STATUS2_TRAP_ECP_ESCAPE_CHAR_ERR (uint32_t)0x00001000
#define MM_B_INT_CPRI0_STATUS2_TRAP_TX_IQ_FS_ERR (uint32_t)0x00000100
#define MM_B_INT_CPRI0_STATUS2_TRAP_HDLC_SERVICE_UNAVAIL (uint32_t)0x00000008
#define MM_B_INT_CPRI0_STATUS2_TRAP_ECP_SERVICE_UNAVAIL (uint32_t)0x00000004
#define MM_B_INT_CPRI0_STATUS2_TRAP_IQC_SERVICE_UNAVAIL (uint32_t)0x00000002
#define MM_B_INT_CPRI0_STATUS2_TRAP_IQ_SERVICE_UNAVAIL (uint32_t)0x00000001
#define MM_B_INT_CPRI0_STATUS2_MASK_CLK_SRC_CHANGE (uint32_t)0x00200000
#define MM_B_INT_CPRI0_STATUS2_MASK_L1_RESET     (uint32_t)0x00100000
#define MM_B_INT_CPRI0_STATUS2_MASK_JB_OUF_ERR   (uint32_t)0x00010000
#define MM_B_INT_CPRI0_STATUS2_MASK_ECP_ESCAPE_CHAR_ERR (uint32_t)0x00001000
#define MM_B_INT_CPRI0_STATUS2_MASK_TX_IQ_FS_ERR (uint32_t)0x00000100
#define MM_B_INT_CPRI0_STATUS2_MASK_HDLC_SERVICE_UNAVAIL (uint32_t)0x00000008
#define MM_B_INT_CPRI0_STATUS2_MASK_ECP_SERVICE_UNAVAIL (uint32_t)0x00000004
#define MM_B_INT_CPRI0_STATUS2_MASK_IQC_SERVICE_UNAVAIL (uint32_t)0x00000002
#define MM_B_INT_CPRI0_STATUS2_MASK_IQ_SERVICE_UNAVAIL (uint32_t)0x00000001
#define MM_B_INT_CPRI0_STATUS2_FORCE_CLK_SRC_CHANGE (uint32_t)0x00200000
#define MM_B_INT_CPRI0_STATUS2_FORCE_L1_RESET    (uint32_t)0x00100000
#define MM_B_INT_CPRI0_STATUS2_FORCE_JB_OUF_ERR  (uint32_t)0x00010000
#define MM_B_INT_CPRI0_STATUS2_FORCE_ECP_ESCAPE_CHAR_ERR (uint32_t)0x00001000
#define MM_B_INT_CPRI0_STATUS2_FORCE_TX_IQ_FS_ERR (uint32_t)0x00000100
#define MM_B_INT_CPRI0_STATUS2_FORCE_HDLC_SERVICE_UNAVAIL (uint32_t)0x00000008
#define MM_B_INT_CPRI0_STATUS2_FORCE_ECP_SERVICE_UNAVAIL (uint32_t)0x00000004
#define MM_B_INT_CPRI0_STATUS2_FORCE_IQC_SERVICE_UNAVAIL (uint32_t)0x00000002
#define MM_B_INT_CPRI0_STATUS2_FORCE_IQ_SERVICE_UNAVAIL (uint32_t)0x00000001
#define MM_B_INT_CPRI0_STATUS2_DB_CLK_SRC_CHANGE (uint32_t)0x00200000
#define MM_B_INT_CPRI0_STATUS2_DB_L1_RESET       (uint32_t)0x00100000
#define MM_B_INT_CPRI0_STATUS2_DB_JB_OUF_ERR     (uint32_t)0x00010000
#define MM_B_INT_CPRI0_STATUS2_DB_ECP_ESCAPE_CHAR_ERR (uint32_t)0x00001000
#define MM_B_INT_CPRI0_STATUS2_DB_TX_IQ_FS_ERR   (uint32_t)0x00000100
#define MM_B_INT_CPRI0_STATUS2_DB_HDLC_SERVICE_UNAVAIL (uint32_t)0x00000008
#define MM_B_INT_CPRI0_STATUS2_DB_ECP_SERVICE_UNAVAIL (uint32_t)0x00000004
#define MM_B_INT_CPRI0_STATUS2_DB_IQC_SERVICE_UNAVAIL (uint32_t)0x00000002
#define MM_B_INT_CPRI0_STATUS2_DB_IQ_SERVICE_UNAVAIL (uint32_t)0x00000001
#define MM_B_INT_CPRI0_STATUS2_TRIG_CLK_SRC_CHANGE (uint32_t)0x00200000
#define MM_B_INT_CPRI0_STATUS2_TRIG_L1_RESET     (uint32_t)0x00100000
#define MM_B_INT_CPRI0_STATUS2_TRIG_JB_OUF_ERR   (uint32_t)0x00010000
#define MM_B_INT_CPRI0_STATUS2_TRIG_ECP_ESCAPE_CHAR_ERR (uint32_t)0x00001000
#define MM_B_INT_CPRI0_STATUS2_TRIG_TX_IQ_FS_ERR (uint32_t)0x00000100
#define MM_B_INT_CPRI0_STATUS2_TRIG_HDLC_SERVICE_UNAVAIL (uint32_t)0x00000008
#define MM_B_INT_CPRI0_STATUS2_TRIG_ECP_SERVICE_UNAVAIL (uint32_t)0x00000004
#define MM_B_INT_CPRI0_STATUS2_TRIG_IQC_SERVICE_UNAVAIL (uint32_t)0x00000002
#define MM_B_INT_CPRI0_STATUS2_TRIG_IQ_SERVICE_UNAVAIL (uint32_t)0x00000001
#define MM_B_INT_CPRI1_STATUS2_CLK_SRC_CHANGE    (uint32_t)0x00200000
#define MM_B_INT_CPRI1_STATUS2_L1_RESET          (uint32_t)0x00100000
#define MM_B_INT_CPRI1_STATUS2_JB_OUF_ERR        (uint32_t)0x00010000
#define MM_B_INT_CPRI1_STATUS2_ECP_ESCAPE_CHAR_ERR (uint32_t)0x00001000
#define MM_B_INT_CPRI1_STATUS2_TX_IQ_FS_ERR      (uint32_t)0x00000100
#define MM_B_INT_CPRI1_STATUS2_HDLC_SERVICE_UNAVAIL (uint32_t)0x00000008
#define MM_B_INT_CPRI1_STATUS2_ECP_SERVICE_UNAVAIL (uint32_t)0x00000004
#define MM_B_INT_CPRI1_STATUS2_IQC_SERVICE_UNAVAIL (uint32_t)0x00000002
#define MM_B_INT_CPRI1_STATUS2_IQ_SERVICE_UNAVAIL (uint32_t)0x00000001
#define MM_B_INT_CPRI1_STATUS2_TRAP_CLK_SRC_CHANGE (uint32_t)0x00200000
#define MM_B_INT_CPRI1_STATUS2_TRAP_L1_RESET     (uint32_t)0x00100000
#define MM_B_INT_CPRI1_STATUS2_TRAP_JB_OUF_ERR   (uint32_t)0x00010000
#define MM_B_INT_CPRI1_STATUS2_TRAP_ECP_ESCAPE_CHAR_ERR (uint32_t)0x00001000
#define MM_B_INT_CPRI1_STATUS2_TRAP_TX_IQ_FS_ERR (uint32_t)0x00000100
#define MM_B_INT_CPRI1_STATUS2_TRAP_HDLC_SERVICE_UNAVAIL (uint32_t)0x00000008
#define MM_B_INT_CPRI1_STATUS2_TRAP_ECP_SERVICE_UNAVAIL (uint32_t)0x00000004
#define MM_B_INT_CPRI1_STATUS2_TRAP_IQC_SERVICE_UNAVAIL (uint32_t)0x00000002
#define MM_B_INT_CPRI1_STATUS2_TRAP_IQ_SERVICE_UNAVAIL (uint32_t)0x00000001
#define MM_B_INT_CPRI1_STATUS2_MASK_CLK_SRC_CHANGE (uint32_t)0x00200000
#define MM_B_INT_CPRI1_STATUS2_MASK_L1_RESET     (uint32_t)0x00100000
#define MM_B_INT_CPRI1_STATUS2_MASK_JB_OUF_ERR   (uint32_t)0x00010000
#define MM_B_INT_CPRI1_STATUS2_MASK_ECP_ESCAPE_CHAR_ERR (uint32_t)0x00001000
#define MM_B_INT_CPRI1_STATUS2_MASK_TX_IQ_FS_ERR (uint32_t)0x00000100
#define MM_B_INT_CPRI1_STATUS2_MASK_HDLC_SERVICE_UNAVAIL (uint32_t)0x00000008
#define MM_B_INT_CPRI1_STATUS2_MASK_ECP_SERVICE_UNAVAIL (uint32_t)0x00000004
#define MM_B_INT_CPRI1_STATUS2_MASK_IQC_SERVICE_UNAVAIL (uint32_t)0x00000002
#define MM_B_INT_CPRI1_STATUS2_MASK_IQ_SERVICE_UNAVAIL (uint32_t)0x00000001
#define MM_B_INT_CPRI1_STATUS2_FORCE_CLK_SRC_CHANGE (uint32_t)0x00200000
#define MM_B_INT_CPRI1_STATUS2_FORCE_L1_RESET    (uint32_t)0x00100000
#define MM_B_INT_CPRI1_STATUS2_FORCE_JB_OUF_ERR  (uint32_t)0x00010000
#define MM_B_INT_CPRI1_STATUS2_FORCE_ECP_ESCAPE_CHAR_ERR (uint32_t)0x00001000
#define MM_B_INT_CPRI1_STATUS2_FORCE_TX_IQ_FS_ERR (uint32_t)0x00000100
#define MM_B_INT_CPRI1_STATUS2_FORCE_HDLC_SERVICE_UNAVAIL (uint32_t)0x00000008
#define MM_B_INT_CPRI1_STATUS2_FORCE_ECP_SERVICE_UNAVAIL (uint32_t)0x00000004
#define MM_B_INT_CPRI1_STATUS2_FORCE_IQC_SERVICE_UNAVAIL (uint32_t)0x00000002
#define MM_B_INT_CPRI1_STATUS2_FORCE_IQ_SERVICE_UNAVAIL (uint32_t)0x00000001
#define MM_B_INT_CPRI1_STATUS2_DB_CLK_SRC_CHANGE (uint32_t)0x00200000
#define MM_B_INT_CPRI1_STATUS2_DB_L1_RESET       (uint32_t)0x00100000
#define MM_B_INT_CPRI1_STATUS2_DB_JB_OUF_ERR     (uint32_t)0x00010000
#define MM_B_INT_CPRI1_STATUS2_DB_ECP_ESCAPE_CHAR_ERR (uint32_t)0x00001000
#define MM_B_INT_CPRI1_STATUS2_DB_TX_IQ_FS_ERR   (uint32_t)0x00000100
#define MM_B_INT_CPRI1_STATUS2_DB_HDLC_SERVICE_UNAVAIL (uint32_t)0x00000008
#define MM_B_INT_CPRI1_STATUS2_DB_ECP_SERVICE_UNAVAIL (uint32_t)0x00000004
#define MM_B_INT_CPRI1_STATUS2_DB_IQC_SERVICE_UNAVAIL (uint32_t)0x00000002
#define MM_B_INT_CPRI1_STATUS2_DB_IQ_SERVICE_UNAVAIL (uint32_t)0x00000001
#define MM_B_INT_CPRI1_STATUS2_TRIG_CLK_SRC_CHANGE (uint32_t)0x00200000
#define MM_B_INT_CPRI1_STATUS2_TRIG_L1_RESET     (uint32_t)0x00100000
#define MM_B_INT_CPRI1_STATUS2_TRIG_JB_OUF_ERR   (uint32_t)0x00010000
#define MM_B_INT_CPRI1_STATUS2_TRIG_ECP_ESCAPE_CHAR_ERR (uint32_t)0x00001000
#define MM_B_INT_CPRI1_STATUS2_TRIG_TX_IQ_FS_ERR (uint32_t)0x00000100
#define MM_B_INT_CPRI1_STATUS2_TRIG_HDLC_SERVICE_UNAVAIL (uint32_t)0x00000008
#define MM_B_INT_CPRI1_STATUS2_TRIG_ECP_SERVICE_UNAVAIL (uint32_t)0x00000004
#define MM_B_INT_CPRI1_STATUS2_TRIG_IQC_SERVICE_UNAVAIL (uint32_t)0x00000002
#define MM_B_INT_CPRI1_STATUS2_TRIG_IQ_SERVICE_UNAVAIL (uint32_t)0x00000001
#define MM_B_INT_CPRI2_STATUS2_CLK_SRC_CHANGE    (uint32_t)0x00200000
#define MM_B_INT_CPRI2_STATUS2_L1_RESET          (uint32_t)0x00100000
#define MM_B_INT_CPRI2_STATUS2_JB_OUF_ERR        (uint32_t)0x00010000
#define MM_B_INT_CPRI2_STATUS2_ECP_ESCAPE_CHAR_ERR (uint32_t)0x00001000
#define MM_B_INT_CPRI2_STATUS2_TX_IQ_FS_ERR      (uint32_t)0x00000100
#define MM_B_INT_CPRI2_STATUS2_HDLC_SERVICE_UNAVAIL (uint32_t)0x00000008
#define MM_B_INT_CPRI2_STATUS2_ECP_SERVICE_UNAVAIL (uint32_t)0x00000004
#define MM_B_INT_CPRI2_STATUS2_IQC_SERVICE_UNAVAIL (uint32_t)0x00000002
#define MM_B_INT_CPRI2_STATUS2_IQ_SERVICE_UNAVAIL (uint32_t)0x00000001
#define MM_B_INT_CPRI2_STATUS2_TRAP_CLK_SRC_CHANGE (uint32_t)0x00200000
#define MM_B_INT_CPRI2_STATUS2_TRAP_L1_RESET     (uint32_t)0x00100000
#define MM_B_INT_CPRI2_STATUS2_TRAP_JB_OUF_ERR   (uint32_t)0x00010000
#define MM_B_INT_CPRI2_STATUS2_TRAP_ECP_ESCAPE_CHAR_ERR (uint32_t)0x00001000
#define MM_B_INT_CPRI2_STATUS2_TRAP_TX_IQ_FS_ERR (uint32_t)0x00000100
#define MM_B_INT_CPRI2_STATUS2_TRAP_HDLC_SERVICE_UNAVAIL (uint32_t)0x00000008
#define MM_B_INT_CPRI2_STATUS2_TRAP_ECP_SERVICE_UNAVAIL (uint32_t)0x00000004
#define MM_B_INT_CPRI2_STATUS2_TRAP_IQC_SERVICE_UNAVAIL (uint32_t)0x00000002
#define MM_B_INT_CPRI2_STATUS2_TRAP_IQ_SERVICE_UNAVAIL (uint32_t)0x00000001
#define MM_B_INT_CPRI2_STATUS2_MASK_CLK_SRC_CHANGE (uint32_t)0x00200000
#define MM_B_INT_CPRI2_STATUS2_MASK_L1_RESET     (uint32_t)0x00100000
#define MM_B_INT_CPRI2_STATUS2_MASK_JB_OUF_ERR   (uint32_t)0x00010000
#define MM_B_INT_CPRI2_STATUS2_MASK_ECP_ESCAPE_CHAR_ERR (uint32_t)0x00001000
#define MM_B_INT_CPRI2_STATUS2_MASK_TX_IQ_FS_ERR (uint32_t)0x00000100
#define MM_B_INT_CPRI2_STATUS2_MASK_HDLC_SERVICE_UNAVAIL (uint32_t)0x00000008
#define MM_B_INT_CPRI2_STATUS2_MASK_ECP_SERVICE_UNAVAIL (uint32_t)0x00000004
#define MM_B_INT_CPRI2_STATUS2_MASK_IQC_SERVICE_UNAVAIL (uint32_t)0x00000002
#define MM_B_INT_CPRI2_STATUS2_MASK_IQ_SERVICE_UNAVAIL (uint32_t)0x00000001
#define MM_B_INT_CPRI2_STATUS2_FORCE_CLK_SRC_CHANGE (uint32_t)0x00200000
#define MM_B_INT_CPRI2_STATUS2_FORCE_L1_RESET    (uint32_t)0x00100000
#define MM_B_INT_CPRI2_STATUS2_FORCE_JB_OUF_ERR  (uint32_t)0x00010000
#define MM_B_INT_CPRI2_STATUS2_FORCE_ECP_ESCAPE_CHAR_ERR (uint32_t)0x00001000
#define MM_B_INT_CPRI2_STATUS2_FORCE_TX_IQ_FS_ERR (uint32_t)0x00000100
#define MM_B_INT_CPRI2_STATUS2_FORCE_HDLC_SERVICE_UNAVAIL (uint32_t)0x00000008
#define MM_B_INT_CPRI2_STATUS2_FORCE_ECP_SERVICE_UNAVAIL (uint32_t)0x00000004
#define MM_B_INT_CPRI2_STATUS2_FORCE_IQC_SERVICE_UNAVAIL (uint32_t)0x00000002
#define MM_B_INT_CPRI2_STATUS2_FORCE_IQ_SERVICE_UNAVAIL (uint32_t)0x00000001
#define MM_B_INT_CPRI2_STATUS2_DB_CLK_SRC_CHANGE (uint32_t)0x00200000
#define MM_B_INT_CPRI2_STATUS2_DB_L1_RESET       (uint32_t)0x00100000
#define MM_B_INT_CPRI2_STATUS2_DB_JB_OUF_ERR     (uint32_t)0x00010000
#define MM_B_INT_CPRI2_STATUS2_DB_ECP_ESCAPE_CHAR_ERR (uint32_t)0x00001000
#define MM_B_INT_CPRI2_STATUS2_DB_TX_IQ_FS_ERR   (uint32_t)0x00000100
#define MM_B_INT_CPRI2_STATUS2_DB_HDLC_SERVICE_UNAVAIL (uint32_t)0x00000008
#define MM_B_INT_CPRI2_STATUS2_DB_ECP_SERVICE_UNAVAIL (uint32_t)0x00000004
#define MM_B_INT_CPRI2_STATUS2_DB_IQC_SERVICE_UNAVAIL (uint32_t)0x00000002
#define MM_B_INT_CPRI2_STATUS2_DB_IQ_SERVICE_UNAVAIL (uint32_t)0x00000001
#define MM_B_INT_CPRI2_STATUS2_TRIG_CLK_SRC_CHANGE (uint32_t)0x00200000
#define MM_B_INT_CPRI2_STATUS2_TRIG_L1_RESET     (uint32_t)0x00100000
#define MM_B_INT_CPRI2_STATUS2_TRIG_JB_OUF_ERR   (uint32_t)0x00010000
#define MM_B_INT_CPRI2_STATUS2_TRIG_ECP_ESCAPE_CHAR_ERR (uint32_t)0x00001000
#define MM_B_INT_CPRI2_STATUS2_TRIG_TX_IQ_FS_ERR (uint32_t)0x00000100
#define MM_B_INT_CPRI2_STATUS2_TRIG_HDLC_SERVICE_UNAVAIL (uint32_t)0x00000008
#define MM_B_INT_CPRI2_STATUS2_TRIG_ECP_SERVICE_UNAVAIL (uint32_t)0x00000004
#define MM_B_INT_CPRI2_STATUS2_TRIG_IQC_SERVICE_UNAVAIL (uint32_t)0x00000002
#define MM_B_INT_CPRI2_STATUS2_TRIG_IQ_SERVICE_UNAVAIL (uint32_t)0x00000001
#define MM_B_INT_CPRI3_STATUS2_CLK_SRC_CHANGE    (uint32_t)0x00200000
#define MM_B_INT_CPRI3_STATUS2_L1_RESET          (uint32_t)0x00100000
#define MM_B_INT_CPRI3_STATUS2_JB_OUF_ERR        (uint32_t)0x00010000
#define MM_B_INT_CPRI3_STATUS2_ECP_ESCAPE_CHAR_ERR (uint32_t)0x00001000
#define MM_B_INT_CPRI3_STATUS2_TX_IQ_FS_ERR      (uint32_t)0x00000100
#define MM_B_INT_CPRI3_STATUS2_HDLC_SERVICE_UNAVAIL (uint32_t)0x00000008
#define MM_B_INT_CPRI3_STATUS2_ECP_SERVICE_UNAVAIL (uint32_t)0x00000004
#define MM_B_INT_CPRI3_STATUS2_IQC_SERVICE_UNAVAIL (uint32_t)0x00000002
#define MM_B_INT_CPRI3_STATUS2_IQ_SERVICE_UNAVAIL (uint32_t)0x00000001
#define MM_B_INT_CPRI3_STATUS2_TRAP_CLK_SRC_CHANGE (uint32_t)0x00200000
#define MM_B_INT_CPRI3_STATUS2_TRAP_L1_RESET     (uint32_t)0x00100000
#define MM_B_INT_CPRI3_STATUS2_TRAP_JB_OUF_ERR   (uint32_t)0x00010000
#define MM_B_INT_CPRI3_STATUS2_TRAP_ECP_ESCAPE_CHAR_ERR (uint32_t)0x00001000
#define MM_B_INT_CPRI3_STATUS2_TRAP_TX_IQ_FS_ERR (uint32_t)0x00000100
#define MM_B_INT_CPRI3_STATUS2_TRAP_HDLC_SERVICE_UNAVAIL (uint32_t)0x00000008
#define MM_B_INT_CPRI3_STATUS2_TRAP_ECP_SERVICE_UNAVAIL (uint32_t)0x00000004
#define MM_B_INT_CPRI3_STATUS2_TRAP_IQC_SERVICE_UNAVAIL (uint32_t)0x00000002
#define MM_B_INT_CPRI3_STATUS2_TRAP_IQ_SERVICE_UNAVAIL (uint32_t)0x00000001
#define MM_B_INT_CPRI3_STATUS2_MASK_CLK_SRC_CHANGE (uint32_t)0x00200000
#define MM_B_INT_CPRI3_STATUS2_MASK_L1_RESET     (uint32_t)0x00100000
#define MM_B_INT_CPRI3_STATUS2_MASK_JB_OUF_ERR   (uint32_t)0x00010000
#define MM_B_INT_CPRI3_STATUS2_MASK_ECP_ESCAPE_CHAR_ERR (uint32_t)0x00001000
#define MM_B_INT_CPRI3_STATUS2_MASK_TX_IQ_FS_ERR (uint32_t)0x00000100
#define MM_B_INT_CPRI3_STATUS2_MASK_HDLC_SERVICE_UNAVAIL (uint32_t)0x00000008
#define MM_B_INT_CPRI3_STATUS2_MASK_ECP_SERVICE_UNAVAIL (uint32_t)0x00000004
#define MM_B_INT_CPRI3_STATUS2_MASK_IQC_SERVICE_UNAVAIL (uint32_t)0x00000002
#define MM_B_INT_CPRI3_STATUS2_MASK_IQ_SERVICE_UNAVAIL (uint32_t)0x00000001
#define MM_B_INT_CPRI3_STATUS2_FORCE_CLK_SRC_CHANGE (uint32_t)0x00200000
#define MM_B_INT_CPRI3_STATUS2_FORCE_L1_RESET    (uint32_t)0x00100000
#define MM_B_INT_CPRI3_STATUS2_FORCE_JB_OUF_ERR  (uint32_t)0x00010000
#define MM_B_INT_CPRI3_STATUS2_FORCE_ECP_ESCAPE_CHAR_ERR (uint32_t)0x00001000
#define MM_B_INT_CPRI3_STATUS2_FORCE_TX_IQ_FS_ERR (uint32_t)0x00000100
#define MM_B_INT_CPRI3_STATUS2_FORCE_HDLC_SERVICE_UNAVAIL (uint32_t)0x00000008
#define MM_B_INT_CPRI3_STATUS2_FORCE_ECP_SERVICE_UNAVAIL (uint32_t)0x00000004
#define MM_B_INT_CPRI3_STATUS2_FORCE_IQC_SERVICE_UNAVAIL (uint32_t)0x00000002
#define MM_B_INT_CPRI3_STATUS2_FORCE_IQ_SERVICE_UNAVAIL (uint32_t)0x00000001
#define MM_B_INT_CPRI3_STATUS2_DB_CLK_SRC_CHANGE (uint32_t)0x00200000
#define MM_B_INT_CPRI3_STATUS2_DB_L1_RESET       (uint32_t)0x00100000
#define MM_B_INT_CPRI3_STATUS2_DB_JB_OUF_ERR     (uint32_t)0x00010000
#define MM_B_INT_CPRI3_STATUS2_DB_ECP_ESCAPE_CHAR_ERR (uint32_t)0x00001000
#define MM_B_INT_CPRI3_STATUS2_DB_TX_IQ_FS_ERR   (uint32_t)0x00000100
#define MM_B_INT_CPRI3_STATUS2_DB_HDLC_SERVICE_UNAVAIL (uint32_t)0x00000008
#define MM_B_INT_CPRI3_STATUS2_DB_ECP_SERVICE_UNAVAIL (uint32_t)0x00000004
#define MM_B_INT_CPRI3_STATUS2_DB_IQC_SERVICE_UNAVAIL (uint32_t)0x00000002
#define MM_B_INT_CPRI3_STATUS2_DB_IQ_SERVICE_UNAVAIL (uint32_t)0x00000001
#define MM_B_INT_CPRI3_STATUS2_TRIG_CLK_SRC_CHANGE (uint32_t)0x00200000
#define MM_B_INT_CPRI3_STATUS2_TRIG_L1_RESET     (uint32_t)0x00100000
#define MM_B_INT_CPRI3_STATUS2_TRIG_JB_OUF_ERR   (uint32_t)0x00010000
#define MM_B_INT_CPRI3_STATUS2_TRIG_ECP_ESCAPE_CHAR_ERR (uint32_t)0x00001000
#define MM_B_INT_CPRI3_STATUS2_TRIG_TX_IQ_FS_ERR (uint32_t)0x00000100
#define MM_B_INT_CPRI3_STATUS2_TRIG_HDLC_SERVICE_UNAVAIL (uint32_t)0x00000008
#define MM_B_INT_CPRI3_STATUS2_TRIG_ECP_SERVICE_UNAVAIL (uint32_t)0x00000004
#define MM_B_INT_CPRI3_STATUS2_TRIG_IQC_SERVICE_UNAVAIL (uint32_t)0x00000002
#define MM_B_INT_CPRI3_STATUS2_TRIG_IQ_SERVICE_UNAVAIL (uint32_t)0x00000001
#define MM_B_INT_CPRI0_CTRL2_VENDOR_IF_EN        (uint32_t)0x00000100
#define MM_B_INT_CPRI0_CTRL2_SLOW_CM_IF_EN       (uint32_t)0x00000008
#define MM_B_INT_CPRI0_CTRL2_SLOW_CM_BIT_RATE_2_0 (uint32_t)0x00000007
#define MM_B_INT_CPRI1_CTRL2_VENDOR_IF_EN        (uint32_t)0x00000100
#define MM_B_INT_CPRI1_CTRL2_SLOW_CM_IF_EN       (uint32_t)0x00000008
#define MM_B_INT_CPRI1_CTRL2_SLOW_CM_BIT_RATE_2_0 (uint32_t)0x00000007
#define MM_B_INT_CPRI2_CTRL2_VENDOR_IF_EN        (uint32_t)0x00000100
#define MM_B_INT_CPRI2_CTRL2_SLOW_CM_IF_EN       (uint32_t)0x00000008
#define MM_B_INT_CPRI2_CTRL2_SLOW_CM_BIT_RATE_2_0 (uint32_t)0x00000007
#define MM_B_INT_CPRI3_CTRL2_VENDOR_IF_EN        (uint32_t)0x00000100
#define MM_B_INT_CPRI3_CTRL2_SLOW_CM_IF_EN       (uint32_t)0x00000008
#define MM_B_INT_CPRI3_CTRL2_SLOW_CM_BIT_RATE_2_0 (uint32_t)0x00000007

/*** REG *********************************************************************/
#define MM_B_INT_ECP_0_SR_0                      (uint32_t)0x00002600
#define MM_B_INT_ECP_0_SR_0_TRAP                 (uint32_t)0x00002601
#define MM_B_INT_ECP_0_SR_0_MASK                 (uint32_t)0x00002602
#define MM_B_INT_ECP_0_SR_0_FORCE                (uint32_t)0x00002603
#define MM_B_INT_ECP_0_SR_0_DB                   (uint32_t)0x00002604
#define MM_B_INT_ECP_0_SR_0_TRIG                 (uint32_t)0x00002605
#define MM_B_INT_ECP_0_SR_1                      (uint32_t)0x00002620
#define MM_B_INT_ECP_0_SR_1_TRAP                 (uint32_t)0x00002621
#define MM_B_INT_ECP_0_SR_1_MASK                 (uint32_t)0x00002622
#define MM_B_INT_ECP_0_SR_1_FORCE                (uint32_t)0x00002623
#define MM_B_INT_ECP_0_SR_1_DB                   (uint32_t)0x00002624
#define MM_B_INT_ECP_0_SR_1_TRIG                 (uint32_t)0x00002625
#define MM_B_INT_ECP_0_SR_2                      (uint32_t)0x00002640
#define MM_B_INT_ECP_0_SR_2_TRAP                 (uint32_t)0x00002641
#define MM_B_INT_ECP_0_SR_2_MASK                 (uint32_t)0x00002642
#define MM_B_INT_ECP_0_SR_2_FORCE                (uint32_t)0x00002643
#define MM_B_INT_ECP_0_SR_2_DB                   (uint32_t)0x00002644
#define MM_B_INT_ECP_0_SR_2_TRIG                 (uint32_t)0x00002645
#define MM_B_INT_ECP_0_SR_3                      (uint32_t)0x00002660
#define MM_B_INT_ECP_0_SR_3_TRAP                 (uint32_t)0x00002661
#define MM_B_INT_ECP_0_SR_3_MASK                 (uint32_t)0x00002662
#define MM_B_INT_ECP_0_SR_3_FORCE                (uint32_t)0x00002663
#define MM_B_INT_ECP_0_SR_3_DB                   (uint32_t)0x00002664
#define MM_B_INT_ECP_0_SR_3_TRIG                 (uint32_t)0x00002665
#define MM_B_INT_ECP_0_RX_SR_0                   (uint32_t)0x0000260a
#define MM_B_INT_ECP_0_RX_SR_1                   (uint32_t)0x0000262a
#define MM_B_INT_ECP_0_RX_SR_2                   (uint32_t)0x0000264a
#define MM_B_INT_ECP_0_RX_SR_3                   (uint32_t)0x0000266a
#define MM_B_INT_ECP_0_RX_CMD_0                  (uint32_t)0x0000260b
#define MM_B_INT_ECP_0_RX_CMD_1                  (uint32_t)0x0000262b
#define MM_B_INT_ECP_0_RX_CMD_2                  (uint32_t)0x0000264b
#define MM_B_INT_ECP_0_RX_CMD_3                  (uint32_t)0x0000266b
#define MM_B_INT_ECP_0_RX_MEM_0                  (uint32_t)0x0000260c
#define MM_B_INT_ECP_0_RX_MEM_1                  (uint32_t)0x0000262c
#define MM_B_INT_ECP_0_RX_MEM_2                  (uint32_t)0x0000264c
#define MM_B_INT_ECP_0_RX_MEM_3                  (uint32_t)0x0000266c
#define MM_B_INT_ECP_0_TX_CR_0                   (uint32_t)0x0000260d
#define MM_B_INT_ECP_0_TX_CR_1                   (uint32_t)0x0000262d
#define MM_B_INT_ECP_0_TX_CR_2                   (uint32_t)0x0000264d
#define MM_B_INT_ECP_0_TX_CR_3                   (uint32_t)0x0000266d
#define MM_B_INT_ECP_0_TX_CMD_0                  (uint32_t)0x0000260e
#define MM_B_INT_ECP_0_TX_CMD_1                  (uint32_t)0x0000262e
#define MM_B_INT_ECP_0_TX_CMD_2                  (uint32_t)0x0000264e
#define MM_B_INT_ECP_0_TX_CMD_3                  (uint32_t)0x0000266e
#define MM_B_INT_ECP_0_TX_MEM_0                  (uint32_t)0x0000260f
#define MM_B_INT_ECP_0_TX_MEM_1                  (uint32_t)0x0000262f
#define MM_B_INT_ECP_0_TX_MEM_2                  (uint32_t)0x0000264f
#define MM_B_INT_ECP_0_TX_MEM_3                  (uint32_t)0x0000266f
#define MM_B_INT_ECP_1_SR_0                      (uint32_t)0x00002610
#define MM_B_INT_ECP_1_SR_0_TRAP                 (uint32_t)0x00002611
#define MM_B_INT_ECP_1_SR_0_MASK                 (uint32_t)0x00002612
#define MM_B_INT_ECP_1_SR_0_FORCE                (uint32_t)0x00002613
#define MM_B_INT_ECP_1_SR_0_DB                   (uint32_t)0x00002614
#define MM_B_INT_ECP_1_SR_0_TRIG                 (uint32_t)0x00002615
#define MM_B_INT_ECP_1_SR_1                      (uint32_t)0x00002630
#define MM_B_INT_ECP_1_SR_1_TRAP                 (uint32_t)0x00002631
#define MM_B_INT_ECP_1_SR_1_MASK                 (uint32_t)0x00002632
#define MM_B_INT_ECP_1_SR_1_FORCE                (uint32_t)0x00002633
#define MM_B_INT_ECP_1_SR_1_DB                   (uint32_t)0x00002634
#define MM_B_INT_ECP_1_SR_1_TRIG                 (uint32_t)0x00002635
#define MM_B_INT_ECP_1_SR_2                      (uint32_t)0x00002650
#define MM_B_INT_ECP_1_SR_2_TRAP                 (uint32_t)0x00002651
#define MM_B_INT_ECP_1_SR_2_MASK                 (uint32_t)0x00002652
#define MM_B_INT_ECP_1_SR_2_FORCE                (uint32_t)0x00002653
#define MM_B_INT_ECP_1_SR_2_DB                   (uint32_t)0x00002654
#define MM_B_INT_ECP_1_SR_2_TRIG                 (uint32_t)0x00002655
#define MM_B_INT_ECP_1_SR_3                      (uint32_t)0x00002670
#define MM_B_INT_ECP_1_SR_3_TRAP                 (uint32_t)0x00002671
#define MM_B_INT_ECP_1_SR_3_MASK                 (uint32_t)0x00002672
#define MM_B_INT_ECP_1_SR_3_FORCE                (uint32_t)0x00002673
#define MM_B_INT_ECP_1_SR_3_DB                   (uint32_t)0x00002674
#define MM_B_INT_ECP_1_SR_3_TRIG                 (uint32_t)0x00002675
#define MM_B_INT_ECP_1_RX_SR_0                   (uint32_t)0x0000261a
#define MM_B_INT_ECP_1_RX_SR_1                   (uint32_t)0x0000263a
#define MM_B_INT_ECP_1_RX_SR_2                   (uint32_t)0x0000265a
#define MM_B_INT_ECP_1_RX_SR_3                   (uint32_t)0x0000267a
#define MM_B_INT_ECP_1_RX_CMD_0                  (uint32_t)0x0000261b
#define MM_B_INT_ECP_1_RX_CMD_1                  (uint32_t)0x0000263b
#define MM_B_INT_ECP_1_RX_CMD_2                  (uint32_t)0x0000265b
#define MM_B_INT_ECP_1_RX_CMD_3                  (uint32_t)0x0000267b
#define MM_B_INT_ECP_1_RX_MEM_0                  (uint32_t)0x0000261c
#define MM_B_INT_ECP_1_RX_MEM_1                  (uint32_t)0x0000263c
#define MM_B_INT_ECP_1_RX_MEM_2                  (uint32_t)0x0000265c
#define MM_B_INT_ECP_1_RX_MEM_3                  (uint32_t)0x0000267c
#define MM_B_INT_ECP_1_TX_CR_0                   (uint32_t)0x0000261d
#define MM_B_INT_ECP_1_TX_CR_1                   (uint32_t)0x0000263d
#define MM_B_INT_ECP_1_TX_CR_2                   (uint32_t)0x0000265d
#define MM_B_INT_ECP_1_TX_CR_3                   (uint32_t)0x0000267d
#define MM_B_INT_ECP_1_TX_CMD_0                  (uint32_t)0x0000261e
#define MM_B_INT_ECP_1_TX_CMD_1                  (uint32_t)0x0000263e
#define MM_B_INT_ECP_1_TX_CMD_2                  (uint32_t)0x0000265e
#define MM_B_INT_ECP_1_TX_CMD_3                  (uint32_t)0x0000267e
#define MM_B_INT_ECP_1_TX_MEM_0                  (uint32_t)0x0000261f
#define MM_B_INT_ECP_1_TX_MEM_1                  (uint32_t)0x0000263f
#define MM_B_INT_ECP_1_TX_MEM_2                  (uint32_t)0x0000265f
#define MM_B_INT_ECP_1_TX_MEM_3                  (uint32_t)0x0000267f
#define MM_B_INT_ECP0_IRQ                        (uint32_t)0x000026e0
#define MM_B_INT_ECP0_IRQ_TRAP                   (uint32_t)0x000026e1
#define MM_B_INT_ECP0_IRQ_MASK                   (uint32_t)0x000026e2
#define MM_B_INT_ECP0_IRQ_FORCE                  (uint32_t)0x000026e3
#define MM_B_INT_ECP0_IRQ_DB                     (uint32_t)0x000026e4
#define MM_B_INT_ECP0_IRQ_TRIG                   (uint32_t)0x000026e5
#define MM_B_INT_ECP1_IRQ                        (uint32_t)0x000026e6
#define MM_B_INT_ECP1_IRQ_TRAP                   (uint32_t)0x000026e7
#define MM_B_INT_ECP1_IRQ_MASK                   (uint32_t)0x000026e8
#define MM_B_INT_ECP1_IRQ_FORCE                  (uint32_t)0x000026e9
#define MM_B_INT_ECP1_IRQ_DB                     (uint32_t)0x000026ea
#define MM_B_INT_ECP1_IRQ_TRIG                   (uint32_t)0x000026eb
#define MM_B_INT_ECP2_IRQ                        (uint32_t)0x000026ec
#define MM_B_INT_ECP2_IRQ_TRAP                   (uint32_t)0x000026ed
#define MM_B_INT_ECP2_IRQ_MASK                   (uint32_t)0x000026ee
#define MM_B_INT_ECP2_IRQ_FORCE                  (uint32_t)0x000026ef
#define MM_B_INT_ECP2_IRQ_DB                     (uint32_t)0x000026f0
#define MM_B_INT_ECP2_IRQ_TRIG                   (uint32_t)0x000026f1
#define MM_B_INT_ECP3_IRQ                        (uint32_t)0x000026f2
#define MM_B_INT_ECP3_IRQ_TRAP                   (uint32_t)0x000026f3
#define MM_B_INT_ECP3_IRQ_MASK                   (uint32_t)0x000026f4
#define MM_B_INT_ECP3_IRQ_FORCE                  (uint32_t)0x000026f5
#define MM_B_INT_ECP3_IRQ_DB                     (uint32_t)0x000026f6
#define MM_B_INT_ECP3_IRQ_TRIG                   (uint32_t)0x000026f7

/*** FIELD *******************************************************************/
#define MM_B_INT_ECP_0_SR_0_TX_ERR               (uint32_t)0x01000000
#define MM_B_INT_ECP_0_SR_0_TX_MEM_EMPTY         (uint32_t)0x00200000
#define MM_B_INT_ECP_0_SR_0_TX_MEM_FULL          (uint32_t)0x00100000
#define MM_B_INT_ECP_0_SR_0_TX_COMP              (uint32_t)0x00010000
#define MM_B_INT_ECP_0_SR_0_RX_LOST              (uint32_t)0x00000400
#define MM_B_INT_ECP_0_SR_0_RX_ERR               (uint32_t)0x00000200
#define MM_B_INT_ECP_0_SR_0_RX_CRC_ERR           (uint32_t)0x00000100
#define MM_B_INT_ECP_0_SR_0_RX_MEM_EMPTY         (uint32_t)0x00000020
#define MM_B_INT_ECP_0_SR_0_RX_MEM_FULL          (uint32_t)0x00000010
#define MM_B_INT_ECP_0_SR_0_RX_MSG_REC           (uint32_t)0x00000001
#define MM_B_INT_ECP_0_SR_0_TRAP_TX_ERR          (uint32_t)0x01000000
#define MM_B_INT_ECP_0_SR_0_TRAP_TX_MEM_EMPTY    (uint32_t)0x00200000
#define MM_B_INT_ECP_0_SR_0_TRAP_TX_MEM_FULL     (uint32_t)0x00100000
#define MM_B_INT_ECP_0_SR_0_TRAP_TX_COMP         (uint32_t)0x00010000
#define MM_B_INT_ECP_0_SR_0_TRAP_RX_LOST         (uint32_t)0x00000400
#define MM_B_INT_ECP_0_SR_0_TRAP_RX_ERR          (uint32_t)0x00000200
#define MM_B_INT_ECP_0_SR_0_TRAP_RX_CRC_ERR      (uint32_t)0x00000100
#define MM_B_INT_ECP_0_SR_0_TRAP_RX_MEM_EMPTY    (uint32_t)0x00000020
#define MM_B_INT_ECP_0_SR_0_TRAP_RX_MEM_FULL     (uint32_t)0x00000010
#define MM_B_INT_ECP_0_SR_0_TRAP_RX_MSG_REC      (uint32_t)0x00000001
#define MM_B_INT_ECP_0_SR_0_MASK_TX_ERR          (uint32_t)0x01000000
#define MM_B_INT_ECP_0_SR_0_MASK_TX_MEM_EMPTY    (uint32_t)0x00200000
#define MM_B_INT_ECP_0_SR_0_MASK_TX_MEM_FULL     (uint32_t)0x00100000
#define MM_B_INT_ECP_0_SR_0_MASK_TX_COMP         (uint32_t)0x00010000
#define MM_B_INT_ECP_0_SR_0_MASK_RX_LOST         (uint32_t)0x00000400
#define MM_B_INT_ECP_0_SR_0_MASK_RX_ERR          (uint32_t)0x00000200
#define MM_B_INT_ECP_0_SR_0_MASK_RX_CRC_ERR      (uint32_t)0x00000100
#define MM_B_INT_ECP_0_SR_0_MASK_RX_MEM_EMPTY    (uint32_t)0x00000020
#define MM_B_INT_ECP_0_SR_0_MASK_RX_MEM_FULL     (uint32_t)0x00000010
#define MM_B_INT_ECP_0_SR_0_MASK_RX_MSG_REC      (uint32_t)0x00000001
#define MM_B_INT_ECP_0_SR_0_FORCE_TX_ERR         (uint32_t)0x01000000
#define MM_B_INT_ECP_0_SR_0_FORCE_TX_MEM_EMPTY   (uint32_t)0x00200000
#define MM_B_INT_ECP_0_SR_0_FORCE_TX_MEM_FULL    (uint32_t)0x00100000
#define MM_B_INT_ECP_0_SR_0_FORCE_TX_COMP        (uint32_t)0x00010000
#define MM_B_INT_ECP_0_SR_0_FORCE_RX_LOST        (uint32_t)0x00000400
#define MM_B_INT_ECP_0_SR_0_FORCE_RX_ERR         (uint32_t)0x00000200
#define MM_B_INT_ECP_0_SR_0_FORCE_RX_CRC_ERR     (uint32_t)0x00000100
#define MM_B_INT_ECP_0_SR_0_FORCE_RX_MEM_EMPTY   (uint32_t)0x00000020
#define MM_B_INT_ECP_0_SR_0_FORCE_RX_MEM_FULL    (uint32_t)0x00000010
#define MM_B_INT_ECP_0_SR_0_FORCE_RX_MSG_REC     (uint32_t)0x00000001
#define MM_B_INT_ECP_0_SR_0_DB_TX_ERR            (uint32_t)0x01000000
#define MM_B_INT_ECP_0_SR_0_DB_TX_MEM_EMPTY      (uint32_t)0x00200000
#define MM_B_INT_ECP_0_SR_0_DB_TX_MEM_FULL       (uint32_t)0x00100000
#define MM_B_INT_ECP_0_SR_0_DB_TX_COMP           (uint32_t)0x00010000
#define MM_B_INT_ECP_0_SR_0_DB_RX_LOST           (uint32_t)0x00000400
#define MM_B_INT_ECP_0_SR_0_DB_RX_ERR            (uint32_t)0x00000200
#define MM_B_INT_ECP_0_SR_0_DB_RX_CRC_ERR        (uint32_t)0x00000100
#define MM_B_INT_ECP_0_SR_0_DB_RX_MEM_EMPTY      (uint32_t)0x00000020
#define MM_B_INT_ECP_0_SR_0_DB_RX_MEM_FULL       (uint32_t)0x00000010
#define MM_B_INT_ECP_0_SR_0_DB_RX_MSG_REC        (uint32_t)0x00000001
#define MM_B_INT_ECP_0_SR_0_TRIG_TX_ERR          (uint32_t)0x01000000
#define MM_B_INT_ECP_0_SR_0_TRIG_TX_MEM_EMPTY    (uint32_t)0x00200000
#define MM_B_INT_ECP_0_SR_0_TRIG_TX_MEM_FULL     (uint32_t)0x00100000
#define MM_B_INT_ECP_0_SR_0_TRIG_TX_COMP         (uint32_t)0x00010000
#define MM_B_INT_ECP_0_SR_0_TRIG_RX_LOST         (uint32_t)0x00000400
#define MM_B_INT_ECP_0_SR_0_TRIG_RX_ERR          (uint32_t)0x00000200
#define MM_B_INT_ECP_0_SR_0_TRIG_RX_CRC_ERR      (uint32_t)0x00000100
#define MM_B_INT_ECP_0_SR_0_TRIG_RX_MEM_EMPTY    (uint32_t)0x00000020
#define MM_B_INT_ECP_0_SR_0_TRIG_RX_MEM_FULL     (uint32_t)0x00000010
#define MM_B_INT_ECP_0_SR_0_TRIG_RX_MSG_REC      (uint32_t)0x00000001
#define MM_B_INT_ECP_0_SR_1_TX_ERR               (uint32_t)0x01000000
#define MM_B_INT_ECP_0_SR_1_TX_MEM_EMPTY         (uint32_t)0x00200000
#define MM_B_INT_ECP_0_SR_1_TX_MEM_FULL          (uint32_t)0x00100000
#define MM_B_INT_ECP_0_SR_1_TX_COMP              (uint32_t)0x00010000
#define MM_B_INT_ECP_0_SR_1_RX_LOST              (uint32_t)0x00000400
#define MM_B_INT_ECP_0_SR_1_RX_ERR               (uint32_t)0x00000200
#define MM_B_INT_ECP_0_SR_1_RX_CRC_ERR           (uint32_t)0x00000100
#define MM_B_INT_ECP_0_SR_1_RX_MEM_EMPTY         (uint32_t)0x00000020
#define MM_B_INT_ECP_0_SR_1_RX_MEM_FULL          (uint32_t)0x00000010
#define MM_B_INT_ECP_0_SR_1_RX_MSG_REC           (uint32_t)0x00000001
#define MM_B_INT_ECP_0_SR_1_TRAP_TX_ERR          (uint32_t)0x01000000
#define MM_B_INT_ECP_0_SR_1_TRAP_TX_MEM_EMPTY    (uint32_t)0x00200000
#define MM_B_INT_ECP_0_SR_1_TRAP_TX_MEM_FULL     (uint32_t)0x00100000
#define MM_B_INT_ECP_0_SR_1_TRAP_TX_COMP         (uint32_t)0x00010000
#define MM_B_INT_ECP_0_SR_1_TRAP_RX_LOST         (uint32_t)0x00000400
#define MM_B_INT_ECP_0_SR_1_TRAP_RX_ERR          (uint32_t)0x00000200
#define MM_B_INT_ECP_0_SR_1_TRAP_RX_CRC_ERR      (uint32_t)0x00000100
#define MM_B_INT_ECP_0_SR_1_TRAP_RX_MEM_EMPTY    (uint32_t)0x00000020
#define MM_B_INT_ECP_0_SR_1_TRAP_RX_MEM_FULL     (uint32_t)0x00000010
#define MM_B_INT_ECP_0_SR_1_TRAP_RX_MSG_REC      (uint32_t)0x00000001
#define MM_B_INT_ECP_0_SR_1_MASK_TX_ERR          (uint32_t)0x01000000
#define MM_B_INT_ECP_0_SR_1_MASK_TX_MEM_EMPTY    (uint32_t)0x00200000
#define MM_B_INT_ECP_0_SR_1_MASK_TX_MEM_FULL     (uint32_t)0x00100000
#define MM_B_INT_ECP_0_SR_1_MASK_TX_COMP         (uint32_t)0x00010000
#define MM_B_INT_ECP_0_SR_1_MASK_RX_LOST         (uint32_t)0x00000400
#define MM_B_INT_ECP_0_SR_1_MASK_RX_ERR          (uint32_t)0x00000200
#define MM_B_INT_ECP_0_SR_1_MASK_RX_CRC_ERR      (uint32_t)0x00000100
#define MM_B_INT_ECP_0_SR_1_MASK_RX_MEM_EMPTY    (uint32_t)0x00000020
#define MM_B_INT_ECP_0_SR_1_MASK_RX_MEM_FULL     (uint32_t)0x00000010
#define MM_B_INT_ECP_0_SR_1_MASK_RX_MSG_REC      (uint32_t)0x00000001
#define MM_B_INT_ECP_0_SR_1_FORCE_TX_ERR         (uint32_t)0x01000000
#define MM_B_INT_ECP_0_SR_1_FORCE_TX_MEM_EMPTY   (uint32_t)0x00200000
#define MM_B_INT_ECP_0_SR_1_FORCE_TX_MEM_FULL    (uint32_t)0x00100000
#define MM_B_INT_ECP_0_SR_1_FORCE_TX_COMP        (uint32_t)0x00010000
#define MM_B_INT_ECP_0_SR_1_FORCE_RX_LOST        (uint32_t)0x00000400
#define MM_B_INT_ECP_0_SR_1_FORCE_RX_ERR         (uint32_t)0x00000200
#define MM_B_INT_ECP_0_SR_1_FORCE_RX_CRC_ERR     (uint32_t)0x00000100
#define MM_B_INT_ECP_0_SR_1_FORCE_RX_MEM_EMPTY   (uint32_t)0x00000020
#define MM_B_INT_ECP_0_SR_1_FORCE_RX_MEM_FULL    (uint32_t)0x00000010
#define MM_B_INT_ECP_0_SR_1_FORCE_RX_MSG_REC     (uint32_t)0x00000001
#define MM_B_INT_ECP_0_SR_1_DB_TX_ERR            (uint32_t)0x01000000
#define MM_B_INT_ECP_0_SR_1_DB_TX_MEM_EMPTY      (uint32_t)0x00200000
#define MM_B_INT_ECP_0_SR_1_DB_TX_MEM_FULL       (uint32_t)0x00100000
#define MM_B_INT_ECP_0_SR_1_DB_TX_COMP           (uint32_t)0x00010000
#define MM_B_INT_ECP_0_SR_1_DB_RX_LOST           (uint32_t)0x00000400
#define MM_B_INT_ECP_0_SR_1_DB_RX_ERR            (uint32_t)0x00000200
#define MM_B_INT_ECP_0_SR_1_DB_RX_CRC_ERR        (uint32_t)0x00000100
#define MM_B_INT_ECP_0_SR_1_DB_RX_MEM_EMPTY      (uint32_t)0x00000020
#define MM_B_INT_ECP_0_SR_1_DB_RX_MEM_FULL       (uint32_t)0x00000010
#define MM_B_INT_ECP_0_SR_1_DB_RX_MSG_REC        (uint32_t)0x00000001
#define MM_B_INT_ECP_0_SR_1_TRIG_TX_ERR          (uint32_t)0x01000000
#define MM_B_INT_ECP_0_SR_1_TRIG_TX_MEM_EMPTY    (uint32_t)0x00200000
#define MM_B_INT_ECP_0_SR_1_TRIG_TX_MEM_FULL     (uint32_t)0x00100000
#define MM_B_INT_ECP_0_SR_1_TRIG_TX_COMP         (uint32_t)0x00010000
#define MM_B_INT_ECP_0_SR_1_TRIG_RX_LOST         (uint32_t)0x00000400
#define MM_B_INT_ECP_0_SR_1_TRIG_RX_ERR          (uint32_t)0x00000200
#define MM_B_INT_ECP_0_SR_1_TRIG_RX_CRC_ERR      (uint32_t)0x00000100
#define MM_B_INT_ECP_0_SR_1_TRIG_RX_MEM_EMPTY    (uint32_t)0x00000020
#define MM_B_INT_ECP_0_SR_1_TRIG_RX_MEM_FULL     (uint32_t)0x00000010
#define MM_B_INT_ECP_0_SR_1_TRIG_RX_MSG_REC      (uint32_t)0x00000001
#define MM_B_INT_ECP_0_SR_2_TX_ERR               (uint32_t)0x01000000
#define MM_B_INT_ECP_0_SR_2_TX_MEM_EMPTY         (uint32_t)0x00200000
#define MM_B_INT_ECP_0_SR_2_TX_MEM_FULL          (uint32_t)0x00100000
#define MM_B_INT_ECP_0_SR_2_TX_COMP              (uint32_t)0x00010000
#define MM_B_INT_ECP_0_SR_2_RX_LOST              (uint32_t)0x00000400
#define MM_B_INT_ECP_0_SR_2_RX_ERR               (uint32_t)0x00000200
#define MM_B_INT_ECP_0_SR_2_RX_CRC_ERR           (uint32_t)0x00000100
#define MM_B_INT_ECP_0_SR_2_RX_MEM_EMPTY         (uint32_t)0x00000020
#define MM_B_INT_ECP_0_SR_2_RX_MEM_FULL          (uint32_t)0x00000010
#define MM_B_INT_ECP_0_SR_2_RX_MSG_REC           (uint32_t)0x00000001
#define MM_B_INT_ECP_0_SR_2_TRAP_TX_ERR          (uint32_t)0x01000000
#define MM_B_INT_ECP_0_SR_2_TRAP_TX_MEM_EMPTY    (uint32_t)0x00200000
#define MM_B_INT_ECP_0_SR_2_TRAP_TX_MEM_FULL     (uint32_t)0x00100000
#define MM_B_INT_ECP_0_SR_2_TRAP_TX_COMP         (uint32_t)0x00010000
#define MM_B_INT_ECP_0_SR_2_TRAP_RX_LOST         (uint32_t)0x00000400
#define MM_B_INT_ECP_0_SR_2_TRAP_RX_ERR          (uint32_t)0x00000200
#define MM_B_INT_ECP_0_SR_2_TRAP_RX_CRC_ERR      (uint32_t)0x00000100
#define MM_B_INT_ECP_0_SR_2_TRAP_RX_MEM_EMPTY    (uint32_t)0x00000020
#define MM_B_INT_ECP_0_SR_2_TRAP_RX_MEM_FULL     (uint32_t)0x00000010
#define MM_B_INT_ECP_0_SR_2_TRAP_RX_MSG_REC      (uint32_t)0x00000001
#define MM_B_INT_ECP_0_SR_2_MASK_TX_ERR          (uint32_t)0x01000000
#define MM_B_INT_ECP_0_SR_2_MASK_TX_MEM_EMPTY    (uint32_t)0x00200000
#define MM_B_INT_ECP_0_SR_2_MASK_TX_MEM_FULL     (uint32_t)0x00100000
#define MM_B_INT_ECP_0_SR_2_MASK_TX_COMP         (uint32_t)0x00010000
#define MM_B_INT_ECP_0_SR_2_MASK_RX_LOST         (uint32_t)0x00000400
#define MM_B_INT_ECP_0_SR_2_MASK_RX_ERR          (uint32_t)0x00000200
#define MM_B_INT_ECP_0_SR_2_MASK_RX_CRC_ERR      (uint32_t)0x00000100
#define MM_B_INT_ECP_0_SR_2_MASK_RX_MEM_EMPTY    (uint32_t)0x00000020
#define MM_B_INT_ECP_0_SR_2_MASK_RX_MEM_FULL     (uint32_t)0x00000010
#define MM_B_INT_ECP_0_SR_2_MASK_RX_MSG_REC      (uint32_t)0x00000001
#define MM_B_INT_ECP_0_SR_2_FORCE_TX_ERR         (uint32_t)0x01000000
#define MM_B_INT_ECP_0_SR_2_FORCE_TX_MEM_EMPTY   (uint32_t)0x00200000
#define MM_B_INT_ECP_0_SR_2_FORCE_TX_MEM_FULL    (uint32_t)0x00100000
#define MM_B_INT_ECP_0_SR_2_FORCE_TX_COMP        (uint32_t)0x00010000
#define MM_B_INT_ECP_0_SR_2_FORCE_RX_LOST        (uint32_t)0x00000400
#define MM_B_INT_ECP_0_SR_2_FORCE_RX_ERR         (uint32_t)0x00000200
#define MM_B_INT_ECP_0_SR_2_FORCE_RX_CRC_ERR     (uint32_t)0x00000100
#define MM_B_INT_ECP_0_SR_2_FORCE_RX_MEM_EMPTY   (uint32_t)0x00000020
#define MM_B_INT_ECP_0_SR_2_FORCE_RX_MEM_FULL    (uint32_t)0x00000010
#define MM_B_INT_ECP_0_SR_2_FORCE_RX_MSG_REC     (uint32_t)0x00000001
#define MM_B_INT_ECP_0_SR_2_DB_TX_ERR            (uint32_t)0x01000000
#define MM_B_INT_ECP_0_SR_2_DB_TX_MEM_EMPTY      (uint32_t)0x00200000
#define MM_B_INT_ECP_0_SR_2_DB_TX_MEM_FULL       (uint32_t)0x00100000
#define MM_B_INT_ECP_0_SR_2_DB_TX_COMP           (uint32_t)0x00010000
#define MM_B_INT_ECP_0_SR_2_DB_RX_LOST           (uint32_t)0x00000400
#define MM_B_INT_ECP_0_SR_2_DB_RX_ERR            (uint32_t)0x00000200
#define MM_B_INT_ECP_0_SR_2_DB_RX_CRC_ERR        (uint32_t)0x00000100
#define MM_B_INT_ECP_0_SR_2_DB_RX_MEM_EMPTY      (uint32_t)0x00000020
#define MM_B_INT_ECP_0_SR_2_DB_RX_MEM_FULL       (uint32_t)0x00000010
#define MM_B_INT_ECP_0_SR_2_DB_RX_MSG_REC        (uint32_t)0x00000001
#define MM_B_INT_ECP_0_SR_2_TRIG_TX_ERR          (uint32_t)0x01000000
#define MM_B_INT_ECP_0_SR_2_TRIG_TX_MEM_EMPTY    (uint32_t)0x00200000
#define MM_B_INT_ECP_0_SR_2_TRIG_TX_MEM_FULL     (uint32_t)0x00100000
#define MM_B_INT_ECP_0_SR_2_TRIG_TX_COMP         (uint32_t)0x00010000
#define MM_B_INT_ECP_0_SR_2_TRIG_RX_LOST         (uint32_t)0x00000400
#define MM_B_INT_ECP_0_SR_2_TRIG_RX_ERR          (uint32_t)0x00000200
#define MM_B_INT_ECP_0_SR_2_TRIG_RX_CRC_ERR      (uint32_t)0x00000100
#define MM_B_INT_ECP_0_SR_2_TRIG_RX_MEM_EMPTY    (uint32_t)0x00000020
#define MM_B_INT_ECP_0_SR_2_TRIG_RX_MEM_FULL     (uint32_t)0x00000010
#define MM_B_INT_ECP_0_SR_2_TRIG_RX_MSG_REC      (uint32_t)0x00000001
#define MM_B_INT_ECP_0_SR_3_TX_ERR               (uint32_t)0x01000000
#define MM_B_INT_ECP_0_SR_3_TX_MEM_EMPTY         (uint32_t)0x00200000
#define MM_B_INT_ECP_0_SR_3_TX_MEM_FULL          (uint32_t)0x00100000
#define MM_B_INT_ECP_0_SR_3_TX_COMP              (uint32_t)0x00010000
#define MM_B_INT_ECP_0_SR_3_RX_LOST              (uint32_t)0x00000400
#define MM_B_INT_ECP_0_SR_3_RX_ERR               (uint32_t)0x00000200
#define MM_B_INT_ECP_0_SR_3_RX_CRC_ERR           (uint32_t)0x00000100
#define MM_B_INT_ECP_0_SR_3_RX_MEM_EMPTY         (uint32_t)0x00000020
#define MM_B_INT_ECP_0_SR_3_RX_MEM_FULL          (uint32_t)0x00000010
#define MM_B_INT_ECP_0_SR_3_RX_MSG_REC           (uint32_t)0x00000001
#define MM_B_INT_ECP_0_SR_3_TRAP_TX_ERR          (uint32_t)0x01000000
#define MM_B_INT_ECP_0_SR_3_TRAP_TX_MEM_EMPTY    (uint32_t)0x00200000
#define MM_B_INT_ECP_0_SR_3_TRAP_TX_MEM_FULL     (uint32_t)0x00100000
#define MM_B_INT_ECP_0_SR_3_TRAP_TX_COMP         (uint32_t)0x00010000
#define MM_B_INT_ECP_0_SR_3_TRAP_RX_LOST         (uint32_t)0x00000400
#define MM_B_INT_ECP_0_SR_3_TRAP_RX_ERR          (uint32_t)0x00000200
#define MM_B_INT_ECP_0_SR_3_TRAP_RX_CRC_ERR      (uint32_t)0x00000100
#define MM_B_INT_ECP_0_SR_3_TRAP_RX_MEM_EMPTY    (uint32_t)0x00000020
#define MM_B_INT_ECP_0_SR_3_TRAP_RX_MEM_FULL     (uint32_t)0x00000010
#define MM_B_INT_ECP_0_SR_3_TRAP_RX_MSG_REC      (uint32_t)0x00000001
#define MM_B_INT_ECP_0_SR_3_MASK_TX_ERR          (uint32_t)0x01000000
#define MM_B_INT_ECP_0_SR_3_MASK_TX_MEM_EMPTY    (uint32_t)0x00200000
#define MM_B_INT_ECP_0_SR_3_MASK_TX_MEM_FULL     (uint32_t)0x00100000
#define MM_B_INT_ECP_0_SR_3_MASK_TX_COMP         (uint32_t)0x00010000
#define MM_B_INT_ECP_0_SR_3_MASK_RX_LOST         (uint32_t)0x00000400
#define MM_B_INT_ECP_0_SR_3_MASK_RX_ERR          (uint32_t)0x00000200
#define MM_B_INT_ECP_0_SR_3_MASK_RX_CRC_ERR      (uint32_t)0x00000100
#define MM_B_INT_ECP_0_SR_3_MASK_RX_MEM_EMPTY    (uint32_t)0x00000020
#define MM_B_INT_ECP_0_SR_3_MASK_RX_MEM_FULL     (uint32_t)0x00000010
#define MM_B_INT_ECP_0_SR_3_MASK_RX_MSG_REC      (uint32_t)0x00000001
#define MM_B_INT_ECP_0_SR_3_FORCE_TX_ERR         (uint32_t)0x01000000
#define MM_B_INT_ECP_0_SR_3_FORCE_TX_MEM_EMPTY   (uint32_t)0x00200000
#define MM_B_INT_ECP_0_SR_3_FORCE_TX_MEM_FULL    (uint32_t)0x00100000
#define MM_B_INT_ECP_0_SR_3_FORCE_TX_COMP        (uint32_t)0x00010000
#define MM_B_INT_ECP_0_SR_3_FORCE_RX_LOST        (uint32_t)0x00000400
#define MM_B_INT_ECP_0_SR_3_FORCE_RX_ERR         (uint32_t)0x00000200
#define MM_B_INT_ECP_0_SR_3_FORCE_RX_CRC_ERR     (uint32_t)0x00000100
#define MM_B_INT_ECP_0_SR_3_FORCE_RX_MEM_EMPTY   (uint32_t)0x00000020
#define MM_B_INT_ECP_0_SR_3_FORCE_RX_MEM_FULL    (uint32_t)0x00000010
#define MM_B_INT_ECP_0_SR_3_FORCE_RX_MSG_REC     (uint32_t)0x00000001
#define MM_B_INT_ECP_0_SR_3_DB_TX_ERR            (uint32_t)0x01000000
#define MM_B_INT_ECP_0_SR_3_DB_TX_MEM_EMPTY      (uint32_t)0x00200000
#define MM_B_INT_ECP_0_SR_3_DB_TX_MEM_FULL       (uint32_t)0x00100000
#define MM_B_INT_ECP_0_SR_3_DB_TX_COMP           (uint32_t)0x00010000
#define MM_B_INT_ECP_0_SR_3_DB_RX_LOST           (uint32_t)0x00000400
#define MM_B_INT_ECP_0_SR_3_DB_RX_ERR            (uint32_t)0x00000200
#define MM_B_INT_ECP_0_SR_3_DB_RX_CRC_ERR        (uint32_t)0x00000100
#define MM_B_INT_ECP_0_SR_3_DB_RX_MEM_EMPTY      (uint32_t)0x00000020
#define MM_B_INT_ECP_0_SR_3_DB_RX_MEM_FULL       (uint32_t)0x00000010
#define MM_B_INT_ECP_0_SR_3_DB_RX_MSG_REC        (uint32_t)0x00000001
#define MM_B_INT_ECP_0_SR_3_TRIG_TX_ERR          (uint32_t)0x01000000
#define MM_B_INT_ECP_0_SR_3_TRIG_TX_MEM_EMPTY    (uint32_t)0x00200000
#define MM_B_INT_ECP_0_SR_3_TRIG_TX_MEM_FULL     (uint32_t)0x00100000
#define MM_B_INT_ECP_0_SR_3_TRIG_TX_COMP         (uint32_t)0x00010000
#define MM_B_INT_ECP_0_SR_3_TRIG_RX_LOST         (uint32_t)0x00000400
#define MM_B_INT_ECP_0_SR_3_TRIG_RX_ERR          (uint32_t)0x00000200
#define MM_B_INT_ECP_0_SR_3_TRIG_RX_CRC_ERR      (uint32_t)0x00000100
#define MM_B_INT_ECP_0_SR_3_TRIG_RX_MEM_EMPTY    (uint32_t)0x00000020
#define MM_B_INT_ECP_0_SR_3_TRIG_RX_MEM_FULL     (uint32_t)0x00000010
#define MM_B_INT_ECP_0_SR_3_TRIG_RX_MSG_REC      (uint32_t)0x00000001
#define MM_B_INT_ECP_0_RX_SR_0_ADDR_29_24        (uint32_t)0x3f000000
#define MM_B_INT_ECP_0_RX_SR_0_MSG_NR_23_20      (uint32_t)0x00f00000
#define MM_B_INT_ECP_0_RX_SR_0_PCL_17_12         (uint32_t)0x0003f000
#define MM_B_INT_ECP_0_RX_SR_0_LENGTH_11_0       (uint32_t)0x00000fff
#define MM_B_INT_ECP_0_RX_SR_1_ADDR_29_24        (uint32_t)0x3f000000
#define MM_B_INT_ECP_0_RX_SR_1_MSG_NR_23_20      (uint32_t)0x00f00000
#define MM_B_INT_ECP_0_RX_SR_1_PCL_17_12         (uint32_t)0x0003f000
#define MM_B_INT_ECP_0_RX_SR_1_LENGTH_11_0       (uint32_t)0x00000fff
#define MM_B_INT_ECP_0_RX_SR_2_ADDR_29_24        (uint32_t)0x3f000000
#define MM_B_INT_ECP_0_RX_SR_2_MSG_NR_23_20      (uint32_t)0x00f00000
#define MM_B_INT_ECP_0_RX_SR_2_PCL_17_12         (uint32_t)0x0003f000
#define MM_B_INT_ECP_0_RX_SR_2_LENGTH_11_0       (uint32_t)0x00000fff
#define MM_B_INT_ECP_0_RX_SR_3_ADDR_29_24        (uint32_t)0x3f000000
#define MM_B_INT_ECP_0_RX_SR_3_MSG_NR_23_20      (uint32_t)0x00f00000
#define MM_B_INT_ECP_0_RX_SR_3_PCL_17_12         (uint32_t)0x0003f000
#define MM_B_INT_ECP_0_RX_SR_3_LENGTH_11_0       (uint32_t)0x00000fff
#define MM_B_INT_ECP_0_RX_CMD_0_RESET            (uint32_t)0x00000001
#define MM_B_INT_ECP_0_RX_CMD_1_RESET            (uint32_t)0x00000001
#define MM_B_INT_ECP_0_RX_CMD_2_RESET            (uint32_t)0x00000001
#define MM_B_INT_ECP_0_RX_CMD_3_RESET            (uint32_t)0x00000001
#define MM_B_INT_ECP_0_RX_MEM_0_DATA_31_0        (uint32_t)0xffffffff
#define MM_B_INT_ECP_0_RX_MEM_1_DATA_31_0        (uint32_t)0xffffffff
#define MM_B_INT_ECP_0_RX_MEM_2_DATA_31_0        (uint32_t)0xffffffff
#define MM_B_INT_ECP_0_RX_MEM_3_DATA_31_0        (uint32_t)0xffffffff
#define MM_B_INT_ECP_0_TX_CR_0_ADDR_29_24        (uint32_t)0x3f000000
#define MM_B_INT_ECP_0_TX_CR_0_MSG_NR_19_16      (uint32_t)0x000f0000
#define MM_B_INT_ECP_0_TX_CR_0_LENGTH_11_0       (uint32_t)0x00000fff
#define MM_B_INT_ECP_0_TX_CR_1_ADDR_29_24        (uint32_t)0x3f000000
#define MM_B_INT_ECP_0_TX_CR_1_MSG_NR_19_16      (uint32_t)0x000f0000
#define MM_B_INT_ECP_0_TX_CR_1_LENGTH_11_0       (uint32_t)0x00000fff
#define MM_B_INT_ECP_0_TX_CR_2_ADDR_29_24        (uint32_t)0x3f000000
#define MM_B_INT_ECP_0_TX_CR_2_MSG_NR_19_16      (uint32_t)0x000f0000
#define MM_B_INT_ECP_0_TX_CR_2_LENGTH_11_0       (uint32_t)0x00000fff
#define MM_B_INT_ECP_0_TX_CR_3_ADDR_29_24        (uint32_t)0x3f000000
#define MM_B_INT_ECP_0_TX_CR_3_MSG_NR_19_16      (uint32_t)0x000f0000
#define MM_B_INT_ECP_0_TX_CR_3_LENGTH_11_0       (uint32_t)0x00000fff
#define MM_B_INT_ECP_0_TX_CMD_0_RESET            (uint32_t)0x00000010
#define MM_B_INT_ECP_0_TX_CMD_0_SEND             (uint32_t)0x00000001
#define MM_B_INT_ECP_0_TX_CMD_1_RESET            (uint32_t)0x00000010
#define MM_B_INT_ECP_0_TX_CMD_1_SEND             (uint32_t)0x00000001
#define MM_B_INT_ECP_0_TX_CMD_2_RESET            (uint32_t)0x00000010
#define MM_B_INT_ECP_0_TX_CMD_2_SEND             (uint32_t)0x00000001
#define MM_B_INT_ECP_0_TX_CMD_3_RESET            (uint32_t)0x00000010
#define MM_B_INT_ECP_0_TX_CMD_3_SEND             (uint32_t)0x00000001
#define MM_B_INT_ECP_0_TX_MEM_0_DATA_31_0        (uint32_t)0xffffffff
#define MM_B_INT_ECP_0_TX_MEM_1_DATA_31_0        (uint32_t)0xffffffff
#define MM_B_INT_ECP_0_TX_MEM_2_DATA_31_0        (uint32_t)0xffffffff
#define MM_B_INT_ECP_0_TX_MEM_3_DATA_31_0        (uint32_t)0xffffffff
#define MM_B_INT_ECP_1_SR_0_TX_ERR               (uint32_t)0x01000000
#define MM_B_INT_ECP_1_SR_0_TX_MEM_EMPTY         (uint32_t)0x00200000
#define MM_B_INT_ECP_1_SR_0_TX_MEM_FULL          (uint32_t)0x00100000
#define MM_B_INT_ECP_1_SR_0_TX_COMP              (uint32_t)0x00010000
#define MM_B_INT_ECP_1_SR_0_RX_LOST              (uint32_t)0x00000400
#define MM_B_INT_ECP_1_SR_0_RX_ERR               (uint32_t)0x00000200
#define MM_B_INT_ECP_1_SR_0_RX_CRC_ERR           (uint32_t)0x00000100
#define MM_B_INT_ECP_1_SR_0_RX_MEM_EMPTY         (uint32_t)0x00000020
#define MM_B_INT_ECP_1_SR_0_RX_MEM_FULL          (uint32_t)0x00000010
#define MM_B_INT_ECP_1_SR_0_RX_MSG_REC           (uint32_t)0x00000001
#define MM_B_INT_ECP_1_SR_0_TRAP_TX_ERR          (uint32_t)0x01000000
#define MM_B_INT_ECP_1_SR_0_TRAP_TX_MEM_EMPTY    (uint32_t)0x00200000
#define MM_B_INT_ECP_1_SR_0_TRAP_TX_MEM_FULL     (uint32_t)0x00100000
#define MM_B_INT_ECP_1_SR_0_TRAP_TX_COMP         (uint32_t)0x00010000
#define MM_B_INT_ECP_1_SR_0_TRAP_RX_LOST         (uint32_t)0x00000400
#define MM_B_INT_ECP_1_SR_0_TRAP_RX_ERR          (uint32_t)0x00000200
#define MM_B_INT_ECP_1_SR_0_TRAP_RX_CRC_ERR      (uint32_t)0x00000100
#define MM_B_INT_ECP_1_SR_0_TRAP_RX_MEM_EMPTY    (uint32_t)0x00000020
#define MM_B_INT_ECP_1_SR_0_TRAP_RX_MEM_FULL     (uint32_t)0x00000010
#define MM_B_INT_ECP_1_SR_0_TRAP_RX_MSG_REC      (uint32_t)0x00000001
#define MM_B_INT_ECP_1_SR_0_MASK_TX_ERR          (uint32_t)0x01000000
#define MM_B_INT_ECP_1_SR_0_MASK_TX_MEM_EMPTY    (uint32_t)0x00200000
#define MM_B_INT_ECP_1_SR_0_MASK_TX_MEM_FULL     (uint32_t)0x00100000
#define MM_B_INT_ECP_1_SR_0_MASK_TX_COMP         (uint32_t)0x00010000
#define MM_B_INT_ECP_1_SR_0_MASK_RX_LOST         (uint32_t)0x00000400
#define MM_B_INT_ECP_1_SR_0_MASK_RX_ERR          (uint32_t)0x00000200
#define MM_B_INT_ECP_1_SR_0_MASK_RX_CRC_ERR      (uint32_t)0x00000100
#define MM_B_INT_ECP_1_SR_0_MASK_RX_MEM_EMPTY    (uint32_t)0x00000020
#define MM_B_INT_ECP_1_SR_0_MASK_RX_MEM_FULL     (uint32_t)0x00000010
#define MM_B_INT_ECP_1_SR_0_MASK_RX_MSG_REC      (uint32_t)0x00000001
#define MM_B_INT_ECP_1_SR_0_FORCE_TX_ERR         (uint32_t)0x01000000
#define MM_B_INT_ECP_1_SR_0_FORCE_TX_MEM_EMPTY   (uint32_t)0x00200000
#define MM_B_INT_ECP_1_SR_0_FORCE_TX_MEM_FULL    (uint32_t)0x00100000
#define MM_B_INT_ECP_1_SR_0_FORCE_TX_COMP        (uint32_t)0x00010000
#define MM_B_INT_ECP_1_SR_0_FORCE_RX_LOST        (uint32_t)0x00000400
#define MM_B_INT_ECP_1_SR_0_FORCE_RX_ERR         (uint32_t)0x00000200
#define MM_B_INT_ECP_1_SR_0_FORCE_RX_CRC_ERR     (uint32_t)0x00000100
#define MM_B_INT_ECP_1_SR_0_FORCE_RX_MEM_EMPTY   (uint32_t)0x00000020
#define MM_B_INT_ECP_1_SR_0_FORCE_RX_MEM_FULL    (uint32_t)0x00000010
#define MM_B_INT_ECP_1_SR_0_FORCE_RX_MSG_REC     (uint32_t)0x00000001
#define MM_B_INT_ECP_1_SR_0_DB_TX_ERR            (uint32_t)0x01000000
#define MM_B_INT_ECP_1_SR_0_DB_TX_MEM_EMPTY      (uint32_t)0x00200000
#define MM_B_INT_ECP_1_SR_0_DB_TX_MEM_FULL       (uint32_t)0x00100000
#define MM_B_INT_ECP_1_SR_0_DB_TX_COMP           (uint32_t)0x00010000
#define MM_B_INT_ECP_1_SR_0_DB_RX_LOST           (uint32_t)0x00000400
#define MM_B_INT_ECP_1_SR_0_DB_RX_ERR            (uint32_t)0x00000200
#define MM_B_INT_ECP_1_SR_0_DB_RX_CRC_ERR        (uint32_t)0x00000100
#define MM_B_INT_ECP_1_SR_0_DB_RX_MEM_EMPTY      (uint32_t)0x00000020
#define MM_B_INT_ECP_1_SR_0_DB_RX_MEM_FULL       (uint32_t)0x00000010
#define MM_B_INT_ECP_1_SR_0_DB_RX_MSG_REC        (uint32_t)0x00000001
#define MM_B_INT_ECP_1_SR_0_TRIG_TX_ERR          (uint32_t)0x01000000
#define MM_B_INT_ECP_1_SR_0_TRIG_TX_MEM_EMPTY    (uint32_t)0x00200000
#define MM_B_INT_ECP_1_SR_0_TRIG_TX_MEM_FULL     (uint32_t)0x00100000
#define MM_B_INT_ECP_1_SR_0_TRIG_TX_COMP         (uint32_t)0x00010000
#define MM_B_INT_ECP_1_SR_0_TRIG_RX_LOST         (uint32_t)0x00000400
#define MM_B_INT_ECP_1_SR_0_TRIG_RX_ERR          (uint32_t)0x00000200
#define MM_B_INT_ECP_1_SR_0_TRIG_RX_CRC_ERR      (uint32_t)0x00000100
#define MM_B_INT_ECP_1_SR_0_TRIG_RX_MEM_EMPTY    (uint32_t)0x00000020
#define MM_B_INT_ECP_1_SR_0_TRIG_RX_MEM_FULL     (uint32_t)0x00000010
#define MM_B_INT_ECP_1_SR_0_TRIG_RX_MSG_REC      (uint32_t)0x00000001
#define MM_B_INT_ECP_1_SR_1_TX_ERR               (uint32_t)0x01000000
#define MM_B_INT_ECP_1_SR_1_TX_MEM_EMPTY         (uint32_t)0x00200000
#define MM_B_INT_ECP_1_SR_1_TX_MEM_FULL          (uint32_t)0x00100000
#define MM_B_INT_ECP_1_SR_1_TX_COMP              (uint32_t)0x00010000
#define MM_B_INT_ECP_1_SR_1_RX_LOST              (uint32_t)0x00000400
#define MM_B_INT_ECP_1_SR_1_RX_ERR               (uint32_t)0x00000200
#define MM_B_INT_ECP_1_SR_1_RX_CRC_ERR           (uint32_t)0x00000100
#define MM_B_INT_ECP_1_SR_1_RX_MEM_EMPTY         (uint32_t)0x00000020
#define MM_B_INT_ECP_1_SR_1_RX_MEM_FULL          (uint32_t)0x00000010
#define MM_B_INT_ECP_1_SR_1_RX_MSG_REC           (uint32_t)0x00000001
#define MM_B_INT_ECP_1_SR_1_TRAP_TX_ERR          (uint32_t)0x01000000
#define MM_B_INT_ECP_1_SR_1_TRAP_TX_MEM_EMPTY    (uint32_t)0x00200000
#define MM_B_INT_ECP_1_SR_1_TRAP_TX_MEM_FULL     (uint32_t)0x00100000
#define MM_B_INT_ECP_1_SR_1_TRAP_TX_COMP         (uint32_t)0x00010000
#define MM_B_INT_ECP_1_SR_1_TRAP_RX_LOST         (uint32_t)0x00000400
#define MM_B_INT_ECP_1_SR_1_TRAP_RX_ERR          (uint32_t)0x00000200
#define MM_B_INT_ECP_1_SR_1_TRAP_RX_CRC_ERR      (uint32_t)0x00000100
#define MM_B_INT_ECP_1_SR_1_TRAP_RX_MEM_EMPTY    (uint32_t)0x00000020
#define MM_B_INT_ECP_1_SR_1_TRAP_RX_MEM_FULL     (uint32_t)0x00000010
#define MM_B_INT_ECP_1_SR_1_TRAP_RX_MSG_REC      (uint32_t)0x00000001
#define MM_B_INT_ECP_1_SR_1_MASK_TX_ERR          (uint32_t)0x01000000
#define MM_B_INT_ECP_1_SR_1_MASK_TX_MEM_EMPTY    (uint32_t)0x00200000
#define MM_B_INT_ECP_1_SR_1_MASK_TX_MEM_FULL     (uint32_t)0x00100000
#define MM_B_INT_ECP_1_SR_1_MASK_TX_COMP         (uint32_t)0x00010000
#define MM_B_INT_ECP_1_SR_1_MASK_RX_LOST         (uint32_t)0x00000400
#define MM_B_INT_ECP_1_SR_1_MASK_RX_ERR          (uint32_t)0x00000200
#define MM_B_INT_ECP_1_SR_1_MASK_RX_CRC_ERR      (uint32_t)0x00000100
#define MM_B_INT_ECP_1_SR_1_MASK_RX_MEM_EMPTY    (uint32_t)0x00000020
#define MM_B_INT_ECP_1_SR_1_MASK_RX_MEM_FULL     (uint32_t)0x00000010
#define MM_B_INT_ECP_1_SR_1_MASK_RX_MSG_REC      (uint32_t)0x00000001
#define MM_B_INT_ECP_1_SR_1_FORCE_TX_ERR         (uint32_t)0x01000000
#define MM_B_INT_ECP_1_SR_1_FORCE_TX_MEM_EMPTY   (uint32_t)0x00200000
#define MM_B_INT_ECP_1_SR_1_FORCE_TX_MEM_FULL    (uint32_t)0x00100000
#define MM_B_INT_ECP_1_SR_1_FORCE_TX_COMP        (uint32_t)0x00010000
#define MM_B_INT_ECP_1_SR_1_FORCE_RX_LOST        (uint32_t)0x00000400
#define MM_B_INT_ECP_1_SR_1_FORCE_RX_ERR         (uint32_t)0x00000200
#define MM_B_INT_ECP_1_SR_1_FORCE_RX_CRC_ERR     (uint32_t)0x00000100
#define MM_B_INT_ECP_1_SR_1_FORCE_RX_MEM_EMPTY   (uint32_t)0x00000020
#define MM_B_INT_ECP_1_SR_1_FORCE_RX_MEM_FULL    (uint32_t)0x00000010
#define MM_B_INT_ECP_1_SR_1_FORCE_RX_MSG_REC     (uint32_t)0x00000001
#define MM_B_INT_ECP_1_SR_1_DB_TX_ERR            (uint32_t)0x01000000
#define MM_B_INT_ECP_1_SR_1_DB_TX_MEM_EMPTY      (uint32_t)0x00200000
#define MM_B_INT_ECP_1_SR_1_DB_TX_MEM_FULL       (uint32_t)0x00100000
#define MM_B_INT_ECP_1_SR_1_DB_TX_COMP           (uint32_t)0x00010000
#define MM_B_INT_ECP_1_SR_1_DB_RX_LOST           (uint32_t)0x00000400
#define MM_B_INT_ECP_1_SR_1_DB_RX_ERR            (uint32_t)0x00000200
#define MM_B_INT_ECP_1_SR_1_DB_RX_CRC_ERR        (uint32_t)0x00000100
#define MM_B_INT_ECP_1_SR_1_DB_RX_MEM_EMPTY      (uint32_t)0x00000020
#define MM_B_INT_ECP_1_SR_1_DB_RX_MEM_FULL       (uint32_t)0x00000010
#define MM_B_INT_ECP_1_SR_1_DB_RX_MSG_REC        (uint32_t)0x00000001
#define MM_B_INT_ECP_1_SR_1_TRIG_TX_ERR          (uint32_t)0x01000000
#define MM_B_INT_ECP_1_SR_1_TRIG_TX_MEM_EMPTY    (uint32_t)0x00200000
#define MM_B_INT_ECP_1_SR_1_TRIG_TX_MEM_FULL     (uint32_t)0x00100000
#define MM_B_INT_ECP_1_SR_1_TRIG_TX_COMP         (uint32_t)0x00010000
#define MM_B_INT_ECP_1_SR_1_TRIG_RX_LOST         (uint32_t)0x00000400
#define MM_B_INT_ECP_1_SR_1_TRIG_RX_ERR          (uint32_t)0x00000200
#define MM_B_INT_ECP_1_SR_1_TRIG_RX_CRC_ERR      (uint32_t)0x00000100
#define MM_B_INT_ECP_1_SR_1_TRIG_RX_MEM_EMPTY    (uint32_t)0x00000020
#define MM_B_INT_ECP_1_SR_1_TRIG_RX_MEM_FULL     (uint32_t)0x00000010
#define MM_B_INT_ECP_1_SR_1_TRIG_RX_MSG_REC      (uint32_t)0x00000001
#define MM_B_INT_ECP_1_SR_2_TX_ERR               (uint32_t)0x01000000
#define MM_B_INT_ECP_1_SR_2_TX_MEM_EMPTY         (uint32_t)0x00200000
#define MM_B_INT_ECP_1_SR_2_TX_MEM_FULL          (uint32_t)0x00100000
#define MM_B_INT_ECP_1_SR_2_TX_COMP              (uint32_t)0x00010000
#define MM_B_INT_ECP_1_SR_2_RX_LOST              (uint32_t)0x00000400
#define MM_B_INT_ECP_1_SR_2_RX_ERR               (uint32_t)0x00000200
#define MM_B_INT_ECP_1_SR_2_RX_CRC_ERR           (uint32_t)0x00000100
#define MM_B_INT_ECP_1_SR_2_RX_MEM_EMPTY         (uint32_t)0x00000020
#define MM_B_INT_ECP_1_SR_2_RX_MEM_FULL          (uint32_t)0x00000010
#define MM_B_INT_ECP_1_SR_2_RX_MSG_REC           (uint32_t)0x00000001
#define MM_B_INT_ECP_1_SR_2_TRAP_TX_ERR          (uint32_t)0x01000000
#define MM_B_INT_ECP_1_SR_2_TRAP_TX_MEM_EMPTY    (uint32_t)0x00200000
#define MM_B_INT_ECP_1_SR_2_TRAP_TX_MEM_FULL     (uint32_t)0x00100000
#define MM_B_INT_ECP_1_SR_2_TRAP_TX_COMP         (uint32_t)0x00010000
#define MM_B_INT_ECP_1_SR_2_TRAP_RX_LOST         (uint32_t)0x00000400
#define MM_B_INT_ECP_1_SR_2_TRAP_RX_ERR          (uint32_t)0x00000200
#define MM_B_INT_ECP_1_SR_2_TRAP_RX_CRC_ERR      (uint32_t)0x00000100
#define MM_B_INT_ECP_1_SR_2_TRAP_RX_MEM_EMPTY    (uint32_t)0x00000020
#define MM_B_INT_ECP_1_SR_2_TRAP_RX_MEM_FULL     (uint32_t)0x00000010
#define MM_B_INT_ECP_1_SR_2_TRAP_RX_MSG_REC      (uint32_t)0x00000001
#define MM_B_INT_ECP_1_SR_2_MASK_TX_ERR          (uint32_t)0x01000000
#define MM_B_INT_ECP_1_SR_2_MASK_TX_MEM_EMPTY    (uint32_t)0x00200000
#define MM_B_INT_ECP_1_SR_2_MASK_TX_MEM_FULL     (uint32_t)0x00100000
#define MM_B_INT_ECP_1_SR_2_MASK_TX_COMP         (uint32_t)0x00010000
#define MM_B_INT_ECP_1_SR_2_MASK_RX_LOST         (uint32_t)0x00000400
#define MM_B_INT_ECP_1_SR_2_MASK_RX_ERR          (uint32_t)0x00000200
#define MM_B_INT_ECP_1_SR_2_MASK_RX_CRC_ERR      (uint32_t)0x00000100
#define MM_B_INT_ECP_1_SR_2_MASK_RX_MEM_EMPTY    (uint32_t)0x00000020
#define MM_B_INT_ECP_1_SR_2_MASK_RX_MEM_FULL     (uint32_t)0x00000010
#define MM_B_INT_ECP_1_SR_2_MASK_RX_MSG_REC      (uint32_t)0x00000001
#define MM_B_INT_ECP_1_SR_2_FORCE_TX_ERR         (uint32_t)0x01000000
#define MM_B_INT_ECP_1_SR_2_FORCE_TX_MEM_EMPTY   (uint32_t)0x00200000
#define MM_B_INT_ECP_1_SR_2_FORCE_TX_MEM_FULL    (uint32_t)0x00100000
#define MM_B_INT_ECP_1_SR_2_FORCE_TX_COMP        (uint32_t)0x00010000
#define MM_B_INT_ECP_1_SR_2_FORCE_RX_LOST        (uint32_t)0x00000400
#define MM_B_INT_ECP_1_SR_2_FORCE_RX_ERR         (uint32_t)0x00000200
#define MM_B_INT_ECP_1_SR_2_FORCE_RX_CRC_ERR     (uint32_t)0x00000100
#define MM_B_INT_ECP_1_SR_2_FORCE_RX_MEM_EMPTY   (uint32_t)0x00000020
#define MM_B_INT_ECP_1_SR_2_FORCE_RX_MEM_FULL    (uint32_t)0x00000010
#define MM_B_INT_ECP_1_SR_2_FORCE_RX_MSG_REC     (uint32_t)0x00000001
#define MM_B_INT_ECP_1_SR_2_DB_TX_ERR            (uint32_t)0x01000000
#define MM_B_INT_ECP_1_SR_2_DB_TX_MEM_EMPTY      (uint32_t)0x00200000
#define MM_B_INT_ECP_1_SR_2_DB_TX_MEM_FULL       (uint32_t)0x00100000
#define MM_B_INT_ECP_1_SR_2_DB_TX_COMP           (uint32_t)0x00010000
#define MM_B_INT_ECP_1_SR_2_DB_RX_LOST           (uint32_t)0x00000400
#define MM_B_INT_ECP_1_SR_2_DB_RX_ERR            (uint32_t)0x00000200
#define MM_B_INT_ECP_1_SR_2_DB_RX_CRC_ERR        (uint32_t)0x00000100
#define MM_B_INT_ECP_1_SR_2_DB_RX_MEM_EMPTY      (uint32_t)0x00000020
#define MM_B_INT_ECP_1_SR_2_DB_RX_MEM_FULL       (uint32_t)0x00000010
#define MM_B_INT_ECP_1_SR_2_DB_RX_MSG_REC        (uint32_t)0x00000001
#define MM_B_INT_ECP_1_SR_2_TRIG_TX_ERR          (uint32_t)0x01000000
#define MM_B_INT_ECP_1_SR_2_TRIG_TX_MEM_EMPTY    (uint32_t)0x00200000
#define MM_B_INT_ECP_1_SR_2_TRIG_TX_MEM_FULL     (uint32_t)0x00100000
#define MM_B_INT_ECP_1_SR_2_TRIG_TX_COMP         (uint32_t)0x00010000
#define MM_B_INT_ECP_1_SR_2_TRIG_RX_LOST         (uint32_t)0x00000400
#define MM_B_INT_ECP_1_SR_2_TRIG_RX_ERR          (uint32_t)0x00000200
#define MM_B_INT_ECP_1_SR_2_TRIG_RX_CRC_ERR      (uint32_t)0x00000100
#define MM_B_INT_ECP_1_SR_2_TRIG_RX_MEM_EMPTY    (uint32_t)0x00000020
#define MM_B_INT_ECP_1_SR_2_TRIG_RX_MEM_FULL     (uint32_t)0x00000010
#define MM_B_INT_ECP_1_SR_2_TRIG_RX_MSG_REC      (uint32_t)0x00000001
#define MM_B_INT_ECP_1_SR_3_TX_ERR               (uint32_t)0x01000000
#define MM_B_INT_ECP_1_SR_3_TX_MEM_EMPTY         (uint32_t)0x00200000
#define MM_B_INT_ECP_1_SR_3_TX_MEM_FULL          (uint32_t)0x00100000
#define MM_B_INT_ECP_1_SR_3_TX_COMP              (uint32_t)0x00010000
#define MM_B_INT_ECP_1_SR_3_RX_LOST              (uint32_t)0x00000400
#define MM_B_INT_ECP_1_SR_3_RX_ERR               (uint32_t)0x00000200
#define MM_B_INT_ECP_1_SR_3_RX_CRC_ERR           (uint32_t)0x00000100
#define MM_B_INT_ECP_1_SR_3_RX_MEM_EMPTY         (uint32_t)0x00000020
#define MM_B_INT_ECP_1_SR_3_RX_MEM_FULL          (uint32_t)0x00000010
#define MM_B_INT_ECP_1_SR_3_RX_MSG_REC           (uint32_t)0x00000001
#define MM_B_INT_ECP_1_SR_3_TRAP_TX_ERR          (uint32_t)0x01000000
#define MM_B_INT_ECP_1_SR_3_TRAP_TX_MEM_EMPTY    (uint32_t)0x00200000
#define MM_B_INT_ECP_1_SR_3_TRAP_TX_MEM_FULL     (uint32_t)0x00100000
#define MM_B_INT_ECP_1_SR_3_TRAP_TX_COMP         (uint32_t)0x00010000
#define MM_B_INT_ECP_1_SR_3_TRAP_RX_LOST         (uint32_t)0x00000400
#define MM_B_INT_ECP_1_SR_3_TRAP_RX_ERR          (uint32_t)0x00000200
#define MM_B_INT_ECP_1_SR_3_TRAP_RX_CRC_ERR      (uint32_t)0x00000100
#define MM_B_INT_ECP_1_SR_3_TRAP_RX_MEM_EMPTY    (uint32_t)0x00000020
#define MM_B_INT_ECP_1_SR_3_TRAP_RX_MEM_FULL     (uint32_t)0x00000010
#define MM_B_INT_ECP_1_SR_3_TRAP_RX_MSG_REC      (uint32_t)0x00000001
#define MM_B_INT_ECP_1_SR_3_MASK_TX_ERR          (uint32_t)0x01000000
#define MM_B_INT_ECP_1_SR_3_MASK_TX_MEM_EMPTY    (uint32_t)0x00200000
#define MM_B_INT_ECP_1_SR_3_MASK_TX_MEM_FULL     (uint32_t)0x00100000
#define MM_B_INT_ECP_1_SR_3_MASK_TX_COMP         (uint32_t)0x00010000
#define MM_B_INT_ECP_1_SR_3_MASK_RX_LOST         (uint32_t)0x00000400
#define MM_B_INT_ECP_1_SR_3_MASK_RX_ERR          (uint32_t)0x00000200
#define MM_B_INT_ECP_1_SR_3_MASK_RX_CRC_ERR      (uint32_t)0x00000100
#define MM_B_INT_ECP_1_SR_3_MASK_RX_MEM_EMPTY    (uint32_t)0x00000020
#define MM_B_INT_ECP_1_SR_3_MASK_RX_MEM_FULL     (uint32_t)0x00000010
#define MM_B_INT_ECP_1_SR_3_MASK_RX_MSG_REC      (uint32_t)0x00000001
#define MM_B_INT_ECP_1_SR_3_FORCE_TX_ERR         (uint32_t)0x01000000
#define MM_B_INT_ECP_1_SR_3_FORCE_TX_MEM_EMPTY   (uint32_t)0x00200000
#define MM_B_INT_ECP_1_SR_3_FORCE_TX_MEM_FULL    (uint32_t)0x00100000
#define MM_B_INT_ECP_1_SR_3_FORCE_TX_COMP        (uint32_t)0x00010000
#define MM_B_INT_ECP_1_SR_3_FORCE_RX_LOST        (uint32_t)0x00000400
#define MM_B_INT_ECP_1_SR_3_FORCE_RX_ERR         (uint32_t)0x00000200
#define MM_B_INT_ECP_1_SR_3_FORCE_RX_CRC_ERR     (uint32_t)0x00000100
#define MM_B_INT_ECP_1_SR_3_FORCE_RX_MEM_EMPTY   (uint32_t)0x00000020
#define MM_B_INT_ECP_1_SR_3_FORCE_RX_MEM_FULL    (uint32_t)0x00000010
#define MM_B_INT_ECP_1_SR_3_FORCE_RX_MSG_REC     (uint32_t)0x00000001
#define MM_B_INT_ECP_1_SR_3_DB_TX_ERR            (uint32_t)0x01000000
#define MM_B_INT_ECP_1_SR_3_DB_TX_MEM_EMPTY      (uint32_t)0x00200000
#define MM_B_INT_ECP_1_SR_3_DB_TX_MEM_FULL       (uint32_t)0x00100000
#define MM_B_INT_ECP_1_SR_3_DB_TX_COMP           (uint32_t)0x00010000
#define MM_B_INT_ECP_1_SR_3_DB_RX_LOST           (uint32_t)0x00000400
#define MM_B_INT_ECP_1_SR_3_DB_RX_ERR            (uint32_t)0x00000200
#define MM_B_INT_ECP_1_SR_3_DB_RX_CRC_ERR        (uint32_t)0x00000100
#define MM_B_INT_ECP_1_SR_3_DB_RX_MEM_EMPTY      (uint32_t)0x00000020
#define MM_B_INT_ECP_1_SR_3_DB_RX_MEM_FULL       (uint32_t)0x00000010
#define MM_B_INT_ECP_1_SR_3_DB_RX_MSG_REC        (uint32_t)0x00000001
#define MM_B_INT_ECP_1_SR_3_TRIG_TX_ERR          (uint32_t)0x01000000
#define MM_B_INT_ECP_1_SR_3_TRIG_TX_MEM_EMPTY    (uint32_t)0x00200000
#define MM_B_INT_ECP_1_SR_3_TRIG_TX_MEM_FULL     (uint32_t)0x00100000
#define MM_B_INT_ECP_1_SR_3_TRIG_TX_COMP         (uint32_t)0x00010000
#define MM_B_INT_ECP_1_SR_3_TRIG_RX_LOST         (uint32_t)0x00000400
#define MM_B_INT_ECP_1_SR_3_TRIG_RX_ERR          (uint32_t)0x00000200
#define MM_B_INT_ECP_1_SR_3_TRIG_RX_CRC_ERR      (uint32_t)0x00000100
#define MM_B_INT_ECP_1_SR_3_TRIG_RX_MEM_EMPTY    (uint32_t)0x00000020
#define MM_B_INT_ECP_1_SR_3_TRIG_RX_MEM_FULL     (uint32_t)0x00000010
#define MM_B_INT_ECP_1_SR_3_TRIG_RX_MSG_REC      (uint32_t)0x00000001
#define MM_B_INT_ECP_1_RX_SR_0_ADDR_29_24        (uint32_t)0x3f000000
#define MM_B_INT_ECP_1_RX_SR_0_MSG_NR_23_20      (uint32_t)0x00f00000
#define MM_B_INT_ECP_1_RX_SR_0_PCL_17_12         (uint32_t)0x0003f000
#define MM_B_INT_ECP_1_RX_SR_0_LENGTH_11_0       (uint32_t)0x00000fff
#define MM_B_INT_ECP_1_RX_SR_1_ADDR_29_24        (uint32_t)0x3f000000
#define MM_B_INT_ECP_1_RX_SR_1_MSG_NR_23_20      (uint32_t)0x00f00000
#define MM_B_INT_ECP_1_RX_SR_1_PCL_17_12         (uint32_t)0x0003f000
#define MM_B_INT_ECP_1_RX_SR_1_LENGTH_11_0       (uint32_t)0x00000fff
#define MM_B_INT_ECP_1_RX_SR_2_ADDR_29_24        (uint32_t)0x3f000000
#define MM_B_INT_ECP_1_RX_SR_2_MSG_NR_23_20      (uint32_t)0x00f00000
#define MM_B_INT_ECP_1_RX_SR_2_PCL_17_12         (uint32_t)0x0003f000
#define MM_B_INT_ECP_1_RX_SR_2_LENGTH_11_0       (uint32_t)0x00000fff
#define MM_B_INT_ECP_1_RX_SR_3_ADDR_29_24        (uint32_t)0x3f000000
#define MM_B_INT_ECP_1_RX_SR_3_MSG_NR_23_20      (uint32_t)0x00f00000
#define MM_B_INT_ECP_1_RX_SR_3_PCL_17_12         (uint32_t)0x0003f000
#define MM_B_INT_ECP_1_RX_SR_3_LENGTH_11_0       (uint32_t)0x00000fff
#define MM_B_INT_ECP_1_RX_CMD_0_RESET            (uint32_t)0x00000001
#define MM_B_INT_ECP_1_RX_CMD_1_RESET            (uint32_t)0x00000001
#define MM_B_INT_ECP_1_RX_CMD_2_RESET            (uint32_t)0x00000001
#define MM_B_INT_ECP_1_RX_CMD_3_RESET            (uint32_t)0x00000001
#define MM_B_INT_ECP_1_RX_MEM_0_DATA_31_0        (uint32_t)0xffffffff
#define MM_B_INT_ECP_1_RX_MEM_1_DATA_31_0        (uint32_t)0xffffffff
#define MM_B_INT_ECP_1_RX_MEM_2_DATA_31_0        (uint32_t)0xffffffff
#define MM_B_INT_ECP_1_RX_MEM_3_DATA_31_0        (uint32_t)0xffffffff
#define MM_B_INT_ECP_1_TX_CR_0_ADDR_29_24        (uint32_t)0x3f000000
#define MM_B_INT_ECP_1_TX_CR_0_MSG_NR_19_16      (uint32_t)0x000f0000
#define MM_B_INT_ECP_1_TX_CR_0_LENGTH_11_0       (uint32_t)0x00000fff
#define MM_B_INT_ECP_1_TX_CR_1_ADDR_29_24        (uint32_t)0x3f000000
#define MM_B_INT_ECP_1_TX_CR_1_MSG_NR_19_16      (uint32_t)0x000f0000
#define MM_B_INT_ECP_1_TX_CR_1_LENGTH_11_0       (uint32_t)0x00000fff
#define MM_B_INT_ECP_1_TX_CR_2_ADDR_29_24        (uint32_t)0x3f000000
#define MM_B_INT_ECP_1_TX_CR_2_MSG_NR_19_16      (uint32_t)0x000f0000
#define MM_B_INT_ECP_1_TX_CR_2_LENGTH_11_0       (uint32_t)0x00000fff
#define MM_B_INT_ECP_1_TX_CR_3_ADDR_29_24        (uint32_t)0x3f000000
#define MM_B_INT_ECP_1_TX_CR_3_MSG_NR_19_16      (uint32_t)0x000f0000
#define MM_B_INT_ECP_1_TX_CR_3_LENGTH_11_0       (uint32_t)0x00000fff
#define MM_B_INT_ECP_1_TX_CMD_0_RESET            (uint32_t)0x00000010
#define MM_B_INT_ECP_1_TX_CMD_0_SEND             (uint32_t)0x00000001
#define MM_B_INT_ECP_1_TX_CMD_1_RESET            (uint32_t)0x00000010
#define MM_B_INT_ECP_1_TX_CMD_1_SEND             (uint32_t)0x00000001
#define MM_B_INT_ECP_1_TX_CMD_2_RESET            (uint32_t)0x00000010
#define MM_B_INT_ECP_1_TX_CMD_2_SEND             (uint32_t)0x00000001
#define MM_B_INT_ECP_1_TX_CMD_3_RESET            (uint32_t)0x00000010
#define MM_B_INT_ECP_1_TX_CMD_3_SEND             (uint32_t)0x00000001
#define MM_B_INT_ECP_1_TX_MEM_0_DATA_31_0        (uint32_t)0xffffffff
#define MM_B_INT_ECP_1_TX_MEM_1_DATA_31_0        (uint32_t)0xffffffff
#define MM_B_INT_ECP_1_TX_MEM_2_DATA_31_0        (uint32_t)0xffffffff
#define MM_B_INT_ECP_1_TX_MEM_3_DATA_31_0        (uint32_t)0xffffffff
#define MM_B_INT_ECP0_IRQ_ECP0_1                 (uint32_t)0x00000002
#define MM_B_INT_ECP0_IRQ_ECP0_0                 (uint32_t)0x00000001
#define MM_B_INT_ECP0_IRQ_TRAP_ECP0_1            (uint32_t)0x00000002
#define MM_B_INT_ECP0_IRQ_TRAP_ECP0_0            (uint32_t)0x00000001
#define MM_B_INT_ECP0_IRQ_MASK_ECP0_1            (uint32_t)0x00000002
#define MM_B_INT_ECP0_IRQ_MASK_ECP0_0            (uint32_t)0x00000001
#define MM_B_INT_ECP0_IRQ_FORCE_ECP0_1           (uint32_t)0x00000002
#define MM_B_INT_ECP0_IRQ_FORCE_ECP0_0           (uint32_t)0x00000001
#define MM_B_INT_ECP0_IRQ_DB_ECP0_1              (uint32_t)0x00000002
#define MM_B_INT_ECP0_IRQ_DB_ECP0_0              (uint32_t)0x00000001
#define MM_B_INT_ECP0_IRQ_TRIG_ECP0_1            (uint32_t)0x00000002
#define MM_B_INT_ECP0_IRQ_TRIG_ECP0_0            (uint32_t)0x00000001
#define MM_B_INT_ECP1_IRQ_ECP1_1                 (uint32_t)0x00000002
#define MM_B_INT_ECP1_IRQ_ECP1_0                 (uint32_t)0x00000001
#define MM_B_INT_ECP1_IRQ_TRAP_ECP1_1            (uint32_t)0x00000002
#define MM_B_INT_ECP1_IRQ_TRAP_ECP1_0            (uint32_t)0x00000001
#define MM_B_INT_ECP1_IRQ_MASK_ECP1_1            (uint32_t)0x00000002
#define MM_B_INT_ECP1_IRQ_MASK_ECP1_0            (uint32_t)0x00000001
#define MM_B_INT_ECP1_IRQ_FORCE_ECP1_1           (uint32_t)0x00000002
#define MM_B_INT_ECP1_IRQ_FORCE_ECP1_0           (uint32_t)0x00000001
#define MM_B_INT_ECP1_IRQ_DB_ECP1_1              (uint32_t)0x00000002
#define MM_B_INT_ECP1_IRQ_DB_ECP1_0              (uint32_t)0x00000001
#define MM_B_INT_ECP1_IRQ_TRIG_ECP1_1            (uint32_t)0x00000002
#define MM_B_INT_ECP1_IRQ_TRIG_ECP1_0            (uint32_t)0x00000001
#define MM_B_INT_ECP2_IRQ_ECP2_1                 (uint32_t)0x00000002
#define MM_B_INT_ECP2_IRQ_ECP2_0                 (uint32_t)0x00000001
#define MM_B_INT_ECP2_IRQ_TRAP_ECP2_1            (uint32_t)0x00000002
#define MM_B_INT_ECP2_IRQ_TRAP_ECP2_0            (uint32_t)0x00000001
#define MM_B_INT_ECP2_IRQ_MASK_ECP2_1            (uint32_t)0x00000002
#define MM_B_INT_ECP2_IRQ_MASK_ECP2_0            (uint32_t)0x00000001
#define MM_B_INT_ECP2_IRQ_FORCE_ECP2_1           (uint32_t)0x00000002
#define MM_B_INT_ECP2_IRQ_FORCE_ECP2_0           (uint32_t)0x00000001
#define MM_B_INT_ECP2_IRQ_DB_ECP2_1              (uint32_t)0x00000002
#define MM_B_INT_ECP2_IRQ_DB_ECP2_0              (uint32_t)0x00000001
#define MM_B_INT_ECP2_IRQ_TRIG_ECP2_1            (uint32_t)0x00000002
#define MM_B_INT_ECP2_IRQ_TRIG_ECP2_0            (uint32_t)0x00000001
#define MM_B_INT_ECP3_IRQ_ECP3_1                 (uint32_t)0x00000002
#define MM_B_INT_ECP3_IRQ_ECP3_0                 (uint32_t)0x00000001
#define MM_B_INT_ECP3_IRQ_TRAP_ECP3_1            (uint32_t)0x00000002
#define MM_B_INT_ECP3_IRQ_TRAP_ECP3_0            (uint32_t)0x00000001
#define MM_B_INT_ECP3_IRQ_MASK_ECP3_1            (uint32_t)0x00000002
#define MM_B_INT_ECP3_IRQ_MASK_ECP3_0            (uint32_t)0x00000001
#define MM_B_INT_ECP3_IRQ_FORCE_ECP3_1           (uint32_t)0x00000002
#define MM_B_INT_ECP3_IRQ_FORCE_ECP3_0           (uint32_t)0x00000001
#define MM_B_INT_ECP3_IRQ_DB_ECP3_1              (uint32_t)0x00000002
#define MM_B_INT_ECP3_IRQ_DB_ECP3_0              (uint32_t)0x00000001
#define MM_B_INT_ECP3_IRQ_TRIG_ECP3_1            (uint32_t)0x00000002
#define MM_B_INT_ECP3_IRQ_TRIG_ECP3_0            (uint32_t)0x00000001

/*** REG *********************************************************************/
#define MM_B_SRS_ToAGCFIFO_STATUS_0              (uint32_t)0x00004000
#define MM_B_SRS_ToAGCFIFO_STATUS_1              (uint32_t)0x00004001
#define MM_B_SRS_ToAGCFIFO_STATUS_2              (uint32_t)0x00004002
#define MM_B_SRS_ToAGCFIFO_STATUS_3              (uint32_t)0x00004003
#define MM_B_SRS_ToAGCFIFO_STATUS_4              (uint32_t)0x00004004
#define MM_B_SRS_ToAGCFIFO_STATUS_5              (uint32_t)0x00004005
#define MM_B_SRS_ToAGCFIFO_STATUS_6              (uint32_t)0x00004006
#define MM_B_SRS_ToAGCFIFO_STATUS_7              (uint32_t)0x00004007
#define MM_B_SRS_CARRIER_NUM                     (uint32_t)0x00004008
#define MM_B_SRS_ANNTENNA_NUM                    (uint32_t)0x00004009
#define MM_B_SRS_SYNC_SYVSDV                     (uint32_t)0x0000400a
#define MM_B_SRS_CLEAR_COUNT                     (uint32_t)0x0000400b

/*** FIELD *******************************************************************/
#define MM_B_SRS_ToAGCFIFO_STATUS_0_fifo_full_31_0 (uint32_t)0xffffffff
#define MM_B_SRS_ToAGCFIFO_STATUS_1_fifo_full_31_0 (uint32_t)0xffffffff
#define MM_B_SRS_ToAGCFIFO_STATUS_2_fifo_full_31_0 (uint32_t)0xffffffff
#define MM_B_SRS_ToAGCFIFO_STATUS_3_fifo_full_31_0 (uint32_t)0xffffffff
#define MM_B_SRS_ToAGCFIFO_STATUS_4_fifo_full_31_0 (uint32_t)0xffffffff
#define MM_B_SRS_ToAGCFIFO_STATUS_5_fifo_full_31_0 (uint32_t)0xffffffff
#define MM_B_SRS_ToAGCFIFO_STATUS_6_fifo_full_31_0 (uint32_t)0xffffffff
#define MM_B_SRS_ToAGCFIFO_STATUS_7_fifo_full_31_0 (uint32_t)0xffffffff
#define MM_B_SRS_CARRIER_NUM_carrier_num         (uint32_t)0x00000001
#define MM_B_SRS_ANNTENNA_NUM_anntenna_num_1_0   (uint32_t)0x00000003
#define MM_B_SRS_SYNC_SYVSDV_DV_31_0             (uint32_t)0xffffffff
#define MM_B_SRS_CLEAR_COUNT_fifo_full_7_0       (uint32_t)0x000000ff

/*** REG *********************************************************************/
#define MM_B_SPI_STATUS                          (uint32_t)0x00004200
#define MM_B_SPI_STATUS_TRAP                     (uint32_t)0x00004201
#define MM_B_SPI_STATUS_MASK                     (uint32_t)0x00004202
#define MM_B_SPI_STATUS_FORCE                    (uint32_t)0x00004203
#define MM_B_SPI_STATUS_DB                       (uint32_t)0x00004204
#define MM_B_SPI_STATUS_TRIG                     (uint32_t)0x00004205
#define MM_B_SPI_CTRL                            (uint32_t)0x00004206
#define MM_B_SPI_LENGTH                          (uint32_t)0x00004207
#define MM_B_SPI_CMD                             (uint32_t)0x00004208
#define MM_B_SPI_TX                              (uint32_t)0x00004209
#define MM_B_SPI_RX                              (uint32_t)0x0000420a
#define MM_B_SPI_HUB_SS                          (uint32_t)0x0000420b
#define MM_B_SPI_HUB_0                           (uint32_t)0x0000420c
#define MM_B_SPI_HUB_1                           (uint32_t)0x0000420d
#define MM_B_SPI_HUB_2                           (uint32_t)0x0000420e
#define MM_B_SPI_HUB_3                           (uint32_t)0x0000420f
#define MM_B_SPI_HUB_4                           (uint32_t)0x00004210
#define MM_B_SPI_HUB_5                           (uint32_t)0x00004211
#define MM_B_SPI_HUB_6                           (uint32_t)0x00004212
#define MM_B_SPI_HUB_7                           (uint32_t)0x00004213

/*** FIELD *******************************************************************/
#define MM_B_SPI_STATUS_ACT                      (uint32_t)0x00000080
#define MM_B_SPI_STATUS_RX_OR                    (uint32_t)0x00000040
#define MM_B_SPI_STATUS_RX_AVAIL                 (uint32_t)0x00000020
#define MM_B_SPI_STATUS_RX_FULL                  (uint32_t)0x00000010
#define MM_B_SPI_STATUS_TX_UR                    (uint32_t)0x00000008
#define MM_B_SPI_STATUS_TX_FULL                  (uint32_t)0x00000004
#define MM_B_SPI_STATUS_TX_EMPTY                 (uint32_t)0x00000002
#define MM_B_SPI_STATUS_DONE                     (uint32_t)0x00000001
#define MM_B_SPI_STATUS_TRAP_ACT                 (uint32_t)0x00000080
#define MM_B_SPI_STATUS_TRAP_RX_OR               (uint32_t)0x00000040
#define MM_B_SPI_STATUS_TRAP_RX_AVAIL            (uint32_t)0x00000020
#define MM_B_SPI_STATUS_TRAP_RX_FULL             (uint32_t)0x00000010
#define MM_B_SPI_STATUS_TRAP_TX_UR               (uint32_t)0x00000008
#define MM_B_SPI_STATUS_TRAP_TX_FULL             (uint32_t)0x00000004
#define MM_B_SPI_STATUS_TRAP_TX_EMPTY            (uint32_t)0x00000002
#define MM_B_SPI_STATUS_TRAP_DONE                (uint32_t)0x00000001
#define MM_B_SPI_STATUS_MASK_ACT                 (uint32_t)0x00000080
#define MM_B_SPI_STATUS_MASK_RX_OR               (uint32_t)0x00000040
#define MM_B_SPI_STATUS_MASK_RX_AVAIL            (uint32_t)0x00000020
#define MM_B_SPI_STATUS_MASK_RX_FULL             (uint32_t)0x00000010
#define MM_B_SPI_STATUS_MASK_TX_UR               (uint32_t)0x00000008
#define MM_B_SPI_STATUS_MASK_TX_FULL             (uint32_t)0x00000004
#define MM_B_SPI_STATUS_MASK_TX_EMPTY            (uint32_t)0x00000002
#define MM_B_SPI_STATUS_MASK_DONE                (uint32_t)0x00000001
#define MM_B_SPI_STATUS_FORCE_ACT                (uint32_t)0x00000080
#define MM_B_SPI_STATUS_FORCE_RX_OR              (uint32_t)0x00000040
#define MM_B_SPI_STATUS_FORCE_RX_AVAIL           (uint32_t)0x00000020
#define MM_B_SPI_STATUS_FORCE_RX_FULL            (uint32_t)0x00000010
#define MM_B_SPI_STATUS_FORCE_TX_UR              (uint32_t)0x00000008
#define MM_B_SPI_STATUS_FORCE_TX_FULL            (uint32_t)0x00000004
#define MM_B_SPI_STATUS_FORCE_TX_EMPTY           (uint32_t)0x00000002
#define MM_B_SPI_STATUS_FORCE_DONE               (uint32_t)0x00000001
#define MM_B_SPI_STATUS_DB_ACT                   (uint32_t)0x00000080
#define MM_B_SPI_STATUS_DB_RX_OR                 (uint32_t)0x00000040
#define MM_B_SPI_STATUS_DB_RX_AVAIL              (uint32_t)0x00000020
#define MM_B_SPI_STATUS_DB_RX_FULL               (uint32_t)0x00000010
#define MM_B_SPI_STATUS_DB_TX_UR                 (uint32_t)0x00000008
#define MM_B_SPI_STATUS_DB_TX_FULL               (uint32_t)0x00000004
#define MM_B_SPI_STATUS_DB_TX_EMPTY              (uint32_t)0x00000002
#define MM_B_SPI_STATUS_DB_DONE                  (uint32_t)0x00000001
#define MM_B_SPI_STATUS_TRIG_ACT                 (uint32_t)0x00000080
#define MM_B_SPI_STATUS_TRIG_RX_OR               (uint32_t)0x00000040
#define MM_B_SPI_STATUS_TRIG_RX_AVAIL            (uint32_t)0x00000020
#define MM_B_SPI_STATUS_TRIG_RX_FULL             (uint32_t)0x00000010
#define MM_B_SPI_STATUS_TRIG_TX_UR               (uint32_t)0x00000008
#define MM_B_SPI_STATUS_TRIG_TX_FULL             (uint32_t)0x00000004
#define MM_B_SPI_STATUS_TRIG_TX_EMPTY            (uint32_t)0x00000002
#define MM_B_SPI_STATUS_TRIG_DONE                (uint32_t)0x00000001
#define MM_B_SPI_CTRL_RATE_29_16                 (uint32_t)0x3fff0000
#define MM_B_SPI_CTRL_CLK_IDLE                   (uint32_t)0x00001000
#define MM_B_SPI_CTRL_SS                         (uint32_t)0x00000200
#define MM_B_SPI_CTRL_SS_BIDIR                   (uint32_t)0x00000100
#define MM_B_SPI_CTRL_SS_MODE                    (uint32_t)0x00000080
#define MM_B_SPI_CTRL_EN                         (uint32_t)0x00000020
#define MM_B_SPI_CTRL_LSBFE                      (uint32_t)0x00000010
#define MM_B_SPI_CTRL_CPHA                       (uint32_t)0x00000008
#define MM_B_SPI_CTRL_CPOL                       (uint32_t)0x00000004
#define MM_B_SPI_CTRL_MODE_1_0                   (uint32_t)0x00000003
#define MM_B_SPI_LENGTH_DIR_23_16                (uint32_t)0x00ff0000
#define MM_B_SPI_LENGTH_VAL_7_0                  (uint32_t)0x000000ff
#define MM_B_SPI_CMD_RESET                       (uint32_t)0x00000002
#define MM_B_SPI_CMD_STRB                        (uint32_t)0x00000001
#define MM_B_SPI_TX_DATA_31_0                    (uint32_t)0xffffffff
#define MM_B_SPI_RX_DATA_31_0                    (uint32_t)0xffffffff
#define MM_B_SPI_HUB_SS_EN_4_0                   (uint32_t)0x0000001f
#define MM_B_SPI_HUB_0_PORT_8_5                  (uint32_t)0x000001e0
#define MM_B_SPI_HUB_0_FOUR_W                    (uint32_t)0x00000004
#define MM_B_SPI_HUB_0_CLK_INV                   (uint32_t)0x00000002
#define MM_B_SPI_HUB_0_SS_HIGH                   (uint32_t)0x00000001
#define MM_B_SPI_HUB_1_PORT_8_5                  (uint32_t)0x000001e0
#define MM_B_SPI_HUB_1_FOUR_W                    (uint32_t)0x00000004
#define MM_B_SPI_HUB_1_CLK_INV                   (uint32_t)0x00000002
#define MM_B_SPI_HUB_1_SS_HIGH                   (uint32_t)0x00000001
#define MM_B_SPI_HUB_2_PORT_8_5                  (uint32_t)0x000001e0
#define MM_B_SPI_HUB_2_FOUR_W                    (uint32_t)0x00000004
#define MM_B_SPI_HUB_2_CLK_INV                   (uint32_t)0x00000002
#define MM_B_SPI_HUB_2_SS_HIGH                   (uint32_t)0x00000001
#define MM_B_SPI_HUB_3_PORT_8_5                  (uint32_t)0x000001e0
#define MM_B_SPI_HUB_3_FOUR_W                    (uint32_t)0x00000004
#define MM_B_SPI_HUB_3_CLK_INV                   (uint32_t)0x00000002
#define MM_B_SPI_HUB_3_SS_HIGH                   (uint32_t)0x00000001
#define MM_B_SPI_HUB_4_PORT_8_5                  (uint32_t)0x000001e0
#define MM_B_SPI_HUB_4_FOUR_W                    (uint32_t)0x00000004
#define MM_B_SPI_HUB_4_CLK_INV                   (uint32_t)0x00000002
#define MM_B_SPI_HUB_4_SS_HIGH                   (uint32_t)0x00000001
#define MM_B_SPI_HUB_5_PORT_8_5                  (uint32_t)0x000001e0
#define MM_B_SPI_HUB_5_FOUR_W                    (uint32_t)0x00000004
#define MM_B_SPI_HUB_5_CLK_INV                   (uint32_t)0x00000002
#define MM_B_SPI_HUB_5_SS_HIGH                   (uint32_t)0x00000001
#define MM_B_SPI_HUB_6_PORT_8_5                  (uint32_t)0x000001e0
#define MM_B_SPI_HUB_6_FOUR_W                    (uint32_t)0x00000004
#define MM_B_SPI_HUB_6_CLK_INV                   (uint32_t)0x00000002
#define MM_B_SPI_HUB_6_SS_HIGH                   (uint32_t)0x00000001
#define MM_B_SPI_HUB_7_PORT_8_5                  (uint32_t)0x000001e0
#define MM_B_SPI_HUB_7_FOUR_W                    (uint32_t)0x00000004
#define MM_B_SPI_HUB_7_CLK_INV                   (uint32_t)0x00000002
#define MM_B_SPI_HUB_7_SS_HIGH                   (uint32_t)0x00000001

/*** REG *********************************************************************/
#define MM_B_SERDES_GTX_DPORT_0                  (uint32_t)0x00004400
#define MM_B_SERDES_GTX_DPORT_1                  (uint32_t)0x00004410
#define MM_B_SERDES_GTX_DPORT_2                  (uint32_t)0x00004420
#define MM_B_SERDES_GTX_DPORT_3                  (uint32_t)0x00004430
#define MM_B_SERDES_GTX_DPORT_4                  (uint32_t)0x00004440
#define MM_B_SERDES_GTX_DPORT_5                  (uint32_t)0x00004450
#define MM_B_SERDES_GTX_DPORT_6                  (uint32_t)0x00004460
#define MM_B_SERDES_GTX_DPORT_7                  (uint32_t)0x00004470
#define MM_B_SERDES_GTX_DPORT_8                  (uint32_t)0x00004480
#define MM_B_SERDES_GTX_DPORT_9                  (uint32_t)0x00004490
#define MM_B_SERDES_GTX_DPORT_10                 (uint32_t)0x000044a0
#define MM_B_SERDES_GTX_DPORT_11                 (uint32_t)0x000044b0
#define MM_B_SERDES_GTX_DPORT_12                 (uint32_t)0x000044c0
#define MM_B_SERDES_GTX_DPORT_13                 (uint32_t)0x000044d0
#define MM_B_SERDES_GTX_DPORT_14                 (uint32_t)0x000044e0
#define MM_B_SERDES_GTX_DPORT_15                 (uint32_t)0x000044f0
#define MM_B_SERDES_GTX_DPORT_16                 (uint32_t)0x00004500
#define MM_B_SERDES_GTX_DPORT_17                 (uint32_t)0x00004510
#define MM_B_SERDES_GTX_DPORT_18                 (uint32_t)0x00004520
#define MM_B_SERDES_GTX_DPORT_19                 (uint32_t)0x00004530
#define MM_B_SERDES_GTX_DPORT_20                 (uint32_t)0x00004540
#define MM_B_SERDES_GTX_DPORT_21                 (uint32_t)0x00004550
#define MM_B_SERDES_GTX_DPORT_22                 (uint32_t)0x00004560
#define MM_B_SERDES_GTX_DPORT_23                 (uint32_t)0x00004570
#define MM_B_SERDES_GTX_DPORT1_0                 (uint32_t)0x00004401
#define MM_B_SERDES_GTX_DPORT1_1                 (uint32_t)0x00004411
#define MM_B_SERDES_GTX_DPORT1_2                 (uint32_t)0x00004421
#define MM_B_SERDES_GTX_DPORT1_3                 (uint32_t)0x00004431
#define MM_B_SERDES_GTX_DPORT1_4                 (uint32_t)0x00004441
#define MM_B_SERDES_GTX_DPORT1_5                 (uint32_t)0x00004451
#define MM_B_SERDES_GTX_DPORT1_6                 (uint32_t)0x00004461
#define MM_B_SERDES_GTX_DPORT1_7                 (uint32_t)0x00004471
#define MM_B_SERDES_GTX_DPORT1_8                 (uint32_t)0x00004481
#define MM_B_SERDES_GTX_DPORT1_9                 (uint32_t)0x00004491
#define MM_B_SERDES_GTX_DPORT1_10                (uint32_t)0x000044a1
#define MM_B_SERDES_GTX_DPORT1_11                (uint32_t)0x000044b1
#define MM_B_SERDES_GTX_DPORT1_12                (uint32_t)0x000044c1
#define MM_B_SERDES_GTX_DPORT1_13                (uint32_t)0x000044d1
#define MM_B_SERDES_GTX_DPORT1_14                (uint32_t)0x000044e1
#define MM_B_SERDES_GTX_DPORT1_15                (uint32_t)0x000044f1
#define MM_B_SERDES_GTX_DPORT1_16                (uint32_t)0x00004501
#define MM_B_SERDES_GTX_DPORT1_17                (uint32_t)0x00004511
#define MM_B_SERDES_GTX_DPORT1_18                (uint32_t)0x00004521
#define MM_B_SERDES_GTX_DPORT1_19                (uint32_t)0x00004531
#define MM_B_SERDES_GTX_DPORT1_20                (uint32_t)0x00004541
#define MM_B_SERDES_GTX_DPORT1_21                (uint32_t)0x00004551
#define MM_B_SERDES_GTX_DPORT1_22                (uint32_t)0x00004561
#define MM_B_SERDES_GTX_DPORT1_23                (uint32_t)0x00004571
#define MM_B_SERDES_GTX_CTRL_0                   (uint32_t)0x00004402
#define MM_B_SERDES_GTX_CTRL_1                   (uint32_t)0x00004412
#define MM_B_SERDES_GTX_CTRL_2                   (uint32_t)0x00004422
#define MM_B_SERDES_GTX_CTRL_3                   (uint32_t)0x00004432
#define MM_B_SERDES_GTX_CTRL_4                   (uint32_t)0x00004442
#define MM_B_SERDES_GTX_CTRL_5                   (uint32_t)0x00004452
#define MM_B_SERDES_GTX_CTRL_6                   (uint32_t)0x00004462
#define MM_B_SERDES_GTX_CTRL_7                   (uint32_t)0x00004472
#define MM_B_SERDES_GTX_CTRL_8                   (uint32_t)0x00004482
#define MM_B_SERDES_GTX_CTRL_9                   (uint32_t)0x00004492
#define MM_B_SERDES_GTX_CTRL_10                  (uint32_t)0x000044a2
#define MM_B_SERDES_GTX_CTRL_11                  (uint32_t)0x000044b2
#define MM_B_SERDES_GTX_CTRL_12                  (uint32_t)0x000044c2
#define MM_B_SERDES_GTX_CTRL_13                  (uint32_t)0x000044d2
#define MM_B_SERDES_GTX_CTRL_14                  (uint32_t)0x000044e2
#define MM_B_SERDES_GTX_CTRL_15                  (uint32_t)0x000044f2
#define MM_B_SERDES_GTX_CTRL_16                  (uint32_t)0x00004502
#define MM_B_SERDES_GTX_CTRL_17                  (uint32_t)0x00004512
#define MM_B_SERDES_GTX_CTRL_18                  (uint32_t)0x00004522
#define MM_B_SERDES_GTX_CTRL_19                  (uint32_t)0x00004532
#define MM_B_SERDES_GTX_CTRL_20                  (uint32_t)0x00004542
#define MM_B_SERDES_GTX_CTRL_21                  (uint32_t)0x00004552
#define MM_B_SERDES_GTX_CTRL_22                  (uint32_t)0x00004562
#define MM_B_SERDES_GTX_CTRL_23                  (uint32_t)0x00004572
#define MM_B_SERDES_GTX_CTRL2_0                  (uint32_t)0x00004403
#define MM_B_SERDES_GTX_CTRL2_1                  (uint32_t)0x00004413
#define MM_B_SERDES_GTX_CTRL2_2                  (uint32_t)0x00004423
#define MM_B_SERDES_GTX_CTRL2_3                  (uint32_t)0x00004433
#define MM_B_SERDES_GTX_CTRL2_4                  (uint32_t)0x00004443
#define MM_B_SERDES_GTX_CTRL2_5                  (uint32_t)0x00004453
#define MM_B_SERDES_GTX_CTRL2_6                  (uint32_t)0x00004463
#define MM_B_SERDES_GTX_CTRL2_7                  (uint32_t)0x00004473
#define MM_B_SERDES_GTX_CTRL2_8                  (uint32_t)0x00004483
#define MM_B_SERDES_GTX_CTRL2_9                  (uint32_t)0x00004493
#define MM_B_SERDES_GTX_CTRL2_10                 (uint32_t)0x000044a3
#define MM_B_SERDES_GTX_CTRL2_11                 (uint32_t)0x000044b3
#define MM_B_SERDES_GTX_CTRL2_12                 (uint32_t)0x000044c3
#define MM_B_SERDES_GTX_CTRL2_13                 (uint32_t)0x000044d3
#define MM_B_SERDES_GTX_CTRL2_14                 (uint32_t)0x000044e3
#define MM_B_SERDES_GTX_CTRL2_15                 (uint32_t)0x000044f3
#define MM_B_SERDES_GTX_CTRL2_16                 (uint32_t)0x00004503
#define MM_B_SERDES_GTX_CTRL2_17                 (uint32_t)0x00004513
#define MM_B_SERDES_GTX_CTRL2_18                 (uint32_t)0x00004523
#define MM_B_SERDES_GTX_CTRL2_19                 (uint32_t)0x00004533
#define MM_B_SERDES_GTX_CTRL2_20                 (uint32_t)0x00004543
#define MM_B_SERDES_GTX_CTRL2_21                 (uint32_t)0x00004553
#define MM_B_SERDES_GTX_CTRL2_22                 (uint32_t)0x00004563
#define MM_B_SERDES_GTX_CTRL2_23                 (uint32_t)0x00004573
#define MM_B_SERDES_GTX_STATUS_0                 (uint32_t)0x00004404
#define MM_B_SERDES_GTX_STATUS_1                 (uint32_t)0x00004414
#define MM_B_SERDES_GTX_STATUS_2                 (uint32_t)0x00004424
#define MM_B_SERDES_GTX_STATUS_3                 (uint32_t)0x00004434
#define MM_B_SERDES_GTX_STATUS_4                 (uint32_t)0x00004444
#define MM_B_SERDES_GTX_STATUS_5                 (uint32_t)0x00004454
#define MM_B_SERDES_GTX_STATUS_6                 (uint32_t)0x00004464
#define MM_B_SERDES_GTX_STATUS_7                 (uint32_t)0x00004474
#define MM_B_SERDES_GTX_STATUS_8                 (uint32_t)0x00004484
#define MM_B_SERDES_GTX_STATUS_9                 (uint32_t)0x00004494
#define MM_B_SERDES_GTX_STATUS_10                (uint32_t)0x000044a4
#define MM_B_SERDES_GTX_STATUS_11                (uint32_t)0x000044b4
#define MM_B_SERDES_GTX_STATUS_12                (uint32_t)0x000044c4
#define MM_B_SERDES_GTX_STATUS_13                (uint32_t)0x000044d4
#define MM_B_SERDES_GTX_STATUS_14                (uint32_t)0x000044e4
#define MM_B_SERDES_GTX_STATUS_15                (uint32_t)0x000044f4
#define MM_B_SERDES_GTX_STATUS_16                (uint32_t)0x00004504
#define MM_B_SERDES_GTX_STATUS_17                (uint32_t)0x00004514
#define MM_B_SERDES_GTX_STATUS_18                (uint32_t)0x00004524
#define MM_B_SERDES_GTX_STATUS_19                (uint32_t)0x00004534
#define MM_B_SERDES_GTX_STATUS_20                (uint32_t)0x00004544
#define MM_B_SERDES_GTX_STATUS_21                (uint32_t)0x00004554
#define MM_B_SERDES_GTX_STATUS_22                (uint32_t)0x00004564
#define MM_B_SERDES_GTX_STATUS_23                (uint32_t)0x00004574
#define MM_B_SERDES_GTX_STATUS1_0                (uint32_t)0x00004405
#define MM_B_SERDES_GTX_STATUS1_1                (uint32_t)0x00004415
#define MM_B_SERDES_GTX_STATUS1_2                (uint32_t)0x00004425
#define MM_B_SERDES_GTX_STATUS1_3                (uint32_t)0x00004435
#define MM_B_SERDES_GTX_STATUS1_4                (uint32_t)0x00004445
#define MM_B_SERDES_GTX_STATUS1_5                (uint32_t)0x00004455
#define MM_B_SERDES_GTX_STATUS1_6                (uint32_t)0x00004465
#define MM_B_SERDES_GTX_STATUS1_7                (uint32_t)0x00004475
#define MM_B_SERDES_GTX_STATUS1_8                (uint32_t)0x00004485
#define MM_B_SERDES_GTX_STATUS1_9                (uint32_t)0x00004495
#define MM_B_SERDES_GTX_STATUS1_10               (uint32_t)0x000044a5
#define MM_B_SERDES_GTX_STATUS1_11               (uint32_t)0x000044b5
#define MM_B_SERDES_GTX_STATUS1_12               (uint32_t)0x000044c5
#define MM_B_SERDES_GTX_STATUS1_13               (uint32_t)0x000044d5
#define MM_B_SERDES_GTX_STATUS1_14               (uint32_t)0x000044e5
#define MM_B_SERDES_GTX_STATUS1_15               (uint32_t)0x000044f5
#define MM_B_SERDES_GTX_STATUS1_16               (uint32_t)0x00004505
#define MM_B_SERDES_GTX_STATUS1_17               (uint32_t)0x00004515
#define MM_B_SERDES_GTX_STATUS1_18               (uint32_t)0x00004525
#define MM_B_SERDES_GTX_STATUS1_19               (uint32_t)0x00004535
#define MM_B_SERDES_GTX_STATUS1_20               (uint32_t)0x00004545
#define MM_B_SERDES_GTX_STATUS1_21               (uint32_t)0x00004555
#define MM_B_SERDES_GTX_STATUS1_22               (uint32_t)0x00004565
#define MM_B_SERDES_GTX_STATUS1_23               (uint32_t)0x00004575
#define MM_B_SERDES_PRBS_ERR_0                   (uint32_t)0x00004406
#define MM_B_SERDES_PRBS_ERR_1                   (uint32_t)0x00004416
#define MM_B_SERDES_PRBS_ERR_2                   (uint32_t)0x00004426
#define MM_B_SERDES_PRBS_ERR_3                   (uint32_t)0x00004436
#define MM_B_SERDES_PRBS_ERR_4                   (uint32_t)0x00004446
#define MM_B_SERDES_PRBS_ERR_5                   (uint32_t)0x00004456
#define MM_B_SERDES_PRBS_ERR_6                   (uint32_t)0x00004466
#define MM_B_SERDES_PRBS_ERR_7                   (uint32_t)0x00004476
#define MM_B_SERDES_PRBS_ERR_8                   (uint32_t)0x00004486
#define MM_B_SERDES_PRBS_ERR_9                   (uint32_t)0x00004496
#define MM_B_SERDES_PRBS_ERR_10                  (uint32_t)0x000044a6
#define MM_B_SERDES_PRBS_ERR_11                  (uint32_t)0x000044b6
#define MM_B_SERDES_PRBS_ERR_12                  (uint32_t)0x000044c6
#define MM_B_SERDES_PRBS_ERR_13                  (uint32_t)0x000044d6
#define MM_B_SERDES_PRBS_ERR_14                  (uint32_t)0x000044e6
#define MM_B_SERDES_PRBS_ERR_15                  (uint32_t)0x000044f6
#define MM_B_SERDES_PRBS_ERR_16                  (uint32_t)0x00004506
#define MM_B_SERDES_PRBS_ERR_17                  (uint32_t)0x00004516
#define MM_B_SERDES_PRBS_ERR_18                  (uint32_t)0x00004526
#define MM_B_SERDES_PRBS_ERR_19                  (uint32_t)0x00004536
#define MM_B_SERDES_PRBS_ERR_20                  (uint32_t)0x00004546
#define MM_B_SERDES_PRBS_ERR_21                  (uint32_t)0x00004556
#define MM_B_SERDES_PRBS_ERR_22                  (uint32_t)0x00004566
#define MM_B_SERDES_PRBS_ERR_23                  (uint32_t)0x00004576
#define MM_B_SERDES_QPLL_RST                     (uint32_t)0x00004590
#define MM_B_SERDES_COMMON_DCMD                  (uint32_t)0x00004591
#define MM_B_SERDES_COMMON_DPORT                 (uint32_t)0x00004592

/*** FIELD *******************************************************************/
#define MM_B_SERDES_GTX_DPORT_0_ADDR_25_16       (uint32_t)0x03ff0000
#define MM_B_SERDES_GTX_DPORT_0_DATA_15_0        (uint32_t)0x0000ffff
#define MM_B_SERDES_GTX_DPORT_1_ADDR_25_16       (uint32_t)0x03ff0000
#define MM_B_SERDES_GTX_DPORT_1_DATA_15_0        (uint32_t)0x0000ffff
#define MM_B_SERDES_GTX_DPORT_2_ADDR_25_16       (uint32_t)0x03ff0000
#define MM_B_SERDES_GTX_DPORT_2_DATA_15_0        (uint32_t)0x0000ffff
#define MM_B_SERDES_GTX_DPORT_3_ADDR_25_16       (uint32_t)0x03ff0000
#define MM_B_SERDES_GTX_DPORT_3_DATA_15_0        (uint32_t)0x0000ffff
#define MM_B_SERDES_GTX_DPORT_4_ADDR_25_16       (uint32_t)0x03ff0000
#define MM_B_SERDES_GTX_DPORT_4_DATA_15_0        (uint32_t)0x0000ffff
#define MM_B_SERDES_GTX_DPORT_5_ADDR_25_16       (uint32_t)0x03ff0000
#define MM_B_SERDES_GTX_DPORT_5_DATA_15_0        (uint32_t)0x0000ffff
#define MM_B_SERDES_GTX_DPORT_6_ADDR_25_16       (uint32_t)0x03ff0000
#define MM_B_SERDES_GTX_DPORT_6_DATA_15_0        (uint32_t)0x0000ffff
#define MM_B_SERDES_GTX_DPORT_7_ADDR_25_16       (uint32_t)0x03ff0000
#define MM_B_SERDES_GTX_DPORT_7_DATA_15_0        (uint32_t)0x0000ffff
#define MM_B_SERDES_GTX_DPORT_8_ADDR_25_16       (uint32_t)0x03ff0000
#define MM_B_SERDES_GTX_DPORT_8_DATA_15_0        (uint32_t)0x0000ffff
#define MM_B_SERDES_GTX_DPORT_9_ADDR_25_16       (uint32_t)0x03ff0000
#define MM_B_SERDES_GTX_DPORT_9_DATA_15_0        (uint32_t)0x0000ffff
#define MM_B_SERDES_GTX_DPORT_10_ADDR_25_16      (uint32_t)0x03ff0000
#define MM_B_SERDES_GTX_DPORT_10_DATA_15_0       (uint32_t)0x0000ffff
#define MM_B_SERDES_GTX_DPORT_11_ADDR_25_16      (uint32_t)0x03ff0000
#define MM_B_SERDES_GTX_DPORT_11_DATA_15_0       (uint32_t)0x0000ffff
#define MM_B_SERDES_GTX_DPORT_12_ADDR_25_16      (uint32_t)0x03ff0000
#define MM_B_SERDES_GTX_DPORT_12_DATA_15_0       (uint32_t)0x0000ffff
#define MM_B_SERDES_GTX_DPORT_13_ADDR_25_16      (uint32_t)0x03ff0000
#define MM_B_SERDES_GTX_DPORT_13_DATA_15_0       (uint32_t)0x0000ffff
#define MM_B_SERDES_GTX_DPORT_14_ADDR_25_16      (uint32_t)0x03ff0000
#define MM_B_SERDES_GTX_DPORT_14_DATA_15_0       (uint32_t)0x0000ffff
#define MM_B_SERDES_GTX_DPORT_15_ADDR_25_16      (uint32_t)0x03ff0000
#define MM_B_SERDES_GTX_DPORT_15_DATA_15_0       (uint32_t)0x0000ffff
#define MM_B_SERDES_GTX_DPORT_16_ADDR_25_16      (uint32_t)0x03ff0000
#define MM_B_SERDES_GTX_DPORT_16_DATA_15_0       (uint32_t)0x0000ffff
#define MM_B_SERDES_GTX_DPORT_17_ADDR_25_16      (uint32_t)0x03ff0000
#define MM_B_SERDES_GTX_DPORT_17_DATA_15_0       (uint32_t)0x0000ffff
#define MM_B_SERDES_GTX_DPORT_18_ADDR_25_16      (uint32_t)0x03ff0000
#define MM_B_SERDES_GTX_DPORT_18_DATA_15_0       (uint32_t)0x0000ffff
#define MM_B_SERDES_GTX_DPORT_19_ADDR_25_16      (uint32_t)0x03ff0000
#define MM_B_SERDES_GTX_DPORT_19_DATA_15_0       (uint32_t)0x0000ffff
#define MM_B_SERDES_GTX_DPORT_20_ADDR_25_16      (uint32_t)0x03ff0000
#define MM_B_SERDES_GTX_DPORT_20_DATA_15_0       (uint32_t)0x0000ffff
#define MM_B_SERDES_GTX_DPORT_21_ADDR_25_16      (uint32_t)0x03ff0000
#define MM_B_SERDES_GTX_DPORT_21_DATA_15_0       (uint32_t)0x0000ffff
#define MM_B_SERDES_GTX_DPORT_22_ADDR_25_16      (uint32_t)0x03ff0000
#define MM_B_SERDES_GTX_DPORT_22_DATA_15_0       (uint32_t)0x0000ffff
#define MM_B_SERDES_GTX_DPORT_23_ADDR_25_16      (uint32_t)0x03ff0000
#define MM_B_SERDES_GTX_DPORT_23_DATA_15_0       (uint32_t)0x0000ffff
#define MM_B_SERDES_GTX_DPORT1_0_EN              (uint32_t)0x80000000
#define MM_B_SERDES_GTX_DPORT1_0_RWN             (uint32_t)0x08000000
#define MM_B_SERDES_GTX_DPORT1_0_ADDR_25_16      (uint32_t)0x03ff0000
#define MM_B_SERDES_GTX_DPORT1_0_DATA_15_0       (uint32_t)0x0000ffff
#define MM_B_SERDES_GTX_DPORT1_1_EN              (uint32_t)0x80000000
#define MM_B_SERDES_GTX_DPORT1_1_RWN             (uint32_t)0x08000000
#define MM_B_SERDES_GTX_DPORT1_1_ADDR_25_16      (uint32_t)0x03ff0000
#define MM_B_SERDES_GTX_DPORT1_1_DATA_15_0       (uint32_t)0x0000ffff
#define MM_B_SERDES_GTX_DPORT1_2_EN              (uint32_t)0x80000000
#define MM_B_SERDES_GTX_DPORT1_2_RWN             (uint32_t)0x08000000
#define MM_B_SERDES_GTX_DPORT1_2_ADDR_25_16      (uint32_t)0x03ff0000
#define MM_B_SERDES_GTX_DPORT1_2_DATA_15_0       (uint32_t)0x0000ffff
#define MM_B_SERDES_GTX_DPORT1_3_EN              (uint32_t)0x80000000
#define MM_B_SERDES_GTX_DPORT1_3_RWN             (uint32_t)0x08000000
#define MM_B_SERDES_GTX_DPORT1_3_ADDR_25_16      (uint32_t)0x03ff0000
#define MM_B_SERDES_GTX_DPORT1_3_DATA_15_0       (uint32_t)0x0000ffff
#define MM_B_SERDES_GTX_DPORT1_4_EN              (uint32_t)0x80000000
#define MM_B_SERDES_GTX_DPORT1_4_RWN             (uint32_t)0x08000000
#define MM_B_SERDES_GTX_DPORT1_4_ADDR_25_16      (uint32_t)0x03ff0000
#define MM_B_SERDES_GTX_DPORT1_4_DATA_15_0       (uint32_t)0x0000ffff
#define MM_B_SERDES_GTX_DPORT1_5_EN              (uint32_t)0x80000000
#define MM_B_SERDES_GTX_DPORT1_5_RWN             (uint32_t)0x08000000
#define MM_B_SERDES_GTX_DPORT1_5_ADDR_25_16      (uint32_t)0x03ff0000
#define MM_B_SERDES_GTX_DPORT1_5_DATA_15_0       (uint32_t)0x0000ffff
#define MM_B_SERDES_GTX_DPORT1_6_EN              (uint32_t)0x80000000
#define MM_B_SERDES_GTX_DPORT1_6_RWN             (uint32_t)0x08000000
#define MM_B_SERDES_GTX_DPORT1_6_ADDR_25_16      (uint32_t)0x03ff0000
#define MM_B_SERDES_GTX_DPORT1_6_DATA_15_0       (uint32_t)0x0000ffff
#define MM_B_SERDES_GTX_DPORT1_7_EN              (uint32_t)0x80000000
#define MM_B_SERDES_GTX_DPORT1_7_RWN             (uint32_t)0x08000000
#define MM_B_SERDES_GTX_DPORT1_7_ADDR_25_16      (uint32_t)0x03ff0000
#define MM_B_SERDES_GTX_DPORT1_7_DATA_15_0       (uint32_t)0x0000ffff
#define MM_B_SERDES_GTX_DPORT1_8_EN              (uint32_t)0x80000000
#define MM_B_SERDES_GTX_DPORT1_8_RWN             (uint32_t)0x08000000
#define MM_B_SERDES_GTX_DPORT1_8_ADDR_25_16      (uint32_t)0x03ff0000
#define MM_B_SERDES_GTX_DPORT1_8_DATA_15_0       (uint32_t)0x0000ffff
#define MM_B_SERDES_GTX_DPORT1_9_EN              (uint32_t)0x80000000
#define MM_B_SERDES_GTX_DPORT1_9_RWN             (uint32_t)0x08000000
#define MM_B_SERDES_GTX_DPORT1_9_ADDR_25_16      (uint32_t)0x03ff0000
#define MM_B_SERDES_GTX_DPORT1_9_DATA_15_0       (uint32_t)0x0000ffff
#define MM_B_SERDES_GTX_DPORT1_10_EN             (uint32_t)0x80000000
#define MM_B_SERDES_GTX_DPORT1_10_RWN            (uint32_t)0x08000000
#define MM_B_SERDES_GTX_DPORT1_10_ADDR_25_16     (uint32_t)0x03ff0000
#define MM_B_SERDES_GTX_DPORT1_10_DATA_15_0      (uint32_t)0x0000ffff
#define MM_B_SERDES_GTX_DPORT1_11_EN             (uint32_t)0x80000000
#define MM_B_SERDES_GTX_DPORT1_11_RWN            (uint32_t)0x08000000
#define MM_B_SERDES_GTX_DPORT1_11_ADDR_25_16     (uint32_t)0x03ff0000
#define MM_B_SERDES_GTX_DPORT1_11_DATA_15_0      (uint32_t)0x0000ffff
#define MM_B_SERDES_GTX_DPORT1_12_EN             (uint32_t)0x80000000
#define MM_B_SERDES_GTX_DPORT1_12_RWN            (uint32_t)0x08000000
#define MM_B_SERDES_GTX_DPORT1_12_ADDR_25_16     (uint32_t)0x03ff0000
#define MM_B_SERDES_GTX_DPORT1_12_DATA_15_0      (uint32_t)0x0000ffff
#define MM_B_SERDES_GTX_DPORT1_13_EN             (uint32_t)0x80000000
#define MM_B_SERDES_GTX_DPORT1_13_RWN            (uint32_t)0x08000000
#define MM_B_SERDES_GTX_DPORT1_13_ADDR_25_16     (uint32_t)0x03ff0000
#define MM_B_SERDES_GTX_DPORT1_13_DATA_15_0      (uint32_t)0x0000ffff
#define MM_B_SERDES_GTX_DPORT1_14_EN             (uint32_t)0x80000000
#define MM_B_SERDES_GTX_DPORT1_14_RWN            (uint32_t)0x08000000
#define MM_B_SERDES_GTX_DPORT1_14_ADDR_25_16     (uint32_t)0x03ff0000
#define MM_B_SERDES_GTX_DPORT1_14_DATA_15_0      (uint32_t)0x0000ffff
#define MM_B_SERDES_GTX_DPORT1_15_EN             (uint32_t)0x80000000
#define MM_B_SERDES_GTX_DPORT1_15_RWN            (uint32_t)0x08000000
#define MM_B_SERDES_GTX_DPORT1_15_ADDR_25_16     (uint32_t)0x03ff0000
#define MM_B_SERDES_GTX_DPORT1_15_DATA_15_0      (uint32_t)0x0000ffff
#define MM_B_SERDES_GTX_DPORT1_16_EN             (uint32_t)0x80000000
#define MM_B_SERDES_GTX_DPORT1_16_RWN            (uint32_t)0x08000000
#define MM_B_SERDES_GTX_DPORT1_16_ADDR_25_16     (uint32_t)0x03ff0000
#define MM_B_SERDES_GTX_DPORT1_16_DATA_15_0      (uint32_t)0x0000ffff
#define MM_B_SERDES_GTX_DPORT1_17_EN             (uint32_t)0x80000000
#define MM_B_SERDES_GTX_DPORT1_17_RWN            (uint32_t)0x08000000
#define MM_B_SERDES_GTX_DPORT1_17_ADDR_25_16     (uint32_t)0x03ff0000
#define MM_B_SERDES_GTX_DPORT1_17_DATA_15_0      (uint32_t)0x0000ffff
#define MM_B_SERDES_GTX_DPORT1_18_EN             (uint32_t)0x80000000
#define MM_B_SERDES_GTX_DPORT1_18_RWN            (uint32_t)0x08000000
#define MM_B_SERDES_GTX_DPORT1_18_ADDR_25_16     (uint32_t)0x03ff0000
#define MM_B_SERDES_GTX_DPORT1_18_DATA_15_0      (uint32_t)0x0000ffff
#define MM_B_SERDES_GTX_DPORT1_19_EN             (uint32_t)0x80000000
#define MM_B_SERDES_GTX_DPORT1_19_RWN            (uint32_t)0x08000000
#define MM_B_SERDES_GTX_DPORT1_19_ADDR_25_16     (uint32_t)0x03ff0000
#define MM_B_SERDES_GTX_DPORT1_19_DATA_15_0      (uint32_t)0x0000ffff
#define MM_B_SERDES_GTX_DPORT1_20_EN             (uint32_t)0x80000000
#define MM_B_SERDES_GTX_DPORT1_20_RWN            (uint32_t)0x08000000
#define MM_B_SERDES_GTX_DPORT1_20_ADDR_25_16     (uint32_t)0x03ff0000
#define MM_B_SERDES_GTX_DPORT1_20_DATA_15_0      (uint32_t)0x0000ffff
#define MM_B_SERDES_GTX_DPORT1_21_EN             (uint32_t)0x80000000
#define MM_B_SERDES_GTX_DPORT1_21_RWN            (uint32_t)0x08000000
#define MM_B_SERDES_GTX_DPORT1_21_ADDR_25_16     (uint32_t)0x03ff0000
#define MM_B_SERDES_GTX_DPORT1_21_DATA_15_0      (uint32_t)0x0000ffff
#define MM_B_SERDES_GTX_DPORT1_22_EN             (uint32_t)0x80000000
#define MM_B_SERDES_GTX_DPORT1_22_RWN            (uint32_t)0x08000000
#define MM_B_SERDES_GTX_DPORT1_22_ADDR_25_16     (uint32_t)0x03ff0000
#define MM_B_SERDES_GTX_DPORT1_22_DATA_15_0      (uint32_t)0x0000ffff
#define MM_B_SERDES_GTX_DPORT1_23_EN             (uint32_t)0x80000000
#define MM_B_SERDES_GTX_DPORT1_23_RWN            (uint32_t)0x08000000
#define MM_B_SERDES_GTX_DPORT1_23_ADDR_25_16     (uint32_t)0x03ff0000
#define MM_B_SERDES_GTX_DPORT1_23_DATA_15_0      (uint32_t)0x0000ffff
#define MM_B_SERDES_GTX_CTRL_0_STATUS_CLR        (uint32_t)0x20000000
#define MM_B_SERDES_GTX_CTRL_0_DATAPATH_RST      (uint32_t)0x10000000
#define MM_B_SERDES_GTX_CTRL_0_RXLPMEN           (uint32_t)0x08000000
#define MM_B_SERDES_GTX_CTRL_0_TX_INHABIT        (uint32_t)0x04000000
#define MM_B_SERDES_GTX_CTRL_0_LOOPBACK_25_23    (uint32_t)0x03800000
#define MM_B_SERDES_GTX_CTRL_0_RXDFELPMRESET     (uint32_t)0x00400000
#define MM_B_SERDES_GTX_CTRL_0_TXPRECURSOR_21_17 (uint32_t)0x003e0000
#define MM_B_SERDES_GTX_CTRL_0_TXPD_16_15        (uint32_t)0x00018000
#define MM_B_SERDES_GTX_CTRL_0_RXPD_14_13        (uint32_t)0x00006000
#define MM_B_SERDES_GTX_CTRL_0_TXDIFFCTRL_12_8   (uint32_t)0x00001f00
#define MM_B_SERDES_GTX_CTRL_0_TXPOSTCURSOR_7_3  (uint32_t)0x000000f8
#define MM_B_SERDES_GTX_CTRL_0_GTRXRESET         (uint32_t)0x00000004
#define MM_B_SERDES_GTX_CTRL_0_GTTXRESET         (uint32_t)0x00000002
#define MM_B_SERDES_GTX_CTRL_0_GREST             (uint32_t)0x00000001
#define MM_B_SERDES_GTX_CTRL_1_STATUS_CLR        (uint32_t)0x20000000
#define MM_B_SERDES_GTX_CTRL_1_DATAPATH_RST      (uint32_t)0x10000000
#define MM_B_SERDES_GTX_CTRL_1_RXLPMEN           (uint32_t)0x08000000
#define MM_B_SERDES_GTX_CTRL_1_TX_INHABIT        (uint32_t)0x04000000
#define MM_B_SERDES_GTX_CTRL_1_LOOPBACK_25_23    (uint32_t)0x03800000
#define MM_B_SERDES_GTX_CTRL_1_RXDFELPMRESET     (uint32_t)0x00400000
#define MM_B_SERDES_GTX_CTRL_1_TXPRECURSOR_21_17 (uint32_t)0x003e0000
#define MM_B_SERDES_GTX_CTRL_1_TXPD_16_15        (uint32_t)0x00018000
#define MM_B_SERDES_GTX_CTRL_1_RXPD_14_13        (uint32_t)0x00006000
#define MM_B_SERDES_GTX_CTRL_1_TXDIFFCTRL_12_8   (uint32_t)0x00001f00
#define MM_B_SERDES_GTX_CTRL_1_TXPOSTCURSOR_7_3  (uint32_t)0x000000f8
#define MM_B_SERDES_GTX_CTRL_1_GTRXRESET         (uint32_t)0x00000004
#define MM_B_SERDES_GTX_CTRL_1_GTTXRESET         (uint32_t)0x00000002
#define MM_B_SERDES_GTX_CTRL_1_GREST             (uint32_t)0x00000001
#define MM_B_SERDES_GTX_CTRL_2_STATUS_CLR        (uint32_t)0x20000000
#define MM_B_SERDES_GTX_CTRL_2_DATAPATH_RST      (uint32_t)0x10000000
#define MM_B_SERDES_GTX_CTRL_2_RXLPMEN           (uint32_t)0x08000000
#define MM_B_SERDES_GTX_CTRL_2_TX_INHABIT        (uint32_t)0x04000000
#define MM_B_SERDES_GTX_CTRL_2_LOOPBACK_25_23    (uint32_t)0x03800000
#define MM_B_SERDES_GTX_CTRL_2_RXDFELPMRESET     (uint32_t)0x00400000
#define MM_B_SERDES_GTX_CTRL_2_TXPRECURSOR_21_17 (uint32_t)0x003e0000
#define MM_B_SERDES_GTX_CTRL_2_TXPD_16_15        (uint32_t)0x00018000
#define MM_B_SERDES_GTX_CTRL_2_RXPD_14_13        (uint32_t)0x00006000
#define MM_B_SERDES_GTX_CTRL_2_TXDIFFCTRL_12_8   (uint32_t)0x00001f00
#define MM_B_SERDES_GTX_CTRL_2_TXPOSTCURSOR_7_3  (uint32_t)0x000000f8
#define MM_B_SERDES_GTX_CTRL_2_GTRXRESET         (uint32_t)0x00000004
#define MM_B_SERDES_GTX_CTRL_2_GTTXRESET         (uint32_t)0x00000002
#define MM_B_SERDES_GTX_CTRL_2_GREST             (uint32_t)0x00000001
#define MM_B_SERDES_GTX_CTRL_3_STATUS_CLR        (uint32_t)0x20000000
#define MM_B_SERDES_GTX_CTRL_3_DATAPATH_RST      (uint32_t)0x10000000
#define MM_B_SERDES_GTX_CTRL_3_RXLPMEN           (uint32_t)0x08000000
#define MM_B_SERDES_GTX_CTRL_3_TX_INHABIT        (uint32_t)0x04000000
#define MM_B_SERDES_GTX_CTRL_3_LOOPBACK_25_23    (uint32_t)0x03800000
#define MM_B_SERDES_GTX_CTRL_3_RXDFELPMRESET     (uint32_t)0x00400000
#define MM_B_SERDES_GTX_CTRL_3_TXPRECURSOR_21_17 (uint32_t)0x003e0000
#define MM_B_SERDES_GTX_CTRL_3_TXPD_16_15        (uint32_t)0x00018000
#define MM_B_SERDES_GTX_CTRL_3_RXPD_14_13        (uint32_t)0x00006000
#define MM_B_SERDES_GTX_CTRL_3_TXDIFFCTRL_12_8   (uint32_t)0x00001f00
#define MM_B_SERDES_GTX_CTRL_3_TXPOSTCURSOR_7_3  (uint32_t)0x000000f8
#define MM_B_SERDES_GTX_CTRL_3_GTRXRESET         (uint32_t)0x00000004
#define MM_B_SERDES_GTX_CTRL_3_GTTXRESET         (uint32_t)0x00000002
#define MM_B_SERDES_GTX_CTRL_3_GREST             (uint32_t)0x00000001
#define MM_B_SERDES_GTX_CTRL_4_STATUS_CLR        (uint32_t)0x20000000
#define MM_B_SERDES_GTX_CTRL_4_DATAPATH_RST      (uint32_t)0x10000000
#define MM_B_SERDES_GTX_CTRL_4_RXLPMEN           (uint32_t)0x08000000
#define MM_B_SERDES_GTX_CTRL_4_TX_INHABIT        (uint32_t)0x04000000
#define MM_B_SERDES_GTX_CTRL_4_LOOPBACK_25_23    (uint32_t)0x03800000
#define MM_B_SERDES_GTX_CTRL_4_RXDFELPMRESET     (uint32_t)0x00400000
#define MM_B_SERDES_GTX_CTRL_4_TXPRECURSOR_21_17 (uint32_t)0x003e0000
#define MM_B_SERDES_GTX_CTRL_4_TXPD_16_15        (uint32_t)0x00018000
#define MM_B_SERDES_GTX_CTRL_4_RXPD_14_13        (uint32_t)0x00006000
#define MM_B_SERDES_GTX_CTRL_4_TXDIFFCTRL_12_8   (uint32_t)0x00001f00
#define MM_B_SERDES_GTX_CTRL_4_TXPOSTCURSOR_7_3  (uint32_t)0x000000f8
#define MM_B_SERDES_GTX_CTRL_4_GTRXRESET         (uint32_t)0x00000004
#define MM_B_SERDES_GTX_CTRL_4_GTTXRESET         (uint32_t)0x00000002
#define MM_B_SERDES_GTX_CTRL_4_GREST             (uint32_t)0x00000001
#define MM_B_SERDES_GTX_CTRL_5_STATUS_CLR        (uint32_t)0x20000000
#define MM_B_SERDES_GTX_CTRL_5_DATAPATH_RST      (uint32_t)0x10000000
#define MM_B_SERDES_GTX_CTRL_5_RXLPMEN           (uint32_t)0x08000000
#define MM_B_SERDES_GTX_CTRL_5_TX_INHABIT        (uint32_t)0x04000000
#define MM_B_SERDES_GTX_CTRL_5_LOOPBACK_25_23    (uint32_t)0x03800000
#define MM_B_SERDES_GTX_CTRL_5_RXDFELPMRESET     (uint32_t)0x00400000
#define MM_B_SERDES_GTX_CTRL_5_TXPRECURSOR_21_17 (uint32_t)0x003e0000
#define MM_B_SERDES_GTX_CTRL_5_TXPD_16_15        (uint32_t)0x00018000
#define MM_B_SERDES_GTX_CTRL_5_RXPD_14_13        (uint32_t)0x00006000
#define MM_B_SERDES_GTX_CTRL_5_TXDIFFCTRL_12_8   (uint32_t)0x00001f00
#define MM_B_SERDES_GTX_CTRL_5_TXPOSTCURSOR_7_3  (uint32_t)0x000000f8
#define MM_B_SERDES_GTX_CTRL_5_GTRXRESET         (uint32_t)0x00000004
#define MM_B_SERDES_GTX_CTRL_5_GTTXRESET         (uint32_t)0x00000002
#define MM_B_SERDES_GTX_CTRL_5_GREST             (uint32_t)0x00000001
#define MM_B_SERDES_GTX_CTRL_6_STATUS_CLR        (uint32_t)0x20000000
#define MM_B_SERDES_GTX_CTRL_6_DATAPATH_RST      (uint32_t)0x10000000
#define MM_B_SERDES_GTX_CTRL_6_RXLPMEN           (uint32_t)0x08000000
#define MM_B_SERDES_GTX_CTRL_6_TX_INHABIT        (uint32_t)0x04000000
#define MM_B_SERDES_GTX_CTRL_6_LOOPBACK_25_23    (uint32_t)0x03800000
#define MM_B_SERDES_GTX_CTRL_6_RXDFELPMRESET     (uint32_t)0x00400000
#define MM_B_SERDES_GTX_CTRL_6_TXPRECURSOR_21_17 (uint32_t)0x003e0000
#define MM_B_SERDES_GTX_CTRL_6_TXPD_16_15        (uint32_t)0x00018000
#define MM_B_SERDES_GTX_CTRL_6_RXPD_14_13        (uint32_t)0x00006000
#define MM_B_SERDES_GTX_CTRL_6_TXDIFFCTRL_12_8   (uint32_t)0x00001f00
#define MM_B_SERDES_GTX_CTRL_6_TXPOSTCURSOR_7_3  (uint32_t)0x000000f8
#define MM_B_SERDES_GTX_CTRL_6_GTRXRESET         (uint32_t)0x00000004
#define MM_B_SERDES_GTX_CTRL_6_GTTXRESET         (uint32_t)0x00000002
#define MM_B_SERDES_GTX_CTRL_6_GREST             (uint32_t)0x00000001
#define MM_B_SERDES_GTX_CTRL_7_STATUS_CLR        (uint32_t)0x20000000
#define MM_B_SERDES_GTX_CTRL_7_DATAPATH_RST      (uint32_t)0x10000000
#define MM_B_SERDES_GTX_CTRL_7_RXLPMEN           (uint32_t)0x08000000
#define MM_B_SERDES_GTX_CTRL_7_TX_INHABIT        (uint32_t)0x04000000
#define MM_B_SERDES_GTX_CTRL_7_LOOPBACK_25_23    (uint32_t)0x03800000
#define MM_B_SERDES_GTX_CTRL_7_RXDFELPMRESET     (uint32_t)0x00400000
#define MM_B_SERDES_GTX_CTRL_7_TXPRECURSOR_21_17 (uint32_t)0x003e0000
#define MM_B_SERDES_GTX_CTRL_7_TXPD_16_15        (uint32_t)0x00018000
#define MM_B_SERDES_GTX_CTRL_7_RXPD_14_13        (uint32_t)0x00006000
#define MM_B_SERDES_GTX_CTRL_7_TXDIFFCTRL_12_8   (uint32_t)0x00001f00
#define MM_B_SERDES_GTX_CTRL_7_TXPOSTCURSOR_7_3  (uint32_t)0x000000f8
#define MM_B_SERDES_GTX_CTRL_7_GTRXRESET         (uint32_t)0x00000004
#define MM_B_SERDES_GTX_CTRL_7_GTTXRESET         (uint32_t)0x00000002
#define MM_B_SERDES_GTX_CTRL_7_GREST             (uint32_t)0x00000001
#define MM_B_SERDES_GTX_CTRL_8_STATUS_CLR        (uint32_t)0x20000000
#define MM_B_SERDES_GTX_CTRL_8_DATAPATH_RST      (uint32_t)0x10000000
#define MM_B_SERDES_GTX_CTRL_8_RXLPMEN           (uint32_t)0x08000000
#define MM_B_SERDES_GTX_CTRL_8_TX_INHABIT        (uint32_t)0x04000000
#define MM_B_SERDES_GTX_CTRL_8_LOOPBACK_25_23    (uint32_t)0x03800000
#define MM_B_SERDES_GTX_CTRL_8_RXDFELPMRESET     (uint32_t)0x00400000
#define MM_B_SERDES_GTX_CTRL_8_TXPRECURSOR_21_17 (uint32_t)0x003e0000
#define MM_B_SERDES_GTX_CTRL_8_TXPD_16_15        (uint32_t)0x00018000
#define MM_B_SERDES_GTX_CTRL_8_RXPD_14_13        (uint32_t)0x00006000
#define MM_B_SERDES_GTX_CTRL_8_TXDIFFCTRL_12_8   (uint32_t)0x00001f00
#define MM_B_SERDES_GTX_CTRL_8_TXPOSTCURSOR_7_3  (uint32_t)0x000000f8
#define MM_B_SERDES_GTX_CTRL_8_GTRXRESET         (uint32_t)0x00000004
#define MM_B_SERDES_GTX_CTRL_8_GTTXRESET         (uint32_t)0x00000002
#define MM_B_SERDES_GTX_CTRL_8_GREST             (uint32_t)0x00000001
#define MM_B_SERDES_GTX_CTRL_9_STATUS_CLR        (uint32_t)0x20000000
#define MM_B_SERDES_GTX_CTRL_9_DATAPATH_RST      (uint32_t)0x10000000
#define MM_B_SERDES_GTX_CTRL_9_RXLPMEN           (uint32_t)0x08000000
#define MM_B_SERDES_GTX_CTRL_9_TX_INHABIT        (uint32_t)0x04000000
#define MM_B_SERDES_GTX_CTRL_9_LOOPBACK_25_23    (uint32_t)0x03800000
#define MM_B_SERDES_GTX_CTRL_9_RXDFELPMRESET     (uint32_t)0x00400000
#define MM_B_SERDES_GTX_CTRL_9_TXPRECURSOR_21_17 (uint32_t)0x003e0000
#define MM_B_SERDES_GTX_CTRL_9_TXPD_16_15        (uint32_t)0x00018000
#define MM_B_SERDES_GTX_CTRL_9_RXPD_14_13        (uint32_t)0x00006000
#define MM_B_SERDES_GTX_CTRL_9_TXDIFFCTRL_12_8   (uint32_t)0x00001f00
#define MM_B_SERDES_GTX_CTRL_9_TXPOSTCURSOR_7_3  (uint32_t)0x000000f8
#define MM_B_SERDES_GTX_CTRL_9_GTRXRESET         (uint32_t)0x00000004
#define MM_B_SERDES_GTX_CTRL_9_GTTXRESET         (uint32_t)0x00000002
#define MM_B_SERDES_GTX_CTRL_9_GREST             (uint32_t)0x00000001
#define MM_B_SERDES_GTX_CTRL_10_STATUS_CLR       (uint32_t)0x20000000
#define MM_B_SERDES_GTX_CTRL_10_DATAPATH_RST     (uint32_t)0x10000000
#define MM_B_SERDES_GTX_CTRL_10_RXLPMEN          (uint32_t)0x08000000
#define MM_B_SERDES_GTX_CTRL_10_TX_INHABIT       (uint32_t)0x04000000
#define MM_B_SERDES_GTX_CTRL_10_LOOPBACK_25_23   (uint32_t)0x03800000
#define MM_B_SERDES_GTX_CTRL_10_RXDFELPMRESET    (uint32_t)0x00400000
#define MM_B_SERDES_GTX_CTRL_10_TXPRECURSOR_21_17 (uint32_t)0x003e0000
#define MM_B_SERDES_GTX_CTRL_10_TXPD_16_15       (uint32_t)0x00018000
#define MM_B_SERDES_GTX_CTRL_10_RXPD_14_13       (uint32_t)0x00006000
#define MM_B_SERDES_GTX_CTRL_10_TXDIFFCTRL_12_8  (uint32_t)0x00001f00
#define MM_B_SERDES_GTX_CTRL_10_TXPOSTCURSOR_7_3 (uint32_t)0x000000f8
#define MM_B_SERDES_GTX_CTRL_10_GTRXRESET        (uint32_t)0x00000004
#define MM_B_SERDES_GTX_CTRL_10_GTTXRESET        (uint32_t)0x00000002
#define MM_B_SERDES_GTX_CTRL_10_GREST            (uint32_t)0x00000001
#define MM_B_SERDES_GTX_CTRL_11_STATUS_CLR       (uint32_t)0x20000000
#define MM_B_SERDES_GTX_CTRL_11_DATAPATH_RST     (uint32_t)0x10000000
#define MM_B_SERDES_GTX_CTRL_11_RXLPMEN          (uint32_t)0x08000000
#define MM_B_SERDES_GTX_CTRL_11_TX_INHABIT       (uint32_t)0x04000000
#define MM_B_SERDES_GTX_CTRL_11_LOOPBACK_25_23   (uint32_t)0x03800000
#define MM_B_SERDES_GTX_CTRL_11_RXDFELPMRESET    (uint32_t)0x00400000
#define MM_B_SERDES_GTX_CTRL_11_TXPRECURSOR_21_17 (uint32_t)0x003e0000
#define MM_B_SERDES_GTX_CTRL_11_TXPD_16_15       (uint32_t)0x00018000
#define MM_B_SERDES_GTX_CTRL_11_RXPD_14_13       (uint32_t)0x00006000
#define MM_B_SERDES_GTX_CTRL_11_TXDIFFCTRL_12_8  (uint32_t)0x00001f00
#define MM_B_SERDES_GTX_CTRL_11_TXPOSTCURSOR_7_3 (uint32_t)0x000000f8
#define MM_B_SERDES_GTX_CTRL_11_GTRXRESET        (uint32_t)0x00000004
#define MM_B_SERDES_GTX_CTRL_11_GTTXRESET        (uint32_t)0x00000002
#define MM_B_SERDES_GTX_CTRL_11_GREST            (uint32_t)0x00000001
#define MM_B_SERDES_GTX_CTRL_12_STATUS_CLR       (uint32_t)0x20000000
#define MM_B_SERDES_GTX_CTRL_12_DATAPATH_RST     (uint32_t)0x10000000
#define MM_B_SERDES_GTX_CTRL_12_RXLPMEN          (uint32_t)0x08000000
#define MM_B_SERDES_GTX_CTRL_12_TX_INHABIT       (uint32_t)0x04000000
#define MM_B_SERDES_GTX_CTRL_12_LOOPBACK_25_23   (uint32_t)0x03800000
#define MM_B_SERDES_GTX_CTRL_12_RXDFELPMRESET    (uint32_t)0x00400000
#define MM_B_SERDES_GTX_CTRL_12_TXPRECURSOR_21_17 (uint32_t)0x003e0000
#define MM_B_SERDES_GTX_CTRL_12_TXPD_16_15       (uint32_t)0x00018000
#define MM_B_SERDES_GTX_CTRL_12_RXPD_14_13       (uint32_t)0x00006000
#define MM_B_SERDES_GTX_CTRL_12_TXDIFFCTRL_12_8  (uint32_t)0x00001f00
#define MM_B_SERDES_GTX_CTRL_12_TXPOSTCURSOR_7_3 (uint32_t)0x000000f8
#define MM_B_SERDES_GTX_CTRL_12_GTRXRESET        (uint32_t)0x00000004
#define MM_B_SERDES_GTX_CTRL_12_GTTXRESET        (uint32_t)0x00000002
#define MM_B_SERDES_GTX_CTRL_12_GREST            (uint32_t)0x00000001
#define MM_B_SERDES_GTX_CTRL_13_STATUS_CLR       (uint32_t)0x20000000
#define MM_B_SERDES_GTX_CTRL_13_DATAPATH_RST     (uint32_t)0x10000000
#define MM_B_SERDES_GTX_CTRL_13_RXLPMEN          (uint32_t)0x08000000
#define MM_B_SERDES_GTX_CTRL_13_TX_INHABIT       (uint32_t)0x04000000
#define MM_B_SERDES_GTX_CTRL_13_LOOPBACK_25_23   (uint32_t)0x03800000
#define MM_B_SERDES_GTX_CTRL_13_RXDFELPMRESET    (uint32_t)0x00400000
#define MM_B_SERDES_GTX_CTRL_13_TXPRECURSOR_21_17 (uint32_t)0x003e0000
#define MM_B_SERDES_GTX_CTRL_13_TXPD_16_15       (uint32_t)0x00018000
#define MM_B_SERDES_GTX_CTRL_13_RXPD_14_13       (uint32_t)0x00006000
#define MM_B_SERDES_GTX_CTRL_13_TXDIFFCTRL_12_8  (uint32_t)0x00001f00
#define MM_B_SERDES_GTX_CTRL_13_TXPOSTCURSOR_7_3 (uint32_t)0x000000f8
#define MM_B_SERDES_GTX_CTRL_13_GTRXRESET        (uint32_t)0x00000004
#define MM_B_SERDES_GTX_CTRL_13_GTTXRESET        (uint32_t)0x00000002
#define MM_B_SERDES_GTX_CTRL_13_GREST            (uint32_t)0x00000001
#define MM_B_SERDES_GTX_CTRL_14_STATUS_CLR       (uint32_t)0x20000000
#define MM_B_SERDES_GTX_CTRL_14_DATAPATH_RST     (uint32_t)0x10000000
#define MM_B_SERDES_GTX_CTRL_14_RXLPMEN          (uint32_t)0x08000000
#define MM_B_SERDES_GTX_CTRL_14_TX_INHABIT       (uint32_t)0x04000000
#define MM_B_SERDES_GTX_CTRL_14_LOOPBACK_25_23   (uint32_t)0x03800000
#define MM_B_SERDES_GTX_CTRL_14_RXDFELPMRESET    (uint32_t)0x00400000
#define MM_B_SERDES_GTX_CTRL_14_TXPRECURSOR_21_17 (uint32_t)0x003e0000
#define MM_B_SERDES_GTX_CTRL_14_TXPD_16_15       (uint32_t)0x00018000
#define MM_B_SERDES_GTX_CTRL_14_RXPD_14_13       (uint32_t)0x00006000
#define MM_B_SERDES_GTX_CTRL_14_TXDIFFCTRL_12_8  (uint32_t)0x00001f00
#define MM_B_SERDES_GTX_CTRL_14_TXPOSTCURSOR_7_3 (uint32_t)0x000000f8
#define MM_B_SERDES_GTX_CTRL_14_GTRXRESET        (uint32_t)0x00000004
#define MM_B_SERDES_GTX_CTRL_14_GTTXRESET        (uint32_t)0x00000002
#define MM_B_SERDES_GTX_CTRL_14_GREST            (uint32_t)0x00000001
#define MM_B_SERDES_GTX_CTRL_15_STATUS_CLR       (uint32_t)0x20000000
#define MM_B_SERDES_GTX_CTRL_15_DATAPATH_RST     (uint32_t)0x10000000
#define MM_B_SERDES_GTX_CTRL_15_RXLPMEN          (uint32_t)0x08000000
#define MM_B_SERDES_GTX_CTRL_15_TX_INHABIT       (uint32_t)0x04000000
#define MM_B_SERDES_GTX_CTRL_15_LOOPBACK_25_23   (uint32_t)0x03800000
#define MM_B_SERDES_GTX_CTRL_15_RXDFELPMRESET    (uint32_t)0x00400000
#define MM_B_SERDES_GTX_CTRL_15_TXPRECURSOR_21_17 (uint32_t)0x003e0000
#define MM_B_SERDES_GTX_CTRL_15_TXPD_16_15       (uint32_t)0x00018000
#define MM_B_SERDES_GTX_CTRL_15_RXPD_14_13       (uint32_t)0x00006000
#define MM_B_SERDES_GTX_CTRL_15_TXDIFFCTRL_12_8  (uint32_t)0x00001f00
#define MM_B_SERDES_GTX_CTRL_15_TXPOSTCURSOR_7_3 (uint32_t)0x000000f8
#define MM_B_SERDES_GTX_CTRL_15_GTRXRESET        (uint32_t)0x00000004
#define MM_B_SERDES_GTX_CTRL_15_GTTXRESET        (uint32_t)0x00000002
#define MM_B_SERDES_GTX_CTRL_15_GREST            (uint32_t)0x00000001
#define MM_B_SERDES_GTX_CTRL_16_STATUS_CLR       (uint32_t)0x20000000
#define MM_B_SERDES_GTX_CTRL_16_DATAPATH_RST     (uint32_t)0x10000000
#define MM_B_SERDES_GTX_CTRL_16_RXLPMEN          (uint32_t)0x08000000
#define MM_B_SERDES_GTX_CTRL_16_TX_INHABIT       (uint32_t)0x04000000
#define MM_B_SERDES_GTX_CTRL_16_LOOPBACK_25_23   (uint32_t)0x03800000
#define MM_B_SERDES_GTX_CTRL_16_RXDFELPMRESET    (uint32_t)0x00400000
#define MM_B_SERDES_GTX_CTRL_16_TXPRECURSOR_21_17 (uint32_t)0x003e0000
#define MM_B_SERDES_GTX_CTRL_16_TXPD_16_15       (uint32_t)0x00018000
#define MM_B_SERDES_GTX_CTRL_16_RXPD_14_13       (uint32_t)0x00006000
#define MM_B_SERDES_GTX_CTRL_16_TXDIFFCTRL_12_8  (uint32_t)0x00001f00
#define MM_B_SERDES_GTX_CTRL_16_TXPOSTCURSOR_7_3 (uint32_t)0x000000f8
#define MM_B_SERDES_GTX_CTRL_16_GTRXRESET        (uint32_t)0x00000004
#define MM_B_SERDES_GTX_CTRL_16_GTTXRESET        (uint32_t)0x00000002
#define MM_B_SERDES_GTX_CTRL_16_GREST            (uint32_t)0x00000001
#define MM_B_SERDES_GTX_CTRL_17_STATUS_CLR       (uint32_t)0x20000000
#define MM_B_SERDES_GTX_CTRL_17_DATAPATH_RST     (uint32_t)0x10000000
#define MM_B_SERDES_GTX_CTRL_17_RXLPMEN          (uint32_t)0x08000000
#define MM_B_SERDES_GTX_CTRL_17_TX_INHABIT       (uint32_t)0x04000000
#define MM_B_SERDES_GTX_CTRL_17_LOOPBACK_25_23   (uint32_t)0x03800000
#define MM_B_SERDES_GTX_CTRL_17_RXDFELPMRESET    (uint32_t)0x00400000
#define MM_B_SERDES_GTX_CTRL_17_TXPRECURSOR_21_17 (uint32_t)0x003e0000
#define MM_B_SERDES_GTX_CTRL_17_TXPD_16_15       (uint32_t)0x00018000
#define MM_B_SERDES_GTX_CTRL_17_RXPD_14_13       (uint32_t)0x00006000
#define MM_B_SERDES_GTX_CTRL_17_TXDIFFCTRL_12_8  (uint32_t)0x00001f00
#define MM_B_SERDES_GTX_CTRL_17_TXPOSTCURSOR_7_3 (uint32_t)0x000000f8
#define MM_B_SERDES_GTX_CTRL_17_GTRXRESET        (uint32_t)0x00000004
#define MM_B_SERDES_GTX_CTRL_17_GTTXRESET        (uint32_t)0x00000002
#define MM_B_SERDES_GTX_CTRL_17_GREST            (uint32_t)0x00000001
#define MM_B_SERDES_GTX_CTRL_18_STATUS_CLR       (uint32_t)0x20000000
#define MM_B_SERDES_GTX_CTRL_18_DATAPATH_RST     (uint32_t)0x10000000
#define MM_B_SERDES_GTX_CTRL_18_RXLPMEN          (uint32_t)0x08000000
#define MM_B_SERDES_GTX_CTRL_18_TX_INHABIT       (uint32_t)0x04000000
#define MM_B_SERDES_GTX_CTRL_18_LOOPBACK_25_23   (uint32_t)0x03800000
#define MM_B_SERDES_GTX_CTRL_18_RXDFELPMRESET    (uint32_t)0x00400000
#define MM_B_SERDES_GTX_CTRL_18_TXPRECURSOR_21_17 (uint32_t)0x003e0000
#define MM_B_SERDES_GTX_CTRL_18_TXPD_16_15       (uint32_t)0x00018000
#define MM_B_SERDES_GTX_CTRL_18_RXPD_14_13       (uint32_t)0x00006000
#define MM_B_SERDES_GTX_CTRL_18_TXDIFFCTRL_12_8  (uint32_t)0x00001f00
#define MM_B_SERDES_GTX_CTRL_18_TXPOSTCURSOR_7_3 (uint32_t)0x000000f8
#define MM_B_SERDES_GTX_CTRL_18_GTRXRESET        (uint32_t)0x00000004
#define MM_B_SERDES_GTX_CTRL_18_GTTXRESET        (uint32_t)0x00000002
#define MM_B_SERDES_GTX_CTRL_18_GREST            (uint32_t)0x00000001
#define MM_B_SERDES_GTX_CTRL_19_STATUS_CLR       (uint32_t)0x20000000
#define MM_B_SERDES_GTX_CTRL_19_DATAPATH_RST     (uint32_t)0x10000000
#define MM_B_SERDES_GTX_CTRL_19_RXLPMEN          (uint32_t)0x08000000
#define MM_B_SERDES_GTX_CTRL_19_TX_INHABIT       (uint32_t)0x04000000
#define MM_B_SERDES_GTX_CTRL_19_LOOPBACK_25_23   (uint32_t)0x03800000
#define MM_B_SERDES_GTX_CTRL_19_RXDFELPMRESET    (uint32_t)0x00400000
#define MM_B_SERDES_GTX_CTRL_19_TXPRECURSOR_21_17 (uint32_t)0x003e0000
#define MM_B_SERDES_GTX_CTRL_19_TXPD_16_15       (uint32_t)0x00018000
#define MM_B_SERDES_GTX_CTRL_19_RXPD_14_13       (uint32_t)0x00006000
#define MM_B_SERDES_GTX_CTRL_19_TXDIFFCTRL_12_8  (uint32_t)0x00001f00
#define MM_B_SERDES_GTX_CTRL_19_TXPOSTCURSOR_7_3 (uint32_t)0x000000f8
#define MM_B_SERDES_GTX_CTRL_19_GTRXRESET        (uint32_t)0x00000004
#define MM_B_SERDES_GTX_CTRL_19_GTTXRESET        (uint32_t)0x00000002
#define MM_B_SERDES_GTX_CTRL_19_GREST            (uint32_t)0x00000001
#define MM_B_SERDES_GTX_CTRL_20_STATUS_CLR       (uint32_t)0x20000000
#define MM_B_SERDES_GTX_CTRL_20_DATAPATH_RST     (uint32_t)0x10000000
#define MM_B_SERDES_GTX_CTRL_20_RXLPMEN          (uint32_t)0x08000000
#define MM_B_SERDES_GTX_CTRL_20_TX_INHABIT       (uint32_t)0x04000000
#define MM_B_SERDES_GTX_CTRL_20_LOOPBACK_25_23   (uint32_t)0x03800000
#define MM_B_SERDES_GTX_CTRL_20_RXDFELPMRESET    (uint32_t)0x00400000
#define MM_B_SERDES_GTX_CTRL_20_TXPRECURSOR_21_17 (uint32_t)0x003e0000
#define MM_B_SERDES_GTX_CTRL_20_TXPD_16_15       (uint32_t)0x00018000
#define MM_B_SERDES_GTX_CTRL_20_RXPD_14_13       (uint32_t)0x00006000
#define MM_B_SERDES_GTX_CTRL_20_TXDIFFCTRL_12_8  (uint32_t)0x00001f00
#define MM_B_SERDES_GTX_CTRL_20_TXPOSTCURSOR_7_3 (uint32_t)0x000000f8
#define MM_B_SERDES_GTX_CTRL_20_GTRXRESET        (uint32_t)0x00000004
#define MM_B_SERDES_GTX_CTRL_20_GTTXRESET        (uint32_t)0x00000002
#define MM_B_SERDES_GTX_CTRL_20_GREST            (uint32_t)0x00000001
#define MM_B_SERDES_GTX_CTRL_21_STATUS_CLR       (uint32_t)0x20000000
#define MM_B_SERDES_GTX_CTRL_21_DATAPATH_RST     (uint32_t)0x10000000
#define MM_B_SERDES_GTX_CTRL_21_RXLPMEN          (uint32_t)0x08000000
#define MM_B_SERDES_GTX_CTRL_21_TX_INHABIT       (uint32_t)0x04000000
#define MM_B_SERDES_GTX_CTRL_21_LOOPBACK_25_23   (uint32_t)0x03800000
#define MM_B_SERDES_GTX_CTRL_21_RXDFELPMRESET    (uint32_t)0x00400000
#define MM_B_SERDES_GTX_CTRL_21_TXPRECURSOR_21_17 (uint32_t)0x003e0000
#define MM_B_SERDES_GTX_CTRL_21_TXPD_16_15       (uint32_t)0x00018000
#define MM_B_SERDES_GTX_CTRL_21_RXPD_14_13       (uint32_t)0x00006000
#define MM_B_SERDES_GTX_CTRL_21_TXDIFFCTRL_12_8  (uint32_t)0x00001f00
#define MM_B_SERDES_GTX_CTRL_21_TXPOSTCURSOR_7_3 (uint32_t)0x000000f8
#define MM_B_SERDES_GTX_CTRL_21_GTRXRESET        (uint32_t)0x00000004
#define MM_B_SERDES_GTX_CTRL_21_GTTXRESET        (uint32_t)0x00000002
#define MM_B_SERDES_GTX_CTRL_21_GREST            (uint32_t)0x00000001
#define MM_B_SERDES_GTX_CTRL_22_STATUS_CLR       (uint32_t)0x20000000
#define MM_B_SERDES_GTX_CTRL_22_DATAPATH_RST     (uint32_t)0x10000000
#define MM_B_SERDES_GTX_CTRL_22_RXLPMEN          (uint32_t)0x08000000
#define MM_B_SERDES_GTX_CTRL_22_TX_INHABIT       (uint32_t)0x04000000
#define MM_B_SERDES_GTX_CTRL_22_LOOPBACK_25_23   (uint32_t)0x03800000
#define MM_B_SERDES_GTX_CTRL_22_RXDFELPMRESET    (uint32_t)0x00400000
#define MM_B_SERDES_GTX_CTRL_22_TXPRECURSOR_21_17 (uint32_t)0x003e0000
#define MM_B_SERDES_GTX_CTRL_22_TXPD_16_15       (uint32_t)0x00018000
#define MM_B_SERDES_GTX_CTRL_22_RXPD_14_13       (uint32_t)0x00006000
#define MM_B_SERDES_GTX_CTRL_22_TXDIFFCTRL_12_8  (uint32_t)0x00001f00
#define MM_B_SERDES_GTX_CTRL_22_TXPOSTCURSOR_7_3 (uint32_t)0x000000f8
#define MM_B_SERDES_GTX_CTRL_22_GTRXRESET        (uint32_t)0x00000004
#define MM_B_SERDES_GTX_CTRL_22_GTTXRESET        (uint32_t)0x00000002
#define MM_B_SERDES_GTX_CTRL_22_GREST            (uint32_t)0x00000001
#define MM_B_SERDES_GTX_CTRL_23_STATUS_CLR       (uint32_t)0x20000000
#define MM_B_SERDES_GTX_CTRL_23_DATAPATH_RST     (uint32_t)0x10000000
#define MM_B_SERDES_GTX_CTRL_23_RXLPMEN          (uint32_t)0x08000000
#define MM_B_SERDES_GTX_CTRL_23_TX_INHABIT       (uint32_t)0x04000000
#define MM_B_SERDES_GTX_CTRL_23_LOOPBACK_25_23   (uint32_t)0x03800000
#define MM_B_SERDES_GTX_CTRL_23_RXDFELPMRESET    (uint32_t)0x00400000
#define MM_B_SERDES_GTX_CTRL_23_TXPRECURSOR_21_17 (uint32_t)0x003e0000
#define MM_B_SERDES_GTX_CTRL_23_TXPD_16_15       (uint32_t)0x00018000
#define MM_B_SERDES_GTX_CTRL_23_RXPD_14_13       (uint32_t)0x00006000
#define MM_B_SERDES_GTX_CTRL_23_TXDIFFCTRL_12_8  (uint32_t)0x00001f00
#define MM_B_SERDES_GTX_CTRL_23_TXPOSTCURSOR_7_3 (uint32_t)0x000000f8
#define MM_B_SERDES_GTX_CTRL_23_GTRXRESET        (uint32_t)0x00000004
#define MM_B_SERDES_GTX_CTRL_23_GTTXRESET        (uint32_t)0x00000002
#define MM_B_SERDES_GTX_CTRL_23_GREST            (uint32_t)0x00000001
#define MM_B_SERDES_GTX_CTRL2_0_RXPRBS_SEL_9_6   (uint32_t)0x000003c0
#define MM_B_SERDES_GTX_CTRL2_0_RXPRBS_RST       (uint32_t)0x00000020
#define MM_B_SERDES_GTX_CTRL2_0_TXPRBS_SEL_4_1   (uint32_t)0x0000001e
#define MM_B_SERDES_GTX_CTRL2_0_TXPRBS_F_ERR     (uint32_t)0x00000001
#define MM_B_SERDES_GTX_CTRL2_1_RXPRBS_SEL_9_6   (uint32_t)0x000003c0
#define MM_B_SERDES_GTX_CTRL2_1_RXPRBS_RST       (uint32_t)0x00000020
#define MM_B_SERDES_GTX_CTRL2_1_TXPRBS_SEL_4_1   (uint32_t)0x0000001e
#define MM_B_SERDES_GTX_CTRL2_1_TXPRBS_F_ERR     (uint32_t)0x00000001
#define MM_B_SERDES_GTX_CTRL2_2_RXPRBS_SEL_9_6   (uint32_t)0x000003c0
#define MM_B_SERDES_GTX_CTRL2_2_RXPRBS_RST       (uint32_t)0x00000020
#define MM_B_SERDES_GTX_CTRL2_2_TXPRBS_SEL_4_1   (uint32_t)0x0000001e
#define MM_B_SERDES_GTX_CTRL2_2_TXPRBS_F_ERR     (uint32_t)0x00000001
#define MM_B_SERDES_GTX_CTRL2_3_RXPRBS_SEL_9_6   (uint32_t)0x000003c0
#define MM_B_SERDES_GTX_CTRL2_3_RXPRBS_RST       (uint32_t)0x00000020
#define MM_B_SERDES_GTX_CTRL2_3_TXPRBS_SEL_4_1   (uint32_t)0x0000001e
#define MM_B_SERDES_GTX_CTRL2_3_TXPRBS_F_ERR     (uint32_t)0x00000001
#define MM_B_SERDES_GTX_CTRL2_4_RXPRBS_SEL_9_6   (uint32_t)0x000003c0
#define MM_B_SERDES_GTX_CTRL2_4_RXPRBS_RST       (uint32_t)0x00000020
#define MM_B_SERDES_GTX_CTRL2_4_TXPRBS_SEL_4_1   (uint32_t)0x0000001e
#define MM_B_SERDES_GTX_CTRL2_4_TXPRBS_F_ERR     (uint32_t)0x00000001
#define MM_B_SERDES_GTX_CTRL2_5_RXPRBS_SEL_9_6   (uint32_t)0x000003c0
#define MM_B_SERDES_GTX_CTRL2_5_RXPRBS_RST       (uint32_t)0x00000020
#define MM_B_SERDES_GTX_CTRL2_5_TXPRBS_SEL_4_1   (uint32_t)0x0000001e
#define MM_B_SERDES_GTX_CTRL2_5_TXPRBS_F_ERR     (uint32_t)0x00000001
#define MM_B_SERDES_GTX_CTRL2_6_RXPRBS_SEL_9_6   (uint32_t)0x000003c0
#define MM_B_SERDES_GTX_CTRL2_6_RXPRBS_RST       (uint32_t)0x00000020
#define MM_B_SERDES_GTX_CTRL2_6_TXPRBS_SEL_4_1   (uint32_t)0x0000001e
#define MM_B_SERDES_GTX_CTRL2_6_TXPRBS_F_ERR     (uint32_t)0x00000001
#define MM_B_SERDES_GTX_CTRL2_7_RXPRBS_SEL_9_6   (uint32_t)0x000003c0
#define MM_B_SERDES_GTX_CTRL2_7_RXPRBS_RST       (uint32_t)0x00000020
#define MM_B_SERDES_GTX_CTRL2_7_TXPRBS_SEL_4_1   (uint32_t)0x0000001e
#define MM_B_SERDES_GTX_CTRL2_7_TXPRBS_F_ERR     (uint32_t)0x00000001
#define MM_B_SERDES_GTX_CTRL2_8_RXPRBS_SEL_9_6   (uint32_t)0x000003c0
#define MM_B_SERDES_GTX_CTRL2_8_RXPRBS_RST       (uint32_t)0x00000020
#define MM_B_SERDES_GTX_CTRL2_8_TXPRBS_SEL_4_1   (uint32_t)0x0000001e
#define MM_B_SERDES_GTX_CTRL2_8_TXPRBS_F_ERR     (uint32_t)0x00000001
#define MM_B_SERDES_GTX_CTRL2_9_RXPRBS_SEL_9_6   (uint32_t)0x000003c0
#define MM_B_SERDES_GTX_CTRL2_9_RXPRBS_RST       (uint32_t)0x00000020
#define MM_B_SERDES_GTX_CTRL2_9_TXPRBS_SEL_4_1   (uint32_t)0x0000001e
#define MM_B_SERDES_GTX_CTRL2_9_TXPRBS_F_ERR     (uint32_t)0x00000001
#define MM_B_SERDES_GTX_CTRL2_10_RXPRBS_SEL_9_6  (uint32_t)0x000003c0
#define MM_B_SERDES_GTX_CTRL2_10_RXPRBS_RST      (uint32_t)0x00000020
#define MM_B_SERDES_GTX_CTRL2_10_TXPRBS_SEL_4_1  (uint32_t)0x0000001e
#define MM_B_SERDES_GTX_CTRL2_10_TXPRBS_F_ERR    (uint32_t)0x00000001
#define MM_B_SERDES_GTX_CTRL2_11_RXPRBS_SEL_9_6  (uint32_t)0x000003c0
#define MM_B_SERDES_GTX_CTRL2_11_RXPRBS_RST      (uint32_t)0x00000020
#define MM_B_SERDES_GTX_CTRL2_11_TXPRBS_SEL_4_1  (uint32_t)0x0000001e
#define MM_B_SERDES_GTX_CTRL2_11_TXPRBS_F_ERR    (uint32_t)0x00000001
#define MM_B_SERDES_GTX_CTRL2_12_RXPRBS_SEL_9_6  (uint32_t)0x000003c0
#define MM_B_SERDES_GTX_CTRL2_12_RXPRBS_RST      (uint32_t)0x00000020
#define MM_B_SERDES_GTX_CTRL2_12_TXPRBS_SEL_4_1  (uint32_t)0x0000001e
#define MM_B_SERDES_GTX_CTRL2_12_TXPRBS_F_ERR    (uint32_t)0x00000001
#define MM_B_SERDES_GTX_CTRL2_13_RXPRBS_SEL_9_6  (uint32_t)0x000003c0
#define MM_B_SERDES_GTX_CTRL2_13_RXPRBS_RST      (uint32_t)0x00000020
#define MM_B_SERDES_GTX_CTRL2_13_TXPRBS_SEL_4_1  (uint32_t)0x0000001e
#define MM_B_SERDES_GTX_CTRL2_13_TXPRBS_F_ERR    (uint32_t)0x00000001
#define MM_B_SERDES_GTX_CTRL2_14_RXPRBS_SEL_9_6  (uint32_t)0x000003c0
#define MM_B_SERDES_GTX_CTRL2_14_RXPRBS_RST      (uint32_t)0x00000020
#define MM_B_SERDES_GTX_CTRL2_14_TXPRBS_SEL_4_1  (uint32_t)0x0000001e
#define MM_B_SERDES_GTX_CTRL2_14_TXPRBS_F_ERR    (uint32_t)0x00000001
#define MM_B_SERDES_GTX_CTRL2_15_RXPRBS_SEL_9_6  (uint32_t)0x000003c0
#define MM_B_SERDES_GTX_CTRL2_15_RXPRBS_RST      (uint32_t)0x00000020
#define MM_B_SERDES_GTX_CTRL2_15_TXPRBS_SEL_4_1  (uint32_t)0x0000001e
#define MM_B_SERDES_GTX_CTRL2_15_TXPRBS_F_ERR    (uint32_t)0x00000001
#define MM_B_SERDES_GTX_CTRL2_16_RXPRBS_SEL_9_6  (uint32_t)0x000003c0
#define MM_B_SERDES_GTX_CTRL2_16_RXPRBS_RST      (uint32_t)0x00000020
#define MM_B_SERDES_GTX_CTRL2_16_TXPRBS_SEL_4_1  (uint32_t)0x0000001e
#define MM_B_SERDES_GTX_CTRL2_16_TXPRBS_F_ERR    (uint32_t)0x00000001
#define MM_B_SERDES_GTX_CTRL2_17_RXPRBS_SEL_9_6  (uint32_t)0x000003c0
#define MM_B_SERDES_GTX_CTRL2_17_RXPRBS_RST      (uint32_t)0x00000020
#define MM_B_SERDES_GTX_CTRL2_17_TXPRBS_SEL_4_1  (uint32_t)0x0000001e
#define MM_B_SERDES_GTX_CTRL2_17_TXPRBS_F_ERR    (uint32_t)0x00000001
#define MM_B_SERDES_GTX_CTRL2_18_RXPRBS_SEL_9_6  (uint32_t)0x000003c0
#define MM_B_SERDES_GTX_CTRL2_18_RXPRBS_RST      (uint32_t)0x00000020
#define MM_B_SERDES_GTX_CTRL2_18_TXPRBS_SEL_4_1  (uint32_t)0x0000001e
#define MM_B_SERDES_GTX_CTRL2_18_TXPRBS_F_ERR    (uint32_t)0x00000001
#define MM_B_SERDES_GTX_CTRL2_19_RXPRBS_SEL_9_6  (uint32_t)0x000003c0
#define MM_B_SERDES_GTX_CTRL2_19_RXPRBS_RST      (uint32_t)0x00000020
#define MM_B_SERDES_GTX_CTRL2_19_TXPRBS_SEL_4_1  (uint32_t)0x0000001e
#define MM_B_SERDES_GTX_CTRL2_19_TXPRBS_F_ERR    (uint32_t)0x00000001
#define MM_B_SERDES_GTX_CTRL2_20_RXPRBS_SEL_9_6  (uint32_t)0x000003c0
#define MM_B_SERDES_GTX_CTRL2_20_RXPRBS_RST      (uint32_t)0x00000020
#define MM_B_SERDES_GTX_CTRL2_20_TXPRBS_SEL_4_1  (uint32_t)0x0000001e
#define MM_B_SERDES_GTX_CTRL2_20_TXPRBS_F_ERR    (uint32_t)0x00000001
#define MM_B_SERDES_GTX_CTRL2_21_RXPRBS_SEL_9_6  (uint32_t)0x000003c0
#define MM_B_SERDES_GTX_CTRL2_21_RXPRBS_RST      (uint32_t)0x00000020
#define MM_B_SERDES_GTX_CTRL2_21_TXPRBS_SEL_4_1  (uint32_t)0x0000001e
#define MM_B_SERDES_GTX_CTRL2_21_TXPRBS_F_ERR    (uint32_t)0x00000001
#define MM_B_SERDES_GTX_CTRL2_22_RXPRBS_SEL_9_6  (uint32_t)0x000003c0
#define MM_B_SERDES_GTX_CTRL2_22_RXPRBS_RST      (uint32_t)0x00000020
#define MM_B_SERDES_GTX_CTRL2_22_TXPRBS_SEL_4_1  (uint32_t)0x0000001e
#define MM_B_SERDES_GTX_CTRL2_22_TXPRBS_F_ERR    (uint32_t)0x00000001
#define MM_B_SERDES_GTX_CTRL2_23_RXPRBS_SEL_9_6  (uint32_t)0x000003c0
#define MM_B_SERDES_GTX_CTRL2_23_RXPRBS_RST      (uint32_t)0x00000020
#define MM_B_SERDES_GTX_CTRL2_23_TXPRBS_SEL_4_1  (uint32_t)0x0000001e
#define MM_B_SERDES_GTX_CTRL2_23_TXPRBS_F_ERR    (uint32_t)0x00000001
#define MM_B_SERDES_GTX_STATUS_0_RXCDRLOCK       (uint32_t)0x40000000
#define MM_B_SERDES_GTX_STATUS_0_RXRESETDONE     (uint32_t)0x20000000
#define MM_B_SERDES_GTX_STATUS_0_RXPHALIGNDONE   (uint32_t)0x10000000
#define MM_B_SERDES_GTX_STATUS_0_TXRESETDONE     (uint32_t)0x04000000
#define MM_B_SERDES_GTX_STATUS_0_QPLLLOCK        (uint32_t)0x02000000
#define MM_B_SERDES_GTX_STATUS_0_DATA_ADJ_CNT_23_16 (uint32_t)0x00ff0000
#define MM_B_SERDES_GTX_STATUS_0_RXDISPERR_11_8  (uint32_t)0x00000f00
#define MM_B_SERDES_GTX_STATUS_0_RXNOTINTABLE_3_0 (uint32_t)0x0000000f
#define MM_B_SERDES_GTX_STATUS_1_RXCDRLOCK       (uint32_t)0x40000000
#define MM_B_SERDES_GTX_STATUS_1_RXRESETDONE     (uint32_t)0x20000000
#define MM_B_SERDES_GTX_STATUS_1_RXPHALIGNDONE   (uint32_t)0x10000000
#define MM_B_SERDES_GTX_STATUS_1_TXRESETDONE     (uint32_t)0x04000000
#define MM_B_SERDES_GTX_STATUS_1_QPLLLOCK        (uint32_t)0x02000000
#define MM_B_SERDES_GTX_STATUS_1_DATA_ADJ_CNT_23_16 (uint32_t)0x00ff0000
#define MM_B_SERDES_GTX_STATUS_1_RXDISPERR_11_8  (uint32_t)0x00000f00
#define MM_B_SERDES_GTX_STATUS_1_RXNOTINTABLE_3_0 (uint32_t)0x0000000f
#define MM_B_SERDES_GTX_STATUS_2_RXCDRLOCK       (uint32_t)0x40000000
#define MM_B_SERDES_GTX_STATUS_2_RXRESETDONE     (uint32_t)0x20000000
#define MM_B_SERDES_GTX_STATUS_2_RXPHALIGNDONE   (uint32_t)0x10000000
#define MM_B_SERDES_GTX_STATUS_2_TXRESETDONE     (uint32_t)0x04000000
#define MM_B_SERDES_GTX_STATUS_2_QPLLLOCK        (uint32_t)0x02000000
#define MM_B_SERDES_GTX_STATUS_2_DATA_ADJ_CNT_23_16 (uint32_t)0x00ff0000
#define MM_B_SERDES_GTX_STATUS_2_RXDISPERR_11_8  (uint32_t)0x00000f00
#define MM_B_SERDES_GTX_STATUS_2_RXNOTINTABLE_3_0 (uint32_t)0x0000000f
#define MM_B_SERDES_GTX_STATUS_3_RXCDRLOCK       (uint32_t)0x40000000
#define MM_B_SERDES_GTX_STATUS_3_RXRESETDONE     (uint32_t)0x20000000
#define MM_B_SERDES_GTX_STATUS_3_RXPHALIGNDONE   (uint32_t)0x10000000
#define MM_B_SERDES_GTX_STATUS_3_TXRESETDONE     (uint32_t)0x04000000
#define MM_B_SERDES_GTX_STATUS_3_QPLLLOCK        (uint32_t)0x02000000
#define MM_B_SERDES_GTX_STATUS_3_DATA_ADJ_CNT_23_16 (uint32_t)0x00ff0000
#define MM_B_SERDES_GTX_STATUS_3_RXDISPERR_11_8  (uint32_t)0x00000f00
#define MM_B_SERDES_GTX_STATUS_3_RXNOTINTABLE_3_0 (uint32_t)0x0000000f
#define MM_B_SERDES_GTX_STATUS_4_RXCDRLOCK       (uint32_t)0x40000000
#define MM_B_SERDES_GTX_STATUS_4_RXRESETDONE     (uint32_t)0x20000000
#define MM_B_SERDES_GTX_STATUS_4_RXPHALIGNDONE   (uint32_t)0x10000000
#define MM_B_SERDES_GTX_STATUS_4_TXRESETDONE     (uint32_t)0x04000000
#define MM_B_SERDES_GTX_STATUS_4_QPLLLOCK        (uint32_t)0x02000000
#define MM_B_SERDES_GTX_STATUS_4_DATA_ADJ_CNT_23_16 (uint32_t)0x00ff0000
#define MM_B_SERDES_GTX_STATUS_4_RXDISPERR_11_8  (uint32_t)0x00000f00
#define MM_B_SERDES_GTX_STATUS_4_RXNOTINTABLE_3_0 (uint32_t)0x0000000f
#define MM_B_SERDES_GTX_STATUS_5_RXCDRLOCK       (uint32_t)0x40000000
#define MM_B_SERDES_GTX_STATUS_5_RXRESETDONE     (uint32_t)0x20000000
#define MM_B_SERDES_GTX_STATUS_5_RXPHALIGNDONE   (uint32_t)0x10000000
#define MM_B_SERDES_GTX_STATUS_5_TXRESETDONE     (uint32_t)0x04000000
#define MM_B_SERDES_GTX_STATUS_5_QPLLLOCK        (uint32_t)0x02000000
#define MM_B_SERDES_GTX_STATUS_5_DATA_ADJ_CNT_23_16 (uint32_t)0x00ff0000
#define MM_B_SERDES_GTX_STATUS_5_RXDISPERR_11_8  (uint32_t)0x00000f00
#define MM_B_SERDES_GTX_STATUS_5_RXNOTINTABLE_3_0 (uint32_t)0x0000000f
#define MM_B_SERDES_GTX_STATUS_6_RXCDRLOCK       (uint32_t)0x40000000
#define MM_B_SERDES_GTX_STATUS_6_RXRESETDONE     (uint32_t)0x20000000
#define MM_B_SERDES_GTX_STATUS_6_RXPHALIGNDONE   (uint32_t)0x10000000
#define MM_B_SERDES_GTX_STATUS_6_TXRESETDONE     (uint32_t)0x04000000
#define MM_B_SERDES_GTX_STATUS_6_QPLLLOCK        (uint32_t)0x02000000
#define MM_B_SERDES_GTX_STATUS_6_DATA_ADJ_CNT_23_16 (uint32_t)0x00ff0000
#define MM_B_SERDES_GTX_STATUS_6_RXDISPERR_11_8  (uint32_t)0x00000f00
#define MM_B_SERDES_GTX_STATUS_6_RXNOTINTABLE_3_0 (uint32_t)0x0000000f
#define MM_B_SERDES_GTX_STATUS_7_RXCDRLOCK       (uint32_t)0x40000000
#define MM_B_SERDES_GTX_STATUS_7_RXRESETDONE     (uint32_t)0x20000000
#define MM_B_SERDES_GTX_STATUS_7_RXPHALIGNDONE   (uint32_t)0x10000000
#define MM_B_SERDES_GTX_STATUS_7_TXRESETDONE     (uint32_t)0x04000000
#define MM_B_SERDES_GTX_STATUS_7_QPLLLOCK        (uint32_t)0x02000000
#define MM_B_SERDES_GTX_STATUS_7_DATA_ADJ_CNT_23_16 (uint32_t)0x00ff0000
#define MM_B_SERDES_GTX_STATUS_7_RXDISPERR_11_8  (uint32_t)0x00000f00
#define MM_B_SERDES_GTX_STATUS_7_RXNOTINTABLE_3_0 (uint32_t)0x0000000f
#define MM_B_SERDES_GTX_STATUS_8_RXCDRLOCK       (uint32_t)0x40000000
#define MM_B_SERDES_GTX_STATUS_8_RXRESETDONE     (uint32_t)0x20000000
#define MM_B_SERDES_GTX_STATUS_8_RXPHALIGNDONE   (uint32_t)0x10000000
#define MM_B_SERDES_GTX_STATUS_8_TXRESETDONE     (uint32_t)0x04000000
#define MM_B_SERDES_GTX_STATUS_8_QPLLLOCK        (uint32_t)0x02000000
#define MM_B_SERDES_GTX_STATUS_8_DATA_ADJ_CNT_23_16 (uint32_t)0x00ff0000
#define MM_B_SERDES_GTX_STATUS_8_RXDISPERR_11_8  (uint32_t)0x00000f00
#define MM_B_SERDES_GTX_STATUS_8_RXNOTINTABLE_3_0 (uint32_t)0x0000000f
#define MM_B_SERDES_GTX_STATUS_9_RXCDRLOCK       (uint32_t)0x40000000
#define MM_B_SERDES_GTX_STATUS_9_RXRESETDONE     (uint32_t)0x20000000
#define MM_B_SERDES_GTX_STATUS_9_RXPHALIGNDONE   (uint32_t)0x10000000
#define MM_B_SERDES_GTX_STATUS_9_TXRESETDONE     (uint32_t)0x04000000
#define MM_B_SERDES_GTX_STATUS_9_QPLLLOCK        (uint32_t)0x02000000
#define MM_B_SERDES_GTX_STATUS_9_DATA_ADJ_CNT_23_16 (uint32_t)0x00ff0000
#define MM_B_SERDES_GTX_STATUS_9_RXDISPERR_11_8  (uint32_t)0x00000f00
#define MM_B_SERDES_GTX_STATUS_9_RXNOTINTABLE_3_0 (uint32_t)0x0000000f
#define MM_B_SERDES_GTX_STATUS_10_RXCDRLOCK      (uint32_t)0x40000000
#define MM_B_SERDES_GTX_STATUS_10_RXRESETDONE    (uint32_t)0x20000000
#define MM_B_SERDES_GTX_STATUS_10_RXPHALIGNDONE  (uint32_t)0x10000000
#define MM_B_SERDES_GTX_STATUS_10_TXRESETDONE    (uint32_t)0x04000000
#define MM_B_SERDES_GTX_STATUS_10_QPLLLOCK       (uint32_t)0x02000000
#define MM_B_SERDES_GTX_STATUS_10_DATA_ADJ_CNT_23_16 (uint32_t)0x00ff0000
#define MM_B_SERDES_GTX_STATUS_10_RXDISPERR_11_8 (uint32_t)0x00000f00
#define MM_B_SERDES_GTX_STATUS_10_RXNOTINTABLE_3_0 (uint32_t)0x0000000f
#define MM_B_SERDES_GTX_STATUS_11_RXCDRLOCK      (uint32_t)0x40000000
#define MM_B_SERDES_GTX_STATUS_11_RXRESETDONE    (uint32_t)0x20000000
#define MM_B_SERDES_GTX_STATUS_11_RXPHALIGNDONE  (uint32_t)0x10000000
#define MM_B_SERDES_GTX_STATUS_11_TXRESETDONE    (uint32_t)0x04000000
#define MM_B_SERDES_GTX_STATUS_11_QPLLLOCK       (uint32_t)0x02000000
#define MM_B_SERDES_GTX_STATUS_11_DATA_ADJ_CNT_23_16 (uint32_t)0x00ff0000
#define MM_B_SERDES_GTX_STATUS_11_RXDISPERR_11_8 (uint32_t)0x00000f00
#define MM_B_SERDES_GTX_STATUS_11_RXNOTINTABLE_3_0 (uint32_t)0x0000000f
#define MM_B_SERDES_GTX_STATUS_12_RXCDRLOCK      (uint32_t)0x40000000
#define MM_B_SERDES_GTX_STATUS_12_RXRESETDONE    (uint32_t)0x20000000
#define MM_B_SERDES_GTX_STATUS_12_RXPHALIGNDONE  (uint32_t)0x10000000
#define MM_B_SERDES_GTX_STATUS_12_TXRESETDONE    (uint32_t)0x04000000
#define MM_B_SERDES_GTX_STATUS_12_QPLLLOCK       (uint32_t)0x02000000
#define MM_B_SERDES_GTX_STATUS_12_DATA_ADJ_CNT_23_16 (uint32_t)0x00ff0000
#define MM_B_SERDES_GTX_STATUS_12_RXDISPERR_11_8 (uint32_t)0x00000f00
#define MM_B_SERDES_GTX_STATUS_12_RXNOTINTABLE_3_0 (uint32_t)0x0000000f
#define MM_B_SERDES_GTX_STATUS_13_RXCDRLOCK      (uint32_t)0x40000000
#define MM_B_SERDES_GTX_STATUS_13_RXRESETDONE    (uint32_t)0x20000000
#define MM_B_SERDES_GTX_STATUS_13_RXPHALIGNDONE  (uint32_t)0x10000000
#define MM_B_SERDES_GTX_STATUS_13_TXRESETDONE    (uint32_t)0x04000000
#define MM_B_SERDES_GTX_STATUS_13_QPLLLOCK       (uint32_t)0x02000000
#define MM_B_SERDES_GTX_STATUS_13_DATA_ADJ_CNT_23_16 (uint32_t)0x00ff0000
#define MM_B_SERDES_GTX_STATUS_13_RXDISPERR_11_8 (uint32_t)0x00000f00
#define MM_B_SERDES_GTX_STATUS_13_RXNOTINTABLE_3_0 (uint32_t)0x0000000f
#define MM_B_SERDES_GTX_STATUS_14_RXCDRLOCK      (uint32_t)0x40000000
#define MM_B_SERDES_GTX_STATUS_14_RXRESETDONE    (uint32_t)0x20000000
#define MM_B_SERDES_GTX_STATUS_14_RXPHALIGNDONE  (uint32_t)0x10000000
#define MM_B_SERDES_GTX_STATUS_14_TXRESETDONE    (uint32_t)0x04000000
#define MM_B_SERDES_GTX_STATUS_14_QPLLLOCK       (uint32_t)0x02000000
#define MM_B_SERDES_GTX_STATUS_14_DATA_ADJ_CNT_23_16 (uint32_t)0x00ff0000
#define MM_B_SERDES_GTX_STATUS_14_RXDISPERR_11_8 (uint32_t)0x00000f00
#define MM_B_SERDES_GTX_STATUS_14_RXNOTINTABLE_3_0 (uint32_t)0x0000000f
#define MM_B_SERDES_GTX_STATUS_15_RXCDRLOCK      (uint32_t)0x40000000
#define MM_B_SERDES_GTX_STATUS_15_RXRESETDONE    (uint32_t)0x20000000
#define MM_B_SERDES_GTX_STATUS_15_RXPHALIGNDONE  (uint32_t)0x10000000
#define MM_B_SERDES_GTX_STATUS_15_TXRESETDONE    (uint32_t)0x04000000
#define MM_B_SERDES_GTX_STATUS_15_QPLLLOCK       (uint32_t)0x02000000
#define MM_B_SERDES_GTX_STATUS_15_DATA_ADJ_CNT_23_16 (uint32_t)0x00ff0000
#define MM_B_SERDES_GTX_STATUS_15_RXDISPERR_11_8 (uint32_t)0x00000f00
#define MM_B_SERDES_GTX_STATUS_15_RXNOTINTABLE_3_0 (uint32_t)0x0000000f
#define MM_B_SERDES_GTX_STATUS_16_RXCDRLOCK      (uint32_t)0x40000000
#define MM_B_SERDES_GTX_STATUS_16_RXRESETDONE    (uint32_t)0x20000000
#define MM_B_SERDES_GTX_STATUS_16_RXPHALIGNDONE  (uint32_t)0x10000000
#define MM_B_SERDES_GTX_STATUS_16_TXRESETDONE    (uint32_t)0x04000000
#define MM_B_SERDES_GTX_STATUS_16_QPLLLOCK       (uint32_t)0x02000000
#define MM_B_SERDES_GTX_STATUS_16_DATA_ADJ_CNT_23_16 (uint32_t)0x00ff0000
#define MM_B_SERDES_GTX_STATUS_16_RXDISPERR_11_8 (uint32_t)0x00000f00
#define MM_B_SERDES_GTX_STATUS_16_RXNOTINTABLE_3_0 (uint32_t)0x0000000f
#define MM_B_SERDES_GTX_STATUS_17_RXCDRLOCK      (uint32_t)0x40000000
#define MM_B_SERDES_GTX_STATUS_17_RXRESETDONE    (uint32_t)0x20000000
#define MM_B_SERDES_GTX_STATUS_17_RXPHALIGNDONE  (uint32_t)0x10000000
#define MM_B_SERDES_GTX_STATUS_17_TXRESETDONE    (uint32_t)0x04000000
#define MM_B_SERDES_GTX_STATUS_17_QPLLLOCK       (uint32_t)0x02000000
#define MM_B_SERDES_GTX_STATUS_17_DATA_ADJ_CNT_23_16 (uint32_t)0x00ff0000
#define MM_B_SERDES_GTX_STATUS_17_RXDISPERR_11_8 (uint32_t)0x00000f00
#define MM_B_SERDES_GTX_STATUS_17_RXNOTINTABLE_3_0 (uint32_t)0x0000000f
#define MM_B_SERDES_GTX_STATUS_18_RXCDRLOCK      (uint32_t)0x40000000
#define MM_B_SERDES_GTX_STATUS_18_RXRESETDONE    (uint32_t)0x20000000
#define MM_B_SERDES_GTX_STATUS_18_RXPHALIGNDONE  (uint32_t)0x10000000
#define MM_B_SERDES_GTX_STATUS_18_TXRESETDONE    (uint32_t)0x04000000
#define MM_B_SERDES_GTX_STATUS_18_QPLLLOCK       (uint32_t)0x02000000
#define MM_B_SERDES_GTX_STATUS_18_DATA_ADJ_CNT_23_16 (uint32_t)0x00ff0000
#define MM_B_SERDES_GTX_STATUS_18_RXDISPERR_11_8 (uint32_t)0x00000f00
#define MM_B_SERDES_GTX_STATUS_18_RXNOTINTABLE_3_0 (uint32_t)0x0000000f
#define MM_B_SERDES_GTX_STATUS_19_RXCDRLOCK      (uint32_t)0x40000000
#define MM_B_SERDES_GTX_STATUS_19_RXRESETDONE    (uint32_t)0x20000000
#define MM_B_SERDES_GTX_STATUS_19_RXPHALIGNDONE  (uint32_t)0x10000000
#define MM_B_SERDES_GTX_STATUS_19_TXRESETDONE    (uint32_t)0x04000000
#define MM_B_SERDES_GTX_STATUS_19_QPLLLOCK       (uint32_t)0x02000000
#define MM_B_SERDES_GTX_STATUS_19_DATA_ADJ_CNT_23_16 (uint32_t)0x00ff0000
#define MM_B_SERDES_GTX_STATUS_19_RXDISPERR_11_8 (uint32_t)0x00000f00
#define MM_B_SERDES_GTX_STATUS_19_RXNOTINTABLE_3_0 (uint32_t)0x0000000f
#define MM_B_SERDES_GTX_STATUS_20_RXCDRLOCK      (uint32_t)0x40000000
#define MM_B_SERDES_GTX_STATUS_20_RXRESETDONE    (uint32_t)0x20000000
#define MM_B_SERDES_GTX_STATUS_20_RXPHALIGNDONE  (uint32_t)0x10000000
#define MM_B_SERDES_GTX_STATUS_20_TXRESETDONE    (uint32_t)0x04000000
#define MM_B_SERDES_GTX_STATUS_20_QPLLLOCK       (uint32_t)0x02000000
#define MM_B_SERDES_GTX_STATUS_20_DATA_ADJ_CNT_23_16 (uint32_t)0x00ff0000
#define MM_B_SERDES_GTX_STATUS_20_RXDISPERR_11_8 (uint32_t)0x00000f00
#define MM_B_SERDES_GTX_STATUS_20_RXNOTINTABLE_3_0 (uint32_t)0x0000000f
#define MM_B_SERDES_GTX_STATUS_21_RXCDRLOCK      (uint32_t)0x40000000
#define MM_B_SERDES_GTX_STATUS_21_RXRESETDONE    (uint32_t)0x20000000
#define MM_B_SERDES_GTX_STATUS_21_RXPHALIGNDONE  (uint32_t)0x10000000
#define MM_B_SERDES_GTX_STATUS_21_TXRESETDONE    (uint32_t)0x04000000
#define MM_B_SERDES_GTX_STATUS_21_QPLLLOCK       (uint32_t)0x02000000
#define MM_B_SERDES_GTX_STATUS_21_DATA_ADJ_CNT_23_16 (uint32_t)0x00ff0000
#define MM_B_SERDES_GTX_STATUS_21_RXDISPERR_11_8 (uint32_t)0x00000f00
#define MM_B_SERDES_GTX_STATUS_21_RXNOTINTABLE_3_0 (uint32_t)0x0000000f
#define MM_B_SERDES_GTX_STATUS_22_RXCDRLOCK      (uint32_t)0x40000000
#define MM_B_SERDES_GTX_STATUS_22_RXRESETDONE    (uint32_t)0x20000000
#define MM_B_SERDES_GTX_STATUS_22_RXPHALIGNDONE  (uint32_t)0x10000000
#define MM_B_SERDES_GTX_STATUS_22_TXRESETDONE    (uint32_t)0x04000000
#define MM_B_SERDES_GTX_STATUS_22_QPLLLOCK       (uint32_t)0x02000000
#define MM_B_SERDES_GTX_STATUS_22_DATA_ADJ_CNT_23_16 (uint32_t)0x00ff0000
#define MM_B_SERDES_GTX_STATUS_22_RXDISPERR_11_8 (uint32_t)0x00000f00
#define MM_B_SERDES_GTX_STATUS_22_RXNOTINTABLE_3_0 (uint32_t)0x0000000f
#define MM_B_SERDES_GTX_STATUS_23_RXCDRLOCK      (uint32_t)0x40000000
#define MM_B_SERDES_GTX_STATUS_23_RXRESETDONE    (uint32_t)0x20000000
#define MM_B_SERDES_GTX_STATUS_23_RXPHALIGNDONE  (uint32_t)0x10000000
#define MM_B_SERDES_GTX_STATUS_23_TXRESETDONE    (uint32_t)0x04000000
#define MM_B_SERDES_GTX_STATUS_23_QPLLLOCK       (uint32_t)0x02000000
#define MM_B_SERDES_GTX_STATUS_23_DATA_ADJ_CNT_23_16 (uint32_t)0x00ff0000
#define MM_B_SERDES_GTX_STATUS_23_RXDISPERR_11_8 (uint32_t)0x00000f00
#define MM_B_SERDES_GTX_STATUS_23_RXNOTINTABLE_3_0 (uint32_t)0x0000000f
#define MM_B_SERDES_GTX_STATUS1_0_DATA_PATH_RESET_CNTER_31_24 (uint32_t)0xff000000
#define MM_B_SERDES_GTX_STATUS1_0_DATA_PATH_CDR_ULOCK_CNTER_23_16 (uint32_t)0x00ff0000
#define MM_B_SERDES_GTX_STATUS1_0_RXPRBSERR_INDIC (uint32_t)0x00000200
#define MM_B_SERDES_GTX_STATUS1_0_SM_RESET_RX_8_6 (uint32_t)0x000001c0
#define MM_B_SERDES_GTX_STATUS1_0_SM_RESET_TX_5_3 (uint32_t)0x00000038
#define MM_B_SERDES_GTX_STATUS1_0_SM_RESET_ALL_2_0 (uint32_t)0x00000007
#define MM_B_SERDES_GTX_STATUS1_1_DATA_PATH_RESET_CNTER_31_24 (uint32_t)0xff000000
#define MM_B_SERDES_GTX_STATUS1_1_DATA_PATH_CDR_ULOCK_CNTER_23_16 (uint32_t)0x00ff0000
#define MM_B_SERDES_GTX_STATUS1_1_RXPRBSERR_INDIC (uint32_t)0x00000200
#define MM_B_SERDES_GTX_STATUS1_1_SM_RESET_RX_8_6 (uint32_t)0x000001c0
#define MM_B_SERDES_GTX_STATUS1_1_SM_RESET_TX_5_3 (uint32_t)0x00000038
#define MM_B_SERDES_GTX_STATUS1_1_SM_RESET_ALL_2_0 (uint32_t)0x00000007
#define MM_B_SERDES_GTX_STATUS1_2_DATA_PATH_RESET_CNTER_31_24 (uint32_t)0xff000000
#define MM_B_SERDES_GTX_STATUS1_2_DATA_PATH_CDR_ULOCK_CNTER_23_16 (uint32_t)0x00ff0000
#define MM_B_SERDES_GTX_STATUS1_2_RXPRBSERR_INDIC (uint32_t)0x00000200
#define MM_B_SERDES_GTX_STATUS1_2_SM_RESET_RX_8_6 (uint32_t)0x000001c0
#define MM_B_SERDES_GTX_STATUS1_2_SM_RESET_TX_5_3 (uint32_t)0x00000038
#define MM_B_SERDES_GTX_STATUS1_2_SM_RESET_ALL_2_0 (uint32_t)0x00000007
#define MM_B_SERDES_GTX_STATUS1_3_DATA_PATH_RESET_CNTER_31_24 (uint32_t)0xff000000
#define MM_B_SERDES_GTX_STATUS1_3_DATA_PATH_CDR_ULOCK_CNTER_23_16 (uint32_t)0x00ff0000
#define MM_B_SERDES_GTX_STATUS1_3_RXPRBSERR_INDIC (uint32_t)0x00000200
#define MM_B_SERDES_GTX_STATUS1_3_SM_RESET_RX_8_6 (uint32_t)0x000001c0
#define MM_B_SERDES_GTX_STATUS1_3_SM_RESET_TX_5_3 (uint32_t)0x00000038
#define MM_B_SERDES_GTX_STATUS1_3_SM_RESET_ALL_2_0 (uint32_t)0x00000007
#define MM_B_SERDES_GTX_STATUS1_4_DATA_PATH_RESET_CNTER_31_24 (uint32_t)0xff000000
#define MM_B_SERDES_GTX_STATUS1_4_DATA_PATH_CDR_ULOCK_CNTER_23_16 (uint32_t)0x00ff0000
#define MM_B_SERDES_GTX_STATUS1_4_RXPRBSERR_INDIC (uint32_t)0x00000200
#define MM_B_SERDES_GTX_STATUS1_4_SM_RESET_RX_8_6 (uint32_t)0x000001c0
#define MM_B_SERDES_GTX_STATUS1_4_SM_RESET_TX_5_3 (uint32_t)0x00000038
#define MM_B_SERDES_GTX_STATUS1_4_SM_RESET_ALL_2_0 (uint32_t)0x00000007
#define MM_B_SERDES_GTX_STATUS1_5_DATA_PATH_RESET_CNTER_31_24 (uint32_t)0xff000000
#define MM_B_SERDES_GTX_STATUS1_5_DATA_PATH_CDR_ULOCK_CNTER_23_16 (uint32_t)0x00ff0000
#define MM_B_SERDES_GTX_STATUS1_5_RXPRBSERR_INDIC (uint32_t)0x00000200
#define MM_B_SERDES_GTX_STATUS1_5_SM_RESET_RX_8_6 (uint32_t)0x000001c0
#define MM_B_SERDES_GTX_STATUS1_5_SM_RESET_TX_5_3 (uint32_t)0x00000038
#define MM_B_SERDES_GTX_STATUS1_5_SM_RESET_ALL_2_0 (uint32_t)0x00000007
#define MM_B_SERDES_GTX_STATUS1_6_DATA_PATH_RESET_CNTER_31_24 (uint32_t)0xff000000
#define MM_B_SERDES_GTX_STATUS1_6_DATA_PATH_CDR_ULOCK_CNTER_23_16 (uint32_t)0x00ff0000
#define MM_B_SERDES_GTX_STATUS1_6_RXPRBSERR_INDIC (uint32_t)0x00000200
#define MM_B_SERDES_GTX_STATUS1_6_SM_RESET_RX_8_6 (uint32_t)0x000001c0
#define MM_B_SERDES_GTX_STATUS1_6_SM_RESET_TX_5_3 (uint32_t)0x00000038
#define MM_B_SERDES_GTX_STATUS1_6_SM_RESET_ALL_2_0 (uint32_t)0x00000007
#define MM_B_SERDES_GTX_STATUS1_7_DATA_PATH_RESET_CNTER_31_24 (uint32_t)0xff000000
#define MM_B_SERDES_GTX_STATUS1_7_DATA_PATH_CDR_ULOCK_CNTER_23_16 (uint32_t)0x00ff0000
#define MM_B_SERDES_GTX_STATUS1_7_RXPRBSERR_INDIC (uint32_t)0x00000200
#define MM_B_SERDES_GTX_STATUS1_7_SM_RESET_RX_8_6 (uint32_t)0x000001c0
#define MM_B_SERDES_GTX_STATUS1_7_SM_RESET_TX_5_3 (uint32_t)0x00000038
#define MM_B_SERDES_GTX_STATUS1_7_SM_RESET_ALL_2_0 (uint32_t)0x00000007
#define MM_B_SERDES_GTX_STATUS1_8_DATA_PATH_RESET_CNTER_31_24 (uint32_t)0xff000000
#define MM_B_SERDES_GTX_STATUS1_8_DATA_PATH_CDR_ULOCK_CNTER_23_16 (uint32_t)0x00ff0000
#define MM_B_SERDES_GTX_STATUS1_8_RXPRBSERR_INDIC (uint32_t)0x00000200
#define MM_B_SERDES_GTX_STATUS1_8_SM_RESET_RX_8_6 (uint32_t)0x000001c0
#define MM_B_SERDES_GTX_STATUS1_8_SM_RESET_TX_5_3 (uint32_t)0x00000038
#define MM_B_SERDES_GTX_STATUS1_8_SM_RESET_ALL_2_0 (uint32_t)0x00000007
#define MM_B_SERDES_GTX_STATUS1_9_DATA_PATH_RESET_CNTER_31_24 (uint32_t)0xff000000
#define MM_B_SERDES_GTX_STATUS1_9_DATA_PATH_CDR_ULOCK_CNTER_23_16 (uint32_t)0x00ff0000
#define MM_B_SERDES_GTX_STATUS1_9_RXPRBSERR_INDIC (uint32_t)0x00000200
#define MM_B_SERDES_GTX_STATUS1_9_SM_RESET_RX_8_6 (uint32_t)0x000001c0
#define MM_B_SERDES_GTX_STATUS1_9_SM_RESET_TX_5_3 (uint32_t)0x00000038
#define MM_B_SERDES_GTX_STATUS1_9_SM_RESET_ALL_2_0 (uint32_t)0x00000007
#define MM_B_SERDES_GTX_STATUS1_10_DATA_PATH_RESET_CNTER_31_24 (uint32_t)0xff000000
#define MM_B_SERDES_GTX_STATUS1_10_DATA_PATH_CDR_ULOCK_CNTER_23_16 (uint32_t)0x00ff0000
#define MM_B_SERDES_GTX_STATUS1_10_RXPRBSERR_INDIC (uint32_t)0x00000200
#define MM_B_SERDES_GTX_STATUS1_10_SM_RESET_RX_8_6 (uint32_t)0x000001c0
#define MM_B_SERDES_GTX_STATUS1_10_SM_RESET_TX_5_3 (uint32_t)0x00000038
#define MM_B_SERDES_GTX_STATUS1_10_SM_RESET_ALL_2_0 (uint32_t)0x00000007
#define MM_B_SERDES_GTX_STATUS1_11_DATA_PATH_RESET_CNTER_31_24 (uint32_t)0xff000000
#define MM_B_SERDES_GTX_STATUS1_11_DATA_PATH_CDR_ULOCK_CNTER_23_16 (uint32_t)0x00ff0000
#define MM_B_SERDES_GTX_STATUS1_11_RXPRBSERR_INDIC (uint32_t)0x00000200
#define MM_B_SERDES_GTX_STATUS1_11_SM_RESET_RX_8_6 (uint32_t)0x000001c0
#define MM_B_SERDES_GTX_STATUS1_11_SM_RESET_TX_5_3 (uint32_t)0x00000038
#define MM_B_SERDES_GTX_STATUS1_11_SM_RESET_ALL_2_0 (uint32_t)0x00000007
#define MM_B_SERDES_GTX_STATUS1_12_DATA_PATH_RESET_CNTER_31_24 (uint32_t)0xff000000
#define MM_B_SERDES_GTX_STATUS1_12_DATA_PATH_CDR_ULOCK_CNTER_23_16 (uint32_t)0x00ff0000
#define MM_B_SERDES_GTX_STATUS1_12_RXPRBSERR_INDIC (uint32_t)0x00000200
#define MM_B_SERDES_GTX_STATUS1_12_SM_RESET_RX_8_6 (uint32_t)0x000001c0
#define MM_B_SERDES_GTX_STATUS1_12_SM_RESET_TX_5_3 (uint32_t)0x00000038
#define MM_B_SERDES_GTX_STATUS1_12_SM_RESET_ALL_2_0 (uint32_t)0x00000007
#define MM_B_SERDES_GTX_STATUS1_13_DATA_PATH_RESET_CNTER_31_24 (uint32_t)0xff000000
#define MM_B_SERDES_GTX_STATUS1_13_DATA_PATH_CDR_ULOCK_CNTER_23_16 (uint32_t)0x00ff0000
#define MM_B_SERDES_GTX_STATUS1_13_RXPRBSERR_INDIC (uint32_t)0x00000200
#define MM_B_SERDES_GTX_STATUS1_13_SM_RESET_RX_8_6 (uint32_t)0x000001c0
#define MM_B_SERDES_GTX_STATUS1_13_SM_RESET_TX_5_3 (uint32_t)0x00000038
#define MM_B_SERDES_GTX_STATUS1_13_SM_RESET_ALL_2_0 (uint32_t)0x00000007
#define MM_B_SERDES_GTX_STATUS1_14_DATA_PATH_RESET_CNTER_31_24 (uint32_t)0xff000000
#define MM_B_SERDES_GTX_STATUS1_14_DATA_PATH_CDR_ULOCK_CNTER_23_16 (uint32_t)0x00ff0000
#define MM_B_SERDES_GTX_STATUS1_14_RXPRBSERR_INDIC (uint32_t)0x00000200
#define MM_B_SERDES_GTX_STATUS1_14_SM_RESET_RX_8_6 (uint32_t)0x000001c0
#define MM_B_SERDES_GTX_STATUS1_14_SM_RESET_TX_5_3 (uint32_t)0x00000038
#define MM_B_SERDES_GTX_STATUS1_14_SM_RESET_ALL_2_0 (uint32_t)0x00000007
#define MM_B_SERDES_GTX_STATUS1_15_DATA_PATH_RESET_CNTER_31_24 (uint32_t)0xff000000
#define MM_B_SERDES_GTX_STATUS1_15_DATA_PATH_CDR_ULOCK_CNTER_23_16 (uint32_t)0x00ff0000
#define MM_B_SERDES_GTX_STATUS1_15_RXPRBSERR_INDIC (uint32_t)0x00000200
#define MM_B_SERDES_GTX_STATUS1_15_SM_RESET_RX_8_6 (uint32_t)0x000001c0
#define MM_B_SERDES_GTX_STATUS1_15_SM_RESET_TX_5_3 (uint32_t)0x00000038
#define MM_B_SERDES_GTX_STATUS1_15_SM_RESET_ALL_2_0 (uint32_t)0x00000007
#define MM_B_SERDES_GTX_STATUS1_16_DATA_PATH_RESET_CNTER_31_24 (uint32_t)0xff000000
#define MM_B_SERDES_GTX_STATUS1_16_DATA_PATH_CDR_ULOCK_CNTER_23_16 (uint32_t)0x00ff0000
#define MM_B_SERDES_GTX_STATUS1_16_RXPRBSERR_INDIC (uint32_t)0x00000200
#define MM_B_SERDES_GTX_STATUS1_16_SM_RESET_RX_8_6 (uint32_t)0x000001c0
#define MM_B_SERDES_GTX_STATUS1_16_SM_RESET_TX_5_3 (uint32_t)0x00000038
#define MM_B_SERDES_GTX_STATUS1_16_SM_RESET_ALL_2_0 (uint32_t)0x00000007
#define MM_B_SERDES_GTX_STATUS1_17_DATA_PATH_RESET_CNTER_31_24 (uint32_t)0xff000000
#define MM_B_SERDES_GTX_STATUS1_17_DATA_PATH_CDR_ULOCK_CNTER_23_16 (uint32_t)0x00ff0000
#define MM_B_SERDES_GTX_STATUS1_17_RXPRBSERR_INDIC (uint32_t)0x00000200
#define MM_B_SERDES_GTX_STATUS1_17_SM_RESET_RX_8_6 (uint32_t)0x000001c0
#define MM_B_SERDES_GTX_STATUS1_17_SM_RESET_TX_5_3 (uint32_t)0x00000038
#define MM_B_SERDES_GTX_STATUS1_17_SM_RESET_ALL_2_0 (uint32_t)0x00000007
#define MM_B_SERDES_GTX_STATUS1_18_DATA_PATH_RESET_CNTER_31_24 (uint32_t)0xff000000
#define MM_B_SERDES_GTX_STATUS1_18_DATA_PATH_CDR_ULOCK_CNTER_23_16 (uint32_t)0x00ff0000
#define MM_B_SERDES_GTX_STATUS1_18_RXPRBSERR_INDIC (uint32_t)0x00000200
#define MM_B_SERDES_GTX_STATUS1_18_SM_RESET_RX_8_6 (uint32_t)0x000001c0
#define MM_B_SERDES_GTX_STATUS1_18_SM_RESET_TX_5_3 (uint32_t)0x00000038
#define MM_B_SERDES_GTX_STATUS1_18_SM_RESET_ALL_2_0 (uint32_t)0x00000007
#define MM_B_SERDES_GTX_STATUS1_19_DATA_PATH_RESET_CNTER_31_24 (uint32_t)0xff000000
#define MM_B_SERDES_GTX_STATUS1_19_DATA_PATH_CDR_ULOCK_CNTER_23_16 (uint32_t)0x00ff0000
#define MM_B_SERDES_GTX_STATUS1_19_RXPRBSERR_INDIC (uint32_t)0x00000200
#define MM_B_SERDES_GTX_STATUS1_19_SM_RESET_RX_8_6 (uint32_t)0x000001c0
#define MM_B_SERDES_GTX_STATUS1_19_SM_RESET_TX_5_3 (uint32_t)0x00000038
#define MM_B_SERDES_GTX_STATUS1_19_SM_RESET_ALL_2_0 (uint32_t)0x00000007
#define MM_B_SERDES_GTX_STATUS1_20_DATA_PATH_RESET_CNTER_31_24 (uint32_t)0xff000000
#define MM_B_SERDES_GTX_STATUS1_20_DATA_PATH_CDR_ULOCK_CNTER_23_16 (uint32_t)0x00ff0000
#define MM_B_SERDES_GTX_STATUS1_20_RXPRBSERR_INDIC (uint32_t)0x00000200
#define MM_B_SERDES_GTX_STATUS1_20_SM_RESET_RX_8_6 (uint32_t)0x000001c0
#define MM_B_SERDES_GTX_STATUS1_20_SM_RESET_TX_5_3 (uint32_t)0x00000038
#define MM_B_SERDES_GTX_STATUS1_20_SM_RESET_ALL_2_0 (uint32_t)0x00000007
#define MM_B_SERDES_GTX_STATUS1_21_DATA_PATH_RESET_CNTER_31_24 (uint32_t)0xff000000
#define MM_B_SERDES_GTX_STATUS1_21_DATA_PATH_CDR_ULOCK_CNTER_23_16 (uint32_t)0x00ff0000
#define MM_B_SERDES_GTX_STATUS1_21_RXPRBSERR_INDIC (uint32_t)0x00000200
#define MM_B_SERDES_GTX_STATUS1_21_SM_RESET_RX_8_6 (uint32_t)0x000001c0
#define MM_B_SERDES_GTX_STATUS1_21_SM_RESET_TX_5_3 (uint32_t)0x00000038
#define MM_B_SERDES_GTX_STATUS1_21_SM_RESET_ALL_2_0 (uint32_t)0x00000007
#define MM_B_SERDES_GTX_STATUS1_22_DATA_PATH_RESET_CNTER_31_24 (uint32_t)0xff000000
#define MM_B_SERDES_GTX_STATUS1_22_DATA_PATH_CDR_ULOCK_CNTER_23_16 (uint32_t)0x00ff0000
#define MM_B_SERDES_GTX_STATUS1_22_RXPRBSERR_INDIC (uint32_t)0x00000200
#define MM_B_SERDES_GTX_STATUS1_22_SM_RESET_RX_8_6 (uint32_t)0x000001c0
#define MM_B_SERDES_GTX_STATUS1_22_SM_RESET_TX_5_3 (uint32_t)0x00000038
#define MM_B_SERDES_GTX_STATUS1_22_SM_RESET_ALL_2_0 (uint32_t)0x00000007
#define MM_B_SERDES_GTX_STATUS1_23_DATA_PATH_RESET_CNTER_31_24 (uint32_t)0xff000000
#define MM_B_SERDES_GTX_STATUS1_23_DATA_PATH_CDR_ULOCK_CNTER_23_16 (uint32_t)0x00ff0000
#define MM_B_SERDES_GTX_STATUS1_23_RXPRBSERR_INDIC (uint32_t)0x00000200
#define MM_B_SERDES_GTX_STATUS1_23_SM_RESET_RX_8_6 (uint32_t)0x000001c0
#define MM_B_SERDES_GTX_STATUS1_23_SM_RESET_TX_5_3 (uint32_t)0x00000038
#define MM_B_SERDES_GTX_STATUS1_23_SM_RESET_ALL_2_0 (uint32_t)0x00000007
#define MM_B_SERDES_PRBS_ERR_0_CNT_31_0          (uint32_t)0xffffffff
#define MM_B_SERDES_PRBS_ERR_1_CNT_31_0          (uint32_t)0xffffffff
#define MM_B_SERDES_PRBS_ERR_2_CNT_31_0          (uint32_t)0xffffffff
#define MM_B_SERDES_PRBS_ERR_3_CNT_31_0          (uint32_t)0xffffffff
#define MM_B_SERDES_PRBS_ERR_4_CNT_31_0          (uint32_t)0xffffffff
#define MM_B_SERDES_PRBS_ERR_5_CNT_31_0          (uint32_t)0xffffffff
#define MM_B_SERDES_PRBS_ERR_6_CNT_31_0          (uint32_t)0xffffffff
#define MM_B_SERDES_PRBS_ERR_7_CNT_31_0          (uint32_t)0xffffffff
#define MM_B_SERDES_PRBS_ERR_8_CNT_31_0          (uint32_t)0xffffffff
#define MM_B_SERDES_PRBS_ERR_9_CNT_31_0          (uint32_t)0xffffffff
#define MM_B_SERDES_PRBS_ERR_10_CNT_31_0         (uint32_t)0xffffffff
#define MM_B_SERDES_PRBS_ERR_11_CNT_31_0         (uint32_t)0xffffffff
#define MM_B_SERDES_PRBS_ERR_12_CNT_31_0         (uint32_t)0xffffffff
#define MM_B_SERDES_PRBS_ERR_13_CNT_31_0         (uint32_t)0xffffffff
#define MM_B_SERDES_PRBS_ERR_14_CNT_31_0         (uint32_t)0xffffffff
#define MM_B_SERDES_PRBS_ERR_15_CNT_31_0         (uint32_t)0xffffffff
#define MM_B_SERDES_PRBS_ERR_16_CNT_31_0         (uint32_t)0xffffffff
#define MM_B_SERDES_PRBS_ERR_17_CNT_31_0         (uint32_t)0xffffffff
#define MM_B_SERDES_PRBS_ERR_18_CNT_31_0         (uint32_t)0xffffffff
#define MM_B_SERDES_PRBS_ERR_19_CNT_31_0         (uint32_t)0xffffffff
#define MM_B_SERDES_PRBS_ERR_20_CNT_31_0         (uint32_t)0xffffffff
#define MM_B_SERDES_PRBS_ERR_21_CNT_31_0         (uint32_t)0xffffffff
#define MM_B_SERDES_PRBS_ERR_22_CNT_31_0         (uint32_t)0xffffffff
#define MM_B_SERDES_PRBS_ERR_23_CNT_31_0         (uint32_t)0xffffffff
#define MM_B_SERDES_QPLL_RST_QPLL5_RESET         (uint32_t)0x00000020
#define MM_B_SERDES_QPLL_RST_QPLL4_RESET         (uint32_t)0x00000010
#define MM_B_SERDES_QPLL_RST_QPLL3_RESET         (uint32_t)0x00000008
#define MM_B_SERDES_QPLL_RST_QPLL2_RESET         (uint32_t)0x00000004
#define MM_B_SERDES_QPLL_RST_QPLL1_RESET         (uint32_t)0x00000002
#define MM_B_SERDES_QPLL_RST_QPLL0_RESET         (uint32_t)0x00000001
#define MM_B_SERDES_COMMON_DCMD_CMD              (uint32_t)0x00000001
#define MM_B_SERDES_COMMON_DPORT_EN              (uint32_t)0x80000000
#define MM_B_SERDES_COMMON_DPORT_RWN             (uint32_t)0x20000000
#define MM_B_SERDES_COMMON_DPORT_ADDR_27_16      (uint32_t)0x0fff0000
#define MM_B_SERDES_COMMON_DPORT_DATA_15_0       (uint32_t)0x0000ffff

/*** REG *********************************************************************/
#define MM_B_WIRETAP_IRQ                         (uint32_t)0x00004800
#define MM_B_WIRETAP_IRQ_TRAP                    (uint32_t)0x00004801
#define MM_B_WIRETAP_IRQ_MASK                    (uint32_t)0x00004802
#define MM_B_WIRETAP_IRQ_FORCE                   (uint32_t)0x00004803
#define MM_B_WIRETAP_IRQ_DB                      (uint32_t)0x00004804
#define MM_B_WIRETAP_IRQ_TRIG                    (uint32_t)0x00004805
#define MM_B_WIRETAP_CH_CFG                      (uint32_t)0x00004806
#define MM_B_WIRETAP_STATUS                      (uint32_t)0x00004807
#define MM_B_WIRETAP_DBG_CTRL                    (uint32_t)0x00004808
#define MM_B_WIRETAP_EXE_CTRL                    (uint32_t)0x00004809
#define MM_B_WIRETAP_CH0_BASE_ADDR               (uint32_t)0x0000480a
#define MM_B_WIRETAP_CH1_BASE_ADDR               (uint32_t)0x0000480b
#define MM_B_WIRETAP_CH2_BASE_ADDR               (uint32_t)0x0000480c
#define MM_B_WIRETAP_CH0_SPACE                   (uint32_t)0x0000480d
#define MM_B_WIRETAP_CH1_SPACE                   (uint32_t)0x0000480e
#define MM_B_WIRETAP_CH2_SPACE                   (uint32_t)0x0000480f
#define MM_B_WIRETAP_CH0_INT_DELAY               (uint32_t)0x00004810
#define MM_B_WIRETAP_CH1_INT_DELAY               (uint32_t)0x00004811
#define MM_B_WIRETAP_CH2_INT_DELAY               (uint32_t)0x00004812
#define MM_B_WIRETAP_CH0_CFG                     (uint32_t)0x00004813
#define MM_B_WIRETAP_CH1_CFG                     (uint32_t)0x00004814
#define MM_B_WIRETAP_CH2_CFG                     (uint32_t)0x00004815
#define MM_B_WIRETAP_TRIG_DELAY                  (uint32_t)0x00004816
#define MM_B_WIRETAP_TRIG_WIDTH                  (uint32_t)0x00004817

/*** FIELD *******************************************************************/
#define MM_B_WIRETAP_IRQ_HP0_DATA_DONE           (uint32_t)0x80000000
#define MM_B_WIRETAP_IRQ_HP1_DATA_DONE           (uint32_t)0x40000000
#define MM_B_WIRETAP_IRQ_HP2_DATA_DONE           (uint32_t)0x20000000
#define MM_B_WIRETAP_IRQ_TRAP_HP0_DATA_DONE      (uint32_t)0x80000000
#define MM_B_WIRETAP_IRQ_TRAP_HP1_DATA_DONE      (uint32_t)0x40000000
#define MM_B_WIRETAP_IRQ_TRAP_HP2_DATA_DONE      (uint32_t)0x20000000
#define MM_B_WIRETAP_IRQ_MASK_HP0_DATA_DONE      (uint32_t)0x80000000
#define MM_B_WIRETAP_IRQ_MASK_HP1_DATA_DONE      (uint32_t)0x40000000
#define MM_B_WIRETAP_IRQ_MASK_HP2_DATA_DONE      (uint32_t)0x20000000
#define MM_B_WIRETAP_IRQ_FORCE_HP0_DATA_DONE     (uint32_t)0x80000000
#define MM_B_WIRETAP_IRQ_FORCE_HP1_DATA_DONE     (uint32_t)0x40000000
#define MM_B_WIRETAP_IRQ_FORCE_HP2_DATA_DONE     (uint32_t)0x20000000
#define MM_B_WIRETAP_IRQ_DB_HP0_DATA_DONE        (uint32_t)0x80000000
#define MM_B_WIRETAP_IRQ_DB_HP1_DATA_DONE        (uint32_t)0x40000000
#define MM_B_WIRETAP_IRQ_DB_HP2_DATA_DONE        (uint32_t)0x20000000
#define MM_B_WIRETAP_IRQ_TRIG_HP0_DATA_DONE      (uint32_t)0x80000000
#define MM_B_WIRETAP_IRQ_TRIG_HP1_DATA_DONE      (uint32_t)0x40000000
#define MM_B_WIRETAP_IRQ_TRIG_HP2_DATA_DONE      (uint32_t)0x20000000
#define MM_B_WIRETAP_CH_CFG_DBG_FORCE            (uint32_t)0x00010000
#define MM_B_WIRETAP_CH_CFG_CAR_SEL_12_11        (uint32_t)0x00001800
#define MM_B_WIRETAP_CH_CFG_TRIG_MODE_10_9       (uint32_t)0x00000600
#define MM_B_WIRETAP_CH_CFG_CH2_SEQ              (uint32_t)0x00000100
#define MM_B_WIRETAP_CH_CFG_CH1_SEQ              (uint32_t)0x00000080
#define MM_B_WIRETAP_CH_CFG_CH0_SEQ              (uint32_t)0x00000040
#define MM_B_WIRETAP_CH_CFG_CH2_EN               (uint32_t)0x00000020
#define MM_B_WIRETAP_CH_CFG_CH1_EN               (uint32_t)0x00000010
#define MM_B_WIRETAP_CH_CFG_CH0_EN               (uint32_t)0x00000008
#define MM_B_WIRETAP_CH_CFG_CH2_SPD              (uint32_t)0x00000004
#define MM_B_WIRETAP_CH_CFG_CH1_SPD              (uint32_t)0x00000002
#define MM_B_WIRETAP_CH_CFG_CH0_SPD              (uint32_t)0x00000001
#define MM_B_WIRETAP_STATUS_CH2_DATA_FIFO_DROP   (uint32_t)0x80000000
#define MM_B_WIRETAP_STATUS_CH2_CMD_FIFO_DROP    (uint32_t)0x40000000
#define MM_B_WIRETAP_STATUS_CH1_DATA_FIFO_DROP   (uint32_t)0x20000000
#define MM_B_WIRETAP_STATUS_CH1_CMD_FIFO_DROP    (uint32_t)0x10000000
#define MM_B_WIRETAP_STATUS_CH0_DATA_FIFO_DROP   (uint32_t)0x08000000
#define MM_B_WIRETAP_STATUS_CH0_CMD_FIFO_DROP    (uint32_t)0x04000000
#define MM_B_WIRETAP_STATUS_CH2_DRAM_OUT_RANGE   (uint32_t)0x02000000
#define MM_B_WIRETAP_STATUS_CH1_DRAM_OUT_RANGE   (uint32_t)0x01000000
#define MM_B_WIRETAP_STATUS_CH0_DRAM_OUT_RANGE   (uint32_t)0x00800000
#define MM_B_WIRETAP_STATUS_CH2_DM_ERR           (uint32_t)0x00400000
#define MM_B_WIRETAP_STATUS_CH1_DM_ERR           (uint32_t)0x00200000
#define MM_B_WIRETAP_STATUS_CH0_DM_ERR           (uint32_t)0x00100000
#define MM_B_WIRETAP_STATUS_CH2_SOF_ERR          (uint32_t)0x00080000
#define MM_B_WIRETAP_STATUS_CH1_SOF_ERR          (uint32_t)0x00040000
#define MM_B_WIRETAP_STATUS_CH0_SOF_ERR          (uint32_t)0x00020000
#define MM_B_WIRETAP_STATUS_CH2_EOF_ERR          (uint32_t)0x00010000
#define MM_B_WIRETAP_STATUS_CH1_EOF_ERR          (uint32_t)0x00008000
#define MM_B_WIRETAP_STATUS_CH0_EOF_ERR          (uint32_t)0x00004000
#define MM_B_WIRETAP_DBG_CTRL_FRM_LEN_31_0       (uint32_t)0xffffffff
#define MM_B_WIRETAP_EXE_CTRL_START              (uint32_t)0x00000001
#define MM_B_WIRETAP_CH0_BASE_ADDR_ADDR_31_0     (uint32_t)0xffffffff
#define MM_B_WIRETAP_CH1_BASE_ADDR_ADDR_31_0     (uint32_t)0xffffffff
#define MM_B_WIRETAP_CH2_BASE_ADDR_ADDR_31_0     (uint32_t)0xffffffff
#define MM_B_WIRETAP_CH0_SPACE_LEN_31_0          (uint32_t)0xffffffff
#define MM_B_WIRETAP_CH1_SPACE_LEN_31_0          (uint32_t)0xffffffff
#define MM_B_WIRETAP_CH2_SPACE_LEN_31_0          (uint32_t)0xffffffff
#define MM_B_WIRETAP_CH0_INT_DELAY_CYC_15_0      (uint32_t)0x0000ffff
#define MM_B_WIRETAP_CH1_INT_DELAY_CYC_15_0      (uint32_t)0x0000ffff
#define MM_B_WIRETAP_CH2_INT_DELAY_CYC_15_0      (uint32_t)0x0000ffff
#define MM_B_WIRETAP_CH0_CFG_M_31_16             (uint32_t)0xffff0000
#define MM_B_WIRETAP_CH0_CFG_CH_1_0              (uint32_t)0x00000003
#define MM_B_WIRETAP_CH1_CFG_M_31_16             (uint32_t)0xffff0000
#define MM_B_WIRETAP_CH1_CFG_CH_1_0              (uint32_t)0x00000003
#define MM_B_WIRETAP_CH2_CFG_M_31_16             (uint32_t)0xffff0000
#define MM_B_WIRETAP_CH2_CFG_CH_1_0              (uint32_t)0x00000003
#define MM_B_WIRETAP_TRIG_DELAY_CYC_31_0         (uint32_t)0xffffffff
#define MM_B_WIRETAP_TRIG_WIDTH_CYC_31_0         (uint32_t)0xffffffff

/*** REG *********************************************************************/
#define MM_B_OPB_UART_STATUS                     (uint32_t)0x00004c00
#define MM_B_OPB_UART_STATUS_TRAP                (uint32_t)0x00004c01
#define MM_B_OPB_UART_STATUS_MASK                (uint32_t)0x00004c02
#define MM_B_OPB_UART_STATUS_FORCE               (uint32_t)0x00004c03
#define MM_B_OPB_UART_STATUS_DB                  (uint32_t)0x00004c04
#define MM_B_OPB_UART_STATUS_TRIG                (uint32_t)0x00004c05
#define MM_B_OPB_UART_CTRL                       (uint32_t)0x00004c0a
#define MM_B_OPB_UART_CMD                        (uint32_t)0x00004c0b

/*** FIELD *******************************************************************/
#define MM_B_OPB_UART_STATUS_EN_OPB              (uint32_t)0x00000100
#define MM_B_OPB_UART_STATUS_BUSY                (uint32_t)0x00000010
#define MM_B_OPB_UART_STATUS_OPB_ERR             (uint32_t)0x00000008
#define MM_B_OPB_UART_STATUS_OPB_TO              (uint32_t)0x00000004
#define MM_B_OPB_UART_STATUS_ILL_CMD             (uint32_t)0x00000002
#define MM_B_OPB_UART_STATUS_FULL                (uint32_t)0x00000001
#define MM_B_OPB_UART_STATUS_TRAP_EN_OPB         (uint32_t)0x00000100
#define MM_B_OPB_UART_STATUS_TRAP_BUSY           (uint32_t)0x00000010
#define MM_B_OPB_UART_STATUS_TRAP_OPB_ERR        (uint32_t)0x00000008
#define MM_B_OPB_UART_STATUS_TRAP_OPB_TO         (uint32_t)0x00000004
#define MM_B_OPB_UART_STATUS_TRAP_ILL_CMD        (uint32_t)0x00000002
#define MM_B_OPB_UART_STATUS_TRAP_FULL           (uint32_t)0x00000001
#define MM_B_OPB_UART_STATUS_MASK_EN_OPB         (uint32_t)0x00000100
#define MM_B_OPB_UART_STATUS_MASK_BUSY           (uint32_t)0x00000010
#define MM_B_OPB_UART_STATUS_MASK_OPB_ERR        (uint32_t)0x00000008
#define MM_B_OPB_UART_STATUS_MASK_OPB_TO         (uint32_t)0x00000004
#define MM_B_OPB_UART_STATUS_MASK_ILL_CMD        (uint32_t)0x00000002
#define MM_B_OPB_UART_STATUS_MASK_FULL           (uint32_t)0x00000001
#define MM_B_OPB_UART_STATUS_FORCE_EN_OPB        (uint32_t)0x00000100
#define MM_B_OPB_UART_STATUS_FORCE_BUSY          (uint32_t)0x00000010
#define MM_B_OPB_UART_STATUS_FORCE_OPB_ERR       (uint32_t)0x00000008
#define MM_B_OPB_UART_STATUS_FORCE_OPB_TO        (uint32_t)0x00000004
#define MM_B_OPB_UART_STATUS_FORCE_ILL_CMD       (uint32_t)0x00000002
#define MM_B_OPB_UART_STATUS_FORCE_FULL          (uint32_t)0x00000001
#define MM_B_OPB_UART_STATUS_DB_EN_OPB           (uint32_t)0x00000100
#define MM_B_OPB_UART_STATUS_DB_BUSY             (uint32_t)0x00000010
#define MM_B_OPB_UART_STATUS_DB_OPB_ERR          (uint32_t)0x00000008
#define MM_B_OPB_UART_STATUS_DB_OPB_TO           (uint32_t)0x00000004
#define MM_B_OPB_UART_STATUS_DB_ILL_CMD          (uint32_t)0x00000002
#define MM_B_OPB_UART_STATUS_DB_FULL             (uint32_t)0x00000001
#define MM_B_OPB_UART_STATUS_TRIG_EN_OPB         (uint32_t)0x00000100
#define MM_B_OPB_UART_STATUS_TRIG_BUSY           (uint32_t)0x00000010
#define MM_B_OPB_UART_STATUS_TRIG_OPB_ERR        (uint32_t)0x00000008
#define MM_B_OPB_UART_STATUS_TRIG_OPB_TO         (uint32_t)0x00000004
#define MM_B_OPB_UART_STATUS_TRIG_ILL_CMD        (uint32_t)0x00000002
#define MM_B_OPB_UART_STATUS_TRIG_FULL           (uint32_t)0x00000001
#define MM_B_OPB_UART_CTRL_SEL_11_10             (uint32_t)0x00000c00
#define MM_B_OPB_UART_CTRL_BAUD_9_8              (uint32_t)0x00000300
#define MM_B_OPB_UART_CTRL_EN_IRQ                (uint32_t)0x00000010
#define MM_B_OPB_UART_CTRL_EN_TIMEOUT            (uint32_t)0x00000004
#define MM_B_OPB_UART_CTRL_EN_FLOW               (uint32_t)0x00000002
#define MM_B_OPB_UART_CTRL_EN                    (uint32_t)0x00000001
#define MM_B_OPB_UART_CMD_TEST                   (uint32_t)0x00000010
#define MM_B_OPB_UART_CMD_DIS_OPB                (uint32_t)0x00000002
#define MM_B_OPB_UART_CMD_EN_OPB                 (uint32_t)0x00000001

/*** REG *********************************************************************/
#define MM_B_PWR_AC_SEL                          (uint32_t)0x00005000
#define MM_B_PWR_AC_ANT                          (uint32_t)0x00005001
#define MM_B_PWR_AC_PREM                         (uint32_t)0x00005002
#define MM_B_PWR_AC_SMPL                         (uint32_t)0x00005003
#define MM_B_PWR_AC_DBG_DUC_I_VAL                (uint32_t)0x00005004
#define MM_B_PWR_AC_DBG_DUC_O_VAL                (uint32_t)0x00005005
#define MM_B_PWR_AC_DBG_DDC_I_VAL                (uint32_t)0x00005006
#define MM_B_PWR_AC_DBG_DDC_O_VAL                (uint32_t)0x00005007
#define MM_B_PWR_AC_FDD_DL_VAL                   (uint32_t)0x00005008
#define MM_B_PWR_AC_FDD_UL_VAL                   (uint32_t)0x00005009
#define MM_B_PWR_AC_DUC_I_VAL                    (uint32_t)0x0000500a
#define MM_B_PWR_AC_DUC_O_VAL                    (uint32_t)0x0000500b
#define MM_B_PWR_AC_DDC_I_VAL                    (uint32_t)0x0000500c
#define MM_B_PWR_AC_DDC_O_VAL                    (uint32_t)0x0000500d
#define MM_B_PWR_AC_DBG_ANT                      (uint32_t)0x0000500e
#define MM_B_PWR_AC_RSLT_IRQ                     (uint32_t)0x0000500f
#define MM_B_PWR_AC_RSLT_IRQ_TRAP                (uint32_t)0x00005010
#define MM_B_PWR_AC_RSLT_IRQ_MASK                (uint32_t)0x00005011
#define MM_B_PWR_AC_RSLT_IRQ_FORCE               (uint32_t)0x00005012
#define MM_B_PWR_AC_RSLT_IRQ_DB                  (uint32_t)0x00005013
#define MM_B_PWR_AC_RSLT_IRQ_TRIG                (uint32_t)0x00005014

/*** FIELD *******************************************************************/
#define MM_B_PWR_AC_SEL_FDD_UL                   (uint32_t)0x00000020
#define MM_B_PWR_AC_SEL_FDD_DL                   (uint32_t)0x00000010
#define MM_B_PWR_AC_SEL_UL_O                     (uint32_t)0x00000008
#define MM_B_PWR_AC_SEL_UL_I                     (uint32_t)0x00000004
#define MM_B_PWR_AC_SEL_DL_O                     (uint32_t)0x00000002
#define MM_B_PWR_AC_SEL_DL_I                     (uint32_t)0x00000001
#define MM_B_PWR_AC_ANT_SEL_5_0                  (uint32_t)0x0000003f
#define MM_B_PWR_AC_PREM_DLY_21_0                (uint32_t)0x003fffff
#define MM_B_PWR_AC_SMPL_SMPLS_21_0              (uint32_t)0x003fffff
#define MM_B_PWR_AC_DBG_DUC_I_VAL_MANTISSA_23_8  (uint32_t)0x00ffff00
#define MM_B_PWR_AC_DBG_DUC_I_VAL_SHIFT_5_0      (uint32_t)0x0000003f
#define MM_B_PWR_AC_DBG_DUC_O_VAL_MANTISSA_23_8  (uint32_t)0x00ffff00
#define MM_B_PWR_AC_DBG_DUC_O_VAL_SHIFT_5_0      (uint32_t)0x0000003f
#define MM_B_PWR_AC_DBG_DDC_I_VAL_MANTISSA_23_8  (uint32_t)0x00ffff00
#define MM_B_PWR_AC_DBG_DDC_I_VAL_SHIFT_5_0      (uint32_t)0x0000003f
#define MM_B_PWR_AC_DBG_DDC_O_VAL_MANTISSA_23_8  (uint32_t)0x00ffff00
#define MM_B_PWR_AC_DBG_DDC_O_VAL_SHIFT_5_0      (uint32_t)0x0000003f
#define MM_B_PWR_AC_FDD_DL_VAL_MANTISSA_23_8     (uint32_t)0x00ffff00
#define MM_B_PWR_AC_FDD_DL_VAL_SHIFT_5_0         (uint32_t)0x0000003f
#define MM_B_PWR_AC_FDD_UL_VAL_MANTISSA_23_8     (uint32_t)0x00ffff00
#define MM_B_PWR_AC_FDD_UL_VAL_SHIFT_5_0         (uint32_t)0x0000003f
#define MM_B_PWR_AC_DUC_I_VAL_MANTISSA_23_8      (uint32_t)0x00ffff00
#define MM_B_PWR_AC_DUC_I_VAL_SHIFT_5_0          (uint32_t)0x0000003f
#define MM_B_PWR_AC_DUC_O_VAL_MANTISSA_23_8      (uint32_t)0x00ffff00
#define MM_B_PWR_AC_DUC_O_VAL_SHIFT_5_0          (uint32_t)0x0000003f
#define MM_B_PWR_AC_DDC_I_VAL_MANTISSA_23_8      (uint32_t)0x00ffff00
#define MM_B_PWR_AC_DDC_I_VAL_SHIFT_5_0          (uint32_t)0x0000003f
#define MM_B_PWR_AC_DDC_O_VAL_MANTISSA_23_8      (uint32_t)0x00ffff00
#define MM_B_PWR_AC_DDC_O_VAL_SHIFT_5_0          (uint32_t)0x0000003f
#define MM_B_PWR_AC_DBG_ANT_SEL_5_0              (uint32_t)0x0000003f
#define MM_B_PWR_AC_RSLT_IRQ_DBG                 (uint32_t)0x00000002
#define MM_B_PWR_AC_RSLT_IRQ_AC                  (uint32_t)0x00000001
#define MM_B_PWR_AC_RSLT_IRQ_TRAP_DBG            (uint32_t)0x00000002
#define MM_B_PWR_AC_RSLT_IRQ_TRAP_AC             (uint32_t)0x00000001
#define MM_B_PWR_AC_RSLT_IRQ_MASK_DBG            (uint32_t)0x00000002
#define MM_B_PWR_AC_RSLT_IRQ_MASK_AC             (uint32_t)0x00000001
#define MM_B_PWR_AC_RSLT_IRQ_FORCE_DBG           (uint32_t)0x00000002
#define MM_B_PWR_AC_RSLT_IRQ_FORCE_AC            (uint32_t)0x00000001
#define MM_B_PWR_AC_RSLT_IRQ_DB_DBG              (uint32_t)0x00000002
#define MM_B_PWR_AC_RSLT_IRQ_DB_AC               (uint32_t)0x00000001
#define MM_B_PWR_AC_RSLT_IRQ_TRIG_DBG            (uint32_t)0x00000002
#define MM_B_PWR_AC_RSLT_IRQ_TRIG_AC             (uint32_t)0x00000001

#define MA_MIMO_BACKPLANE_REGISTERS_NO    2700
#define MA_MIMO_BACKPLANE_BIT_GROUPS_NO   8457

#endif

