/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|*DAG Instruction Selector for the ARM target                                 *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
SDNode *SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/     OPC_SwitchOpcode /*163 cases */, 53|128,85/*10933*/,  TARGET_VAL(ISD::ADD),// ->10938
/*5*/       OPC_Scope, 83, /*->90*/ // 61 children in Scope
/*7*/         OPC_RecordChild0, // #0 = $acc
/*8*/         OPC_MoveChild, 1,
/*10*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13*/        OPC_MoveChild, 0,
/*15*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*18*/        OPC_MoveChild, 0,
/*20*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*23*/        OPC_RecordChild0, // #1 = $a
/*24*/        OPC_MoveChild, 1,
/*26*/        OPC_CheckInteger, 16, 
/*28*/        OPC_CheckType, MVT::i32,
/*30*/        OPC_MoveParent,
/*31*/        OPC_MoveParent,
/*32*/        OPC_MoveChild, 1,
/*34*/        OPC_CheckInteger, 16, 
/*36*/        OPC_CheckType, MVT::i32,
/*38*/        OPC_MoveParent,
/*39*/        OPC_MoveParent,
/*40*/        OPC_MoveChild, 1,
/*42*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*45*/        OPC_MoveChild, 0,
/*47*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*50*/        OPC_RecordChild0, // #2 = $b
/*51*/        OPC_MoveChild, 1,
/*53*/        OPC_CheckInteger, 16, 
/*55*/        OPC_CheckType, MVT::i32,
/*57*/        OPC_MoveParent,
/*58*/        OPC_MoveParent,
/*59*/        OPC_MoveChild, 1,
/*61*/        OPC_CheckInteger, 16, 
/*63*/        OPC_CheckType, MVT::i32,
/*65*/        OPC_MoveParent,
/*66*/        OPC_MoveParent,
/*67*/        OPC_MoveParent,
/*68*/        OPC_CheckType, MVT::i32,
/*70*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*72*/        OPC_EmitInteger, MVT::i32, 14, 
/*75*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 38
              // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*90*/      /*Scope*/ 83, /*->174*/
/*91*/        OPC_MoveChild, 0,
/*93*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*96*/        OPC_MoveChild, 0,
/*98*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*101*/       OPC_MoveChild, 0,
/*103*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*106*/       OPC_RecordChild0, // #0 = $a
/*107*/       OPC_MoveChild, 1,
/*109*/       OPC_CheckInteger, 16, 
/*111*/       OPC_CheckType, MVT::i32,
/*113*/       OPC_MoveParent,
/*114*/       OPC_MoveParent,
/*115*/       OPC_MoveChild, 1,
/*117*/       OPC_CheckInteger, 16, 
/*119*/       OPC_CheckType, MVT::i32,
/*121*/       OPC_MoveParent,
/*122*/       OPC_MoveParent,
/*123*/       OPC_MoveChild, 1,
/*125*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*128*/       OPC_MoveChild, 0,
/*130*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*133*/       OPC_RecordChild0, // #1 = $b
/*134*/       OPC_MoveChild, 1,
/*136*/       OPC_CheckInteger, 16, 
/*138*/       OPC_CheckType, MVT::i32,
/*140*/       OPC_MoveParent,
/*141*/       OPC_MoveParent,
/*142*/       OPC_MoveChild, 1,
/*144*/       OPC_CheckInteger, 16, 
/*146*/       OPC_CheckType, MVT::i32,
/*148*/       OPC_MoveParent,
/*149*/       OPC_MoveParent,
/*150*/       OPC_MoveParent,
/*151*/       OPC_RecordChild1, // #2 = $acc
/*152*/       OPC_CheckType, MVT::i32,
/*154*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*156*/       OPC_EmitInteger, MVT::i32, 14, 
/*159*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*162*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 38
              // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*174*/     /*Scope*/ 79|128,1/*207*/, /*->383*/
/*176*/       OPC_RecordChild0, // #0 = $Rn
/*177*/       OPC_MoveChild, 1,
/*179*/       OPC_Scope, 49, /*->230*/ // 4 children in Scope
/*181*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*184*/         OPC_MoveChild, 0,
/*186*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*189*/         OPC_RecordChild0, // #1 = $Rm
/*190*/         OPC_RecordChild1, // #2 = $rot
/*191*/         OPC_MoveChild, 1,
/*193*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*196*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*198*/         OPC_CheckType, MVT::i32,
/*200*/         OPC_MoveParent,
/*201*/         OPC_MoveParent,
/*202*/         OPC_MoveParent,
/*203*/         OPC_CheckType, MVT::i32,
/*205*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*207*/         OPC_EmitConvertToTarget, 2,
/*209*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*212*/         OPC_EmitInteger, MVT::i32, 14, 
/*215*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*218*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*230*/       /*Scope*/ 50, /*->281*/
/*231*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*235*/         OPC_MoveChild, 0,
/*237*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*240*/         OPC_RecordChild0, // #1 = $Rm
/*241*/         OPC_RecordChild1, // #2 = $rot
/*242*/         OPC_MoveChild, 1,
/*244*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*247*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*249*/         OPC_CheckType, MVT::i32,
/*251*/         OPC_MoveParent,
/*252*/         OPC_MoveParent,
/*253*/         OPC_MoveParent,
/*254*/         OPC_CheckType, MVT::i32,
/*256*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*258*/         OPC_EmitConvertToTarget, 2,
/*260*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*263*/         OPC_EmitInteger, MVT::i32, 14, 
/*266*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*269*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*281*/       /*Scope*/ 49, /*->331*/
/*282*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*285*/         OPC_MoveChild, 0,
/*287*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*290*/         OPC_RecordChild0, // #1 = $Rm
/*291*/         OPC_RecordChild1, // #2 = $rot
/*292*/         OPC_MoveChild, 1,
/*294*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*297*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*299*/         OPC_CheckType, MVT::i32,
/*301*/         OPC_MoveParent,
/*302*/         OPC_MoveParent,
/*303*/         OPC_MoveParent,
/*304*/         OPC_CheckType, MVT::i32,
/*306*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*308*/         OPC_EmitConvertToTarget, 2,
/*310*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*313*/         OPC_EmitInteger, MVT::i32, 14, 
/*316*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*319*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*331*/       /*Scope*/ 50, /*->382*/
/*332*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*336*/         OPC_MoveChild, 0,
/*338*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*341*/         OPC_RecordChild0, // #1 = $Rm
/*342*/         OPC_RecordChild1, // #2 = $rot
/*343*/         OPC_MoveChild, 1,
/*345*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*348*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*350*/         OPC_CheckType, MVT::i32,
/*352*/         OPC_MoveParent,
/*353*/         OPC_MoveParent,
/*354*/         OPC_MoveParent,
/*355*/         OPC_CheckType, MVT::i32,
/*357*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*359*/         OPC_EmitConvertToTarget, 2,
/*361*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*364*/         OPC_EmitInteger, MVT::i32, 14, 
/*367*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*370*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*382*/       0, /*End of Scope*/
/*383*/     /*Scope*/ 82|128,1/*210*/, /*->595*/
/*385*/       OPC_MoveChild, 0,
/*387*/       OPC_Scope, 50, /*->439*/ // 4 children in Scope
/*389*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*392*/         OPC_MoveChild, 0,
/*394*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*397*/         OPC_RecordChild0, // #0 = $Rm
/*398*/         OPC_RecordChild1, // #1 = $rot
/*399*/         OPC_MoveChild, 1,
/*401*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*404*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*406*/         OPC_CheckType, MVT::i32,
/*408*/         OPC_MoveParent,
/*409*/         OPC_MoveParent,
/*410*/         OPC_MoveParent,
/*411*/         OPC_RecordChild1, // #2 = $Rn
/*412*/         OPC_CheckType, MVT::i32,
/*414*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*416*/         OPC_EmitConvertToTarget, 1,
/*418*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*421*/         OPC_EmitInteger, MVT::i32, 14, 
/*424*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*427*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), GPR:i32:$Rn) - Complexity = 34
                // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*439*/       /*Scope*/ 51, /*->491*/
/*440*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*444*/         OPC_MoveChild, 0,
/*446*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*449*/         OPC_RecordChild0, // #0 = $Rm
/*450*/         OPC_RecordChild1, // #1 = $rot
/*451*/         OPC_MoveChild, 1,
/*453*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*456*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*458*/         OPC_CheckType, MVT::i32,
/*460*/         OPC_MoveParent,
/*461*/         OPC_MoveParent,
/*462*/         OPC_MoveParent,
/*463*/         OPC_RecordChild1, // #2 = $Rn
/*464*/         OPC_CheckType, MVT::i32,
/*466*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*468*/         OPC_EmitConvertToTarget, 1,
/*470*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*473*/         OPC_EmitInteger, MVT::i32, 14, 
/*476*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*479*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), GPR:i32:$Rn) - Complexity = 34
                // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*491*/       /*Scope*/ 50, /*->542*/
/*492*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*495*/         OPC_MoveChild, 0,
/*497*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*500*/         OPC_RecordChild0, // #0 = $Rm
/*501*/         OPC_RecordChild1, // #1 = $rot
/*502*/         OPC_MoveChild, 1,
/*504*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*507*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*509*/         OPC_CheckType, MVT::i32,
/*511*/         OPC_MoveParent,
/*512*/         OPC_MoveParent,
/*513*/         OPC_MoveParent,
/*514*/         OPC_RecordChild1, // #2 = $Rn
/*515*/         OPC_CheckType, MVT::i32,
/*517*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*519*/         OPC_EmitConvertToTarget, 1,
/*521*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*524*/         OPC_EmitInteger, MVT::i32, 14, 
/*527*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*530*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*542*/       /*Scope*/ 51, /*->594*/
/*543*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*547*/         OPC_MoveChild, 0,
/*549*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*552*/         OPC_RecordChild0, // #0 = $Rm
/*553*/         OPC_RecordChild1, // #1 = $rot
/*554*/         OPC_MoveChild, 1,
/*556*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*559*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*561*/         OPC_CheckType, MVT::i32,
/*563*/         OPC_MoveParent,
/*564*/         OPC_MoveParent,
/*565*/         OPC_MoveParent,
/*566*/         OPC_RecordChild1, // #2 = $Rn
/*567*/         OPC_CheckType, MVT::i32,
/*569*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*571*/         OPC_EmitConvertToTarget, 1,
/*573*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*576*/         OPC_EmitInteger, MVT::i32, 14, 
/*579*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*582*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*594*/       0, /*End of Scope*/
/*595*/     /*Scope*/ 74|128,1/*202*/, /*->799*/
/*597*/       OPC_RecordChild0, // #0 = $acc
/*598*/       OPC_MoveChild, 1,
/*600*/       OPC_SwitchOpcode /*2 cases */, 127,  TARGET_VAL(ISD::MUL),// ->731
/*604*/         OPC_MoveChild, 0,
/*606*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*609*/         OPC_Scope, 59, /*->670*/ // 2 children in Scope
/*611*/           OPC_MoveChild, 0,
/*613*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*616*/           OPC_RecordChild0, // #1 = $a
/*617*/           OPC_MoveChild, 1,
/*619*/           OPC_CheckInteger, 16, 
/*621*/           OPC_CheckType, MVT::i32,
/*623*/           OPC_MoveParent,
/*624*/           OPC_MoveParent,
/*625*/           OPC_MoveChild, 1,
/*627*/           OPC_CheckInteger, 16, 
/*629*/           OPC_CheckType, MVT::i32,
/*631*/           OPC_MoveParent,
/*632*/           OPC_MoveParent,
/*633*/           OPC_MoveChild, 1,
/*635*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*638*/           OPC_RecordChild0, // #2 = $b
/*639*/           OPC_MoveChild, 1,
/*641*/           OPC_CheckInteger, 16, 
/*643*/           OPC_CheckType, MVT::i32,
/*645*/           OPC_MoveParent,
/*646*/           OPC_MoveParent,
/*647*/           OPC_MoveParent,
/*648*/           OPC_CheckType, MVT::i32,
/*650*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*652*/           OPC_EmitInteger, MVT::i32, 14, 
/*655*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*658*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 30
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*670*/         /*Scope*/ 59, /*->730*/
/*671*/           OPC_RecordChild0, // #1 = $a
/*672*/           OPC_MoveChild, 1,
/*674*/           OPC_CheckInteger, 16, 
/*676*/           OPC_CheckType, MVT::i32,
/*678*/           OPC_MoveParent,
/*679*/           OPC_MoveParent,
/*680*/           OPC_MoveChild, 1,
/*682*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*685*/           OPC_MoveChild, 0,
/*687*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*690*/           OPC_RecordChild0, // #2 = $b
/*691*/           OPC_MoveChild, 1,
/*693*/           OPC_CheckInteger, 16, 
/*695*/           OPC_CheckType, MVT::i32,
/*697*/           OPC_MoveParent,
/*698*/           OPC_MoveParent,
/*699*/           OPC_MoveChild, 1,
/*701*/           OPC_CheckInteger, 16, 
/*703*/           OPC_CheckType, MVT::i32,
/*705*/           OPC_MoveParent,
/*706*/           OPC_MoveParent,
/*707*/           OPC_MoveParent,
/*708*/           OPC_CheckType, MVT::i32,
/*710*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*712*/           OPC_EmitInteger, MVT::i32, 14, 
/*715*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*718*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 30
                  // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*730*/         0, /*End of Scope*/
              /*SwitchOpcode*/ 64,  TARGET_VAL(ISD::SRA),// ->798
/*734*/         OPC_MoveChild, 0,
/*736*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*739*/         OPC_RecordChild0, // #1 = $a
/*740*/         OPC_MoveChild, 1,
/*742*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*745*/         OPC_MoveChild, 0,
/*747*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*750*/         OPC_RecordChild0, // #2 = $b
/*751*/         OPC_MoveChild, 1,
/*753*/         OPC_CheckInteger, 16, 
/*755*/         OPC_CheckType, MVT::i32,
/*757*/         OPC_MoveParent,
/*758*/         OPC_MoveParent,
/*759*/         OPC_MoveChild, 1,
/*761*/         OPC_CheckInteger, 16, 
/*763*/         OPC_CheckType, MVT::i32,
/*765*/         OPC_MoveParent,
/*766*/         OPC_MoveParent,
/*767*/         OPC_MoveParent,
/*768*/         OPC_MoveChild, 1,
/*770*/         OPC_CheckInteger, 16, 
/*772*/         OPC_CheckType, MVT::i32,
/*774*/         OPC_MoveParent,
/*775*/         OPC_MoveParent,
/*776*/         OPC_CheckType, MVT::i32,
/*778*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*780*/         OPC_EmitInteger, MVT::i32, 14, 
/*783*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*786*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32)) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
              0, // EndSwitchOpcode
/*799*/     /*Scope*/ 6|128,1/*134*/, /*->935*/
/*801*/       OPC_MoveChild, 0,
/*803*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*806*/       OPC_MoveChild, 0,
/*808*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*811*/       OPC_Scope, 60, /*->873*/ // 2 children in Scope
/*813*/         OPC_MoveChild, 0,
/*815*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*818*/         OPC_RecordChild0, // #0 = $a
/*819*/         OPC_MoveChild, 1,
/*821*/         OPC_CheckInteger, 16, 
/*823*/         OPC_CheckType, MVT::i32,
/*825*/         OPC_MoveParent,
/*826*/         OPC_MoveParent,
/*827*/         OPC_MoveChild, 1,
/*829*/         OPC_CheckInteger, 16, 
/*831*/         OPC_CheckType, MVT::i32,
/*833*/         OPC_MoveParent,
/*834*/         OPC_MoveParent,
/*835*/         OPC_MoveChild, 1,
/*837*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*840*/         OPC_RecordChild0, // #1 = $b
/*841*/         OPC_MoveChild, 1,
/*843*/         OPC_CheckInteger, 16, 
/*845*/         OPC_CheckType, MVT::i32,
/*847*/         OPC_MoveParent,
/*848*/         OPC_MoveParent,
/*849*/         OPC_MoveParent,
/*850*/         OPC_RecordChild1, // #2 = $acc
/*851*/         OPC_CheckType, MVT::i32,
/*853*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*855*/         OPC_EmitInteger, MVT::i32, 14, 
/*858*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*861*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*873*/       /*Scope*/ 60, /*->934*/
/*874*/         OPC_RecordChild0, // #0 = $b
/*875*/         OPC_MoveChild, 1,
/*877*/         OPC_CheckInteger, 16, 
/*879*/         OPC_CheckType, MVT::i32,
/*881*/         OPC_MoveParent,
/*882*/         OPC_MoveParent,
/*883*/         OPC_MoveChild, 1,
/*885*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*888*/         OPC_MoveChild, 0,
/*890*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*893*/         OPC_RecordChild0, // #1 = $a
/*894*/         OPC_MoveChild, 1,
/*896*/         OPC_CheckInteger, 16, 
/*898*/         OPC_CheckType, MVT::i32,
/*900*/         OPC_MoveParent,
/*901*/         OPC_MoveParent,
/*902*/         OPC_MoveChild, 1,
/*904*/         OPC_CheckInteger, 16, 
/*906*/         OPC_CheckType, MVT::i32,
/*908*/         OPC_MoveParent,
/*909*/         OPC_MoveParent,
/*910*/         OPC_MoveParent,
/*911*/         OPC_RecordChild1, // #2 = $acc
/*912*/         OPC_CheckType, MVT::i32,
/*914*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*916*/         OPC_EmitInteger, MVT::i32, 14, 
/*919*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*922*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*934*/       0, /*End of Scope*/
/*935*/     /*Scope*/ 70, /*->1006*/
/*936*/       OPC_RecordChild0, // #0 = $acc
/*937*/       OPC_MoveChild, 1,
/*939*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*942*/       OPC_MoveChild, 0,
/*944*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*947*/       OPC_MoveChild, 0,
/*949*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*952*/       OPC_MoveChild, 0,
/*954*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*957*/       OPC_RecordChild0, // #1 = $b
/*958*/       OPC_MoveChild, 1,
/*960*/       OPC_CheckInteger, 16, 
/*962*/       OPC_CheckType, MVT::i32,
/*964*/       OPC_MoveParent,
/*965*/       OPC_MoveParent,
/*966*/       OPC_MoveChild, 1,
/*968*/       OPC_CheckInteger, 16, 
/*970*/       OPC_CheckType, MVT::i32,
/*972*/       OPC_MoveParent,
/*973*/       OPC_MoveParent,
/*974*/       OPC_RecordChild1, // #2 = $a
/*975*/       OPC_MoveParent,
/*976*/       OPC_MoveChild, 1,
/*978*/       OPC_CheckInteger, 16, 
/*980*/       OPC_CheckType, MVT::i32,
/*982*/       OPC_MoveParent,
/*983*/       OPC_MoveParent,
/*984*/       OPC_CheckType, MVT::i32,
/*986*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*988*/       OPC_EmitInteger, MVT::i32, 14, 
/*991*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*994*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32)) - Complexity = 30
              // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1006*/    /*Scope*/ 6|128,1/*134*/, /*->1142*/
/*1008*/      OPC_MoveChild, 0,
/*1010*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1013*/      OPC_MoveChild, 0,
/*1015*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1018*/      OPC_Scope, 60, /*->1080*/ // 2 children in Scope
/*1020*/        OPC_RecordChild0, // #0 = $a
/*1021*/        OPC_MoveChild, 1,
/*1023*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1026*/        OPC_MoveChild, 0,
/*1028*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1031*/        OPC_RecordChild0, // #1 = $b
/*1032*/        OPC_MoveChild, 1,
/*1034*/        OPC_CheckInteger, 16, 
/*1036*/        OPC_CheckType, MVT::i32,
/*1038*/        OPC_MoveParent,
/*1039*/        OPC_MoveParent,
/*1040*/        OPC_MoveChild, 1,
/*1042*/        OPC_CheckInteger, 16, 
/*1044*/        OPC_CheckType, MVT::i32,
/*1046*/        OPC_MoveParent,
/*1047*/        OPC_MoveParent,
/*1048*/        OPC_MoveParent,
/*1049*/        OPC_MoveChild, 1,
/*1051*/        OPC_CheckInteger, 16, 
/*1053*/        OPC_CheckType, MVT::i32,
/*1055*/        OPC_MoveParent,
/*1056*/        OPC_MoveParent,
/*1057*/        OPC_RecordChild1, // #2 = $acc
/*1058*/        OPC_CheckType, MVT::i32,
/*1060*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1062*/        OPC_EmitInteger, MVT::i32, 14, 
/*1065*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1068*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1080*/      /*Scope*/ 60, /*->1141*/
/*1081*/        OPC_MoveChild, 0,
/*1083*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1086*/        OPC_MoveChild, 0,
/*1088*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1091*/        OPC_RecordChild0, // #0 = $b
/*1092*/        OPC_MoveChild, 1,
/*1094*/        OPC_CheckInteger, 16, 
/*1096*/        OPC_CheckType, MVT::i32,
/*1098*/        OPC_MoveParent,
/*1099*/        OPC_MoveParent,
/*1100*/        OPC_MoveChild, 1,
/*1102*/        OPC_CheckInteger, 16, 
/*1104*/        OPC_CheckType, MVT::i32,
/*1106*/        OPC_MoveParent,
/*1107*/        OPC_MoveParent,
/*1108*/        OPC_RecordChild1, // #1 = $a
/*1109*/        OPC_MoveParent,
/*1110*/        OPC_MoveChild, 1,
/*1112*/        OPC_CheckInteger, 16, 
/*1114*/        OPC_CheckType, MVT::i32,
/*1116*/        OPC_MoveParent,
/*1117*/        OPC_MoveParent,
/*1118*/        OPC_RecordChild1, // #2 = $acc
/*1119*/        OPC_CheckType, MVT::i32,
/*1121*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1123*/        OPC_EmitInteger, MVT::i32, 14, 
/*1126*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1129*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1141*/      0, /*End of Scope*/
/*1142*/    /*Scope*/ 3|128,1/*131*/, /*->1275*/
/*1144*/      OPC_RecordChild0, // #0 = $Rn
/*1145*/      OPC_MoveChild, 1,
/*1147*/      OPC_Scope, 30, /*->1179*/ // 4 children in Scope
/*1149*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*1152*/        OPC_RecordChild0, // #1 = $Rm
/*1153*/        OPC_MoveParent,
/*1154*/        OPC_CheckType, MVT::i32,
/*1156*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1158*/        OPC_EmitInteger, MVT::i32, 0, 
/*1161*/        OPC_EmitInteger, MVT::i32, 14, 
/*1164*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1167*/        OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 255:i32)) - Complexity = 27
                // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1179*/      /*Scope*/ 31, /*->1211*/
/*1180*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1184*/        OPC_RecordChild0, // #1 = $Rm
/*1185*/        OPC_MoveParent,
/*1186*/        OPC_CheckType, MVT::i32,
/*1188*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1190*/        OPC_EmitInteger, MVT::i32, 0, 
/*1193*/        OPC_EmitInteger, MVT::i32, 14, 
/*1196*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1199*/        OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 65535:i32)) - Complexity = 27
                // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1211*/      /*Scope*/ 30, /*->1242*/
/*1212*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*1215*/        OPC_RecordChild0, // #1 = $Rm
/*1216*/        OPC_MoveParent,
/*1217*/        OPC_CheckType, MVT::i32,
/*1219*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1221*/        OPC_EmitInteger, MVT::i32, 0, 
/*1224*/        OPC_EmitInteger, MVT::i32, 14, 
/*1227*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1230*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 255:i32)) - Complexity = 27
                // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1242*/      /*Scope*/ 31, /*->1274*/
/*1243*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1247*/        OPC_RecordChild0, // #1 = $Rm
/*1248*/        OPC_MoveParent,
/*1249*/        OPC_CheckType, MVT::i32,
/*1251*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1253*/        OPC_EmitInteger, MVT::i32, 0, 
/*1256*/        OPC_EmitInteger, MVT::i32, 14, 
/*1259*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1262*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 65535:i32)) - Complexity = 27
                // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1274*/      0, /*End of Scope*/
/*1275*/    /*Scope*/ 6|128,1/*134*/, /*->1411*/
/*1277*/      OPC_MoveChild, 0,
/*1279*/      OPC_Scope, 31, /*->1312*/ // 4 children in Scope
/*1281*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*1284*/        OPC_RecordChild0, // #0 = $Rm
/*1285*/        OPC_MoveParent,
/*1286*/        OPC_RecordChild1, // #1 = $Rn
/*1287*/        OPC_CheckType, MVT::i32,
/*1289*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1291*/        OPC_EmitInteger, MVT::i32, 0, 
/*1294*/        OPC_EmitInteger, MVT::i32, 14, 
/*1297*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1300*/        OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (and:i32 GPR:i32:$Rm, 255:i32), GPR:i32:$Rn) - Complexity = 27
                // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1312*/      /*Scope*/ 32, /*->1345*/
/*1313*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1317*/        OPC_RecordChild0, // #0 = $Rm
/*1318*/        OPC_MoveParent,
/*1319*/        OPC_RecordChild1, // #1 = $Rn
/*1320*/        OPC_CheckType, MVT::i32,
/*1322*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1324*/        OPC_EmitInteger, MVT::i32, 0, 
/*1327*/        OPC_EmitInteger, MVT::i32, 14, 
/*1330*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1333*/        OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (and:i32 GPR:i32:$Rm, 65535:i32), GPR:i32:$Rn) - Complexity = 27
                // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1345*/      /*Scope*/ 31, /*->1377*/
/*1346*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*1349*/        OPC_RecordChild0, // #0 = $Rm
/*1350*/        OPC_MoveParent,
/*1351*/        OPC_RecordChild1, // #1 = $Rn
/*1352*/        OPC_CheckType, MVT::i32,
/*1354*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1356*/        OPC_EmitInteger, MVT::i32, 0, 
/*1359*/        OPC_EmitInteger, MVT::i32, 14, 
/*1362*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1365*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 255:i32), rGPR:i32:$Rn) - Complexity = 27
                // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1377*/      /*Scope*/ 32, /*->1410*/
/*1378*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1382*/        OPC_RecordChild0, // #0 = $Rm
/*1383*/        OPC_MoveParent,
/*1384*/        OPC_RecordChild1, // #1 = $Rn
/*1385*/        OPC_CheckType, MVT::i32,
/*1387*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1389*/        OPC_EmitInteger, MVT::i32, 0, 
/*1392*/        OPC_EmitInteger, MVT::i32, 14, 
/*1395*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1398*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 65535:i32), rGPR:i32:$Rn) - Complexity = 27
                // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1410*/      0, /*End of Scope*/
/*1411*/    /*Scope*/ 33|128,1/*161*/, /*->1574*/
/*1413*/      OPC_RecordChild0, // #0 = $Ra
/*1414*/      OPC_MoveChild, 1,
/*1416*/      OPC_SwitchOpcode /*2 cases */, 75,  TARGET_VAL(ISD::MUL),// ->1495
/*1420*/        OPC_MoveChild, 0,
/*1422*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1425*/        OPC_RecordChild0, // #1 = $Rn
/*1426*/        OPC_MoveChild, 1,
/*1428*/        OPC_CheckInteger, 16, 
/*1430*/        OPC_CheckType, MVT::i32,
/*1432*/        OPC_MoveParent,
/*1433*/        OPC_MoveParent,
/*1434*/        OPC_MoveChild, 1,
/*1436*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1439*/        OPC_RecordChild0, // #2 = $Rm
/*1440*/        OPC_MoveChild, 1,
/*1442*/        OPC_CheckInteger, 16, 
/*1444*/        OPC_CheckType, MVT::i32,
/*1446*/        OPC_MoveParent,
/*1447*/        OPC_MoveParent,
/*1448*/        OPC_MoveParent,
/*1449*/        OPC_CheckType, MVT::i32,
/*1451*/        OPC_Scope, 20, /*->1473*/ // 2 children in Scope
/*1453*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1455*/          OPC_EmitInteger, MVT::i32, 14, 
/*1458*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1461*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1473*/        /*Scope*/ 20, /*->1494*/
/*1474*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1476*/          OPC_EmitInteger, MVT::i32, 14, 
/*1479*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1482*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1494*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 75,  TARGET_VAL(ISD::SRA),// ->1573
/*1498*/        OPC_MoveChild, 0,
/*1500*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1503*/        OPC_RecordChild0, // #1 = $Rn
/*1504*/        OPC_MoveChild, 1,
/*1506*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1509*/        OPC_RecordChild0, // #2 = $Rm
/*1510*/        OPC_MoveChild, 1,
/*1512*/        OPC_CheckInteger, 16, 
/*1514*/        OPC_CheckType, MVT::i32,
/*1516*/        OPC_MoveParent,
/*1517*/        OPC_MoveParent,
/*1518*/        OPC_MoveParent,
/*1519*/        OPC_MoveChild, 1,
/*1521*/        OPC_CheckInteger, 16, 
/*1523*/        OPC_CheckType, MVT::i32,
/*1525*/        OPC_MoveParent,
/*1526*/        OPC_MoveParent,
/*1527*/        OPC_CheckType, MVT::i32,
/*1529*/        OPC_Scope, 20, /*->1551*/ // 2 children in Scope
/*1531*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1533*/          OPC_EmitInteger, MVT::i32, 14, 
/*1536*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1539*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sra:i32 GPRnopc:i32:$Rm, 16:i32)), 16:i32)) - Complexity = 22
                  // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1551*/        /*Scope*/ 20, /*->1572*/
/*1552*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1554*/          OPC_EmitInteger, MVT::i32, 14, 
/*1557*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1560*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32)) - Complexity = 22
                  // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1572*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*1574*/    /*Scope*/ 57, /*->1632*/
/*1575*/      OPC_MoveChild, 0,
/*1577*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1580*/      OPC_MoveChild, 0,
/*1582*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1585*/      OPC_RecordChild0, // #0 = $Rn
/*1586*/      OPC_MoveChild, 1,
/*1588*/      OPC_CheckInteger, 16, 
/*1590*/      OPC_CheckType, MVT::i32,
/*1592*/      OPC_MoveParent,
/*1593*/      OPC_MoveParent,
/*1594*/      OPC_MoveChild, 1,
/*1596*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1599*/      OPC_RecordChild0, // #1 = $Rm
/*1600*/      OPC_MoveChild, 1,
/*1602*/      OPC_CheckInteger, 16, 
/*1604*/      OPC_CheckType, MVT::i32,
/*1606*/      OPC_MoveParent,
/*1607*/      OPC_MoveParent,
/*1608*/      OPC_MoveParent,
/*1609*/      OPC_RecordChild1, // #2 = $Ra
/*1610*/      OPC_CheckType, MVT::i32,
/*1612*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1614*/      OPC_EmitInteger, MVT::i32, 14, 
/*1617*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1620*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 22
              // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1632*/    /*Scope*/ 57, /*->1690*/
/*1633*/      OPC_RecordChild0, // #0 = $Ra
/*1634*/      OPC_MoveChild, 1,
/*1636*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1639*/      OPC_MoveChild, 0,
/*1641*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1644*/      OPC_MoveChild, 0,
/*1646*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1649*/      OPC_RecordChild0, // #1 = $Rm
/*1650*/      OPC_MoveChild, 1,
/*1652*/      OPC_CheckInteger, 16, 
/*1654*/      OPC_CheckType, MVT::i32,
/*1656*/      OPC_MoveParent,
/*1657*/      OPC_MoveParent,
/*1658*/      OPC_RecordChild1, // #2 = $Rn
/*1659*/      OPC_MoveParent,
/*1660*/      OPC_MoveChild, 1,
/*1662*/      OPC_CheckInteger, 16, 
/*1664*/      OPC_CheckType, MVT::i32,
/*1666*/      OPC_MoveParent,
/*1667*/      OPC_MoveParent,
/*1668*/      OPC_CheckType, MVT::i32,
/*1670*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1672*/      OPC_EmitInteger, MVT::i32, 14, 
/*1675*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1678*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), GPRnopc:i32:$Rn), 16:i32)) - Complexity = 22
              // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1690*/    /*Scope*/ 37|128,1/*165*/, /*->1857*/
/*1692*/      OPC_MoveChild, 0,
/*1694*/      OPC_SwitchOpcode /*2 cases */, 103,  TARGET_VAL(ISD::SRA),// ->1801
/*1698*/        OPC_MoveChild, 0,
/*1700*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1703*/        OPC_Scope, 47, /*->1752*/ // 2 children in Scope
/*1705*/          OPC_RecordChild0, // #0 = $Rn
/*1706*/          OPC_MoveChild, 1,
/*1708*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1711*/          OPC_RecordChild0, // #1 = $Rm
/*1712*/          OPC_MoveChild, 1,
/*1714*/          OPC_CheckInteger, 16, 
/*1716*/          OPC_CheckType, MVT::i32,
/*1718*/          OPC_MoveParent,
/*1719*/          OPC_MoveParent,
/*1720*/          OPC_MoveParent,
/*1721*/          OPC_MoveChild, 1,
/*1723*/          OPC_CheckInteger, 16, 
/*1725*/          OPC_CheckType, MVT::i32,
/*1727*/          OPC_MoveParent,
/*1728*/          OPC_MoveParent,
/*1729*/          OPC_RecordChild1, // #2 = $Ra
/*1730*/          OPC_CheckType, MVT::i32,
/*1732*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1734*/          OPC_EmitInteger, MVT::i32, 14, 
/*1737*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1740*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sra:i32 GPRnopc:i32:$Rm, 16:i32)), 16:i32), GPR:i32:$Ra) - Complexity = 22
                  // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1752*/        /*Scope*/ 47, /*->1800*/
/*1753*/          OPC_MoveChild, 0,
/*1755*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1758*/          OPC_RecordChild0, // #0 = $Rm
/*1759*/          OPC_MoveChild, 1,
/*1761*/          OPC_CheckInteger, 16, 
/*1763*/          OPC_CheckType, MVT::i32,
/*1765*/          OPC_MoveParent,
/*1766*/          OPC_MoveParent,
/*1767*/          OPC_RecordChild1, // #1 = $Rn
/*1768*/          OPC_MoveParent,
/*1769*/          OPC_MoveChild, 1,
/*1771*/          OPC_CheckInteger, 16, 
/*1773*/          OPC_CheckType, MVT::i32,
/*1775*/          OPC_MoveParent,
/*1776*/          OPC_MoveParent,
/*1777*/          OPC_RecordChild1, // #2 = $Ra
/*1778*/          OPC_CheckType, MVT::i32,
/*1780*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1782*/          OPC_EmitInteger, MVT::i32, 14, 
/*1785*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1788*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), GPRnopc:i32:$Rn), 16:i32), GPR:i32:$Ra) - Complexity = 22
                  // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1800*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::MUL),// ->1856
/*1804*/        OPC_MoveChild, 0,
/*1806*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1809*/        OPC_RecordChild0, // #0 = $Rn
/*1810*/        OPC_MoveChild, 1,
/*1812*/        OPC_CheckInteger, 16, 
/*1814*/        OPC_CheckType, MVT::i32,
/*1816*/        OPC_MoveParent,
/*1817*/        OPC_MoveParent,
/*1818*/        OPC_MoveChild, 1,
/*1820*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1823*/        OPC_RecordChild0, // #1 = $Rm
/*1824*/        OPC_MoveChild, 1,
/*1826*/        OPC_CheckInteger, 16, 
/*1828*/        OPC_CheckType, MVT::i32,
/*1830*/        OPC_MoveParent,
/*1831*/        OPC_MoveParent,
/*1832*/        OPC_MoveParent,
/*1833*/        OPC_RecordChild1, // #2 = $Ra
/*1834*/        OPC_CheckType, MVT::i32,
/*1836*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1838*/        OPC_EmitInteger, MVT::i32, 14, 
/*1841*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1844*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 22
                // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              0, // EndSwitchOpcode
/*1857*/    /*Scope*/ 57, /*->1915*/
/*1858*/      OPC_RecordChild0, // #0 = $Ra
/*1859*/      OPC_MoveChild, 1,
/*1861*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1864*/      OPC_MoveChild, 0,
/*1866*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1869*/      OPC_MoveChild, 0,
/*1871*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1874*/      OPC_RecordChild0, // #1 = $Rm
/*1875*/      OPC_MoveChild, 1,
/*1877*/      OPC_CheckInteger, 16, 
/*1879*/      OPC_CheckType, MVT::i32,
/*1881*/      OPC_MoveParent,
/*1882*/      OPC_MoveParent,
/*1883*/      OPC_RecordChild1, // #2 = $Rn
/*1884*/      OPC_MoveParent,
/*1885*/      OPC_MoveChild, 1,
/*1887*/      OPC_CheckInteger, 16, 
/*1889*/      OPC_CheckType, MVT::i32,
/*1891*/      OPC_MoveParent,
/*1892*/      OPC_MoveParent,
/*1893*/      OPC_CheckType, MVT::i32,
/*1895*/      OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1897*/      OPC_EmitInteger, MVT::i32, 14, 
/*1900*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1903*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32)) - Complexity = 22
              // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1915*/    /*Scope*/ 108, /*->2024*/
/*1916*/      OPC_MoveChild, 0,
/*1918*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1921*/      OPC_MoveChild, 0,
/*1923*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1926*/      OPC_Scope, 47, /*->1975*/ // 2 children in Scope
/*1928*/        OPC_RecordChild0, // #0 = $Rn
/*1929*/        OPC_MoveChild, 1,
/*1931*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1934*/        OPC_RecordChild0, // #1 = $Rm
/*1935*/        OPC_MoveChild, 1,
/*1937*/        OPC_CheckInteger, 16, 
/*1939*/        OPC_CheckType, MVT::i32,
/*1941*/        OPC_MoveParent,
/*1942*/        OPC_MoveParent,
/*1943*/        OPC_MoveParent,
/*1944*/        OPC_MoveChild, 1,
/*1946*/        OPC_CheckInteger, 16, 
/*1948*/        OPC_CheckType, MVT::i32,
/*1950*/        OPC_MoveParent,
/*1951*/        OPC_MoveParent,
/*1952*/        OPC_RecordChild1, // #2 = $Ra
/*1953*/        OPC_CheckType, MVT::i32,
/*1955*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1957*/        OPC_EmitInteger, MVT::i32, 14, 
/*1960*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1963*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32), rGPR:i32:$Ra) - Complexity = 22
                // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1975*/      /*Scope*/ 47, /*->2023*/
/*1976*/        OPC_MoveChild, 0,
/*1978*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1981*/        OPC_RecordChild0, // #0 = $Rm
/*1982*/        OPC_MoveChild, 1,
/*1984*/        OPC_CheckInteger, 16, 
/*1986*/        OPC_CheckType, MVT::i32,
/*1988*/        OPC_MoveParent,
/*1989*/        OPC_MoveParent,
/*1990*/        OPC_RecordChild1, // #1 = $Rn
/*1991*/        OPC_MoveParent,
/*1992*/        OPC_MoveChild, 1,
/*1994*/        OPC_CheckInteger, 16, 
/*1996*/        OPC_CheckType, MVT::i32,
/*1998*/        OPC_MoveParent,
/*1999*/        OPC_MoveParent,
/*2000*/        OPC_RecordChild1, // #2 = $Ra
/*2001*/        OPC_CheckType, MVT::i32,
/*2003*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2005*/        OPC_EmitInteger, MVT::i32, 14, 
/*2008*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2011*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32), rGPR:i32:$Ra) - Complexity = 22
                // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2023*/      0, /*End of Scope*/
/*2024*/    /*Scope*/ 97|128,1/*225*/, /*->2251*/
/*2026*/      OPC_RecordChild0, // #0 = $Ra
/*2027*/      OPC_MoveChild, 1,
/*2029*/      OPC_SwitchOpcode /*2 cases */, 14|128,1/*142*/,  TARGET_VAL(ISD::MUL),// ->2176
/*2034*/        OPC_MoveChild, 0,
/*2036*/        OPC_SwitchOpcode /*2 cases */, 66,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->2106
/*2040*/          OPC_RecordChild0, // #1 = $Rn
/*2041*/          OPC_MoveChild, 1,
/*2043*/          OPC_CheckValueType, MVT::i16,
/*2045*/          OPC_MoveParent,
/*2046*/          OPC_MoveParent,
/*2047*/          OPC_MoveChild, 1,
/*2049*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2052*/          OPC_RecordChild0, // #2 = $Rm
/*2053*/          OPC_MoveChild, 1,
/*2055*/          OPC_CheckInteger, 16, 
/*2057*/          OPC_CheckType, MVT::i32,
/*2059*/          OPC_MoveParent,
/*2060*/          OPC_MoveParent,
/*2061*/          OPC_MoveParent,
/*2062*/          OPC_Scope, 20, /*->2084*/ // 2 children in Scope
/*2064*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2066*/            OPC_EmitInteger, MVT::i32, 14, 
/*2069*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2072*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2084*/          /*Scope*/ 20, /*->2105*/
/*2085*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2087*/            OPC_EmitInteger, MVT::i32, 14, 
/*2090*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2093*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2105*/          0, /*End of Scope*/
                /*SwitchOpcode*/ 66,  TARGET_VAL(ISD::SRA),// ->2175
/*2109*/          OPC_RecordChild0, // #1 = $Rn
/*2110*/          OPC_MoveChild, 1,
/*2112*/          OPC_CheckInteger, 16, 
/*2114*/          OPC_CheckType, MVT::i32,
/*2116*/          OPC_MoveParent,
/*2117*/          OPC_MoveParent,
/*2118*/          OPC_MoveChild, 1,
/*2120*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2123*/          OPC_RecordChild0, // #2 = $Rm
/*2124*/          OPC_MoveChild, 1,
/*2126*/          OPC_CheckValueType, MVT::i16,
/*2128*/          OPC_MoveParent,
/*2129*/          OPC_MoveParent,
/*2130*/          OPC_MoveParent,
/*2131*/          OPC_Scope, 20, /*->2153*/ // 2 children in Scope
/*2133*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2135*/            OPC_EmitInteger, MVT::i32, 14, 
/*2138*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2141*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (SMLATB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2153*/          /*Scope*/ 20, /*->2174*/
/*2154*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2156*/            OPC_EmitInteger, MVT::i32, 14, 
/*2159*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2162*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (t2SMLATB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2174*/          0, /*End of Scope*/
                0, // EndSwitchOpcode
              /*SwitchOpcode*/ 71,  TARGET_VAL(ISD::SRA),// ->2250
/*2179*/        OPC_MoveChild, 0,
/*2181*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2184*/        OPC_RecordChild0, // #1 = $Rn
/*2185*/        OPC_MoveChild, 1,
/*2187*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2190*/        OPC_RecordChild0, // #2 = $Rm
/*2191*/        OPC_MoveChild, 1,
/*2193*/        OPC_CheckValueType, MVT::i16,
/*2195*/        OPC_MoveParent,
/*2196*/        OPC_MoveParent,
/*2197*/        OPC_MoveParent,
/*2198*/        OPC_MoveChild, 1,
/*2200*/        OPC_CheckInteger, 16, 
/*2202*/        OPC_CheckType, MVT::i32,
/*2204*/        OPC_MoveParent,
/*2205*/        OPC_MoveParent,
/*2206*/        OPC_Scope, 20, /*->2228*/ // 2 children in Scope
/*2208*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2210*/          OPC_EmitInteger, MVT::i32, 14, 
/*2213*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2216*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), 16:i32)) - Complexity = 17
                  // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2228*/        /*Scope*/ 20, /*->2249*/
/*2229*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2231*/          OPC_EmitInteger, MVT::i32, 14, 
/*2234*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2237*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32)) - Complexity = 17
                  // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2249*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*2251*/    /*Scope*/ 101, /*->2353*/
/*2252*/      OPC_MoveChild, 0,
/*2254*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2257*/      OPC_MoveChild, 0,
/*2259*/      OPC_SwitchOpcode /*2 cases */, 43,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->2306
/*2263*/        OPC_RecordChild0, // #0 = $Rn
/*2264*/        OPC_MoveChild, 1,
/*2266*/        OPC_CheckValueType, MVT::i16,
/*2268*/        OPC_MoveParent,
/*2269*/        OPC_MoveParent,
/*2270*/        OPC_MoveChild, 1,
/*2272*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2275*/        OPC_RecordChild0, // #1 = $Rm
/*2276*/        OPC_MoveChild, 1,
/*2278*/        OPC_CheckInteger, 16, 
/*2280*/        OPC_CheckType, MVT::i32,
/*2282*/        OPC_MoveParent,
/*2283*/        OPC_MoveParent,
/*2284*/        OPC_MoveParent,
/*2285*/        OPC_RecordChild1, // #2 = $Ra
/*2286*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2288*/        OPC_EmitInteger, MVT::i32, 14, 
/*2291*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2294*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 17
                // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
              /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SRA),// ->2352
/*2309*/        OPC_RecordChild0, // #0 = $Rm
/*2310*/        OPC_MoveChild, 1,
/*2312*/        OPC_CheckInteger, 16, 
/*2314*/        OPC_CheckType, MVT::i32,
/*2316*/        OPC_MoveParent,
/*2317*/        OPC_MoveParent,
/*2318*/        OPC_MoveChild, 1,
/*2320*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2323*/        OPC_RecordChild0, // #1 = $Rn
/*2324*/        OPC_MoveChild, 1,
/*2326*/        OPC_CheckValueType, MVT::i16,
/*2328*/        OPC_MoveParent,
/*2329*/        OPC_MoveParent,
/*2330*/        OPC_MoveParent,
/*2331*/        OPC_RecordChild1, // #2 = $Ra
/*2332*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2334*/        OPC_EmitInteger, MVT::i32, 14, 
/*2337*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2340*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other)), GPR:i32:$Ra) - Complexity = 17
                // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
              0, // EndSwitchOpcode
/*2353*/    /*Scope*/ 53, /*->2407*/
/*2354*/      OPC_RecordChild0, // #0 = $Ra
/*2355*/      OPC_MoveChild, 1,
/*2357*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2360*/      OPC_MoveChild, 0,
/*2362*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2365*/      OPC_MoveChild, 0,
/*2367*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2370*/      OPC_RecordChild0, // #1 = $Rm
/*2371*/      OPC_MoveChild, 1,
/*2373*/      OPC_CheckValueType, MVT::i16,
/*2375*/      OPC_MoveParent,
/*2376*/      OPC_MoveParent,
/*2377*/      OPC_RecordChild1, // #2 = $Rn
/*2378*/      OPC_MoveParent,
/*2379*/      OPC_MoveChild, 1,
/*2381*/      OPC_CheckInteger, 16, 
/*2383*/      OPC_CheckType, MVT::i32,
/*2385*/      OPC_MoveParent,
/*2386*/      OPC_MoveParent,
/*2387*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2389*/      OPC_EmitInteger, MVT::i32, 14, 
/*2392*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2395*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPRnopc:i32:$Rn), 16:i32)) - Complexity = 17
              // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2407*/    /*Scope*/ 73|128,1/*201*/, /*->2610*/
/*2409*/      OPC_MoveChild, 0,
/*2411*/      OPC_SwitchOpcode /*2 cases */, 95,  TARGET_VAL(ISD::SRA),// ->2510
/*2415*/        OPC_MoveChild, 0,
/*2417*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2420*/        OPC_Scope, 43, /*->2465*/ // 2 children in Scope
/*2422*/          OPC_RecordChild0, // #0 = $Rn
/*2423*/          OPC_MoveChild, 1,
/*2425*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2428*/          OPC_RecordChild0, // #1 = $Rm
/*2429*/          OPC_MoveChild, 1,
/*2431*/          OPC_CheckValueType, MVT::i16,
/*2433*/          OPC_MoveParent,
/*2434*/          OPC_MoveParent,
/*2435*/          OPC_MoveParent,
/*2436*/          OPC_MoveChild, 1,
/*2438*/          OPC_CheckInteger, 16, 
/*2440*/          OPC_CheckType, MVT::i32,
/*2442*/          OPC_MoveParent,
/*2443*/          OPC_MoveParent,
/*2444*/          OPC_RecordChild1, // #2 = $Ra
/*2445*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2447*/          OPC_EmitInteger, MVT::i32, 14, 
/*2450*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2453*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), 16:i32), GPR:i32:$Ra) - Complexity = 17
                  // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2465*/        /*Scope*/ 43, /*->2509*/
/*2466*/          OPC_MoveChild, 0,
/*2468*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2471*/          OPC_RecordChild0, // #0 = $Rm
/*2472*/          OPC_MoveChild, 1,
/*2474*/          OPC_CheckValueType, MVT::i16,
/*2476*/          OPC_MoveParent,
/*2477*/          OPC_MoveParent,
/*2478*/          OPC_RecordChild1, // #1 = $Rn
/*2479*/          OPC_MoveParent,
/*2480*/          OPC_MoveChild, 1,
/*2482*/          OPC_CheckInteger, 16, 
/*2484*/          OPC_CheckType, MVT::i32,
/*2486*/          OPC_MoveParent,
/*2487*/          OPC_MoveParent,
/*2488*/          OPC_RecordChild1, // #2 = $Ra
/*2489*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2491*/          OPC_EmitInteger, MVT::i32, 14, 
/*2494*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2497*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPRnopc:i32:$Rn), 16:i32), GPR:i32:$Ra) - Complexity = 17
                  // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2509*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 96,  TARGET_VAL(ISD::MUL),// ->2609
/*2513*/        OPC_MoveChild, 0,
/*2515*/        OPC_SwitchOpcode /*2 cases */, 43,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->2562
/*2519*/          OPC_RecordChild0, // #0 = $Rn
/*2520*/          OPC_MoveChild, 1,
/*2522*/          OPC_CheckValueType, MVT::i16,
/*2524*/          OPC_MoveParent,
/*2525*/          OPC_MoveParent,
/*2526*/          OPC_MoveChild, 1,
/*2528*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2531*/          OPC_RecordChild0, // #1 = $Rm
/*2532*/          OPC_MoveChild, 1,
/*2534*/          OPC_CheckInteger, 16, 
/*2536*/          OPC_CheckType, MVT::i32,
/*2538*/          OPC_MoveParent,
/*2539*/          OPC_MoveParent,
/*2540*/          OPC_MoveParent,
/*2541*/          OPC_RecordChild1, // #2 = $Ra
/*2542*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2544*/          OPC_EmitInteger, MVT::i32, 14, 
/*2547*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2550*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 17
                  // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
                /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SRA),// ->2608
/*2565*/          OPC_RecordChild0, // #0 = $Rm
/*2566*/          OPC_MoveChild, 1,
/*2568*/          OPC_CheckInteger, 16, 
/*2570*/          OPC_CheckType, MVT::i32,
/*2572*/          OPC_MoveParent,
/*2573*/          OPC_MoveParent,
/*2574*/          OPC_MoveChild, 1,
/*2576*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2579*/          OPC_RecordChild0, // #1 = $Rn
/*2580*/          OPC_MoveChild, 1,
/*2582*/          OPC_CheckValueType, MVT::i16,
/*2584*/          OPC_MoveParent,
/*2585*/          OPC_MoveParent,
/*2586*/          OPC_MoveParent,
/*2587*/          OPC_RecordChild1, // #2 = $Ra
/*2588*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2590*/          OPC_EmitInteger, MVT::i32, 14, 
/*2593*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2596*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sext_inreg:i32 rGPR:i32:$Rn, i16:Other)), rGPR:i32:$Ra) - Complexity = 17
                  // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
                0, // EndSwitchOpcode
              0, // EndSwitchOpcode
/*2610*/    /*Scope*/ 53, /*->2664*/
/*2611*/      OPC_RecordChild0, // #0 = $Ra
/*2612*/      OPC_MoveChild, 1,
/*2614*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2617*/      OPC_MoveChild, 0,
/*2619*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2622*/      OPC_MoveChild, 0,
/*2624*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2627*/      OPC_RecordChild0, // #1 = $Rm
/*2628*/      OPC_MoveChild, 1,
/*2630*/      OPC_CheckValueType, MVT::i16,
/*2632*/      OPC_MoveParent,
/*2633*/      OPC_MoveParent,
/*2634*/      OPC_RecordChild1, // #2 = $Rn
/*2635*/      OPC_MoveParent,
/*2636*/      OPC_MoveChild, 1,
/*2638*/      OPC_CheckInteger, 16, 
/*2640*/      OPC_CheckType, MVT::i32,
/*2642*/      OPC_MoveParent,
/*2643*/      OPC_MoveParent,
/*2644*/      OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2646*/      OPC_EmitInteger, MVT::i32, 14, 
/*2649*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2652*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32)) - Complexity = 17
              // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2664*/    /*Scope*/ 100, /*->2765*/
/*2665*/      OPC_MoveChild, 0,
/*2667*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2670*/      OPC_MoveChild, 0,
/*2672*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2675*/      OPC_Scope, 43, /*->2720*/ // 2 children in Scope
/*2677*/        OPC_RecordChild0, // #0 = $Rn
/*2678*/        OPC_MoveChild, 1,
/*2680*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2683*/        OPC_RecordChild0, // #1 = $Rm
/*2684*/        OPC_MoveChild, 1,
/*2686*/        OPC_CheckValueType, MVT::i16,
/*2688*/        OPC_MoveParent,
/*2689*/        OPC_MoveParent,
/*2690*/        OPC_MoveParent,
/*2691*/        OPC_MoveChild, 1,
/*2693*/        OPC_CheckInteger, 16, 
/*2695*/        OPC_CheckType, MVT::i32,
/*2697*/        OPC_MoveParent,
/*2698*/        OPC_MoveParent,
/*2699*/        OPC_RecordChild1, // #2 = $Ra
/*2700*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2702*/        OPC_EmitInteger, MVT::i32, 14, 
/*2705*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2708*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32), rGPR:i32:$Ra) - Complexity = 17
                // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2720*/      /*Scope*/ 43, /*->2764*/
/*2721*/        OPC_MoveChild, 0,
/*2723*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2726*/        OPC_RecordChild0, // #0 = $Rm
/*2727*/        OPC_MoveChild, 1,
/*2729*/        OPC_CheckValueType, MVT::i16,
/*2731*/        OPC_MoveParent,
/*2732*/        OPC_MoveParent,
/*2733*/        OPC_RecordChild1, // #1 = $Rn
/*2734*/        OPC_MoveParent,
/*2735*/        OPC_MoveChild, 1,
/*2737*/        OPC_CheckInteger, 16, 
/*2739*/        OPC_CheckType, MVT::i32,
/*2741*/        OPC_MoveParent,
/*2742*/        OPC_MoveParent,
/*2743*/        OPC_RecordChild1, // #2 = $Ra
/*2744*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2746*/        OPC_EmitInteger, MVT::i32, 14, 
/*2749*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2752*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32), rGPR:i32:$Ra) - Complexity = 17
                // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2764*/      0, /*End of Scope*/
/*2765*/    /*Scope*/ 84|128,1/*212*/, /*->2979*/
/*2767*/      OPC_RecordChild0, // #0 = $Rn
/*2768*/      OPC_Scope, 31, /*->2801*/ // 3 children in Scope
/*2770*/        OPC_RecordChild1, // #1 = $shift
/*2771*/        OPC_CheckType, MVT::i32,
/*2773*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2775*/        OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*2778*/        OPC_EmitInteger, MVT::i32, 14, 
/*2781*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2784*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2787*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (add:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*2801*/      /*Scope*/ 15|128,1/*143*/, /*->2946*/
/*2803*/        OPC_MoveChild, 1,
/*2805*/        OPC_SwitchOpcode /*2 cases */, 90,  TARGET_VAL(ISD::MUL),// ->2899
/*2809*/          OPC_Scope, 43, /*->2854*/ // 2 children in Scope
/*2811*/            OPC_RecordChild0, // #1 = $a
/*2812*/            OPC_MoveChild, 0,
/*2814*/            OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2816*/            OPC_MoveParent,
/*2817*/            OPC_MoveChild, 1,
/*2819*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2822*/            OPC_RecordChild0, // #2 = $b
/*2823*/            OPC_MoveChild, 1,
/*2825*/            OPC_CheckInteger, 16, 
/*2827*/            OPC_CheckType, MVT::i32,
/*2829*/            OPC_MoveParent,
/*2830*/            OPC_MoveParent,
/*2831*/            OPC_MoveParent,
/*2832*/            OPC_CheckType, MVT::i32,
/*2834*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2836*/            OPC_EmitInteger, MVT::i32, 14, 
/*2839*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2842*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 15
                    // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2854*/          /*Scope*/ 43, /*->2898*/
/*2855*/            OPC_MoveChild, 0,
/*2857*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2860*/            OPC_RecordChild0, // #1 = $a
/*2861*/            OPC_MoveChild, 1,
/*2863*/            OPC_CheckInteger, 16, 
/*2865*/            OPC_CheckType, MVT::i32,
/*2867*/            OPC_MoveParent,
/*2868*/            OPC_MoveParent,
/*2869*/            OPC_RecordChild1, // #2 = $b
/*2870*/            OPC_MoveChild, 1,
/*2872*/            OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2874*/            OPC_MoveParent,
/*2875*/            OPC_MoveParent,
/*2876*/            OPC_CheckType, MVT::i32,
/*2878*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2880*/            OPC_EmitInteger, MVT::i32, 14, 
/*2883*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2886*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 15
                    // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2898*/          0, /*End of Scope*/
                /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SRA),// ->2945
/*2902*/          OPC_MoveChild, 0,
/*2904*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2907*/          OPC_RecordChild0, // #1 = $a
/*2908*/          OPC_RecordChild1, // #2 = $b
/*2909*/          OPC_MoveChild, 1,
/*2911*/          OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2913*/          OPC_MoveParent,
/*2914*/          OPC_MoveParent,
/*2915*/          OPC_MoveChild, 1,
/*2917*/          OPC_CheckInteger, 16, 
/*2919*/          OPC_CheckType, MVT::i32,
/*2921*/          OPC_MoveParent,
/*2922*/          OPC_MoveParent,
/*2923*/          OPC_CheckType, MVT::i32,
/*2925*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2927*/          OPC_EmitInteger, MVT::i32, 14, 
/*2930*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2933*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32)) - Complexity = 15
                  // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
                0, // EndSwitchOpcode
/*2946*/      /*Scope*/ 31, /*->2978*/
/*2947*/        OPC_RecordChild1, // #1 = $Rn
/*2948*/        OPC_CheckType, MVT::i32,
/*2950*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2952*/        OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*2955*/        OPC_EmitInteger, MVT::i32, 14, 
/*2958*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2961*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2964*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (add:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*2978*/      0, /*End of Scope*/
/*2979*/    /*Scope*/ 97, /*->3077*/
/*2980*/      OPC_MoveChild, 0,
/*2982*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2985*/      OPC_Scope, 44, /*->3031*/ // 2 children in Scope
/*2987*/        OPC_RecordChild0, // #0 = $a
/*2988*/        OPC_MoveChild, 0,
/*2990*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2992*/        OPC_MoveParent,
/*2993*/        OPC_MoveChild, 1,
/*2995*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2998*/        OPC_RecordChild0, // #1 = $b
/*2999*/        OPC_MoveChild, 1,
/*3001*/        OPC_CheckInteger, 16, 
/*3003*/        OPC_CheckType, MVT::i32,
/*3005*/        OPC_MoveParent,
/*3006*/        OPC_MoveParent,
/*3007*/        OPC_MoveParent,
/*3008*/        OPC_RecordChild1, // #2 = $acc
/*3009*/        OPC_CheckType, MVT::i32,
/*3011*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3013*/        OPC_EmitInteger, MVT::i32, 14, 
/*3016*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3019*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3031*/      /*Scope*/ 44, /*->3076*/
/*3032*/        OPC_MoveChild, 0,
/*3034*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*3037*/        OPC_RecordChild0, // #0 = $b
/*3038*/        OPC_MoveChild, 1,
/*3040*/        OPC_CheckInteger, 16, 
/*3042*/        OPC_CheckType, MVT::i32,
/*3044*/        OPC_MoveParent,
/*3045*/        OPC_MoveParent,
/*3046*/        OPC_RecordChild1, // #1 = $a
/*3047*/        OPC_MoveChild, 1,
/*3049*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3051*/        OPC_MoveParent,
/*3052*/        OPC_MoveParent,
/*3053*/        OPC_RecordChild1, // #2 = $acc
/*3054*/        OPC_CheckType, MVT::i32,
/*3056*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3058*/        OPC_EmitInteger, MVT::i32, 14, 
/*3061*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3064*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$a), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3076*/      0, /*End of Scope*/
/*3077*/    /*Scope*/ 49, /*->3127*/
/*3078*/      OPC_RecordChild0, // #0 = $acc
/*3079*/      OPC_MoveChild, 1,
/*3081*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*3084*/      OPC_MoveChild, 0,
/*3086*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3089*/      OPC_RecordChild0, // #1 = $b
/*3090*/      OPC_MoveChild, 0,
/*3092*/      OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3094*/      OPC_MoveParent,
/*3095*/      OPC_RecordChild1, // #2 = $a
/*3096*/      OPC_MoveParent,
/*3097*/      OPC_MoveChild, 1,
/*3099*/      OPC_CheckInteger, 16, 
/*3101*/      OPC_CheckType, MVT::i32,
/*3103*/      OPC_MoveParent,
/*3104*/      OPC_MoveParent,
/*3105*/      OPC_CheckType, MVT::i32,
/*3107*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3109*/      OPC_EmitInteger, MVT::i32, 14, 
/*3112*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3115*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32)) - Complexity = 15
              // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3127*/    /*Scope*/ 91, /*->3219*/
/*3128*/      OPC_MoveChild, 0,
/*3130*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*3133*/      OPC_MoveChild, 0,
/*3135*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3138*/      OPC_RecordChild0, // #0 = $a
/*3139*/      OPC_Scope, 38, /*->3179*/ // 2 children in Scope
/*3141*/        OPC_RecordChild1, // #1 = $b
/*3142*/        OPC_MoveChild, 1,
/*3144*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3146*/        OPC_MoveParent,
/*3147*/        OPC_MoveParent,
/*3148*/        OPC_MoveChild, 1,
/*3150*/        OPC_CheckInteger, 16, 
/*3152*/        OPC_CheckType, MVT::i32,
/*3154*/        OPC_MoveParent,
/*3155*/        OPC_MoveParent,
/*3156*/        OPC_RecordChild1, // #2 = $acc
/*3157*/        OPC_CheckType, MVT::i32,
/*3159*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3161*/        OPC_EmitInteger, MVT::i32, 14, 
/*3164*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3167*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3179*/      /*Scope*/ 38, /*->3218*/
/*3180*/        OPC_MoveChild, 0,
/*3182*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3184*/        OPC_MoveParent,
/*3185*/        OPC_RecordChild1, // #1 = $a
/*3186*/        OPC_MoveParent,
/*3187*/        OPC_MoveChild, 1,
/*3189*/        OPC_CheckInteger, 16, 
/*3191*/        OPC_CheckType, MVT::i32,
/*3193*/        OPC_MoveParent,
/*3194*/        OPC_MoveParent,
/*3195*/        OPC_RecordChild1, // #2 = $acc
/*3196*/        OPC_CheckType, MVT::i32,
/*3198*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3200*/        OPC_EmitInteger, MVT::i32, 14, 
/*3203*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3206*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3218*/      0, /*End of Scope*/
/*3219*/    /*Scope*/ 18|128,1/*146*/, /*->3367*/
/*3221*/      OPC_RecordChild0, // #0 = $Rn
/*3222*/      OPC_MoveChild, 1,
/*3224*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3227*/      OPC_MoveChild, 0,
/*3229*/      OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*3232*/      OPC_RecordChild0, // #1 = $Rm
/*3233*/      OPC_RecordChild1, // #2 = $rot
/*3234*/      OPC_MoveChild, 1,
/*3236*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3239*/      OPC_CheckPredicate, 0, // Predicate_rot_imm
/*3241*/      OPC_CheckType, MVT::i32,
/*3243*/      OPC_MoveParent,
/*3244*/      OPC_MoveParent,
/*3245*/      OPC_MoveChild, 1,
/*3247*/      OPC_Scope, 58, /*->3307*/ // 2 children in Scope
/*3249*/        OPC_CheckValueType, MVT::i8,
/*3251*/        OPC_MoveParent,
/*3252*/        OPC_MoveParent,
/*3253*/        OPC_Scope, 25, /*->3280*/ // 2 children in Scope
/*3255*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3257*/          OPC_EmitConvertToTarget, 2,
/*3259*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3262*/          OPC_EmitInteger, MVT::i32, 14, 
/*3265*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3268*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                  // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3280*/        /*Scope*/ 25, /*->3306*/
/*3281*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3283*/          OPC_EmitConvertToTarget, 2,
/*3285*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3288*/          OPC_EmitInteger, MVT::i32, 14, 
/*3291*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3294*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                  // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3306*/        0, /*End of Scope*/
/*3307*/      /*Scope*/ 58, /*->3366*/
/*3308*/        OPC_CheckValueType, MVT::i16,
/*3310*/        OPC_MoveParent,
/*3311*/        OPC_MoveParent,
/*3312*/        OPC_Scope, 25, /*->3339*/ // 2 children in Scope
/*3314*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3316*/          OPC_EmitConvertToTarget, 2,
/*3318*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3321*/          OPC_EmitInteger, MVT::i32, 14, 
/*3324*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3327*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                  // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3339*/        /*Scope*/ 25, /*->3365*/
/*3340*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3342*/          OPC_EmitConvertToTarget, 2,
/*3344*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3347*/          OPC_EmitInteger, MVT::i32, 14, 
/*3350*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3353*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3365*/        0, /*End of Scope*/
/*3366*/      0, /*End of Scope*/
/*3367*/    /*Scope*/ 19|128,1/*147*/, /*->3516*/
/*3369*/      OPC_MoveChild, 0,
/*3371*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3374*/      OPC_MoveChild, 0,
/*3376*/      OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*3379*/      OPC_RecordChild0, // #0 = $Rm
/*3380*/      OPC_RecordChild1, // #1 = $rot
/*3381*/      OPC_MoveChild, 1,
/*3383*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3386*/      OPC_CheckPredicate, 0, // Predicate_rot_imm
/*3388*/      OPC_CheckType, MVT::i32,
/*3390*/      OPC_MoveParent,
/*3391*/      OPC_MoveParent,
/*3392*/      OPC_MoveChild, 1,
/*3394*/      OPC_Scope, 59, /*->3455*/ // 2 children in Scope
/*3396*/        OPC_CheckValueType, MVT::i8,
/*3398*/        OPC_MoveParent,
/*3399*/        OPC_MoveParent,
/*3400*/        OPC_RecordChild1, // #2 = $Rn
/*3401*/        OPC_Scope, 25, /*->3428*/ // 2 children in Scope
/*3403*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3405*/          OPC_EmitConvertToTarget, 1,
/*3407*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3410*/          OPC_EmitInteger, MVT::i32, 14, 
/*3413*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3416*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), GPR:i32:$Rn) - Complexity = 13
                  // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3428*/        /*Scope*/ 25, /*->3454*/
/*3429*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3431*/          OPC_EmitConvertToTarget, 1,
/*3433*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3436*/          OPC_EmitInteger, MVT::i32, 14, 
/*3439*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3442*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                  // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3454*/        0, /*End of Scope*/
/*3455*/      /*Scope*/ 59, /*->3515*/
/*3456*/        OPC_CheckValueType, MVT::i16,
/*3458*/        OPC_MoveParent,
/*3459*/        OPC_MoveParent,
/*3460*/        OPC_RecordChild1, // #2 = $Rn
/*3461*/        OPC_Scope, 25, /*->3488*/ // 2 children in Scope
/*3463*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3465*/          OPC_EmitConvertToTarget, 1,
/*3467*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3470*/          OPC_EmitInteger, MVT::i32, 14, 
/*3473*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3476*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), GPR:i32:$Rn) - Complexity = 13
                  // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3488*/        /*Scope*/ 25, /*->3514*/
/*3489*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3491*/          OPC_EmitConvertToTarget, 1,
/*3493*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3496*/          OPC_EmitInteger, MVT::i32, 14, 
/*3499*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3502*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3514*/        0, /*End of Scope*/
/*3515*/      0, /*End of Scope*/
/*3516*/    /*Scope*/ 70|128,1/*198*/, /*->3716*/
/*3518*/      OPC_RecordChild0, // #0 = $Rn
/*3519*/      OPC_Scope, 30, /*->3551*/ // 5 children in Scope
/*3521*/        OPC_RecordChild1, // #1 = $shift
/*3522*/        OPC_CheckType, MVT::i32,
/*3524*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*3526*/        OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*3529*/        OPC_EmitInteger, MVT::i32, 14, 
/*3532*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3535*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3538*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsi), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*3551*/      /*Scope*/ 50, /*->3602*/
/*3552*/        OPC_MoveChild, 1,
/*3554*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3557*/        OPC_MoveChild, 0,
/*3559*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3562*/        OPC_RecordChild0, // #1 = $Rn
/*3563*/        OPC_MoveChild, 1,
/*3565*/        OPC_CheckValueType, MVT::i16,
/*3567*/        OPC_MoveParent,
/*3568*/        OPC_MoveParent,
/*3569*/        OPC_MoveChild, 1,
/*3571*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3574*/        OPC_RecordChild0, // #2 = $Rm
/*3575*/        OPC_MoveChild, 1,
/*3577*/        OPC_CheckValueType, MVT::i16,
/*3579*/        OPC_MoveParent,
/*3580*/        OPC_MoveParent,
/*3581*/        OPC_MoveParent,
/*3582*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3584*/        OPC_EmitInteger, MVT::i32, 14, 
/*3587*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3590*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 12
                // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*3602*/      /*Scope*/ 30, /*->3633*/
/*3603*/        OPC_RecordChild1, // #1 = $ShiftedRm
/*3604*/        OPC_CheckType, MVT::i32,
/*3606*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3608*/        OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*3611*/        OPC_EmitInteger, MVT::i32, 14, 
/*3614*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3617*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3620*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (add:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*3633*/      /*Scope*/ 50, /*->3684*/
/*3634*/        OPC_MoveChild, 1,
/*3636*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3639*/        OPC_MoveChild, 0,
/*3641*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3644*/        OPC_RecordChild0, // #1 = $Rn
/*3645*/        OPC_MoveChild, 1,
/*3647*/        OPC_CheckValueType, MVT::i16,
/*3649*/        OPC_MoveParent,
/*3650*/        OPC_MoveParent,
/*3651*/        OPC_MoveChild, 1,
/*3653*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3656*/        OPC_RecordChild0, // #2 = $Rm
/*3657*/        OPC_MoveChild, 1,
/*3659*/        OPC_CheckValueType, MVT::i16,
/*3661*/        OPC_MoveParent,
/*3662*/        OPC_MoveParent,
/*3663*/        OPC_MoveParent,
/*3664*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*3666*/        OPC_EmitInteger, MVT::i32, 14, 
/*3669*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3672*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 12
                // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3684*/      /*Scope*/ 30, /*->3715*/
/*3685*/        OPC_RecordChild1, // #1 = $Rn
/*3686*/        OPC_CheckType, MVT::i32,
/*3688*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*3690*/        OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*3693*/        OPC_EmitInteger, MVT::i32, 14, 
/*3696*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3699*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3702*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsi), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (add:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*3715*/      0, /*End of Scope*/
/*3716*/    /*Scope*/ 51, /*->3768*/
/*3717*/      OPC_MoveChild, 0,
/*3719*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3722*/      OPC_MoveChild, 0,
/*3724*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3727*/      OPC_RecordChild0, // #0 = $Rn
/*3728*/      OPC_MoveChild, 1,
/*3730*/      OPC_CheckValueType, MVT::i16,
/*3732*/      OPC_MoveParent,
/*3733*/      OPC_MoveParent,
/*3734*/      OPC_MoveChild, 1,
/*3736*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3739*/      OPC_RecordChild0, // #1 = $Rm
/*3740*/      OPC_MoveChild, 1,
/*3742*/      OPC_CheckValueType, MVT::i16,
/*3744*/      OPC_MoveParent,
/*3745*/      OPC_MoveParent,
/*3746*/      OPC_MoveParent,
/*3747*/      OPC_RecordChild1, // #2 = $Ra
/*3748*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3750*/      OPC_EmitInteger, MVT::i32, 14, 
/*3753*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3756*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), GPR:i32:$Ra) - Complexity = 12
              // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*3768*/    /*Scope*/ 31, /*->3800*/
/*3769*/      OPC_RecordChild0, // #0 = $ShiftedRm
/*3770*/      OPC_RecordChild1, // #1 = $Rn
/*3771*/      OPC_CheckType, MVT::i32,
/*3773*/      OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3775*/      OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*3778*/      OPC_EmitInteger, MVT::i32, 14, 
/*3781*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3784*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3787*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: (add:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
              // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*3800*/    /*Scope*/ 51, /*->3852*/
/*3801*/      OPC_MoveChild, 0,
/*3803*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3806*/      OPC_MoveChild, 0,
/*3808*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3811*/      OPC_RecordChild0, // #0 = $Rn
/*3812*/      OPC_MoveChild, 1,
/*3814*/      OPC_CheckValueType, MVT::i16,
/*3816*/      OPC_MoveParent,
/*3817*/      OPC_MoveParent,
/*3818*/      OPC_MoveChild, 1,
/*3820*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3823*/      OPC_RecordChild0, // #1 = $Rm
/*3824*/      OPC_MoveChild, 1,
/*3826*/      OPC_CheckValueType, MVT::i16,
/*3828*/      OPC_MoveParent,
/*3829*/      OPC_MoveParent,
/*3830*/      OPC_MoveParent,
/*3831*/      OPC_RecordChild1, // #2 = $Ra
/*3832*/      OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*3834*/      OPC_EmitInteger, MVT::i32, 14, 
/*3837*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3840*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), rGPR:i32:$Ra) - Complexity = 12
              // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3852*/    /*Scope*/ 84, /*->3937*/
/*3853*/      OPC_RecordChild0, // #0 = $acc
/*3854*/      OPC_Scope, 40, /*->3896*/ // 2 children in Scope
/*3856*/        OPC_MoveChild, 1,
/*3858*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3861*/        OPC_RecordChild0, // #1 = $a
/*3862*/        OPC_MoveChild, 0,
/*3864*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3866*/        OPC_MoveParent,
/*3867*/        OPC_RecordChild1, // #2 = $b
/*3868*/        OPC_MoveChild, 1,
/*3870*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3872*/        OPC_MoveParent,
/*3873*/        OPC_MoveParent,
/*3874*/        OPC_CheckType, MVT::i32,
/*3876*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3878*/        OPC_EmitInteger, MVT::i32, 14, 
/*3881*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3884*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 8
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3896*/      /*Scope*/ 39, /*->3936*/
/*3897*/        OPC_RecordChild1, // #1 = $imm
/*3898*/        OPC_MoveChild, 1,
/*3900*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3903*/        OPC_CheckPredicate, 2, // Predicate_imm1_255_neg
/*3905*/        OPC_MoveParent,
/*3906*/        OPC_CheckType, MVT::i32,
/*3908*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3910*/        OPC_EmitConvertToTarget, 1,
/*3912*/        OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*3915*/        OPC_EmitInteger, MVT::i32, 14, 
/*3918*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3921*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3924*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm1_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm1_255_neg>>:$imm))
/*3936*/      0, /*End of Scope*/
/*3937*/    /*Scope*/ 41, /*->3979*/
/*3938*/      OPC_MoveChild, 0,
/*3940*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3943*/      OPC_RecordChild0, // #0 = $a
/*3944*/      OPC_MoveChild, 0,
/*3946*/      OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3948*/      OPC_MoveParent,
/*3949*/      OPC_RecordChild1, // #1 = $b
/*3950*/      OPC_MoveChild, 1,
/*3952*/      OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3954*/      OPC_MoveParent,
/*3955*/      OPC_MoveParent,
/*3956*/      OPC_RecordChild1, // #2 = $acc
/*3957*/      OPC_CheckType, MVT::i32,
/*3959*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3961*/      OPC_EmitInteger, MVT::i32, 14, 
/*3964*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3967*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), GPR:i32:$acc) - Complexity = 8
              // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3979*/    /*Scope*/ 40|128,3/*424*/, /*->4405*/
/*3981*/      OPC_RecordChild0, // #0 = $Rn
/*3982*/      OPC_RecordChild1, // #1 = $imm
/*3983*/      OPC_MoveChild, 1,
/*3985*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3988*/      OPC_Scope, 30, /*->4020*/ // 11 children in Scope
/*3990*/        OPC_CheckPredicate, 3, // Predicate_so_imm
/*3992*/        OPC_MoveParent,
/*3993*/        OPC_CheckType, MVT::i32,
/*3995*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*3997*/        OPC_EmitConvertToTarget, 1,
/*3999*/        OPC_EmitInteger, MVT::i32, 14, 
/*4002*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4005*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4008*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (ADDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*4020*/      /*Scope*/ 33, /*->4054*/
/*4021*/        OPC_CheckPredicate, 4, // Predicate_so_imm_neg
/*4023*/        OPC_MoveParent,
/*4024*/        OPC_CheckType, MVT::i32,
/*4026*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*4028*/        OPC_EmitConvertToTarget, 1,
/*4030*/        OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*4033*/        OPC_EmitInteger, MVT::i32, 14, 
/*4036*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4039*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4042*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*4054*/      /*Scope*/ 30, /*->4085*/
/*4055*/        OPC_CheckPredicate, 5, // Predicate_imm0_7
/*4057*/        OPC_MoveParent,
/*4058*/        OPC_CheckType, MVT::i32,
/*4060*/        OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*4062*/        OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*4065*/        OPC_EmitConvertToTarget, 1,
/*4067*/        OPC_EmitInteger, MVT::i32, 14, 
/*4070*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4073*/        OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi3), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7>>:$imm3) - Complexity = 7
                // Dst: (tADDi3:i32 tGPR:i32:$Rm, (imm:i32):$imm3)
/*4085*/      /*Scope*/ 30, /*->4116*/
/*4086*/        OPC_CheckPredicate, 6, // Predicate_imm8_255
/*4088*/        OPC_MoveParent,
/*4089*/        OPC_CheckType, MVT::i32,
/*4091*/        OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*4093*/        OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*4096*/        OPC_EmitConvertToTarget, 1,
/*4098*/        OPC_EmitInteger, MVT::i32, 14, 
/*4101*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4104*/        OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi8), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255>>:$imm8) - Complexity = 7
                // Dst: (tADDi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*4116*/      /*Scope*/ 33, /*->4150*/
/*4117*/        OPC_CheckPredicate, 7, // Predicate_imm0_7_neg
/*4119*/        OPC_MoveParent,
/*4120*/        OPC_CheckType, MVT::i32,
/*4122*/        OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*4124*/        OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*4127*/        OPC_EmitConvertToTarget, 1,
/*4129*/        OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*4132*/        OPC_EmitInteger, MVT::i32, 14, 
/*4135*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4138*/        OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi3), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$imm3) - Complexity = 7
                // Dst: (tSUBi3:i32 tGPR:i32:$Rm, (imm_neg_XFORM:i32 (imm:i32):$imm3))
/*4150*/      /*Scope*/ 33, /*->4184*/
/*4151*/        OPC_CheckPredicate, 8, // Predicate_imm8_255_neg
/*4153*/        OPC_MoveParent,
/*4154*/        OPC_CheckType, MVT::i32,
/*4156*/        OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*4158*/        OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*4161*/        OPC_EmitConvertToTarget, 1,
/*4163*/        OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*4166*/        OPC_EmitInteger, MVT::i32, 14, 
/*4169*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4172*/        OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi8), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$imm8) - Complexity = 7
                // Dst: (tSUBi8:i32 tGPR:i32:$Rn, (imm_neg_XFORM:i32 (imm:i32):$imm8))
/*4184*/      /*Scope*/ 30, /*->4215*/
/*4185*/        OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*4187*/        OPC_MoveParent,
/*4188*/        OPC_CheckType, MVT::i32,
/*4190*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4192*/        OPC_EmitConvertToTarget, 1,
/*4194*/        OPC_EmitInteger, MVT::i32, 14, 
/*4197*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4200*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4203*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (add:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2ADDri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*4215*/      /*Scope*/ 26, /*->4242*/
/*4216*/        OPC_CheckPredicate, 10, // Predicate_imm0_4095
/*4218*/        OPC_MoveParent,
/*4219*/        OPC_CheckType, MVT::i32,
/*4221*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4223*/        OPC_EmitConvertToTarget, 1,
/*4225*/        OPC_EmitInteger, MVT::i32, 14, 
/*4228*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4231*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDri12), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                // Dst: (t2ADDri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*4242*/      /*Scope*/ 33, /*->4276*/
/*4243*/        OPC_CheckPredicate, 11, // Predicate_t2_so_imm_neg
/*4245*/        OPC_MoveParent,
/*4246*/        OPC_CheckType, MVT::i32,
/*4248*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4250*/        OPC_EmitConvertToTarget, 1,
/*4252*/        OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*4255*/        OPC_EmitInteger, MVT::i32, 14, 
/*4258*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4261*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4264*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2SUBri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*4276*/      /*Scope*/ 29, /*->4306*/
/*4277*/        OPC_CheckPredicate, 12, // Predicate_imm0_4095_neg
/*4279*/        OPC_MoveParent,
/*4280*/        OPC_CheckType, MVT::i32,
/*4282*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4284*/        OPC_EmitConvertToTarget, 1,
/*4286*/        OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*4289*/        OPC_EmitInteger, MVT::i32, 14, 
/*4292*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4295*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri12), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_4095_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2SUBri12:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_4095_neg>>:$imm))
/*4306*/      /*Scope*/ 97, /*->4404*/
/*4307*/        OPC_CheckPredicate, 13, // Predicate_imm0_65535_neg
/*4309*/        OPC_MoveParent,
/*4310*/        OPC_CheckType, MVT::i32,
/*4312*/        OPC_Scope, 44, /*->4358*/ // 2 children in Scope
/*4314*/          OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*4316*/          OPC_EmitConvertToTarget, 1,
/*4318*/          OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*4321*/          OPC_EmitInteger, MVT::i32, 14, 
/*4324*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4327*/          OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*4337*/          OPC_EmitInteger, MVT::i32, 14, 
/*4340*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4343*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4346*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 6, 7, 8, 9, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                  // Dst: (SUBrr:i32 GPR:i32:$src, (MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*4358*/        /*Scope*/ 44, /*->4403*/
/*4359*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4361*/          OPC_EmitConvertToTarget, 1,
/*4363*/          OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*4366*/          OPC_EmitInteger, MVT::i32, 14, 
/*4369*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4372*/          OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*4382*/          OPC_EmitInteger, MVT::i32, 14, 
/*4385*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4388*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4391*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 6, 7, 8, 9, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                  // Dst: (t2SUBrr:i32 GPR:i32:$src, (t2MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*4403*/        0, /*End of Scope*/
/*4404*/      0, /*End of Scope*/
/*4405*/    /*Scope*/ 94, /*->4500*/
/*4406*/      OPC_MoveChild, 0,
/*4408*/      OPC_SwitchOpcode /*2 cases */, 58,  TARGET_VAL(ISD::MUL),// ->4470
/*4412*/        OPC_RecordChild0, // #0 = $Rn
/*4413*/        OPC_RecordChild1, // #1 = $Rm
/*4414*/        OPC_MoveParent,
/*4415*/        OPC_RecordChild1, // #2 = $Ra
/*4416*/        OPC_CheckType, MVT::i32,
/*4418*/        OPC_Scope, 24, /*->4444*/ // 2 children in Scope
/*4420*/          OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*4422*/          OPC_EmitInteger, MVT::i32, 14, 
/*4425*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4428*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4431*/          OPC_MorphNodeTo, TARGET_VAL(ARM::MLA), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                  // Src: (add:i32 (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (MLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*4444*/        /*Scope*/ 24, /*->4469*/
/*4445*/          OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*4447*/          OPC_EmitInteger, MVT::i32, 14, 
/*4450*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4453*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4456*/          OPC_MorphNodeTo, TARGET_VAL(ARM::MLAv5), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                  // Src: (add:i32 (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (MLAv5:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*4469*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 26,  TARGET_VAL(ISD::MULHS),// ->4499
/*4473*/        OPC_RecordChild0, // #0 = $Rn
/*4474*/        OPC_RecordChild1, // #1 = $Rm
/*4475*/        OPC_MoveParent,
/*4476*/        OPC_RecordChild1, // #2 = $Ra
/*4477*/        OPC_CheckType, MVT::i32,
/*4479*/        OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*4481*/        OPC_EmitInteger, MVT::i32, 14, 
/*4484*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4487*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
              0, // EndSwitchOpcode
/*4500*/    /*Scope*/ 67, /*->4568*/
/*4501*/      OPC_RecordChild0, // #0 = $Rn
/*4502*/      OPC_MoveChild, 1,
/*4504*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*4507*/      OPC_RecordChild0, // #1 = $Rm
/*4508*/      OPC_MoveChild, 1,
/*4510*/      OPC_Scope, 27, /*->4539*/ // 2 children in Scope
/*4512*/        OPC_CheckValueType, MVT::i8,
/*4514*/        OPC_MoveParent,
/*4515*/        OPC_MoveParent,
/*4516*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*4518*/        OPC_EmitInteger, MVT::i32, 0, 
/*4521*/        OPC_EmitInteger, MVT::i32, 14, 
/*4524*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4527*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other)) - Complexity = 6
                // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*4539*/      /*Scope*/ 27, /*->4567*/
/*4540*/        OPC_CheckValueType, MVT::i16,
/*4542*/        OPC_MoveParent,
/*4543*/        OPC_MoveParent,
/*4544*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*4546*/        OPC_EmitInteger, MVT::i32, 0, 
/*4549*/        OPC_EmitInteger, MVT::i32, 14, 
/*4552*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4555*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)) - Complexity = 6
                // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*4567*/      0, /*End of Scope*/
/*4568*/    /*Scope*/ 62, /*->4631*/
/*4569*/      OPC_MoveChild, 0,
/*4571*/      OPC_SwitchOpcode /*2 cases */, 26,  TARGET_VAL(ISD::MUL),// ->4601
/*4575*/        OPC_RecordChild0, // #0 = $Rn
/*4576*/        OPC_RecordChild1, // #1 = $Rm
/*4577*/        OPC_MoveParent,
/*4578*/        OPC_RecordChild1, // #2 = $Ra
/*4579*/        OPC_CheckType, MVT::i32,
/*4581*/        OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*4583*/        OPC_EmitInteger, MVT::i32, 14, 
/*4586*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4589*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm), rGPR:i32:$Ra) - Complexity = 6
                // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              /*SwitchOpcode*/ 26,  TARGET_VAL(ISD::MULHS),// ->4630
/*4604*/        OPC_RecordChild0, // #0 = $Rm
/*4605*/        OPC_RecordChild1, // #1 = $Rn
/*4606*/        OPC_MoveParent,
/*4607*/        OPC_RecordChild1, // #2 = $Ra
/*4608*/        OPC_CheckType, MVT::i32,
/*4610*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*4612*/        OPC_EmitInteger, MVT::i32, 14, 
/*4615*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4618*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn), rGPR:i32:$Ra) - Complexity = 6
                // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              0, // EndSwitchOpcode
/*4631*/    /*Scope*/ 74|128,1/*202*/, /*->4835*/
/*4633*/      OPC_RecordChild0, // #0 = $Rn
/*4634*/      OPC_MoveChild, 1,
/*4636*/      OPC_SwitchOpcode /*3 cases */, 61,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->4701
/*4640*/        OPC_RecordChild0, // #1 = $Rm
/*4641*/        OPC_MoveChild, 1,
/*4643*/        OPC_Scope, 27, /*->4672*/ // 2 children in Scope
/*4645*/          OPC_CheckValueType, MVT::i8,
/*4647*/          OPC_MoveParent,
/*4648*/          OPC_MoveParent,
/*4649*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*4651*/          OPC_EmitInteger, MVT::i32, 0, 
/*4654*/          OPC_EmitInteger, MVT::i32, 14, 
/*4657*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4660*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i8:Other)) - Complexity = 6
                  // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*4672*/        /*Scope*/ 27, /*->4700*/
/*4673*/          OPC_CheckValueType, MVT::i16,
/*4675*/          OPC_MoveParent,
/*4676*/          OPC_MoveParent,
/*4677*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*4679*/          OPC_EmitInteger, MVT::i32, 0, 
/*4682*/          OPC_EmitInteger, MVT::i32, 14, 
/*4685*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4688*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 6
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*4700*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::MUL),// ->4782
/*4704*/        OPC_RecordChild0, // #1 = $Rn
/*4705*/        OPC_RecordChild1, // #2 = $Rm
/*4706*/        OPC_MoveParent,
/*4707*/        OPC_CheckType, MVT::i32,
/*4709*/        OPC_Scope, 24, /*->4735*/ // 3 children in Scope
/*4711*/          OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*4713*/          OPC_EmitInteger, MVT::i32, 14, 
/*4716*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4719*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4722*/          OPC_MorphNodeTo, TARGET_VAL(ARM::MLA), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                  // Dst: (MLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*4735*/        /*Scope*/ 24, /*->4760*/
/*4736*/          OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*4738*/          OPC_EmitInteger, MVT::i32, 14, 
/*4741*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4744*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4747*/          OPC_MorphNodeTo, TARGET_VAL(ARM::MLAv5), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                  // Dst: (MLAv5:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*4760*/        /*Scope*/ 20, /*->4781*/
/*4761*/          OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*4763*/          OPC_EmitInteger, MVT::i32, 14, 
/*4766*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4769*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                  // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*4781*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::MULHS),// ->4834
/*4785*/        OPC_RecordChild0, // #1 = $Rn
/*4786*/        OPC_RecordChild1, // #2 = $Rm
/*4787*/        OPC_MoveParent,
/*4788*/        OPC_CheckType, MVT::i32,
/*4790*/        OPC_Scope, 20, /*->4812*/ // 2 children in Scope
/*4792*/          OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*4794*/          OPC_EmitInteger, MVT::i32, 14, 
/*4797*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4800*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                  // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*4812*/        /*Scope*/ 20, /*->4833*/
/*4813*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*4815*/          OPC_EmitInteger, MVT::i32, 14, 
/*4818*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4821*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)) - Complexity = 6
                  // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*4833*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*4835*/    /*Scope*/ 122, /*->4958*/
/*4836*/      OPC_MoveChild, 0,
/*4838*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*4841*/      OPC_RecordChild0, // #0 = $Rm
/*4842*/      OPC_MoveChild, 1,
/*4844*/      OPC_Scope, 55, /*->4901*/ // 2 children in Scope
/*4846*/        OPC_CheckValueType, MVT::i8,
/*4848*/        OPC_MoveParent,
/*4849*/        OPC_MoveParent,
/*4850*/        OPC_RecordChild1, // #1 = $Rn
/*4851*/        OPC_Scope, 23, /*->4876*/ // 2 children in Scope
/*4853*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*4855*/          OPC_EmitInteger, MVT::i32, 0, 
/*4858*/          OPC_EmitInteger, MVT::i32, 14, 
/*4861*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4864*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other), GPR:i32:$Rn) - Complexity = 6
                  // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*4876*/        /*Scope*/ 23, /*->4900*/
/*4877*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*4879*/          OPC_EmitInteger, MVT::i32, 0, 
/*4882*/          OPC_EmitInteger, MVT::i32, 14, 
/*4885*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4888*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i8:Other), rGPR:i32:$Rn) - Complexity = 6
                  // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*4900*/        0, /*End of Scope*/
/*4901*/      /*Scope*/ 55, /*->4957*/
/*4902*/        OPC_CheckValueType, MVT::i16,
/*4904*/        OPC_MoveParent,
/*4905*/        OPC_MoveParent,
/*4906*/        OPC_RecordChild1, // #1 = $Rn
/*4907*/        OPC_Scope, 23, /*->4932*/ // 2 children in Scope
/*4909*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*4911*/          OPC_EmitInteger, MVT::i32, 0, 
/*4914*/          OPC_EmitInteger, MVT::i32, 14, 
/*4917*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4920*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPR:i32:$Rn) - Complexity = 6
                  // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*4932*/        /*Scope*/ 23, /*->4956*/
/*4933*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*4935*/          OPC_EmitInteger, MVT::i32, 0, 
/*4938*/          OPC_EmitInteger, MVT::i32, 14, 
/*4941*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4944*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn) - Complexity = 6
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*4956*/        0, /*End of Scope*/
/*4957*/      0, /*End of Scope*/
/*4958*/    /*Scope*/ 57|128,2/*313*/, /*->5273*/
/*4960*/      OPC_RecordChild0, // #0 = $Rn
/*4961*/      OPC_Scope, 93, /*->5056*/ // 2 children in Scope
/*4963*/        OPC_RecordChild1, // #1 = $Rm
/*4964*/        OPC_CheckType, MVT::i32,
/*4966*/        OPC_Scope, 23, /*->4991*/ // 3 children in Scope
/*4968*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*4970*/          OPC_EmitInteger, MVT::i32, 14, 
/*4973*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4976*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4979*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (ADDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*4991*/        /*Scope*/ 23, /*->5015*/
/*4992*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*4994*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*4997*/          OPC_EmitInteger, MVT::i32, 14, 
/*5000*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5003*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tADDrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tADDrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*5015*/        /*Scope*/ 39, /*->5055*/
/*5016*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*5018*/          OPC_EmitInteger, MVT::i32, 14, 
/*5021*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5024*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5027*/          OPC_Scope, 12, /*->5041*/ // 2 children in Scope
/*5029*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*5041*/          /*Scope*/ 12, /*->5054*/
/*5042*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                    // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*5054*/          0, /*End of Scope*/
/*5055*/        0, /*End of Scope*/
/*5056*/      /*Scope*/ 86|128,1/*214*/, /*->5272*/
/*5058*/        OPC_MoveChild, 1,
/*5060*/        OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*5063*/        OPC_MoveChild, 0,
/*5065*/        OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*5068*/        OPC_MoveChild, 0,
/*5070*/        OPC_Scope, 99, /*->5171*/ // 2 children in Scope
/*5072*/          OPC_CheckInteger, 13, 
/*5074*/          OPC_MoveParent,
/*5075*/          OPC_RecordChild1, // #1 = $Vn
/*5076*/          OPC_SwitchType /*3 cases */, 29,  MVT::v8i8,// ->5108
/*5079*/            OPC_CheckChild1Type, MVT::v8i8,
/*5081*/            OPC_RecordChild2, // #2 = $Vm
/*5082*/            OPC_CheckChild2Type, MVT::v8i8,
/*5084*/            OPC_MoveParent,
/*5085*/            OPC_MoveParent,
/*5086*/            OPC_CheckType, MVT::v8i16,
/*5088*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5090*/            OPC_EmitInteger, MVT::i32, 14, 
/*5093*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5096*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 13:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                    // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                  /*SwitchType*/ 29,  MVT::v4i16,// ->5139
/*5110*/            OPC_CheckChild1Type, MVT::v4i16,
/*5112*/            OPC_RecordChild2, // #2 = $Vm
/*5113*/            OPC_CheckChild2Type, MVT::v4i16,
/*5115*/            OPC_MoveParent,
/*5116*/            OPC_MoveParent,
/*5117*/            OPC_CheckType, MVT::v4i32,
/*5119*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5121*/            OPC_EmitInteger, MVT::i32, 14, 
/*5124*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5127*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 13:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                    // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                  /*SwitchType*/ 29,  MVT::v2i32,// ->5170
/*5141*/            OPC_CheckChild1Type, MVT::v2i32,
/*5143*/            OPC_RecordChild2, // #2 = $Vm
/*5144*/            OPC_CheckChild2Type, MVT::v2i32,
/*5146*/            OPC_MoveParent,
/*5147*/            OPC_MoveParent,
/*5148*/            OPC_CheckType, MVT::v2i64,
/*5150*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5152*/            OPC_EmitInteger, MVT::i32, 14, 
/*5155*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5158*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 13:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                    // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                  0, // EndSwitchType
/*5171*/        /*Scope*/ 99, /*->5271*/
/*5172*/          OPC_CheckInteger, 14, 
/*5174*/          OPC_MoveParent,
/*5175*/          OPC_RecordChild1, // #1 = $Vn
/*5176*/          OPC_SwitchType /*3 cases */, 29,  MVT::v8i8,// ->5208
/*5179*/            OPC_CheckChild1Type, MVT::v8i8,
/*5181*/            OPC_RecordChild2, // #2 = $Vm
/*5182*/            OPC_CheckChild2Type, MVT::v8i8,
/*5184*/            OPC_MoveParent,
/*5185*/            OPC_MoveParent,
/*5186*/            OPC_CheckType, MVT::v8i16,
/*5188*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5190*/            OPC_EmitInteger, MVT::i32, 14, 
/*5193*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5196*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 14:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                    // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                  /*SwitchType*/ 29,  MVT::v4i16,// ->5239
/*5210*/            OPC_CheckChild1Type, MVT::v4i16,
/*5212*/            OPC_RecordChild2, // #2 = $Vm
/*5213*/            OPC_CheckChild2Type, MVT::v4i16,
/*5215*/            OPC_MoveParent,
/*5216*/            OPC_MoveParent,
/*5217*/            OPC_CheckType, MVT::v4i32,
/*5219*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5221*/            OPC_EmitInteger, MVT::i32, 14, 
/*5224*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5227*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 14:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                    // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                  /*SwitchType*/ 29,  MVT::v2i32,// ->5270
/*5241*/            OPC_CheckChild1Type, MVT::v2i32,
/*5243*/            OPC_RecordChild2, // #2 = $Vm
/*5244*/            OPC_CheckChild2Type, MVT::v2i32,
/*5246*/            OPC_MoveParent,
/*5247*/            OPC_MoveParent,
/*5248*/            OPC_CheckType, MVT::v2i64,
/*5250*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5252*/            OPC_EmitInteger, MVT::i32, 14, 
/*5255*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5258*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 14:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                    // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                  0, // EndSwitchType
/*5271*/        0, /*End of Scope*/
/*5272*/      0, /*End of Scope*/
/*5273*/    /*Scope*/ 92|128,1/*220*/, /*->5495*/
/*5275*/      OPC_MoveChild, 0,
/*5277*/      OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*5280*/      OPC_MoveChild, 0,
/*5282*/      OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*5285*/      OPC_MoveChild, 0,
/*5287*/      OPC_Scope, 102, /*->5391*/ // 2 children in Scope
/*5289*/        OPC_CheckInteger, 13, 
/*5291*/        OPC_MoveParent,
/*5292*/        OPC_RecordChild1, // #0 = $Vn
/*5293*/        OPC_SwitchType /*3 cases */, 30,  MVT::v8i8,// ->5326
/*5296*/          OPC_CheckChild1Type, MVT::v8i8,
/*5298*/          OPC_RecordChild2, // #1 = $Vm
/*5299*/          OPC_CheckChild2Type, MVT::v8i8,
/*5301*/          OPC_MoveParent,
/*5302*/          OPC_MoveParent,
/*5303*/          OPC_RecordChild1, // #2 = $src1
/*5304*/          OPC_CheckType, MVT::v8i16,
/*5306*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5308*/          OPC_EmitInteger, MVT::i32, 14, 
/*5311*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5314*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 13:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 30,  MVT::v4i16,// ->5358
/*5328*/          OPC_CheckChild1Type, MVT::v4i16,
/*5330*/          OPC_RecordChild2, // #1 = $Vm
/*5331*/          OPC_CheckChild2Type, MVT::v4i16,
/*5333*/          OPC_MoveParent,
/*5334*/          OPC_MoveParent,
/*5335*/          OPC_RecordChild1, // #2 = $src1
/*5336*/          OPC_CheckType, MVT::v4i32,
/*5338*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5340*/          OPC_EmitInteger, MVT::i32, 14, 
/*5343*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5346*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 13:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 30,  MVT::v2i32,// ->5390
/*5360*/          OPC_CheckChild1Type, MVT::v2i32,
/*5362*/          OPC_RecordChild2, // #1 = $Vm
/*5363*/          OPC_CheckChild2Type, MVT::v2i32,
/*5365*/          OPC_MoveParent,
/*5366*/          OPC_MoveParent,
/*5367*/          OPC_RecordChild1, // #2 = $src1
/*5368*/          OPC_CheckType, MVT::v2i64,
/*5370*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5372*/          OPC_EmitInteger, MVT::i32, 14, 
/*5375*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5378*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 13:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                  // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*5391*/      /*Scope*/ 102, /*->5494*/
/*5392*/        OPC_CheckInteger, 14, 
/*5394*/        OPC_MoveParent,
/*5395*/        OPC_RecordChild1, // #0 = $Vn
/*5396*/        OPC_SwitchType /*3 cases */, 30,  MVT::v8i8,// ->5429
/*5399*/          OPC_CheckChild1Type, MVT::v8i8,
/*5401*/          OPC_RecordChild2, // #1 = $Vm
/*5402*/          OPC_CheckChild2Type, MVT::v8i8,
/*5404*/          OPC_MoveParent,
/*5405*/          OPC_MoveParent,
/*5406*/          OPC_RecordChild1, // #2 = $src1
/*5407*/          OPC_CheckType, MVT::v8i16,
/*5409*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5411*/          OPC_EmitInteger, MVT::i32, 14, 
/*5414*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5417*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 14:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 30,  MVT::v4i16,// ->5461
/*5431*/          OPC_CheckChild1Type, MVT::v4i16,
/*5433*/          OPC_RecordChild2, // #1 = $Vm
/*5434*/          OPC_CheckChild2Type, MVT::v4i16,
/*5436*/          OPC_MoveParent,
/*5437*/          OPC_MoveParent,
/*5438*/          OPC_RecordChild1, // #2 = $src1
/*5439*/          OPC_CheckType, MVT::v4i32,
/*5441*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5443*/          OPC_EmitInteger, MVT::i32, 14, 
/*5446*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5449*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 14:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 30,  MVT::v2i32,// ->5493
/*5463*/          OPC_CheckChild1Type, MVT::v2i32,
/*5465*/          OPC_RecordChild2, // #1 = $Vm
/*5466*/          OPC_CheckChild2Type, MVT::v2i32,
/*5468*/          OPC_MoveParent,
/*5469*/          OPC_MoveParent,
/*5470*/          OPC_RecordChild1, // #2 = $src1
/*5471*/          OPC_CheckType, MVT::v2i64,
/*5473*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5475*/          OPC_EmitInteger, MVT::i32, 14, 
/*5478*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5481*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 14:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                  // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*5494*/      0, /*End of Scope*/
/*5495*/    /*Scope*/ 2|128,3/*386*/, /*->5883*/
/*5497*/      OPC_RecordChild0, // #0 = $src1
/*5498*/      OPC_MoveChild, 1,
/*5500*/      OPC_SwitchOpcode /*3 cases */, 57|128,1/*185*/,  TARGET_VAL(ISD::MUL),// ->5690
/*5505*/        OPC_Scope, 9|128,1/*137*/, /*->5645*/ // 2 children in Scope
/*5508*/          OPC_RecordChild0, // #1 = $Vn
/*5509*/          OPC_MoveChild, 1,
/*5511*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5514*/          OPC_RecordChild0, // #2 = $Vm
/*5515*/          OPC_Scope, 63, /*->5580*/ // 2 children in Scope
/*5517*/            OPC_CheckChild0Type, MVT::v4i16,
/*5519*/            OPC_RecordChild1, // #3 = $lane
/*5520*/            OPC_MoveChild, 1,
/*5522*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5525*/            OPC_MoveParent,
/*5526*/            OPC_MoveParent,
/*5527*/            OPC_MoveParent,
/*5528*/            OPC_SwitchType /*2 cases */, 23,  MVT::v4i16,// ->5554
/*5531*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5533*/              OPC_EmitConvertToTarget, 3,
/*5535*/              OPC_EmitInteger, MVT::i32, 14, 
/*5538*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5541*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v8i16,// ->5579
/*5556*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5558*/              OPC_EmitConvertToTarget, 3,
/*5560*/              OPC_EmitInteger, MVT::i32, 14, 
/*5563*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5566*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*5580*/          /*Scope*/ 63, /*->5644*/
/*5581*/            OPC_CheckChild0Type, MVT::v2i32,
/*5583*/            OPC_RecordChild1, // #3 = $lane
/*5584*/            OPC_MoveChild, 1,
/*5586*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5589*/            OPC_MoveParent,
/*5590*/            OPC_MoveParent,
/*5591*/            OPC_MoveParent,
/*5592*/            OPC_SwitchType /*2 cases */, 23,  MVT::v2i32,// ->5618
/*5595*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5597*/              OPC_EmitConvertToTarget, 3,
/*5599*/              OPC_EmitInteger, MVT::i32, 14, 
/*5602*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5605*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v4i32,// ->5643
/*5620*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5622*/              OPC_EmitConvertToTarget, 3,
/*5624*/              OPC_EmitInteger, MVT::i32, 14, 
/*5627*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5630*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*5644*/          0, /*End of Scope*/
/*5645*/        /*Scope*/ 43, /*->5689*/
/*5646*/          OPC_MoveChild, 0,
/*5648*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5651*/          OPC_RecordChild0, // #1 = $Vm
/*5652*/          OPC_CheckChild0Type, MVT::v4i16,
/*5654*/          OPC_RecordChild1, // #2 = $lane
/*5655*/          OPC_MoveChild, 1,
/*5657*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5660*/          OPC_MoveParent,
/*5661*/          OPC_MoveParent,
/*5662*/          OPC_RecordChild1, // #3 = $Vn
/*5663*/          OPC_MoveParent,
/*5664*/          OPC_CheckType, MVT::v4i16,
/*5666*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5668*/          OPC_EmitConvertToTarget, 2,
/*5670*/          OPC_EmitInteger, MVT::i32, 14, 
/*5673*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5676*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                  // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5689*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLs),// ->5786
/*5693*/        OPC_RecordChild0, // #1 = $Vn
/*5694*/        OPC_Scope, 44, /*->5740*/ // 2 children in Scope
/*5696*/          OPC_CheckChild0Type, MVT::v4i16,
/*5698*/          OPC_MoveChild, 1,
/*5700*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5703*/          OPC_RecordChild0, // #2 = $Vm
/*5704*/          OPC_CheckChild0Type, MVT::v4i16,
/*5706*/          OPC_RecordChild1, // #3 = $lane
/*5707*/          OPC_MoveChild, 1,
/*5709*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5712*/          OPC_MoveParent,
/*5713*/          OPC_MoveParent,
/*5714*/          OPC_MoveParent,
/*5715*/          OPC_CheckType, MVT::v4i32,
/*5717*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5719*/          OPC_EmitConvertToTarget, 3,
/*5721*/          OPC_EmitInteger, MVT::i32, 14, 
/*5724*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5727*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5740*/        /*Scope*/ 44, /*->5785*/
/*5741*/          OPC_CheckChild0Type, MVT::v2i32,
/*5743*/          OPC_MoveChild, 1,
/*5745*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5748*/          OPC_RecordChild0, // #2 = $Vm
/*5749*/          OPC_CheckChild0Type, MVT::v2i32,
/*5751*/          OPC_RecordChild1, // #3 = $lane
/*5752*/          OPC_MoveChild, 1,
/*5754*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5757*/          OPC_MoveParent,
/*5758*/          OPC_MoveParent,
/*5759*/          OPC_MoveParent,
/*5760*/          OPC_CheckType, MVT::v2i64,
/*5762*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5764*/          OPC_EmitConvertToTarget, 3,
/*5766*/          OPC_EmitInteger, MVT::i32, 14, 
/*5769*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5772*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5785*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLu),// ->5882
/*5789*/        OPC_RecordChild0, // #1 = $Vn
/*5790*/        OPC_Scope, 44, /*->5836*/ // 2 children in Scope
/*5792*/          OPC_CheckChild0Type, MVT::v4i16,
/*5794*/          OPC_MoveChild, 1,
/*5796*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5799*/          OPC_RecordChild0, // #2 = $Vm
/*5800*/          OPC_CheckChild0Type, MVT::v4i16,
/*5802*/          OPC_RecordChild1, // #3 = $lane
/*5803*/          OPC_MoveChild, 1,
/*5805*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5808*/          OPC_MoveParent,
/*5809*/          OPC_MoveParent,
/*5810*/          OPC_MoveParent,
/*5811*/          OPC_CheckType, MVT::v4i32,
/*5813*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5815*/          OPC_EmitConvertToTarget, 3,
/*5817*/          OPC_EmitInteger, MVT::i32, 14, 
/*5820*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5823*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5836*/        /*Scope*/ 44, /*->5881*/
/*5837*/          OPC_CheckChild0Type, MVT::v2i32,
/*5839*/          OPC_MoveChild, 1,
/*5841*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5844*/          OPC_RecordChild0, // #2 = $Vm
/*5845*/          OPC_CheckChild0Type, MVT::v2i32,
/*5847*/          OPC_RecordChild1, // #3 = $lane
/*5848*/          OPC_MoveChild, 1,
/*5850*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5853*/          OPC_MoveParent,
/*5854*/          OPC_MoveParent,
/*5855*/          OPC_MoveParent,
/*5856*/          OPC_CheckType, MVT::v2i64,
/*5858*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5860*/          OPC_EmitConvertToTarget, 3,
/*5862*/          OPC_EmitInteger, MVT::i32, 14, 
/*5865*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5868*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5881*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*5883*/    /*Scope*/ 97, /*->5981*/
/*5884*/      OPC_MoveChild, 0,
/*5886*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5889*/      OPC_Scope, 44, /*->5935*/ // 2 children in Scope
/*5891*/        OPC_RecordChild0, // #0 = $Vn
/*5892*/        OPC_MoveChild, 1,
/*5894*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5897*/        OPC_RecordChild0, // #1 = $Vm
/*5898*/        OPC_CheckChild0Type, MVT::v4i16,
/*5900*/        OPC_RecordChild1, // #2 = $lane
/*5901*/        OPC_MoveChild, 1,
/*5903*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5906*/        OPC_MoveParent,
/*5907*/        OPC_MoveParent,
/*5908*/        OPC_MoveParent,
/*5909*/        OPC_RecordChild1, // #3 = $src1
/*5910*/        OPC_CheckType, MVT::v4i16,
/*5912*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5914*/        OPC_EmitConvertToTarget, 2,
/*5916*/        OPC_EmitInteger, MVT::i32, 14, 
/*5919*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5922*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), DPR:v4i16:$src1) - Complexity = 12
                // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5935*/      /*Scope*/ 44, /*->5980*/
/*5936*/        OPC_MoveChild, 0,
/*5938*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5941*/        OPC_RecordChild0, // #0 = $Vm
/*5942*/        OPC_CheckChild0Type, MVT::v4i16,
/*5944*/        OPC_RecordChild1, // #1 = $lane
/*5945*/        OPC_MoveChild, 1,
/*5947*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5950*/        OPC_MoveParent,
/*5951*/        OPC_MoveParent,
/*5952*/        OPC_RecordChild1, // #2 = $Vn
/*5953*/        OPC_MoveParent,
/*5954*/        OPC_RecordChild1, // #3 = $src1
/*5955*/        OPC_CheckType, MVT::v4i16,
/*5957*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5959*/        OPC_EmitConvertToTarget, 1,
/*5961*/        OPC_EmitInteger, MVT::i32, 14, 
/*5964*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5967*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (add:v4i16 (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), DPR:v4i16:$src1) - Complexity = 12
                // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5980*/      0, /*End of Scope*/
/*5981*/    /*Scope*/ 49, /*->6031*/
/*5982*/      OPC_RecordChild0, // #0 = $src1
/*5983*/      OPC_MoveChild, 1,
/*5985*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5988*/      OPC_MoveChild, 0,
/*5990*/      OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5993*/      OPC_RecordChild0, // #1 = $Vm
/*5994*/      OPC_CheckChild0Type, MVT::v2i32,
/*5996*/      OPC_RecordChild1, // #2 = $lane
/*5997*/      OPC_MoveChild, 1,
/*5999*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6002*/      OPC_MoveParent,
/*6003*/      OPC_MoveParent,
/*6004*/      OPC_RecordChild1, // #3 = $Vn
/*6005*/      OPC_MoveParent,
/*6006*/      OPC_CheckType, MVT::v2i32,
/*6008*/      OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6010*/      OPC_EmitConvertToTarget, 2,
/*6012*/      OPC_EmitInteger, MVT::i32, 14, 
/*6015*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6018*/      OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
              // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6031*/    /*Scope*/ 97, /*->6129*/
/*6032*/      OPC_MoveChild, 0,
/*6034*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6037*/      OPC_Scope, 44, /*->6083*/ // 2 children in Scope
/*6039*/        OPC_RecordChild0, // #0 = $Vn
/*6040*/        OPC_MoveChild, 1,
/*6042*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6045*/        OPC_RecordChild0, // #1 = $Vm
/*6046*/        OPC_CheckChild0Type, MVT::v2i32,
/*6048*/        OPC_RecordChild1, // #2 = $lane
/*6049*/        OPC_MoveChild, 1,
/*6051*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6054*/        OPC_MoveParent,
/*6055*/        OPC_MoveParent,
/*6056*/        OPC_MoveParent,
/*6057*/        OPC_RecordChild1, // #3 = $src1
/*6058*/        OPC_CheckType, MVT::v2i32,
/*6060*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6062*/        OPC_EmitConvertToTarget, 2,
/*6064*/        OPC_EmitInteger, MVT::i32, 14, 
/*6067*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6070*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), DPR:v2i32:$src1) - Complexity = 12
                // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6083*/      /*Scope*/ 44, /*->6128*/
/*6084*/        OPC_MoveChild, 0,
/*6086*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6089*/        OPC_RecordChild0, // #0 = $Vm
/*6090*/        OPC_CheckChild0Type, MVT::v2i32,
/*6092*/        OPC_RecordChild1, // #1 = $lane
/*6093*/        OPC_MoveChild, 1,
/*6095*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6098*/        OPC_MoveParent,
/*6099*/        OPC_MoveParent,
/*6100*/        OPC_RecordChild1, // #2 = $Vn
/*6101*/        OPC_MoveParent,
/*6102*/        OPC_RecordChild1, // #3 = $src1
/*6103*/        OPC_CheckType, MVT::v2i32,
/*6105*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6107*/        OPC_EmitConvertToTarget, 1,
/*6109*/        OPC_EmitInteger, MVT::i32, 14, 
/*6112*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6115*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (add:v2i32 (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), DPR:v2i32:$src1) - Complexity = 12
                // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6128*/      0, /*End of Scope*/
/*6129*/    /*Scope*/ 49, /*->6179*/
/*6130*/      OPC_RecordChild0, // #0 = $src1
/*6131*/      OPC_MoveChild, 1,
/*6133*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6136*/      OPC_MoveChild, 0,
/*6138*/      OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6141*/      OPC_RecordChild0, // #1 = $Vm
/*6142*/      OPC_CheckChild0Type, MVT::v4i16,
/*6144*/      OPC_RecordChild1, // #2 = $lane
/*6145*/      OPC_MoveChild, 1,
/*6147*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6150*/      OPC_MoveParent,
/*6151*/      OPC_MoveParent,
/*6152*/      OPC_RecordChild1, // #3 = $Vn
/*6153*/      OPC_MoveParent,
/*6154*/      OPC_CheckType, MVT::v8i16,
/*6156*/      OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6158*/      OPC_EmitConvertToTarget, 2,
/*6160*/      OPC_EmitInteger, MVT::i32, 14, 
/*6163*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6166*/      OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
              // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*6179*/    /*Scope*/ 97, /*->6277*/
/*6180*/      OPC_MoveChild, 0,
/*6182*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6185*/      OPC_Scope, 44, /*->6231*/ // 2 children in Scope
/*6187*/        OPC_RecordChild0, // #0 = $Vn
/*6188*/        OPC_MoveChild, 1,
/*6190*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6193*/        OPC_RecordChild0, // #1 = $Vm
/*6194*/        OPC_CheckChild0Type, MVT::v4i16,
/*6196*/        OPC_RecordChild1, // #2 = $lane
/*6197*/        OPC_MoveChild, 1,
/*6199*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6202*/        OPC_MoveParent,
/*6203*/        OPC_MoveParent,
/*6204*/        OPC_MoveParent,
/*6205*/        OPC_RecordChild1, // #3 = $src1
/*6206*/        OPC_CheckType, MVT::v8i16,
/*6208*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6210*/        OPC_EmitConvertToTarget, 2,
/*6212*/        OPC_EmitInteger, MVT::i32, 14, 
/*6215*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6218*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*6231*/      /*Scope*/ 44, /*->6276*/
/*6232*/        OPC_MoveChild, 0,
/*6234*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6237*/        OPC_RecordChild0, // #0 = $Vm
/*6238*/        OPC_CheckChild0Type, MVT::v4i16,
/*6240*/        OPC_RecordChild1, // #1 = $lane
/*6241*/        OPC_MoveChild, 1,
/*6243*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6246*/        OPC_MoveParent,
/*6247*/        OPC_MoveParent,
/*6248*/        OPC_RecordChild1, // #2 = $Vn
/*6249*/        OPC_MoveParent,
/*6250*/        OPC_RecordChild1, // #3 = $src1
/*6251*/        OPC_CheckType, MVT::v8i16,
/*6253*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6255*/        OPC_EmitConvertToTarget, 1,
/*6257*/        OPC_EmitInteger, MVT::i32, 14, 
/*6260*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6263*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*6276*/      0, /*End of Scope*/
/*6277*/    /*Scope*/ 49, /*->6327*/
/*6278*/      OPC_RecordChild0, // #0 = $src1
/*6279*/      OPC_MoveChild, 1,
/*6281*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6284*/      OPC_MoveChild, 0,
/*6286*/      OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6289*/      OPC_RecordChild0, // #1 = $Vm
/*6290*/      OPC_CheckChild0Type, MVT::v2i32,
/*6292*/      OPC_RecordChild1, // #2 = $lane
/*6293*/      OPC_MoveChild, 1,
/*6295*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6298*/      OPC_MoveParent,
/*6299*/      OPC_MoveParent,
/*6300*/      OPC_RecordChild1, // #3 = $Vn
/*6301*/      OPC_MoveParent,
/*6302*/      OPC_CheckType, MVT::v4i32,
/*6304*/      OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6306*/      OPC_EmitConvertToTarget, 2,
/*6308*/      OPC_EmitInteger, MVT::i32, 14, 
/*6311*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6314*/      OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
              // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6327*/    /*Scope*/ 39|128,2/*295*/, /*->6624*/
/*6329*/      OPC_MoveChild, 0,
/*6331*/      OPC_SwitchOpcode /*3 cases */, 92,  TARGET_VAL(ISD::MUL),// ->6427
/*6335*/        OPC_Scope, 44, /*->6381*/ // 2 children in Scope
/*6337*/          OPC_RecordChild0, // #0 = $Vn
/*6338*/          OPC_MoveChild, 1,
/*6340*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6343*/          OPC_RecordChild0, // #1 = $Vm
/*6344*/          OPC_CheckChild0Type, MVT::v2i32,
/*6346*/          OPC_RecordChild1, // #2 = $lane
/*6347*/          OPC_MoveChild, 1,
/*6349*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6352*/          OPC_MoveParent,
/*6353*/          OPC_MoveParent,
/*6354*/          OPC_MoveParent,
/*6355*/          OPC_RecordChild1, // #3 = $src1
/*6356*/          OPC_CheckType, MVT::v4i32,
/*6358*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6360*/          OPC_EmitConvertToTarget, 2,
/*6362*/          OPC_EmitInteger, MVT::i32, 14, 
/*6365*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6368*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6381*/        /*Scope*/ 44, /*->6426*/
/*6382*/          OPC_MoveChild, 0,
/*6384*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6387*/          OPC_RecordChild0, // #0 = $Vm
/*6388*/          OPC_CheckChild0Type, MVT::v2i32,
/*6390*/          OPC_RecordChild1, // #1 = $lane
/*6391*/          OPC_MoveChild, 1,
/*6393*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6396*/          OPC_MoveParent,
/*6397*/          OPC_MoveParent,
/*6398*/          OPC_RecordChild1, // #2 = $Vn
/*6399*/          OPC_MoveParent,
/*6400*/          OPC_RecordChild1, // #3 = $src1
/*6401*/          OPC_CheckType, MVT::v4i32,
/*6403*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6405*/          OPC_EmitConvertToTarget, 1,
/*6407*/          OPC_EmitInteger, MVT::i32, 14, 
/*6410*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6413*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6426*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 95,  TARGET_VAL(ARMISD::VMULLs),// ->6525
/*6430*/        OPC_RecordChild0, // #0 = $Vn
/*6431*/        OPC_Scope, 45, /*->6478*/ // 2 children in Scope
/*6433*/          OPC_CheckChild0Type, MVT::v4i16,
/*6435*/          OPC_MoveChild, 1,
/*6437*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6440*/          OPC_RecordChild0, // #1 = $Vm
/*6441*/          OPC_CheckChild0Type, MVT::v4i16,
/*6443*/          OPC_RecordChild1, // #2 = $lane
/*6444*/          OPC_MoveChild, 1,
/*6446*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6449*/          OPC_MoveParent,
/*6450*/          OPC_MoveParent,
/*6451*/          OPC_MoveParent,
/*6452*/          OPC_RecordChild1, // #3 = $src1
/*6453*/          OPC_CheckType, MVT::v4i32,
/*6455*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6457*/          OPC_EmitConvertToTarget, 2,
/*6459*/          OPC_EmitInteger, MVT::i32, 14, 
/*6462*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6465*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*6478*/        /*Scope*/ 45, /*->6524*/
/*6479*/          OPC_CheckChild0Type, MVT::v2i32,
/*6481*/          OPC_MoveChild, 1,
/*6483*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6486*/          OPC_RecordChild0, // #1 = $Vm
/*6487*/          OPC_CheckChild0Type, MVT::v2i32,
/*6489*/          OPC_RecordChild1, // #2 = $lane
/*6490*/          OPC_MoveChild, 1,
/*6492*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6495*/          OPC_MoveParent,
/*6496*/          OPC_MoveParent,
/*6497*/          OPC_MoveParent,
/*6498*/          OPC_RecordChild1, // #3 = $src1
/*6499*/          OPC_CheckType, MVT::v2i64,
/*6501*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6503*/          OPC_EmitConvertToTarget, 2,
/*6505*/          OPC_EmitInteger, MVT::i32, 14, 
/*6508*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6511*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                  // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6524*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 95,  TARGET_VAL(ARMISD::VMULLu),// ->6623
/*6528*/        OPC_RecordChild0, // #0 = $Vn
/*6529*/        OPC_Scope, 45, /*->6576*/ // 2 children in Scope
/*6531*/          OPC_CheckChild0Type, MVT::v4i16,
/*6533*/          OPC_MoveChild, 1,
/*6535*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6538*/          OPC_RecordChild0, // #1 = $Vm
/*6539*/          OPC_CheckChild0Type, MVT::v4i16,
/*6541*/          OPC_RecordChild1, // #2 = $lane
/*6542*/          OPC_MoveChild, 1,
/*6544*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6547*/          OPC_MoveParent,
/*6548*/          OPC_MoveParent,
/*6549*/          OPC_MoveParent,
/*6550*/          OPC_RecordChild1, // #3 = $src1
/*6551*/          OPC_CheckType, MVT::v4i32,
/*6553*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6555*/          OPC_EmitConvertToTarget, 2,
/*6557*/          OPC_EmitInteger, MVT::i32, 14, 
/*6560*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6563*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*6576*/        /*Scope*/ 45, /*->6622*/
/*6577*/          OPC_CheckChild0Type, MVT::v2i32,
/*6579*/          OPC_MoveChild, 1,
/*6581*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6584*/          OPC_RecordChild0, // #1 = $Vm
/*6585*/          OPC_CheckChild0Type, MVT::v2i32,
/*6587*/          OPC_RecordChild1, // #2 = $lane
/*6588*/          OPC_MoveChild, 1,
/*6590*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6593*/          OPC_MoveParent,
/*6594*/          OPC_MoveParent,
/*6595*/          OPC_MoveParent,
/*6596*/          OPC_RecordChild1, // #3 = $src1
/*6597*/          OPC_CheckType, MVT::v2i64,
/*6599*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6601*/          OPC_EmitConvertToTarget, 2,
/*6603*/          OPC_EmitInteger, MVT::i32, 14, 
/*6606*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6609*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                  // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6622*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*6624*/    /*Scope*/ 53|128,1/*181*/, /*->6807*/
/*6626*/      OPC_RecordChild0, // #0 = $src1
/*6627*/      OPC_MoveChild, 1,
/*6629*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6632*/      OPC_Scope, 113, /*->6747*/ // 2 children in Scope
/*6634*/        OPC_RecordChild0, // #1 = $src2
/*6635*/        OPC_MoveChild, 1,
/*6637*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6640*/        OPC_RecordChild0, // #2 = $src3
/*6641*/        OPC_Scope, 51, /*->6694*/ // 2 children in Scope
/*6643*/          OPC_CheckChild0Type, MVT::v8i16,
/*6645*/          OPC_RecordChild1, // #3 = $lane
/*6646*/          OPC_MoveChild, 1,
/*6648*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6651*/          OPC_MoveParent,
/*6652*/          OPC_MoveParent,
/*6653*/          OPC_MoveParent,
/*6654*/          OPC_CheckType, MVT::v8i16,
/*6656*/          OPC_EmitConvertToTarget, 3,
/*6658*/          OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*6661*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*6670*/          OPC_EmitConvertToTarget, 3,
/*6672*/          OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*6675*/          OPC_EmitInteger, MVT::i32, 14, 
/*6678*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6681*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*6694*/        /*Scope*/ 51, /*->6746*/
/*6695*/          OPC_CheckChild0Type, MVT::v4i32,
/*6697*/          OPC_RecordChild1, // #3 = $lane
/*6698*/          OPC_MoveChild, 1,
/*6700*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6703*/          OPC_MoveParent,
/*6704*/          OPC_MoveParent,
/*6705*/          OPC_MoveParent,
/*6706*/          OPC_CheckType, MVT::v4i32,
/*6708*/          OPC_EmitConvertToTarget, 3,
/*6710*/          OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*6713*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*6722*/          OPC_EmitConvertToTarget, 3,
/*6724*/          OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*6727*/          OPC_EmitInteger, MVT::i32, 14, 
/*6730*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6733*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*6746*/        0, /*End of Scope*/
/*6747*/      /*Scope*/ 58, /*->6806*/
/*6748*/        OPC_MoveChild, 0,
/*6750*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6753*/        OPC_RecordChild0, // #1 = $src3
/*6754*/        OPC_CheckChild0Type, MVT::v8i16,
/*6756*/        OPC_RecordChild1, // #2 = $lane
/*6757*/        OPC_MoveChild, 1,
/*6759*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6762*/        OPC_MoveParent,
/*6763*/        OPC_MoveParent,
/*6764*/        OPC_RecordChild1, // #3 = $src2
/*6765*/        OPC_MoveParent,
/*6766*/        OPC_CheckType, MVT::v8i16,
/*6768*/        OPC_EmitConvertToTarget, 2,
/*6770*/        OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*6773*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*6782*/        OPC_EmitConvertToTarget, 2,
/*6784*/        OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*6787*/        OPC_EmitInteger, MVT::i32, 14, 
/*6790*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6793*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*6806*/      0, /*End of Scope*/
/*6807*/    /*Scope*/ 127, /*->6935*/
/*6808*/      OPC_MoveChild, 0,
/*6810*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6813*/      OPC_Scope, 59, /*->6874*/ // 2 children in Scope
/*6815*/        OPC_RecordChild0, // #0 = $src2
/*6816*/        OPC_MoveChild, 1,
/*6818*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6821*/        OPC_RecordChild0, // #1 = $src3
/*6822*/        OPC_CheckChild0Type, MVT::v8i16,
/*6824*/        OPC_RecordChild1, // #2 = $lane
/*6825*/        OPC_MoveChild, 1,
/*6827*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6830*/        OPC_MoveParent,
/*6831*/        OPC_MoveParent,
/*6832*/        OPC_MoveParent,
/*6833*/        OPC_RecordChild1, // #3 = $src1
/*6834*/        OPC_CheckType, MVT::v8i16,
/*6836*/        OPC_EmitConvertToTarget, 2,
/*6838*/        OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*6841*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*6850*/        OPC_EmitConvertToTarget, 2,
/*6852*/        OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*6855*/        OPC_EmitInteger, MVT::i32, 14, 
/*6858*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6861*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*6874*/      /*Scope*/ 59, /*->6934*/
/*6875*/        OPC_MoveChild, 0,
/*6877*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6880*/        OPC_RecordChild0, // #0 = $src3
/*6881*/        OPC_CheckChild0Type, MVT::v8i16,
/*6883*/        OPC_RecordChild1, // #1 = $lane
/*6884*/        OPC_MoveChild, 1,
/*6886*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6889*/        OPC_MoveParent,
/*6890*/        OPC_MoveParent,
/*6891*/        OPC_RecordChild1, // #2 = $src2
/*6892*/        OPC_MoveParent,
/*6893*/        OPC_RecordChild1, // #3 = $src1
/*6894*/        OPC_CheckType, MVT::v8i16,
/*6896*/        OPC_EmitConvertToTarget, 1,
/*6898*/        OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*6901*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 5,  // Results = #6
/*6910*/        OPC_EmitConvertToTarget, 1,
/*6912*/        OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*6915*/        OPC_EmitInteger, MVT::i32, 14, 
/*6918*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6921*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*6934*/      0, /*End of Scope*/
/*6935*/    /*Scope*/ 64, /*->7000*/
/*6936*/      OPC_RecordChild0, // #0 = $src1
/*6937*/      OPC_MoveChild, 1,
/*6939*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6942*/      OPC_MoveChild, 0,
/*6944*/      OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6947*/      OPC_RecordChild0, // #1 = $src3
/*6948*/      OPC_CheckChild0Type, MVT::v4i32,
/*6950*/      OPC_RecordChild1, // #2 = $lane
/*6951*/      OPC_MoveChild, 1,
/*6953*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6956*/      OPC_MoveParent,
/*6957*/      OPC_MoveParent,
/*6958*/      OPC_RecordChild1, // #3 = $src2
/*6959*/      OPC_MoveParent,
/*6960*/      OPC_CheckType, MVT::v4i32,
/*6962*/      OPC_EmitConvertToTarget, 2,
/*6964*/      OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*6967*/      OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*6976*/      OPC_EmitConvertToTarget, 2,
/*6978*/      OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*6981*/      OPC_EmitInteger, MVT::i32, 14, 
/*6984*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6987*/      OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
              // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
              // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*7000*/    /*Scope*/ 127, /*->7128*/
/*7001*/      OPC_MoveChild, 0,
/*7003*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*7006*/      OPC_Scope, 59, /*->7067*/ // 2 children in Scope
/*7008*/        OPC_RecordChild0, // #0 = $src2
/*7009*/        OPC_MoveChild, 1,
/*7011*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*7014*/        OPC_RecordChild0, // #1 = $src3
/*7015*/        OPC_CheckChild0Type, MVT::v4i32,
/*7017*/        OPC_RecordChild1, // #2 = $lane
/*7018*/        OPC_MoveChild, 1,
/*7020*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7023*/        OPC_MoveParent,
/*7024*/        OPC_MoveParent,
/*7025*/        OPC_MoveParent,
/*7026*/        OPC_RecordChild1, // #3 = $src1
/*7027*/        OPC_CheckType, MVT::v4i32,
/*7029*/        OPC_EmitConvertToTarget, 2,
/*7031*/        OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*7034*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*7043*/        OPC_EmitConvertToTarget, 2,
/*7045*/        OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*7048*/        OPC_EmitInteger, MVT::i32, 14, 
/*7051*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7054*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*7067*/      /*Scope*/ 59, /*->7127*/
/*7068*/        OPC_MoveChild, 0,
/*7070*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*7073*/        OPC_RecordChild0, // #0 = $src3
/*7074*/        OPC_CheckChild0Type, MVT::v4i32,
/*7076*/        OPC_RecordChild1, // #1 = $lane
/*7077*/        OPC_MoveChild, 1,
/*7079*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7082*/        OPC_MoveParent,
/*7083*/        OPC_MoveParent,
/*7084*/        OPC_RecordChild1, // #2 = $src2
/*7085*/        OPC_MoveParent,
/*7086*/        OPC_RecordChild1, // #3 = $src1
/*7087*/        OPC_CheckType, MVT::v4i32,
/*7089*/        OPC_EmitConvertToTarget, 1,
/*7091*/        OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*7094*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*7103*/        OPC_EmitConvertToTarget, 1,
/*7105*/        OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*7108*/        OPC_EmitInteger, MVT::i32, 14, 
/*7111*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7114*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2), QPR:v4i32:$src1) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*7127*/      0, /*End of Scope*/
/*7128*/    /*Scope*/ 118|128,2/*374*/, /*->7504*/
/*7130*/      OPC_RecordChild0, // #0 = $src1
/*7131*/      OPC_MoveChild, 1,
/*7133*/      OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*7136*/      OPC_MoveChild, 0,
/*7138*/      OPC_Scope, 52|128,1/*180*/, /*->7321*/ // 2 children in Scope
/*7141*/        OPC_CheckInteger, 13, 
/*7143*/        OPC_MoveParent,
/*7144*/        OPC_RecordChild1, // #1 = $Vn
/*7145*/        OPC_Scope, 28, /*->7175*/ // 6 children in Scope
/*7147*/          OPC_CheckChild1Type, MVT::v8i8,
/*7149*/          OPC_RecordChild2, // #2 = $Vm
/*7150*/          OPC_CheckChild2Type, MVT::v8i8,
/*7152*/          OPC_MoveParent,
/*7153*/          OPC_CheckType, MVT::v8i8,
/*7155*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7157*/          OPC_EmitInteger, MVT::i32, 14, 
/*7160*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7163*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 13:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7175*/        /*Scope*/ 28, /*->7204*/
/*7176*/          OPC_CheckChild1Type, MVT::v4i16,
/*7178*/          OPC_RecordChild2, // #2 = $Vm
/*7179*/          OPC_CheckChild2Type, MVT::v4i16,
/*7181*/          OPC_MoveParent,
/*7182*/          OPC_CheckType, MVT::v4i16,
/*7184*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7186*/          OPC_EmitInteger, MVT::i32, 14, 
/*7189*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7192*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 13:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7204*/        /*Scope*/ 28, /*->7233*/
/*7205*/          OPC_CheckChild1Type, MVT::v2i32,
/*7207*/          OPC_RecordChild2, // #2 = $Vm
/*7208*/          OPC_CheckChild2Type, MVT::v2i32,
/*7210*/          OPC_MoveParent,
/*7211*/          OPC_CheckType, MVT::v2i32,
/*7213*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7215*/          OPC_EmitInteger, MVT::i32, 14, 
/*7218*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7221*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 13:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7233*/        /*Scope*/ 28, /*->7262*/
/*7234*/          OPC_CheckChild1Type, MVT::v16i8,
/*7236*/          OPC_RecordChild2, // #2 = $Vm
/*7237*/          OPC_CheckChild2Type, MVT::v16i8,
/*7239*/          OPC_MoveParent,
/*7240*/          OPC_CheckType, MVT::v16i8,
/*7242*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7244*/          OPC_EmitInteger, MVT::i32, 14, 
/*7247*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7250*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 13:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                  // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*7262*/        /*Scope*/ 28, /*->7291*/
/*7263*/          OPC_CheckChild1Type, MVT::v8i16,
/*7265*/          OPC_RecordChild2, // #2 = $Vm
/*7266*/          OPC_CheckChild2Type, MVT::v8i16,
/*7268*/          OPC_MoveParent,
/*7269*/          OPC_CheckType, MVT::v8i16,
/*7271*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7273*/          OPC_EmitInteger, MVT::i32, 14, 
/*7276*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7279*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 13:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                  // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*7291*/        /*Scope*/ 28, /*->7320*/
/*7292*/          OPC_CheckChild1Type, MVT::v4i32,
/*7294*/          OPC_RecordChild2, // #2 = $Vm
/*7295*/          OPC_CheckChild2Type, MVT::v4i32,
/*7297*/          OPC_MoveParent,
/*7298*/          OPC_CheckType, MVT::v4i32,
/*7300*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7302*/          OPC_EmitInteger, MVT::i32, 14, 
/*7305*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7308*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 13:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                  // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*7320*/        0, /*End of Scope*/
/*7321*/      /*Scope*/ 52|128,1/*180*/, /*->7503*/
/*7323*/        OPC_CheckInteger, 14, 
/*7325*/        OPC_MoveParent,
/*7326*/        OPC_RecordChild1, // #1 = $Vn
/*7327*/        OPC_Scope, 28, /*->7357*/ // 6 children in Scope
/*7329*/          OPC_CheckChild1Type, MVT::v8i8,
/*7331*/          OPC_RecordChild2, // #2 = $Vm
/*7332*/          OPC_CheckChild2Type, MVT::v8i8,
/*7334*/          OPC_MoveParent,
/*7335*/          OPC_CheckType, MVT::v8i8,
/*7337*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7339*/          OPC_EmitInteger, MVT::i32, 14, 
/*7342*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7345*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 14:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7357*/        /*Scope*/ 28, /*->7386*/
/*7358*/          OPC_CheckChild1Type, MVT::v4i16,
/*7360*/          OPC_RecordChild2, // #2 = $Vm
/*7361*/          OPC_CheckChild2Type, MVT::v4i16,
/*7363*/          OPC_MoveParent,
/*7364*/          OPC_CheckType, MVT::v4i16,
/*7366*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7368*/          OPC_EmitInteger, MVT::i32, 14, 
/*7371*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7374*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 14:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7386*/        /*Scope*/ 28, /*->7415*/
/*7387*/          OPC_CheckChild1Type, MVT::v2i32,
/*7389*/          OPC_RecordChild2, // #2 = $Vm
/*7390*/          OPC_CheckChild2Type, MVT::v2i32,
/*7392*/          OPC_MoveParent,
/*7393*/          OPC_CheckType, MVT::v2i32,
/*7395*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7397*/          OPC_EmitInteger, MVT::i32, 14, 
/*7400*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7403*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 14:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7415*/        /*Scope*/ 28, /*->7444*/
/*7416*/          OPC_CheckChild1Type, MVT::v16i8,
/*7418*/          OPC_RecordChild2, // #2 = $Vm
/*7419*/          OPC_CheckChild2Type, MVT::v16i8,
/*7421*/          OPC_MoveParent,
/*7422*/          OPC_CheckType, MVT::v16i8,
/*7424*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7426*/          OPC_EmitInteger, MVT::i32, 14, 
/*7429*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7432*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 14:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                  // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*7444*/        /*Scope*/ 28, /*->7473*/
/*7445*/          OPC_CheckChild1Type, MVT::v8i16,
/*7447*/          OPC_RecordChild2, // #2 = $Vm
/*7448*/          OPC_CheckChild2Type, MVT::v8i16,
/*7450*/          OPC_MoveParent,
/*7451*/          OPC_CheckType, MVT::v8i16,
/*7453*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7455*/          OPC_EmitInteger, MVT::i32, 14, 
/*7458*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7461*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 14:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                  // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*7473*/        /*Scope*/ 28, /*->7502*/
/*7474*/          OPC_CheckChild1Type, MVT::v4i32,
/*7476*/          OPC_RecordChild2, // #2 = $Vm
/*7477*/          OPC_CheckChild2Type, MVT::v4i32,
/*7479*/          OPC_MoveParent,
/*7480*/          OPC_CheckType, MVT::v4i32,
/*7482*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7484*/          OPC_EmitInteger, MVT::i32, 14, 
/*7487*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7490*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 14:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                  // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*7502*/        0, /*End of Scope*/
/*7503*/      0, /*End of Scope*/
/*7504*/    /*Scope*/ 92|128,4/*604*/, /*->8110*/
/*7506*/      OPC_MoveChild, 0,
/*7508*/      OPC_SwitchOpcode /*3 cases */, 124|128,2/*380*/,  TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->7893
/*7513*/        OPC_MoveChild, 0,
/*7515*/        OPC_Scope, 58|128,1/*186*/, /*->7704*/ // 2 children in Scope
/*7518*/          OPC_CheckInteger, 13, 
/*7520*/          OPC_MoveParent,
/*7521*/          OPC_RecordChild1, // #0 = $Vn
/*7522*/          OPC_Scope, 29, /*->7553*/ // 6 children in Scope
/*7524*/            OPC_CheckChild1Type, MVT::v8i8,
/*7526*/            OPC_RecordChild2, // #1 = $Vm
/*7527*/            OPC_CheckChild2Type, MVT::v8i8,
/*7529*/            OPC_MoveParent,
/*7530*/            OPC_RecordChild1, // #2 = $src1
/*7531*/            OPC_CheckType, MVT::v8i8,
/*7533*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7535*/            OPC_EmitInteger, MVT::i32, 14, 
/*7538*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7541*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 13:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                    // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7553*/          /*Scope*/ 29, /*->7583*/
/*7554*/            OPC_CheckChild1Type, MVT::v4i16,
/*7556*/            OPC_RecordChild2, // #1 = $Vm
/*7557*/            OPC_CheckChild2Type, MVT::v4i16,
/*7559*/            OPC_MoveParent,
/*7560*/            OPC_RecordChild1, // #2 = $src1
/*7561*/            OPC_CheckType, MVT::v4i16,
/*7563*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7565*/            OPC_EmitInteger, MVT::i32, 14, 
/*7568*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7571*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 13:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                    // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7583*/          /*Scope*/ 29, /*->7613*/
/*7584*/            OPC_CheckChild1Type, MVT::v2i32,
/*7586*/            OPC_RecordChild2, // #1 = $Vm
/*7587*/            OPC_CheckChild2Type, MVT::v2i32,
/*7589*/            OPC_MoveParent,
/*7590*/            OPC_RecordChild1, // #2 = $src1
/*7591*/            OPC_CheckType, MVT::v2i32,
/*7593*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7595*/            OPC_EmitInteger, MVT::i32, 14, 
/*7598*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7601*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 13:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                    // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7613*/          /*Scope*/ 29, /*->7643*/
/*7614*/            OPC_CheckChild1Type, MVT::v16i8,
/*7616*/            OPC_RecordChild2, // #1 = $Vm
/*7617*/            OPC_CheckChild2Type, MVT::v16i8,
/*7619*/            OPC_MoveParent,
/*7620*/            OPC_RecordChild1, // #2 = $src1
/*7621*/            OPC_CheckType, MVT::v16i8,
/*7623*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7625*/            OPC_EmitInteger, MVT::i32, 14, 
/*7628*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7631*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 13:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                    // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*7643*/          /*Scope*/ 29, /*->7673*/
/*7644*/            OPC_CheckChild1Type, MVT::v8i16,
/*7646*/            OPC_RecordChild2, // #1 = $Vm
/*7647*/            OPC_CheckChild2Type, MVT::v8i16,
/*7649*/            OPC_MoveParent,
/*7650*/            OPC_RecordChild1, // #2 = $src1
/*7651*/            OPC_CheckType, MVT::v8i16,
/*7653*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7655*/            OPC_EmitInteger, MVT::i32, 14, 
/*7658*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7661*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 13:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                    // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*7673*/          /*Scope*/ 29, /*->7703*/
/*7674*/            OPC_CheckChild1Type, MVT::v4i32,
/*7676*/            OPC_RecordChild2, // #1 = $Vm
/*7677*/            OPC_CheckChild2Type, MVT::v4i32,
/*7679*/            OPC_MoveParent,
/*7680*/            OPC_RecordChild1, // #2 = $src1
/*7681*/            OPC_CheckType, MVT::v4i32,
/*7683*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7685*/            OPC_EmitInteger, MVT::i32, 14, 
/*7688*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7691*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 13:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                    // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*7703*/          0, /*End of Scope*/
/*7704*/        /*Scope*/ 58|128,1/*186*/, /*->7892*/
/*7706*/          OPC_CheckInteger, 14, 
/*7708*/          OPC_MoveParent,
/*7709*/          OPC_RecordChild1, // #0 = $Vn
/*7710*/          OPC_Scope, 29, /*->7741*/ // 6 children in Scope
/*7712*/            OPC_CheckChild1Type, MVT::v8i8,
/*7714*/            OPC_RecordChild2, // #1 = $Vm
/*7715*/            OPC_CheckChild2Type, MVT::v8i8,
/*7717*/            OPC_MoveParent,
/*7718*/            OPC_RecordChild1, // #2 = $src1
/*7719*/            OPC_CheckType, MVT::v8i8,
/*7721*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7723*/            OPC_EmitInteger, MVT::i32, 14, 
/*7726*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7729*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 14:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                    // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7741*/          /*Scope*/ 29, /*->7771*/
/*7742*/            OPC_CheckChild1Type, MVT::v4i16,
/*7744*/            OPC_RecordChild2, // #1 = $Vm
/*7745*/            OPC_CheckChild2Type, MVT::v4i16,
/*7747*/            OPC_MoveParent,
/*7748*/            OPC_RecordChild1, // #2 = $src1
/*7749*/            OPC_CheckType, MVT::v4i16,
/*7751*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7753*/            OPC_EmitInteger, MVT::i32, 14, 
/*7756*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7759*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 14:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                    // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7771*/          /*Scope*/ 29, /*->7801*/
/*7772*/            OPC_CheckChild1Type, MVT::v2i32,
/*7774*/            OPC_RecordChild2, // #1 = $Vm
/*7775*/            OPC_CheckChild2Type, MVT::v2i32,
/*7777*/            OPC_MoveParent,
/*7778*/            OPC_RecordChild1, // #2 = $src1
/*7779*/            OPC_CheckType, MVT::v2i32,
/*7781*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7783*/            OPC_EmitInteger, MVT::i32, 14, 
/*7786*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7789*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 14:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                    // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7801*/          /*Scope*/ 29, /*->7831*/
/*7802*/            OPC_CheckChild1Type, MVT::v16i8,
/*7804*/            OPC_RecordChild2, // #1 = $Vm
/*7805*/            OPC_CheckChild2Type, MVT::v16i8,
/*7807*/            OPC_MoveParent,
/*7808*/            OPC_RecordChild1, // #2 = $src1
/*7809*/            OPC_CheckType, MVT::v16i8,
/*7811*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7813*/            OPC_EmitInteger, MVT::i32, 14, 
/*7816*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7819*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 14:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                    // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*7831*/          /*Scope*/ 29, /*->7861*/
/*7832*/            OPC_CheckChild1Type, MVT::v8i16,
/*7834*/            OPC_RecordChild2, // #1 = $Vm
/*7835*/            OPC_CheckChild2Type, MVT::v8i16,
/*7837*/            OPC_MoveParent,
/*7838*/            OPC_RecordChild1, // #2 = $src1
/*7839*/            OPC_CheckType, MVT::v8i16,
/*7841*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7843*/            OPC_EmitInteger, MVT::i32, 14, 
/*7846*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7849*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 14:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                    // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*7861*/          /*Scope*/ 29, /*->7891*/
/*7862*/            OPC_CheckChild1Type, MVT::v4i32,
/*7864*/            OPC_RecordChild2, // #1 = $Vm
/*7865*/            OPC_CheckChild2Type, MVT::v4i32,
/*7867*/            OPC_MoveParent,
/*7868*/            OPC_RecordChild1, // #2 = $src1
/*7869*/            OPC_CheckType, MVT::v4i32,
/*7871*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7873*/            OPC_EmitInteger, MVT::i32, 14, 
/*7876*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7879*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 14:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                    // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*7891*/          0, /*End of Scope*/
/*7892*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 105,  TARGET_VAL(ISD::SIGN_EXTEND),// ->8001
/*7896*/        OPC_RecordChild0, // #0 = $Vn
/*7897*/        OPC_Scope, 33, /*->7932*/ // 3 children in Scope
/*7899*/          OPC_CheckChild0Type, MVT::v8i8,
/*7901*/          OPC_MoveParent,
/*7902*/          OPC_MoveChild, 1,
/*7904*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*7907*/          OPC_RecordChild0, // #1 = $Vm
/*7908*/          OPC_CheckChild0Type, MVT::v8i8,
/*7910*/          OPC_MoveParent,
/*7911*/          OPC_CheckType, MVT::v8i16,
/*7913*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7915*/          OPC_EmitInteger, MVT::i32, 14, 
/*7918*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7921*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VADDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7932*/        /*Scope*/ 33, /*->7966*/
/*7933*/          OPC_CheckChild0Type, MVT::v4i16,
/*7935*/          OPC_MoveParent,
/*7936*/          OPC_MoveChild, 1,
/*7938*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*7941*/          OPC_RecordChild0, // #1 = $Vm
/*7942*/          OPC_CheckChild0Type, MVT::v4i16,
/*7944*/          OPC_MoveParent,
/*7945*/          OPC_CheckType, MVT::v4i32,
/*7947*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7949*/          OPC_EmitInteger, MVT::i32, 14, 
/*7952*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7955*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VADDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7966*/        /*Scope*/ 33, /*->8000*/
/*7967*/          OPC_CheckChild0Type, MVT::v2i32,
/*7969*/          OPC_MoveParent,
/*7970*/          OPC_MoveChild, 1,
/*7972*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*7975*/          OPC_RecordChild0, // #1 = $Vm
/*7976*/          OPC_CheckChild0Type, MVT::v2i32,
/*7978*/          OPC_MoveParent,
/*7979*/          OPC_CheckType, MVT::v2i64,
/*7981*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7983*/          OPC_EmitInteger, MVT::i32, 14, 
/*7986*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7989*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VADDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*8000*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 105,  TARGET_VAL(ISD::ZERO_EXTEND),// ->8109
/*8004*/        OPC_RecordChild0, // #0 = $Vn
/*8005*/        OPC_Scope, 33, /*->8040*/ // 3 children in Scope
/*8007*/          OPC_CheckChild0Type, MVT::v8i8,
/*8009*/          OPC_MoveParent,
/*8010*/          OPC_MoveChild, 1,
/*8012*/          OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*8015*/          OPC_RecordChild0, // #1 = $Vm
/*8016*/          OPC_CheckChild0Type, MVT::v8i8,
/*8018*/          OPC_MoveParent,
/*8019*/          OPC_CheckType, MVT::v8i16,
/*8021*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8023*/          OPC_EmitInteger, MVT::i32, 14, 
/*8026*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8029*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VADDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*8040*/        /*Scope*/ 33, /*->8074*/
/*8041*/          OPC_CheckChild0Type, MVT::v4i16,
/*8043*/          OPC_MoveParent,
/*8044*/          OPC_MoveChild, 1,
/*8046*/          OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*8049*/          OPC_RecordChild0, // #1 = $Vm
/*8050*/          OPC_CheckChild0Type, MVT::v4i16,
/*8052*/          OPC_MoveParent,
/*8053*/          OPC_CheckType, MVT::v4i32,
/*8055*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8057*/          OPC_EmitInteger, MVT::i32, 14, 
/*8060*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8063*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VADDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*8074*/        /*Scope*/ 33, /*->8108*/
/*8075*/          OPC_CheckChild0Type, MVT::v2i32,
/*8077*/          OPC_MoveParent,
/*8078*/          OPC_MoveChild, 1,
/*8080*/          OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*8083*/          OPC_RecordChild0, // #1 = $Vm
/*8084*/          OPC_CheckChild0Type, MVT::v2i32,
/*8086*/          OPC_MoveParent,
/*8087*/          OPC_CheckType, MVT::v2i64,
/*8089*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8091*/          OPC_EmitInteger, MVT::i32, 14, 
/*8094*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8097*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VADDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*8108*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*8110*/    /*Scope*/ 65|128,6/*833*/, /*->8945*/
/*8112*/      OPC_RecordChild0, // #0 = $src1
/*8113*/      OPC_MoveChild, 1,
/*8115*/      OPC_SwitchOpcode /*4 cases */, 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSHRs),// ->8323
/*8120*/        OPC_RecordChild0, // #1 = $Vm
/*8121*/        OPC_RecordChild1, // #2 = $SIMM
/*8122*/        OPC_MoveChild, 1,
/*8124*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8127*/        OPC_MoveParent,
/*8128*/        OPC_MoveParent,
/*8129*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8154
/*8132*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8134*/          OPC_EmitConvertToTarget, 2,
/*8136*/          OPC_EmitInteger, MVT::i32, 14, 
/*8139*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8142*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->8178
/*8156*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8158*/          OPC_EmitConvertToTarget, 2,
/*8160*/          OPC_EmitInteger, MVT::i32, 14, 
/*8163*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8166*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->8202
/*8180*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8182*/          OPC_EmitConvertToTarget, 2,
/*8184*/          OPC_EmitInteger, MVT::i32, 14, 
/*8187*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8190*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->8226
/*8204*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8206*/          OPC_EmitConvertToTarget, 2,
/*8208*/          OPC_EmitInteger, MVT::i32, 14, 
/*8211*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8214*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->8250
/*8228*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8230*/          OPC_EmitConvertToTarget, 2,
/*8232*/          OPC_EmitInteger, MVT::i32, 14, 
/*8235*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8238*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->8274
/*8252*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8254*/          OPC_EmitConvertToTarget, 2,
/*8256*/          OPC_EmitInteger, MVT::i32, 14, 
/*8259*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8262*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->8298
/*8276*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8278*/          OPC_EmitConvertToTarget, 2,
/*8280*/          OPC_EmitInteger, MVT::i32, 14, 
/*8283*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8286*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->8322
/*8300*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8302*/          OPC_EmitConvertToTarget, 2,
/*8304*/          OPC_EmitInteger, MVT::i32, 14, 
/*8307*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8310*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSHRu),// ->8530
/*8327*/        OPC_RecordChild0, // #1 = $Vm
/*8328*/        OPC_RecordChild1, // #2 = $SIMM
/*8329*/        OPC_MoveChild, 1,
/*8331*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8334*/        OPC_MoveParent,
/*8335*/        OPC_MoveParent,
/*8336*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8361
/*8339*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8341*/          OPC_EmitConvertToTarget, 2,
/*8343*/          OPC_EmitInteger, MVT::i32, 14, 
/*8346*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8349*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->8385
/*8363*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8365*/          OPC_EmitConvertToTarget, 2,
/*8367*/          OPC_EmitInteger, MVT::i32, 14, 
/*8370*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8373*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->8409
/*8387*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8389*/          OPC_EmitConvertToTarget, 2,
/*8391*/          OPC_EmitInteger, MVT::i32, 14, 
/*8394*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8397*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->8433
/*8411*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8413*/          OPC_EmitConvertToTarget, 2,
/*8415*/          OPC_EmitInteger, MVT::i32, 14, 
/*8418*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8421*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->8457
/*8435*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8437*/          OPC_EmitConvertToTarget, 2,
/*8439*/          OPC_EmitInteger, MVT::i32, 14, 
/*8442*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8445*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->8481
/*8459*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8461*/          OPC_EmitConvertToTarget, 2,
/*8463*/          OPC_EmitInteger, MVT::i32, 14, 
/*8466*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8469*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->8505
/*8483*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8485*/          OPC_EmitConvertToTarget, 2,
/*8487*/          OPC_EmitInteger, MVT::i32, 14, 
/*8490*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8493*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->8529
/*8507*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8509*/          OPC_EmitConvertToTarget, 2,
/*8511*/          OPC_EmitInteger, MVT::i32, 14, 
/*8514*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8517*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VRSHRs),// ->8737
/*8534*/        OPC_RecordChild0, // #1 = $Vm
/*8535*/        OPC_RecordChild1, // #2 = $SIMM
/*8536*/        OPC_MoveChild, 1,
/*8538*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8541*/        OPC_MoveParent,
/*8542*/        OPC_MoveParent,
/*8543*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8568
/*8546*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8548*/          OPC_EmitConvertToTarget, 2,
/*8550*/          OPC_EmitInteger, MVT::i32, 14, 
/*8553*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8556*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->8592
/*8570*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8572*/          OPC_EmitConvertToTarget, 2,
/*8574*/          OPC_EmitInteger, MVT::i32, 14, 
/*8577*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8580*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->8616
/*8594*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8596*/          OPC_EmitConvertToTarget, 2,
/*8598*/          OPC_EmitInteger, MVT::i32, 14, 
/*8601*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8604*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->8640
/*8618*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8620*/          OPC_EmitConvertToTarget, 2,
/*8622*/          OPC_EmitInteger, MVT::i32, 14, 
/*8625*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8628*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->8664
/*8642*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8644*/          OPC_EmitConvertToTarget, 2,
/*8646*/          OPC_EmitInteger, MVT::i32, 14, 
/*8649*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8652*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->8688
/*8666*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8668*/          OPC_EmitConvertToTarget, 2,
/*8670*/          OPC_EmitInteger, MVT::i32, 14, 
/*8673*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8676*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->8712
/*8690*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8692*/          OPC_EmitConvertToTarget, 2,
/*8694*/          OPC_EmitInteger, MVT::i32, 14, 
/*8697*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8700*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->8736
/*8714*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8716*/          OPC_EmitConvertToTarget, 2,
/*8718*/          OPC_EmitInteger, MVT::i32, 14, 
/*8721*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8724*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VRSHRu),// ->8944
/*8741*/        OPC_RecordChild0, // #1 = $Vm
/*8742*/        OPC_RecordChild1, // #2 = $SIMM
/*8743*/        OPC_MoveChild, 1,
/*8745*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8748*/        OPC_MoveParent,
/*8749*/        OPC_MoveParent,
/*8750*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8775
/*8753*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8755*/          OPC_EmitConvertToTarget, 2,
/*8757*/          OPC_EmitInteger, MVT::i32, 14, 
/*8760*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8763*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->8799
/*8777*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8779*/          OPC_EmitConvertToTarget, 2,
/*8781*/          OPC_EmitInteger, MVT::i32, 14, 
/*8784*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8787*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->8823
/*8801*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8803*/          OPC_EmitConvertToTarget, 2,
/*8805*/          OPC_EmitInteger, MVT::i32, 14, 
/*8808*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8811*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->8847
/*8825*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8827*/          OPC_EmitConvertToTarget, 2,
/*8829*/          OPC_EmitInteger, MVT::i32, 14, 
/*8832*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8835*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->8871
/*8849*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8851*/          OPC_EmitConvertToTarget, 2,
/*8853*/          OPC_EmitInteger, MVT::i32, 14, 
/*8856*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8859*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->8895
/*8873*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8875*/          OPC_EmitConvertToTarget, 2,
/*8877*/          OPC_EmitInteger, MVT::i32, 14, 
/*8880*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8883*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->8919
/*8897*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8899*/          OPC_EmitConvertToTarget, 2,
/*8901*/          OPC_EmitInteger, MVT::i32, 14, 
/*8904*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8907*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->8943
/*8921*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8923*/          OPC_EmitConvertToTarget, 2,
/*8925*/          OPC_EmitInteger, MVT::i32, 14, 
/*8928*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8931*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*8945*/    /*Scope*/ 68|128,6/*836*/, /*->9783*/
/*8947*/      OPC_MoveChild, 0,
/*8949*/      OPC_SwitchOpcode /*4 cases */, 76|128,1/*204*/,  TARGET_VAL(ARMISD::VSHRs),// ->9158
/*8954*/        OPC_RecordChild0, // #0 = $Vm
/*8955*/        OPC_RecordChild1, // #1 = $SIMM
/*8956*/        OPC_MoveChild, 1,
/*8958*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8961*/        OPC_MoveParent,
/*8962*/        OPC_MoveParent,
/*8963*/        OPC_RecordChild1, // #2 = $src1
/*8964*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8989
/*8967*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8969*/          OPC_EmitConvertToTarget, 1,
/*8971*/          OPC_EmitInteger, MVT::i32, 14, 
/*8974*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8977*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->9013
/*8991*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8993*/          OPC_EmitConvertToTarget, 1,
/*8995*/          OPC_EmitInteger, MVT::i32, 14, 
/*8998*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9001*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->9037
/*9015*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9017*/          OPC_EmitConvertToTarget, 1,
/*9019*/          OPC_EmitInteger, MVT::i32, 14, 
/*9022*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9025*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->9061
/*9039*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9041*/          OPC_EmitConvertToTarget, 1,
/*9043*/          OPC_EmitInteger, MVT::i32, 14, 
/*9046*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9049*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->9085
/*9063*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9065*/          OPC_EmitConvertToTarget, 1,
/*9067*/          OPC_EmitInteger, MVT::i32, 14, 
/*9070*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9073*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->9109
/*9087*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9089*/          OPC_EmitConvertToTarget, 1,
/*9091*/          OPC_EmitInteger, MVT::i32, 14, 
/*9094*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9097*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->9133
/*9111*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9113*/          OPC_EmitConvertToTarget, 1,
/*9115*/          OPC_EmitInteger, MVT::i32, 14, 
/*9118*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9121*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->9157
/*9135*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9137*/          OPC_EmitConvertToTarget, 1,
/*9139*/          OPC_EmitInteger, MVT::i32, 14, 
/*9142*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9145*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 76|128,1/*204*/,  TARGET_VAL(ARMISD::VSHRu),// ->9366
/*9162*/        OPC_RecordChild0, // #0 = $Vm
/*9163*/        OPC_RecordChild1, // #1 = $SIMM
/*9164*/        OPC_MoveChild, 1,
/*9166*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9169*/        OPC_MoveParent,
/*9170*/        OPC_MoveParent,
/*9171*/        OPC_RecordChild1, // #2 = $src1
/*9172*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->9197
/*9175*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9177*/          OPC_EmitConvertToTarget, 1,
/*9179*/          OPC_EmitInteger, MVT::i32, 14, 
/*9182*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9185*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->9221
/*9199*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9201*/          OPC_EmitConvertToTarget, 1,
/*9203*/          OPC_EmitInteger, MVT::i32, 14, 
/*9206*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9209*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->9245
/*9223*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9225*/          OPC_EmitConvertToTarget, 1,
/*9227*/          OPC_EmitInteger, MVT::i32, 14, 
/*9230*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9233*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->9269
/*9247*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9249*/          OPC_EmitConvertToTarget, 1,
/*9251*/          OPC_EmitInteger, MVT::i32, 14, 
/*9254*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9257*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->9293
/*9271*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9273*/          OPC_EmitConvertToTarget, 1,
/*9275*/          OPC_EmitInteger, MVT::i32, 14, 
/*9278*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9281*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->9317
/*9295*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9297*/          OPC_EmitConvertToTarget, 1,
/*9299*/          OPC_EmitInteger, MVT::i32, 14, 
/*9302*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9305*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->9341
/*9319*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9321*/          OPC_EmitConvertToTarget, 1,
/*9323*/          OPC_EmitInteger, MVT::i32, 14, 
/*9326*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9329*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->9365
/*9343*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9345*/          OPC_EmitConvertToTarget, 1,
/*9347*/          OPC_EmitInteger, MVT::i32, 14, 
/*9350*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9353*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 76|128,1/*204*/,  TARGET_VAL(ARMISD::VRSHRs),// ->9574
/*9370*/        OPC_RecordChild0, // #0 = $Vm
/*9371*/        OPC_RecordChild1, // #1 = $SIMM
/*9372*/        OPC_MoveChild, 1,
/*9374*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9377*/        OPC_MoveParent,
/*9378*/        OPC_MoveParent,
/*9379*/        OPC_RecordChild1, // #2 = $src1
/*9380*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->9405
/*9383*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9385*/          OPC_EmitConvertToTarget, 1,
/*9387*/          OPC_EmitInteger, MVT::i32, 14, 
/*9390*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9393*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->9429
/*9407*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9409*/          OPC_EmitConvertToTarget, 1,
/*9411*/          OPC_EmitInteger, MVT::i32, 14, 
/*9414*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9417*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->9453
/*9431*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9433*/          OPC_EmitConvertToTarget, 1,
/*9435*/          OPC_EmitInteger, MVT::i32, 14, 
/*9438*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9441*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->9477
/*9455*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9457*/          OPC_EmitConvertToTarget, 1,
/*9459*/          OPC_EmitInteger, MVT::i32, 14, 
/*9462*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9465*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->9501
/*9479*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9481*/          OPC_EmitConvertToTarget, 1,
/*9483*/          OPC_EmitInteger, MVT::i32, 14, 
/*9486*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9489*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->9525
/*9503*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9505*/          OPC_EmitConvertToTarget, 1,
/*9507*/          OPC_EmitInteger, MVT::i32, 14, 
/*9510*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9513*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->9549
/*9527*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9529*/          OPC_EmitConvertToTarget, 1,
/*9531*/          OPC_EmitInteger, MVT::i32, 14, 
/*9534*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9537*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->9573
/*9551*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9553*/          OPC_EmitConvertToTarget, 1,
/*9555*/          OPC_EmitInteger, MVT::i32, 14, 
/*9558*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9561*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 76|128,1/*204*/,  TARGET_VAL(ARMISD::VRSHRu),// ->9782
/*9578*/        OPC_RecordChild0, // #0 = $Vm
/*9579*/        OPC_RecordChild1, // #1 = $SIMM
/*9580*/        OPC_MoveChild, 1,
/*9582*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9585*/        OPC_MoveParent,
/*9586*/        OPC_MoveParent,
/*9587*/        OPC_RecordChild1, // #2 = $src1
/*9588*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->9613
/*9591*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9593*/          OPC_EmitConvertToTarget, 1,
/*9595*/          OPC_EmitInteger, MVT::i32, 14, 
/*9598*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9601*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->9637
/*9615*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9617*/          OPC_EmitConvertToTarget, 1,
/*9619*/          OPC_EmitInteger, MVT::i32, 14, 
/*9622*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9625*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->9661
/*9639*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9641*/          OPC_EmitConvertToTarget, 1,
/*9643*/          OPC_EmitInteger, MVT::i32, 14, 
/*9646*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9649*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->9685
/*9663*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9665*/          OPC_EmitConvertToTarget, 1,
/*9667*/          OPC_EmitInteger, MVT::i32, 14, 
/*9670*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9673*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->9709
/*9687*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9689*/          OPC_EmitConvertToTarget, 1,
/*9691*/          OPC_EmitInteger, MVT::i32, 14, 
/*9694*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9697*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->9733
/*9711*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9713*/          OPC_EmitConvertToTarget, 1,
/*9715*/          OPC_EmitInteger, MVT::i32, 14, 
/*9718*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9721*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->9757
/*9735*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9737*/          OPC_EmitConvertToTarget, 1,
/*9739*/          OPC_EmitInteger, MVT::i32, 14, 
/*9742*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9745*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->9781
/*9759*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9761*/          OPC_EmitConvertToTarget, 1,
/*9763*/          OPC_EmitInteger, MVT::i32, 14, 
/*9766*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9769*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*9783*/    /*Scope*/ 98|128,3/*482*/, /*->10267*/
/*9785*/      OPC_RecordChild0, // #0 = $Vn
/*9786*/      OPC_MoveChild, 1,
/*9788*/      OPC_SwitchOpcode /*5 cases */, 78,  TARGET_VAL(ISD::SIGN_EXTEND),// ->9870
/*9792*/        OPC_RecordChild0, // #1 = $Vm
/*9793*/        OPC_Scope, 24, /*->9819*/ // 3 children in Scope
/*9795*/          OPC_CheckChild0Type, MVT::v8i8,
/*9797*/          OPC_MoveParent,
/*9798*/          OPC_CheckType, MVT::v8i16,
/*9800*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9802*/          OPC_EmitInteger, MVT::i32, 14, 
/*9805*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9808*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*9819*/        /*Scope*/ 24, /*->9844*/
/*9820*/          OPC_CheckChild0Type, MVT::v4i16,
/*9822*/          OPC_MoveParent,
/*9823*/          OPC_CheckType, MVT::v4i32,
/*9825*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9827*/          OPC_EmitInteger, MVT::i32, 14, 
/*9830*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9833*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*9844*/        /*Scope*/ 24, /*->9869*/
/*9845*/          OPC_CheckChild0Type, MVT::v2i32,
/*9847*/          OPC_MoveParent,
/*9848*/          OPC_CheckType, MVT::v2i64,
/*9850*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9852*/          OPC_EmitInteger, MVT::i32, 14, 
/*9855*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9858*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*9869*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::ZERO_EXTEND),// ->9951
/*9873*/        OPC_RecordChild0, // #1 = $Vm
/*9874*/        OPC_Scope, 24, /*->9900*/ // 3 children in Scope
/*9876*/          OPC_CheckChild0Type, MVT::v8i8,
/*9878*/          OPC_MoveParent,
/*9879*/          OPC_CheckType, MVT::v8i16,
/*9881*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9883*/          OPC_EmitInteger, MVT::i32, 14, 
/*9886*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9889*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*9900*/        /*Scope*/ 24, /*->9925*/
/*9901*/          OPC_CheckChild0Type, MVT::v4i16,
/*9903*/          OPC_MoveParent,
/*9904*/          OPC_CheckType, MVT::v4i32,
/*9906*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9908*/          OPC_EmitInteger, MVT::i32, 14, 
/*9911*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9914*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*9925*/        /*Scope*/ 24, /*->9950*/
/*9926*/          OPC_CheckChild0Type, MVT::v2i32,
/*9928*/          OPC_MoveParent,
/*9929*/          OPC_CheckType, MVT::v2i64,
/*9931*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9933*/          OPC_EmitInteger, MVT::i32, 14, 
/*9936*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9939*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*9950*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 9|128,1/*137*/,  TARGET_VAL(ISD::MUL),// ->10092
/*9955*/        OPC_RecordChild0, // #1 = $Vn
/*9956*/        OPC_RecordChild1, // #2 = $Vm
/*9957*/        OPC_MoveParent,
/*9958*/        OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->9981
/*9961*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9963*/          OPC_EmitInteger, MVT::i32, 14, 
/*9966*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9969*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 20,  MVT::v4i16,// ->10003
/*9983*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9985*/          OPC_EmitInteger, MVT::i32, 14, 
/*9988*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9991*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 20,  MVT::v2i32,// ->10025
/*10005*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10007*/         OPC_EmitInteger, MVT::i32, 14, 
/*10010*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10013*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 20,  MVT::v16i8,// ->10047
/*10027*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10029*/         OPC_EmitInteger, MVT::i32, 14, 
/*10032*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10035*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                  // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                /*SwitchType*/ 20,  MVT::v8i16,// ->10069
/*10049*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10051*/         OPC_EmitInteger, MVT::i32, 14, 
/*10054*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10057*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                  // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 20,  MVT::v4i32,// ->10091
/*10071*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10073*/         OPC_EmitInteger, MVT::i32, 14, 
/*10076*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10079*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                  // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
              /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLs),// ->10179
/*10095*/       OPC_RecordChild0, // #1 = $Vn
/*10096*/       OPC_Scope, 26, /*->10124*/ // 3 children in Scope
/*10098*/         OPC_CheckChild0Type, MVT::v8i8,
/*10100*/         OPC_RecordChild1, // #2 = $Vm
/*10101*/         OPC_MoveParent,
/*10102*/         OPC_CheckType, MVT::v8i16,
/*10104*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10106*/         OPC_EmitInteger, MVT::i32, 14, 
/*10109*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10112*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10124*/       /*Scope*/ 26, /*->10151*/
/*10125*/         OPC_CheckChild0Type, MVT::v4i16,
/*10127*/         OPC_RecordChild1, // #2 = $Vm
/*10128*/         OPC_MoveParent,
/*10129*/         OPC_CheckType, MVT::v4i32,
/*10131*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10133*/         OPC_EmitInteger, MVT::i32, 14, 
/*10136*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10139*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10151*/       /*Scope*/ 26, /*->10178*/
/*10152*/         OPC_CheckChild0Type, MVT::v2i32,
/*10154*/         OPC_RecordChild1, // #2 = $Vm
/*10155*/         OPC_MoveParent,
/*10156*/         OPC_CheckType, MVT::v2i64,
/*10158*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10160*/         OPC_EmitInteger, MVT::i32, 14, 
/*10163*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10166*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10178*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLu),// ->10266
/*10182*/       OPC_RecordChild0, // #1 = $Vn
/*10183*/       OPC_Scope, 26, /*->10211*/ // 3 children in Scope
/*10185*/         OPC_CheckChild0Type, MVT::v8i8,
/*10187*/         OPC_RecordChild1, // #2 = $Vm
/*10188*/         OPC_MoveParent,
/*10189*/         OPC_CheckType, MVT::v8i16,
/*10191*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10193*/         OPC_EmitInteger, MVT::i32, 14, 
/*10196*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10199*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10211*/       /*Scope*/ 26, /*->10238*/
/*10212*/         OPC_CheckChild0Type, MVT::v4i16,
/*10214*/         OPC_RecordChild1, // #2 = $Vm
/*10215*/         OPC_MoveParent,
/*10216*/         OPC_CheckType, MVT::v4i32,
/*10218*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10220*/         OPC_EmitInteger, MVT::i32, 14, 
/*10223*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10226*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10238*/       /*Scope*/ 26, /*->10265*/
/*10239*/         OPC_CheckChild0Type, MVT::v2i32,
/*10241*/         OPC_RecordChild1, // #2 = $Vm
/*10242*/         OPC_MoveParent,
/*10243*/         OPC_CheckType, MVT::v2i64,
/*10245*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10247*/         OPC_EmitInteger, MVT::i32, 14, 
/*10250*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10253*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10265*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*10267*/   /*Scope*/ 110|128,3/*494*/, /*->10763*/
/*10269*/     OPC_MoveChild, 0,
/*10271*/     OPC_SwitchOpcode /*5 cases */, 81,  TARGET_VAL(ISD::SIGN_EXTEND),// ->10356
/*10275*/       OPC_RecordChild0, // #0 = $Vm
/*10276*/       OPC_Scope, 25, /*->10303*/ // 3 children in Scope
/*10278*/         OPC_CheckChild0Type, MVT::v8i8,
/*10280*/         OPC_MoveParent,
/*10281*/         OPC_RecordChild1, // #1 = $Vn
/*10282*/         OPC_CheckType, MVT::v8i16,
/*10284*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10286*/         OPC_EmitInteger, MVT::i32, 14, 
/*10289*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10292*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                  // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*10303*/       /*Scope*/ 25, /*->10329*/
/*10304*/         OPC_CheckChild0Type, MVT::v4i16,
/*10306*/         OPC_MoveParent,
/*10307*/         OPC_RecordChild1, // #1 = $Vn
/*10308*/         OPC_CheckType, MVT::v4i32,
/*10310*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10312*/         OPC_EmitInteger, MVT::i32, 14, 
/*10315*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10318*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                  // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*10329*/       /*Scope*/ 25, /*->10355*/
/*10330*/         OPC_CheckChild0Type, MVT::v2i32,
/*10332*/         OPC_MoveParent,
/*10333*/         OPC_RecordChild1, // #1 = $Vn
/*10334*/         OPC_CheckType, MVT::v2i64,
/*10336*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10338*/         OPC_EmitInteger, MVT::i32, 14, 
/*10341*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10344*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                  // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*10355*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 81,  TARGET_VAL(ISD::ZERO_EXTEND),// ->10440
/*10359*/       OPC_RecordChild0, // #0 = $Vm
/*10360*/       OPC_Scope, 25, /*->10387*/ // 3 children in Scope
/*10362*/         OPC_CheckChild0Type, MVT::v8i8,
/*10364*/         OPC_MoveParent,
/*10365*/         OPC_RecordChild1, // #1 = $Vn
/*10366*/         OPC_CheckType, MVT::v8i16,
/*10368*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10370*/         OPC_EmitInteger, MVT::i32, 14, 
/*10373*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10376*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                  // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*10387*/       /*Scope*/ 25, /*->10413*/
/*10388*/         OPC_CheckChild0Type, MVT::v4i16,
/*10390*/         OPC_MoveParent,
/*10391*/         OPC_RecordChild1, // #1 = $Vn
/*10392*/         OPC_CheckType, MVT::v4i32,
/*10394*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10396*/         OPC_EmitInteger, MVT::i32, 14, 
/*10399*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10402*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                  // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*10413*/       /*Scope*/ 25, /*->10439*/
/*10414*/         OPC_CheckChild0Type, MVT::v2i32,
/*10416*/         OPC_MoveParent,
/*10417*/         OPC_RecordChild1, // #1 = $Vn
/*10418*/         OPC_CheckType, MVT::v2i64,
/*10420*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10422*/         OPC_EmitInteger, MVT::i32, 14, 
/*10425*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10428*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                  // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*10439*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 10|128,1/*138*/,  TARGET_VAL(ISD::MUL),// ->10582
/*10444*/       OPC_RecordChild0, // #0 = $Vn
/*10445*/       OPC_RecordChild1, // #1 = $Vm
/*10446*/       OPC_MoveParent,
/*10447*/       OPC_RecordChild1, // #2 = $src1
/*10448*/       OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->10471
/*10451*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10453*/         OPC_EmitInteger, MVT::i32, 14, 
/*10456*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10459*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i8 (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 6
                  // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 20,  MVT::v4i16,// ->10493
/*10473*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10475*/         OPC_EmitInteger, MVT::i32, 14, 
/*10478*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10481*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 6
                  // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 20,  MVT::v2i32,// ->10515
/*10495*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10497*/         OPC_EmitInteger, MVT::i32, 14, 
/*10500*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10503*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 6
                  // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 20,  MVT::v16i8,// ->10537
/*10517*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10519*/         OPC_EmitInteger, MVT::i32, 14, 
/*10522*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10525*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v16i8 (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 6
                  // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                /*SwitchType*/ 20,  MVT::v8i16,// ->10559
/*10539*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10541*/         OPC_EmitInteger, MVT::i32, 14, 
/*10544*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10547*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 20,  MVT::v4i32,// ->10581
/*10561*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10563*/         OPC_EmitInteger, MVT::i32, 14, 
/*10566*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10569*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
              /*SwitchOpcode*/ 87,  TARGET_VAL(ARMISD::VMULLs),// ->10672
/*10585*/       OPC_RecordChild0, // #0 = $Vn
/*10586*/       OPC_Scope, 27, /*->10615*/ // 3 children in Scope
/*10588*/         OPC_CheckChild0Type, MVT::v8i8,
/*10590*/         OPC_RecordChild1, // #1 = $Vm
/*10591*/         OPC_MoveParent,
/*10592*/         OPC_RecordChild1, // #2 = $src1
/*10593*/         OPC_CheckType, MVT::v8i16,
/*10595*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10597*/         OPC_EmitInteger, MVT::i32, 14, 
/*10600*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10603*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10615*/       /*Scope*/ 27, /*->10643*/
/*10616*/         OPC_CheckChild0Type, MVT::v4i16,
/*10618*/         OPC_RecordChild1, // #1 = $Vm
/*10619*/         OPC_MoveParent,
/*10620*/         OPC_RecordChild1, // #2 = $src1
/*10621*/         OPC_CheckType, MVT::v4i32,
/*10623*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10625*/         OPC_EmitInteger, MVT::i32, 14, 
/*10628*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10631*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10643*/       /*Scope*/ 27, /*->10671*/
/*10644*/         OPC_CheckChild0Type, MVT::v2i32,
/*10646*/         OPC_RecordChild1, // #1 = $Vm
/*10647*/         OPC_MoveParent,
/*10648*/         OPC_RecordChild1, // #2 = $src1
/*10649*/         OPC_CheckType, MVT::v2i64,
/*10651*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10653*/         OPC_EmitInteger, MVT::i32, 14, 
/*10656*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10659*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                  // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10671*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 87,  TARGET_VAL(ARMISD::VMULLu),// ->10762
/*10675*/       OPC_RecordChild0, // #0 = $Vn
/*10676*/       OPC_Scope, 27, /*->10705*/ // 3 children in Scope
/*10678*/         OPC_CheckChild0Type, MVT::v8i8,
/*10680*/         OPC_RecordChild1, // #1 = $Vm
/*10681*/         OPC_MoveParent,
/*10682*/         OPC_RecordChild1, // #2 = $src1
/*10683*/         OPC_CheckType, MVT::v8i16,
/*10685*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10687*/         OPC_EmitInteger, MVT::i32, 14, 
/*10690*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10693*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10705*/       /*Scope*/ 27, /*->10733*/
/*10706*/         OPC_CheckChild0Type, MVT::v4i16,
/*10708*/         OPC_RecordChild1, // #1 = $Vm
/*10709*/         OPC_MoveParent,
/*10710*/         OPC_RecordChild1, // #2 = $src1
/*10711*/         OPC_CheckType, MVT::v4i32,
/*10713*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10715*/         OPC_EmitInteger, MVT::i32, 14, 
/*10718*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10721*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10733*/       /*Scope*/ 27, /*->10761*/
/*10734*/         OPC_CheckChild0Type, MVT::v2i32,
/*10736*/         OPC_RecordChild1, // #1 = $Vm
/*10737*/         OPC_MoveParent,
/*10738*/         OPC_RecordChild1, // #2 = $src1
/*10739*/         OPC_CheckType, MVT::v2i64,
/*10741*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10743*/         OPC_EmitInteger, MVT::i32, 14, 
/*10746*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10749*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                  // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10761*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*10763*/   /*Scope*/ 44|128,1/*172*/, /*->10937*/
/*10765*/     OPC_RecordChild0, // #0 = $Vn
/*10766*/     OPC_RecordChild1, // #1 = $Vm
/*10767*/     OPC_SwitchType /*8 cases */, 19,  MVT::v8i8,// ->10789
/*10770*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10772*/       OPC_EmitInteger, MVT::i32, 14, 
/*10775*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10778*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VADDv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 19,  MVT::v4i16,// ->10810
/*10791*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10793*/       OPC_EmitInteger, MVT::i32, 14, 
/*10796*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10799*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VADDv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 19,  MVT::v2i32,// ->10831
/*10812*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10814*/       OPC_EmitInteger, MVT::i32, 14, 
/*10817*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10820*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VADDv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 19,  MVT::v16i8,// ->10852
/*10833*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10835*/       OPC_EmitInteger, MVT::i32, 14, 
/*10838*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10841*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VADDv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 19,  MVT::v8i16,// ->10873
/*10854*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10856*/       OPC_EmitInteger, MVT::i32, 14, 
/*10859*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10862*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VADDv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 19,  MVT::v4i32,// ->10894
/*10875*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10877*/       OPC_EmitInteger, MVT::i32, 14, 
/*10880*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10883*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VADDv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 19,  MVT::v1i64,// ->10915
/*10896*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10898*/       OPC_EmitInteger, MVT::i32, 14, 
/*10901*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10904*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                // Dst: (VADDv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 19,  MVT::v2i64,// ->10936
/*10917*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10919*/       OPC_EmitInteger, MVT::i32, 14, 
/*10922*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10925*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                // Dst: (VADDv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*10937*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 31|128,47/*6047*/,  TARGET_VAL(ISD::OR),// ->16989
/*10942*/   OPC_Scope, 48|128,6/*816*/, /*->11761*/ // 17 children in Scope
/*10945*/     OPC_MoveChild, 0,
/*10947*/     OPC_Scope, 91, /*->11040*/ // 9 children in Scope
/*10949*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*10952*/       OPC_MoveChild, 0,
/*10954*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10957*/       OPC_RecordChild0, // #0 = $Rm
/*10958*/       OPC_MoveChild, 1,
/*10960*/       OPC_CheckInteger, 24, 
/*10962*/       OPC_CheckType, MVT::i32,
/*10964*/       OPC_MoveParent,
/*10965*/       OPC_MoveParent,
/*10966*/       OPC_MoveChild, 1,
/*10968*/       OPC_CheckInteger, 16, 
/*10970*/       OPC_CheckType, MVT::i32,
/*10972*/       OPC_MoveParent,
/*10973*/       OPC_MoveParent,
/*10974*/       OPC_MoveChild, 1,
/*10976*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*10979*/       OPC_MoveChild, 0,
/*10981*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*10984*/       OPC_MoveChild, 0,
/*10986*/       OPC_CheckSame, 0,
/*10988*/       OPC_MoveParent,
/*10989*/       OPC_MoveChild, 1,
/*10991*/       OPC_CheckInteger, 8, 
/*10993*/       OPC_CheckType, MVT::i32,
/*10995*/       OPC_MoveParent,
/*10996*/       OPC_MoveParent,
/*10997*/       OPC_MoveParent,
/*10998*/       OPC_CheckType, MVT::i32,
/*11000*/       OPC_Scope, 18, /*->11020*/ // 2 children in Scope
/*11002*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11004*/         OPC_EmitInteger, MVT::i32, 14, 
/*11007*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11010*/         OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                  // Dst: (REVSH:i32 GPR:i32:$Rm)
/*11020*/       /*Scope*/ 18, /*->11039*/
/*11021*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11023*/         OPC_EmitInteger, MVT::i32, 14, 
/*11026*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11029*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                  // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*11039*/       0, /*End of Scope*/
/*11040*/     /*Scope*/ 91, /*->11132*/
/*11041*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*11044*/       OPC_MoveChild, 0,
/*11046*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*11049*/       OPC_RecordChild0, // #0 = $Rm
/*11050*/       OPC_MoveChild, 1,
/*11052*/       OPC_CheckInteger, 8, 
/*11054*/       OPC_CheckType, MVT::i32,
/*11056*/       OPC_MoveParent,
/*11057*/       OPC_MoveParent,
/*11058*/       OPC_MoveParent,
/*11059*/       OPC_MoveChild, 1,
/*11061*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*11064*/       OPC_MoveChild, 0,
/*11066*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11069*/       OPC_MoveChild, 0,
/*11071*/       OPC_CheckSame, 0,
/*11073*/       OPC_MoveParent,
/*11074*/       OPC_MoveChild, 1,
/*11076*/       OPC_CheckInteger, 24, 
/*11078*/       OPC_CheckType, MVT::i32,
/*11080*/       OPC_MoveParent,
/*11081*/       OPC_MoveParent,
/*11082*/       OPC_MoveChild, 1,
/*11084*/       OPC_CheckInteger, 16, 
/*11086*/       OPC_CheckType, MVT::i32,
/*11088*/       OPC_MoveParent,
/*11089*/       OPC_MoveParent,
/*11090*/       OPC_CheckType, MVT::i32,
/*11092*/       OPC_Scope, 18, /*->11112*/ // 2 children in Scope
/*11094*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11096*/         OPC_EmitInteger, MVT::i32, 14, 
/*11099*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11102*/         OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                  // Dst: (REVSH:i32 GPR:i32:$Rm)
/*11112*/       /*Scope*/ 18, /*->11131*/
/*11113*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11115*/         OPC_EmitInteger, MVT::i32, 14, 
/*11118*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11121*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                  // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*11131*/       0, /*End of Scope*/
/*11132*/     /*Scope*/ 57, /*->11190*/
/*11133*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11137*/       OPC_RecordChild0, // #0 = $Rn
/*11138*/       OPC_MoveParent,
/*11139*/       OPC_MoveChild, 1,
/*11141*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11147*/       OPC_MoveChild, 0,
/*11149*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11152*/       OPC_RecordChild0, // #1 = $Rm
/*11153*/       OPC_RecordChild1, // #2 = $sh
/*11154*/       OPC_MoveChild, 1,
/*11156*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11159*/       OPC_CheckPredicate, 14, // Predicate_pkh_lsl_amt
/*11161*/       OPC_CheckType, MVT::i32,
/*11163*/       OPC_MoveParent,
/*11164*/       OPC_MoveParent,
/*11165*/       OPC_MoveParent,
/*11166*/       OPC_CheckType, MVT::i32,
/*11168*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11170*/       OPC_EmitConvertToTarget, 2,
/*11172*/       OPC_EmitInteger, MVT::i32, 14, 
/*11175*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11178*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*11190*/     /*Scope*/ 100, /*->11291*/
/*11191*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11197*/       OPC_RecordChild0, // #0 = $Rn
/*11198*/       OPC_MoveParent,
/*11199*/       OPC_MoveChild, 1,
/*11201*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11205*/       OPC_MoveChild, 0,
/*11207*/       OPC_SwitchOpcode /*2 cases */, 38,  TARGET_VAL(ISD::SRA),// ->11249
/*11211*/         OPC_RecordChild0, // #1 = $Rm
/*11212*/         OPC_RecordChild1, // #2 = $sh
/*11213*/         OPC_MoveChild, 1,
/*11215*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11218*/         OPC_CheckPredicate, 15, // Predicate_pkh_asr_amt
/*11220*/         OPC_CheckType, MVT::i32,
/*11222*/         OPC_MoveParent,
/*11223*/         OPC_MoveParent,
/*11224*/         OPC_MoveParent,
/*11225*/         OPC_CheckType, MVT::i32,
/*11227*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11229*/         OPC_EmitConvertToTarget, 2,
/*11231*/         OPC_EmitInteger, MVT::i32, 14, 
/*11234*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11237*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                  // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
                /*SwitchOpcode*/ 38,  TARGET_VAL(ISD::SRL),// ->11290
/*11252*/         OPC_RecordChild0, // #1 = $src2
/*11253*/         OPC_RecordChild1, // #2 = $sh
/*11254*/         OPC_MoveChild, 1,
/*11256*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11259*/         OPC_CheckPredicate, 16, // Predicate_imm1_15
/*11261*/         OPC_CheckType, MVT::i32,
/*11263*/         OPC_MoveParent,
/*11264*/         OPC_MoveParent,
/*11265*/         OPC_MoveParent,
/*11266*/         OPC_CheckType, MVT::i32,
/*11268*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11270*/         OPC_EmitConvertToTarget, 2,
/*11272*/         OPC_EmitInteger, MVT::i32, 14, 
/*11275*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11278*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                  // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
                0, // EndSwitchOpcode
/*11291*/     /*Scope*/ 57, /*->11349*/
/*11292*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11296*/       OPC_RecordChild0, // #0 = $Rn
/*11297*/       OPC_MoveParent,
/*11298*/       OPC_MoveChild, 1,
/*11300*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11306*/       OPC_MoveChild, 0,
/*11308*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11311*/       OPC_RecordChild0, // #1 = $Rm
/*11312*/       OPC_RecordChild1, // #2 = $sh
/*11313*/       OPC_MoveChild, 1,
/*11315*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11318*/       OPC_CheckPredicate, 14, // Predicate_pkh_lsl_amt
/*11320*/       OPC_CheckType, MVT::i32,
/*11322*/       OPC_MoveParent,
/*11323*/       OPC_MoveParent,
/*11324*/       OPC_MoveParent,
/*11325*/       OPC_CheckType, MVT::i32,
/*11327*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11329*/       OPC_EmitConvertToTarget, 2,
/*11331*/       OPC_EmitInteger, MVT::i32, 14, 
/*11334*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11337*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 65535:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*11349*/     /*Scope*/ 27|128,1/*155*/, /*->11506*/
/*11351*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11357*/       OPC_Scope, 94, /*->11453*/ // 2 children in Scope
/*11359*/         OPC_RecordChild0, // #0 = $Rn
/*11360*/         OPC_MoveParent,
/*11361*/         OPC_MoveChild, 1,
/*11363*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11367*/         OPC_MoveChild, 0,
/*11369*/         OPC_SwitchOpcode /*2 cases */, 38,  TARGET_VAL(ISD::SRA),// ->11411
/*11373*/           OPC_RecordChild0, // #1 = $Rm
/*11374*/           OPC_RecordChild1, // #2 = $sh
/*11375*/           OPC_MoveChild, 1,
/*11377*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11380*/           OPC_CheckPredicate, 15, // Predicate_pkh_asr_amt
/*11382*/           OPC_CheckType, MVT::i32,
/*11384*/           OPC_MoveParent,
/*11385*/           OPC_MoveParent,
/*11386*/           OPC_MoveParent,
/*11387*/           OPC_CheckType, MVT::i32,
/*11389*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11391*/           OPC_EmitConvertToTarget, 2,
/*11393*/           OPC_EmitInteger, MVT::i32, 14, 
/*11396*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11399*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
                  /*SwitchOpcode*/ 38,  TARGET_VAL(ISD::SRL),// ->11452
/*11414*/           OPC_RecordChild0, // #1 = $src2
/*11415*/           OPC_RecordChild1, // #2 = $sh
/*11416*/           OPC_MoveChild, 1,
/*11418*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11421*/           OPC_CheckPredicate, 16, // Predicate_imm1_15
/*11423*/           OPC_CheckType, MVT::i32,
/*11425*/           OPC_MoveParent,
/*11426*/           OPC_MoveParent,
/*11427*/           OPC_MoveParent,
/*11428*/           OPC_CheckType, MVT::i32,
/*11430*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11432*/           OPC_EmitConvertToTarget, 2,
/*11434*/           OPC_EmitInteger, MVT::i32, 14, 
/*11437*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11440*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
                  0, // EndSwitchOpcode
/*11453*/       /*Scope*/ 51, /*->11505*/
/*11454*/         OPC_MoveChild, 0,
/*11456*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11459*/         OPC_RecordChild0, // #0 = $Rm
/*11460*/         OPC_RecordChild1, // #1 = $sh
/*11461*/         OPC_MoveChild, 1,
/*11463*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11466*/         OPC_CheckPredicate, 14, // Predicate_pkh_lsl_amt
/*11468*/         OPC_CheckType, MVT::i32,
/*11470*/         OPC_MoveParent,
/*11471*/         OPC_MoveParent,
/*11472*/         OPC_MoveParent,
/*11473*/         OPC_MoveChild, 1,
/*11475*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11479*/         OPC_RecordChild0, // #2 = $Rn
/*11480*/         OPC_MoveParent,
/*11481*/         OPC_CheckType, MVT::i32,
/*11483*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11485*/         OPC_EmitConvertToTarget, 1,
/*11487*/         OPC_EmitInteger, MVT::i32, 14, 
/*11490*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11493*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 26
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*11505*/       0, /*End of Scope*/
/*11506*/     /*Scope*/ 57, /*->11564*/
/*11507*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11511*/       OPC_MoveChild, 0,
/*11513*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*11516*/       OPC_RecordChild0, // #0 = $Rm
/*11517*/       OPC_RecordChild1, // #1 = $sh
/*11518*/       OPC_MoveChild, 1,
/*11520*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11523*/       OPC_CheckPredicate, 15, // Predicate_pkh_asr_amt
/*11525*/       OPC_CheckType, MVT::i32,
/*11527*/       OPC_MoveParent,
/*11528*/       OPC_MoveParent,
/*11529*/       OPC_MoveParent,
/*11530*/       OPC_MoveChild, 1,
/*11532*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11538*/       OPC_RecordChild0, // #2 = $Rn
/*11539*/       OPC_MoveParent,
/*11540*/       OPC_CheckType, MVT::i32,
/*11542*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11544*/       OPC_EmitConvertToTarget, 1,
/*11546*/       OPC_EmitInteger, MVT::i32, 14, 
/*11549*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11552*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$Rn, 4294901760:i32)) - Complexity = 26
                // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*11564*/     /*Scope*/ 57, /*->11622*/
/*11565*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11571*/       OPC_MoveChild, 0,
/*11573*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11576*/       OPC_RecordChild0, // #0 = $Rm
/*11577*/       OPC_RecordChild1, // #1 = $sh
/*11578*/       OPC_MoveChild, 1,
/*11580*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11583*/       OPC_CheckPredicate, 14, // Predicate_pkh_lsl_amt
/*11585*/       OPC_CheckType, MVT::i32,
/*11587*/       OPC_MoveParent,
/*11588*/       OPC_MoveParent,
/*11589*/       OPC_MoveParent,
/*11590*/       OPC_MoveChild, 1,
/*11592*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11596*/       OPC_RecordChild0, // #2 = $Rn
/*11597*/       OPC_MoveParent,
/*11598*/       OPC_CheckType, MVT::i32,
/*11600*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11602*/       OPC_EmitConvertToTarget, 1,
/*11604*/       OPC_EmitInteger, MVT::i32, 14, 
/*11607*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11610*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 rGPR:i32:$Rn, 65535:i32)) - Complexity = 26
                // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*11622*/     /*Scope*/ 8|128,1/*136*/, /*->11760*/
/*11624*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11628*/       OPC_MoveChild, 0,
/*11630*/       OPC_SwitchOpcode /*2 cases */, 48,  TARGET_VAL(ISD::SRA),// ->11682
/*11634*/         OPC_RecordChild0, // #0 = $Rm
/*11635*/         OPC_RecordChild1, // #1 = $sh
/*11636*/         OPC_MoveChild, 1,
/*11638*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11641*/         OPC_CheckPredicate, 15, // Predicate_pkh_asr_amt
/*11643*/         OPC_CheckType, MVT::i32,
/*11645*/         OPC_MoveParent,
/*11646*/         OPC_MoveParent,
/*11647*/         OPC_MoveParent,
/*11648*/         OPC_MoveChild, 1,
/*11650*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11656*/         OPC_RecordChild0, // #2 = $Rn
/*11657*/         OPC_MoveParent,
/*11658*/         OPC_CheckType, MVT::i32,
/*11660*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11662*/         OPC_EmitConvertToTarget, 1,
/*11664*/         OPC_EmitInteger, MVT::i32, 14, 
/*11667*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11670*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 rGPR:i32:$Rn, 4294901760:i32)) - Complexity = 26
                  // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
                /*SwitchOpcode*/ 74,  TARGET_VAL(ISD::SRL),// ->11759
/*11685*/         OPC_RecordChild0, // #0 = $src2
/*11686*/         OPC_RecordChild1, // #1 = $sh
/*11687*/         OPC_MoveChild, 1,
/*11689*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11692*/         OPC_CheckPredicate, 16, // Predicate_imm1_15
/*11694*/         OPC_CheckType, MVT::i32,
/*11696*/         OPC_MoveParent,
/*11697*/         OPC_MoveParent,
/*11698*/         OPC_MoveParent,
/*11699*/         OPC_MoveChild, 1,
/*11701*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11707*/         OPC_RecordChild0, // #2 = $src1
/*11708*/         OPC_MoveParent,
/*11709*/         OPC_CheckType, MVT::i32,
/*11711*/         OPC_Scope, 22, /*->11735*/ // 2 children in Scope
/*11713*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11715*/           OPC_EmitConvertToTarget, 1,
/*11717*/           OPC_EmitInteger, MVT::i32, 14, 
/*11720*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11723*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 26
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*11735*/         /*Scope*/ 22, /*->11758*/
/*11736*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11738*/           OPC_EmitConvertToTarget, 1,
/*11740*/           OPC_EmitInteger, MVT::i32, 14, 
/*11743*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11746*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*11758*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
/*11760*/     0, /*End of Scope*/
/*11761*/   /*Scope*/ 51, /*->11813*/
/*11762*/     OPC_RecordChild0, // #0 = $Rn
/*11763*/     OPC_MoveChild, 1,
/*11765*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11768*/     OPC_RecordChild0, // #1 = $ShiftedRm
/*11769*/     OPC_MoveChild, 1,
/*11771*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11782*/     OPC_MoveParent,
/*11783*/     OPC_MoveParent,
/*11784*/     OPC_CheckType, MVT::i32,
/*11786*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11788*/     OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*11791*/     OPC_EmitInteger, MVT::i32, 14, 
/*11794*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11797*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11800*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
              // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*11813*/   /*Scope*/ 74|128,4/*586*/, /*->12401*/
/*11815*/     OPC_MoveChild, 0,
/*11817*/     OPC_Scope, 49, /*->11868*/ // 10 children in Scope
/*11819*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11822*/       OPC_RecordChild0, // #0 = $ShiftedRm
/*11823*/       OPC_MoveChild, 1,
/*11825*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11836*/       OPC_MoveParent,
/*11837*/       OPC_MoveParent,
/*11838*/       OPC_RecordChild1, // #1 = $Rn
/*11839*/       OPC_CheckType, MVT::i32,
/*11841*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11843*/       OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*11846*/       OPC_EmitInteger, MVT::i32, 14, 
/*11849*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11852*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11855*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (or:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*11868*/     /*Scope*/ 68, /*->11937*/
/*11869*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11873*/       OPC_RecordChild0, // #0 = $Rn
/*11874*/       OPC_MoveParent,
/*11875*/       OPC_MoveChild, 1,
/*11877*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11883*/       OPC_RecordChild0, // #1 = $Rm
/*11884*/       OPC_MoveParent,
/*11885*/       OPC_CheckType, MVT::i32,
/*11887*/       OPC_Scope, 23, /*->11912*/ // 2 children in Scope
/*11889*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11891*/         OPC_EmitInteger, MVT::i32, 0, 
/*11894*/         OPC_EmitInteger, MVT::i32, 14, 
/*11897*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11900*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 GPRnopc:i32:$Rm, 4294901760:i32)) - Complexity = 19
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*11912*/       /*Scope*/ 23, /*->11936*/
/*11913*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11915*/         OPC_EmitInteger, MVT::i32, 0, 
/*11918*/         OPC_EmitInteger, MVT::i32, 14, 
/*11921*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11924*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (and:i32 rGPR:i32:$src2, 4294901760:i32)) - Complexity = 19
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*11936*/       0, /*End of Scope*/
/*11937*/     /*Scope*/ 68, /*->12006*/
/*11938*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11944*/       OPC_RecordChild0, // #0 = $Rm
/*11945*/       OPC_MoveParent,
/*11946*/       OPC_MoveChild, 1,
/*11948*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11952*/       OPC_RecordChild0, // #1 = $Rn
/*11953*/       OPC_MoveParent,
/*11954*/       OPC_CheckType, MVT::i32,
/*11956*/       OPC_Scope, 23, /*->11981*/ // 2 children in Scope
/*11958*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11960*/         OPC_EmitInteger, MVT::i32, 0, 
/*11963*/         OPC_EmitInteger, MVT::i32, 14, 
/*11966*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11969*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rm, 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 19
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*11981*/       /*Scope*/ 23, /*->12005*/
/*11982*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11984*/         OPC_EmitInteger, MVT::i32, 0, 
/*11987*/         OPC_EmitInteger, MVT::i32, 14, 
/*11990*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11993*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src2, 4294901760:i32), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 19
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*12005*/       0, /*End of Scope*/
/*12006*/     /*Scope*/ 48, /*->12055*/
/*12007*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12011*/       OPC_RecordChild0, // #0 = $Rn
/*12012*/       OPC_MoveParent,
/*12013*/       OPC_MoveChild, 1,
/*12015*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12018*/       OPC_RecordChild0, // #1 = $Rm
/*12019*/       OPC_RecordChild1, // #2 = $sh
/*12020*/       OPC_MoveChild, 1,
/*12022*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12025*/       OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12027*/       OPC_CheckType, MVT::i32,
/*12029*/       OPC_MoveParent,
/*12030*/       OPC_MoveParent,
/*12031*/       OPC_CheckType, MVT::i32,
/*12033*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12035*/       OPC_EmitConvertToTarget, 2,
/*12037*/       OPC_EmitInteger, MVT::i32, 14, 
/*12040*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12043*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12055*/     /*Scope*/ 50, /*->12106*/
/*12056*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12062*/       OPC_RecordChild0, // #0 = $src1
/*12063*/       OPC_MoveParent,
/*12064*/       OPC_MoveChild, 1,
/*12066*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*12069*/       OPC_RecordChild0, // #1 = $src2
/*12070*/       OPC_RecordChild1, // #2 = $sh
/*12071*/       OPC_MoveChild, 1,
/*12073*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12076*/       OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12078*/       OPC_CheckType, MVT::i32,
/*12080*/       OPC_MoveParent,
/*12081*/       OPC_MoveParent,
/*12082*/       OPC_CheckType, MVT::i32,
/*12084*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12086*/       OPC_EmitConvertToTarget, 2,
/*12088*/       OPC_EmitInteger, MVT::i32, 14, 
/*12091*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12094*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12106*/     /*Scope*/ 48, /*->12155*/
/*12107*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12111*/       OPC_RecordChild0, // #0 = $src1
/*12112*/       OPC_MoveParent,
/*12113*/       OPC_MoveChild, 1,
/*12115*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12118*/       OPC_RecordChild0, // #1 = $src2
/*12119*/       OPC_RecordChild1, // #2 = $sh
/*12120*/       OPC_MoveChild, 1,
/*12122*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12125*/       OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12127*/       OPC_CheckType, MVT::i32,
/*12129*/       OPC_MoveParent,
/*12130*/       OPC_MoveParent,
/*12131*/       OPC_CheckType, MVT::i32,
/*12133*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12135*/       OPC_EmitConvertToTarget, 2,
/*12137*/       OPC_EmitInteger, MVT::i32, 14, 
/*12140*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12143*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12155*/     /*Scope*/ 50, /*->12206*/
/*12156*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12162*/       OPC_RecordChild0, // #0 = $src1
/*12163*/       OPC_MoveParent,
/*12164*/       OPC_MoveChild, 1,
/*12166*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*12169*/       OPC_RecordChild0, // #1 = $src2
/*12170*/       OPC_RecordChild1, // #2 = $sh
/*12171*/       OPC_MoveChild, 1,
/*12173*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12176*/       OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12178*/       OPC_CheckType, MVT::i32,
/*12180*/       OPC_MoveParent,
/*12181*/       OPC_MoveParent,
/*12182*/       OPC_CheckType, MVT::i32,
/*12184*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12186*/       OPC_EmitConvertToTarget, 2,
/*12188*/       OPC_EmitInteger, MVT::i32, 14, 
/*12191*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12194*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12206*/     /*Scope*/ 74, /*->12281*/
/*12207*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12210*/       OPC_RecordChild0, // #0 = $Rm
/*12211*/       OPC_RecordChild1, // #1 = $sh
/*12212*/       OPC_MoveChild, 1,
/*12214*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12217*/       OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12219*/       OPC_CheckType, MVT::i32,
/*12221*/       OPC_MoveParent,
/*12222*/       OPC_MoveParent,
/*12223*/       OPC_MoveChild, 1,
/*12225*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12229*/       OPC_RecordChild0, // #2 = $Rn
/*12230*/       OPC_MoveParent,
/*12231*/       OPC_CheckType, MVT::i32,
/*12233*/       OPC_Scope, 22, /*->12257*/ // 2 children in Scope
/*12235*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12237*/         OPC_EmitConvertToTarget, 1,
/*12239*/         OPC_EmitInteger, MVT::i32, 14, 
/*12242*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12245*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 18
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12257*/       /*Scope*/ 22, /*->12280*/
/*12258*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12260*/         OPC_EmitConvertToTarget, 1,
/*12262*/         OPC_EmitInteger, MVT::i32, 14, 
/*12265*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12268*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 18
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12280*/       0, /*End of Scope*/
/*12281*/     /*Scope*/ 76, /*->12358*/
/*12282*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*12285*/       OPC_RecordChild0, // #0 = $src2
/*12286*/       OPC_RecordChild1, // #1 = $sh
/*12287*/       OPC_MoveChild, 1,
/*12289*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12292*/       OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12294*/       OPC_CheckType, MVT::i32,
/*12296*/       OPC_MoveParent,
/*12297*/       OPC_MoveParent,
/*12298*/       OPC_MoveChild, 1,
/*12300*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12306*/       OPC_RecordChild0, // #2 = $src1
/*12307*/       OPC_MoveParent,
/*12308*/       OPC_CheckType, MVT::i32,
/*12310*/       OPC_Scope, 22, /*->12334*/ // 2 children in Scope
/*12312*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12314*/         OPC_EmitConvertToTarget, 1,
/*12316*/         OPC_EmitInteger, MVT::i32, 14, 
/*12319*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12322*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 18
                  // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12334*/       /*Scope*/ 22, /*->12357*/
/*12335*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12337*/         OPC_EmitConvertToTarget, 1,
/*12339*/         OPC_EmitInteger, MVT::i32, 14, 
/*12342*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12345*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                  // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12357*/       0, /*End of Scope*/
/*12358*/     /*Scope*/ 41, /*->12400*/
/*12359*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12363*/       OPC_RecordChild0, // #0 = $src
/*12364*/       OPC_MoveParent,
/*12365*/       OPC_RecordChild1, // #1 = $imm
/*12366*/       OPC_MoveChild, 1,
/*12368*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12371*/       OPC_CheckPredicate, 18, // Predicate_lo16AllZero
/*12373*/       OPC_MoveParent,
/*12374*/       OPC_CheckType, MVT::i32,
/*12376*/       OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*12378*/       OPC_EmitConvertToTarget, 1,
/*12380*/       OPC_EmitNodeXForm, 7, 2, // hi16
/*12383*/       OPC_EmitInteger, MVT::i32, 14, 
/*12386*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12389*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 GPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
                // Dst: (MOVTi16:i32 GPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*12400*/     0, /*End of Scope*/
/*12401*/   /*Scope*/ 32, /*->12434*/
/*12402*/     OPC_RecordChild0, // #0 = $Rn
/*12403*/     OPC_RecordChild1, // #1 = $shift
/*12404*/     OPC_CheckType, MVT::i32,
/*12406*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12408*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*12411*/     OPC_EmitInteger, MVT::i32, 14, 
/*12414*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12417*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12420*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsr), 0,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
              // Src: (or:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
              // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*12434*/   /*Scope*/ 43, /*->12478*/
/*12435*/     OPC_MoveChild, 0,
/*12437*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12441*/     OPC_RecordChild0, // #0 = $src
/*12442*/     OPC_MoveParent,
/*12443*/     OPC_RecordChild1, // #1 = $imm
/*12444*/     OPC_MoveChild, 1,
/*12446*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12449*/     OPC_CheckPredicate, 18, // Predicate_lo16AllZero
/*12451*/     OPC_MoveParent,
/*12452*/     OPC_CheckType, MVT::i32,
/*12454*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12456*/     OPC_EmitConvertToTarget, 1,
/*12458*/     OPC_EmitNodeXForm, 7, 2, // hi16
/*12461*/     OPC_EmitInteger, MVT::i32, 14, 
/*12464*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12467*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVTi16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (or:i32 (and:i32 rGPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
              // Dst: (t2MOVTi16:i32 rGPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*12478*/   /*Scope*/ 21|128,1/*149*/, /*->12629*/
/*12480*/     OPC_RecordChild0, // #0 = $Rn
/*12481*/     OPC_Scope, 56, /*->12539*/ // 3 children in Scope
/*12483*/       OPC_MoveChild, 1,
/*12485*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12488*/       OPC_RecordChild0, // #1 = $imm
/*12489*/       OPC_MoveChild, 0,
/*12491*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12494*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12496*/       OPC_MoveParent,
/*12497*/       OPC_MoveChild, 1,
/*12499*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12510*/       OPC_MoveParent,
/*12511*/       OPC_MoveParent,
/*12512*/       OPC_CheckType, MVT::i32,
/*12514*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12516*/       OPC_EmitConvertToTarget, 1,
/*12518*/       OPC_EmitInteger, MVT::i32, 14, 
/*12521*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12524*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12527*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12539*/     /*Scope*/ 31, /*->12571*/
/*12540*/       OPC_RecordChild1, // #1 = $Rn
/*12541*/       OPC_CheckType, MVT::i32,
/*12543*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12545*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*12548*/       OPC_EmitInteger, MVT::i32, 14, 
/*12551*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12554*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12557*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (or:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*12571*/     /*Scope*/ 56, /*->12628*/
/*12572*/       OPC_MoveChild, 1,
/*12574*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12577*/       OPC_MoveChild, 0,
/*12579*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12590*/       OPC_MoveParent,
/*12591*/       OPC_RecordChild1, // #1 = $imm
/*12592*/       OPC_MoveChild, 1,
/*12594*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12597*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12599*/       OPC_MoveParent,
/*12600*/       OPC_MoveParent,
/*12601*/       OPC_CheckType, MVT::i32,
/*12603*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12605*/       OPC_EmitConvertToTarget, 1,
/*12607*/       OPC_EmitInteger, MVT::i32, 14, 
/*12610*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12613*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12616*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12628*/     0, /*End of Scope*/
/*12629*/   /*Scope*/ 113, /*->12743*/
/*12630*/     OPC_MoveChild, 0,
/*12632*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12635*/     OPC_Scope, 52, /*->12689*/ // 2 children in Scope
/*12637*/       OPC_RecordChild0, // #0 = $imm
/*12638*/       OPC_MoveChild, 0,
/*12640*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12643*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12645*/       OPC_MoveParent,
/*12646*/       OPC_MoveChild, 1,
/*12648*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12659*/       OPC_MoveParent,
/*12660*/       OPC_MoveParent,
/*12661*/       OPC_RecordChild1, // #1 = $Rn
/*12662*/       OPC_CheckType, MVT::i32,
/*12664*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12666*/       OPC_EmitConvertToTarget, 0,
/*12668*/       OPC_EmitInteger, MVT::i32, 14, 
/*12671*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12674*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12677*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (or:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12689*/     /*Scope*/ 52, /*->12742*/
/*12690*/       OPC_MoveChild, 0,
/*12692*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12703*/       OPC_MoveParent,
/*12704*/       OPC_RecordChild1, // #0 = $imm
/*12705*/       OPC_MoveChild, 1,
/*12707*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12710*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12712*/       OPC_MoveParent,
/*12713*/       OPC_MoveParent,
/*12714*/       OPC_RecordChild1, // #1 = $Rn
/*12715*/       OPC_CheckType, MVT::i32,
/*12717*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12719*/       OPC_EmitConvertToTarget, 0,
/*12721*/       OPC_EmitInteger, MVT::i32, 14, 
/*12724*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12727*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12730*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (or:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12742*/     0, /*End of Scope*/
/*12743*/   /*Scope*/ 40|128,1/*168*/, /*->12913*/
/*12745*/     OPC_RecordChild0, // #0 = $Rn
/*12746*/     OPC_Scope, 117, /*->12865*/ // 2 children in Scope
/*12748*/       OPC_RecordChild1, // #1 = $shift
/*12749*/       OPC_CheckType, MVT::i32,
/*12751*/       OPC_Scope, 27, /*->12780*/ // 4 children in Scope
/*12753*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12755*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*12758*/         OPC_EmitInteger, MVT::i32, 14, 
/*12761*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12764*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12767*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*12780*/       /*Scope*/ 27, /*->12808*/
/*12781*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12783*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*12786*/         OPC_EmitInteger, MVT::i32, 14, 
/*12789*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12792*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12795*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*12808*/       /*Scope*/ 27, /*->12836*/
/*12809*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12811*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*12814*/         OPC_EmitInteger, MVT::i32, 14, 
/*12817*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12820*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12823*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*12836*/       /*Scope*/ 27, /*->12864*/
/*12837*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12839*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*12842*/         OPC_EmitInteger, MVT::i32, 14, 
/*12845*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12848*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12851*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*12864*/       0, /*End of Scope*/
/*12865*/     /*Scope*/ 46, /*->12912*/
/*12866*/       OPC_MoveChild, 1,
/*12868*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12871*/       OPC_RecordChild0, // #1 = $Rm
/*12872*/       OPC_MoveChild, 1,
/*12874*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12885*/       OPC_MoveParent,
/*12886*/       OPC_MoveParent,
/*12887*/       OPC_CheckType, MVT::i32,
/*12889*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12891*/       OPC_EmitInteger, MVT::i32, 14, 
/*12894*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12897*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12900*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*12912*/     0, /*End of Scope*/
/*12913*/   /*Scope*/ 47, /*->12961*/
/*12914*/     OPC_MoveChild, 0,
/*12916*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12919*/     OPC_RecordChild0, // #0 = $Rm
/*12920*/     OPC_MoveChild, 1,
/*12922*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12933*/     OPC_MoveParent,
/*12934*/     OPC_MoveParent,
/*12935*/     OPC_RecordChild1, // #1 = $Rn
/*12936*/     OPC_CheckType, MVT::i32,
/*12938*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12940*/     OPC_EmitInteger, MVT::i32, 14, 
/*12943*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12946*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12949*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrr), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
              // Src: (or:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
              // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*12961*/   /*Scope*/ 61, /*->13023*/
/*12962*/     OPC_CheckOrImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12968*/     OPC_RecordChild0, // #0 = $src
/*12969*/     OPC_CheckType, MVT::i32,
/*12971*/     OPC_Scope, 24, /*->12997*/ // 2 children in Scope
/*12973*/       OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*12975*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*12980*/       OPC_EmitInteger, MVT::i32, 14, 
/*12983*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12986*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:i32 GPR:i32:$src, 4294901760:i32) - Complexity = 8
                // Dst: (MOVTi16:i32 GPR:i32:$src, 65535:i32)
/*12997*/     /*Scope*/ 24, /*->13022*/
/*12998*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*13000*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*13005*/       OPC_EmitInteger, MVT::i32, 14, 
/*13008*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13011*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:i32 rGPR:i32:$src, 4294901760:i32) - Complexity = 8
                // Dst: (t2MOVTi16:i32 rGPR:i32:$src, 65535:i32)
/*13022*/     0, /*End of Scope*/
/*13023*/   /*Scope*/ 57|128,1/*185*/, /*->13210*/
/*13025*/     OPC_RecordChild0, // #0 = $Rn
/*13026*/     OPC_RecordChild1, // #1 = $imm
/*13027*/     OPC_Scope, 103, /*->13132*/ // 2 children in Scope
/*13029*/       OPC_MoveChild, 1,
/*13031*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*13034*/       OPC_Scope, 30, /*->13066*/ // 3 children in Scope
/*13036*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*13038*/         OPC_MoveParent,
/*13039*/         OPC_CheckType, MVT::i32,
/*13041*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*13043*/         OPC_EmitConvertToTarget, 1,
/*13045*/         OPC_EmitInteger, MVT::i32, 14, 
/*13048*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13051*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13054*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (ORRri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*13066*/       /*Scope*/ 30, /*->13097*/
/*13067*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*13069*/         OPC_MoveParent,
/*13070*/         OPC_CheckType, MVT::i32,
/*13072*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*13074*/         OPC_EmitConvertToTarget, 1,
/*13076*/         OPC_EmitInteger, MVT::i32, 14, 
/*13079*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13082*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13085*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ORRri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*13097*/       /*Scope*/ 33, /*->13131*/
/*13098*/         OPC_CheckPredicate, 19, // Predicate_t2_so_imm_not
/*13100*/         OPC_MoveParent,
/*13101*/         OPC_CheckType, MVT::i32,
/*13103*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*13105*/         OPC_EmitConvertToTarget, 1,
/*13107*/         OPC_EmitNodeXForm, 8, 2, // t2_so_imm_not_XFORM
/*13110*/         OPC_EmitInteger, MVT::i32, 14, 
/*13113*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13116*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13119*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (or:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2ORNri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*13131*/       0, /*End of Scope*/
/*13132*/     /*Scope*/ 76, /*->13209*/
/*13133*/       OPC_CheckType, MVT::i32,
/*13135*/       OPC_Scope, 23, /*->13160*/ // 3 children in Scope
/*13137*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*13139*/         OPC_EmitInteger, MVT::i32, 14, 
/*13142*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13145*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13148*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (ORRrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*13160*/       /*Scope*/ 23, /*->13184*/
/*13161*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*13163*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*13166*/         OPC_EmitInteger, MVT::i32, 14, 
/*13169*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13172*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tORR), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (or:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tORR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*13184*/       /*Scope*/ 23, /*->13208*/
/*13185*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*13187*/         OPC_EmitInteger, MVT::i32, 14, 
/*13190*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13193*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13196*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ORRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*13208*/       0, /*End of Scope*/
/*13209*/     0, /*End of Scope*/
/*13210*/   /*Scope*/ 15|128,26/*3343*/, /*->16555*/
/*13212*/     OPC_MoveChild, 0,
/*13214*/     OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13217*/     OPC_Scope, 94|128,5/*734*/, /*->13954*/ // 8 children in Scope
/*13220*/       OPC_RecordChild0, // #0 = $Vn
/*13221*/       OPC_Scope, 22|128,4/*534*/, /*->13758*/ // 2 children in Scope
/*13224*/         OPC_RecordChild1, // #1 = $Vd
/*13225*/         OPC_MoveParent,
/*13226*/         OPC_MoveChild, 1,
/*13228*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13231*/         OPC_Scope, 60|128,1/*188*/, /*->13422*/ // 4 children in Scope
/*13234*/           OPC_RecordChild0, // #2 = $Vm
/*13235*/           OPC_MoveChild, 1,
/*13237*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13240*/           OPC_MoveChild, 0,
/*13242*/           OPC_Scope, 127, /*->13371*/ // 2 children in Scope
/*13244*/             OPC_CheckSame, 1,
/*13246*/             OPC_MoveParent,
/*13247*/             OPC_MoveChild, 1,
/*13249*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13252*/             OPC_MoveChild, 0,
/*13254*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13257*/             OPC_MoveChild, 0,
/*13259*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13262*/             OPC_MoveParent,
/*13263*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13265*/             OPC_SwitchType /*2 cases */, 50,  MVT::v8i8,// ->13318
/*13268*/               OPC_MoveParent,
/*13269*/               OPC_MoveParent,
/*13270*/               OPC_MoveParent,
/*13271*/               OPC_MoveParent,
/*13272*/               OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->13295
/*13275*/                 OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13277*/                 OPC_EmitInteger, MVT::i32, 14, 
/*13280*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13283*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                              1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                          // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                          // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                        /*SwitchType*/ 20,  MVT::v1i64,// ->13317
/*13297*/                 OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13299*/                 OPC_EmitInteger, MVT::i32, 14, 
/*13302*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13305*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                              1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                          // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                          // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
                        0, // EndSwitchType
                      /*SwitchType*/ 50,  MVT::v16i8,// ->13370
/*13320*/               OPC_MoveParent,
/*13321*/               OPC_MoveParent,
/*13322*/               OPC_MoveParent,
/*13323*/               OPC_MoveParent,
/*13324*/               OPC_SwitchType /*2 cases */, 20,  MVT::v4i32,// ->13347
/*13327*/                 OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13329*/                 OPC_EmitInteger, MVT::i32, 14, 
/*13332*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13335*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                              1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                          // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                          // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                        /*SwitchType*/ 20,  MVT::v2i64,// ->13369
/*13349*/                 OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13351*/                 OPC_EmitInteger, MVT::i32, 14, 
/*13354*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13357*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                              1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                          // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                          // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
                        0, // EndSwitchType
                      0, // EndSwitchType
/*13371*/           /*Scope*/ 49, /*->13421*/
/*13372*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13375*/             OPC_MoveChild, 0,
/*13377*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13380*/             OPC_MoveChild, 0,
/*13382*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13385*/             OPC_MoveParent,
/*13386*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13388*/             OPC_CheckType, MVT::v8i8,
/*13390*/             OPC_MoveParent,
/*13391*/             OPC_MoveParent,
/*13392*/             OPC_MoveChild, 1,
/*13394*/             OPC_CheckSame, 1,
/*13396*/             OPC_MoveParent,
/*13397*/             OPC_MoveParent,
/*13398*/             OPC_MoveParent,
/*13399*/             OPC_CheckType, MVT::v2i32,
/*13401*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13403*/             OPC_EmitInteger, MVT::i32, 14, 
/*13406*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13409*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13421*/           0, /*End of Scope*/
/*13422*/         /*Scope*/ 111, /*->13534*/
/*13423*/           OPC_MoveChild, 0,
/*13425*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13428*/           OPC_MoveChild, 0,
/*13430*/           OPC_Scope, 50, /*->13482*/ // 2 children in Scope
/*13432*/             OPC_CheckSame, 1,
/*13434*/             OPC_MoveParent,
/*13435*/             OPC_MoveChild, 1,
/*13437*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13440*/             OPC_MoveChild, 0,
/*13442*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13445*/             OPC_MoveChild, 0,
/*13447*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13450*/             OPC_MoveParent,
/*13451*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13453*/             OPC_CheckType, MVT::v8i8,
/*13455*/             OPC_MoveParent,
/*13456*/             OPC_MoveParent,
/*13457*/             OPC_MoveParent,
/*13458*/             OPC_RecordChild1, // #2 = $Vm
/*13459*/             OPC_MoveParent,
/*13460*/             OPC_CheckType, MVT::v2i32,
/*13462*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13464*/             OPC_EmitInteger, MVT::i32, 14, 
/*13467*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13470*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13482*/           /*Scope*/ 50, /*->13533*/
/*13483*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13486*/             OPC_MoveChild, 0,
/*13488*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13491*/             OPC_MoveChild, 0,
/*13493*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13496*/             OPC_MoveParent,
/*13497*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13499*/             OPC_CheckType, MVT::v8i8,
/*13501*/             OPC_MoveParent,
/*13502*/             OPC_MoveParent,
/*13503*/             OPC_MoveChild, 1,
/*13505*/             OPC_CheckSame, 1,
/*13507*/             OPC_MoveParent,
/*13508*/             OPC_MoveParent,
/*13509*/             OPC_RecordChild1, // #2 = $Vm
/*13510*/             OPC_MoveParent,
/*13511*/             OPC_CheckType, MVT::v2i32,
/*13513*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13515*/             OPC_EmitInteger, MVT::i32, 14, 
/*13518*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13521*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13533*/           0, /*End of Scope*/
/*13534*/         /*Scope*/ 110, /*->13645*/
/*13535*/           OPC_RecordChild0, // #2 = $Vm
/*13536*/           OPC_MoveChild, 1,
/*13538*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13541*/           OPC_MoveChild, 0,
/*13543*/           OPC_Scope, 49, /*->13594*/ // 2 children in Scope
/*13545*/             OPC_CheckSame, 0,
/*13547*/             OPC_MoveParent,
/*13548*/             OPC_MoveChild, 1,
/*13550*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13553*/             OPC_MoveChild, 0,
/*13555*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13558*/             OPC_MoveChild, 0,
/*13560*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13563*/             OPC_MoveParent,
/*13564*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13566*/             OPC_CheckType, MVT::v8i8,
/*13568*/             OPC_MoveParent,
/*13569*/             OPC_MoveParent,
/*13570*/             OPC_MoveParent,
/*13571*/             OPC_MoveParent,
/*13572*/             OPC_CheckType, MVT::v2i32,
/*13574*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13576*/             OPC_EmitInteger, MVT::i32, 14, 
/*13579*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13582*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13594*/           /*Scope*/ 49, /*->13644*/
/*13595*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13598*/             OPC_MoveChild, 0,
/*13600*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13603*/             OPC_MoveChild, 0,
/*13605*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13608*/             OPC_MoveParent,
/*13609*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13611*/             OPC_CheckType, MVT::v8i8,
/*13613*/             OPC_MoveParent,
/*13614*/             OPC_MoveParent,
/*13615*/             OPC_MoveChild, 1,
/*13617*/             OPC_CheckSame, 0,
/*13619*/             OPC_MoveParent,
/*13620*/             OPC_MoveParent,
/*13621*/             OPC_MoveParent,
/*13622*/             OPC_CheckType, MVT::v2i32,
/*13624*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13626*/             OPC_EmitInteger, MVT::i32, 14, 
/*13629*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13632*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13644*/           0, /*End of Scope*/
/*13645*/         /*Scope*/ 111, /*->13757*/
/*13646*/           OPC_MoveChild, 0,
/*13648*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13651*/           OPC_MoveChild, 0,
/*13653*/           OPC_Scope, 50, /*->13705*/ // 2 children in Scope
/*13655*/             OPC_CheckSame, 0,
/*13657*/             OPC_MoveParent,
/*13658*/             OPC_MoveChild, 1,
/*13660*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13663*/             OPC_MoveChild, 0,
/*13665*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13668*/             OPC_MoveChild, 0,
/*13670*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13673*/             OPC_MoveParent,
/*13674*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13676*/             OPC_CheckType, MVT::v8i8,
/*13678*/             OPC_MoveParent,
/*13679*/             OPC_MoveParent,
/*13680*/             OPC_MoveParent,
/*13681*/             OPC_RecordChild1, // #2 = $Vm
/*13682*/             OPC_MoveParent,
/*13683*/             OPC_CheckType, MVT::v2i32,
/*13685*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13687*/             OPC_EmitInteger, MVT::i32, 14, 
/*13690*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13693*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13705*/           /*Scope*/ 50, /*->13756*/
/*13706*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13709*/             OPC_MoveChild, 0,
/*13711*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13714*/             OPC_MoveChild, 0,
/*13716*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13719*/             OPC_MoveParent,
/*13720*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13722*/             OPC_CheckType, MVT::v8i8,
/*13724*/             OPC_MoveParent,
/*13725*/             OPC_MoveParent,
/*13726*/             OPC_MoveChild, 1,
/*13728*/             OPC_CheckSame, 0,
/*13730*/             OPC_MoveParent,
/*13731*/             OPC_MoveParent,
/*13732*/             OPC_RecordChild1, // #2 = $Vm
/*13733*/             OPC_MoveParent,
/*13734*/             OPC_CheckType, MVT::v2i32,
/*13736*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13738*/             OPC_EmitInteger, MVT::i32, 14, 
/*13741*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13744*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13756*/           0, /*End of Scope*/
/*13757*/         0, /*End of Scope*/
/*13758*/       /*Scope*/ 65|128,1/*193*/, /*->13953*/
/*13760*/         OPC_MoveChild, 1,
/*13762*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13765*/         OPC_Scope, 92, /*->13859*/ // 2 children in Scope
/*13767*/           OPC_RecordChild0, // #1 = $Vd
/*13768*/           OPC_MoveChild, 1,
/*13770*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13773*/           OPC_MoveChild, 0,
/*13775*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13778*/           OPC_MoveChild, 0,
/*13780*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13783*/           OPC_MoveParent,
/*13784*/           OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13786*/           OPC_CheckType, MVT::v8i8,
/*13788*/           OPC_MoveParent,
/*13789*/           OPC_MoveParent,
/*13790*/           OPC_MoveParent,
/*13791*/           OPC_MoveParent,
/*13792*/           OPC_MoveChild, 1,
/*13794*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13797*/           OPC_Scope, 29, /*->13828*/ // 2 children in Scope
/*13799*/             OPC_RecordChild0, // #2 = $Vn
/*13800*/             OPC_MoveChild, 1,
/*13802*/             OPC_CheckSame, 1,
/*13804*/             OPC_MoveParent,
/*13805*/             OPC_MoveParent,
/*13806*/             OPC_CheckType, MVT::v2i32,
/*13808*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13810*/             OPC_EmitInteger, MVT::i32, 14, 
/*13813*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13816*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13828*/           /*Scope*/ 29, /*->13858*/
/*13829*/             OPC_MoveChild, 0,
/*13831*/             OPC_CheckSame, 1,
/*13833*/             OPC_MoveParent,
/*13834*/             OPC_RecordChild1, // #2 = $Vn
/*13835*/             OPC_MoveParent,
/*13836*/             OPC_CheckType, MVT::v2i32,
/*13838*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13840*/             OPC_EmitInteger, MVT::i32, 14, 
/*13843*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13846*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13858*/           0, /*End of Scope*/
/*13859*/         /*Scope*/ 92, /*->13952*/
/*13860*/           OPC_MoveChild, 0,
/*13862*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13865*/           OPC_MoveChild, 0,
/*13867*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13870*/           OPC_MoveChild, 0,
/*13872*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13875*/           OPC_MoveParent,
/*13876*/           OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13878*/           OPC_CheckType, MVT::v8i8,
/*13880*/           OPC_MoveParent,
/*13881*/           OPC_MoveParent,
/*13882*/           OPC_RecordChild1, // #1 = $Vd
/*13883*/           OPC_MoveParent,
/*13884*/           OPC_MoveParent,
/*13885*/           OPC_MoveChild, 1,
/*13887*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13890*/           OPC_Scope, 29, /*->13921*/ // 2 children in Scope
/*13892*/             OPC_RecordChild0, // #2 = $Vn
/*13893*/             OPC_MoveChild, 1,
/*13895*/             OPC_CheckSame, 1,
/*13897*/             OPC_MoveParent,
/*13898*/             OPC_MoveParent,
/*13899*/             OPC_CheckType, MVT::v2i32,
/*13901*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13903*/             OPC_EmitInteger, MVT::i32, 14, 
/*13906*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13909*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13921*/           /*Scope*/ 29, /*->13951*/
/*13922*/             OPC_MoveChild, 0,
/*13924*/             OPC_CheckSame, 1,
/*13926*/             OPC_MoveParent,
/*13927*/             OPC_RecordChild1, // #2 = $Vn
/*13928*/             OPC_MoveParent,
/*13929*/             OPC_CheckType, MVT::v2i32,
/*13931*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13933*/             OPC_EmitInteger, MVT::i32, 14, 
/*13936*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13939*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13951*/           0, /*End of Scope*/
/*13952*/         0, /*End of Scope*/
/*13953*/       0, /*End of Scope*/
/*13954*/     /*Scope*/ 67|128,1/*195*/, /*->14151*/
/*13956*/       OPC_MoveChild, 0,
/*13958*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13961*/       OPC_Scope, 93, /*->14056*/ // 2 children in Scope
/*13963*/         OPC_RecordChild0, // #0 = $Vd
/*13964*/         OPC_MoveChild, 1,
/*13966*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13969*/         OPC_MoveChild, 0,
/*13971*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13974*/         OPC_MoveChild, 0,
/*13976*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13979*/         OPC_MoveParent,
/*13980*/         OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13982*/         OPC_CheckType, MVT::v8i8,
/*13984*/         OPC_MoveParent,
/*13985*/         OPC_MoveParent,
/*13986*/         OPC_MoveParent,
/*13987*/         OPC_RecordChild1, // #1 = $Vm
/*13988*/         OPC_MoveParent,
/*13989*/         OPC_MoveChild, 1,
/*13991*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13994*/         OPC_Scope, 29, /*->14025*/ // 2 children in Scope
/*13996*/           OPC_RecordChild0, // #2 = $Vn
/*13997*/           OPC_MoveChild, 1,
/*13999*/           OPC_CheckSame, 0,
/*14001*/           OPC_MoveParent,
/*14002*/           OPC_MoveParent,
/*14003*/           OPC_CheckType, MVT::v2i32,
/*14005*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14007*/           OPC_EmitInteger, MVT::i32, 14, 
/*14010*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14013*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                    // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14025*/         /*Scope*/ 29, /*->14055*/
/*14026*/           OPC_MoveChild, 0,
/*14028*/           OPC_CheckSame, 0,
/*14030*/           OPC_MoveParent,
/*14031*/           OPC_RecordChild1, // #2 = $Vn
/*14032*/           OPC_MoveParent,
/*14033*/           OPC_CheckType, MVT::v2i32,
/*14035*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14037*/           OPC_EmitInteger, MVT::i32, 14, 
/*14040*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14043*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                    // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14055*/         0, /*End of Scope*/
/*14056*/       /*Scope*/ 93, /*->14150*/
/*14057*/         OPC_MoveChild, 0,
/*14059*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14062*/         OPC_MoveChild, 0,
/*14064*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14067*/         OPC_MoveChild, 0,
/*14069*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14072*/         OPC_MoveParent,
/*14073*/         OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14075*/         OPC_CheckType, MVT::v8i8,
/*14077*/         OPC_MoveParent,
/*14078*/         OPC_MoveParent,
/*14079*/         OPC_RecordChild1, // #0 = $Vd
/*14080*/         OPC_MoveParent,
/*14081*/         OPC_RecordChild1, // #1 = $Vm
/*14082*/         OPC_MoveParent,
/*14083*/         OPC_MoveChild, 1,
/*14085*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14088*/         OPC_Scope, 29, /*->14119*/ // 2 children in Scope
/*14090*/           OPC_RecordChild0, // #2 = $Vn
/*14091*/           OPC_MoveChild, 1,
/*14093*/           OPC_CheckSame, 0,
/*14095*/           OPC_MoveParent,
/*14096*/           OPC_MoveParent,
/*14097*/           OPC_CheckType, MVT::v2i32,
/*14099*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14101*/           OPC_EmitInteger, MVT::i32, 14, 
/*14104*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14107*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                    // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14119*/         /*Scope*/ 29, /*->14149*/
/*14120*/           OPC_MoveChild, 0,
/*14122*/           OPC_CheckSame, 0,
/*14124*/           OPC_MoveParent,
/*14125*/           OPC_RecordChild1, // #2 = $Vn
/*14126*/           OPC_MoveParent,
/*14127*/           OPC_CheckType, MVT::v2i32,
/*14129*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14131*/           OPC_EmitInteger, MVT::i32, 14, 
/*14134*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14137*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                    // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14149*/         0, /*End of Scope*/
/*14150*/       0, /*End of Scope*/
/*14151*/     /*Scope*/ 90|128,4/*602*/, /*->14755*/
/*14153*/       OPC_RecordChild0, // #0 = $Vn
/*14154*/       OPC_Scope, 18|128,3/*402*/, /*->14559*/ // 2 children in Scope
/*14157*/         OPC_RecordChild1, // #1 = $Vd
/*14158*/         OPC_MoveParent,
/*14159*/         OPC_MoveChild, 1,
/*14161*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14164*/         OPC_Scope, 57, /*->14223*/ // 4 children in Scope
/*14166*/           OPC_RecordChild0, // #2 = $Vm
/*14167*/           OPC_MoveChild, 1,
/*14169*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14172*/           OPC_MoveChild, 0,
/*14174*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14177*/           OPC_MoveChild, 0,
/*14179*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14182*/           OPC_MoveChild, 0,
/*14184*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14187*/           OPC_MoveParent,
/*14188*/           OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14190*/           OPC_CheckType, MVT::v8i8,
/*14192*/           OPC_MoveParent,
/*14193*/           OPC_MoveParent,
/*14194*/           OPC_MoveChild, 1,
/*14196*/           OPC_CheckSame, 1,
/*14198*/           OPC_MoveParent,
/*14199*/           OPC_MoveParent,
/*14200*/           OPC_MoveParent,
/*14201*/           OPC_CheckType, MVT::v1i64,
/*14203*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14205*/           OPC_EmitInteger, MVT::i32, 14, 
/*14208*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14211*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd))) - Complexity = 22
                    // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14223*/         /*Scope*/ 111, /*->14335*/
/*14224*/           OPC_MoveChild, 0,
/*14226*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14229*/           OPC_MoveChild, 0,
/*14231*/           OPC_Scope, 50, /*->14283*/ // 2 children in Scope
/*14233*/             OPC_CheckSame, 1,
/*14235*/             OPC_MoveParent,
/*14236*/             OPC_MoveChild, 1,
/*14238*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14241*/             OPC_MoveChild, 0,
/*14243*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14246*/             OPC_MoveChild, 0,
/*14248*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14251*/             OPC_MoveParent,
/*14252*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14254*/             OPC_CheckType, MVT::v8i8,
/*14256*/             OPC_MoveParent,
/*14257*/             OPC_MoveParent,
/*14258*/             OPC_MoveParent,
/*14259*/             OPC_RecordChild1, // #2 = $Vm
/*14260*/             OPC_MoveParent,
/*14261*/             OPC_CheckType, MVT::v1i64,
/*14263*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14265*/             OPC_EmitInteger, MVT::i32, 14, 
/*14268*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14271*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14283*/           /*Scope*/ 50, /*->14334*/
/*14284*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14287*/             OPC_MoveChild, 0,
/*14289*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14292*/             OPC_MoveChild, 0,
/*14294*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14297*/             OPC_MoveParent,
/*14298*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14300*/             OPC_CheckType, MVT::v8i8,
/*14302*/             OPC_MoveParent,
/*14303*/             OPC_MoveParent,
/*14304*/             OPC_MoveChild, 1,
/*14306*/             OPC_CheckSame, 1,
/*14308*/             OPC_MoveParent,
/*14309*/             OPC_MoveParent,
/*14310*/             OPC_RecordChild1, // #2 = $Vm
/*14311*/             OPC_MoveParent,
/*14312*/             OPC_CheckType, MVT::v1i64,
/*14314*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14316*/             OPC_EmitInteger, MVT::i32, 14, 
/*14319*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14322*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14334*/           0, /*End of Scope*/
/*14335*/         /*Scope*/ 110, /*->14446*/
/*14336*/           OPC_RecordChild0, // #2 = $Vm
/*14337*/           OPC_MoveChild, 1,
/*14339*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14342*/           OPC_MoveChild, 0,
/*14344*/           OPC_Scope, 49, /*->14395*/ // 2 children in Scope
/*14346*/             OPC_CheckSame, 0,
/*14348*/             OPC_MoveParent,
/*14349*/             OPC_MoveChild, 1,
/*14351*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14354*/             OPC_MoveChild, 0,
/*14356*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14359*/             OPC_MoveChild, 0,
/*14361*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14364*/             OPC_MoveParent,
/*14365*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14367*/             OPC_CheckType, MVT::v8i8,
/*14369*/             OPC_MoveParent,
/*14370*/             OPC_MoveParent,
/*14371*/             OPC_MoveParent,
/*14372*/             OPC_MoveParent,
/*14373*/             OPC_CheckType, MVT::v1i64,
/*14375*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14377*/             OPC_EmitInteger, MVT::i32, 14, 
/*14380*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14383*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14395*/           /*Scope*/ 49, /*->14445*/
/*14396*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14399*/             OPC_MoveChild, 0,
/*14401*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14404*/             OPC_MoveChild, 0,
/*14406*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14409*/             OPC_MoveParent,
/*14410*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14412*/             OPC_CheckType, MVT::v8i8,
/*14414*/             OPC_MoveParent,
/*14415*/             OPC_MoveParent,
/*14416*/             OPC_MoveChild, 1,
/*14418*/             OPC_CheckSame, 0,
/*14420*/             OPC_MoveParent,
/*14421*/             OPC_MoveParent,
/*14422*/             OPC_MoveParent,
/*14423*/             OPC_CheckType, MVT::v1i64,
/*14425*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14427*/             OPC_EmitInteger, MVT::i32, 14, 
/*14430*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14433*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd))) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14445*/           0, /*End of Scope*/
/*14446*/         /*Scope*/ 111, /*->14558*/
/*14447*/           OPC_MoveChild, 0,
/*14449*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14452*/           OPC_MoveChild, 0,
/*14454*/           OPC_Scope, 50, /*->14506*/ // 2 children in Scope
/*14456*/             OPC_CheckSame, 0,
/*14458*/             OPC_MoveParent,
/*14459*/             OPC_MoveChild, 1,
/*14461*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14464*/             OPC_MoveChild, 0,
/*14466*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14469*/             OPC_MoveChild, 0,
/*14471*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14474*/             OPC_MoveParent,
/*14475*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14477*/             OPC_CheckType, MVT::v8i8,
/*14479*/             OPC_MoveParent,
/*14480*/             OPC_MoveParent,
/*14481*/             OPC_MoveParent,
/*14482*/             OPC_RecordChild1, // #2 = $Vm
/*14483*/             OPC_MoveParent,
/*14484*/             OPC_CheckType, MVT::v1i64,
/*14486*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14488*/             OPC_EmitInteger, MVT::i32, 14, 
/*14491*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14494*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14506*/           /*Scope*/ 50, /*->14557*/
/*14507*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14510*/             OPC_MoveChild, 0,
/*14512*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14515*/             OPC_MoveChild, 0,
/*14517*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14520*/             OPC_MoveParent,
/*14521*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14523*/             OPC_CheckType, MVT::v8i8,
/*14525*/             OPC_MoveParent,
/*14526*/             OPC_MoveParent,
/*14527*/             OPC_MoveChild, 1,
/*14529*/             OPC_CheckSame, 0,
/*14531*/             OPC_MoveParent,
/*14532*/             OPC_MoveParent,
/*14533*/             OPC_RecordChild1, // #2 = $Vm
/*14534*/             OPC_MoveParent,
/*14535*/             OPC_CheckType, MVT::v1i64,
/*14537*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14539*/             OPC_EmitInteger, MVT::i32, 14, 
/*14542*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14545*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14557*/           0, /*End of Scope*/
/*14558*/         0, /*End of Scope*/
/*14559*/       /*Scope*/ 65|128,1/*193*/, /*->14754*/
/*14561*/         OPC_MoveChild, 1,
/*14563*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14566*/         OPC_Scope, 92, /*->14660*/ // 2 children in Scope
/*14568*/           OPC_RecordChild0, // #1 = $Vd
/*14569*/           OPC_MoveChild, 1,
/*14571*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14574*/           OPC_MoveChild, 0,
/*14576*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14579*/           OPC_MoveChild, 0,
/*14581*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14584*/           OPC_MoveParent,
/*14585*/           OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14587*/           OPC_CheckType, MVT::v8i8,
/*14589*/           OPC_MoveParent,
/*14590*/           OPC_MoveParent,
/*14591*/           OPC_MoveParent,
/*14592*/           OPC_MoveParent,
/*14593*/           OPC_MoveChild, 1,
/*14595*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14598*/           OPC_Scope, 29, /*->14629*/ // 2 children in Scope
/*14600*/             OPC_RecordChild0, // #2 = $Vn
/*14601*/             OPC_MoveChild, 1,
/*14603*/             OPC_CheckSame, 1,
/*14605*/             OPC_MoveParent,
/*14606*/             OPC_MoveParent,
/*14607*/             OPC_CheckType, MVT::v1i64,
/*14609*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14611*/             OPC_EmitInteger, MVT::i32, 14, 
/*14614*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14617*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14629*/           /*Scope*/ 29, /*->14659*/
/*14630*/             OPC_MoveChild, 0,
/*14632*/             OPC_CheckSame, 1,
/*14634*/             OPC_MoveParent,
/*14635*/             OPC_RecordChild1, // #2 = $Vn
/*14636*/             OPC_MoveParent,
/*14637*/             OPC_CheckType, MVT::v1i64,
/*14639*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14641*/             OPC_EmitInteger, MVT::i32, 14, 
/*14644*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14647*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14659*/           0, /*End of Scope*/
/*14660*/         /*Scope*/ 92, /*->14753*/
/*14661*/           OPC_MoveChild, 0,
/*14663*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14666*/           OPC_MoveChild, 0,
/*14668*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14671*/           OPC_MoveChild, 0,
/*14673*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14676*/           OPC_MoveParent,
/*14677*/           OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14679*/           OPC_CheckType, MVT::v8i8,
/*14681*/           OPC_MoveParent,
/*14682*/           OPC_MoveParent,
/*14683*/           OPC_RecordChild1, // #1 = $Vd
/*14684*/           OPC_MoveParent,
/*14685*/           OPC_MoveParent,
/*14686*/           OPC_MoveChild, 1,
/*14688*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14691*/           OPC_Scope, 29, /*->14722*/ // 2 children in Scope
/*14693*/             OPC_RecordChild0, // #2 = $Vn
/*14694*/             OPC_MoveChild, 1,
/*14696*/             OPC_CheckSame, 1,
/*14698*/             OPC_MoveParent,
/*14699*/             OPC_MoveParent,
/*14700*/             OPC_CheckType, MVT::v1i64,
/*14702*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14704*/             OPC_EmitInteger, MVT::i32, 14, 
/*14707*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14710*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd)), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14722*/           /*Scope*/ 29, /*->14752*/
/*14723*/             OPC_MoveChild, 0,
/*14725*/             OPC_CheckSame, 1,
/*14727*/             OPC_MoveParent,
/*14728*/             OPC_RecordChild1, // #2 = $Vn
/*14729*/             OPC_MoveParent,
/*14730*/             OPC_CheckType, MVT::v1i64,
/*14732*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14734*/             OPC_EmitInteger, MVT::i32, 14, 
/*14737*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14740*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd)), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14752*/           0, /*End of Scope*/
/*14753*/         0, /*End of Scope*/
/*14754*/       0, /*End of Scope*/
/*14755*/     /*Scope*/ 67|128,1/*195*/, /*->14952*/
/*14757*/       OPC_MoveChild, 0,
/*14759*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14762*/       OPC_Scope, 93, /*->14857*/ // 2 children in Scope
/*14764*/         OPC_RecordChild0, // #0 = $Vd
/*14765*/         OPC_MoveChild, 1,
/*14767*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14770*/         OPC_MoveChild, 0,
/*14772*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14775*/         OPC_MoveChild, 0,
/*14777*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14780*/         OPC_MoveParent,
/*14781*/         OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14783*/         OPC_CheckType, MVT::v8i8,
/*14785*/         OPC_MoveParent,
/*14786*/         OPC_MoveParent,
/*14787*/         OPC_MoveParent,
/*14788*/         OPC_RecordChild1, // #1 = $Vm
/*14789*/         OPC_MoveParent,
/*14790*/         OPC_MoveChild, 1,
/*14792*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14795*/         OPC_Scope, 29, /*->14826*/ // 2 children in Scope
/*14797*/           OPC_RecordChild0, // #2 = $Vn
/*14798*/           OPC_MoveChild, 1,
/*14800*/           OPC_CheckSame, 0,
/*14802*/           OPC_MoveParent,
/*14803*/           OPC_MoveParent,
/*14804*/           OPC_CheckType, MVT::v1i64,
/*14806*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14808*/           OPC_EmitInteger, MVT::i32, 14, 
/*14811*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14814*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v1i64 (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                    // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14826*/         /*Scope*/ 29, /*->14856*/
/*14827*/           OPC_MoveChild, 0,
/*14829*/           OPC_CheckSame, 0,
/*14831*/           OPC_MoveParent,
/*14832*/           OPC_RecordChild1, // #2 = $Vn
/*14833*/           OPC_MoveParent,
/*14834*/           OPC_CheckType, MVT::v1i64,
/*14836*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14838*/           OPC_EmitInteger, MVT::i32, 14, 
/*14841*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14844*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v1i64 (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                    // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14856*/         0, /*End of Scope*/
/*14857*/       /*Scope*/ 93, /*->14951*/
/*14858*/         OPC_MoveChild, 0,
/*14860*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14863*/         OPC_MoveChild, 0,
/*14865*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14868*/         OPC_MoveChild, 0,
/*14870*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14873*/         OPC_MoveParent,
/*14874*/         OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14876*/         OPC_CheckType, MVT::v8i8,
/*14878*/         OPC_MoveParent,
/*14879*/         OPC_MoveParent,
/*14880*/         OPC_RecordChild1, // #0 = $Vd
/*14881*/         OPC_MoveParent,
/*14882*/         OPC_RecordChild1, // #1 = $Vm
/*14883*/         OPC_MoveParent,
/*14884*/         OPC_MoveChild, 1,
/*14886*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14889*/         OPC_Scope, 29, /*->14920*/ // 2 children in Scope
/*14891*/           OPC_RecordChild0, // #2 = $Vn
/*14892*/           OPC_MoveChild, 1,
/*14894*/           OPC_CheckSame, 0,
/*14896*/           OPC_MoveParent,
/*14897*/           OPC_MoveParent,
/*14898*/           OPC_CheckType, MVT::v1i64,
/*14900*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14902*/           OPC_EmitInteger, MVT::i32, 14, 
/*14905*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14908*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v1i64 (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                    // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14920*/         /*Scope*/ 29, /*->14950*/
/*14921*/           OPC_MoveChild, 0,
/*14923*/           OPC_CheckSame, 0,
/*14925*/           OPC_MoveParent,
/*14926*/           OPC_RecordChild1, // #2 = $Vn
/*14927*/           OPC_MoveParent,
/*14928*/           OPC_CheckType, MVT::v1i64,
/*14930*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14932*/           OPC_EmitInteger, MVT::i32, 14, 
/*14935*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14938*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v1i64 (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                    // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14950*/         0, /*End of Scope*/
/*14951*/       0, /*End of Scope*/
/*14952*/     /*Scope*/ 90|128,4/*602*/, /*->15556*/
/*14954*/       OPC_RecordChild0, // #0 = $Vn
/*14955*/       OPC_Scope, 18|128,3/*402*/, /*->15360*/ // 2 children in Scope
/*14958*/         OPC_RecordChild1, // #1 = $Vd
/*14959*/         OPC_MoveParent,
/*14960*/         OPC_MoveChild, 1,
/*14962*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14965*/         OPC_Scope, 57, /*->15024*/ // 4 children in Scope
/*14967*/           OPC_RecordChild0, // #2 = $Vm
/*14968*/           OPC_MoveChild, 1,
/*14970*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14973*/           OPC_MoveChild, 0,
/*14975*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14978*/           OPC_MoveChild, 0,
/*14980*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14983*/           OPC_MoveChild, 0,
/*14985*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14988*/           OPC_MoveParent,
/*14989*/           OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14991*/           OPC_CheckType, MVT::v16i8,
/*14993*/           OPC_MoveParent,
/*14994*/           OPC_MoveParent,
/*14995*/           OPC_MoveChild, 1,
/*14997*/           OPC_CheckSame, 1,
/*14999*/           OPC_MoveParent,
/*15000*/           OPC_MoveParent,
/*15001*/           OPC_MoveParent,
/*15002*/           OPC_CheckType, MVT::v4i32,
/*15004*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15006*/           OPC_EmitInteger, MVT::i32, 14, 
/*15009*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15012*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                    // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15024*/         /*Scope*/ 111, /*->15136*/
/*15025*/           OPC_MoveChild, 0,
/*15027*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15030*/           OPC_MoveChild, 0,
/*15032*/           OPC_Scope, 50, /*->15084*/ // 2 children in Scope
/*15034*/             OPC_CheckSame, 1,
/*15036*/             OPC_MoveParent,
/*15037*/             OPC_MoveChild, 1,
/*15039*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15042*/             OPC_MoveChild, 0,
/*15044*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15047*/             OPC_MoveChild, 0,
/*15049*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15052*/             OPC_MoveParent,
/*15053*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15055*/             OPC_CheckType, MVT::v16i8,
/*15057*/             OPC_MoveParent,
/*15058*/             OPC_MoveParent,
/*15059*/             OPC_MoveParent,
/*15060*/             OPC_RecordChild1, // #2 = $Vm
/*15061*/             OPC_MoveParent,
/*15062*/             OPC_CheckType, MVT::v4i32,
/*15064*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15066*/             OPC_EmitInteger, MVT::i32, 14, 
/*15069*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15072*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15084*/           /*Scope*/ 50, /*->15135*/
/*15085*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15088*/             OPC_MoveChild, 0,
/*15090*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15093*/             OPC_MoveChild, 0,
/*15095*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15098*/             OPC_MoveParent,
/*15099*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15101*/             OPC_CheckType, MVT::v16i8,
/*15103*/             OPC_MoveParent,
/*15104*/             OPC_MoveParent,
/*15105*/             OPC_MoveChild, 1,
/*15107*/             OPC_CheckSame, 1,
/*15109*/             OPC_MoveParent,
/*15110*/             OPC_MoveParent,
/*15111*/             OPC_RecordChild1, // #2 = $Vm
/*15112*/             OPC_MoveParent,
/*15113*/             OPC_CheckType, MVT::v4i32,
/*15115*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15117*/             OPC_EmitInteger, MVT::i32, 14, 
/*15120*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15123*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15135*/           0, /*End of Scope*/
/*15136*/         /*Scope*/ 110, /*->15247*/
/*15137*/           OPC_RecordChild0, // #2 = $Vm
/*15138*/           OPC_MoveChild, 1,
/*15140*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15143*/           OPC_MoveChild, 0,
/*15145*/           OPC_Scope, 49, /*->15196*/ // 2 children in Scope
/*15147*/             OPC_CheckSame, 0,
/*15149*/             OPC_MoveParent,
/*15150*/             OPC_MoveChild, 1,
/*15152*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15155*/             OPC_MoveChild, 0,
/*15157*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15160*/             OPC_MoveChild, 0,
/*15162*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15165*/             OPC_MoveParent,
/*15166*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15168*/             OPC_CheckType, MVT::v16i8,
/*15170*/             OPC_MoveParent,
/*15171*/             OPC_MoveParent,
/*15172*/             OPC_MoveParent,
/*15173*/             OPC_MoveParent,
/*15174*/             OPC_CheckType, MVT::v4i32,
/*15176*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15178*/             OPC_EmitInteger, MVT::i32, 14, 
/*15181*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15184*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15196*/           /*Scope*/ 49, /*->15246*/
/*15197*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15200*/             OPC_MoveChild, 0,
/*15202*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15205*/             OPC_MoveChild, 0,
/*15207*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15210*/             OPC_MoveParent,
/*15211*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15213*/             OPC_CheckType, MVT::v16i8,
/*15215*/             OPC_MoveParent,
/*15216*/             OPC_MoveParent,
/*15217*/             OPC_MoveChild, 1,
/*15219*/             OPC_CheckSame, 0,
/*15221*/             OPC_MoveParent,
/*15222*/             OPC_MoveParent,
/*15223*/             OPC_MoveParent,
/*15224*/             OPC_CheckType, MVT::v4i32,
/*15226*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15228*/             OPC_EmitInteger, MVT::i32, 14, 
/*15231*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15234*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15246*/           0, /*End of Scope*/
/*15247*/         /*Scope*/ 111, /*->15359*/
/*15248*/           OPC_MoveChild, 0,
/*15250*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15253*/           OPC_MoveChild, 0,
/*15255*/           OPC_Scope, 50, /*->15307*/ // 2 children in Scope
/*15257*/             OPC_CheckSame, 0,
/*15259*/             OPC_MoveParent,
/*15260*/             OPC_MoveChild, 1,
/*15262*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15265*/             OPC_MoveChild, 0,
/*15267*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15270*/             OPC_MoveChild, 0,
/*15272*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15275*/             OPC_MoveParent,
/*15276*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15278*/             OPC_CheckType, MVT::v16i8,
/*15280*/             OPC_MoveParent,
/*15281*/             OPC_MoveParent,
/*15282*/             OPC_MoveParent,
/*15283*/             OPC_RecordChild1, // #2 = $Vm
/*15284*/             OPC_MoveParent,
/*15285*/             OPC_CheckType, MVT::v4i32,
/*15287*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15289*/             OPC_EmitInteger, MVT::i32, 14, 
/*15292*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15295*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15307*/           /*Scope*/ 50, /*->15358*/
/*15308*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15311*/             OPC_MoveChild, 0,
/*15313*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15316*/             OPC_MoveChild, 0,
/*15318*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15321*/             OPC_MoveParent,
/*15322*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15324*/             OPC_CheckType, MVT::v16i8,
/*15326*/             OPC_MoveParent,
/*15327*/             OPC_MoveParent,
/*15328*/             OPC_MoveChild, 1,
/*15330*/             OPC_CheckSame, 0,
/*15332*/             OPC_MoveParent,
/*15333*/             OPC_MoveParent,
/*15334*/             OPC_RecordChild1, // #2 = $Vm
/*15335*/             OPC_MoveParent,
/*15336*/             OPC_CheckType, MVT::v4i32,
/*15338*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15340*/             OPC_EmitInteger, MVT::i32, 14, 
/*15343*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15346*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15358*/           0, /*End of Scope*/
/*15359*/         0, /*End of Scope*/
/*15360*/       /*Scope*/ 65|128,1/*193*/, /*->15555*/
/*15362*/         OPC_MoveChild, 1,
/*15364*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15367*/         OPC_Scope, 92, /*->15461*/ // 2 children in Scope
/*15369*/           OPC_RecordChild0, // #1 = $Vd
/*15370*/           OPC_MoveChild, 1,
/*15372*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15375*/           OPC_MoveChild, 0,
/*15377*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15380*/           OPC_MoveChild, 0,
/*15382*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15385*/           OPC_MoveParent,
/*15386*/           OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15388*/           OPC_CheckType, MVT::v16i8,
/*15390*/           OPC_MoveParent,
/*15391*/           OPC_MoveParent,
/*15392*/           OPC_MoveParent,
/*15393*/           OPC_MoveParent,
/*15394*/           OPC_MoveChild, 1,
/*15396*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15399*/           OPC_Scope, 29, /*->15430*/ // 2 children in Scope
/*15401*/             OPC_RecordChild0, // #2 = $Vn
/*15402*/             OPC_MoveChild, 1,
/*15404*/             OPC_CheckSame, 1,
/*15406*/             OPC_MoveParent,
/*15407*/             OPC_MoveParent,
/*15408*/             OPC_CheckType, MVT::v4i32,
/*15410*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15412*/             OPC_EmitInteger, MVT::i32, 14, 
/*15415*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15418*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15430*/           /*Scope*/ 29, /*->15460*/
/*15431*/             OPC_MoveChild, 0,
/*15433*/             OPC_CheckSame, 1,
/*15435*/             OPC_MoveParent,
/*15436*/             OPC_RecordChild1, // #2 = $Vn
/*15437*/             OPC_MoveParent,
/*15438*/             OPC_CheckType, MVT::v4i32,
/*15440*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15442*/             OPC_EmitInteger, MVT::i32, 14, 
/*15445*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15448*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15460*/           0, /*End of Scope*/
/*15461*/         /*Scope*/ 92, /*->15554*/
/*15462*/           OPC_MoveChild, 0,
/*15464*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15467*/           OPC_MoveChild, 0,
/*15469*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15472*/           OPC_MoveChild, 0,
/*15474*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15477*/           OPC_MoveParent,
/*15478*/           OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15480*/           OPC_CheckType, MVT::v16i8,
/*15482*/           OPC_MoveParent,
/*15483*/           OPC_MoveParent,
/*15484*/           OPC_RecordChild1, // #1 = $Vd
/*15485*/           OPC_MoveParent,
/*15486*/           OPC_MoveParent,
/*15487*/           OPC_MoveChild, 1,
/*15489*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15492*/           OPC_Scope, 29, /*->15523*/ // 2 children in Scope
/*15494*/             OPC_RecordChild0, // #2 = $Vn
/*15495*/             OPC_MoveChild, 1,
/*15497*/             OPC_CheckSame, 1,
/*15499*/             OPC_MoveParent,
/*15500*/             OPC_MoveParent,
/*15501*/             OPC_CheckType, MVT::v4i32,
/*15503*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15505*/             OPC_EmitInteger, MVT::i32, 14, 
/*15508*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15511*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15523*/           /*Scope*/ 29, /*->15553*/
/*15524*/             OPC_MoveChild, 0,
/*15526*/             OPC_CheckSame, 1,
/*15528*/             OPC_MoveParent,
/*15529*/             OPC_RecordChild1, // #2 = $Vn
/*15530*/             OPC_MoveParent,
/*15531*/             OPC_CheckType, MVT::v4i32,
/*15533*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15535*/             OPC_EmitInteger, MVT::i32, 14, 
/*15538*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15541*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15553*/           0, /*End of Scope*/
/*15554*/         0, /*End of Scope*/
/*15555*/       0, /*End of Scope*/
/*15556*/     /*Scope*/ 67|128,1/*195*/, /*->15753*/
/*15558*/       OPC_MoveChild, 0,
/*15560*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15563*/       OPC_Scope, 93, /*->15658*/ // 2 children in Scope
/*15565*/         OPC_RecordChild0, // #0 = $Vd
/*15566*/         OPC_MoveChild, 1,
/*15568*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15571*/         OPC_MoveChild, 0,
/*15573*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15576*/         OPC_MoveChild, 0,
/*15578*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15581*/         OPC_MoveParent,
/*15582*/         OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15584*/         OPC_CheckType, MVT::v16i8,
/*15586*/         OPC_MoveParent,
/*15587*/         OPC_MoveParent,
/*15588*/         OPC_MoveParent,
/*15589*/         OPC_RecordChild1, // #1 = $Vm
/*15590*/         OPC_MoveParent,
/*15591*/         OPC_MoveChild, 1,
/*15593*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15596*/         OPC_Scope, 29, /*->15627*/ // 2 children in Scope
/*15598*/           OPC_RecordChild0, // #2 = $Vn
/*15599*/           OPC_MoveChild, 1,
/*15601*/           OPC_CheckSame, 0,
/*15603*/           OPC_MoveParent,
/*15604*/           OPC_MoveParent,
/*15605*/           OPC_CheckType, MVT::v4i32,
/*15607*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15609*/           OPC_EmitInteger, MVT::i32, 14, 
/*15612*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15615*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                    // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15627*/         /*Scope*/ 29, /*->15657*/
/*15628*/           OPC_MoveChild, 0,
/*15630*/           OPC_CheckSame, 0,
/*15632*/           OPC_MoveParent,
/*15633*/           OPC_RecordChild1, // #2 = $Vn
/*15634*/           OPC_MoveParent,
/*15635*/           OPC_CheckType, MVT::v4i32,
/*15637*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15639*/           OPC_EmitInteger, MVT::i32, 14, 
/*15642*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15645*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                    // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15657*/         0, /*End of Scope*/
/*15658*/       /*Scope*/ 93, /*->15752*/
/*15659*/         OPC_MoveChild, 0,
/*15661*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15664*/         OPC_MoveChild, 0,
/*15666*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15669*/         OPC_MoveChild, 0,
/*15671*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15674*/         OPC_MoveParent,
/*15675*/         OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15677*/         OPC_CheckType, MVT::v16i8,
/*15679*/         OPC_MoveParent,
/*15680*/         OPC_MoveParent,
/*15681*/         OPC_RecordChild1, // #0 = $Vd
/*15682*/         OPC_MoveParent,
/*15683*/         OPC_RecordChild1, // #1 = $Vm
/*15684*/         OPC_MoveParent,
/*15685*/         OPC_MoveChild, 1,
/*15687*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15690*/         OPC_Scope, 29, /*->15721*/ // 2 children in Scope
/*15692*/           OPC_RecordChild0, // #2 = $Vn
/*15693*/           OPC_MoveChild, 1,
/*15695*/           OPC_CheckSame, 0,
/*15697*/           OPC_MoveParent,
/*15698*/           OPC_MoveParent,
/*15699*/           OPC_CheckType, MVT::v4i32,
/*15701*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15703*/           OPC_EmitInteger, MVT::i32, 14, 
/*15706*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15709*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                    // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15721*/         /*Scope*/ 29, /*->15751*/
/*15722*/           OPC_MoveChild, 0,
/*15724*/           OPC_CheckSame, 0,
/*15726*/           OPC_MoveParent,
/*15727*/           OPC_RecordChild1, // #2 = $Vn
/*15728*/           OPC_MoveParent,
/*15729*/           OPC_CheckType, MVT::v4i32,
/*15731*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15733*/           OPC_EmitInteger, MVT::i32, 14, 
/*15736*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15739*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                    // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15751*/         0, /*End of Scope*/
/*15752*/       0, /*End of Scope*/
/*15753*/     /*Scope*/ 90|128,4/*602*/, /*->16357*/
/*15755*/       OPC_RecordChild0, // #0 = $Vn
/*15756*/       OPC_Scope, 18|128,3/*402*/, /*->16161*/ // 2 children in Scope
/*15759*/         OPC_RecordChild1, // #1 = $Vd
/*15760*/         OPC_MoveParent,
/*15761*/         OPC_MoveChild, 1,
/*15763*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15766*/         OPC_Scope, 57, /*->15825*/ // 4 children in Scope
/*15768*/           OPC_RecordChild0, // #2 = $Vm
/*15769*/           OPC_MoveChild, 1,
/*15771*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15774*/           OPC_MoveChild, 0,
/*15776*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15779*/           OPC_MoveChild, 0,
/*15781*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15784*/           OPC_MoveChild, 0,
/*15786*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15789*/           OPC_MoveParent,
/*15790*/           OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15792*/           OPC_CheckType, MVT::v16i8,
/*15794*/           OPC_MoveParent,
/*15795*/           OPC_MoveParent,
/*15796*/           OPC_MoveChild, 1,
/*15798*/           OPC_CheckSame, 1,
/*15800*/           OPC_MoveParent,
/*15801*/           OPC_MoveParent,
/*15802*/           OPC_MoveParent,
/*15803*/           OPC_CheckType, MVT::v2i64,
/*15805*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15807*/           OPC_EmitInteger, MVT::i32, 14, 
/*15810*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15813*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd))) - Complexity = 22
                    // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15825*/         /*Scope*/ 111, /*->15937*/
/*15826*/           OPC_MoveChild, 0,
/*15828*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15831*/           OPC_MoveChild, 0,
/*15833*/           OPC_Scope, 50, /*->15885*/ // 2 children in Scope
/*15835*/             OPC_CheckSame, 1,
/*15837*/             OPC_MoveParent,
/*15838*/             OPC_MoveChild, 1,
/*15840*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15843*/             OPC_MoveChild, 0,
/*15845*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15848*/             OPC_MoveChild, 0,
/*15850*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15853*/             OPC_MoveParent,
/*15854*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15856*/             OPC_CheckType, MVT::v16i8,
/*15858*/             OPC_MoveParent,
/*15859*/             OPC_MoveParent,
/*15860*/             OPC_MoveParent,
/*15861*/             OPC_RecordChild1, // #2 = $Vm
/*15862*/             OPC_MoveParent,
/*15863*/             OPC_CheckType, MVT::v2i64,
/*15865*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15867*/             OPC_EmitInteger, MVT::i32, 14, 
/*15870*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15873*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15885*/           /*Scope*/ 50, /*->15936*/
/*15886*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15889*/             OPC_MoveChild, 0,
/*15891*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15894*/             OPC_MoveChild, 0,
/*15896*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15899*/             OPC_MoveParent,
/*15900*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15902*/             OPC_CheckType, MVT::v16i8,
/*15904*/             OPC_MoveParent,
/*15905*/             OPC_MoveParent,
/*15906*/             OPC_MoveChild, 1,
/*15908*/             OPC_CheckSame, 1,
/*15910*/             OPC_MoveParent,
/*15911*/             OPC_MoveParent,
/*15912*/             OPC_RecordChild1, // #2 = $Vm
/*15913*/             OPC_MoveParent,
/*15914*/             OPC_CheckType, MVT::v2i64,
/*15916*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15918*/             OPC_EmitInteger, MVT::i32, 14, 
/*15921*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15924*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15936*/           0, /*End of Scope*/
/*15937*/         /*Scope*/ 110, /*->16048*/
/*15938*/           OPC_RecordChild0, // #2 = $Vm
/*15939*/           OPC_MoveChild, 1,
/*15941*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15944*/           OPC_MoveChild, 0,
/*15946*/           OPC_Scope, 49, /*->15997*/ // 2 children in Scope
/*15948*/             OPC_CheckSame, 0,
/*15950*/             OPC_MoveParent,
/*15951*/             OPC_MoveChild, 1,
/*15953*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15956*/             OPC_MoveChild, 0,
/*15958*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15961*/             OPC_MoveChild, 0,
/*15963*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15966*/             OPC_MoveParent,
/*15967*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15969*/             OPC_CheckType, MVT::v16i8,
/*15971*/             OPC_MoveParent,
/*15972*/             OPC_MoveParent,
/*15973*/             OPC_MoveParent,
/*15974*/             OPC_MoveParent,
/*15975*/             OPC_CheckType, MVT::v2i64,
/*15977*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15979*/             OPC_EmitInteger, MVT::i32, 14, 
/*15982*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15985*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15997*/           /*Scope*/ 49, /*->16047*/
/*15998*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16001*/             OPC_MoveChild, 0,
/*16003*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16006*/             OPC_MoveChild, 0,
/*16008*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16011*/             OPC_MoveParent,
/*16012*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16014*/             OPC_CheckType, MVT::v16i8,
/*16016*/             OPC_MoveParent,
/*16017*/             OPC_MoveParent,
/*16018*/             OPC_MoveChild, 1,
/*16020*/             OPC_CheckSame, 0,
/*16022*/             OPC_MoveParent,
/*16023*/             OPC_MoveParent,
/*16024*/             OPC_MoveParent,
/*16025*/             OPC_CheckType, MVT::v2i64,
/*16027*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16029*/             OPC_EmitInteger, MVT::i32, 14, 
/*16032*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16035*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16047*/           0, /*End of Scope*/
/*16048*/         /*Scope*/ 111, /*->16160*/
/*16049*/           OPC_MoveChild, 0,
/*16051*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16054*/           OPC_MoveChild, 0,
/*16056*/           OPC_Scope, 50, /*->16108*/ // 2 children in Scope
/*16058*/             OPC_CheckSame, 0,
/*16060*/             OPC_MoveParent,
/*16061*/             OPC_MoveChild, 1,
/*16063*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16066*/             OPC_MoveChild, 0,
/*16068*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16071*/             OPC_MoveChild, 0,
/*16073*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16076*/             OPC_MoveParent,
/*16077*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16079*/             OPC_CheckType, MVT::v16i8,
/*16081*/             OPC_MoveParent,
/*16082*/             OPC_MoveParent,
/*16083*/             OPC_MoveParent,
/*16084*/             OPC_RecordChild1, // #2 = $Vm
/*16085*/             OPC_MoveParent,
/*16086*/             OPC_CheckType, MVT::v2i64,
/*16088*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16090*/             OPC_EmitInteger, MVT::i32, 14, 
/*16093*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16096*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16108*/           /*Scope*/ 50, /*->16159*/
/*16109*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16112*/             OPC_MoveChild, 0,
/*16114*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16117*/             OPC_MoveChild, 0,
/*16119*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16122*/             OPC_MoveParent,
/*16123*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16125*/             OPC_CheckType, MVT::v16i8,
/*16127*/             OPC_MoveParent,
/*16128*/             OPC_MoveParent,
/*16129*/             OPC_MoveChild, 1,
/*16131*/             OPC_CheckSame, 0,
/*16133*/             OPC_MoveParent,
/*16134*/             OPC_MoveParent,
/*16135*/             OPC_RecordChild1, // #2 = $Vm
/*16136*/             OPC_MoveParent,
/*16137*/             OPC_CheckType, MVT::v2i64,
/*16139*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16141*/             OPC_EmitInteger, MVT::i32, 14, 
/*16144*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16147*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16159*/           0, /*End of Scope*/
/*16160*/         0, /*End of Scope*/
/*16161*/       /*Scope*/ 65|128,1/*193*/, /*->16356*/
/*16163*/         OPC_MoveChild, 1,
/*16165*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16168*/         OPC_Scope, 92, /*->16262*/ // 2 children in Scope
/*16170*/           OPC_RecordChild0, // #1 = $Vd
/*16171*/           OPC_MoveChild, 1,
/*16173*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16176*/           OPC_MoveChild, 0,
/*16178*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16181*/           OPC_MoveChild, 0,
/*16183*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16186*/           OPC_MoveParent,
/*16187*/           OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16189*/           OPC_CheckType, MVT::v16i8,
/*16191*/           OPC_MoveParent,
/*16192*/           OPC_MoveParent,
/*16193*/           OPC_MoveParent,
/*16194*/           OPC_MoveParent,
/*16195*/           OPC_MoveChild, 1,
/*16197*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*16200*/           OPC_Scope, 29, /*->16231*/ // 2 children in Scope
/*16202*/             OPC_RecordChild0, // #2 = $Vn
/*16203*/             OPC_MoveChild, 1,
/*16205*/             OPC_CheckSame, 1,
/*16207*/             OPC_MoveParent,
/*16208*/             OPC_MoveParent,
/*16209*/             OPC_CheckType, MVT::v2i64,
/*16211*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16213*/             OPC_EmitInteger, MVT::i32, 14, 
/*16216*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16219*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16231*/           /*Scope*/ 29, /*->16261*/
/*16232*/             OPC_MoveChild, 0,
/*16234*/             OPC_CheckSame, 1,
/*16236*/             OPC_MoveParent,
/*16237*/             OPC_RecordChild1, // #2 = $Vn
/*16238*/             OPC_MoveParent,
/*16239*/             OPC_CheckType, MVT::v2i64,
/*16241*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16243*/             OPC_EmitInteger, MVT::i32, 14, 
/*16246*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16249*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16261*/           0, /*End of Scope*/
/*16262*/         /*Scope*/ 92, /*->16355*/
/*16263*/           OPC_MoveChild, 0,
/*16265*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16268*/           OPC_MoveChild, 0,
/*16270*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16273*/           OPC_MoveChild, 0,
/*16275*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16278*/           OPC_MoveParent,
/*16279*/           OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16281*/           OPC_CheckType, MVT::v16i8,
/*16283*/           OPC_MoveParent,
/*16284*/           OPC_MoveParent,
/*16285*/           OPC_RecordChild1, // #1 = $Vd
/*16286*/           OPC_MoveParent,
/*16287*/           OPC_MoveParent,
/*16288*/           OPC_MoveChild, 1,
/*16290*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*16293*/           OPC_Scope, 29, /*->16324*/ // 2 children in Scope
/*16295*/             OPC_RecordChild0, // #2 = $Vn
/*16296*/             OPC_MoveChild, 1,
/*16298*/             OPC_CheckSame, 1,
/*16300*/             OPC_MoveParent,
/*16301*/             OPC_MoveParent,
/*16302*/             OPC_CheckType, MVT::v2i64,
/*16304*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16306*/             OPC_EmitInteger, MVT::i32, 14, 
/*16309*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16312*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd)), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16324*/           /*Scope*/ 29, /*->16354*/
/*16325*/             OPC_MoveChild, 0,
/*16327*/             OPC_CheckSame, 1,
/*16329*/             OPC_MoveParent,
/*16330*/             OPC_RecordChild1, // #2 = $Vn
/*16331*/             OPC_MoveParent,
/*16332*/             OPC_CheckType, MVT::v2i64,
/*16334*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16336*/             OPC_EmitInteger, MVT::i32, 14, 
/*16339*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16342*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd)), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16354*/           0, /*End of Scope*/
/*16355*/         0, /*End of Scope*/
/*16356*/       0, /*End of Scope*/
/*16357*/     /*Scope*/ 67|128,1/*195*/, /*->16554*/
/*16359*/       OPC_MoveChild, 0,
/*16361*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16364*/       OPC_Scope, 93, /*->16459*/ // 2 children in Scope
/*16366*/         OPC_RecordChild0, // #0 = $Vd
/*16367*/         OPC_MoveChild, 1,
/*16369*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16372*/         OPC_MoveChild, 0,
/*16374*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16377*/         OPC_MoveChild, 0,
/*16379*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16382*/         OPC_MoveParent,
/*16383*/         OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16385*/         OPC_CheckType, MVT::v16i8,
/*16387*/         OPC_MoveParent,
/*16388*/         OPC_MoveParent,
/*16389*/         OPC_MoveParent,
/*16390*/         OPC_RecordChild1, // #1 = $Vm
/*16391*/         OPC_MoveParent,
/*16392*/         OPC_MoveChild, 1,
/*16394*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*16397*/         OPC_Scope, 29, /*->16428*/ // 2 children in Scope
/*16399*/           OPC_RecordChild0, // #2 = $Vn
/*16400*/           OPC_MoveChild, 1,
/*16402*/           OPC_CheckSame, 0,
/*16404*/           OPC_MoveParent,
/*16405*/           OPC_MoveParent,
/*16406*/           OPC_CheckType, MVT::v2i64,
/*16408*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16410*/           OPC_EmitInteger, MVT::i32, 14, 
/*16413*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16416*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i64 (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                    // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16428*/         /*Scope*/ 29, /*->16458*/
/*16429*/           OPC_MoveChild, 0,
/*16431*/           OPC_CheckSame, 0,
/*16433*/           OPC_MoveParent,
/*16434*/           OPC_RecordChild1, // #2 = $Vn
/*16435*/           OPC_MoveParent,
/*16436*/           OPC_CheckType, MVT::v2i64,
/*16438*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16440*/           OPC_EmitInteger, MVT::i32, 14, 
/*16443*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16446*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i64 (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                    // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16458*/         0, /*End of Scope*/
/*16459*/       /*Scope*/ 93, /*->16553*/
/*16460*/         OPC_MoveChild, 0,
/*16462*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16465*/         OPC_MoveChild, 0,
/*16467*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16470*/         OPC_MoveChild, 0,
/*16472*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16475*/         OPC_MoveParent,
/*16476*/         OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16478*/         OPC_CheckType, MVT::v16i8,
/*16480*/         OPC_MoveParent,
/*16481*/         OPC_MoveParent,
/*16482*/         OPC_RecordChild1, // #0 = $Vd
/*16483*/         OPC_MoveParent,
/*16484*/         OPC_RecordChild1, // #1 = $Vm
/*16485*/         OPC_MoveParent,
/*16486*/         OPC_MoveChild, 1,
/*16488*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*16491*/         OPC_Scope, 29, /*->16522*/ // 2 children in Scope
/*16493*/           OPC_RecordChild0, // #2 = $Vn
/*16494*/           OPC_MoveChild, 1,
/*16496*/           OPC_CheckSame, 0,
/*16498*/           OPC_MoveParent,
/*16499*/           OPC_MoveParent,
/*16500*/           OPC_CheckType, MVT::v2i64,
/*16502*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16504*/           OPC_EmitInteger, MVT::i32, 14, 
/*16507*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16510*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                    // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16522*/         /*Scope*/ 29, /*->16552*/
/*16523*/           OPC_MoveChild, 0,
/*16525*/           OPC_CheckSame, 0,
/*16527*/           OPC_MoveParent,
/*16528*/           OPC_RecordChild1, // #2 = $Vn
/*16529*/           OPC_MoveParent,
/*16530*/           OPC_CheckType, MVT::v2i64,
/*16532*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16534*/           OPC_EmitInteger, MVT::i32, 14, 
/*16537*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16540*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                    // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16552*/         0, /*End of Scope*/
/*16553*/       0, /*End of Scope*/
/*16554*/     0, /*End of Scope*/
/*16555*/   /*Scope*/ 0|128,1/*128*/, /*->16685*/
/*16557*/     OPC_RecordChild0, // #0 = $Vn
/*16558*/     OPC_MoveChild, 1,
/*16560*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16563*/     OPC_Scope, 73, /*->16638*/ // 2 children in Scope
/*16565*/       OPC_RecordChild0, // #1 = $Vm
/*16566*/       OPC_MoveChild, 1,
/*16568*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16571*/       OPC_MoveChild, 0,
/*16573*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16576*/       OPC_MoveChild, 0,
/*16578*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16581*/       OPC_MoveParent,
/*16582*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16584*/       OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->16611
/*16587*/         OPC_MoveParent,
/*16588*/         OPC_MoveParent,
/*16589*/         OPC_MoveParent,
/*16590*/         OPC_CheckType, MVT::v2i32,
/*16592*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16594*/         OPC_EmitInteger, MVT::i32, 14, 
/*16597*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16600*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v16i8,// ->16637
/*16613*/         OPC_MoveParent,
/*16614*/         OPC_MoveParent,
/*16615*/         OPC_MoveParent,
/*16616*/         OPC_CheckType, MVT::v4i32,
/*16618*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16620*/         OPC_EmitInteger, MVT::i32, 14, 
/*16623*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16626*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                  // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*16638*/     /*Scope*/ 45, /*->16684*/
/*16639*/       OPC_MoveChild, 0,
/*16641*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16644*/       OPC_MoveChild, 0,
/*16646*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16649*/       OPC_MoveChild, 0,
/*16651*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16654*/       OPC_MoveParent,
/*16655*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16657*/       OPC_CheckType, MVT::v8i8,
/*16659*/       OPC_MoveParent,
/*16660*/       OPC_MoveParent,
/*16661*/       OPC_RecordChild1, // #1 = $Vm
/*16662*/       OPC_MoveParent,
/*16663*/       OPC_CheckType, MVT::v2i32,
/*16665*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16667*/       OPC_EmitInteger, MVT::i32, 14, 
/*16670*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16673*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*16684*/     0, /*End of Scope*/
/*16685*/   /*Scope*/ 101, /*->16787*/
/*16686*/     OPC_MoveChild, 0,
/*16688*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16691*/     OPC_Scope, 46, /*->16739*/ // 2 children in Scope
/*16693*/       OPC_RecordChild0, // #0 = $Vm
/*16694*/       OPC_MoveChild, 1,
/*16696*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16699*/       OPC_MoveChild, 0,
/*16701*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16704*/       OPC_MoveChild, 0,
/*16706*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16709*/       OPC_MoveParent,
/*16710*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16712*/       OPC_CheckType, MVT::v8i8,
/*16714*/       OPC_MoveParent,
/*16715*/       OPC_MoveParent,
/*16716*/       OPC_MoveParent,
/*16717*/       OPC_RecordChild1, // #1 = $Vn
/*16718*/       OPC_CheckType, MVT::v2i32,
/*16720*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16722*/       OPC_EmitInteger, MVT::i32, 14, 
/*16725*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16728*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*16739*/     /*Scope*/ 46, /*->16786*/
/*16740*/       OPC_MoveChild, 0,
/*16742*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16745*/       OPC_MoveChild, 0,
/*16747*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16750*/       OPC_MoveChild, 0,
/*16752*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16755*/       OPC_MoveParent,
/*16756*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16758*/       OPC_CheckType, MVT::v8i8,
/*16760*/       OPC_MoveParent,
/*16761*/       OPC_MoveParent,
/*16762*/       OPC_RecordChild1, // #0 = $Vm
/*16763*/       OPC_MoveParent,
/*16764*/       OPC_RecordChild1, // #1 = $Vn
/*16765*/       OPC_CheckType, MVT::v2i32,
/*16767*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16769*/       OPC_EmitInteger, MVT::i32, 14, 
/*16772*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16775*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*16786*/     0, /*End of Scope*/
/*16787*/   /*Scope*/ 51, /*->16839*/
/*16788*/     OPC_RecordChild0, // #0 = $Vn
/*16789*/     OPC_MoveChild, 1,
/*16791*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16794*/     OPC_MoveChild, 0,
/*16796*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16799*/     OPC_MoveChild, 0,
/*16801*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16804*/     OPC_MoveChild, 0,
/*16806*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16809*/     OPC_MoveParent,
/*16810*/     OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16812*/     OPC_CheckType, MVT::v16i8,
/*16814*/     OPC_MoveParent,
/*16815*/     OPC_MoveParent,
/*16816*/     OPC_RecordChild1, // #1 = $Vm
/*16817*/     OPC_MoveParent,
/*16818*/     OPC_CheckType, MVT::v4i32,
/*16820*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16822*/     OPC_EmitInteger, MVT::i32, 14, 
/*16825*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16828*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
              // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*16839*/   /*Scope*/ 101, /*->16941*/
/*16840*/     OPC_MoveChild, 0,
/*16842*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16845*/     OPC_Scope, 46, /*->16893*/ // 2 children in Scope
/*16847*/       OPC_RecordChild0, // #0 = $Vm
/*16848*/       OPC_MoveChild, 1,
/*16850*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16853*/       OPC_MoveChild, 0,
/*16855*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16858*/       OPC_MoveChild, 0,
/*16860*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16863*/       OPC_MoveParent,
/*16864*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16866*/       OPC_CheckType, MVT::v16i8,
/*16868*/       OPC_MoveParent,
/*16869*/       OPC_MoveParent,
/*16870*/       OPC_MoveParent,
/*16871*/       OPC_RecordChild1, // #1 = $Vn
/*16872*/       OPC_CheckType, MVT::v4i32,
/*16874*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16876*/       OPC_EmitInteger, MVT::i32, 14, 
/*16879*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16882*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*16893*/     /*Scope*/ 46, /*->16940*/
/*16894*/       OPC_MoveChild, 0,
/*16896*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16899*/       OPC_MoveChild, 0,
/*16901*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16904*/       OPC_MoveChild, 0,
/*16906*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16909*/       OPC_MoveParent,
/*16910*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16912*/       OPC_CheckType, MVT::v16i8,
/*16914*/       OPC_MoveParent,
/*16915*/       OPC_MoveParent,
/*16916*/       OPC_RecordChild1, // #0 = $Vm
/*16917*/       OPC_MoveParent,
/*16918*/       OPC_RecordChild1, // #1 = $Vn
/*16919*/       OPC_CheckType, MVT::v4i32,
/*16921*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16923*/       OPC_EmitInteger, MVT::i32, 14, 
/*16926*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16929*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*16940*/     0, /*End of Scope*/
/*16941*/   /*Scope*/ 46, /*->16988*/
/*16942*/     OPC_RecordChild0, // #0 = $Vn
/*16943*/     OPC_RecordChild1, // #1 = $Vm
/*16944*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2i32,// ->16966
/*16947*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16949*/       OPC_EmitInteger, MVT::i32, 14, 
/*16952*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16955*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VORRd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 19,  MVT::v4i32,// ->16987
/*16968*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16970*/       OPC_EmitInteger, MVT::i32, 14, 
/*16973*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16976*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VORRq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*16988*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 108|128,9/*1260*/,  TARGET_VAL(ISD::MUL),// ->18253
/*16993*/   OPC_Scope, 95|128,2/*351*/, /*->17347*/ // 8 children in Scope
/*16996*/     OPC_MoveChild, 0,
/*16998*/     OPC_SwitchOpcode /*2 cases */, 21|128,2/*277*/,  TARGET_VAL(ISD::SRA),// ->17280
/*17003*/       OPC_Scope, 104, /*->17109*/ // 2 children in Scope
/*17005*/         OPC_MoveChild, 0,
/*17007*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*17010*/         OPC_RecordChild0, // #0 = $a
/*17011*/         OPC_MoveChild, 1,
/*17013*/         OPC_CheckInteger, 16, 
/*17015*/         OPC_CheckType, MVT::i32,
/*17017*/         OPC_MoveParent,
/*17018*/         OPC_MoveParent,
/*17019*/         OPC_MoveChild, 1,
/*17021*/         OPC_CheckInteger, 16, 
/*17023*/         OPC_CheckType, MVT::i32,
/*17025*/         OPC_MoveParent,
/*17026*/         OPC_MoveParent,
/*17027*/         OPC_MoveChild, 1,
/*17029*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*17032*/         OPC_Scope, 43, /*->17077*/ // 2 children in Scope
/*17034*/           OPC_MoveChild, 0,
/*17036*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*17039*/           OPC_RecordChild0, // #1 = $b
/*17040*/           OPC_MoveChild, 1,
/*17042*/           OPC_CheckInteger, 16, 
/*17044*/           OPC_CheckType, MVT::i32,
/*17046*/           OPC_MoveParent,
/*17047*/           OPC_MoveParent,
/*17048*/           OPC_MoveChild, 1,
/*17050*/           OPC_CheckInteger, 16, 
/*17052*/           OPC_CheckType, MVT::i32,
/*17054*/           OPC_MoveParent,
/*17055*/           OPC_MoveParent,
/*17056*/           OPC_CheckType, MVT::i32,
/*17058*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17060*/           OPC_EmitInteger, MVT::i32, 14, 
/*17063*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17066*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 35
                    // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*17077*/         /*Scope*/ 30, /*->17108*/
/*17078*/           OPC_RecordChild0, // #1 = $b
/*17079*/           OPC_MoveChild, 1,
/*17081*/           OPC_CheckInteger, 16, 
/*17083*/           OPC_CheckType, MVT::i32,
/*17085*/           OPC_MoveParent,
/*17086*/           OPC_MoveParent,
/*17087*/           OPC_CheckType, MVT::i32,
/*17089*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17091*/           OPC_EmitInteger, MVT::i32, 14, 
/*17094*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17097*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 27
                    // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*17108*/         0, /*End of Scope*/
/*17109*/       /*Scope*/ 40|128,1/*168*/, /*->17279*/
/*17111*/         OPC_RecordChild0, // #0 = $a
/*17112*/         OPC_MoveChild, 1,
/*17114*/         OPC_CheckInteger, 16, 
/*17116*/         OPC_CheckType, MVT::i32,
/*17118*/         OPC_MoveParent,
/*17119*/         OPC_MoveParent,
/*17120*/         OPC_MoveChild, 1,
/*17122*/         OPC_SwitchOpcode /*2 cases */, 100,  TARGET_VAL(ISD::SRA),// ->17226
/*17126*/           OPC_Scope, 43, /*->17171*/ // 2 children in Scope
/*17128*/             OPC_MoveChild, 0,
/*17130*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*17133*/             OPC_RecordChild0, // #1 = $b
/*17134*/             OPC_MoveChild, 1,
/*17136*/             OPC_CheckInteger, 16, 
/*17138*/             OPC_CheckType, MVT::i32,
/*17140*/             OPC_MoveParent,
/*17141*/             OPC_MoveParent,
/*17142*/             OPC_MoveChild, 1,
/*17144*/             OPC_CheckInteger, 16, 
/*17146*/             OPC_CheckType, MVT::i32,
/*17148*/             OPC_MoveParent,
/*17149*/             OPC_MoveParent,
/*17150*/             OPC_CheckType, MVT::i32,
/*17152*/             OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17154*/             OPC_EmitInteger, MVT::i32, 14, 
/*17157*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17160*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 27
                      // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*17171*/           /*Scope*/ 53, /*->17225*/
/*17172*/             OPC_RecordChild0, // #1 = $Rm
/*17173*/             OPC_MoveChild, 1,
/*17175*/             OPC_CheckInteger, 16, 
/*17177*/             OPC_CheckType, MVT::i32,
/*17179*/             OPC_MoveParent,
/*17180*/             OPC_MoveParent,
/*17181*/             OPC_CheckType, MVT::i32,
/*17183*/             OPC_Scope, 19, /*->17204*/ // 2 children in Scope
/*17185*/               OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17187*/               OPC_EmitInteger, MVT::i32, 14, 
/*17190*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17193*/               OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTT), 0,
                            1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 19
                        // Dst: (SMULTT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17204*/             /*Scope*/ 19, /*->17224*/
/*17205*/               OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*17207*/               OPC_EmitInteger, MVT::i32, 14, 
/*17210*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17213*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTT), 0,
                            1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 19
                        // Dst: (t2SMULTT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17224*/             0, /*End of Scope*/
/*17225*/           0, /*End of Scope*/
                  /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->17278
/*17229*/           OPC_RecordChild0, // #1 = $Rm
/*17230*/           OPC_MoveChild, 1,
/*17232*/           OPC_CheckValueType, MVT::i16,
/*17234*/           OPC_MoveParent,
/*17235*/           OPC_MoveParent,
/*17236*/           OPC_Scope, 19, /*->17257*/ // 2 children in Scope
/*17238*/             OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17240*/             OPC_EmitInteger, MVT::i32, 14, 
/*17243*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17246*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 14
                      // Dst: (SMULTB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17257*/           /*Scope*/ 19, /*->17277*/
/*17258*/             OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*17260*/             OPC_EmitInteger, MVT::i32, 14, 
/*17263*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17266*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 14
                      // Dst: (t2SMULTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17277*/           0, /*End of Scope*/
                  0, // EndSwitchOpcode
/*17279*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 63,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->17346
/*17283*/       OPC_RecordChild0, // #0 = $Rn
/*17284*/       OPC_MoveChild, 1,
/*17286*/       OPC_CheckValueType, MVT::i16,
/*17288*/       OPC_MoveParent,
/*17289*/       OPC_MoveParent,
/*17290*/       OPC_MoveChild, 1,
/*17292*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*17295*/       OPC_RecordChild0, // #1 = $Rm
/*17296*/       OPC_MoveChild, 1,
/*17298*/       OPC_CheckInteger, 16, 
/*17300*/       OPC_CheckType, MVT::i32,
/*17302*/       OPC_MoveParent,
/*17303*/       OPC_MoveParent,
/*17304*/       OPC_Scope, 19, /*->17325*/ // 2 children in Scope
/*17306*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17308*/         OPC_EmitInteger, MVT::i32, 14, 
/*17311*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17314*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 14
                  // Dst: (SMULBT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17325*/       /*Scope*/ 19, /*->17345*/
/*17326*/         OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*17328*/         OPC_EmitInteger, MVT::i32, 14, 
/*17331*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17334*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 14
                  // Dst: (t2SMULBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17345*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*17347*/   /*Scope*/ 41, /*->17389*/
/*17348*/     OPC_RecordChild0, // #0 = $a
/*17349*/     OPC_MoveChild, 0,
/*17351*/     OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*17353*/     OPC_MoveParent,
/*17354*/     OPC_MoveChild, 1,
/*17356*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*17359*/     OPC_RecordChild0, // #1 = $b
/*17360*/     OPC_MoveChild, 1,
/*17362*/     OPC_CheckInteger, 16, 
/*17364*/     OPC_CheckType, MVT::i32,
/*17366*/     OPC_MoveParent,
/*17367*/     OPC_MoveParent,
/*17368*/     OPC_CheckType, MVT::i32,
/*17370*/     OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17372*/     OPC_EmitInteger, MVT::i32, 14, 
/*17375*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17378*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 12
              // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*17389*/   /*Scope*/ 107, /*->17497*/
/*17390*/     OPC_MoveChild, 0,
/*17392*/     OPC_SwitchOpcode /*2 cases */, 36,  TARGET_VAL(ISD::SRA),// ->17432
/*17396*/       OPC_RecordChild0, // #0 = $a
/*17397*/       OPC_MoveChild, 1,
/*17399*/       OPC_CheckInteger, 16, 
/*17401*/       OPC_CheckType, MVT::i32,
/*17403*/       OPC_MoveParent,
/*17404*/       OPC_MoveParent,
/*17405*/       OPC_RecordChild1, // #1 = $b
/*17406*/       OPC_MoveChild, 1,
/*17408*/       OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*17410*/       OPC_MoveParent,
/*17411*/       OPC_CheckType, MVT::i32,
/*17413*/       OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17415*/       OPC_EmitInteger, MVT::i32, 14, 
/*17418*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17421*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 12
                // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
              /*SwitchOpcode*/ 61,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->17496
/*17435*/       OPC_RecordChild0, // #0 = $Rn
/*17436*/       OPC_MoveChild, 1,
/*17438*/       OPC_CheckValueType, MVT::i16,
/*17440*/       OPC_MoveParent,
/*17441*/       OPC_MoveParent,
/*17442*/       OPC_MoveChild, 1,
/*17444*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*17447*/       OPC_RecordChild0, // #1 = $Rm
/*17448*/       OPC_MoveChild, 1,
/*17450*/       OPC_CheckValueType, MVT::i16,
/*17452*/       OPC_MoveParent,
/*17453*/       OPC_MoveParent,
/*17454*/       OPC_Scope, 19, /*->17475*/ // 2 children in Scope
/*17456*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17458*/         OPC_EmitInteger, MVT::i32, 14, 
/*17461*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17464*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 9
                  // Dst: (SMULBB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17475*/       /*Scope*/ 19, /*->17495*/
/*17476*/         OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*17478*/         OPC_EmitInteger, MVT::i32, 14, 
/*17481*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17484*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 9
                  // Dst: (t2SMULBB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17495*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*17497*/   /*Scope*/ 10|128,2/*266*/, /*->17765*/
/*17499*/     OPC_RecordChild0, // #0 = $a
/*17500*/     OPC_Scope, 32, /*->17534*/ // 3 children in Scope
/*17502*/       OPC_MoveChild, 0,
/*17504*/       OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*17506*/       OPC_MoveParent,
/*17507*/       OPC_RecordChild1, // #1 = $b
/*17508*/       OPC_MoveChild, 1,
/*17510*/       OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*17512*/       OPC_MoveParent,
/*17513*/       OPC_CheckType, MVT::i32,
/*17515*/       OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17517*/       OPC_EmitInteger, MVT::i32, 14, 
/*17520*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17523*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 5
                // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*17534*/     /*Scope*/ 97, /*->17632*/
/*17535*/       OPC_RecordChild1, // #1 = $Rm
/*17536*/       OPC_CheckType, MVT::i32,
/*17538*/       OPC_Scope, 23, /*->17563*/ // 4 children in Scope
/*17540*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*17542*/         OPC_EmitInteger, MVT::i32, 14, 
/*17545*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17548*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17551*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MUL), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                  // Dst: (MUL:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*17563*/       /*Scope*/ 23, /*->17587*/
/*17564*/         OPC_CheckPatternPredicate, 14, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*17566*/         OPC_EmitInteger, MVT::i32, 14, 
/*17569*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17572*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17575*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MULv5), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                  // Dst: (MULv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*17587*/       /*Scope*/ 23, /*->17611*/
/*17588*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*17590*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*17593*/         OPC_EmitInteger, MVT::i32, 14, 
/*17596*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17599*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tMUL), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (mul:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tMUL:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*17611*/       /*Scope*/ 19, /*->17631*/
/*17612*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17614*/         OPC_EmitInteger, MVT::i32, 14, 
/*17617*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17620*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MUL), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2MUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17631*/       0, /*End of Scope*/
/*17632*/     /*Scope*/ 2|128,1/*130*/, /*->17764*/
/*17634*/       OPC_MoveChild, 1,
/*17636*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17639*/       OPC_RecordChild0, // #1 = $Vm
/*17640*/       OPC_Scope, 60, /*->17702*/ // 2 children in Scope
/*17642*/         OPC_CheckChild0Type, MVT::v4i16,
/*17644*/         OPC_RecordChild1, // #2 = $lane
/*17645*/         OPC_MoveChild, 1,
/*17647*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17650*/         OPC_MoveParent,
/*17651*/         OPC_MoveParent,
/*17652*/         OPC_SwitchType /*2 cases */, 22,  MVT::v4i16,// ->17677
/*17655*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17657*/           OPC_EmitConvertToTarget, 2,
/*17659*/           OPC_EmitInteger, MVT::i32, 14, 
/*17662*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17665*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 22,  MVT::v8i16,// ->17701
/*17679*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17681*/           OPC_EmitConvertToTarget, 2,
/*17683*/           OPC_EmitInteger, MVT::i32, 14, 
/*17686*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17689*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*17702*/       /*Scope*/ 60, /*->17763*/
/*17703*/         OPC_CheckChild0Type, MVT::v2i32,
/*17705*/         OPC_RecordChild1, // #2 = $lane
/*17706*/         OPC_MoveChild, 1,
/*17708*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17711*/         OPC_MoveParent,
/*17712*/         OPC_MoveParent,
/*17713*/         OPC_SwitchType /*2 cases */, 22,  MVT::v2i32,// ->17738
/*17716*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17718*/           OPC_EmitConvertToTarget, 2,
/*17720*/           OPC_EmitInteger, MVT::i32, 14, 
/*17723*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17726*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 22,  MVT::v4i32,// ->17762
/*17740*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17742*/           OPC_EmitConvertToTarget, 2,
/*17744*/           OPC_EmitInteger, MVT::i32, 14, 
/*17747*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17750*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*17763*/       0, /*End of Scope*/
/*17764*/     0, /*End of Scope*/
/*17765*/   /*Scope*/ 4|128,1/*132*/, /*->17899*/
/*17767*/     OPC_MoveChild, 0,
/*17769*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17772*/     OPC_RecordChild0, // #0 = $Vm
/*17773*/     OPC_Scope, 61, /*->17836*/ // 2 children in Scope
/*17775*/       OPC_CheckChild0Type, MVT::v4i16,
/*17777*/       OPC_RecordChild1, // #1 = $lane
/*17778*/       OPC_MoveChild, 1,
/*17780*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17783*/       OPC_MoveParent,
/*17784*/       OPC_MoveParent,
/*17785*/       OPC_RecordChild1, // #2 = $Vn
/*17786*/       OPC_SwitchType /*2 cases */, 22,  MVT::v4i16,// ->17811
/*17789*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17791*/         OPC_EmitConvertToTarget, 1,
/*17793*/         OPC_EmitInteger, MVT::i32, 14, 
/*17796*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17799*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 9
                  // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v8i16,// ->17835
/*17813*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17815*/         OPC_EmitConvertToTarget, 1,
/*17817*/         OPC_EmitInteger, MVT::i32, 14, 
/*17820*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17823*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*17836*/     /*Scope*/ 61, /*->17898*/
/*17837*/       OPC_CheckChild0Type, MVT::v2i32,
/*17839*/       OPC_RecordChild1, // #1 = $lane
/*17840*/       OPC_MoveChild, 1,
/*17842*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17845*/       OPC_MoveParent,
/*17846*/       OPC_MoveParent,
/*17847*/       OPC_RecordChild1, // #2 = $Vn
/*17848*/       OPC_SwitchType /*2 cases */, 22,  MVT::v2i32,// ->17873
/*17851*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17853*/         OPC_EmitConvertToTarget, 1,
/*17855*/         OPC_EmitInteger, MVT::i32, 14, 
/*17858*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17861*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 9
                  // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v4i32,// ->17897
/*17875*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17877*/         OPC_EmitConvertToTarget, 1,
/*17879*/         OPC_EmitInteger, MVT::i32, 14, 
/*17882*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17885*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*17898*/     0, /*End of Scope*/
/*17899*/   /*Scope*/ 109, /*->18009*/
/*17900*/     OPC_RecordChild0, // #0 = $src1
/*17901*/     OPC_MoveChild, 1,
/*17903*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17906*/     OPC_RecordChild0, // #1 = $src2
/*17907*/     OPC_Scope, 49, /*->17958*/ // 2 children in Scope
/*17909*/       OPC_CheckChild0Type, MVT::v8i16,
/*17911*/       OPC_RecordChild1, // #2 = $lane
/*17912*/       OPC_MoveChild, 1,
/*17914*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17917*/       OPC_MoveParent,
/*17918*/       OPC_MoveParent,
/*17919*/       OPC_CheckType, MVT::v8i16,
/*17921*/       OPC_EmitConvertToTarget, 2,
/*17923*/       OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*17926*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*17935*/       OPC_EmitConvertToTarget, 2,
/*17937*/       OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*17940*/       OPC_EmitInteger, MVT::i32, 14, 
/*17943*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17946*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                // Src: (mul:v8i16 QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*17958*/     /*Scope*/ 49, /*->18008*/
/*17959*/       OPC_CheckChild0Type, MVT::v4i32,
/*17961*/       OPC_RecordChild1, // #2 = $lane
/*17962*/       OPC_MoveChild, 1,
/*17964*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17967*/       OPC_MoveParent,
/*17968*/       OPC_MoveParent,
/*17969*/       OPC_CheckType, MVT::v4i32,
/*17971*/       OPC_EmitConvertToTarget, 2,
/*17973*/       OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*17976*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*17985*/       OPC_EmitConvertToTarget, 2,
/*17987*/       OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*17990*/       OPC_EmitInteger, MVT::i32, 14, 
/*17993*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17996*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                // Src: (mul:v4i32 QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*18008*/     0, /*End of Scope*/
/*18009*/   /*Scope*/ 110, /*->18120*/
/*18010*/     OPC_MoveChild, 0,
/*18012*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*18015*/     OPC_RecordChild0, // #0 = $src2
/*18016*/     OPC_Scope, 50, /*->18068*/ // 2 children in Scope
/*18018*/       OPC_CheckChild0Type, MVT::v8i16,
/*18020*/       OPC_RecordChild1, // #1 = $lane
/*18021*/       OPC_MoveChild, 1,
/*18023*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18026*/       OPC_MoveParent,
/*18027*/       OPC_MoveParent,
/*18028*/       OPC_RecordChild1, // #2 = $src1
/*18029*/       OPC_CheckType, MVT::v8i16,
/*18031*/       OPC_EmitConvertToTarget, 1,
/*18033*/       OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*18036*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*18045*/       OPC_EmitConvertToTarget, 1,
/*18047*/       OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*18050*/       OPC_EmitInteger, MVT::i32, 14, 
/*18053*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18056*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 9
                // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*18068*/     /*Scope*/ 50, /*->18119*/
/*18069*/       OPC_CheckChild0Type, MVT::v4i32,
/*18071*/       OPC_RecordChild1, // #1 = $lane
/*18072*/       OPC_MoveChild, 1,
/*18074*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18077*/       OPC_MoveParent,
/*18078*/       OPC_MoveParent,
/*18079*/       OPC_RecordChild1, // #2 = $src1
/*18080*/       OPC_CheckType, MVT::v4i32,
/*18082*/       OPC_EmitConvertToTarget, 1,
/*18084*/       OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*18087*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*18096*/       OPC_EmitConvertToTarget, 1,
/*18098*/       OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*18101*/       OPC_EmitInteger, MVT::i32, 14, 
/*18104*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18107*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 9
                // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*18119*/     0, /*End of Scope*/
/*18120*/   /*Scope*/ 2|128,1/*130*/, /*->18252*/
/*18122*/     OPC_RecordChild0, // #0 = $Vn
/*18123*/     OPC_RecordChild1, // #1 = $Vm
/*18124*/     OPC_SwitchType /*6 cases */, 19,  MVT::v8i8,// ->18146
/*18127*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18129*/       OPC_EmitInteger, MVT::i32, 14, 
/*18132*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18135*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMULv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 19,  MVT::v4i16,// ->18167
/*18148*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18150*/       OPC_EmitInteger, MVT::i32, 14, 
/*18153*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18156*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMULv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 19,  MVT::v2i32,// ->18188
/*18169*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18171*/       OPC_EmitInteger, MVT::i32, 14, 
/*18174*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18177*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMULv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 19,  MVT::v16i8,// ->18209
/*18190*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18192*/       OPC_EmitInteger, MVT::i32, 14, 
/*18195*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18198*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMULv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 19,  MVT::v8i16,// ->18230
/*18211*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18213*/       OPC_EmitInteger, MVT::i32, 14, 
/*18216*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18219*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMULv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 19,  MVT::v4i32,// ->18251
/*18232*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18234*/       OPC_EmitInteger, MVT::i32, 14, 
/*18237*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18240*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMULv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*18252*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 37|128,19/*2469*/,  TARGET_VAL(ISD::AND),// ->20726
/*18257*/   OPC_Scope, 69, /*->18328*/ // 30 children in Scope
/*18259*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*18264*/     OPC_MoveChild, 0,
/*18266*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*18269*/     OPC_RecordChild0, // #0 = $Src
/*18270*/     OPC_MoveChild, 1,
/*18272*/     OPC_CheckInteger, 8, 
/*18274*/     OPC_CheckType, MVT::i32,
/*18276*/     OPC_MoveParent,
/*18277*/     OPC_MoveParent,
/*18278*/     OPC_CheckType, MVT::i32,
/*18280*/     OPC_Scope, 22, /*->18304*/ // 2 children in Scope
/*18282*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18284*/       OPC_EmitInteger, MVT::i32, 1, 
/*18287*/       OPC_EmitInteger, MVT::i32, 14, 
/*18290*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18293*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 (srl:i32 GPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                // Dst: (UXTB16:i32 GPR:i32:$Src, 1:i32)
/*18304*/     /*Scope*/ 22, /*->18327*/
/*18305*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*18307*/       OPC_EmitInteger, MVT::i32, 1, 
/*18310*/       OPC_EmitInteger, MVT::i32, 14, 
/*18313*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18316*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 (srl:i32 rGPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                // Dst: (t2UXTB16:i32 rGPR:i32:$Src, 1:i32)
/*18327*/     0, /*End of Scope*/
/*18328*/   /*Scope*/ 47, /*->18376*/
/*18329*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*18332*/     OPC_MoveChild, 0,
/*18334*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18337*/     OPC_RecordChild0, // #0 = $Rm
/*18338*/     OPC_RecordChild1, // #1 = $rot
/*18339*/     OPC_MoveChild, 1,
/*18341*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18344*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18346*/     OPC_CheckType, MVT::i32,
/*18348*/     OPC_MoveParent,
/*18349*/     OPC_MoveParent,
/*18350*/     OPC_CheckType, MVT::i32,
/*18352*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18354*/     OPC_EmitConvertToTarget, 1,
/*18356*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18359*/     OPC_EmitInteger, MVT::i32, 14, 
/*18362*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18365*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
              // Dst: (UXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18376*/   /*Scope*/ 48, /*->18425*/
/*18377*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18381*/     OPC_MoveChild, 0,
/*18383*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18386*/     OPC_RecordChild0, // #0 = $Rm
/*18387*/     OPC_RecordChild1, // #1 = $rot
/*18388*/     OPC_MoveChild, 1,
/*18390*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18393*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18395*/     OPC_CheckType, MVT::i32,
/*18397*/     OPC_MoveParent,
/*18398*/     OPC_MoveParent,
/*18399*/     OPC_CheckType, MVT::i32,
/*18401*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18403*/     OPC_EmitConvertToTarget, 1,
/*18405*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18408*/     OPC_EmitInteger, MVT::i32, 14, 
/*18411*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18414*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTH), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
              // Dst: (UXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18425*/   /*Scope*/ 49, /*->18475*/
/*18426*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*18431*/     OPC_MoveChild, 0,
/*18433*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18436*/     OPC_RecordChild0, // #0 = $Rm
/*18437*/     OPC_RecordChild1, // #1 = $rot
/*18438*/     OPC_MoveChild, 1,
/*18440*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18443*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18445*/     OPC_CheckType, MVT::i32,
/*18447*/     OPC_MoveParent,
/*18448*/     OPC_MoveParent,
/*18449*/     OPC_CheckType, MVT::i32,
/*18451*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18453*/     OPC_EmitConvertToTarget, 1,
/*18455*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18458*/     OPC_EmitInteger, MVT::i32, 14, 
/*18461*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18464*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
              // Dst: (UXTB16:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18475*/   /*Scope*/ 47, /*->18523*/
/*18476*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*18479*/     OPC_MoveChild, 0,
/*18481*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18484*/     OPC_RecordChild0, // #0 = $Rm
/*18485*/     OPC_RecordChild1, // #1 = $rot
/*18486*/     OPC_MoveChild, 1,
/*18488*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18491*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18493*/     OPC_CheckType, MVT::i32,
/*18495*/     OPC_MoveParent,
/*18496*/     OPC_MoveParent,
/*18497*/     OPC_CheckType, MVT::i32,
/*18499*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18501*/     OPC_EmitConvertToTarget, 1,
/*18503*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18506*/     OPC_EmitInteger, MVT::i32, 14, 
/*18509*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18512*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
              // Dst: (t2UXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18523*/   /*Scope*/ 48, /*->18572*/
/*18524*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18528*/     OPC_MoveChild, 0,
/*18530*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18533*/     OPC_RecordChild0, // #0 = $Rm
/*18534*/     OPC_RecordChild1, // #1 = $rot
/*18535*/     OPC_MoveChild, 1,
/*18537*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18540*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18542*/     OPC_CheckType, MVT::i32,
/*18544*/     OPC_MoveParent,
/*18545*/     OPC_MoveParent,
/*18546*/     OPC_CheckType, MVT::i32,
/*18548*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18550*/     OPC_EmitConvertToTarget, 1,
/*18552*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18555*/     OPC_EmitInteger, MVT::i32, 14, 
/*18558*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18561*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTH), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
              // Dst: (t2UXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18572*/   /*Scope*/ 49, /*->18622*/
/*18573*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*18578*/     OPC_MoveChild, 0,
/*18580*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18583*/     OPC_RecordChild0, // #0 = $Rm
/*18584*/     OPC_RecordChild1, // #1 = $rot
/*18585*/     OPC_MoveChild, 1,
/*18587*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18590*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18592*/     OPC_CheckType, MVT::i32,
/*18594*/     OPC_MoveParent,
/*18595*/     OPC_MoveParent,
/*18596*/     OPC_CheckType, MVT::i32,
/*18598*/     OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*18600*/     OPC_EmitConvertToTarget, 1,
/*18602*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18605*/     OPC_EmitInteger, MVT::i32, 14, 
/*18608*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18611*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
              // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18622*/   /*Scope*/ 28, /*->18651*/
/*18623*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*18626*/     OPC_RecordChild0, // #0 = $Src
/*18627*/     OPC_CheckType, MVT::i32,
/*18629*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18631*/     OPC_EmitInteger, MVT::i32, 0, 
/*18634*/     OPC_EmitInteger, MVT::i32, 14, 
/*18637*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18640*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 GPR:i32:$Src, 255:i32) - Complexity = 24
              // Dst: (UXTB:i32 GPR:i32:$Src, 0:i32)
/*18651*/   /*Scope*/ 29, /*->18681*/
/*18652*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18656*/     OPC_RecordChild0, // #0 = $Src
/*18657*/     OPC_CheckType, MVT::i32,
/*18659*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18661*/     OPC_EmitInteger, MVT::i32, 0, 
/*18664*/     OPC_EmitInteger, MVT::i32, 14, 
/*18667*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18670*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTH), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 GPR:i32:$Src, 65535:i32) - Complexity = 24
              // Dst: (UXTH:i32 GPR:i32:$Src, 0:i32)
/*18681*/   /*Scope*/ 30, /*->18712*/
/*18682*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*18687*/     OPC_RecordChild0, // #0 = $Src
/*18688*/     OPC_CheckType, MVT::i32,
/*18690*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18692*/     OPC_EmitInteger, MVT::i32, 0, 
/*18695*/     OPC_EmitInteger, MVT::i32, 14, 
/*18698*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18701*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 GPR:i32:$Src, 16711935:i32) - Complexity = 24
              // Dst: (UXTB16:i32 GPR:i32:$Src, 0:i32)
/*18712*/   /*Scope*/ 28, /*->18741*/
/*18713*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*18716*/     OPC_RecordChild0, // #0 = $Rm
/*18717*/     OPC_CheckType, MVT::i32,
/*18719*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18721*/     OPC_EmitInteger, MVT::i32, 0, 
/*18724*/     OPC_EmitInteger, MVT::i32, 14, 
/*18727*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18730*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 rGPR:i32:$Rm, 255:i32) - Complexity = 24
              // Dst: (t2UXTB:i32 rGPR:i32:$Rm, 0:i32)
/*18741*/   /*Scope*/ 29, /*->18771*/
/*18742*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18746*/     OPC_RecordChild0, // #0 = $Rm
/*18747*/     OPC_CheckType, MVT::i32,
/*18749*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18751*/     OPC_EmitInteger, MVT::i32, 0, 
/*18754*/     OPC_EmitInteger, MVT::i32, 14, 
/*18757*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18760*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTH), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 rGPR:i32:$Rm, 65535:i32) - Complexity = 24
              // Dst: (t2UXTH:i32 rGPR:i32:$Rm, 0:i32)
/*18771*/   /*Scope*/ 30, /*->18802*/
/*18772*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*18777*/     OPC_RecordChild0, // #0 = $Rm
/*18778*/     OPC_CheckType, MVT::i32,
/*18780*/     OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*18782*/     OPC_EmitInteger, MVT::i32, 0, 
/*18785*/     OPC_EmitInteger, MVT::i32, 14, 
/*18788*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18791*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 rGPR:i32:$Rm, 16711935:i32) - Complexity = 24
              // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, 0:i32)
/*18802*/   /*Scope*/ 52, /*->18855*/
/*18803*/     OPC_RecordChild0, // #0 = $Rn
/*18804*/     OPC_MoveChild, 1,
/*18806*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18809*/     OPC_RecordChild0, // #1 = $shift
/*18810*/     OPC_MoveChild, 1,
/*18812*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18823*/     OPC_MoveParent,
/*18824*/     OPC_MoveParent,
/*18825*/     OPC_CheckType, MVT::i32,
/*18827*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18829*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*18832*/     OPC_EmitInteger, MVT::i32, 14, 
/*18835*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18838*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18841*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsr), 0,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
              // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_reg:i32:$shift, -1:i32)) - Complexity = 23
              // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*18855*/   /*Scope*/ 52, /*->18908*/
/*18856*/     OPC_MoveChild, 0,
/*18858*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18861*/     OPC_RecordChild0, // #0 = $shift
/*18862*/     OPC_MoveChild, 1,
/*18864*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18875*/     OPC_MoveParent,
/*18876*/     OPC_MoveParent,
/*18877*/     OPC_RecordChild1, // #1 = $Rn
/*18878*/     OPC_CheckType, MVT::i32,
/*18880*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18882*/     OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*18885*/     OPC_EmitInteger, MVT::i32, 14, 
/*18888*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18891*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18894*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsr), 0,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
              // Src: (and:i32 (xor:i32 so_reg_reg:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 23
              // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*18908*/   /*Scope*/ 82, /*->18991*/
/*18909*/     OPC_RecordChild0, // #0 = $Rn
/*18910*/     OPC_MoveChild, 1,
/*18912*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18915*/     OPC_RecordChild0, // #1 = $shift
/*18916*/     OPC_MoveChild, 1,
/*18918*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18929*/     OPC_MoveParent,
/*18930*/     OPC_MoveParent,
/*18931*/     OPC_CheckType, MVT::i32,
/*18933*/     OPC_Scope, 27, /*->18962*/ // 2 children in Scope
/*18935*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18937*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*18940*/       OPC_EmitInteger, MVT::i32, 14, 
/*18943*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18946*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18949*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsi), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_imm:i32:$shift, -1:i32)) - Complexity = 20
                // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*18962*/     /*Scope*/ 27, /*->18990*/
/*18963*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18965*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*18968*/       OPC_EmitInteger, MVT::i32, 14, 
/*18971*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18974*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18977*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
                // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*18990*/     0, /*End of Scope*/
/*18991*/   /*Scope*/ 82, /*->19074*/
/*18992*/     OPC_MoveChild, 0,
/*18994*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18997*/     OPC_RecordChild0, // #0 = $shift
/*18998*/     OPC_MoveChild, 1,
/*19000*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19011*/     OPC_MoveParent,
/*19012*/     OPC_MoveParent,
/*19013*/     OPC_RecordChild1, // #1 = $Rn
/*19014*/     OPC_CheckType, MVT::i32,
/*19016*/     OPC_Scope, 27, /*->19045*/ // 2 children in Scope
/*19018*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19020*/       OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*19023*/       OPC_EmitInteger, MVT::i32, 14, 
/*19026*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19029*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19032*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsi), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (and:i32 (xor:i32 so_reg_imm:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 20
                // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*19045*/     /*Scope*/ 27, /*->19073*/
/*19046*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19048*/       OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*19051*/       OPC_EmitInteger, MVT::i32, 14, 
/*19054*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19057*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19060*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (and:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*19073*/     0, /*End of Scope*/
/*19074*/   /*Scope*/ 102|128,1/*230*/, /*->19306*/
/*19076*/     OPC_RecordChild0, // #0 = $Rn
/*19077*/     OPC_Scope, 31, /*->19110*/ // 4 children in Scope
/*19079*/       OPC_RecordChild1, // #1 = $shift
/*19080*/       OPC_CheckType, MVT::i32,
/*19082*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19084*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*19087*/       OPC_EmitInteger, MVT::i32, 14, 
/*19090*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19093*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19096*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*19110*/     /*Scope*/ 105, /*->19216*/
/*19111*/       OPC_MoveChild, 1,
/*19113*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19116*/       OPC_RecordChild0, // #1 = $imm
/*19117*/       OPC_MoveChild, 0,
/*19119*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19122*/       OPC_Scope, 45, /*->19169*/ // 2 children in Scope
/*19124*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*19126*/         OPC_MoveParent,
/*19127*/         OPC_MoveChild, 1,
/*19129*/         OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19140*/         OPC_MoveParent,
/*19141*/         OPC_MoveParent,
/*19142*/         OPC_CheckType, MVT::i32,
/*19144*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19146*/         OPC_EmitConvertToTarget, 1,
/*19148*/         OPC_EmitInteger, MVT::i32, 14, 
/*19151*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19154*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19157*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, -1:i32)) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19169*/       /*Scope*/ 45, /*->19215*/
/*19170*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*19172*/         OPC_MoveParent,
/*19173*/         OPC_MoveChild, 1,
/*19175*/         OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19186*/         OPC_MoveParent,
/*19187*/         OPC_MoveParent,
/*19188*/         OPC_CheckType, MVT::i32,
/*19190*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19192*/         OPC_EmitConvertToTarget, 1,
/*19194*/         OPC_EmitInteger, MVT::i32, 14, 
/*19197*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19200*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19203*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                  // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*19215*/       0, /*End of Scope*/
/*19216*/     /*Scope*/ 31, /*->19248*/
/*19217*/       OPC_RecordChild1, // #1 = $Rn
/*19218*/       OPC_CheckType, MVT::i32,
/*19220*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19222*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*19225*/       OPC_EmitInteger, MVT::i32, 14, 
/*19228*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19231*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19234*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*19248*/     /*Scope*/ 56, /*->19305*/
/*19249*/       OPC_MoveChild, 1,
/*19251*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19254*/       OPC_MoveChild, 0,
/*19256*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19267*/       OPC_MoveParent,
/*19268*/       OPC_RecordChild1, // #1 = $imm
/*19269*/       OPC_MoveChild, 1,
/*19271*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19274*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*19276*/       OPC_MoveParent,
/*19277*/       OPC_MoveParent,
/*19278*/       OPC_CheckType, MVT::i32,
/*19280*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19282*/       OPC_EmitConvertToTarget, 1,
/*19284*/       OPC_EmitInteger, MVT::i32, 14, 
/*19287*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19290*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19293*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (and:i32 GPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm)) - Complexity = 15
                // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19305*/     0, /*End of Scope*/
/*19306*/   /*Scope*/ 113, /*->19420*/
/*19307*/     OPC_MoveChild, 0,
/*19309*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19312*/     OPC_Scope, 52, /*->19366*/ // 2 children in Scope
/*19314*/       OPC_RecordChild0, // #0 = $imm
/*19315*/       OPC_MoveChild, 0,
/*19317*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19320*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*19322*/       OPC_MoveParent,
/*19323*/       OPC_MoveChild, 1,
/*19325*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19336*/       OPC_MoveParent,
/*19337*/       OPC_MoveParent,
/*19338*/       OPC_RecordChild1, // #1 = $Rn
/*19339*/       OPC_CheckType, MVT::i32,
/*19341*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19343*/       OPC_EmitConvertToTarget, 0,
/*19345*/       OPC_EmitInteger, MVT::i32, 14, 
/*19348*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19351*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19354*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, -1:i32), GPR:i32:$Rn) - Complexity = 15
                // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19366*/     /*Scope*/ 52, /*->19419*/
/*19367*/       OPC_MoveChild, 0,
/*19369*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19380*/       OPC_MoveParent,
/*19381*/       OPC_RecordChild1, // #0 = $imm
/*19382*/       OPC_MoveChild, 1,
/*19384*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19387*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*19389*/       OPC_MoveParent,
/*19390*/       OPC_MoveParent,
/*19391*/       OPC_RecordChild1, // #1 = $Rn
/*19392*/       OPC_CheckType, MVT::i32,
/*19394*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19396*/       OPC_EmitConvertToTarget, 0,
/*19398*/       OPC_EmitInteger, MVT::i32, 14, 
/*19401*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19404*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19407*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm), GPR:i32:$Rn) - Complexity = 15
                // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19419*/     0, /*End of Scope*/
/*19420*/   /*Scope*/ 57, /*->19478*/
/*19421*/     OPC_RecordChild0, // #0 = $Rn
/*19422*/     OPC_MoveChild, 1,
/*19424*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19427*/     OPC_MoveChild, 0,
/*19429*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19440*/     OPC_MoveParent,
/*19441*/     OPC_RecordChild1, // #1 = $imm
/*19442*/     OPC_MoveChild, 1,
/*19444*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19447*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*19449*/     OPC_MoveParent,
/*19450*/     OPC_MoveParent,
/*19451*/     OPC_CheckType, MVT::i32,
/*19453*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19455*/     OPC_EmitConvertToTarget, 1,
/*19457*/     OPC_EmitInteger, MVT::i32, 14, 
/*19460*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19463*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19466*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
              // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*19478*/   /*Scope*/ 113, /*->19592*/
/*19479*/     OPC_MoveChild, 0,
/*19481*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19484*/     OPC_Scope, 52, /*->19538*/ // 2 children in Scope
/*19486*/       OPC_RecordChild0, // #0 = $imm
/*19487*/       OPC_MoveChild, 0,
/*19489*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19492*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*19494*/       OPC_MoveParent,
/*19495*/       OPC_MoveChild, 1,
/*19497*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19508*/       OPC_MoveParent,
/*19509*/       OPC_MoveParent,
/*19510*/       OPC_RecordChild1, // #1 = $Rn
/*19511*/       OPC_CheckType, MVT::i32,
/*19513*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19515*/       OPC_EmitConvertToTarget, 0,
/*19517*/       OPC_EmitInteger, MVT::i32, 14, 
/*19520*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19523*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19526*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*19538*/     /*Scope*/ 52, /*->19591*/
/*19539*/       OPC_MoveChild, 0,
/*19541*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19552*/       OPC_MoveParent,
/*19553*/       OPC_RecordChild1, // #0 = $imm
/*19554*/       OPC_MoveChild, 1,
/*19556*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19559*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*19561*/       OPC_MoveParent,
/*19562*/       OPC_MoveParent,
/*19563*/       OPC_RecordChild1, // #1 = $Rn
/*19564*/       OPC_CheckType, MVT::i32,
/*19566*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19568*/       OPC_EmitConvertToTarget, 0,
/*19570*/       OPC_EmitInteger, MVT::i32, 14, 
/*19573*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19576*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19579*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*19591*/     0, /*End of Scope*/
/*19592*/   /*Scope*/ 91|128,1/*219*/, /*->19813*/
/*19594*/     OPC_RecordChild0, // #0 = $Rn
/*19595*/     OPC_Scope, 117, /*->19714*/ // 2 children in Scope
/*19597*/       OPC_RecordChild1, // #1 = $shift
/*19598*/       OPC_CheckType, MVT::i32,
/*19600*/       OPC_Scope, 27, /*->19629*/ // 4 children in Scope
/*19602*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19604*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*19607*/         OPC_EmitInteger, MVT::i32, 14, 
/*19610*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19613*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19616*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*19629*/       /*Scope*/ 27, /*->19657*/
/*19630*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19632*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*19635*/         OPC_EmitInteger, MVT::i32, 14, 
/*19638*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19641*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19644*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*19657*/       /*Scope*/ 27, /*->19685*/
/*19658*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19660*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*19663*/         OPC_EmitInteger, MVT::i32, 14, 
/*19666*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19669*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19672*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*19685*/       /*Scope*/ 27, /*->19713*/
/*19686*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19688*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*19691*/         OPC_EmitInteger, MVT::i32, 14, 
/*19694*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19697*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19700*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*19713*/       0, /*End of Scope*/
/*19714*/     /*Scope*/ 97, /*->19812*/
/*19715*/       OPC_MoveChild, 1,
/*19717*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19720*/       OPC_RecordChild0, // #1 = $Rm
/*19721*/       OPC_MoveChild, 1,
/*19723*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19734*/       OPC_MoveParent,
/*19735*/       OPC_MoveParent,
/*19736*/       OPC_CheckType, MVT::i32,
/*19738*/       OPC_Scope, 23, /*->19763*/ // 3 children in Scope
/*19740*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19742*/         OPC_EmitInteger, MVT::i32, 14, 
/*19745*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19748*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19751*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 GPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*19763*/       /*Scope*/ 23, /*->19787*/
/*19764*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19766*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*19769*/         OPC_EmitInteger, MVT::i32, 14, 
/*19772*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19775*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBIC), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (and:i32 tGPR:i32:$Rn, (xor:i32 tGPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*19787*/       /*Scope*/ 23, /*->19811*/
/*19788*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19790*/         OPC_EmitInteger, MVT::i32, 14, 
/*19793*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19796*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19799*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*19811*/       0, /*End of Scope*/
/*19812*/     0, /*End of Scope*/
/*19813*/   /*Scope*/ 98, /*->19912*/
/*19814*/     OPC_MoveChild, 0,
/*19816*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19819*/     OPC_RecordChild0, // #0 = $Rm
/*19820*/     OPC_MoveChild, 1,
/*19822*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19833*/     OPC_MoveParent,
/*19834*/     OPC_MoveParent,
/*19835*/     OPC_RecordChild1, // #1 = $Rn
/*19836*/     OPC_CheckType, MVT::i32,
/*19838*/     OPC_Scope, 23, /*->19863*/ // 3 children in Scope
/*19840*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19842*/       OPC_EmitInteger, MVT::i32, 14, 
/*19845*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19848*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19851*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (and:i32 (xor:i32 GPR:i32:$Rm, -1:i32), GPR:i32:$Rn) - Complexity = 11
                // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*19863*/     /*Scope*/ 23, /*->19887*/
/*19864*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19866*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*19869*/       OPC_EmitInteger, MVT::i32, 14, 
/*19872*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19875*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBIC), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                // Src: (and:i32 (xor:i32 tGPR:i32:$Rm, -1:i32), tGPR:i32:$Rn) - Complexity = 11
                // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*19887*/     /*Scope*/ 23, /*->19911*/
/*19888*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19890*/       OPC_EmitInteger, MVT::i32, 14, 
/*19893*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19896*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19899*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (and:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*19911*/     0, /*End of Scope*/
/*19912*/   /*Scope*/ 24, /*->19937*/
/*19913*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*19916*/     OPC_RecordChild0, // #0 = $Rm
/*19917*/     OPC_CheckType, MVT::i32,
/*19919*/     OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*19921*/     OPC_EmitInteger, MVT::i32, 14, 
/*19924*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19927*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tUXTB), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 tGPR:i32:$Rm, 255:i32) - Complexity = 8
              // Dst: (tUXTB:i32 tGPR:i32:$Rm)
/*19937*/   /*Scope*/ 25, /*->19963*/
/*19938*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*19942*/     OPC_RecordChild0, // #0 = $Rm
/*19943*/     OPC_CheckType, MVT::i32,
/*19945*/     OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*19947*/     OPC_EmitInteger, MVT::i32, 14, 
/*19950*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19953*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tUXTH), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 tGPR:i32:$Rm, 65535:i32) - Complexity = 8
              // Dst: (tUXTH:i32 tGPR:i32:$Rm)
/*19963*/   /*Scope*/ 73|128,3/*457*/, /*->20422*/
/*19965*/     OPC_RecordChild0, // #0 = $src
/*19966*/     OPC_Scope, 39, /*->20007*/ // 4 children in Scope
/*19968*/       OPC_RecordChild1, // #1 = $imm
/*19969*/       OPC_MoveChild, 1,
/*19971*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19974*/       OPC_CheckPredicate, 19, // Predicate_t2_so_imm_not
/*19976*/       OPC_MoveParent,
/*19977*/       OPC_CheckType, MVT::i32,
/*19979*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19981*/       OPC_EmitConvertToTarget, 1,
/*19983*/       OPC_EmitNodeXForm, 8, 2, // t2_so_imm_not_XFORM
/*19986*/       OPC_EmitInteger, MVT::i32, 14, 
/*19989*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19992*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19995*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*20007*/     /*Scope*/ 44, /*->20052*/
/*20008*/       OPC_MoveChild, 0,
/*20010*/       OPC_CheckPredicate, 21, // Predicate_top16Zero
/*20012*/       OPC_MoveParent,
/*20013*/       OPC_RecordChild1, // #1 = $imm
/*20014*/       OPC_MoveChild, 1,
/*20016*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20019*/       OPC_CheckPredicate, 22, // Predicate_t2_so_imm_notSext
/*20021*/       OPC_MoveParent,
/*20022*/       OPC_CheckType, MVT::i32,
/*20024*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20026*/       OPC_EmitConvertToTarget, 1,
/*20028*/       OPC_EmitNodeXForm, 9, 2, // t2_so_imm_notSext16_XFORM
/*20031*/       OPC_EmitInteger, MVT::i32, 14, 
/*20034*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20037*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20040*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (and:i32 rGPR:i32<<P:Predicate_top16Zero>>:$src, (imm:i32)<<P:Predicate_t2_so_imm_notSext>><<X:t2_so_imm_notSext16_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_notSext16_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_notSext>>:$imm))
/*20052*/     /*Scope*/ 111|128,1/*239*/, /*->20293*/
/*20054*/       OPC_RecordChild1, // #1 = $imm
/*20055*/       OPC_Scope, 29|128,1/*157*/, /*->20215*/ // 2 children in Scope
/*20058*/         OPC_MoveChild, 1,
/*20060*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20063*/         OPC_Scope, 30, /*->20095*/ // 5 children in Scope
/*20065*/           OPC_CheckPredicate, 3, // Predicate_so_imm
/*20067*/           OPC_MoveParent,
/*20068*/           OPC_CheckType, MVT::i32,
/*20070*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20072*/           OPC_EmitConvertToTarget, 1,
/*20074*/           OPC_EmitInteger, MVT::i32, 14, 
/*20077*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20080*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20083*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ANDri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                    // Dst: (ANDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*20095*/         /*Scope*/ 26, /*->20122*/
/*20096*/           OPC_CheckPredicate, 23, // Predicate_bf_inv_mask_imm
/*20098*/           OPC_MoveParent,
/*20099*/           OPC_CheckType, MVT::i32,
/*20101*/           OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*20103*/           OPC_EmitConvertToTarget, 1,
/*20105*/           OPC_EmitInteger, MVT::i32, 14, 
/*20108*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20111*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BFC), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                    // Dst: (BFC:i32 GPR:i32:$src, (imm:i32):$imm)
/*20122*/         /*Scope*/ 33, /*->20156*/
/*20123*/           OPC_CheckPredicate, 24, // Predicate_so_imm_not
/*20125*/           OPC_MoveParent,
/*20126*/           OPC_CheckType, MVT::i32,
/*20128*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20130*/           OPC_EmitConvertToTarget, 1,
/*20132*/           OPC_EmitNodeXForm, 10, 2, // imm_not_XFORM
/*20135*/           OPC_EmitInteger, MVT::i32, 14, 
/*20138*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20141*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20144*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_not>><<X:imm_not_XFORM>>:$imm) - Complexity = 7
                    // Dst: (BICri:i32 GPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_not>>:$imm))
/*20156*/         /*Scope*/ 30, /*->20187*/
/*20157*/           OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*20159*/           OPC_MoveParent,
/*20160*/           OPC_CheckType, MVT::i32,
/*20162*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20164*/           OPC_EmitConvertToTarget, 1,
/*20166*/           OPC_EmitInteger, MVT::i32, 14, 
/*20169*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20172*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20175*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2ANDri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*20187*/         /*Scope*/ 26, /*->20214*/
/*20188*/           OPC_CheckPredicate, 23, // Predicate_bf_inv_mask_imm
/*20190*/           OPC_MoveParent,
/*20191*/           OPC_CheckType, MVT::i32,
/*20193*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20195*/           OPC_EmitConvertToTarget, 1,
/*20197*/           OPC_EmitInteger, MVT::i32, 14, 
/*20200*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20203*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2BFC), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                    // Dst: (t2BFC:i32 rGPR:i32:$src, (imm:i32):$imm)
/*20214*/         0, /*End of Scope*/
/*20215*/       /*Scope*/ 76, /*->20292*/
/*20216*/         OPC_CheckType, MVT::i32,
/*20218*/         OPC_Scope, 23, /*->20243*/ // 3 children in Scope
/*20220*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20222*/           OPC_EmitInteger, MVT::i32, 14, 
/*20225*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20228*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20231*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (ANDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*20243*/         /*Scope*/ 23, /*->20267*/
/*20244*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20246*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*20249*/           OPC_EmitInteger, MVT::i32, 14, 
/*20252*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20255*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tAND), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tAND:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*20267*/         /*Scope*/ 23, /*->20291*/
/*20268*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20270*/           OPC_EmitInteger, MVT::i32, 14, 
/*20273*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20276*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20279*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ANDrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*20291*/         0, /*End of Scope*/
/*20292*/       0, /*End of Scope*/
/*20293*/     /*Scope*/ 127, /*->20421*/
/*20294*/       OPC_MoveChild, 1,
/*20296*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*20299*/       OPC_Scope, 73, /*->20374*/ // 2 children in Scope
/*20301*/         OPC_RecordChild0, // #1 = $Vm
/*20302*/         OPC_MoveChild, 1,
/*20304*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20307*/         OPC_MoveChild, 0,
/*20309*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20312*/         OPC_MoveChild, 0,
/*20314*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20317*/         OPC_MoveParent,
/*20318*/         OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*20320*/         OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->20347
/*20323*/           OPC_MoveParent,
/*20324*/           OPC_MoveParent,
/*20325*/           OPC_MoveParent,
/*20326*/           OPC_CheckType, MVT::v2i32,
/*20328*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20330*/           OPC_EmitInteger, MVT::i32, 14, 
/*20333*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20336*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                    // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                  /*SwitchType*/ 24,  MVT::v16i8,// ->20373
/*20349*/           OPC_MoveParent,
/*20350*/           OPC_MoveParent,
/*20351*/           OPC_MoveParent,
/*20352*/           OPC_CheckType, MVT::v4i32,
/*20354*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20356*/           OPC_EmitInteger, MVT::i32, 14, 
/*20359*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20362*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                    // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                  0, // EndSwitchType
/*20374*/       /*Scope*/ 45, /*->20420*/
/*20375*/         OPC_MoveChild, 0,
/*20377*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20380*/         OPC_MoveChild, 0,
/*20382*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20385*/         OPC_MoveChild, 0,
/*20387*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20390*/         OPC_MoveParent,
/*20391*/         OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*20393*/         OPC_CheckType, MVT::v8i8,
/*20395*/         OPC_MoveParent,
/*20396*/         OPC_MoveParent,
/*20397*/         OPC_RecordChild1, // #1 = $Vm
/*20398*/         OPC_MoveParent,
/*20399*/         OPC_CheckType, MVT::v2i32,
/*20401*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20403*/         OPC_EmitInteger, MVT::i32, 14, 
/*20406*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20409*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                  // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*20420*/       0, /*End of Scope*/
/*20421*/     0, /*End of Scope*/
/*20422*/   /*Scope*/ 101, /*->20524*/
/*20423*/     OPC_MoveChild, 0,
/*20425*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*20428*/     OPC_Scope, 46, /*->20476*/ // 2 children in Scope
/*20430*/       OPC_RecordChild0, // #0 = $Vm
/*20431*/       OPC_MoveChild, 1,
/*20433*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20436*/       OPC_MoveChild, 0,
/*20438*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20441*/       OPC_MoveChild, 0,
/*20443*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20446*/       OPC_MoveParent,
/*20447*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*20449*/       OPC_CheckType, MVT::v8i8,
/*20451*/       OPC_MoveParent,
/*20452*/       OPC_MoveParent,
/*20453*/       OPC_MoveParent,
/*20454*/       OPC_RecordChild1, // #1 = $Vn
/*20455*/       OPC_CheckType, MVT::v2i32,
/*20457*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20459*/       OPC_EmitInteger, MVT::i32, 14, 
/*20462*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20465*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*20476*/     /*Scope*/ 46, /*->20523*/
/*20477*/       OPC_MoveChild, 0,
/*20479*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20482*/       OPC_MoveChild, 0,
/*20484*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20487*/       OPC_MoveChild, 0,
/*20489*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20492*/       OPC_MoveParent,
/*20493*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*20495*/       OPC_CheckType, MVT::v8i8,
/*20497*/       OPC_MoveParent,
/*20498*/       OPC_MoveParent,
/*20499*/       OPC_RecordChild1, // #0 = $Vm
/*20500*/       OPC_MoveParent,
/*20501*/       OPC_RecordChild1, // #1 = $Vn
/*20502*/       OPC_CheckType, MVT::v2i32,
/*20504*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20506*/       OPC_EmitInteger, MVT::i32, 14, 
/*20509*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20512*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*20523*/     0, /*End of Scope*/
/*20524*/   /*Scope*/ 51, /*->20576*/
/*20525*/     OPC_RecordChild0, // #0 = $Vn
/*20526*/     OPC_MoveChild, 1,
/*20528*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*20531*/     OPC_MoveChild, 0,
/*20533*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20536*/     OPC_MoveChild, 0,
/*20538*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20541*/     OPC_MoveChild, 0,
/*20543*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20546*/     OPC_MoveParent,
/*20547*/     OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*20549*/     OPC_CheckType, MVT::v16i8,
/*20551*/     OPC_MoveParent,
/*20552*/     OPC_MoveParent,
/*20553*/     OPC_RecordChild1, // #1 = $Vm
/*20554*/     OPC_MoveParent,
/*20555*/     OPC_CheckType, MVT::v4i32,
/*20557*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20559*/     OPC_EmitInteger, MVT::i32, 14, 
/*20562*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20565*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
              // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*20576*/   /*Scope*/ 101, /*->20678*/
/*20577*/     OPC_MoveChild, 0,
/*20579*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*20582*/     OPC_Scope, 46, /*->20630*/ // 2 children in Scope
/*20584*/       OPC_RecordChild0, // #0 = $Vm
/*20585*/       OPC_MoveChild, 1,
/*20587*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20590*/       OPC_MoveChild, 0,
/*20592*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20595*/       OPC_MoveChild, 0,
/*20597*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20600*/       OPC_MoveParent,
/*20601*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*20603*/       OPC_CheckType, MVT::v16i8,
/*20605*/       OPC_MoveParent,
/*20606*/       OPC_MoveParent,
/*20607*/       OPC_MoveParent,
/*20608*/       OPC_RecordChild1, // #1 = $Vn
/*20609*/       OPC_CheckType, MVT::v4i32,
/*20611*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20613*/       OPC_EmitInteger, MVT::i32, 14, 
/*20616*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20619*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*20630*/     /*Scope*/ 46, /*->20677*/
/*20631*/       OPC_MoveChild, 0,
/*20633*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20636*/       OPC_MoveChild, 0,
/*20638*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20641*/       OPC_MoveChild, 0,
/*20643*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20646*/       OPC_MoveParent,
/*20647*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*20649*/       OPC_CheckType, MVT::v16i8,
/*20651*/       OPC_MoveParent,
/*20652*/       OPC_MoveParent,
/*20653*/       OPC_RecordChild1, // #0 = $Vm
/*20654*/       OPC_MoveParent,
/*20655*/       OPC_RecordChild1, // #1 = $Vn
/*20656*/       OPC_CheckType, MVT::v4i32,
/*20658*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20660*/       OPC_EmitInteger, MVT::i32, 14, 
/*20663*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20666*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*20677*/     0, /*End of Scope*/
/*20678*/   /*Scope*/ 46, /*->20725*/
/*20679*/     OPC_RecordChild0, // #0 = $Vn
/*20680*/     OPC_RecordChild1, // #1 = $Vm
/*20681*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2i32,// ->20703
/*20684*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20686*/       OPC_EmitInteger, MVT::i32, 14, 
/*20689*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20692*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VANDd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VANDd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 19,  MVT::v4i32,// ->20724
/*20705*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20707*/       OPC_EmitInteger, MVT::i32, 14, 
/*20710*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20713*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VANDq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VANDq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*20725*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 119|128,5/*759*/,  TARGET_VAL(ISD::SRA),// ->21489
/*20730*/   OPC_Scope, 38|128,3/*422*/, /*->21155*/ // 5 children in Scope
/*20733*/     OPC_MoveChild, 0,
/*20735*/     OPC_SwitchOpcode /*2 cases */, 126|128,2/*382*/,  TARGET_VAL(ISD::MUL),// ->21122
/*20740*/       OPC_Scope, 57, /*->20799*/ // 6 children in Scope
/*20742*/         OPC_RecordChild0, // #0 = $a
/*20743*/         OPC_MoveChild, 1,
/*20745*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*20748*/         OPC_MoveChild, 0,
/*20750*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*20753*/         OPC_RecordChild0, // #1 = $b
/*20754*/         OPC_MoveChild, 1,
/*20756*/         OPC_CheckInteger, 16, 
/*20758*/         OPC_CheckType, MVT::i32,
/*20760*/         OPC_MoveParent,
/*20761*/         OPC_MoveParent,
/*20762*/         OPC_MoveChild, 1,
/*20764*/         OPC_CheckInteger, 16, 
/*20766*/         OPC_CheckType, MVT::i32,
/*20768*/         OPC_MoveParent,
/*20769*/         OPC_MoveParent,
/*20770*/         OPC_MoveParent,
/*20771*/         OPC_MoveChild, 1,
/*20773*/         OPC_CheckInteger, 16, 
/*20775*/         OPC_CheckType, MVT::i32,
/*20777*/         OPC_MoveParent,
/*20778*/         OPC_CheckType, MVT::i32,
/*20780*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*20782*/         OPC_EmitInteger, MVT::i32, 14, 
/*20785*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20788*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32) - Complexity = 27
                  // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*20799*/       /*Scope*/ 57, /*->20857*/
/*20800*/         OPC_MoveChild, 0,
/*20802*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*20805*/         OPC_MoveChild, 0,
/*20807*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*20810*/         OPC_RecordChild0, // #0 = $b
/*20811*/         OPC_MoveChild, 1,
/*20813*/         OPC_CheckInteger, 16, 
/*20815*/         OPC_CheckType, MVT::i32,
/*20817*/         OPC_MoveParent,
/*20818*/         OPC_MoveParent,
/*20819*/         OPC_MoveChild, 1,
/*20821*/         OPC_CheckInteger, 16, 
/*20823*/         OPC_CheckType, MVT::i32,
/*20825*/         OPC_MoveParent,
/*20826*/         OPC_MoveParent,
/*20827*/         OPC_RecordChild1, // #1 = $a
/*20828*/         OPC_MoveParent,
/*20829*/         OPC_MoveChild, 1,
/*20831*/         OPC_CheckInteger, 16, 
/*20833*/         OPC_CheckType, MVT::i32,
/*20835*/         OPC_MoveParent,
/*20836*/         OPC_CheckType, MVT::i32,
/*20838*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*20840*/         OPC_EmitInteger, MVT::i32, 14, 
/*20843*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20846*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32) - Complexity = 27
                  // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*20857*/       /*Scope*/ 67, /*->20925*/
/*20858*/         OPC_RecordChild0, // #0 = $Rn
/*20859*/         OPC_MoveChild, 1,
/*20861*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*20864*/         OPC_RecordChild0, // #1 = $Rm
/*20865*/         OPC_MoveChild, 1,
/*20867*/         OPC_CheckInteger, 16, 
/*20869*/         OPC_CheckType, MVT::i32,
/*20871*/         OPC_MoveParent,
/*20872*/         OPC_MoveParent,
/*20873*/         OPC_MoveParent,
/*20874*/         OPC_MoveChild, 1,
/*20876*/         OPC_CheckInteger, 16, 
/*20878*/         OPC_CheckType, MVT::i32,
/*20880*/         OPC_MoveParent,
/*20881*/         OPC_CheckType, MVT::i32,
/*20883*/         OPC_Scope, 19, /*->20904*/ // 2 children in Scope
/*20885*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*20887*/           OPC_EmitInteger, MVT::i32, 14, 
/*20890*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20893*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sra:i32 (mul:i32 GPR:i32:$Rn, (sra:i32 GPR:i32:$Rm, 16:i32)), 16:i32) - Complexity = 19
                    // Dst: (SMULWT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*20904*/         /*Scope*/ 19, /*->20924*/
/*20905*/           OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*20907*/           OPC_EmitInteger, MVT::i32, 14, 
/*20910*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20913*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32) - Complexity = 19
                    // Dst: (t2SMULWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*20924*/         0, /*End of Scope*/
/*20925*/       /*Scope*/ 67, /*->20993*/
/*20926*/         OPC_MoveChild, 0,
/*20928*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*20931*/         OPC_RecordChild0, // #0 = $Rm
/*20932*/         OPC_MoveChild, 1,
/*20934*/         OPC_CheckInteger, 16, 
/*20936*/         OPC_CheckType, MVT::i32,
/*20938*/         OPC_MoveParent,
/*20939*/         OPC_MoveParent,
/*20940*/         OPC_RecordChild1, // #1 = $Rn
/*20941*/         OPC_MoveParent,
/*20942*/         OPC_MoveChild, 1,
/*20944*/         OPC_CheckInteger, 16, 
/*20946*/         OPC_CheckType, MVT::i32,
/*20948*/         OPC_MoveParent,
/*20949*/         OPC_CheckType, MVT::i32,
/*20951*/         OPC_Scope, 19, /*->20972*/ // 2 children in Scope
/*20953*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*20955*/           OPC_EmitInteger, MVT::i32, 14, 
/*20958*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20961*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (sra:i32 (mul:i32 (sra:i32 GPR:i32:$Rm, 16:i32), GPR:i32:$Rn), 16:i32) - Complexity = 19
                    // Dst: (SMULWT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*20972*/         /*Scope*/ 19, /*->20992*/
/*20973*/           OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*20975*/           OPC_EmitInteger, MVT::i32, 14, 
/*20978*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20981*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32) - Complexity = 19
                    // Dst: (t2SMULWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*20992*/         0, /*End of Scope*/
/*20993*/       /*Scope*/ 63, /*->21057*/
/*20994*/         OPC_RecordChild0, // #0 = $Rn
/*20995*/         OPC_MoveChild, 1,
/*20997*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*21000*/         OPC_RecordChild0, // #1 = $Rm
/*21001*/         OPC_MoveChild, 1,
/*21003*/         OPC_CheckValueType, MVT::i16,
/*21005*/         OPC_MoveParent,
/*21006*/         OPC_MoveParent,
/*21007*/         OPC_MoveParent,
/*21008*/         OPC_MoveChild, 1,
/*21010*/         OPC_CheckInteger, 16, 
/*21012*/         OPC_CheckType, MVT::i32,
/*21014*/         OPC_MoveParent,
/*21015*/         OPC_Scope, 19, /*->21036*/ // 2 children in Scope
/*21017*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21019*/           OPC_EmitInteger, MVT::i32, 14, 
/*21022*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21025*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sra:i32 (mul:i32 GPR:i32:$Rn, (sext_inreg:i32 GPR:i32:$Rm, i16:Other)), 16:i32) - Complexity = 14
                    // Dst: (SMULWB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*21036*/         /*Scope*/ 19, /*->21056*/
/*21037*/           OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*21039*/           OPC_EmitInteger, MVT::i32, 14, 
/*21042*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21045*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32) - Complexity = 14
                    // Dst: (t2SMULWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*21056*/         0, /*End of Scope*/
/*21057*/       /*Scope*/ 63, /*->21121*/
/*21058*/         OPC_MoveChild, 0,
/*21060*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*21063*/         OPC_RecordChild0, // #0 = $Rm
/*21064*/         OPC_MoveChild, 1,
/*21066*/         OPC_CheckValueType, MVT::i16,
/*21068*/         OPC_MoveParent,
/*21069*/         OPC_MoveParent,
/*21070*/         OPC_RecordChild1, // #1 = $Rn
/*21071*/         OPC_MoveParent,
/*21072*/         OPC_MoveChild, 1,
/*21074*/         OPC_CheckInteger, 16, 
/*21076*/         OPC_CheckType, MVT::i32,
/*21078*/         OPC_MoveParent,
/*21079*/         OPC_Scope, 19, /*->21100*/ // 2 children in Scope
/*21081*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21083*/           OPC_EmitInteger, MVT::i32, 14, 
/*21086*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21089*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (sra:i32 (mul:i32 (sext_inreg:i32 GPR:i32:$Rm, i16:Other), GPR:i32:$Rn), 16:i32) - Complexity = 14
                    // Dst: (SMULWB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*21100*/         /*Scope*/ 19, /*->21120*/
/*21101*/           OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*21103*/           OPC_EmitInteger, MVT::i32, 14, 
/*21106*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21109*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32) - Complexity = 14
                    // Dst: (t2SMULWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*21120*/         0, /*End of Scope*/
/*21121*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 29,  TARGET_VAL(ISD::BSWAP),// ->21154
/*21125*/       OPC_RecordChild0, // #0 = $Rm
/*21126*/       OPC_MoveParent,
/*21127*/       OPC_MoveChild, 1,
/*21129*/       OPC_CheckInteger, 16, 
/*21131*/       OPC_CheckType, MVT::i32,
/*21133*/       OPC_MoveParent,
/*21134*/       OPC_CheckType, MVT::i32,
/*21136*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*21138*/       OPC_EmitInteger, MVT::i32, 14, 
/*21141*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21144*/       OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sra:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
                // Dst: (REVSH:i32 GPR:i32:$Rm)
              0, // EndSwitchOpcode
/*21155*/   /*Scope*/ 30, /*->21186*/
/*21156*/     OPC_RecordNode, // #0 = $src
/*21157*/     OPC_CheckType, MVT::i32,
/*21159*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21161*/     OPC_CheckComplexPat, /*CP*/3, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*21164*/     OPC_EmitInteger, MVT::i32, 14, 
/*21167*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21170*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21173*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: shift_so_reg_reg:i32:$src - Complexity = 12
              // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*21186*/   /*Scope*/ 8|128,1/*136*/, /*->21324*/
/*21188*/     OPC_MoveChild, 0,
/*21190*/     OPC_SwitchOpcode /*2 cases */, 75,  TARGET_VAL(ISD::MUL),// ->21269
/*21194*/       OPC_RecordChild0, // #0 = $a
/*21195*/       OPC_Scope, 35, /*->21232*/ // 2 children in Scope
/*21197*/         OPC_RecordChild1, // #1 = $b
/*21198*/         OPC_MoveChild, 1,
/*21200*/         OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*21202*/         OPC_MoveParent,
/*21203*/         OPC_MoveParent,
/*21204*/         OPC_MoveChild, 1,
/*21206*/         OPC_CheckInteger, 16, 
/*21208*/         OPC_CheckType, MVT::i32,
/*21210*/         OPC_MoveParent,
/*21211*/         OPC_CheckType, MVT::i32,
/*21213*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21215*/         OPC_EmitInteger, MVT::i32, 14, 
/*21218*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21221*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32) - Complexity = 12
                  // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*21232*/       /*Scope*/ 35, /*->21268*/
/*21233*/         OPC_MoveChild, 0,
/*21235*/         OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*21237*/         OPC_MoveParent,
/*21238*/         OPC_RecordChild1, // #1 = $a
/*21239*/         OPC_MoveParent,
/*21240*/         OPC_MoveChild, 1,
/*21242*/         OPC_CheckInteger, 16, 
/*21244*/         OPC_CheckType, MVT::i32,
/*21246*/         OPC_MoveParent,
/*21247*/         OPC_CheckType, MVT::i32,
/*21249*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21251*/         OPC_EmitInteger, MVT::i32, 14, 
/*21254*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21257*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32) - Complexity = 12
                  // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*21268*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 51,  TARGET_VAL(ISD::BSWAP),// ->21323
/*21272*/       OPC_RecordChild0, // #0 = $Rm
/*21273*/       OPC_MoveParent,
/*21274*/       OPC_MoveChild, 1,
/*21276*/       OPC_CheckInteger, 16, 
/*21278*/       OPC_CheckType, MVT::i32,
/*21280*/       OPC_MoveParent,
/*21281*/       OPC_CheckType, MVT::i32,
/*21283*/       OPC_Scope, 18, /*->21303*/ // 2 children in Scope
/*21285*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*21287*/         OPC_EmitInteger, MVT::i32, 14, 
/*21290*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21293*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tREVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (tREVSH:i32 tGPR:i32:$Rm)
/*21303*/       /*Scope*/ 18, /*->21322*/
/*21304*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21306*/         OPC_EmitInteger, MVT::i32, 14, 
/*21309*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21312*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*21322*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*21324*/   /*Scope*/ 29, /*->21354*/
/*21325*/     OPC_RecordNode, // #0 = $src
/*21326*/     OPC_CheckType, MVT::i32,
/*21328*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21330*/     OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*21333*/     OPC_EmitInteger, MVT::i32, 14, 
/*21336*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21339*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21342*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
              // Src: shift_so_reg_imm:i32:$src - Complexity = 9
              // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*21354*/   /*Scope*/ 4|128,1/*132*/, /*->21488*/
/*21356*/     OPC_RecordChild0, // #0 = $Rm
/*21357*/     OPC_RecordChild1, // #1 = $imm5
/*21358*/     OPC_Scope, 72, /*->21432*/ // 2 children in Scope
/*21360*/       OPC_MoveChild, 1,
/*21362*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21365*/       OPC_CheckPredicate, 25, // Predicate_imm_sr
/*21367*/       OPC_CheckType, MVT::i32,
/*21369*/       OPC_MoveParent,
/*21370*/       OPC_CheckType, MVT::i32,
/*21372*/       OPC_Scope, 28, /*->21402*/ // 2 children in Scope
/*21374*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21376*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*21379*/         OPC_EmitConvertToTarget, 1,
/*21381*/         OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*21384*/         OPC_EmitInteger, MVT::i32, 14, 
/*21387*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21390*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tASRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (sra:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                  // Dst: (tASRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*21402*/       /*Scope*/ 28, /*->21431*/
/*21403*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21405*/         OPC_EmitConvertToTarget, 1,
/*21407*/         OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*21410*/         OPC_EmitInteger, MVT::i32, 14, 
/*21413*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21416*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21419*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ASRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2ASRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*21431*/       0, /*End of Scope*/
/*21432*/     /*Scope*/ 54, /*->21487*/
/*21433*/       OPC_CheckChild1Type, MVT::i32,
/*21435*/       OPC_CheckType, MVT::i32,
/*21437*/       OPC_Scope, 23, /*->21462*/ // 2 children in Scope
/*21439*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21441*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*21444*/         OPC_EmitInteger, MVT::i32, 14, 
/*21447*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21450*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tASRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (sra:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tASRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*21462*/       /*Scope*/ 23, /*->21486*/
/*21463*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21465*/         OPC_EmitInteger, MVT::i32, 14, 
/*21468*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21471*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21474*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ASRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (sra:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ASRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*21486*/       0, /*End of Scope*/
/*21487*/     0, /*End of Scope*/
/*21488*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 78|128,4/*590*/,  TARGET_VAL(ISD::INTRINSIC_VOID),// ->22083
/*21493*/   OPC_RecordNode,   // #0 = 'intrinsic_void' chained node
/*21494*/   OPC_MoveChild, 1,
/*21496*/   OPC_Scope, 111, /*->21609*/ // 7 children in Scope
/*21498*/     OPC_CheckInteger, 3, 
/*21500*/     OPC_MoveParent,
/*21501*/     OPC_RecordChild2, // #1 = $cop
/*21502*/     OPC_MoveChild, 2,
/*21504*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21507*/     OPC_MoveParent,
/*21508*/     OPC_RecordChild3, // #2 = $opc1
/*21509*/     OPC_MoveChild, 3,
/*21511*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21514*/     OPC_MoveParent,
/*21515*/     OPC_RecordChild4, // #3 = $CRd
/*21516*/     OPC_MoveChild, 4,
/*21518*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21521*/     OPC_MoveParent,
/*21522*/     OPC_RecordChild5, // #4 = $CRn
/*21523*/     OPC_MoveChild, 5,
/*21525*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21528*/     OPC_MoveParent,
/*21529*/     OPC_RecordChild6, // #5 = $CRm
/*21530*/     OPC_MoveChild, 6,
/*21532*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21535*/     OPC_MoveParent,
/*21536*/     OPC_RecordChild7, // #6 = $opc2
/*21537*/     OPC_MoveChild, 7,
/*21539*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21542*/     OPC_MoveParent,
/*21543*/     OPC_Scope, 35, /*->21580*/ // 2 children in Scope
/*21545*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21547*/       OPC_EmitMergeInputChains1_0,
/*21548*/       OPC_EmitConvertToTarget, 1,
/*21550*/       OPC_EmitConvertToTarget, 2,
/*21552*/       OPC_EmitConvertToTarget, 3,
/*21554*/       OPC_EmitConvertToTarget, 4,
/*21556*/       OPC_EmitConvertToTarget, 5,
/*21558*/       OPC_EmitConvertToTarget, 6,
/*21560*/       OPC_EmitInteger, MVT::i32, 14, 
/*21563*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21566*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CDP), 0|OPFL_Chain,
                    0/*#VTs*/, 8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                // Src: (intrinsic_void 3:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                // Dst: (CDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21580*/     /*Scope*/ 27, /*->21608*/
/*21581*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21583*/       OPC_EmitMergeInputChains1_0,
/*21584*/       OPC_EmitConvertToTarget, 1,
/*21586*/       OPC_EmitConvertToTarget, 2,
/*21588*/       OPC_EmitConvertToTarget, 3,
/*21590*/       OPC_EmitConvertToTarget, 4,
/*21592*/       OPC_EmitConvertToTarget, 5,
/*21594*/       OPC_EmitConvertToTarget, 6,
/*21596*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCDP), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 9, 10, 11, 12, 
                // Src: (intrinsic_void 3:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                // Dst: (tCDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21608*/     0, /*End of Scope*/
/*21609*/   /*Scope*/ 103, /*->21713*/
/*21610*/     OPC_CheckInteger, 4, 
/*21612*/     OPC_MoveParent,
/*21613*/     OPC_RecordChild2, // #1 = $cop
/*21614*/     OPC_MoveChild, 2,
/*21616*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21619*/     OPC_MoveParent,
/*21620*/     OPC_RecordChild3, // #2 = $opc1
/*21621*/     OPC_MoveChild, 3,
/*21623*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21626*/     OPC_MoveParent,
/*21627*/     OPC_RecordChild4, // #3 = $CRd
/*21628*/     OPC_MoveChild, 4,
/*21630*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21633*/     OPC_MoveParent,
/*21634*/     OPC_RecordChild5, // #4 = $CRn
/*21635*/     OPC_MoveChild, 5,
/*21637*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21640*/     OPC_MoveParent,
/*21641*/     OPC_RecordChild6, // #5 = $CRm
/*21642*/     OPC_MoveChild, 6,
/*21644*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21647*/     OPC_MoveParent,
/*21648*/     OPC_RecordChild7, // #6 = $opc2
/*21649*/     OPC_MoveChild, 7,
/*21651*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21654*/     OPC_MoveParent,
/*21655*/     OPC_Scope, 27, /*->21684*/ // 2 children in Scope
/*21657*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21659*/       OPC_EmitMergeInputChains1_0,
/*21660*/       OPC_EmitConvertToTarget, 1,
/*21662*/       OPC_EmitConvertToTarget, 2,
/*21664*/       OPC_EmitConvertToTarget, 3,
/*21666*/       OPC_EmitConvertToTarget, 4,
/*21668*/       OPC_EmitConvertToTarget, 5,
/*21670*/       OPC_EmitConvertToTarget, 6,
/*21672*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CDP2), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 9, 10, 11, 12, 
                // Src: (intrinsic_void 4:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                // Dst: (CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21684*/     /*Scope*/ 27, /*->21712*/
/*21685*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21687*/       OPC_EmitMergeInputChains1_0,
/*21688*/       OPC_EmitConvertToTarget, 1,
/*21690*/       OPC_EmitConvertToTarget, 2,
/*21692*/       OPC_EmitConvertToTarget, 3,
/*21694*/       OPC_EmitConvertToTarget, 4,
/*21696*/       OPC_EmitConvertToTarget, 5,
/*21698*/       OPC_EmitConvertToTarget, 6,
/*21700*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CDP2), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 9, 10, 11, 12, 
                // Src: (intrinsic_void 4:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                // Dst: (t2CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21712*/     0, /*End of Scope*/
/*21713*/   /*Scope*/ 101, /*->21815*/
/*21714*/     OPC_CheckInteger, 7, 
/*21716*/     OPC_MoveParent,
/*21717*/     OPC_RecordChild2, // #1 = $cop
/*21718*/     OPC_MoveChild, 2,
/*21720*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21723*/     OPC_MoveParent,
/*21724*/     OPC_RecordChild3, // #2 = $opc1
/*21725*/     OPC_MoveChild, 3,
/*21727*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21730*/     OPC_MoveParent,
/*21731*/     OPC_RecordChild4, // #3 = $Rt
/*21732*/     OPC_RecordChild5, // #4 = $CRn
/*21733*/     OPC_MoveChild, 5,
/*21735*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21738*/     OPC_MoveParent,
/*21739*/     OPC_RecordChild6, // #5 = $CRm
/*21740*/     OPC_MoveChild, 6,
/*21742*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21745*/     OPC_MoveParent,
/*21746*/     OPC_RecordChild7, // #6 = $opc2
/*21747*/     OPC_MoveChild, 7,
/*21749*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21752*/     OPC_MoveParent,
/*21753*/     OPC_Scope, 33, /*->21788*/ // 2 children in Scope
/*21755*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21757*/       OPC_EmitMergeInputChains1_0,
/*21758*/       OPC_EmitConvertToTarget, 1,
/*21760*/       OPC_EmitConvertToTarget, 2,
/*21762*/       OPC_EmitConvertToTarget, 4,
/*21764*/       OPC_EmitConvertToTarget, 5,
/*21766*/       OPC_EmitConvertToTarget, 6,
/*21768*/       OPC_EmitInteger, MVT::i32, 14, 
/*21771*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21774*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                    0/*#VTs*/, 8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                // Src: (intrinsic_void 7:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21788*/     /*Scope*/ 25, /*->21814*/
/*21789*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21791*/       OPC_EmitMergeInputChains1_0,
/*21792*/       OPC_EmitConvertToTarget, 1,
/*21794*/       OPC_EmitConvertToTarget, 2,
/*21796*/       OPC_EmitConvertToTarget, 4,
/*21798*/       OPC_EmitConvertToTarget, 5,
/*21800*/       OPC_EmitConvertToTarget, 6,
/*21802*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCR), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 3, 9, 10, 11, 
                // Src: (intrinsic_void 7:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (t2MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21814*/     0, /*End of Scope*/
/*21815*/   /*Scope*/ 93, /*->21909*/
/*21816*/     OPC_CheckInteger, 8, 
/*21818*/     OPC_MoveParent,
/*21819*/     OPC_RecordChild2, // #1 = $cop
/*21820*/     OPC_MoveChild, 2,
/*21822*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21825*/     OPC_MoveParent,
/*21826*/     OPC_RecordChild3, // #2 = $opc1
/*21827*/     OPC_MoveChild, 3,
/*21829*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21832*/     OPC_MoveParent,
/*21833*/     OPC_RecordChild4, // #3 = $Rt
/*21834*/     OPC_RecordChild5, // #4 = $CRn
/*21835*/     OPC_MoveChild, 5,
/*21837*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21840*/     OPC_MoveParent,
/*21841*/     OPC_RecordChild6, // #5 = $CRm
/*21842*/     OPC_MoveChild, 6,
/*21844*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21847*/     OPC_MoveParent,
/*21848*/     OPC_RecordChild7, // #6 = $opc2
/*21849*/     OPC_MoveChild, 7,
/*21851*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21854*/     OPC_MoveParent,
/*21855*/     OPC_Scope, 25, /*->21882*/ // 2 children in Scope
/*21857*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21859*/       OPC_EmitMergeInputChains1_0,
/*21860*/       OPC_EmitConvertToTarget, 1,
/*21862*/       OPC_EmitConvertToTarget, 2,
/*21864*/       OPC_EmitConvertToTarget, 4,
/*21866*/       OPC_EmitConvertToTarget, 5,
/*21868*/       OPC_EmitConvertToTarget, 6,
/*21870*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MCR2), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 3, 9, 10, 11, 
                // Src: (intrinsic_void 8:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21882*/     /*Scope*/ 25, /*->21908*/
/*21883*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21885*/       OPC_EmitMergeInputChains1_0,
/*21886*/       OPC_EmitConvertToTarget, 1,
/*21888*/       OPC_EmitConvertToTarget, 2,
/*21890*/       OPC_EmitConvertToTarget, 4,
/*21892*/       OPC_EmitConvertToTarget, 5,
/*21894*/       OPC_EmitConvertToTarget, 6,
/*21896*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCR2), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 3, 9, 10, 11, 
                // Src: (intrinsic_void 8:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (t2MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21908*/     0, /*End of Scope*/
/*21909*/   /*Scope*/ 78, /*->21988*/
/*21910*/     OPC_CheckInteger, 9, 
/*21912*/     OPC_MoveParent,
/*21913*/     OPC_RecordChild2, // #1 = $cop
/*21914*/     OPC_MoveChild, 2,
/*21916*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21919*/     OPC_MoveParent,
/*21920*/     OPC_RecordChild3, // #2 = $opc1
/*21921*/     OPC_MoveChild, 3,
/*21923*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21926*/     OPC_MoveParent,
/*21927*/     OPC_RecordChild4, // #3 = $Rt
/*21928*/     OPC_RecordChild5, // #4 = $Rt2
/*21929*/     OPC_RecordChild6, // #5 = $CRm
/*21930*/     OPC_MoveChild, 6,
/*21932*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21935*/     OPC_MoveParent,
/*21936*/     OPC_Scope, 28, /*->21966*/ // 2 children in Scope
/*21938*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21940*/       OPC_EmitMergeInputChains1_0,
/*21941*/       OPC_EmitConvertToTarget, 1,
/*21943*/       OPC_EmitConvertToTarget, 2,
/*21945*/       OPC_EmitConvertToTarget, 5,
/*21947*/       OPC_EmitInteger, MVT::i32, 14, 
/*21950*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21953*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MCRR), 0|OPFL_Chain,
                    0/*#VTs*/, 7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                // Src: (intrinsic_void 9:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                // Dst: (MCRR (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*21966*/     /*Scope*/ 20, /*->21987*/
/*21967*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21969*/       OPC_EmitMergeInputChains1_0,
/*21970*/       OPC_EmitConvertToTarget, 1,
/*21972*/       OPC_EmitConvertToTarget, 2,
/*21974*/       OPC_EmitConvertToTarget, 5,
/*21976*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCRR), 0|OPFL_Chain,
                    0/*#VTs*/, 5/*#Ops*/, 6, 7, 3, 4, 8, 
                // Src: (intrinsic_void 9:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                // Dst: (t2MCRR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*21987*/     0, /*End of Scope*/
/*21988*/   /*Scope*/ 70, /*->22059*/
/*21989*/     OPC_CheckInteger, 10, 
/*21991*/     OPC_MoveParent,
/*21992*/     OPC_RecordChild2, // #1 = $cop
/*21993*/     OPC_MoveChild, 2,
/*21995*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21998*/     OPC_MoveParent,
/*21999*/     OPC_RecordChild3, // #2 = $opc1
/*22000*/     OPC_MoveChild, 3,
/*22002*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22005*/     OPC_MoveParent,
/*22006*/     OPC_RecordChild4, // #3 = $Rt
/*22007*/     OPC_RecordChild5, // #4 = $Rt2
/*22008*/     OPC_RecordChild6, // #5 = $CRm
/*22009*/     OPC_MoveChild, 6,
/*22011*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22014*/     OPC_MoveParent,
/*22015*/     OPC_Scope, 20, /*->22037*/ // 2 children in Scope
/*22017*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22019*/       OPC_EmitMergeInputChains1_0,
/*22020*/       OPC_EmitConvertToTarget, 1,
/*22022*/       OPC_EmitConvertToTarget, 2,
/*22024*/       OPC_EmitConvertToTarget, 5,
/*22026*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MCRR2), 0|OPFL_Chain,
                    0/*#VTs*/, 5/*#Ops*/, 6, 7, 3, 4, 8, 
                // Src: (intrinsic_void 10:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                // Dst: (MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*22037*/     /*Scope*/ 20, /*->22058*/
/*22038*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22040*/       OPC_EmitMergeInputChains1_0,
/*22041*/       OPC_EmitConvertToTarget, 1,
/*22043*/       OPC_EmitConvertToTarget, 2,
/*22045*/       OPC_EmitConvertToTarget, 5,
/*22047*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCRR2), 0|OPFL_Chain,
                    0/*#VTs*/, 5/*#Ops*/, 6, 7, 3, 4, 8, 
                // Src: (intrinsic_void 10:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                // Dst: (t2MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*22058*/     0, /*End of Scope*/
/*22059*/   /*Scope*/ 22, /*->22082*/
/*22060*/     OPC_CheckInteger, 119, 
/*22062*/     OPC_MoveParent,
/*22063*/     OPC_RecordChild2, // #1 = $src
/*22064*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*22066*/     OPC_EmitMergeInputChains1_0,
/*22067*/     OPC_EmitInteger, MVT::i32, 14, 
/*22070*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22073*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMSR), 0|OPFL_Chain,
                  0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
              // Src: (intrinsic_void 119:iPTR, GPR:i32:$src) - Complexity = 8
              // Dst: (VMSR GPR:i32:$src)
/*22082*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 95|128,2/*351*/,  TARGET_VAL(ARMISD::PRELOAD),// ->22438
/*22087*/   OPC_RecordNode,   // #0 = 'ARMPreload' chained node
/*22088*/   OPC_RecordChild1, // #1 = $shift
/*22089*/   OPC_CheckChild1Type, MVT::i32,
/*22091*/   OPC_MoveChild, 2,
/*22093*/   OPC_CheckType, MVT::i32,
/*22095*/   OPC_Scope, 22|128,1/*150*/, /*->22248*/ // 2 children in Scope
/*22098*/     OPC_CheckInteger, 1, 
/*22100*/     OPC_MoveParent,
/*22101*/     OPC_MoveChild, 3,
/*22103*/     OPC_Scope, 34, /*->22139*/ // 2 children in Scope
/*22105*/       OPC_CheckInteger, 1, 
/*22107*/       OPC_MoveParent,
/*22108*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22110*/       OPC_Scope, 13, /*->22125*/ // 2 children in Scope
/*22112*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*22115*/         OPC_EmitMergeInputChains1_0,
/*22116*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLDrs), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 1:i32) - Complexity = 25
                  // Dst: (PLDrs ldst_so_reg:i32:$shift)
/*22125*/       /*Scope*/ 12, /*->22138*/
/*22126*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*22129*/         OPC_EmitMergeInputChains1_0,
/*22130*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLDi12), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                  // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 1:i32) - Complexity = 22
                  // Dst: (PLDi12 addrmode_imm12:i32:$addr)
/*22138*/       0, /*End of Scope*/
/*22139*/     /*Scope*/ 107, /*->22247*/
/*22140*/       OPC_CheckInteger, 0, 
/*22142*/       OPC_MoveParent,
/*22143*/       OPC_Scope, 15, /*->22160*/ // 4 children in Scope
/*22145*/         OPC_CheckPatternPredicate, 17, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*22147*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*22150*/         OPC_EmitMergeInputChains1_0,
/*22151*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLIrs), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 0:i32) - Complexity = 25
                  // Dst: (PLIrs ldst_so_reg:i32:$shift)
/*22160*/       /*Scope*/ 23, /*->22184*/
/*22161*/         OPC_CheckPatternPredicate, 18, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*22163*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*22166*/         OPC_EmitMergeInputChains1_0,
/*22167*/         OPC_EmitInteger, MVT::i32, 14, 
/*22170*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22173*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWs), 0|OPFL_Chain,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 1:i32, 0:i32) - Complexity = 25
                  // Dst: (t2PLDWs t2addrmode_so_reg:i32:$addr)
/*22184*/       /*Scope*/ 14, /*->22199*/
/*22185*/         OPC_CheckPatternPredicate, 17, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*22187*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*22190*/         OPC_EmitMergeInputChains1_0,
/*22191*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLIi12), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                  // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                  // Dst: (PLIi12 addrmode_imm12:i32:$addr)
/*22199*/       /*Scope*/ 46, /*->22246*/
/*22200*/         OPC_CheckPatternPredicate, 18, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*22202*/         OPC_Scope, 20, /*->22224*/ // 2 children in Scope
/*22204*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*22207*/           OPC_EmitMergeInputChains1_0,
/*22208*/           OPC_EmitInteger, MVT::i32, 14, 
/*22211*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22214*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWi12), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                    // Dst: (t2PLDWi12 t2addrmode_imm12:i32:$addr)
/*22224*/         /*Scope*/ 20, /*->22245*/
/*22225*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*22228*/           OPC_EmitMergeInputChains1_0,
/*22229*/           OPC_EmitInteger, MVT::i32, 14, 
/*22232*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22235*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWi8), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                    // Dst: (t2PLDWi8 t2addrmode_negimm8:i32:$addr)
/*22245*/         0, /*End of Scope*/
/*22246*/       0, /*End of Scope*/
/*22247*/     0, /*End of Scope*/
/*22248*/   /*Scope*/ 59|128,1/*187*/, /*->22437*/
/*22250*/     OPC_CheckInteger, 0, 
/*22252*/     OPC_MoveParent,
/*22253*/     OPC_MoveChild, 3,
/*22255*/     OPC_Scope, 107, /*->22364*/ // 2 children in Scope
/*22257*/       OPC_CheckInteger, 1, 
/*22259*/       OPC_MoveParent,
/*22260*/       OPC_Scope, 15, /*->22277*/ // 4 children in Scope
/*22262*/         OPC_CheckPatternPredicate, 19, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*22264*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*22267*/         OPC_EmitMergeInputChains1_0,
/*22268*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLDWrs), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ARMPreload ldst_so_reg:i32:$shift, 0:i32, 1:i32) - Complexity = 25
                  // Dst: (PLDWrs ldst_so_reg:i32:$shift)
/*22277*/       /*Scope*/ 23, /*->22301*/
/*22278*/         OPC_CheckPatternPredicate, 20, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*22280*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*22283*/         OPC_EmitMergeInputChains1_0,
/*22284*/         OPC_EmitInteger, MVT::i32, 14, 
/*22287*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22290*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIs), 0|OPFL_Chain,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 1:i32) - Complexity = 25
                  // Dst: (t2PLIs t2addrmode_so_reg:i32:$addr)
/*22301*/       /*Scope*/ 14, /*->22316*/
/*22302*/         OPC_CheckPatternPredicate, 19, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*22304*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*22307*/         OPC_EmitMergeInputChains1_0,
/*22308*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLDWi12), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                  // Src: (ARMPreload addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                  // Dst: (PLDWi12 addrmode_imm12:i32:$addr)
/*22316*/       /*Scope*/ 46, /*->22363*/
/*22317*/         OPC_CheckPatternPredicate, 20, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*22319*/         OPC_Scope, 20, /*->22341*/ // 2 children in Scope
/*22321*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*22324*/           OPC_EmitMergeInputChains1_0,
/*22325*/           OPC_EmitInteger, MVT::i32, 14, 
/*22328*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22331*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIi12), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                    // Dst: (t2PLIi12 t2addrmode_imm12:i32:$addr)
/*22341*/         /*Scope*/ 20, /*->22362*/
/*22342*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*22345*/           OPC_EmitMergeInputChains1_0,
/*22346*/           OPC_EmitInteger, MVT::i32, 14, 
/*22349*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22352*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIi8), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                    // Dst: (t2PLIi8 t2addrmode_negimm8:i32:$addr)
/*22362*/         0, /*End of Scope*/
/*22363*/       0, /*End of Scope*/
/*22364*/     /*Scope*/ 71, /*->22436*/
/*22365*/       OPC_CheckInteger, 0, 
/*22367*/       OPC_MoveParent,
/*22368*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22370*/       OPC_Scope, 21, /*->22393*/ // 3 children in Scope
/*22372*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*22375*/         OPC_EmitMergeInputChains1_0,
/*22376*/         OPC_EmitInteger, MVT::i32, 14, 
/*22379*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22382*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDs), 0|OPFL_Chain,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 0:i32) - Complexity = 25
                  // Dst: (t2PLDs t2addrmode_so_reg:i32:$addr)
/*22393*/       /*Scope*/ 20, /*->22414*/
/*22394*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*22397*/         OPC_EmitMergeInputChains1_0,
/*22398*/         OPC_EmitInteger, MVT::i32, 14, 
/*22401*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22404*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDi12), 0|OPFL_Chain,
                      0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                  // Dst: (t2PLDi12 t2addrmode_imm12:i32:$addr)
/*22414*/       /*Scope*/ 20, /*->22435*/
/*22415*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*22418*/         OPC_EmitMergeInputChains1_0,
/*22419*/         OPC_EmitInteger, MVT::i32, 14, 
/*22422*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22425*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDi8), 0|OPFL_Chain,
                      0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                  // Dst: (t2PLDi8 t2addrmode_negimm8:i32:$addr)
/*22435*/       0, /*End of Scope*/
/*22436*/     0, /*End of Scope*/
/*22437*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::BR_JT),// ->22589
/*22442*/   OPC_RecordNode,   // #0 = 'ARMbrjt' chained node
/*22443*/   OPC_Scope, 93, /*->22538*/ // 2 children in Scope
/*22445*/     OPC_MoveChild, 1,
/*22447*/     OPC_SwitchOpcode /*2 cases */, 49,  TARGET_VAL(ISD::LOAD),// ->22500
/*22451*/       OPC_RecordMemRef,
/*22452*/       OPC_RecordNode, // #1 = 'ld' chained node
/*22453*/       OPC_CheckFoldableChainNode,
/*22454*/       OPC_RecordChild1, // #2 = $target
/*22455*/       OPC_CheckChild1Type, MVT::i32,
/*22457*/       OPC_CheckPredicate, 26, // Predicate_unindexedload
/*22459*/       OPC_CheckPredicate, 27, // Predicate_load
/*22461*/       OPC_CheckType, MVT::i32,
/*22463*/       OPC_MoveParent,
/*22464*/       OPC_RecordChild2, // #3 = $jt
/*22465*/       OPC_MoveChild, 2,
/*22467*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*22470*/       OPC_MoveParent,
/*22471*/       OPC_RecordChild3, // #4 = $id
/*22472*/       OPC_MoveChild, 3,
/*22474*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22477*/       OPC_MoveParent,
/*22478*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22480*/       OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectAddrMode2:$target #5 #6 #7
/*22483*/       OPC_EmitMergeInputChains, 2, 0, 1, 
/*22487*/       OPC_EmitConvertToTarget, 4,
/*22489*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTm), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 5, 6, 7, 3, 8, 
                // Src: (ARMbrjt (ld:i32 addrmode2:i32:$target)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 25
                // Dst: (BR_JTm addrmode2:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
              /*SwitchOpcode*/ 34,  TARGET_VAL(ISD::ADD),// ->22537
/*22503*/       OPC_RecordChild0, // #1 = $target
/*22504*/       OPC_RecordChild1, // #2 = $idx
/*22505*/       OPC_CheckType, MVT::i32,
/*22507*/       OPC_MoveParent,
/*22508*/       OPC_RecordChild2, // #3 = $jt
/*22509*/       OPC_MoveChild, 2,
/*22511*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*22514*/       OPC_MoveParent,
/*22515*/       OPC_RecordChild3, // #4 = $id
/*22516*/       OPC_MoveChild, 3,
/*22518*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22521*/       OPC_MoveParent,
/*22522*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22524*/       OPC_EmitMergeInputChains1_0,
/*22525*/       OPC_EmitConvertToTarget, 4,
/*22527*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTadd), 0|OPFL_Chain,
                    0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 5, 
                // Src: (ARMbrjt (add:i32 GPR:i32:$target, GPR:i32:$idx), (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 12
                // Dst: (BR_JTadd GPR:i32:$target, GPR:i32:$idx, (tjumptable:i32):$jt, (imm:i32):$id)
              0, // EndSwitchOpcode
/*22538*/   /*Scope*/ 49, /*->22588*/
/*22539*/     OPC_RecordChild1, // #1 = $target
/*22540*/     OPC_CheckChild1Type, MVT::i32,
/*22542*/     OPC_RecordChild2, // #2 = $jt
/*22543*/     OPC_MoveChild, 2,
/*22545*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*22548*/     OPC_MoveParent,
/*22549*/     OPC_RecordChild3, // #3 = $id
/*22550*/     OPC_MoveChild, 3,
/*22552*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22555*/     OPC_MoveParent,
/*22556*/     OPC_Scope, 14, /*->22572*/ // 2 children in Scope
/*22558*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22560*/       OPC_EmitMergeInputChains1_0,
/*22561*/       OPC_EmitConvertToTarget, 3,
/*22563*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTr), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 4, 
                // Src: (ARMbrjt GPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
                // Dst: (BR_JTr GPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
/*22572*/     /*Scope*/ 14, /*->22587*/
/*22573*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*22575*/       OPC_EmitMergeInputChains1_0,
/*22576*/       OPC_EmitConvertToTarget, 3,
/*22578*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBR_JTr), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 4, 
                // Src: (ARMbrjt tGPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
                // Dst: (tBR_JTr tGPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
/*22587*/     0, /*End of Scope*/
/*22588*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 50|128,17/*2226*/,  TARGET_VAL(ISD::STORE),// ->24819
/*22593*/   OPC_RecordMemRef,
/*22594*/   OPC_RecordNode,   // #0 = 'ist' chained node
/*22595*/   OPC_Scope, 85|128,2/*341*/, /*->22939*/ // 4 children in Scope
/*22598*/     OPC_MoveChild, 1,
/*22600*/     OPC_SwitchOpcode /*2 cases */, 91|128,1/*219*/,  TARGET_VAL(ARMISD::VGETLANEu),// ->22824
/*22605*/       OPC_RecordChild0, // #1 = $Vd
/*22606*/       OPC_Scope, 53, /*->22661*/ // 4 children in Scope
/*22608*/         OPC_CheckChild0Type, MVT::v8i8,
/*22610*/         OPC_RecordChild1, // #2 = $lane
/*22611*/         OPC_MoveChild, 1,
/*22613*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22616*/         OPC_MoveParent,
/*22617*/         OPC_MoveParent,
/*22618*/         OPC_RecordChild2, // #3 = $Rn
/*22619*/         OPC_RecordChild3, // #4 = $Rm
/*22620*/         OPC_CheckChild3Type, MVT::i32,
/*22622*/         OPC_CheckPredicate, 28, // Predicate_itruncstore
/*22624*/         OPC_CheckPredicate, 29, // Predicate_post_truncst
/*22626*/         OPC_CheckPredicate, 30, // Predicate_post_truncsti8
/*22628*/         OPC_CheckType, MVT::i32,
/*22630*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*22632*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*22635*/         OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*22638*/         OPC_EmitMergeInputChains1_0,
/*22639*/         OPC_EmitConvertToTarget, 2,
/*22641*/         OPC_EmitInteger, MVT::i32, 14, 
/*22644*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22647*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd8_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                  // Dst: (VST1LNd8_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v8i8:$Vd, (imm:i32):$lane)
/*22661*/       /*Scope*/ 53, /*->22715*/
/*22662*/         OPC_CheckChild0Type, MVT::v4i16,
/*22664*/         OPC_RecordChild1, // #2 = $lane
/*22665*/         OPC_MoveChild, 1,
/*22667*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22670*/         OPC_MoveParent,
/*22671*/         OPC_MoveParent,
/*22672*/         OPC_RecordChild2, // #3 = $Rn
/*22673*/         OPC_RecordChild3, // #4 = $Rm
/*22674*/         OPC_CheckChild3Type, MVT::i32,
/*22676*/         OPC_CheckPredicate, 28, // Predicate_itruncstore
/*22678*/         OPC_CheckPredicate, 29, // Predicate_post_truncst
/*22680*/         OPC_CheckPredicate, 31, // Predicate_post_truncsti16
/*22682*/         OPC_CheckType, MVT::i32,
/*22684*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*22686*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*22689*/         OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*22692*/         OPC_EmitMergeInputChains1_0,
/*22693*/         OPC_EmitConvertToTarget, 2,
/*22695*/         OPC_EmitInteger, MVT::i32, 14, 
/*22698*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22701*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd16_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                  // Dst: (VST1LNd16_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v4i16:$Vd, (imm:i32):$lane)
/*22715*/       /*Scope*/ 53, /*->22769*/
/*22716*/         OPC_CheckChild0Type, MVT::v16i8,
/*22718*/         OPC_RecordChild1, // #2 = $lane
/*22719*/         OPC_MoveChild, 1,
/*22721*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22724*/         OPC_MoveParent,
/*22725*/         OPC_MoveParent,
/*22726*/         OPC_RecordChild2, // #3 = $addr
/*22727*/         OPC_RecordChild3, // #4 = $offset
/*22728*/         OPC_CheckChild3Type, MVT::i32,
/*22730*/         OPC_CheckPredicate, 28, // Predicate_itruncstore
/*22732*/         OPC_CheckPredicate, 29, // Predicate_post_truncst
/*22734*/         OPC_CheckPredicate, 30, // Predicate_post_truncsti8
/*22736*/         OPC_CheckType, MVT::i32,
/*22738*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*22740*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*22743*/         OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*22746*/         OPC_EmitMergeInputChains1_0,
/*22747*/         OPC_EmitConvertToTarget, 2,
/*22749*/         OPC_EmitInteger, MVT::i32, 14, 
/*22752*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22755*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq8Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                  // Dst: (VST1LNq8Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v16i8:$src, (imm:i32):$lane)
/*22769*/       /*Scope*/ 53, /*->22823*/
/*22770*/         OPC_CheckChild0Type, MVT::v8i16,
/*22772*/         OPC_RecordChild1, // #2 = $lane
/*22773*/         OPC_MoveChild, 1,
/*22775*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22778*/         OPC_MoveParent,
/*22779*/         OPC_MoveParent,
/*22780*/         OPC_RecordChild2, // #3 = $addr
/*22781*/         OPC_RecordChild3, // #4 = $offset
/*22782*/         OPC_CheckChild3Type, MVT::i32,
/*22784*/         OPC_CheckPredicate, 28, // Predicate_itruncstore
/*22786*/         OPC_CheckPredicate, 29, // Predicate_post_truncst
/*22788*/         OPC_CheckPredicate, 31, // Predicate_post_truncsti16
/*22790*/         OPC_CheckType, MVT::i32,
/*22792*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*22794*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*22797*/         OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*22800*/         OPC_EmitMergeInputChains1_0,
/*22801*/         OPC_EmitConvertToTarget, 2,
/*22803*/         OPC_EmitInteger, MVT::i32, 14, 
/*22806*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22809*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq16Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                  // Dst: (VST1LNq16Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v8i16:$src, (imm:i32):$lane)
/*22823*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 111,  TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->22938
/*22827*/       OPC_RecordChild0, // #1 = $Vd
/*22828*/       OPC_Scope, 53, /*->22883*/ // 2 children in Scope
/*22830*/         OPC_CheckChild0Type, MVT::v2i32,
/*22832*/         OPC_RecordChild1, // #2 = $lane
/*22833*/         OPC_MoveChild, 1,
/*22835*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22838*/         OPC_MoveParent,
/*22839*/         OPC_CheckType, MVT::i32,
/*22841*/         OPC_MoveParent,
/*22842*/         OPC_RecordChild2, // #3 = $Rn
/*22843*/         OPC_RecordChild3, // #4 = $Rm
/*22844*/         OPC_CheckChild3Type, MVT::i32,
/*22846*/         OPC_CheckPredicate, 32, // Predicate_istore
/*22848*/         OPC_CheckPredicate, 33, // Predicate_post_store
/*22850*/         OPC_CheckType, MVT::i32,
/*22852*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*22854*/         OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*22857*/         OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*22860*/         OPC_EmitMergeInputChains1_0,
/*22861*/         OPC_EmitConvertToTarget, 2,
/*22863*/         OPC_EmitInteger, MVT::i32, 14, 
/*22866*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22869*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                  // Dst: (VST1LNd32_UPD:i32 addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm, DPR:v2i32:$Vd, (imm:i32):$lane)
/*22883*/       /*Scope*/ 53, /*->22937*/
/*22884*/         OPC_CheckChild0Type, MVT::v4i32,
/*22886*/         OPC_RecordChild1, // #2 = $lane
/*22887*/         OPC_MoveChild, 1,
/*22889*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22892*/         OPC_MoveParent,
/*22893*/         OPC_CheckType, MVT::i32,
/*22895*/         OPC_MoveParent,
/*22896*/         OPC_RecordChild2, // #3 = $addr
/*22897*/         OPC_RecordChild3, // #4 = $offset
/*22898*/         OPC_CheckChild3Type, MVT::i32,
/*22900*/         OPC_CheckPredicate, 32, // Predicate_istore
/*22902*/         OPC_CheckPredicate, 33, // Predicate_post_store
/*22904*/         OPC_CheckType, MVT::i32,
/*22906*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*22908*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*22911*/         OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*22914*/         OPC_EmitMergeInputChains1_0,
/*22915*/         OPC_EmitConvertToTarget, 2,
/*22917*/         OPC_EmitInteger, MVT::i32, 14, 
/*22920*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22923*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                  // Dst: (VST1LNq32Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v4i32:$src, (imm:i32):$lane)
/*22937*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*22939*/   /*Scope*/ 5|128,2/*261*/, /*->23202*/
/*22941*/     OPC_RecordChild1, // #1 = $src
/*22942*/     OPC_CheckChild1Type, MVT::i32,
/*22944*/     OPC_RecordChild2, // #2 = $addr
/*22945*/     OPC_Scope, 89, /*->23036*/ // 2 children in Scope
/*22947*/       OPC_CheckChild2Type, MVT::i32,
/*22949*/       OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*22951*/       OPC_Scope, 25, /*->22978*/ // 2 children in Scope
/*22953*/         OPC_CheckPredicate, 35, // Predicate_store
/*22955*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22957*/         OPC_CheckComplexPat, /*CP*/14, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*22960*/         OPC_EmitMergeInputChains1_0,
/*22961*/         OPC_EmitInteger, MVT::i32, 14, 
/*22964*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22967*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTR), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 23
                  // Dst: (PICSTR GPR:i32:$src, addrmodepc:i32:$addr)
/*22978*/       /*Scope*/ 56, /*->23035*/
/*22979*/         OPC_CheckPredicate, 36, // Predicate_truncstore
/*22981*/         OPC_Scope, 25, /*->23008*/ // 2 children in Scope
/*22983*/           OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*22985*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22987*/           OPC_CheckComplexPat, /*CP*/14, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*22990*/           OPC_EmitMergeInputChains1_0,
/*22991*/           OPC_EmitInteger, MVT::i32, 14, 
/*22994*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22997*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTRH), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 23
                    // Dst: (PICSTRH GPR:i32:$src, addrmodepc:i32:$addr)
/*23008*/         /*Scope*/ 25, /*->23034*/
/*23009*/           OPC_CheckPredicate, 38, // Predicate_truncstorei8
/*23011*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23013*/           OPC_CheckComplexPat, /*CP*/14, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*23016*/           OPC_EmitMergeInputChains1_0,
/*23017*/           OPC_EmitInteger, MVT::i32, 14, 
/*23020*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23023*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTRB), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 23
                    // Dst: (PICSTRB GPR:i32:$src, addrmodepc:i32:$addr)
/*23034*/         0, /*End of Scope*/
/*23035*/       0, /*End of Scope*/
/*23036*/     /*Scope*/ 35|128,1/*163*/, /*->23201*/
/*23038*/       OPC_RecordChild3, // #3 = $offset
/*23039*/       OPC_CheckChild3Type, MVT::i32,
/*23041*/       OPC_CheckType, MVT::i32,
/*23043*/       OPC_Scope, 59, /*->23104*/ // 2 children in Scope
/*23045*/         OPC_CheckPredicate, 32, // Predicate_istore
/*23047*/         OPC_CheckPredicate, 33, // Predicate_post_store
/*23049*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23051*/         OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*23054*/         OPC_Scope, 23, /*->23079*/ // 2 children in Scope
/*23056*/           OPC_CheckComplexPat, /*CP*/16, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*23059*/           OPC_EmitMergeInputChains1_0,
/*23060*/           OPC_EmitInteger, MVT::i32, 14, 
/*23063*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23066*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STR_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                    // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                    // Dst: (STR_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*23079*/         /*Scope*/ 23, /*->23103*/
/*23080*/           OPC_CheckComplexPat, /*CP*/17, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*23083*/           OPC_EmitMergeInputChains1_0,
/*23084*/           OPC_EmitInteger, MVT::i32, 14, 
/*23087*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23090*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STR_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                    // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                    // Dst: (STR_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*23103*/         0, /*End of Scope*/
/*23104*/       /*Scope*/ 95, /*->23200*/
/*23105*/         OPC_CheckPredicate, 28, // Predicate_itruncstore
/*23107*/         OPC_CheckPredicate, 29, // Predicate_post_truncst
/*23109*/         OPC_Scope, 57, /*->23168*/ // 2 children in Scope
/*23111*/           OPC_CheckPredicate, 30, // Predicate_post_truncsti8
/*23113*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23115*/           OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*23118*/           OPC_Scope, 23, /*->23143*/ // 2 children in Scope
/*23120*/             OPC_CheckComplexPat, /*CP*/16, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*23123*/             OPC_EmitMergeInputChains1_0,
/*23124*/             OPC_EmitInteger, MVT::i32, 14, 
/*23127*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23130*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRB_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                      // Dst: (STRB_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*23143*/           /*Scope*/ 23, /*->23167*/
/*23144*/             OPC_CheckComplexPat, /*CP*/17, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*23147*/             OPC_EmitMergeInputChains1_0,
/*23148*/             OPC_EmitInteger, MVT::i32, 14, 
/*23151*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23154*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRB_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                      // Dst: (STRB_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*23167*/           0, /*End of Scope*/
/*23168*/         /*Scope*/ 30, /*->23199*/
/*23169*/           OPC_CheckPredicate, 31, // Predicate_post_truncsti16
/*23171*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23173*/           OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*23176*/           OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectAddrMode3Offset:$offset #5 #6
/*23179*/           OPC_EmitMergeInputChains1_0,
/*23180*/           OPC_EmitInteger, MVT::i32, 14, 
/*23183*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23186*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                    // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 19
                    // Dst: (STRH_POST:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)
/*23199*/         0, /*End of Scope*/
/*23200*/       0, /*End of Scope*/
/*23201*/     0, /*End of Scope*/
/*23202*/   /*Scope*/ 126|128,2/*382*/, /*->23586*/
/*23204*/     OPC_MoveChild, 1,
/*23206*/     OPC_SwitchOpcode /*2 cases */, 59|128,1/*187*/,  TARGET_VAL(ARMISD::VGETLANEu),// ->23398
/*23211*/       OPC_RecordChild0, // #1 = $Vd
/*23212*/       OPC_Scope, 45, /*->23259*/ // 4 children in Scope
/*23214*/         OPC_CheckChild0Type, MVT::v8i8,
/*23216*/         OPC_RecordChild1, // #2 = $lane
/*23217*/         OPC_MoveChild, 1,
/*23219*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23222*/         OPC_MoveParent,
/*23223*/         OPC_MoveParent,
/*23224*/         OPC_RecordChild2, // #3 = $Rn
/*23225*/         OPC_CheckChild2Type, MVT::i32,
/*23227*/         OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*23229*/         OPC_CheckPredicate, 36, // Predicate_truncstore
/*23231*/         OPC_CheckPredicate, 38, // Predicate_truncstorei8
/*23233*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*23235*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*23238*/         OPC_EmitMergeInputChains1_0,
/*23239*/         OPC_EmitConvertToTarget, 2,
/*23241*/         OPC_EmitInteger, MVT::i32, 14, 
/*23244*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23247*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                  // Dst: (VST1LNd8 addrmode6:i32:$Rn, DPR:v8i8:$Vd, (imm:i32):$lane)
/*23259*/       /*Scope*/ 45, /*->23305*/
/*23260*/         OPC_CheckChild0Type, MVT::v4i16,
/*23262*/         OPC_RecordChild1, // #2 = $lane
/*23263*/         OPC_MoveChild, 1,
/*23265*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23268*/         OPC_MoveParent,
/*23269*/         OPC_MoveParent,
/*23270*/         OPC_RecordChild2, // #3 = $Rn
/*23271*/         OPC_CheckChild2Type, MVT::i32,
/*23273*/         OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*23275*/         OPC_CheckPredicate, 36, // Predicate_truncstore
/*23277*/         OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*23279*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*23281*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*23284*/         OPC_EmitMergeInputChains1_0,
/*23285*/         OPC_EmitConvertToTarget, 2,
/*23287*/         OPC_EmitInteger, MVT::i32, 14, 
/*23290*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23293*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                  // Dst: (VST1LNd16 addrmode6:i32:$Rn, DPR:v4i16:$Vd, (imm:i32):$lane)
/*23305*/       /*Scope*/ 45, /*->23351*/
/*23306*/         OPC_CheckChild0Type, MVT::v16i8,
/*23308*/         OPC_RecordChild1, // #2 = $lane
/*23309*/         OPC_MoveChild, 1,
/*23311*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23314*/         OPC_MoveParent,
/*23315*/         OPC_MoveParent,
/*23316*/         OPC_RecordChild2, // #3 = $addr
/*23317*/         OPC_CheckChild2Type, MVT::i32,
/*23319*/         OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*23321*/         OPC_CheckPredicate, 36, // Predicate_truncstore
/*23323*/         OPC_CheckPredicate, 38, // Predicate_truncstorei8
/*23325*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*23327*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*23330*/         OPC_EmitMergeInputChains1_0,
/*23331*/         OPC_EmitConvertToTarget, 2,
/*23333*/         OPC_EmitInteger, MVT::i32, 14, 
/*23336*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23339*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                  // Dst: (VST1LNq8Pseudo addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*23351*/       /*Scope*/ 45, /*->23397*/
/*23352*/         OPC_CheckChild0Type, MVT::v8i16,
/*23354*/         OPC_RecordChild1, // #2 = $lane
/*23355*/         OPC_MoveChild, 1,
/*23357*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23360*/         OPC_MoveParent,
/*23361*/         OPC_MoveParent,
/*23362*/         OPC_RecordChild2, // #3 = $addr
/*23363*/         OPC_CheckChild2Type, MVT::i32,
/*23365*/         OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*23367*/         OPC_CheckPredicate, 36, // Predicate_truncstore
/*23369*/         OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*23371*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*23373*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*23376*/         OPC_EmitMergeInputChains1_0,
/*23377*/         OPC_EmitConvertToTarget, 2,
/*23379*/         OPC_EmitInteger, MVT::i32, 14, 
/*23382*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23385*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                  // Dst: (VST1LNq16Pseudo addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*23397*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->23585
/*23402*/       OPC_RecordChild0, // #1 = $Vd
/*23403*/       OPC_Scope, 45, /*->23450*/ // 4 children in Scope
/*23405*/         OPC_CheckChild0Type, MVT::v2i32,
/*23407*/         OPC_RecordChild1, // #2 = $lane
/*23408*/         OPC_MoveChild, 1,
/*23410*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23413*/         OPC_MoveParent,
/*23414*/         OPC_CheckType, MVT::i32,
/*23416*/         OPC_MoveParent,
/*23417*/         OPC_RecordChild2, // #3 = $Rn
/*23418*/         OPC_CheckChild2Type, MVT::i32,
/*23420*/         OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*23422*/         OPC_CheckPredicate, 35, // Predicate_store
/*23424*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*23426*/         OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*23429*/         OPC_EmitMergeInputChains1_0,
/*23430*/         OPC_EmitConvertToTarget, 2,
/*23432*/         OPC_EmitInteger, MVT::i32, 14, 
/*23435*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23438*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNd32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$Vd, (imm:i32):$lane)
/*23450*/       /*Scope*/ 45, /*->23496*/
/*23451*/         OPC_CheckChild0Type, MVT::v4i32,
/*23453*/         OPC_RecordChild1, // #2 = $lane
/*23454*/         OPC_MoveChild, 1,
/*23456*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23459*/         OPC_MoveParent,
/*23460*/         OPC_CheckType, MVT::i32,
/*23462*/         OPC_MoveParent,
/*23463*/         OPC_RecordChild2, // #3 = $addr
/*23464*/         OPC_CheckChild2Type, MVT::i32,
/*23466*/         OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*23468*/         OPC_CheckPredicate, 35, // Predicate_store
/*23470*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*23472*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*23475*/         OPC_EmitMergeInputChains1_0,
/*23476*/         OPC_EmitConvertToTarget, 2,
/*23478*/         OPC_EmitInteger, MVT::i32, 14, 
/*23481*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23484*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*23496*/       /*Scope*/ 43, /*->23540*/
/*23497*/         OPC_CheckChild0Type, MVT::v2f32,
/*23499*/         OPC_RecordChild1, // #2 = $lane
/*23500*/         OPC_MoveChild, 1,
/*23502*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23505*/         OPC_MoveParent,
/*23506*/         OPC_CheckType, MVT::f32,
/*23508*/         OPC_MoveParent,
/*23509*/         OPC_RecordChild2, // #3 = $addr
/*23510*/         OPC_CheckChild2Type, MVT::i32,
/*23512*/         OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*23514*/         OPC_CheckPredicate, 35, // Predicate_store
/*23516*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*23519*/         OPC_EmitMergeInputChains1_0,
/*23520*/         OPC_EmitConvertToTarget, 2,
/*23522*/         OPC_EmitInteger, MVT::i32, 14, 
/*23525*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23528*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:f32 DPR:v2f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNd32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
/*23540*/       /*Scope*/ 43, /*->23584*/
/*23541*/         OPC_CheckChild0Type, MVT::v4f32,
/*23543*/         OPC_RecordChild1, // #2 = $lane
/*23544*/         OPC_MoveChild, 1,
/*23546*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23549*/         OPC_MoveParent,
/*23550*/         OPC_CheckType, MVT::f32,
/*23552*/         OPC_MoveParent,
/*23553*/         OPC_RecordChild2, // #3 = $addr
/*23554*/         OPC_CheckChild2Type, MVT::i32,
/*23556*/         OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*23558*/         OPC_CheckPredicate, 35, // Predicate_store
/*23560*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*23563*/         OPC_EmitMergeInputChains1_0,
/*23564*/         OPC_EmitConvertToTarget, 2,
/*23566*/         OPC_EmitInteger, MVT::i32, 14, 
/*23569*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23572*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:f32 QPR:v4f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
/*23584*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*23586*/   /*Scope*/ 78|128,9/*1230*/, /*->24818*/
/*23588*/     OPC_RecordChild1, // #1 = $Rt
/*23589*/     OPC_Scope, 47|128,7/*943*/, /*->24535*/ // 4 children in Scope
/*23592*/       OPC_CheckChild1Type, MVT::i32,
/*23594*/       OPC_RecordChild2, // #2 = $shift
/*23595*/       OPC_Scope, 50|128,1/*178*/, /*->23776*/ // 4 children in Scope
/*23598*/         OPC_CheckChild2Type, MVT::i32,
/*23600*/         OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*23602*/         OPC_Scope, 26, /*->23630*/ // 4 children in Scope
/*23604*/           OPC_CheckPredicate, 35, // Predicate_store
/*23606*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23608*/           OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*23611*/           OPC_EmitMergeInputChains1_0,
/*23612*/           OPC_EmitInteger, MVT::i32, 14, 
/*23615*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23618*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (STRrs GPR:i32:$Rt, ldst_so_reg:i32:$shift)
/*23630*/         /*Scope*/ 58, /*->23689*/
/*23631*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*23633*/           OPC_Scope, 26, /*->23661*/ // 2 children in Scope
/*23635*/             OPC_CheckPredicate, 38, // Predicate_truncstorei8
/*23637*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23639*/             OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*23642*/             OPC_EmitMergeInputChains1_0,
/*23643*/             OPC_EmitInteger, MVT::i32, 14, 
/*23646*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23649*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (STRBrs GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)
/*23661*/           /*Scope*/ 26, /*->23688*/
/*23662*/             OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*23664*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23666*/             OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode3:$addr #3 #4 #5
/*23669*/             OPC_EmitMergeInputChains1_0,
/*23670*/             OPC_EmitInteger, MVT::i32, 14, 
/*23673*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23676*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPR:i32:$Rt, addrmode3:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (STRH GPR:i32:$Rt, addrmode3:i32:$addr)
/*23688*/           0, /*End of Scope*/
/*23689*/         /*Scope*/ 26, /*->23716*/
/*23690*/           OPC_CheckPredicate, 35, // Predicate_store
/*23692*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23694*/           OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*23697*/           OPC_EmitMergeInputChains1_0,
/*23698*/           OPC_EmitInteger, MVT::i32, 14, 
/*23701*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23704*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (t2STRs GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*23716*/         /*Scope*/ 58, /*->23775*/
/*23717*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*23719*/           OPC_Scope, 26, /*->23747*/ // 2 children in Scope
/*23721*/             OPC_CheckPredicate, 38, // Predicate_truncstorei8
/*23723*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23725*/             OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*23728*/             OPC_EmitMergeInputChains1_0,
/*23729*/             OPC_EmitInteger, MVT::i32, 14, 
/*23732*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23735*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (t2STRBs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*23747*/           /*Scope*/ 26, /*->23774*/
/*23748*/             OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*23750*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23752*/             OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*23755*/             OPC_EmitMergeInputChains1_0,
/*23756*/             OPC_EmitInteger, MVT::i32, 14, 
/*23759*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23762*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (t2STRHs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*23774*/           0, /*End of Scope*/
/*23775*/         0, /*End of Scope*/
/*23776*/       /*Scope*/ 106, /*->23883*/
/*23777*/         OPC_RecordChild3, // #3 = $offset
/*23778*/         OPC_CheckChild3Type, MVT::i32,
/*23780*/         OPC_CheckType, MVT::i32,
/*23782*/         OPC_Scope, 31, /*->23815*/ // 2 children in Scope
/*23784*/           OPC_CheckPredicate, 32, // Predicate_istore
/*23786*/           OPC_CheckPredicate, 33, // Predicate_post_store
/*23788*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23790*/           OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*23793*/           OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*23796*/           OPC_EmitMergeInputChains1_0,
/*23797*/           OPC_EmitInteger, MVT::i32, 14, 
/*23800*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23803*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STR_POST), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                    // Src: (ist:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 16
                    // Dst: (t2STR_POST:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*23815*/         /*Scope*/ 66, /*->23882*/
/*23816*/           OPC_CheckPredicate, 28, // Predicate_itruncstore
/*23818*/           OPC_CheckPredicate, 29, // Predicate_post_truncst
/*23820*/           OPC_Scope, 29, /*->23851*/ // 2 children in Scope
/*23822*/             OPC_CheckPredicate, 31, // Predicate_post_truncsti16
/*23824*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23826*/             OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*23829*/             OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*23832*/             OPC_EmitMergeInputChains1_0,
/*23833*/             OPC_EmitInteger, MVT::i32, 14, 
/*23836*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23839*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                      // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 16
                      // Dst: (t2STRH_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*23851*/           /*Scope*/ 29, /*->23881*/
/*23852*/             OPC_CheckPredicate, 30, // Predicate_post_truncsti8
/*23854*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23856*/             OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*23859*/             OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*23862*/             OPC_EmitMergeInputChains1_0,
/*23863*/             OPC_EmitInteger, MVT::i32, 14, 
/*23866*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23869*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRB_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                      // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 16
                      // Dst: (t2STRB_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*23881*/           0, /*End of Scope*/
/*23882*/         0, /*End of Scope*/
/*23883*/       /*Scope*/ 19|128,3/*403*/, /*->24288*/
/*23885*/         OPC_CheckChild2Type, MVT::i32,
/*23887*/         OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*23889*/         OPC_Scope, 25, /*->23916*/ // 6 children in Scope
/*23891*/           OPC_CheckPredicate, 35, // Predicate_store
/*23893*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23895*/           OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*23898*/           OPC_EmitMergeInputChains1_0,
/*23899*/           OPC_EmitInteger, MVT::i32, 14, 
/*23902*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23905*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                    // Dst: (STRi12 GPR:i32:$Rt, addrmode_imm12:i32:$addr)
/*23916*/         /*Scope*/ 27, /*->23944*/
/*23917*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*23919*/           OPC_CheckPredicate, 38, // Predicate_truncstorei8
/*23921*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23923*/           OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*23926*/           OPC_EmitMergeInputChains1_0,
/*23927*/           OPC_EmitInteger, MVT::i32, 14, 
/*23930*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23933*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                    // Dst: (STRBi12 GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)
/*23944*/         /*Scope*/ 50, /*->23995*/
/*23945*/           OPC_CheckPredicate, 35, // Predicate_store
/*23947*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*23949*/           OPC_Scope, 21, /*->23972*/ // 2 children in Scope
/*23951*/             OPC_CheckComplexPat, /*CP*/21, /*#*/2, // SelectThumbAddrModeRI5S4:$addr #3 #4
/*23954*/             OPC_EmitMergeInputChains1_0,
/*23955*/             OPC_EmitInteger, MVT::i32, 14, 
/*23958*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23961*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st tGPR:i32:$Rt, t_addrmode_rrs4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (tSTRr tGPR:i32:$Rt, t_addrmode_rrs4:i32:$addr)
/*23972*/           /*Scope*/ 21, /*->23994*/
/*23973*/             OPC_CheckComplexPat, /*CP*/22, /*#*/2, // SelectThumbAddrModeImm5S4:$addr #3 #4
/*23976*/             OPC_EmitMergeInputChains1_0,
/*23977*/             OPC_EmitInteger, MVT::i32, 14, 
/*23980*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23983*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (tSTRi tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)
/*23994*/           0, /*End of Scope*/
/*23995*/         /*Scope*/ 106, /*->24102*/
/*23996*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*23998*/           OPC_Scope, 50, /*->24050*/ // 2 children in Scope
/*24000*/             OPC_CheckPredicate, 38, // Predicate_truncstorei8
/*24002*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24004*/             OPC_Scope, 21, /*->24027*/ // 2 children in Scope
/*24006*/               OPC_CheckComplexPat, /*CP*/23, /*#*/2, // SelectThumbAddrModeRI5S1:$addr #3 #4
/*24009*/               OPC_EmitMergeInputChains1_0,
/*24010*/               OPC_EmitInteger, MVT::i32, 14, 
/*24013*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24016*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (tSTRBr tGPR:i32:$Rt, t_addrmode_rrs1:i32:$addr)
/*24027*/             /*Scope*/ 21, /*->24049*/
/*24028*/               OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectThumbAddrModeImm5S1:$addr #3 #4
/*24031*/               OPC_EmitMergeInputChains1_0,
/*24032*/               OPC_EmitInteger, MVT::i32, 14, 
/*24035*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24038*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (tSTRBi tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)
/*24049*/             0, /*End of Scope*/
/*24050*/           /*Scope*/ 50, /*->24101*/
/*24051*/             OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*24053*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24055*/             OPC_Scope, 21, /*->24078*/ // 2 children in Scope
/*24057*/               OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectThumbAddrModeRI5S2:$addr #3 #4
/*24060*/               OPC_EmitMergeInputChains1_0,
/*24061*/               OPC_EmitInteger, MVT::i32, 14, 
/*24064*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24067*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (tSTRHr tGPR:i32:$Rt, t_addrmode_rrs2:i32:$addr)
/*24078*/             /*Scope*/ 21, /*->24100*/
/*24079*/               OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectThumbAddrModeImm5S2:$addr #3 #4
/*24082*/               OPC_EmitMergeInputChains1_0,
/*24083*/               OPC_EmitInteger, MVT::i32, 14, 
/*24086*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24089*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (tSTRHi tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)
/*24100*/             0, /*End of Scope*/
/*24101*/           0, /*End of Scope*/
/*24102*/         /*Scope*/ 77, /*->24180*/
/*24103*/           OPC_CheckPredicate, 35, // Predicate_store
/*24105*/           OPC_Scope, 23, /*->24130*/ // 2 children in Scope
/*24107*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24109*/             OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectThumbAddrModeSP:$addr #3 #4
/*24112*/             OPC_EmitMergeInputChains1_0,
/*24113*/             OPC_EmitInteger, MVT::i32, 14, 
/*24116*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24119*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRspi), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (tSTRspi tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)
/*24130*/           /*Scope*/ 48, /*->24179*/
/*24131*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24133*/             OPC_Scope, 21, /*->24156*/ // 2 children in Scope
/*24135*/               OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*24138*/               OPC_EmitMergeInputChains1_0,
/*24139*/               OPC_EmitInteger, MVT::i32, 14, 
/*24142*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24145*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (t2STRi12 GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*24156*/             /*Scope*/ 21, /*->24178*/
/*24157*/               OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*24160*/               OPC_EmitMergeInputChains1_0,
/*24161*/               OPC_EmitInteger, MVT::i32, 14, 
/*24164*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24167*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (t2STRi8 GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*24178*/             0, /*End of Scope*/
/*24179*/           0, /*End of Scope*/
/*24180*/         /*Scope*/ 106, /*->24287*/
/*24181*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*24183*/           OPC_Scope, 50, /*->24235*/ // 2 children in Scope
/*24185*/             OPC_CheckPredicate, 38, // Predicate_truncstorei8
/*24187*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24189*/             OPC_Scope, 21, /*->24212*/ // 2 children in Scope
/*24191*/               OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*24194*/               OPC_EmitMergeInputChains1_0,
/*24195*/               OPC_EmitInteger, MVT::i32, 14, 
/*24198*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24201*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (t2STRBi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*24212*/             /*Scope*/ 21, /*->24234*/
/*24213*/               OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*24216*/               OPC_EmitMergeInputChains1_0,
/*24217*/               OPC_EmitInteger, MVT::i32, 14, 
/*24220*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24223*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (t2STRBi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*24234*/             0, /*End of Scope*/
/*24235*/           /*Scope*/ 50, /*->24286*/
/*24236*/             OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*24238*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24240*/             OPC_Scope, 21, /*->24263*/ // 2 children in Scope
/*24242*/               OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*24245*/               OPC_EmitMergeInputChains1_0,
/*24246*/               OPC_EmitInteger, MVT::i32, 14, 
/*24249*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24252*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (t2STRHi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*24263*/             /*Scope*/ 21, /*->24285*/
/*24264*/               OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*24267*/               OPC_EmitMergeInputChains1_0,
/*24268*/               OPC_EmitInteger, MVT::i32, 14, 
/*24271*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24274*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (t2STRHi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*24285*/             0, /*End of Scope*/
/*24286*/           0, /*End of Scope*/
/*24287*/         0, /*End of Scope*/
/*24288*/       /*Scope*/ 116|128,1/*244*/, /*->24534*/
/*24290*/         OPC_RecordChild3, // #3 = $offset
/*24291*/         OPC_CheckChild3Type, MVT::i32,
/*24293*/         OPC_CheckType, MVT::i32,
/*24295*/         OPC_Scope, 56, /*->24353*/ // 4 children in Scope
/*24297*/           OPC_CheckPredicate, 32, // Predicate_istore
/*24299*/           OPC_CheckPredicate, 39, // Predicate_pre_store
/*24301*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24303*/           OPC_Scope, 23, /*->24328*/ // 2 children in Scope
/*24305*/             OPC_CheckComplexPat, /*CP*/17, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*24308*/             OPC_EmitMergeInputChains1_0,
/*24309*/             OPC_EmitInteger, MVT::i32, 14, 
/*24312*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24315*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                      // Dst: (STRi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*24328*/           /*Scope*/ 23, /*->24352*/
/*24329*/             OPC_CheckComplexPat, /*CP*/16, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*24332*/             OPC_EmitMergeInputChains1_0,
/*24333*/             OPC_EmitInteger, MVT::i32, 14, 
/*24336*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24339*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                      // Dst: (STRr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*24352*/           0, /*End of Scope*/
/*24353*/         /*Scope*/ 89, /*->24443*/
/*24354*/           OPC_CheckPredicate, 28, // Predicate_itruncstore
/*24356*/           OPC_CheckPredicate, 40, // Predicate_pre_truncst
/*24358*/           OPC_Scope, 54, /*->24414*/ // 2 children in Scope
/*24360*/             OPC_CheckPredicate, 41, // Predicate_pre_truncsti8
/*24362*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24364*/             OPC_Scope, 23, /*->24389*/ // 2 children in Scope
/*24366*/               OPC_CheckComplexPat, /*CP*/17, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*24369*/               OPC_EmitMergeInputChains1_0,
/*24370*/               OPC_EmitInteger, MVT::i32, 14, 
/*24373*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24376*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                        // Dst: (STRBi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*24389*/             /*Scope*/ 23, /*->24413*/
/*24390*/               OPC_CheckComplexPat, /*CP*/16, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*24393*/               OPC_EmitMergeInputChains1_0,
/*24394*/               OPC_EmitInteger, MVT::i32, 14, 
/*24397*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24400*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRBr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                        // Dst: (STRBr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*24413*/             0, /*End of Scope*/
/*24414*/           /*Scope*/ 27, /*->24442*/
/*24415*/             OPC_CheckPredicate, 42, // Predicate_pre_truncsti16
/*24417*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24419*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectAddrMode3Offset:$offset #4 #5
/*24422*/             OPC_EmitMergeInputChains1_0,
/*24423*/             OPC_EmitInteger, MVT::i32, 14, 
/*24426*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24429*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 13
                      // Dst: (STRH_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)
/*24442*/           0, /*End of Scope*/
/*24443*/         /*Scope*/ 28, /*->24472*/
/*24444*/           OPC_CheckPredicate, 32, // Predicate_istore
/*24446*/           OPC_CheckPredicate, 39, // Predicate_pre_store
/*24448*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24450*/           OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*24453*/           OPC_EmitMergeInputChains1_0,
/*24454*/           OPC_EmitInteger, MVT::i32, 14, 
/*24457*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24460*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STR_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                    // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 10
                    // Dst: (t2STR_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*24472*/         /*Scope*/ 60, /*->24533*/
/*24473*/           OPC_CheckPredicate, 28, // Predicate_itruncstore
/*24475*/           OPC_CheckPredicate, 40, // Predicate_pre_truncst
/*24477*/           OPC_Scope, 26, /*->24505*/ // 2 children in Scope
/*24479*/             OPC_CheckPredicate, 41, // Predicate_pre_truncsti8
/*24481*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24483*/             OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*24486*/             OPC_EmitMergeInputChains1_0,
/*24487*/             OPC_EmitInteger, MVT::i32, 14, 
/*24490*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24493*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRB_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 10
                      // Dst: (t2STRB_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*24505*/           /*Scope*/ 26, /*->24532*/
/*24506*/             OPC_CheckPredicate, 42, // Predicate_pre_truncsti16
/*24508*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24510*/             OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*24513*/             OPC_EmitMergeInputChains1_0,
/*24514*/             OPC_EmitInteger, MVT::i32, 14, 
/*24517*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24520*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 10
                      // Dst: (t2STRH_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*24532*/           0, /*End of Scope*/
/*24533*/         0, /*End of Scope*/
/*24534*/       0, /*End of Scope*/
/*24535*/     /*Scope*/ 115, /*->24651*/
/*24536*/       OPC_CheckChild1Type, MVT::f64,
/*24538*/       OPC_RecordChild2, // #2 = $addr
/*24539*/       OPC_CheckChild2Type, MVT::i32,
/*24541*/       OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*24543*/       OPC_CheckPredicate, 35, // Predicate_store
/*24545*/       OPC_Scope, 25, /*->24572*/ // 4 children in Scope
/*24547*/         OPC_CheckPredicate, 43, // Predicate_alignedstore32
/*24549*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*24551*/         OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*24554*/         OPC_EmitMergeInputChains1_0,
/*24555*/         OPC_EmitInteger, MVT::i32, 14, 
/*24558*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24561*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRD), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (st DPR:f64:$Dd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 13
                  // Dst: (VSTRD DPR:f64:$Dd, addrmode5:i32:$addr)
/*24572*/       /*Scope*/ 25, /*->24598*/
/*24573*/         OPC_CheckPredicate, 44, // Predicate_hword_alignedstore
/*24575*/         OPC_CheckPatternPredicate, 21, // (TLI.isLittleEndian())
/*24577*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*24580*/         OPC_EmitMergeInputChains1_0,
/*24581*/         OPC_EmitInteger, MVT::i32, 14, 
/*24584*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24587*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                  // Dst: (VST1d16 addrmode6:i32:$addr, DPR:f64:$value)
/*24598*/       /*Scope*/ 25, /*->24624*/
/*24599*/         OPC_CheckPredicate, 45, // Predicate_byte_alignedstore
/*24601*/         OPC_CheckPatternPredicate, 21, // (TLI.isLittleEndian())
/*24603*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*24606*/         OPC_EmitMergeInputChains1_0,
/*24607*/         OPC_EmitInteger, MVT::i32, 14, 
/*24610*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24613*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                  // Dst: (VST1d8 addrmode6:i32:$addr, DPR:f64:$value)
/*24624*/       /*Scope*/ 25, /*->24650*/
/*24625*/         OPC_CheckPredicate, 46, // Predicate_non_word_alignedstore
/*24627*/         OPC_CheckPatternPredicate, 22, // (TLI.isBigEndian())
/*24629*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*24632*/         OPC_EmitMergeInputChains1_0,
/*24633*/         OPC_EmitInteger, MVT::i32, 14, 
/*24636*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24639*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d64), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_non_word_alignedstore>> - Complexity = 13
                  // Dst: (VST1d64 addrmode6:i32:$addr, DPR:f64:$value)
/*24650*/       0, /*End of Scope*/
/*24651*/     /*Scope*/ 32, /*->24684*/
/*24652*/       OPC_CheckChild1Type, MVT::f32,
/*24654*/       OPC_RecordChild2, // #2 = $addr
/*24655*/       OPC_CheckChild2Type, MVT::i32,
/*24657*/       OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*24659*/       OPC_CheckPredicate, 35, // Predicate_store
/*24661*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*24663*/       OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*24666*/       OPC_EmitMergeInputChains1_0,
/*24667*/       OPC_EmitInteger, MVT::i32, 14, 
/*24670*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24673*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                // Src: (st SPR:f32:$Sd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (VSTRS SPR:f32:$Sd, addrmode5:i32:$addr)
/*24684*/     /*Scope*/ 3|128,1/*131*/, /*->24817*/
/*24686*/       OPC_CheckChild1Type, MVT::v2f64,
/*24688*/       OPC_RecordChild2, // #2 = $addr
/*24689*/       OPC_CheckChild2Type, MVT::i32,
/*24691*/       OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*24693*/       OPC_CheckPredicate, 35, // Predicate_store
/*24695*/       OPC_Scope, 23, /*->24720*/ // 5 children in Scope
/*24697*/         OPC_CheckPredicate, 47, // Predicate_dword_alignedstore
/*24699*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*24702*/         OPC_EmitMergeInputChains1_0,
/*24703*/         OPC_EmitInteger, MVT::i32, 14, 
/*24706*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24709*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q64), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_dword_alignedstore>> - Complexity = 13
                  // Dst: (VST1q64 addrmode6:i32:$addr, QPR:v2f64:$value)
/*24720*/       /*Scope*/ 23, /*->24744*/
/*24721*/         OPC_CheckPredicate, 48, // Predicate_word_alignedstore
/*24723*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*24726*/         OPC_EmitMergeInputChains1_0,
/*24727*/         OPC_EmitInteger, MVT::i32, 14, 
/*24730*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24733*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q32), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_word_alignedstore>> - Complexity = 13
                  // Dst: (VST1q32 addrmode6:i32:$addr, QPR:v2f64:$value)
/*24744*/       /*Scope*/ 25, /*->24770*/
/*24745*/         OPC_CheckPredicate, 44, // Predicate_hword_alignedstore
/*24747*/         OPC_CheckPatternPredicate, 21, // (TLI.isLittleEndian())
/*24749*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*24752*/         OPC_EmitMergeInputChains1_0,
/*24753*/         OPC_EmitInteger, MVT::i32, 14, 
/*24756*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24759*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q16), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                  // Dst: (VST1q16 addrmode6:i32:$addr, QPR:v2f64:$value)
/*24770*/       /*Scope*/ 25, /*->24796*/
/*24771*/         OPC_CheckPredicate, 45, // Predicate_byte_alignedstore
/*24773*/         OPC_CheckPatternPredicate, 21, // (TLI.isLittleEndian())
/*24775*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*24778*/         OPC_EmitMergeInputChains1_0,
/*24779*/         OPC_EmitInteger, MVT::i32, 14, 
/*24782*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24785*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                  // Dst: (VST1q8 addrmode6:i32:$addr, QPR:v2f64:$value)
/*24796*/       /*Scope*/ 19, /*->24816*/
/*24797*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*24799*/         OPC_EmitMergeInputChains1_0,
/*24800*/         OPC_EmitInteger, MVT::i32, 14, 
/*24803*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24806*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSTMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (st DPair:v2f64:$src, GPR:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 4
                  // Dst: (VSTMQIA DPair:v2f64:$src, GPR:i32:$Rn)
/*24816*/       0, /*End of Scope*/
/*24817*/     0, /*End of Scope*/
/*24818*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 77|128,11/*1485*/,  TARGET_VAL(ARMISD::CMPZ),// ->26308
/*24823*/   OPC_Scope, 6|128,1/*134*/, /*->24960*/ // 12 children in Scope
/*24826*/     OPC_MoveChild, 0,
/*24828*/     OPC_SwitchOpcode /*2 cases */, 62,  TARGET_VAL(ISD::AND),// ->24894
/*24832*/       OPC_RecordChild0, // #0 = $Rn
/*24833*/       OPC_RecordChild1, // #1 = $shift
/*24834*/       OPC_CheckPredicate, 49, // Predicate_and_su
/*24836*/       OPC_CheckType, MVT::i32,
/*24838*/       OPC_MoveParent,
/*24839*/       OPC_MoveChild, 1,
/*24841*/       OPC_CheckInteger, 0, 
/*24843*/       OPC_MoveParent,
/*24844*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24846*/       OPC_Scope, 22, /*->24870*/ // 2 children in Scope
/*24848*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*24851*/         OPC_EmitInteger, MVT::i32, 14, 
/*24854*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24857*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                  // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24870*/       /*Scope*/ 22, /*->24893*/
/*24871*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*24874*/         OPC_EmitInteger, MVT::i32, 14, 
/*24877*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24880*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (and:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                  // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24893*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 62,  TARGET_VAL(ISD::XOR),// ->24959
/*24897*/       OPC_RecordChild0, // #0 = $Rn
/*24898*/       OPC_RecordChild1, // #1 = $shift
/*24899*/       OPC_CheckPredicate, 50, // Predicate_xor_su
/*24901*/       OPC_CheckType, MVT::i32,
/*24903*/       OPC_MoveParent,
/*24904*/       OPC_MoveChild, 1,
/*24906*/       OPC_CheckInteger, 0, 
/*24908*/       OPC_MoveParent,
/*24909*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24911*/       OPC_Scope, 22, /*->24935*/ // 2 children in Scope
/*24913*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*24916*/         OPC_EmitInteger, MVT::i32, 14, 
/*24919*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24922*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                  // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24935*/       /*Scope*/ 22, /*->24958*/
/*24936*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*24939*/         OPC_EmitInteger, MVT::i32, 14, 
/*24942*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24945*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (xor:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                  // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24958*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*24960*/   /*Scope*/ 39, /*->25000*/
/*24961*/     OPC_RecordChild0, // #0 = $Rn
/*24962*/     OPC_CheckChild0Type, MVT::i32,
/*24964*/     OPC_MoveChild, 1,
/*24966*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*24969*/     OPC_MoveChild, 0,
/*24971*/     OPC_CheckInteger, 0, 
/*24973*/     OPC_MoveParent,
/*24974*/     OPC_RecordChild1, // #1 = $shift
/*24975*/     OPC_MoveParent,
/*24976*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24978*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*24981*/     OPC_EmitInteger, MVT::i32, 14, 
/*24984*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24987*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, so_reg_reg:i32:$shift)) - Complexity = 23
              // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*25000*/   /*Scope*/ 11|128,2/*267*/, /*->25269*/
/*25002*/     OPC_MoveChild, 0,
/*25004*/     OPC_SwitchOpcode /*3 cases */, 34,  TARGET_VAL(ISD::SUB),// ->25042
/*25008*/       OPC_MoveChild, 0,
/*25010*/       OPC_CheckInteger, 0, 
/*25012*/       OPC_MoveParent,
/*25013*/       OPC_RecordChild1, // #0 = $shift
/*25014*/       OPC_CheckType, MVT::i32,
/*25016*/       OPC_MoveParent,
/*25017*/       OPC_RecordChild1, // #1 = $Rn
/*25018*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25020*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*25023*/       OPC_EmitInteger, MVT::i32, 14, 
/*25026*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25029*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_reg:i32:$shift), GPRnopc:i32:$Rn) - Complexity = 23
                // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
              /*SwitchOpcode*/ 110,  TARGET_VAL(ISD::AND),// ->25155
/*25045*/       OPC_RecordChild0, // #0 = $Rn
/*25046*/       OPC_RecordChild1, // #1 = $shift
/*25047*/       OPC_CheckPredicate, 49, // Predicate_and_su
/*25049*/       OPC_CheckType, MVT::i32,
/*25051*/       OPC_MoveParent,
/*25052*/       OPC_MoveChild, 1,
/*25054*/       OPC_CheckInteger, 0, 
/*25056*/       OPC_MoveParent,
/*25057*/       OPC_Scope, 23, /*->25082*/ // 4 children in Scope
/*25059*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25061*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*25064*/         OPC_EmitInteger, MVT::i32, 14, 
/*25067*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25070*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25082*/       /*Scope*/ 23, /*->25106*/
/*25083*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25085*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25088*/         OPC_EmitInteger, MVT::i32, 14, 
/*25091*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25094*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25106*/       /*Scope*/ 23, /*->25130*/
/*25107*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25109*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*25112*/         OPC_EmitInteger, MVT::i32, 14, 
/*25115*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25118*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25130*/       /*Scope*/ 23, /*->25154*/
/*25131*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25133*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25136*/         OPC_EmitInteger, MVT::i32, 14, 
/*25139*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25142*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25154*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 110,  TARGET_VAL(ISD::XOR),// ->25268
/*25158*/       OPC_RecordChild0, // #0 = $Rn
/*25159*/       OPC_RecordChild1, // #1 = $shift
/*25160*/       OPC_CheckPredicate, 50, // Predicate_xor_su
/*25162*/       OPC_CheckType, MVT::i32,
/*25164*/       OPC_MoveParent,
/*25165*/       OPC_MoveChild, 1,
/*25167*/       OPC_CheckInteger, 0, 
/*25169*/       OPC_MoveParent,
/*25170*/       OPC_Scope, 23, /*->25195*/ // 4 children in Scope
/*25172*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25174*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*25177*/         OPC_EmitInteger, MVT::i32, 14, 
/*25180*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25183*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25195*/       /*Scope*/ 23, /*->25219*/
/*25196*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25198*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25201*/         OPC_EmitInteger, MVT::i32, 14, 
/*25204*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25207*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25219*/       /*Scope*/ 23, /*->25243*/
/*25220*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25222*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*25225*/         OPC_EmitInteger, MVT::i32, 14, 
/*25228*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25231*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25243*/       /*Scope*/ 23, /*->25267*/
/*25244*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25246*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25249*/         OPC_EmitInteger, MVT::i32, 14, 
/*25252*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25255*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25267*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*25269*/   /*Scope*/ 65, /*->25335*/
/*25270*/     OPC_RecordChild0, // #0 = $Rn
/*25271*/     OPC_CheckChild0Type, MVT::i32,
/*25273*/     OPC_MoveChild, 1,
/*25275*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*25278*/     OPC_MoveChild, 0,
/*25280*/     OPC_CheckInteger, 0, 
/*25282*/     OPC_MoveParent,
/*25283*/     OPC_RecordChild1, // #1 = $shift
/*25284*/     OPC_MoveParent,
/*25285*/     OPC_Scope, 23, /*->25310*/ // 2 children in Scope
/*25287*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25289*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*25292*/       OPC_EmitInteger, MVT::i32, 14, 
/*25295*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25298*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, so_reg_imm:i32:$shift)) - Complexity = 20
                // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25310*/     /*Scope*/ 23, /*->25334*/
/*25311*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25313*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25316*/       OPC_EmitInteger, MVT::i32, 14, 
/*25319*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25322*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm)) - Complexity = 20
                // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25334*/     0, /*End of Scope*/
/*25335*/   /*Scope*/ 103|128,1/*231*/, /*->25568*/
/*25337*/     OPC_MoveChild, 0,
/*25339*/     OPC_SwitchOpcode /*3 cases */, 60,  TARGET_VAL(ISD::SUB),// ->25403
/*25343*/       OPC_MoveChild, 0,
/*25345*/       OPC_CheckInteger, 0, 
/*25347*/       OPC_MoveParent,
/*25348*/       OPC_RecordChild1, // #0 = $shift
/*25349*/       OPC_CheckType, MVT::i32,
/*25351*/       OPC_MoveParent,
/*25352*/       OPC_RecordChild1, // #1 = $Rn
/*25353*/       OPC_Scope, 23, /*->25378*/ // 2 children in Scope
/*25355*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25357*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*25360*/         OPC_EmitInteger, MVT::i32, 14, 
/*25363*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25366*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_imm:i32:$shift), GPR:i32:$Rn) - Complexity = 20
                  // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25378*/       /*Scope*/ 23, /*->25402*/
/*25379*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25381*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25384*/         OPC_EmitInteger, MVT::i32, 14, 
/*25387*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25390*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm), GPRnopc:i32:$Rn) - Complexity = 20
                  // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25402*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 79,  TARGET_VAL(ISD::AND),// ->25485
/*25406*/       OPC_RecordChild0, // #0 = $Rn
/*25407*/       OPC_RecordChild1, // #1 = $imm
/*25408*/       OPC_MoveChild, 1,
/*25410*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25413*/       OPC_Scope, 34, /*->25449*/ // 2 children in Scope
/*25415*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*25417*/         OPC_MoveParent,
/*25418*/         OPC_CheckPredicate, 49, // Predicate_and_su
/*25420*/         OPC_CheckType, MVT::i32,
/*25422*/         OPC_MoveParent,
/*25423*/         OPC_MoveChild, 1,
/*25425*/         OPC_CheckInteger, 0, 
/*25427*/         OPC_MoveParent,
/*25428*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25430*/         OPC_EmitConvertToTarget, 1,
/*25432*/         OPC_EmitInteger, MVT::i32, 14, 
/*25435*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25438*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                  // Dst: (TSTri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*25449*/       /*Scope*/ 34, /*->25484*/
/*25450*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*25452*/         OPC_MoveParent,
/*25453*/         OPC_CheckPredicate, 49, // Predicate_and_su
/*25455*/         OPC_CheckType, MVT::i32,
/*25457*/         OPC_MoveParent,
/*25458*/         OPC_MoveChild, 1,
/*25460*/         OPC_CheckInteger, 0, 
/*25462*/         OPC_MoveParent,
/*25463*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25465*/         OPC_EmitConvertToTarget, 1,
/*25467*/         OPC_EmitInteger, MVT::i32, 14, 
/*25470*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25473*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                  // Dst: (t2TSTri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*25484*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 79,  TARGET_VAL(ISD::XOR),// ->25567
/*25488*/       OPC_RecordChild0, // #0 = $Rn
/*25489*/       OPC_RecordChild1, // #1 = $imm
/*25490*/       OPC_MoveChild, 1,
/*25492*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25495*/       OPC_Scope, 34, /*->25531*/ // 2 children in Scope
/*25497*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*25499*/         OPC_MoveParent,
/*25500*/         OPC_CheckPredicate, 50, // Predicate_xor_su
/*25502*/         OPC_CheckType, MVT::i32,
/*25504*/         OPC_MoveParent,
/*25505*/         OPC_MoveChild, 1,
/*25507*/         OPC_CheckInteger, 0, 
/*25509*/         OPC_MoveParent,
/*25510*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25512*/         OPC_EmitConvertToTarget, 1,
/*25514*/         OPC_EmitInteger, MVT::i32, 14, 
/*25517*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25520*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                  // Dst: (TEQri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*25531*/       /*Scope*/ 34, /*->25566*/
/*25532*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*25534*/         OPC_MoveParent,
/*25535*/         OPC_CheckPredicate, 50, // Predicate_xor_su
/*25537*/         OPC_CheckType, MVT::i32,
/*25539*/         OPC_MoveParent,
/*25540*/         OPC_MoveChild, 1,
/*25542*/         OPC_CheckInteger, 0, 
/*25544*/         OPC_MoveParent,
/*25545*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25547*/         OPC_EmitConvertToTarget, 1,
/*25549*/         OPC_EmitInteger, MVT::i32, 14, 
/*25552*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25555*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                  // Dst: (t2TEQri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*25566*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*25568*/   /*Scope*/ 76, /*->25645*/
/*25569*/     OPC_RecordChild0, // #0 = $src
/*25570*/     OPC_CheckChild0Type, MVT::i32,
/*25572*/     OPC_RecordChild1, // #1 = $rhs
/*25573*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25575*/     OPC_Scope, 22, /*->25599*/ // 3 children in Scope
/*25577*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$rhs #2 #3 #4
/*25580*/       OPC_EmitInteger, MVT::i32, 14, 
/*25583*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25586*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ GPR:i32:$src, so_reg_reg:i32:$rhs) - Complexity = 15
                // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*25599*/     /*Scope*/ 22, /*->25622*/
/*25600*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$rhs #2 #3 #4
/*25603*/       OPC_EmitInteger, MVT::i32, 14, 
/*25606*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25609*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ so_reg_reg:i32:$rhs, GPR:i32:$src) - Complexity = 15
                // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*25622*/     /*Scope*/ 21, /*->25644*/
/*25623*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$rhs #2 #3
/*25626*/       OPC_EmitInteger, MVT::i32, 14, 
/*25629*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25632*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPR:i32:$src, so_reg_imm:i32:$rhs) - Complexity = 12
                // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*25644*/     0, /*End of Scope*/
/*25645*/   /*Scope*/ 95, /*->25741*/
/*25646*/     OPC_MoveChild, 0,
/*25648*/     OPC_SwitchOpcode /*2 cases */, 54,  TARGET_VAL(ISD::AND),// ->25706
/*25652*/       OPC_RecordChild0, // #0 = $Rn
/*25653*/       OPC_RecordChild1, // #1 = $Rm
/*25654*/       OPC_CheckPredicate, 49, // Predicate_and_su
/*25656*/       OPC_CheckType, MVT::i32,
/*25658*/       OPC_MoveParent,
/*25659*/       OPC_MoveChild, 1,
/*25661*/       OPC_CheckInteger, 0, 
/*25663*/       OPC_MoveParent,
/*25664*/       OPC_Scope, 19, /*->25685*/ // 2 children in Scope
/*25666*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25668*/         OPC_EmitInteger, MVT::i32, 14, 
/*25671*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25674*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (TSTrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*25685*/       /*Scope*/ 19, /*->25705*/
/*25686*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25688*/         OPC_EmitInteger, MVT::i32, 14, 
/*25691*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25694*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tTST), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (tTST:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*25705*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 31,  TARGET_VAL(ISD::XOR),// ->25740
/*25709*/       OPC_RecordChild0, // #0 = $Rn
/*25710*/       OPC_RecordChild1, // #1 = $Rm
/*25711*/       OPC_CheckPredicate, 50, // Predicate_xor_su
/*25713*/       OPC_CheckType, MVT::i32,
/*25715*/       OPC_MoveParent,
/*25716*/       OPC_MoveChild, 1,
/*25718*/       OPC_CheckInteger, 0, 
/*25720*/       OPC_MoveParent,
/*25721*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25723*/       OPC_EmitInteger, MVT::i32, 14, 
/*25726*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25729*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                // Dst: (TEQrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
              0, // EndSwitchOpcode
/*25741*/   /*Scope*/ 27, /*->25769*/
/*25742*/     OPC_RecordChild0, // #0 = $lhs
/*25743*/     OPC_CheckChild0Type, MVT::i32,
/*25745*/     OPC_RecordChild1, // #1 = $rhs
/*25746*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25748*/     OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$rhs #2 #3
/*25751*/     OPC_EmitInteger, MVT::i32, 14, 
/*25754*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25757*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (ARMcmpZ GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs) - Complexity = 12
              // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*25769*/   /*Scope*/ 102, /*->25872*/
/*25770*/     OPC_MoveChild, 0,
/*25772*/     OPC_SwitchOpcode /*2 cases */, 46,  TARGET_VAL(ISD::AND),// ->25822
/*25776*/       OPC_RecordChild0, // #0 = $Rn
/*25777*/       OPC_RecordChild1, // #1 = $Rm
/*25778*/       OPC_CheckPredicate, 49, // Predicate_and_su
/*25780*/       OPC_CheckType, MVT::i32,
/*25782*/       OPC_MoveParent,
/*25783*/       OPC_MoveChild, 1,
/*25785*/       OPC_CheckInteger, 0, 
/*25787*/       OPC_MoveParent,
/*25788*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25790*/       OPC_EmitInteger, MVT::i32, 14, 
/*25793*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25796*/       OPC_Scope, 11, /*->25809*/ // 2 children in Scope
/*25798*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*25809*/       /*Scope*/ 11, /*->25821*/
/*25810*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*25821*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::XOR),// ->25871
/*25825*/       OPC_RecordChild0, // #0 = $Rn
/*25826*/       OPC_RecordChild1, // #1 = $Rm
/*25827*/       OPC_CheckPredicate, 50, // Predicate_xor_su
/*25829*/       OPC_CheckType, MVT::i32,
/*25831*/       OPC_MoveParent,
/*25832*/       OPC_MoveChild, 1,
/*25834*/       OPC_CheckInteger, 0, 
/*25836*/       OPC_MoveParent,
/*25837*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25839*/       OPC_EmitInteger, MVT::i32, 14, 
/*25842*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25845*/       OPC_Scope, 11, /*->25858*/ // 2 children in Scope
/*25847*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*25858*/       /*Scope*/ 11, /*->25870*/
/*25859*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (xor:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*25870*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*25872*/   /*Scope*/ 4|128,1/*132*/, /*->26006*/
/*25874*/     OPC_RecordChild0, // #0 = $rhs
/*25875*/     OPC_CheckChild0Type, MVT::i32,
/*25877*/     OPC_Scope, 51, /*->25930*/ // 2 children in Scope
/*25879*/       OPC_RecordChild1, // #1 = $src
/*25880*/       OPC_Scope, 23, /*->25905*/ // 2 children in Scope
/*25882*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25884*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$rhs #2 #3
/*25887*/         OPC_EmitInteger, MVT::i32, 14, 
/*25890*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25893*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ so_reg_imm:i32:$rhs, GPR:i32:$src) - Complexity = 12
                  // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*25905*/       /*Scope*/ 23, /*->25929*/
/*25906*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25908*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$rhs #2 #3
/*25911*/         OPC_EmitInteger, MVT::i32, 14, 
/*25914*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25917*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ t2_so_reg:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 12
                  // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*25929*/       0, /*End of Scope*/
/*25930*/     /*Scope*/ 74, /*->26005*/
/*25931*/       OPC_MoveChild, 1,
/*25933*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*25936*/       OPC_MoveChild, 0,
/*25938*/       OPC_CheckInteger, 0, 
/*25940*/       OPC_MoveParent,
/*25941*/       OPC_RecordChild1, // #1 = $Rm
/*25942*/       OPC_MoveParent,
/*25943*/       OPC_Scope, 19, /*->25964*/ // 3 children in Scope
/*25945*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25947*/         OPC_EmitInteger, MVT::i32, 14, 
/*25950*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25953*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, GPR:i32:$Rm)) - Complexity = 11
                  // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*25964*/       /*Scope*/ 19, /*->25984*/
/*25965*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25967*/         OPC_EmitInteger, MVT::i32, 14, 
/*25970*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25973*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ tGPR:i32:$Rn, (sub:i32 0:i32, tGPR:i32:$Rm)) - Complexity = 11
                  // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*25984*/       /*Scope*/ 19, /*->26004*/
/*25985*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25987*/         OPC_EmitInteger, MVT::i32, 14, 
/*25990*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25993*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, rGPR:i32:$Rm)) - Complexity = 11
                  // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*26004*/       0, /*End of Scope*/
/*26005*/     0, /*End of Scope*/
/*26006*/   /*Scope*/ 77, /*->26084*/
/*26007*/     OPC_MoveChild, 0,
/*26009*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*26012*/     OPC_MoveChild, 0,
/*26014*/     OPC_CheckInteger, 0, 
/*26016*/     OPC_MoveParent,
/*26017*/     OPC_RecordChild1, // #0 = $Rm
/*26018*/     OPC_CheckType, MVT::i32,
/*26020*/     OPC_MoveParent,
/*26021*/     OPC_RecordChild1, // #1 = $Rn
/*26022*/     OPC_Scope, 19, /*->26043*/ // 3 children in Scope
/*26024*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26026*/       OPC_EmitInteger, MVT::i32, 14, 
/*26029*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26032*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (ARMcmpZ (sub:i32 0:i32, GPR:i32:$Rm), GPR:i32:$Rn) - Complexity = 11
                // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*26043*/     /*Scope*/ 19, /*->26063*/
/*26044*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26046*/       OPC_EmitInteger, MVT::i32, 14, 
/*26049*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26052*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (ARMcmpZ (sub:i32 0:i32, tGPR:i32:$Rm), tGPR:i32:$Rn) - Complexity = 11
                // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*26063*/     /*Scope*/ 19, /*->26083*/
/*26064*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26066*/       OPC_EmitInteger, MVT::i32, 14, 
/*26069*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26072*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (ARMcmpZ (sub:i32 0:i32, rGPR:i32:$Rm), GPRnopc:i32:$Rn) - Complexity = 11
                // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*26083*/     0, /*End of Scope*/
/*26084*/   /*Scope*/ 93|128,1/*221*/, /*->26307*/
/*26086*/     OPC_RecordChild0, // #0 = $src
/*26087*/     OPC_CheckChild0Type, MVT::i32,
/*26089*/     OPC_RecordChild1, // #1 = $imm
/*26090*/     OPC_Scope, 10|128,1/*138*/, /*->26231*/ // 4 children in Scope
/*26093*/       OPC_MoveChild, 1,
/*26095*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26098*/       OPC_Scope, 24, /*->26124*/ // 5 children in Scope
/*26100*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*26102*/         OPC_MoveParent,
/*26103*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26105*/         OPC_EmitConvertToTarget, 1,
/*26107*/         OPC_EmitInteger, MVT::i32, 14, 
/*26110*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26113*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (CMPri:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm>>:$imm)
/*26124*/       /*Scope*/ 27, /*->26152*/
/*26125*/         OPC_CheckPredicate, 4, // Predicate_so_imm_neg
/*26127*/         OPC_MoveParent,
/*26128*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26130*/         OPC_EmitConvertToTarget, 1,
/*26132*/         OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*26135*/         OPC_EmitInteger, MVT::i32, 14, 
/*26138*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26141*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (CMNri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*26152*/       /*Scope*/ 24, /*->26177*/
/*26153*/         OPC_CheckPredicate, 51, // Predicate_imm0_255
/*26155*/         OPC_MoveParent,
/*26156*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26158*/         OPC_EmitConvertToTarget, 1,
/*26160*/         OPC_EmitInteger, MVT::i32, 14, 
/*26163*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26166*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                  // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8)
/*26177*/       /*Scope*/ 24, /*->26202*/
/*26178*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*26180*/         OPC_MoveParent,
/*26181*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26183*/         OPC_EmitConvertToTarget, 1,
/*26185*/         OPC_EmitInteger, MVT::i32, 14, 
/*26188*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26191*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2CMPri:i32 GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)
/*26202*/       /*Scope*/ 27, /*->26230*/
/*26203*/         OPC_CheckPredicate, 11, // Predicate_t2_so_imm_neg
/*26205*/         OPC_MoveParent,
/*26206*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26208*/         OPC_EmitConvertToTarget, 1,
/*26210*/         OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*26213*/         OPC_EmitInteger, MVT::i32, 14, 
/*26216*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26219*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmpZ GPRnopc:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2CMNri:i32 GPRnopc:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*26230*/       0, /*End of Scope*/
/*26231*/     /*Scope*/ 19, /*->26251*/
/*26232*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26234*/       OPC_EmitInteger, MVT::i32, 14, 
/*26237*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26240*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ GPR:i32:$src, GPR:i32:$rhs) - Complexity = 3
                // Dst: (CMPrr:i32 GPR:i32:$src, GPR:i32:$rhs)
/*26251*/     /*Scope*/ 19, /*->26271*/
/*26252*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26254*/       OPC_EmitInteger, MVT::i32, 14, 
/*26257*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26260*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*26271*/     /*Scope*/ 34, /*->26306*/
/*26272*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26274*/       OPC_EmitInteger, MVT::i32, 14, 
/*26277*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26280*/       OPC_Scope, 11, /*->26293*/ // 2 children in Scope
/*26282*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPRnopc:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
                  // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*26293*/       /*Scope*/ 11, /*->26305*/
/*26294*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ rGPR:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 3
                  // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*26305*/       0, /*End of Scope*/
/*26306*/     0, /*End of Scope*/
/*26307*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 113|128,37/*4849*/,  TARGET_VAL(ISD::LOAD),// ->31161
/*26312*/   OPC_RecordMemRef,
/*26313*/   OPC_RecordNode,   // #0 = 'ld' chained node
/*26314*/   OPC_Scope, 74|128,1/*202*/, /*->26519*/ // 5 children in Scope
/*26317*/     OPC_RecordChild1, // #1 = $addr
/*26318*/     OPC_CheckChild1Type, MVT::i32,
/*26320*/     OPC_CheckPredicate, 26, // Predicate_unindexedload
/*26322*/     OPC_CheckType, MVT::i32,
/*26324*/     OPC_Scope, 25, /*->26351*/ // 3 children in Scope
/*26326*/       OPC_CheckPredicate, 27, // Predicate_load
/*26328*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26330*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26333*/       OPC_EmitMergeInputChains1_0,
/*26334*/       OPC_EmitInteger, MVT::i32, 14, 
/*26337*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26340*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDR), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 23
                // Dst: (PICLDR:i32 addrmodepc:i32:$addr)
/*26351*/     /*Scope*/ 56, /*->26408*/
/*26352*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*26354*/       OPC_Scope, 25, /*->26381*/ // 2 children in Scope
/*26356*/         OPC_CheckPredicate, 53, // Predicate_zextloadi16
/*26358*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26360*/         OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26363*/         OPC_EmitMergeInputChains1_0,
/*26364*/         OPC_EmitInteger, MVT::i32, 14, 
/*26367*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26370*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 23
                  // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*26381*/       /*Scope*/ 25, /*->26407*/
/*26382*/         OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*26384*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26386*/         OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26389*/         OPC_EmitMergeInputChains1_0,
/*26390*/         OPC_EmitInteger, MVT::i32, 14, 
/*26393*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26396*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 23
                  // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*26407*/       0, /*End of Scope*/
/*26408*/     /*Scope*/ 109, /*->26518*/
/*26409*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*26411*/       OPC_Scope, 25, /*->26438*/ // 3 children in Scope
/*26413*/         OPC_CheckPredicate, 56, // Predicate_sextloadi16
/*26415*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26417*/         OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26420*/         OPC_EmitMergeInputChains1_0,
/*26421*/         OPC_EmitInteger, MVT::i32, 14, 
/*26424*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26427*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                  // Dst: (PICLDRSH:i32 addrmodepc:i32:$addr)
/*26438*/       /*Scope*/ 52, /*->26491*/
/*26439*/         OPC_CheckPredicate, 57, // Predicate_sextloadi8
/*26441*/         OPC_Scope, 23, /*->26466*/ // 2 children in Scope
/*26443*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26445*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26448*/           OPC_EmitMergeInputChains1_0,
/*26449*/           OPC_EmitInteger, MVT::i32, 14, 
/*26452*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26455*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                    // Dst: (PICLDRSB:i32 addrmodepc:i32:$addr)
/*26466*/         /*Scope*/ 23, /*->26490*/
/*26467*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26469*/           OPC_CheckComplexPat, /*CP*/29, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26472*/           OPC_EmitMergeInputChains1_0,
/*26473*/           OPC_EmitInteger, MVT::i32, 14, 
/*26476*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26479*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                    // Dst: (tLDRSB:i32 t_addrmode_rr:i32:$addr)
/*26490*/         0, /*End of Scope*/
/*26491*/       /*Scope*/ 25, /*->26517*/
/*26492*/         OPC_CheckPredicate, 56, // Predicate_sextloadi16
/*26494*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26496*/         OPC_CheckComplexPat, /*CP*/29, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26499*/         OPC_EmitMergeInputChains1_0,
/*26500*/         OPC_EmitInteger, MVT::i32, 14, 
/*26503*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26506*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                  // Dst: (tLDRSH:i32 t_addrmode_rr:i32:$addr)
/*26517*/       0, /*End of Scope*/
/*26518*/     0, /*End of Scope*/
/*26519*/   /*Scope*/ 30, /*->26550*/
/*26520*/     OPC_MoveChild, 1,
/*26522*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::WrapperPIC),
/*26525*/     OPC_RecordChild0, // #1 = $addr
/*26526*/     OPC_MoveChild, 0,
/*26528*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*26531*/     OPC_MoveParent,
/*26532*/     OPC_MoveParent,
/*26533*/     OPC_CheckPredicate, 26, // Predicate_unindexedload
/*26535*/     OPC_CheckPredicate, 27, // Predicate_load
/*26537*/     OPC_CheckType, MVT::i32,
/*26539*/     OPC_CheckPatternPredicate, 23, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*26541*/     OPC_EmitMergeInputChains1_0,
/*26542*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaladdr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
              // Dst: (MOV_ga_pcrel_ldr:i32 (tglobaladdr:i32):$addr)
/*26550*/   /*Scope*/ 37|128,16/*2085*/, /*->28637*/
/*26552*/     OPC_RecordChild1, // #1 = $shift
/*26553*/     OPC_CheckChild1Type, MVT::i32,
/*26555*/     OPC_CheckPredicate, 26, // Predicate_unindexedload
/*26557*/     OPC_CheckType, MVT::i32,
/*26559*/     OPC_Scope, 26, /*->26587*/ // 24 children in Scope
/*26561*/       OPC_CheckPredicate, 27, // Predicate_load
/*26563*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26565*/       OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*26568*/       OPC_EmitMergeInputChains1_0,
/*26569*/       OPC_EmitInteger, MVT::i32, 14, 
/*26572*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26575*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                // Dst: (LDRrs:i32 ldst_so_reg:i32:$shift)
/*26587*/     /*Scope*/ 58, /*->26646*/
/*26588*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*26590*/       OPC_Scope, 26, /*->26618*/ // 2 children in Scope
/*26592*/         OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*26594*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26596*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*26599*/         OPC_EmitMergeInputChains1_0,
/*26600*/         OPC_EmitInteger, MVT::i32, 14, 
/*26603*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26606*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$shift)
/*26618*/       /*Scope*/ 26, /*->26645*/
/*26619*/         OPC_CheckPredicate, 53, // Predicate_zextloadi16
/*26621*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26623*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*26626*/         OPC_EmitMergeInputChains1_0,
/*26627*/         OPC_EmitInteger, MVT::i32, 14, 
/*26630*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26633*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                  // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*26645*/       0, /*End of Scope*/
/*26646*/     /*Scope*/ 58, /*->26705*/
/*26647*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*26649*/       OPC_Scope, 26, /*->26677*/ // 2 children in Scope
/*26651*/         OPC_CheckPredicate, 56, // Predicate_sextloadi16
/*26653*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26655*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*26658*/         OPC_EmitMergeInputChains1_0,
/*26659*/         OPC_EmitInteger, MVT::i32, 14, 
/*26662*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26665*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                  // Dst: (LDRSH:i32 addrmode3:i32:$addr)
/*26677*/       /*Scope*/ 26, /*->26704*/
/*26678*/         OPC_CheckPredicate, 57, // Predicate_sextloadi8
/*26680*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26682*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*26685*/         OPC_EmitMergeInputChains1_0,
/*26686*/         OPC_EmitInteger, MVT::i32, 14, 
/*26689*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26692*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                  // Dst: (LDRSB:i32 addrmode3:i32:$addr)
/*26704*/       0, /*End of Scope*/
/*26705*/     /*Scope*/ 28, /*->26734*/
/*26706*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*26708*/       OPC_CheckPredicate, 58, // Predicate_zextloadi1
/*26710*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26712*/       OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*26715*/       OPC_EmitMergeInputChains1_0,
/*26716*/       OPC_EmitInteger, MVT::i32, 14, 
/*26719*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26722*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*26734*/     /*Scope*/ 85, /*->26820*/
/*26735*/       OPC_CheckPredicate, 59, // Predicate_extload
/*26737*/       OPC_Scope, 26, /*->26765*/ // 3 children in Scope
/*26739*/         OPC_CheckPredicate, 60, // Predicate_extloadi1
/*26741*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26743*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*26746*/         OPC_EmitMergeInputChains1_0,
/*26747*/         OPC_EmitInteger, MVT::i32, 14, 
/*26750*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26753*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*26765*/       /*Scope*/ 26, /*->26792*/
/*26766*/         OPC_CheckPredicate, 61, // Predicate_extloadi8
/*26768*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26770*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*26773*/         OPC_EmitMergeInputChains1_0,
/*26774*/         OPC_EmitInteger, MVT::i32, 14, 
/*26777*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26780*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*26792*/       /*Scope*/ 26, /*->26819*/
/*26793*/         OPC_CheckPredicate, 62, // Predicate_extloadi16
/*26795*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26797*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*26800*/         OPC_EmitMergeInputChains1_0,
/*26801*/         OPC_EmitInteger, MVT::i32, 14, 
/*26804*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26807*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                  // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*26819*/       0, /*End of Scope*/
/*26820*/     /*Scope*/ 26, /*->26847*/
/*26821*/       OPC_CheckPredicate, 27, // Predicate_load
/*26823*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26825*/       OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26828*/       OPC_EmitMergeInputChains1_0,
/*26829*/       OPC_EmitInteger, MVT::i32, 14, 
/*26832*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26835*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*26847*/     /*Scope*/ 58, /*->26906*/
/*26848*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*26850*/       OPC_Scope, 26, /*->26878*/ // 2 children in Scope
/*26852*/         OPC_CheckPredicate, 53, // Predicate_zextloadi16
/*26854*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26856*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26859*/         OPC_EmitMergeInputChains1_0,
/*26860*/         OPC_EmitInteger, MVT::i32, 14, 
/*26863*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26866*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                  // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*26878*/       /*Scope*/ 26, /*->26905*/
/*26879*/         OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*26881*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26883*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26886*/         OPC_EmitMergeInputChains1_0,
/*26887*/         OPC_EmitInteger, MVT::i32, 14, 
/*26890*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26893*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*26905*/       0, /*End of Scope*/
/*26906*/     /*Scope*/ 58, /*->26965*/
/*26907*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*26909*/       OPC_Scope, 26, /*->26937*/ // 2 children in Scope
/*26911*/         OPC_CheckPredicate, 56, // Predicate_sextloadi16
/*26913*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26915*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26918*/         OPC_EmitMergeInputChains1_0,
/*26919*/         OPC_EmitInteger, MVT::i32, 14, 
/*26922*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26925*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                  // Dst: (t2LDRSHs:i32 t2addrmode_so_reg:i32:$addr)
/*26937*/       /*Scope*/ 26, /*->26964*/
/*26938*/         OPC_CheckPredicate, 57, // Predicate_sextloadi8
/*26940*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26942*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26945*/         OPC_EmitMergeInputChains1_0,
/*26946*/         OPC_EmitInteger, MVT::i32, 14, 
/*26949*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26952*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                  // Dst: (t2LDRSBs:i32 t2addrmode_so_reg:i32:$addr)
/*26964*/       0, /*End of Scope*/
/*26965*/     /*Scope*/ 28, /*->26994*/
/*26966*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*26968*/       OPC_CheckPredicate, 58, // Predicate_zextloadi1
/*26970*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26972*/       OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26975*/       OPC_EmitMergeInputChains1_0,
/*26976*/       OPC_EmitInteger, MVT::i32, 14, 
/*26979*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26982*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*26994*/     /*Scope*/ 85, /*->27080*/
/*26995*/       OPC_CheckPredicate, 59, // Predicate_extload
/*26997*/       OPC_Scope, 26, /*->27025*/ // 3 children in Scope
/*26999*/         OPC_CheckPredicate, 60, // Predicate_extloadi1
/*27001*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27003*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*27006*/         OPC_EmitMergeInputChains1_0,
/*27007*/         OPC_EmitInteger, MVT::i32, 14, 
/*27010*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27013*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*27025*/       /*Scope*/ 26, /*->27052*/
/*27026*/         OPC_CheckPredicate, 61, // Predicate_extloadi8
/*27028*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27030*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*27033*/         OPC_EmitMergeInputChains1_0,
/*27034*/         OPC_EmitInteger, MVT::i32, 14, 
/*27037*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27040*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*27052*/       /*Scope*/ 26, /*->27079*/
/*27053*/         OPC_CheckPredicate, 62, // Predicate_extloadi16
/*27055*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27057*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*27060*/         OPC_EmitMergeInputChains1_0,
/*27061*/         OPC_EmitInteger, MVT::i32, 14, 
/*27064*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27067*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                  // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*27079*/       0, /*End of Scope*/
/*27080*/     /*Scope*/ 25, /*->27106*/
/*27081*/       OPC_CheckPredicate, 27, // Predicate_load
/*27083*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27085*/       OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*27088*/       OPC_EmitMergeInputChains1_0,
/*27089*/       OPC_EmitInteger, MVT::i32, 14, 
/*27092*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27095*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LDRi12:i32 addrmode_imm12:i32:$addr)
/*27106*/     /*Scope*/ 56, /*->27163*/
/*27107*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*27109*/       OPC_Scope, 25, /*->27136*/ // 2 children in Scope
/*27111*/         OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*27113*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27115*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*27118*/         OPC_EmitMergeInputChains1_0,
/*27119*/         OPC_EmitInteger, MVT::i32, 14, 
/*27122*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27125*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                  // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*27136*/       /*Scope*/ 25, /*->27162*/
/*27137*/         OPC_CheckPredicate, 58, // Predicate_zextloadi1
/*27139*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27141*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*27144*/         OPC_EmitMergeInputChains1_0,
/*27145*/         OPC_EmitInteger, MVT::i32, 14, 
/*27148*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27151*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*27162*/       0, /*End of Scope*/
/*27163*/     /*Scope*/ 107, /*->27271*/
/*27164*/       OPC_CheckPredicate, 59, // Predicate_extload
/*27166*/       OPC_Scope, 25, /*->27193*/ // 3 children in Scope
/*27168*/         OPC_CheckPredicate, 60, // Predicate_extloadi1
/*27170*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27172*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*27175*/         OPC_EmitMergeInputChains1_0,
/*27176*/         OPC_EmitInteger, MVT::i32, 14, 
/*27179*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27182*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                  // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*27193*/       /*Scope*/ 50, /*->27244*/
/*27194*/         OPC_CheckPredicate, 61, // Predicate_extloadi8
/*27196*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27198*/         OPC_Scope, 21, /*->27221*/ // 2 children in Scope
/*27200*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*27203*/           OPC_EmitMergeInputChains1_0,
/*27204*/           OPC_EmitInteger, MVT::i32, 14, 
/*27207*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27210*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*27221*/         /*Scope*/ 21, /*->27243*/
/*27222*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*27225*/           OPC_EmitMergeInputChains1_0,
/*27226*/           OPC_EmitInteger, MVT::i32, 14, 
/*27229*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27232*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*27243*/         0, /*End of Scope*/
/*27244*/       /*Scope*/ 25, /*->27270*/
/*27245*/         OPC_CheckPredicate, 62, // Predicate_extloadi16
/*27247*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27249*/         OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*27252*/         OPC_EmitMergeInputChains1_0,
/*27253*/         OPC_EmitInteger, MVT::i32, 14, 
/*27256*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27259*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                  // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*27270*/       0, /*End of Scope*/
/*27271*/     /*Scope*/ 50, /*->27322*/
/*27272*/       OPC_CheckPredicate, 27, // Predicate_load
/*27274*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27276*/       OPC_Scope, 21, /*->27299*/ // 2 children in Scope
/*27278*/         OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeRI5S4:$addr #2 #3
/*27281*/         OPC_EmitMergeInputChains1_0,
/*27282*/         OPC_EmitInteger, MVT::i32, 14, 
/*27285*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27288*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_rrs4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (tLDRr:i32 t_addrmode_rrs4:i32:$addr)
/*27299*/       /*Scope*/ 21, /*->27321*/
/*27300*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$addr #2 #3
/*27303*/         OPC_EmitMergeInputChains1_0,
/*27304*/         OPC_EmitInteger, MVT::i32, 14, 
/*27307*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27310*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (tLDRi:i32 t_addrmode_is4:i32:$addr)
/*27321*/       0, /*End of Scope*/
/*27322*/     /*Scope*/ 106, /*->27429*/
/*27323*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*27325*/       OPC_Scope, 50, /*->27377*/ // 2 children in Scope
/*27327*/         OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*27329*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27331*/         OPC_Scope, 21, /*->27354*/ // 2 children in Scope
/*27333*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*27336*/           OPC_EmitMergeInputChains1_0,
/*27337*/           OPC_EmitInteger, MVT::i32, 14, 
/*27340*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27343*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*27354*/         /*Scope*/ 21, /*->27376*/
/*27355*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27358*/           OPC_EmitMergeInputChains1_0,
/*27359*/           OPC_EmitInteger, MVT::i32, 14, 
/*27362*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27365*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*27376*/         0, /*End of Scope*/
/*27377*/       /*Scope*/ 50, /*->27428*/
/*27378*/         OPC_CheckPredicate, 53, // Predicate_zextloadi16
/*27380*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27382*/         OPC_Scope, 21, /*->27405*/ // 2 children in Scope
/*27384*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*27387*/           OPC_EmitMergeInputChains1_0,
/*27388*/           OPC_EmitInteger, MVT::i32, 14, 
/*27391*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27394*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$addr)
/*27405*/         /*Scope*/ 21, /*->27427*/
/*27406*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*27409*/           OPC_EmitMergeInputChains1_0,
/*27410*/           OPC_EmitInteger, MVT::i32, 14, 
/*27413*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27416*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*27427*/         0, /*End of Scope*/
/*27428*/       0, /*End of Scope*/
/*27429*/     /*Scope*/ 25, /*->27455*/
/*27430*/       OPC_CheckPredicate, 27, // Predicate_load
/*27432*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27434*/       OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*27437*/       OPC_EmitMergeInputChains1_0,
/*27438*/       OPC_EmitInteger, MVT::i32, 14, 
/*27441*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27444*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*27455*/     /*Scope*/ 52, /*->27508*/
/*27456*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*27458*/       OPC_CheckPredicate, 58, // Predicate_zextloadi1
/*27460*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27462*/       OPC_Scope, 21, /*->27485*/ // 2 children in Scope
/*27464*/         OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*27467*/         OPC_EmitMergeInputChains1_0,
/*27468*/         OPC_EmitInteger, MVT::i32, 14, 
/*27471*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27474*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*27485*/       /*Scope*/ 21, /*->27507*/
/*27486*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27489*/         OPC_EmitMergeInputChains1_0,
/*27490*/         OPC_EmitInteger, MVT::i32, 14, 
/*27493*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27496*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*27507*/       0, /*End of Scope*/
/*27508*/     /*Scope*/ 29|128,1/*157*/, /*->27667*/
/*27510*/       OPC_CheckPredicate, 59, // Predicate_extload
/*27512*/       OPC_Scope, 50, /*->27564*/ // 3 children in Scope
/*27514*/         OPC_CheckPredicate, 60, // Predicate_extloadi1
/*27516*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27518*/         OPC_Scope, 21, /*->27541*/ // 2 children in Scope
/*27520*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*27523*/           OPC_EmitMergeInputChains1_0,
/*27524*/           OPC_EmitInteger, MVT::i32, 14, 
/*27527*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27530*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*27541*/         /*Scope*/ 21, /*->27563*/
/*27542*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27545*/           OPC_EmitMergeInputChains1_0,
/*27546*/           OPC_EmitInteger, MVT::i32, 14, 
/*27549*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27552*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*27563*/         0, /*End of Scope*/
/*27564*/       /*Scope*/ 50, /*->27615*/
/*27565*/         OPC_CheckPredicate, 61, // Predicate_extloadi8
/*27567*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27569*/         OPC_Scope, 21, /*->27592*/ // 2 children in Scope
/*27571*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*27574*/           OPC_EmitMergeInputChains1_0,
/*27575*/           OPC_EmitInteger, MVT::i32, 14, 
/*27578*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27581*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*27592*/         /*Scope*/ 21, /*->27614*/
/*27593*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27596*/           OPC_EmitMergeInputChains1_0,
/*27597*/           OPC_EmitInteger, MVT::i32, 14, 
/*27600*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27603*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*27614*/         0, /*End of Scope*/
/*27615*/       /*Scope*/ 50, /*->27666*/
/*27616*/         OPC_CheckPredicate, 62, // Predicate_extloadi16
/*27618*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27620*/         OPC_Scope, 21, /*->27643*/ // 2 children in Scope
/*27622*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*27625*/           OPC_EmitMergeInputChains1_0,
/*27626*/           OPC_EmitInteger, MVT::i32, 14, 
/*27629*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27632*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$addr)
/*27643*/         /*Scope*/ 21, /*->27665*/
/*27644*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*27647*/           OPC_EmitMergeInputChains1_0,
/*27648*/           OPC_EmitInteger, MVT::i32, 14, 
/*27651*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27654*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*27665*/         0, /*End of Scope*/
/*27666*/       0, /*End of Scope*/
/*27667*/     /*Scope*/ 50, /*->27718*/
/*27668*/       OPC_CheckPredicate, 27, // Predicate_load
/*27670*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27672*/       OPC_Scope, 21, /*->27695*/ // 2 children in Scope
/*27674*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27677*/         OPC_EmitMergeInputChains1_0,
/*27678*/         OPC_EmitInteger, MVT::i32, 14, 
/*27681*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27684*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*27695*/       /*Scope*/ 21, /*->27717*/
/*27696*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27699*/         OPC_EmitMergeInputChains1_0,
/*27700*/         OPC_EmitInteger, MVT::i32, 14, 
/*27703*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27706*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*27717*/       0, /*End of Scope*/
/*27718*/     /*Scope*/ 106, /*->27825*/
/*27719*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*27721*/       OPC_Scope, 50, /*->27773*/ // 2 children in Scope
/*27723*/         OPC_CheckPredicate, 53, // Predicate_zextloadi16
/*27725*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27727*/         OPC_Scope, 21, /*->27750*/ // 2 children in Scope
/*27729*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27732*/           OPC_EmitMergeInputChains1_0,
/*27733*/           OPC_EmitInteger, MVT::i32, 14, 
/*27736*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27739*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*27750*/         /*Scope*/ 21, /*->27772*/
/*27751*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27754*/           OPC_EmitMergeInputChains1_0,
/*27755*/           OPC_EmitInteger, MVT::i32, 14, 
/*27758*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27761*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*27772*/         0, /*End of Scope*/
/*27773*/       /*Scope*/ 50, /*->27824*/
/*27774*/         OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*27776*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27778*/         OPC_Scope, 21, /*->27801*/ // 2 children in Scope
/*27780*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27783*/           OPC_EmitMergeInputChains1_0,
/*27784*/           OPC_EmitInteger, MVT::i32, 14, 
/*27787*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27790*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*27801*/         /*Scope*/ 21, /*->27823*/
/*27802*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27805*/           OPC_EmitMergeInputChains1_0,
/*27806*/           OPC_EmitInteger, MVT::i32, 14, 
/*27809*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27812*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*27823*/         0, /*End of Scope*/
/*27824*/       0, /*End of Scope*/
/*27825*/     /*Scope*/ 106, /*->27932*/
/*27826*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*27828*/       OPC_Scope, 50, /*->27880*/ // 2 children in Scope
/*27830*/         OPC_CheckPredicate, 56, // Predicate_sextloadi16
/*27832*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27834*/         OPC_Scope, 21, /*->27857*/ // 2 children in Scope
/*27836*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27839*/           OPC_EmitMergeInputChains1_0,
/*27840*/           OPC_EmitInteger, MVT::i32, 14, 
/*27843*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27846*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (t2LDRSHi12:i32 t2addrmode_imm12:i32:$addr)
/*27857*/         /*Scope*/ 21, /*->27879*/
/*27858*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27861*/           OPC_EmitMergeInputChains1_0,
/*27862*/           OPC_EmitInteger, MVT::i32, 14, 
/*27865*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27868*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (t2LDRSHi8:i32 t2addrmode_negimm8:i32:$addr)
/*27879*/         0, /*End of Scope*/
/*27880*/       /*Scope*/ 50, /*->27931*/
/*27881*/         OPC_CheckPredicate, 57, // Predicate_sextloadi8
/*27883*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27885*/         OPC_Scope, 21, /*->27908*/ // 2 children in Scope
/*27887*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27890*/           OPC_EmitMergeInputChains1_0,
/*27891*/           OPC_EmitInteger, MVT::i32, 14, 
/*27894*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27897*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (t2LDRSBi12:i32 t2addrmode_imm12:i32:$addr)
/*27908*/         /*Scope*/ 21, /*->27930*/
/*27909*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27912*/           OPC_EmitMergeInputChains1_0,
/*27913*/           OPC_EmitInteger, MVT::i32, 14, 
/*27916*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27919*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (t2LDRSBi8:i32 t2addrmode_negimm8:i32:$addr)
/*27930*/         0, /*End of Scope*/
/*27931*/       0, /*End of Scope*/
/*27932*/     /*Scope*/ 52, /*->27985*/
/*27933*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*27935*/       OPC_CheckPredicate, 58, // Predicate_zextloadi1
/*27937*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27939*/       OPC_Scope, 21, /*->27962*/ // 2 children in Scope
/*27941*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27944*/         OPC_EmitMergeInputChains1_0,
/*27945*/         OPC_EmitInteger, MVT::i32, 14, 
/*27948*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27951*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*27962*/       /*Scope*/ 21, /*->27984*/
/*27963*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27966*/         OPC_EmitMergeInputChains1_0,
/*27967*/         OPC_EmitInteger, MVT::i32, 14, 
/*27970*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27973*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*27984*/       0, /*End of Scope*/
/*27985*/     /*Scope*/ 29|128,1/*157*/, /*->28144*/
/*27987*/       OPC_CheckPredicate, 59, // Predicate_extload
/*27989*/       OPC_Scope, 50, /*->28041*/ // 3 children in Scope
/*27991*/         OPC_CheckPredicate, 60, // Predicate_extloadi1
/*27993*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27995*/         OPC_Scope, 21, /*->28018*/ // 2 children in Scope
/*27997*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28000*/           OPC_EmitMergeInputChains1_0,
/*28001*/           OPC_EmitInteger, MVT::i32, 14, 
/*28004*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28007*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*28018*/         /*Scope*/ 21, /*->28040*/
/*28019*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28022*/           OPC_EmitMergeInputChains1_0,
/*28023*/           OPC_EmitInteger, MVT::i32, 14, 
/*28026*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28029*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*28040*/         0, /*End of Scope*/
/*28041*/       /*Scope*/ 50, /*->28092*/
/*28042*/         OPC_CheckPredicate, 61, // Predicate_extloadi8
/*28044*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28046*/         OPC_Scope, 21, /*->28069*/ // 2 children in Scope
/*28048*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28051*/           OPC_EmitMergeInputChains1_0,
/*28052*/           OPC_EmitInteger, MVT::i32, 14, 
/*28055*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28058*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*28069*/         /*Scope*/ 21, /*->28091*/
/*28070*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28073*/           OPC_EmitMergeInputChains1_0,
/*28074*/           OPC_EmitInteger, MVT::i32, 14, 
/*28077*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28080*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*28091*/         0, /*End of Scope*/
/*28092*/       /*Scope*/ 50, /*->28143*/
/*28093*/         OPC_CheckPredicate, 62, // Predicate_extloadi16
/*28095*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28097*/         OPC_Scope, 21, /*->28120*/ // 2 children in Scope
/*28099*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28102*/           OPC_EmitMergeInputChains1_0,
/*28103*/           OPC_EmitInteger, MVT::i32, 14, 
/*28106*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28109*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*28120*/         /*Scope*/ 21, /*->28142*/
/*28121*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28124*/           OPC_EmitMergeInputChains1_0,
/*28125*/           OPC_EmitInteger, MVT::i32, 14, 
/*28128*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28131*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*28142*/         0, /*End of Scope*/
/*28143*/       0, /*End of Scope*/
/*28144*/     /*Scope*/ 106|128,3/*490*/, /*->28636*/
/*28146*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*28148*/       OPC_Scope, 88, /*->28238*/ // 4 children in Scope
/*28150*/         OPC_CheckPredicate, 57, // Predicate_sextloadi8
/*28152*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*28154*/         OPC_Scope, 40, /*->28196*/ // 2 children in Scope
/*28156*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*28159*/           OPC_EmitMergeInputChains1_0,
/*28160*/           OPC_EmitInteger, MVT::i32, 14, 
/*28163*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28166*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28177*/           OPC_EmitInteger, MVT::i32, 14, 
/*28180*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28183*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTB), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28193*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tSXTB:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr))
/*28196*/         /*Scope*/ 40, /*->28237*/
/*28197*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*28200*/           OPC_EmitMergeInputChains1_0,
/*28201*/           OPC_EmitInteger, MVT::i32, 14, 
/*28204*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28207*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28218*/           OPC_EmitInteger, MVT::i32, 14, 
/*28221*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28224*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTB), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28234*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tSXTB:i32 (tLDRBr:i32 t_addrmode_rrs1:i32:$addr))
/*28237*/         0, /*End of Scope*/
/*28238*/       /*Scope*/ 88, /*->28327*/
/*28239*/         OPC_CheckPredicate, 56, // Predicate_sextloadi16
/*28241*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*28243*/         OPC_Scope, 40, /*->28285*/ // 2 children in Scope
/*28245*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*28248*/           OPC_EmitMergeInputChains1_0,
/*28249*/           OPC_EmitInteger, MVT::i32, 14, 
/*28252*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28255*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28266*/           OPC_EmitInteger, MVT::i32, 14, 
/*28269*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28272*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28282*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tSXTH:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr))
/*28285*/         /*Scope*/ 40, /*->28326*/
/*28286*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*28289*/           OPC_EmitMergeInputChains1_0,
/*28290*/           OPC_EmitInteger, MVT::i32, 14, 
/*28293*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28296*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28307*/           OPC_EmitInteger, MVT::i32, 14, 
/*28310*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28313*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28323*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tSXTH:i32 (tLDRHr:i32 t_addrmode_rrs2:i32:$addr))
/*28326*/         0, /*End of Scope*/
/*28327*/       /*Scope*/ 24|128,1/*152*/, /*->28481*/
/*28329*/         OPC_CheckPredicate, 57, // Predicate_sextloadi8
/*28331*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28333*/         OPC_Scope, 72, /*->28407*/ // 2 children in Scope
/*28335*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*28338*/           OPC_EmitMergeInputChains1_0,
/*28339*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28342*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28345*/           OPC_EmitInteger, MVT::i32, 14, 
/*28348*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28351*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*28362*/           OPC_EmitInteger, MVT::i32, 24, 
/*28365*/           OPC_EmitInteger, MVT::i32, 14, 
/*28368*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28371*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*28383*/           OPC_EmitInteger, MVT::i32, 24, 
/*28386*/           OPC_EmitInteger, MVT::i32, 14, 
/*28389*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28392*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*28404*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBr:i32 t_addrmode_rrs1:i32:$addr), 24:i32), 24:i32)
/*28407*/         /*Scope*/ 72, /*->28480*/
/*28408*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*28411*/           OPC_EmitMergeInputChains1_0,
/*28412*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28415*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28418*/           OPC_EmitInteger, MVT::i32, 14, 
/*28421*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28424*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*28435*/           OPC_EmitInteger, MVT::i32, 24, 
/*28438*/           OPC_EmitInteger, MVT::i32, 14, 
/*28441*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28444*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*28456*/           OPC_EmitInteger, MVT::i32, 24, 
/*28459*/           OPC_EmitInteger, MVT::i32, 14, 
/*28462*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28465*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*28477*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr), 24:i32), 24:i32)
/*28480*/         0, /*End of Scope*/
/*28481*/       /*Scope*/ 24|128,1/*152*/, /*->28635*/
/*28483*/         OPC_CheckPredicate, 56, // Predicate_sextloadi16
/*28485*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28487*/         OPC_Scope, 72, /*->28561*/ // 2 children in Scope
/*28489*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*28492*/           OPC_EmitMergeInputChains1_0,
/*28493*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28496*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28499*/           OPC_EmitInteger, MVT::i32, 14, 
/*28502*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28505*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*28516*/           OPC_EmitInteger, MVT::i32, 16, 
/*28519*/           OPC_EmitInteger, MVT::i32, 14, 
/*28522*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28525*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*28537*/           OPC_EmitInteger, MVT::i32, 16, 
/*28540*/           OPC_EmitInteger, MVT::i32, 14, 
/*28543*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28546*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*28558*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHr:i32 t_addrmode_rrs2:i32:$addr), 16:i32), 16:i32)
/*28561*/         /*Scope*/ 72, /*->28634*/
/*28562*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*28565*/           OPC_EmitMergeInputChains1_0,
/*28566*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28569*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28572*/           OPC_EmitInteger, MVT::i32, 14, 
/*28575*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28578*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*28589*/           OPC_EmitInteger, MVT::i32, 16, 
/*28592*/           OPC_EmitInteger, MVT::i32, 14, 
/*28595*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28598*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*28610*/           OPC_EmitInteger, MVT::i32, 16, 
/*28613*/           OPC_EmitInteger, MVT::i32, 14, 
/*28616*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28619*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*28631*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr), 16:i32), 16:i32)
/*28634*/         0, /*End of Scope*/
/*28635*/       0, /*End of Scope*/
/*28636*/     0, /*End of Scope*/
/*28637*/   /*Scope*/ 1|128,2/*257*/, /*->28896*/
/*28639*/     OPC_MoveChild, 1,
/*28641*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*28644*/     OPC_RecordChild0, // #1 = $addr
/*28645*/     OPC_MoveChild, 0,
/*28647*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*28650*/     OPC_MoveParent,
/*28651*/     OPC_MoveParent,
/*28652*/     OPC_CheckPredicate, 26, // Predicate_unindexedload
/*28654*/     OPC_CheckType, MVT::i32,
/*28656*/     OPC_Scope, 44, /*->28702*/ // 5 children in Scope
/*28658*/       OPC_CheckPredicate, 27, // Predicate_load
/*28660*/       OPC_Scope, 19, /*->28681*/ // 2 children in Scope
/*28662*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28664*/         OPC_EmitMergeInputChains1_0,
/*28665*/         OPC_EmitInteger, MVT::i32, 14, 
/*28668*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28671*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                  // Dst: (tLDRpci:i32 (tconstpool:i32):$addr)
/*28681*/       /*Scope*/ 19, /*->28701*/
/*28682*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28684*/         OPC_EmitMergeInputChains1_0,
/*28685*/         OPC_EmitInteger, MVT::i32, 14, 
/*28688*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28691*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                  // Dst: (t2LDRpci:i32 (tconstpool:i32):$addr)
/*28701*/       0, /*End of Scope*/
/*28702*/     /*Scope*/ 48, /*->28751*/
/*28703*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*28705*/       OPC_Scope, 21, /*->28728*/ // 2 children in Scope
/*28707*/         OPC_CheckPredicate, 53, // Predicate_zextloadi16
/*28709*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28711*/         OPC_EmitMergeInputChains1_0,
/*28712*/         OPC_EmitInteger, MVT::i32, 14, 
/*28715*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28718*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 10
                  // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*28728*/       /*Scope*/ 21, /*->28750*/
/*28729*/         OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*28731*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28733*/         OPC_EmitMergeInputChains1_0,
/*28734*/         OPC_EmitInteger, MVT::i32, 14, 
/*28737*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28740*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*28750*/       0, /*End of Scope*/
/*28751*/     /*Scope*/ 48, /*->28800*/
/*28752*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*28754*/       OPC_Scope, 21, /*->28777*/ // 2 children in Scope
/*28756*/         OPC_CheckPredicate, 56, // Predicate_sextloadi16
/*28758*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28760*/         OPC_EmitMergeInputChains1_0,
/*28761*/         OPC_EmitInteger, MVT::i32, 14, 
/*28764*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28767*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 10
                  // Dst: (t2LDRSHpci:i32 (tconstpool:i32):$addr)
/*28777*/       /*Scope*/ 21, /*->28799*/
/*28778*/         OPC_CheckPredicate, 57, // Predicate_sextloadi8
/*28780*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28782*/         OPC_EmitMergeInputChains1_0,
/*28783*/         OPC_EmitInteger, MVT::i32, 14, 
/*28786*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28789*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 10
                  // Dst: (t2LDRSBpci:i32 (tconstpool:i32):$addr)
/*28799*/       0, /*End of Scope*/
/*28800*/     /*Scope*/ 23, /*->28824*/
/*28801*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*28803*/       OPC_CheckPredicate, 58, // Predicate_zextloadi1
/*28805*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28807*/       OPC_EmitMergeInputChains1_0,
/*28808*/       OPC_EmitInteger, MVT::i32, 14, 
/*28811*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28814*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 10
                // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*28824*/     /*Scope*/ 70, /*->28895*/
/*28825*/       OPC_CheckPredicate, 59, // Predicate_extload
/*28827*/       OPC_Scope, 21, /*->28850*/ // 3 children in Scope
/*28829*/         OPC_CheckPredicate, 60, // Predicate_extloadi1
/*28831*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28833*/         OPC_EmitMergeInputChains1_0,
/*28834*/         OPC_EmitInteger, MVT::i32, 14, 
/*28837*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28840*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*28850*/       /*Scope*/ 21, /*->28872*/
/*28851*/         OPC_CheckPredicate, 61, // Predicate_extloadi8
/*28853*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28855*/         OPC_EmitMergeInputChains1_0,
/*28856*/         OPC_EmitInteger, MVT::i32, 14, 
/*28859*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28862*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*28872*/       /*Scope*/ 21, /*->28894*/
/*28873*/         OPC_CheckPredicate, 62, // Predicate_extloadi16
/*28875*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28877*/         OPC_EmitMergeInputChains1_0,
/*28878*/         OPC_EmitInteger, MVT::i32, 14, 
/*28881*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28884*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 10
                  // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*28894*/       0, /*End of Scope*/
/*28895*/     0, /*End of Scope*/
/*28896*/   /*Scope*/ 86|128,17/*2262*/, /*->31160*/
/*28898*/     OPC_RecordChild1, // #1 = $addr
/*28899*/     OPC_CheckChild1Type, MVT::i32,
/*28901*/     OPC_CheckPredicate, 26, // Predicate_unindexedload
/*28903*/     OPC_Scope, 12|128,1/*140*/, /*->29046*/ // 29 children in Scope
/*28906*/       OPC_CheckPredicate, 27, // Predicate_load
/*28908*/       OPC_SwitchType /*2 cases */, 109,  MVT::f64,// ->29020
/*28911*/         OPC_Scope, 25, /*->28938*/ // 2 children in Scope
/*28913*/           OPC_CheckPredicate, 63, // Predicate_alignedload32
/*28915*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*28917*/           OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*28920*/           OPC_EmitMergeInputChains1_0,
/*28921*/           OPC_EmitInteger, MVT::i32, 14, 
/*28924*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28927*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLDRD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>> - Complexity = 13
                    // Dst: (VLDRD:f64 addrmode5:i32:$addr)
/*28938*/         /*Scope*/ 80, /*->29019*/
/*28939*/           OPC_Scope, 25, /*->28966*/ // 3 children in Scope
/*28941*/             OPC_CheckPredicate, 64, // Predicate_hword_alignedload
/*28943*/             OPC_CheckPatternPredicate, 21, // (TLI.isLittleEndian())
/*28945*/             OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28948*/             OPC_EmitMergeInputChains1_0,
/*28949*/             OPC_EmitInteger, MVT::i32, 14, 
/*28952*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28955*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                      // Dst: (VLD1d16:f64 addrmode6:i32:$addr)
/*28966*/           /*Scope*/ 25, /*->28992*/
/*28967*/             OPC_CheckPredicate, 65, // Predicate_byte_alignedload
/*28969*/             OPC_CheckPatternPredicate, 21, // (TLI.isLittleEndian())
/*28971*/             OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28974*/             OPC_EmitMergeInputChains1_0,
/*28975*/             OPC_EmitInteger, MVT::i32, 14, 
/*28978*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28981*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                      // Dst: (VLD1d8:f64 addrmode6:i32:$addr)
/*28992*/           /*Scope*/ 25, /*->29018*/
/*28993*/             OPC_CheckPredicate, 66, // Predicate_non_word_alignedload
/*28995*/             OPC_CheckPatternPredicate, 22, // (TLI.isBigEndian())
/*28997*/             OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29000*/             OPC_EmitMergeInputChains1_0,
/*29001*/             OPC_EmitInteger, MVT::i32, 14, 
/*29004*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29007*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d64), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_non_word_alignedload>> - Complexity = 13
                      // Dst: (VLD1d64:f64 addrmode6:i32:$addr)
/*29018*/           0, /*End of Scope*/
/*29019*/         0, /*End of Scope*/
                /*SwitchType*/ 23,  MVT::f32,// ->29045
/*29022*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*29024*/         OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*29027*/         OPC_EmitMergeInputChains1_0,
/*29028*/         OPC_EmitInteger, MVT::i32, 14, 
/*29031*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29034*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:f32 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (VLDRS:f32 addrmode5:i32:$addr)
                0, // EndSwitchType
/*29046*/     /*Scope*/ 46, /*->29093*/
/*29047*/       OPC_CheckPredicate, 59, // Predicate_extload
/*29049*/       OPC_CheckPredicate, 67, // Predicate_extloadvi8
/*29051*/       OPC_CheckType, MVT::v8i16,
/*29053*/       OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29056*/       OPC_EmitMergeInputChains1_0,
/*29057*/       OPC_EmitInteger, MVT::i32, 14, 
/*29060*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29063*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29074*/       OPC_EmitInteger, MVT::i32, 14, 
/*29077*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29080*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29090*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 23
                // Dst: (VMOVLuv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*29093*/     /*Scope*/ 46, /*->29140*/
/*29094*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*29096*/       OPC_CheckPredicate, 68, // Predicate_zextloadvi8
/*29098*/       OPC_CheckType, MVT::v8i16,
/*29100*/       OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29103*/       OPC_EmitMergeInputChains1_0,
/*29104*/       OPC_EmitInteger, MVT::i32, 14, 
/*29107*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29110*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29121*/       OPC_EmitInteger, MVT::i32, 14, 
/*29124*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29127*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29137*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 23
                // Dst: (VMOVLuv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*29140*/     /*Scope*/ 46, /*->29187*/
/*29141*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*29143*/       OPC_CheckPredicate, 69, // Predicate_sextloadvi8
/*29145*/       OPC_CheckType, MVT::v8i16,
/*29147*/       OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29150*/       OPC_EmitMergeInputChains1_0,
/*29151*/       OPC_EmitInteger, MVT::i32, 14, 
/*29154*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29157*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29168*/       OPC_EmitInteger, MVT::i32, 14, 
/*29171*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29174*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29184*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 23
                // Dst: (VMOVLsv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*29187*/     /*Scope*/ 46, /*->29234*/
/*29188*/       OPC_CheckPredicate, 59, // Predicate_extload
/*29190*/       OPC_CheckPredicate, 70, // Predicate_extloadvi16
/*29192*/       OPC_CheckType, MVT::v4i32,
/*29194*/       OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29197*/       OPC_EmitMergeInputChains1_0,
/*29198*/       OPC_EmitInteger, MVT::i32, 14, 
/*29201*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29204*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29215*/       OPC_EmitInteger, MVT::i32, 14, 
/*29218*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29221*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29231*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 23
                // Dst: (VMOVLuv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*29234*/     /*Scope*/ 46, /*->29281*/
/*29235*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*29237*/       OPC_CheckPredicate, 71, // Predicate_zextloadvi16
/*29239*/       OPC_CheckType, MVT::v4i32,
/*29241*/       OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29244*/       OPC_EmitMergeInputChains1_0,
/*29245*/       OPC_EmitInteger, MVT::i32, 14, 
/*29248*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29251*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29262*/       OPC_EmitInteger, MVT::i32, 14, 
/*29265*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29268*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29278*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 23
                // Dst: (VMOVLuv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*29281*/     /*Scope*/ 46, /*->29328*/
/*29282*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*29284*/       OPC_CheckPredicate, 72, // Predicate_sextloadvi16
/*29286*/       OPC_CheckType, MVT::v4i32,
/*29288*/       OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29291*/       OPC_EmitMergeInputChains1_0,
/*29292*/       OPC_EmitInteger, MVT::i32, 14, 
/*29295*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29298*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29309*/       OPC_EmitInteger, MVT::i32, 14, 
/*29312*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29315*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29325*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 23
                // Dst: (VMOVLsv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*29328*/     /*Scope*/ 46, /*->29375*/
/*29329*/       OPC_CheckPredicate, 59, // Predicate_extload
/*29331*/       OPC_CheckPredicate, 73, // Predicate_extloadvi32
/*29333*/       OPC_CheckType, MVT::v2i64,
/*29335*/       OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29338*/       OPC_EmitMergeInputChains1_0,
/*29339*/       OPC_EmitInteger, MVT::i32, 14, 
/*29342*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29345*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29356*/       OPC_EmitInteger, MVT::i32, 14, 
/*29359*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29362*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29372*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi32>> - Complexity = 23
                // Dst: (VMOVLuv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*29375*/     /*Scope*/ 46, /*->29422*/
/*29376*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*29378*/       OPC_CheckPredicate, 74, // Predicate_zextloadvi32
/*29380*/       OPC_CheckType, MVT::v2i64,
/*29382*/       OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29385*/       OPC_EmitMergeInputChains1_0,
/*29386*/       OPC_EmitInteger, MVT::i32, 14, 
/*29389*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29392*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29403*/       OPC_EmitInteger, MVT::i32, 14, 
/*29406*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29409*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29419*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi32>> - Complexity = 23
                // Dst: (VMOVLuv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*29422*/     /*Scope*/ 46, /*->29469*/
/*29423*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*29425*/       OPC_CheckPredicate, 75, // Predicate_sextloadvi32
/*29427*/       OPC_CheckType, MVT::v2i64,
/*29429*/       OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29432*/       OPC_EmitMergeInputChains1_0,
/*29433*/       OPC_EmitInteger, MVT::i32, 14, 
/*29436*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29439*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29450*/       OPC_EmitInteger, MVT::i32, 14, 
/*29453*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29456*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29466*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi32>> - Complexity = 23
                // Dst: (VMOVLsv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*29469*/     /*Scope*/ 67, /*->29537*/
/*29470*/       OPC_CheckPredicate, 59, // Predicate_extload
/*29472*/       OPC_CheckPredicate, 67, // Predicate_extloadvi8
/*29474*/       OPC_CheckType, MVT::v4i16,
/*29476*/       OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29479*/       OPC_EmitMergeInputChains1_0,
/*29480*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29487*/       OPC_EmitInteger, MVT::i32, 0, 
/*29490*/       OPC_EmitInteger, MVT::i32, 14, 
/*29493*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29496*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29509*/       OPC_EmitInteger, MVT::i32, 14, 
/*29512*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29515*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29525*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29528*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29537*/     /*Scope*/ 67, /*->29605*/
/*29538*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*29540*/       OPC_CheckPredicate, 68, // Predicate_zextloadvi8
/*29542*/       OPC_CheckType, MVT::v4i16,
/*29544*/       OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29547*/       OPC_EmitMergeInputChains1_0,
/*29548*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29555*/       OPC_EmitInteger, MVT::i32, 0, 
/*29558*/       OPC_EmitInteger, MVT::i32, 14, 
/*29561*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29564*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29577*/       OPC_EmitInteger, MVT::i32, 14, 
/*29580*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29583*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29593*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29596*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29605*/     /*Scope*/ 67, /*->29673*/
/*29606*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*29608*/       OPC_CheckPredicate, 69, // Predicate_sextloadvi8
/*29610*/       OPC_CheckType, MVT::v4i16,
/*29612*/       OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29615*/       OPC_EmitMergeInputChains1_0,
/*29616*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29623*/       OPC_EmitInteger, MVT::i32, 0, 
/*29626*/       OPC_EmitInteger, MVT::i32, 14, 
/*29629*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29632*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29645*/       OPC_EmitInteger, MVT::i32, 14, 
/*29648*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29651*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29661*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29664*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLsv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29673*/     /*Scope*/ 67, /*->29741*/
/*29674*/       OPC_CheckPredicate, 59, // Predicate_extload
/*29676*/       OPC_CheckPredicate, 70, // Predicate_extloadvi16
/*29678*/       OPC_CheckType, MVT::v2i32,
/*29680*/       OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29683*/       OPC_EmitMergeInputChains1_0,
/*29684*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29691*/       OPC_EmitInteger, MVT::i32, 0, 
/*29694*/       OPC_EmitInteger, MVT::i32, 14, 
/*29697*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29700*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29713*/       OPC_EmitInteger, MVT::i32, 14, 
/*29716*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29719*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29729*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29732*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29741*/     /*Scope*/ 67, /*->29809*/
/*29742*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*29744*/       OPC_CheckPredicate, 71, // Predicate_zextloadvi16
/*29746*/       OPC_CheckType, MVT::v2i32,
/*29748*/       OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29751*/       OPC_EmitMergeInputChains1_0,
/*29752*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29759*/       OPC_EmitInteger, MVT::i32, 0, 
/*29762*/       OPC_EmitInteger, MVT::i32, 14, 
/*29765*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29768*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29781*/       OPC_EmitInteger, MVT::i32, 14, 
/*29784*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29787*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29797*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29800*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29809*/     /*Scope*/ 67, /*->29877*/
/*29810*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*29812*/       OPC_CheckPredicate, 72, // Predicate_sextloadvi16
/*29814*/       OPC_CheckType, MVT::v2i32,
/*29816*/       OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29819*/       OPC_EmitMergeInputChains1_0,
/*29820*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29827*/       OPC_EmitInteger, MVT::i32, 0, 
/*29830*/       OPC_EmitInteger, MVT::i32, 14, 
/*29833*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29836*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29849*/       OPC_EmitInteger, MVT::i32, 14, 
/*29852*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29855*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29865*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29868*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29877*/     /*Scope*/ 86, /*->29964*/
/*29878*/       OPC_CheckPredicate, 59, // Predicate_extload
/*29880*/       OPC_CheckPredicate, 67, // Predicate_extloadvi8
/*29882*/       OPC_CheckType, MVT::v4i32,
/*29884*/       OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29887*/       OPC_EmitMergeInputChains1_0,
/*29888*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29895*/       OPC_EmitInteger, MVT::i32, 0, 
/*29898*/       OPC_EmitInteger, MVT::i32, 14, 
/*29901*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29904*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29917*/       OPC_EmitInteger, MVT::i32, 14, 
/*29920*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29923*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29933*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29936*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29945*/       OPC_EmitInteger, MVT::i32, 14, 
/*29948*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29951*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29961*/       OPC_CompleteMatch, 1, 16, 
                // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*29964*/     /*Scope*/ 86, /*->30051*/
/*29965*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*29967*/       OPC_CheckPredicate, 68, // Predicate_zextloadvi8
/*29969*/       OPC_CheckType, MVT::v4i32,
/*29971*/       OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29974*/       OPC_EmitMergeInputChains1_0,
/*29975*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29982*/       OPC_EmitInteger, MVT::i32, 0, 
/*29985*/       OPC_EmitInteger, MVT::i32, 14, 
/*29988*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29991*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30004*/       OPC_EmitInteger, MVT::i32, 14, 
/*30007*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30010*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30020*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30023*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30032*/       OPC_EmitInteger, MVT::i32, 14, 
/*30035*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30038*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30048*/       OPC_CompleteMatch, 1, 16, 
                // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30051*/     /*Scope*/ 86, /*->30138*/
/*30052*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*30054*/       OPC_CheckPredicate, 69, // Predicate_sextloadvi8
/*30056*/       OPC_CheckType, MVT::v4i32,
/*30058*/       OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30061*/       OPC_EmitMergeInputChains1_0,
/*30062*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30069*/       OPC_EmitInteger, MVT::i32, 0, 
/*30072*/       OPC_EmitInteger, MVT::i32, 14, 
/*30075*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30078*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30091*/       OPC_EmitInteger, MVT::i32, 14, 
/*30094*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30097*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30107*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30110*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30119*/       OPC_EmitInteger, MVT::i32, 14, 
/*30122*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30125*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30135*/       OPC_CompleteMatch, 1, 16, 
                // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                // Dst: (VMOVLsv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30138*/     /*Scope*/ 86, /*->30225*/
/*30139*/       OPC_CheckPredicate, 59, // Predicate_extload
/*30141*/       OPC_CheckPredicate, 70, // Predicate_extloadvi16
/*30143*/       OPC_CheckType, MVT::v2i64,
/*30145*/       OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30148*/       OPC_EmitMergeInputChains1_0,
/*30149*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30156*/       OPC_EmitInteger, MVT::i32, 0, 
/*30159*/       OPC_EmitInteger, MVT::i32, 14, 
/*30162*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30165*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30178*/       OPC_EmitInteger, MVT::i32, 14, 
/*30181*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30184*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30194*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30197*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30206*/       OPC_EmitInteger, MVT::i32, 14, 
/*30209*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30212*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30222*/       OPC_CompleteMatch, 1, 16, 
                // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30225*/     /*Scope*/ 86, /*->30312*/
/*30226*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*30228*/       OPC_CheckPredicate, 71, // Predicate_zextloadvi16
/*30230*/       OPC_CheckType, MVT::v2i64,
/*30232*/       OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30235*/       OPC_EmitMergeInputChains1_0,
/*30236*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30243*/       OPC_EmitInteger, MVT::i32, 0, 
/*30246*/       OPC_EmitInteger, MVT::i32, 14, 
/*30249*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30252*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30265*/       OPC_EmitInteger, MVT::i32, 14, 
/*30268*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30271*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30281*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30284*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30293*/       OPC_EmitInteger, MVT::i32, 14, 
/*30296*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30299*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30309*/       OPC_CompleteMatch, 1, 16, 
                // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30312*/     /*Scope*/ 86, /*->30399*/
/*30313*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*30315*/       OPC_CheckPredicate, 72, // Predicate_sextloadvi16
/*30317*/       OPC_CheckType, MVT::v2i64,
/*30319*/       OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30322*/       OPC_EmitMergeInputChains1_0,
/*30323*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30330*/       OPC_EmitInteger, MVT::i32, 0, 
/*30333*/       OPC_EmitInteger, MVT::i32, 14, 
/*30336*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30339*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30352*/       OPC_EmitInteger, MVT::i32, 14, 
/*30355*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30358*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30368*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30371*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30380*/       OPC_EmitInteger, MVT::i32, 14, 
/*30383*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30386*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30396*/       OPC_CompleteMatch, 1, 16, 
                // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30399*/     /*Scope*/ 95, /*->30495*/
/*30400*/       OPC_CheckPredicate, 59, // Predicate_extload
/*30402*/       OPC_CheckPredicate, 67, // Predicate_extloadvi8
/*30404*/       OPC_CheckType, MVT::v2i32,
/*30406*/       OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30409*/       OPC_EmitMergeInputChains1_0,
/*30410*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30417*/       OPC_EmitInteger, MVT::i32, 0, 
/*30420*/       OPC_EmitInteger, MVT::i32, 14, 
/*30423*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30426*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30439*/       OPC_EmitInteger, MVT::i32, 14, 
/*30442*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30445*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30455*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30458*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30467*/       OPC_EmitInteger, MVT::i32, 14, 
/*30470*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30473*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30483*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30486*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*30495*/     /*Scope*/ 95, /*->30591*/
/*30496*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*30498*/       OPC_CheckPredicate, 68, // Predicate_zextloadvi8
/*30500*/       OPC_CheckType, MVT::v2i32,
/*30502*/       OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30505*/       OPC_EmitMergeInputChains1_0,
/*30506*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30513*/       OPC_EmitInteger, MVT::i32, 0, 
/*30516*/       OPC_EmitInteger, MVT::i32, 14, 
/*30519*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30522*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30535*/       OPC_EmitInteger, MVT::i32, 14, 
/*30538*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30541*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30551*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30554*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30563*/       OPC_EmitInteger, MVT::i32, 14, 
/*30566*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30569*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30579*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30582*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*30591*/     /*Scope*/ 95, /*->30687*/
/*30592*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*30594*/       OPC_CheckPredicate, 69, // Predicate_sextloadvi8
/*30596*/       OPC_CheckType, MVT::v2i32,
/*30598*/       OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30601*/       OPC_EmitMergeInputChains1_0,
/*30602*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30609*/       OPC_EmitInteger, MVT::i32, 0, 
/*30612*/       OPC_EmitInteger, MVT::i32, 14, 
/*30615*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30618*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30631*/       OPC_EmitInteger, MVT::i32, 14, 
/*30634*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30637*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30647*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30650*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30659*/       OPC_EmitInteger, MVT::i32, 14, 
/*30662*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30665*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30675*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30678*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*30687*/     /*Scope*/ 114, /*->30802*/
/*30688*/       OPC_CheckPredicate, 59, // Predicate_extload
/*30690*/       OPC_CheckPredicate, 67, // Predicate_extloadvi8
/*30692*/       OPC_CheckType, MVT::v2i64,
/*30694*/       OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30697*/       OPC_EmitMergeInputChains1_0,
/*30698*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30705*/       OPC_EmitInteger, MVT::i32, 0, 
/*30708*/       OPC_EmitInteger, MVT::i32, 14, 
/*30711*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30714*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30727*/       OPC_EmitInteger, MVT::i32, 14, 
/*30730*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30733*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30743*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30746*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30755*/       OPC_EmitInteger, MVT::i32, 14, 
/*30758*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30761*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30771*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30774*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*30783*/       OPC_EmitInteger, MVT::i32, 14, 
/*30786*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30789*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*30799*/       OPC_CompleteMatch, 1, 21, 
                // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*30802*/     /*Scope*/ 114, /*->30917*/
/*30803*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*30805*/       OPC_CheckPredicate, 68, // Predicate_zextloadvi8
/*30807*/       OPC_CheckType, MVT::v2i64,
/*30809*/       OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30812*/       OPC_EmitMergeInputChains1_0,
/*30813*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30820*/       OPC_EmitInteger, MVT::i32, 0, 
/*30823*/       OPC_EmitInteger, MVT::i32, 14, 
/*30826*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30829*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30842*/       OPC_EmitInteger, MVT::i32, 14, 
/*30845*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30848*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30858*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30861*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30870*/       OPC_EmitInteger, MVT::i32, 14, 
/*30873*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30876*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30886*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30889*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*30898*/       OPC_EmitInteger, MVT::i32, 14, 
/*30901*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30904*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*30914*/       OPC_CompleteMatch, 1, 21, 
                // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*30917*/     /*Scope*/ 114, /*->31032*/
/*30918*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*30920*/       OPC_CheckPredicate, 69, // Predicate_sextloadvi8
/*30922*/       OPC_CheckType, MVT::v2i64,
/*30924*/       OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30927*/       OPC_EmitMergeInputChains1_0,
/*30928*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30935*/       OPC_EmitInteger, MVT::i32, 0, 
/*30938*/       OPC_EmitInteger, MVT::i32, 14, 
/*30941*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30944*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30957*/       OPC_EmitInteger, MVT::i32, 14, 
/*30960*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30963*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30973*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30976*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30985*/       OPC_EmitInteger, MVT::i32, 14, 
/*30988*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30991*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31001*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31004*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*31013*/       OPC_EmitInteger, MVT::i32, 14, 
/*31016*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31019*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*31029*/       OPC_CompleteMatch, 1, 21, 
                // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*31032*/     /*Scope*/ 126, /*->31159*/
/*31033*/       OPC_CheckPredicate, 27, // Predicate_load
/*31035*/       OPC_CheckType, MVT::v2f64,
/*31037*/       OPC_Scope, 23, /*->31062*/ // 5 children in Scope
/*31039*/         OPC_CheckPredicate, 76, // Predicate_dword_alignedload
/*31041*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31044*/         OPC_EmitMergeInputChains1_0,
/*31045*/         OPC_EmitInteger, MVT::i32, 14, 
/*31048*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31051*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_dword_alignedload>> - Complexity = 13
                  // Dst: (VLD1q64:v2f64 addrmode6:i32:$addr)
/*31062*/       /*Scope*/ 23, /*->31086*/
/*31063*/         OPC_CheckPredicate, 77, // Predicate_word_alignedload
/*31065*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31068*/         OPC_EmitMergeInputChains1_0,
/*31069*/         OPC_EmitInteger, MVT::i32, 14, 
/*31072*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31075*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_word_alignedload>> - Complexity = 13
                  // Dst: (VLD1q32:v2f64 addrmode6:i32:$addr)
/*31086*/       /*Scope*/ 25, /*->31112*/
/*31087*/         OPC_CheckPredicate, 64, // Predicate_hword_alignedload
/*31089*/         OPC_CheckPatternPredicate, 21, // (TLI.isLittleEndian())
/*31091*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31094*/         OPC_EmitMergeInputChains1_0,
/*31095*/         OPC_EmitInteger, MVT::i32, 14, 
/*31098*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31101*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                  // Dst: (VLD1q16:v2f64 addrmode6:i32:$addr)
/*31112*/       /*Scope*/ 25, /*->31138*/
/*31113*/         OPC_CheckPredicate, 65, // Predicate_byte_alignedload
/*31115*/         OPC_CheckPatternPredicate, 21, // (TLI.isLittleEndian())
/*31117*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31120*/         OPC_EmitMergeInputChains1_0,
/*31121*/         OPC_EmitInteger, MVT::i32, 14, 
/*31124*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31127*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                  // Dst: (VLD1q8:v2f64 addrmode6:i32:$addr)
/*31138*/       /*Scope*/ 19, /*->31158*/
/*31139*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*31141*/         OPC_EmitMergeInputChains1_0,
/*31142*/         OPC_EmitInteger, MVT::i32, 14, 
/*31145*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31148*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLDMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:v2f64 GPR:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 4
                  // Dst: (VLDMQIA:v2f64 GPR:i32:$Rn)
/*31158*/       0, /*End of Scope*/
/*31159*/     0, /*End of Scope*/
/*31160*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ISD::INTRINSIC_W_CHAIN),// ->31364
/*31165*/   OPC_RecordNode,   // #0 = 'intrinsic_w_chain' chained node
/*31166*/   OPC_MoveChild, 1,
/*31168*/   OPC_Scope, 100, /*->31270*/ // 2 children in Scope
/*31170*/     OPC_CheckInteger, 11, 
/*31172*/     OPC_MoveParent,
/*31173*/     OPC_RecordChild2, // #1 = $cop
/*31174*/     OPC_MoveChild, 2,
/*31176*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31179*/     OPC_MoveParent,
/*31180*/     OPC_RecordChild3, // #2 = $opc1
/*31181*/     OPC_MoveChild, 3,
/*31183*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31186*/     OPC_MoveParent,
/*31187*/     OPC_RecordChild4, // #3 = $CRn
/*31188*/     OPC_MoveChild, 4,
/*31190*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31193*/     OPC_MoveParent,
/*31194*/     OPC_RecordChild5, // #4 = $CRm
/*31195*/     OPC_MoveChild, 5,
/*31197*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31200*/     OPC_MoveParent,
/*31201*/     OPC_RecordChild6, // #5 = $opc2
/*31202*/     OPC_MoveChild, 6,
/*31204*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31207*/     OPC_MoveParent,
/*31208*/     OPC_Scope, 33, /*->31243*/ // 2 children in Scope
/*31210*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31212*/       OPC_EmitMergeInputChains1_0,
/*31213*/       OPC_EmitConvertToTarget, 1,
/*31215*/       OPC_EmitConvertToTarget, 2,
/*31217*/       OPC_EmitConvertToTarget, 3,
/*31219*/       OPC_EmitConvertToTarget, 4,
/*31221*/       OPC_EmitConvertToTarget, 5,
/*31223*/       OPC_EmitInteger, MVT::i32, 14, 
/*31226*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31229*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MRC), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (intrinsic_w_chain:i32 11:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*31243*/     /*Scope*/ 25, /*->31269*/
/*31244*/       OPC_CheckPatternPredicate, 24, // (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops())
/*31246*/       OPC_EmitMergeInputChains1_0,
/*31247*/       OPC_EmitConvertToTarget, 1,
/*31249*/       OPC_EmitConvertToTarget, 2,
/*31251*/       OPC_EmitConvertToTarget, 3,
/*31253*/       OPC_EmitConvertToTarget, 4,
/*31255*/       OPC_EmitConvertToTarget, 5,
/*31257*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MRC), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 6, 7, 8, 9, 10, 
                // Src: (intrinsic_w_chain:i32 11:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (t2MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*31269*/     0, /*End of Scope*/
/*31270*/   /*Scope*/ 92, /*->31363*/
/*31271*/     OPC_CheckInteger, 12, 
/*31273*/     OPC_MoveParent,
/*31274*/     OPC_RecordChild2, // #1 = $cop
/*31275*/     OPC_MoveChild, 2,
/*31277*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31280*/     OPC_MoveParent,
/*31281*/     OPC_RecordChild3, // #2 = $opc1
/*31282*/     OPC_MoveChild, 3,
/*31284*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31287*/     OPC_MoveParent,
/*31288*/     OPC_RecordChild4, // #3 = $CRn
/*31289*/     OPC_MoveChild, 4,
/*31291*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31294*/     OPC_MoveParent,
/*31295*/     OPC_RecordChild5, // #4 = $CRm
/*31296*/     OPC_MoveChild, 5,
/*31298*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31301*/     OPC_MoveParent,
/*31302*/     OPC_RecordChild6, // #5 = $opc2
/*31303*/     OPC_MoveChild, 6,
/*31305*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31308*/     OPC_MoveParent,
/*31309*/     OPC_Scope, 25, /*->31336*/ // 2 children in Scope
/*31311*/       OPC_CheckPatternPredicate, 25, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*31313*/       OPC_EmitMergeInputChains1_0,
/*31314*/       OPC_EmitConvertToTarget, 1,
/*31316*/       OPC_EmitConvertToTarget, 2,
/*31318*/       OPC_EmitConvertToTarget, 3,
/*31320*/       OPC_EmitConvertToTarget, 4,
/*31322*/       OPC_EmitConvertToTarget, 5,
/*31324*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MRC2), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 6, 7, 8, 9, 10, 
                // Src: (intrinsic_w_chain:i32 12:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*31336*/     /*Scope*/ 25, /*->31362*/
/*31337*/       OPC_CheckPatternPredicate, 24, // (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops())
/*31339*/       OPC_EmitMergeInputChains1_0,
/*31340*/       OPC_EmitConvertToTarget, 1,
/*31342*/       OPC_EmitConvertToTarget, 2,
/*31344*/       OPC_EmitConvertToTarget, 3,
/*31346*/       OPC_EmitConvertToTarget, 4,
/*31348*/       OPC_EmitConvertToTarget, 5,
/*31350*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MRC2), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 6, 7, 8, 9, 10, 
                // Src: (intrinsic_w_chain:i32 12:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (t2MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*31362*/     0, /*End of Scope*/
/*31363*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 43|128,17/*2219*/,  TARGET_VAL(ISD::XOR),// ->33587
/*31368*/   OPC_Scope, 87|128,1/*215*/, /*->31586*/ // 7 children in Scope
/*31371*/     OPC_RecordChild0, // #0 = $shift
/*31372*/     OPC_Scope, 100, /*->31474*/ // 3 children in Scope
/*31374*/       OPC_MoveChild, 1,
/*31376*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*31387*/       OPC_MoveParent,
/*31388*/       OPC_CheckType, MVT::i32,
/*31390*/       OPC_Scope, 27, /*->31419*/ // 3 children in Scope
/*31392*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31394*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #1 #2 #3
/*31397*/         OPC_EmitInteger, MVT::i32, 14, 
/*31400*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31403*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31406*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MVNsr), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 so_reg_reg:i32:$shift, -1:i32) - Complexity = 20
                  // Dst: (MVNsr:i32 so_reg_reg:i32:$shift)
/*31419*/       /*Scope*/ 26, /*->31446*/
/*31420*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31422*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #1 #2
/*31425*/         OPC_EmitInteger, MVT::i32, 14, 
/*31428*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31431*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31434*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNs), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32) - Complexity = 18
                  // Dst: (t2MVNs:i32 t2_so_reg:i32:$ShiftedRm)
/*31446*/       /*Scope*/ 26, /*->31473*/
/*31447*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31449*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #1 #2
/*31452*/         OPC_EmitInteger, MVT::i32, 14, 
/*31455*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31458*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31461*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MVNsi), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (xor:i32 so_reg_imm:i32:$shift, -1:i32) - Complexity = 17
                  // Dst: (MVNsi:i32 so_reg_imm:i32:$shift)
/*31473*/       0, /*End of Scope*/
/*31474*/     /*Scope*/ 61, /*->31536*/
/*31475*/       OPC_RecordChild1, // #1 = $shift
/*31476*/       OPC_CheckType, MVT::i32,
/*31478*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31480*/       OPC_Scope, 26, /*->31508*/ // 2 children in Scope
/*31482*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*31485*/         OPC_EmitInteger, MVT::i32, 14, 
/*31488*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31491*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31494*/         OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (xor:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*31508*/       /*Scope*/ 26, /*->31535*/
/*31509*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*31512*/         OPC_EmitInteger, MVT::i32, 14, 
/*31515*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31518*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31521*/         OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (xor:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*31535*/       0, /*End of Scope*/
/*31536*/     /*Scope*/ 48, /*->31585*/
/*31537*/       OPC_MoveChild, 0,
/*31539*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31542*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*31544*/       OPC_MoveParent,
/*31545*/       OPC_MoveChild, 1,
/*31547*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*31558*/       OPC_MoveParent,
/*31559*/       OPC_CheckType, MVT::i32,
/*31561*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31563*/       OPC_EmitConvertToTarget, 0,
/*31565*/       OPC_EmitInteger, MVT::i32, 14, 
/*31568*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31571*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31574*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32) - Complexity = 13
                // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*31585*/     0, /*End of Scope*/
/*31586*/   /*Scope*/ 49, /*->31636*/
/*31587*/     OPC_MoveChild, 0,
/*31589*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*31600*/     OPC_MoveParent,
/*31601*/     OPC_RecordChild1, // #0 = $imm
/*31602*/     OPC_MoveChild, 1,
/*31604*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31607*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*31609*/     OPC_MoveParent,
/*31610*/     OPC_CheckType, MVT::i32,
/*31612*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31614*/     OPC_EmitConvertToTarget, 0,
/*31616*/     OPC_EmitInteger, MVT::i32, 14, 
/*31619*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31622*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31625*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 13
              // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*31636*/   /*Scope*/ 105|128,2/*361*/, /*->31999*/
/*31638*/     OPC_RecordChild0, // #0 = $Rn
/*31639*/     OPC_Scope, 117, /*->31758*/ // 3 children in Scope
/*31641*/       OPC_RecordChild1, // #1 = $shift
/*31642*/       OPC_CheckType, MVT::i32,
/*31644*/       OPC_Scope, 27, /*->31673*/ // 4 children in Scope
/*31646*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31648*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*31651*/         OPC_EmitInteger, MVT::i32, 14, 
/*31654*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31657*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31660*/         OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*31673*/       /*Scope*/ 27, /*->31701*/
/*31674*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31676*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*31679*/         OPC_EmitInteger, MVT::i32, 14, 
/*31682*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31685*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31688*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*31701*/       /*Scope*/ 27, /*->31729*/
/*31702*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31704*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*31707*/         OPC_EmitInteger, MVT::i32, 14, 
/*31710*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31713*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31716*/         OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*31729*/       /*Scope*/ 27, /*->31757*/
/*31730*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31732*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*31735*/         OPC_EmitInteger, MVT::i32, 14, 
/*31738*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31741*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31744*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*31757*/       0, /*End of Scope*/
/*31758*/     /*Scope*/ 87, /*->31846*/
/*31759*/       OPC_MoveChild, 1,
/*31761*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*31772*/       OPC_MoveParent,
/*31773*/       OPC_CheckType, MVT::i32,
/*31775*/       OPC_Scope, 22, /*->31799*/ // 3 children in Scope
/*31777*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31779*/         OPC_EmitInteger, MVT::i32, 14, 
/*31782*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31785*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31788*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:i32 rGPR:i32:$Rm, -1:i32) - Complexity = 9
                  // Dst: (t2MVNr:i32 rGPR:i32:$Rm)
/*31799*/       /*Scope*/ 22, /*->31822*/
/*31800*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31802*/         OPC_EmitInteger, MVT::i32, 14, 
/*31805*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31808*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31811*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MVNr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:i32 GPR:i32:$Rm, -1:i32) - Complexity = 8
                  // Dst: (MVNr:i32 GPR:i32:$Rm)
/*31822*/       /*Scope*/ 22, /*->31845*/
/*31823*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*31825*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*31828*/         OPC_EmitInteger, MVT::i32, 14, 
/*31831*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31834*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tMVN), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (xor:i32 tGPR:i32:$Rn, -1:i32) - Complexity = 8
                  // Dst: (tMVN:i32 tGPR:i32:$Rn)
/*31845*/       0, /*End of Scope*/
/*31846*/     /*Scope*/ 22|128,1/*150*/, /*->31998*/
/*31848*/       OPC_RecordChild1, // #1 = $imm
/*31849*/       OPC_Scope, 69, /*->31920*/ // 2 children in Scope
/*31851*/         OPC_MoveChild, 1,
/*31853*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31856*/         OPC_Scope, 30, /*->31888*/ // 2 children in Scope
/*31858*/           OPC_CheckPredicate, 3, // Predicate_so_imm
/*31860*/           OPC_MoveParent,
/*31861*/           OPC_CheckType, MVT::i32,
/*31863*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31865*/           OPC_EmitConvertToTarget, 1,
/*31867*/           OPC_EmitInteger, MVT::i32, 14, 
/*31870*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31873*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31876*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                    // Dst: (EORri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*31888*/         /*Scope*/ 30, /*->31919*/
/*31889*/           OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*31891*/           OPC_MoveParent,
/*31892*/           OPC_CheckType, MVT::i32,
/*31894*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31896*/           OPC_EmitConvertToTarget, 1,
/*31898*/           OPC_EmitInteger, MVT::i32, 14, 
/*31901*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31904*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31907*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (xor:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2EORri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*31919*/         0, /*End of Scope*/
/*31920*/       /*Scope*/ 76, /*->31997*/
/*31921*/         OPC_CheckType, MVT::i32,
/*31923*/         OPC_Scope, 23, /*->31948*/ // 3 children in Scope
/*31925*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31927*/           OPC_EmitInteger, MVT::i32, 14, 
/*31930*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31933*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31936*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (EORrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*31948*/         /*Scope*/ 23, /*->31972*/
/*31949*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*31951*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*31954*/           OPC_EmitInteger, MVT::i32, 14, 
/*31957*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31960*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tEOR), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (xor:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tEOR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*31972*/         /*Scope*/ 23, /*->31996*/
/*31973*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31975*/           OPC_EmitInteger, MVT::i32, 14, 
/*31978*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31981*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31984*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2EORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*31996*/         0, /*End of Scope*/
/*31997*/       0, /*End of Scope*/
/*31998*/     0, /*End of Scope*/
/*31999*/   /*Scope*/ 37|128,10/*1317*/, /*->33318*/
/*32001*/     OPC_MoveChild, 0,
/*32003*/     OPC_SwitchOpcode /*3 cases */, 57|128,7/*953*/,  TARGET_VAL(ISD::BITCAST),// ->32961
/*32008*/       OPC_MoveChild, 0,
/*32010*/       OPC_SwitchOpcode /*2 cases */, 43|128,3/*427*/,  TARGET_VAL(ARMISD::VSHRs),// ->32442
/*32015*/         OPC_RecordChild0, // #0 = $src
/*32016*/         OPC_MoveChild, 1,
/*32018*/         OPC_Scope, 81|128,1/*209*/, /*->32230*/ // 2 children in Scope
/*32021*/           OPC_CheckInteger, 7, 
/*32023*/           OPC_MoveParent,
/*32024*/           OPC_SwitchType /*2 cases */, 100,  MVT::v8i8,// ->32127
/*32027*/             OPC_MoveParent,
/*32028*/             OPC_MoveParent,
/*32029*/             OPC_MoveChild, 1,
/*32031*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*32034*/             OPC_MoveChild, 0,
/*32036*/             OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*32039*/             OPC_MoveChild, 0,
/*32041*/             OPC_Scope, 41, /*->32084*/ // 2 children in Scope
/*32043*/               OPC_CheckSame, 0,
/*32045*/               OPC_MoveParent,
/*32046*/               OPC_MoveChild, 1,
/*32048*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*32051*/               OPC_MoveChild, 0,
/*32053*/               OPC_CheckSame, 0,
/*32055*/               OPC_MoveParent,
/*32056*/               OPC_MoveChild, 1,
/*32058*/               OPC_CheckInteger, 7, 
/*32060*/               OPC_MoveParent,
/*32061*/               OPC_MoveParent,
/*32062*/               OPC_CheckType, MVT::v8i8,
/*32064*/               OPC_MoveParent,
/*32065*/               OPC_MoveParent,
/*32066*/               OPC_CheckType, MVT::v2i32,
/*32068*/               OPC_EmitInteger, MVT::i32, 14, 
/*32071*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32074*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                            1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)), (bitconvert:v2i32 (add:v8i8 DPR:v8i8:$src, (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)))) - Complexity = 28
                        // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*32084*/             /*Scope*/ 41, /*->32126*/
/*32085*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*32088*/               OPC_MoveChild, 0,
/*32090*/               OPC_CheckSame, 0,
/*32092*/               OPC_MoveParent,
/*32093*/               OPC_MoveChild, 1,
/*32095*/               OPC_CheckInteger, 7, 
/*32097*/               OPC_MoveParent,
/*32098*/               OPC_MoveParent,
/*32099*/               OPC_MoveChild, 1,
/*32101*/               OPC_CheckSame, 0,
/*32103*/               OPC_MoveParent,
/*32104*/               OPC_CheckType, MVT::v8i8,
/*32106*/               OPC_MoveParent,
/*32107*/               OPC_MoveParent,
/*32108*/               OPC_CheckType, MVT::v2i32,
/*32110*/               OPC_EmitInteger, MVT::i32, 14, 
/*32113*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32116*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                            1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)), (bitconvert:v2i32 (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32), DPR:v8i8:$src))) - Complexity = 28
                        // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*32126*/             0, /*End of Scope*/
                    /*SwitchType*/ 100,  MVT::v16i8,// ->32229
/*32129*/             OPC_MoveParent,
/*32130*/             OPC_MoveParent,
/*32131*/             OPC_MoveChild, 1,
/*32133*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*32136*/             OPC_MoveChild, 0,
/*32138*/             OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*32141*/             OPC_MoveChild, 0,
/*32143*/             OPC_Scope, 41, /*->32186*/ // 2 children in Scope
/*32145*/               OPC_CheckSame, 0,
/*32147*/               OPC_MoveParent,
/*32148*/               OPC_MoveChild, 1,
/*32150*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*32153*/               OPC_MoveChild, 0,
/*32155*/               OPC_CheckSame, 0,
/*32157*/               OPC_MoveParent,
/*32158*/               OPC_MoveChild, 1,
/*32160*/               OPC_CheckInteger, 7, 
/*32162*/               OPC_MoveParent,
/*32163*/               OPC_MoveParent,
/*32164*/               OPC_CheckType, MVT::v16i8,
/*32166*/               OPC_MoveParent,
/*32167*/               OPC_MoveParent,
/*32168*/               OPC_CheckType, MVT::v4i32,
/*32170*/               OPC_EmitInteger, MVT::i32, 14, 
/*32173*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32176*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                            1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)), (bitconvert:v4i32 (add:v16i8 QPR:v16i8:$src, (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)))) - Complexity = 28
                        // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*32186*/             /*Scope*/ 41, /*->32228*/
/*32187*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*32190*/               OPC_MoveChild, 0,
/*32192*/               OPC_CheckSame, 0,
/*32194*/               OPC_MoveParent,
/*32195*/               OPC_MoveChild, 1,
/*32197*/               OPC_CheckInteger, 7, 
/*32199*/               OPC_MoveParent,
/*32200*/               OPC_MoveParent,
/*32201*/               OPC_MoveChild, 1,
/*32203*/               OPC_CheckSame, 0,
/*32205*/               OPC_MoveParent,
/*32206*/               OPC_CheckType, MVT::v16i8,
/*32208*/               OPC_MoveParent,
/*32209*/               OPC_MoveParent,
/*32210*/               OPC_CheckType, MVT::v4i32,
/*32212*/               OPC_EmitInteger, MVT::i32, 14, 
/*32215*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32218*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                            1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)), (bitconvert:v4i32 (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32), QPR:v16i8:$src))) - Complexity = 28
                        // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*32228*/             0, /*End of Scope*/
                    0, // EndSwitchType
/*32230*/         /*Scope*/ 81|128,1/*209*/, /*->32441*/
/*32232*/           OPC_CheckInteger, 15, 
/*32234*/           OPC_MoveParent,
/*32235*/           OPC_SwitchType /*2 cases */, 100,  MVT::v4i16,// ->32338
/*32238*/             OPC_MoveParent,
/*32239*/             OPC_MoveParent,
/*32240*/             OPC_MoveChild, 1,
/*32242*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*32245*/             OPC_MoveChild, 0,
/*32247*/             OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*32250*/             OPC_MoveChild, 0,
/*32252*/             OPC_Scope, 41, /*->32295*/ // 2 children in Scope
/*32254*/               OPC_CheckSame, 0,
/*32256*/               OPC_MoveParent,
/*32257*/               OPC_MoveChild, 1,
/*32259*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*32262*/               OPC_MoveChild, 0,
/*32264*/               OPC_CheckSame, 0,
/*32266*/               OPC_MoveParent,
/*32267*/               OPC_MoveChild, 1,
/*32269*/               OPC_CheckInteger, 15, 
/*32271*/               OPC_MoveParent,
/*32272*/               OPC_MoveParent,
/*32273*/               OPC_CheckType, MVT::v4i16,
/*32275*/               OPC_MoveParent,
/*32276*/               OPC_MoveParent,
/*32277*/               OPC_CheckType, MVT::v2i32,
/*32279*/               OPC_EmitInteger, MVT::i32, 14, 
/*32282*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32285*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                            1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)), (bitconvert:v2i32 (add:v4i16 DPR:v4i16:$src, (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)))) - Complexity = 28
                        // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*32295*/             /*Scope*/ 41, /*->32337*/
/*32296*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*32299*/               OPC_MoveChild, 0,
/*32301*/               OPC_CheckSame, 0,
/*32303*/               OPC_MoveParent,
/*32304*/               OPC_MoveChild, 1,
/*32306*/               OPC_CheckInteger, 15, 
/*32308*/               OPC_MoveParent,
/*32309*/               OPC_MoveParent,
/*32310*/               OPC_MoveChild, 1,
/*32312*/               OPC_CheckSame, 0,
/*32314*/               OPC_MoveParent,
/*32315*/               OPC_CheckType, MVT::v4i16,
/*32317*/               OPC_MoveParent,
/*32318*/               OPC_MoveParent,
/*32319*/               OPC_CheckType, MVT::v2i32,
/*32321*/               OPC_EmitInteger, MVT::i32, 14, 
/*32324*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32327*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                            1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)), (bitconvert:v2i32 (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32), DPR:v4i16:$src))) - Complexity = 28
                        // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*32337*/             0, /*End of Scope*/
                    /*SwitchType*/ 100,  MVT::v8i16,// ->32440
/*32340*/             OPC_MoveParent,
/*32341*/             OPC_MoveParent,
/*32342*/             OPC_MoveChild, 1,
/*32344*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*32347*/             OPC_MoveChild, 0,
/*32349*/             OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*32352*/             OPC_MoveChild, 0,
/*32354*/             OPC_Scope, 41, /*->32397*/ // 2 children in Scope
/*32356*/               OPC_CheckSame, 0,
/*32358*/               OPC_MoveParent,
/*32359*/               OPC_MoveChild, 1,
/*32361*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*32364*/               OPC_MoveChild, 0,
/*32366*/               OPC_CheckSame, 0,
/*32368*/               OPC_MoveParent,
/*32369*/               OPC_MoveChild, 1,
/*32371*/               OPC_CheckInteger, 15, 
/*32373*/               OPC_MoveParent,
/*32374*/               OPC_MoveParent,
/*32375*/               OPC_CheckType, MVT::v8i16,
/*32377*/               OPC_MoveParent,
/*32378*/               OPC_MoveParent,
/*32379*/               OPC_CheckType, MVT::v4i32,
/*32381*/               OPC_EmitInteger, MVT::i32, 14, 
/*32384*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32387*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                            1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)), (bitconvert:v4i32 (add:v8i16 QPR:v8i16:$src, (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)))) - Complexity = 28
                        // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*32397*/             /*Scope*/ 41, /*->32439*/
/*32398*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*32401*/               OPC_MoveChild, 0,
/*32403*/               OPC_CheckSame, 0,
/*32405*/               OPC_MoveParent,
/*32406*/               OPC_MoveChild, 1,
/*32408*/               OPC_CheckInteger, 15, 
/*32410*/               OPC_MoveParent,
/*32411*/               OPC_MoveParent,
/*32412*/               OPC_MoveChild, 1,
/*32414*/               OPC_CheckSame, 0,
/*32416*/               OPC_MoveParent,
/*32417*/               OPC_CheckType, MVT::v8i16,
/*32419*/               OPC_MoveParent,
/*32420*/               OPC_MoveParent,
/*32421*/               OPC_CheckType, MVT::v4i32,
/*32423*/               OPC_EmitInteger, MVT::i32, 14, 
/*32426*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32429*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                            1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)), (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32), QPR:v8i16:$src))) - Complexity = 28
                        // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*32439*/             0, /*End of Scope*/
                    0, // EndSwitchType
/*32441*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 2|128,4/*514*/,  TARGET_VAL(ISD::ADD),// ->32960
/*32446*/         OPC_Scope, 63, /*->32511*/ // 8 children in Scope
/*32448*/           OPC_RecordChild0, // #0 = $src
/*32449*/           OPC_MoveChild, 1,
/*32451*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*32454*/           OPC_MoveChild, 0,
/*32456*/           OPC_CheckSame, 0,
/*32458*/           OPC_MoveParent,
/*32459*/           OPC_MoveChild, 1,
/*32461*/           OPC_CheckInteger, 7, 
/*32463*/           OPC_MoveParent,
/*32464*/           OPC_MoveParent,
/*32465*/           OPC_CheckType, MVT::v8i8,
/*32467*/           OPC_MoveParent,
/*32468*/           OPC_MoveParent,
/*32469*/           OPC_MoveChild, 1,
/*32471*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*32474*/           OPC_MoveChild, 0,
/*32476*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*32479*/           OPC_MoveChild, 0,
/*32481*/           OPC_CheckSame, 0,
/*32483*/           OPC_MoveParent,
/*32484*/           OPC_MoveChild, 1,
/*32486*/           OPC_CheckInteger, 7, 
/*32488*/           OPC_MoveParent,
/*32489*/           OPC_CheckType, MVT::v8i8,
/*32491*/           OPC_MoveParent,
/*32492*/           OPC_MoveParent,
/*32493*/           OPC_CheckType, MVT::v2i32,
/*32495*/           OPC_EmitInteger, MVT::i32, 14, 
/*32498*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32501*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (add:v8i8 DPR:v8i8:$src, (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))), (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))) - Complexity = 28
                    // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*32511*/         /*Scope*/ 63, /*->32575*/
/*32512*/           OPC_MoveChild, 0,
/*32514*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*32517*/           OPC_RecordChild0, // #0 = $src
/*32518*/           OPC_MoveChild, 1,
/*32520*/           OPC_CheckInteger, 7, 
/*32522*/           OPC_MoveParent,
/*32523*/           OPC_MoveParent,
/*32524*/           OPC_MoveChild, 1,
/*32526*/           OPC_CheckSame, 0,
/*32528*/           OPC_MoveParent,
/*32529*/           OPC_CheckType, MVT::v8i8,
/*32531*/           OPC_MoveParent,
/*32532*/           OPC_MoveParent,
/*32533*/           OPC_MoveChild, 1,
/*32535*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*32538*/           OPC_MoveChild, 0,
/*32540*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*32543*/           OPC_MoveChild, 0,
/*32545*/           OPC_CheckSame, 0,
/*32547*/           OPC_MoveParent,
/*32548*/           OPC_MoveChild, 1,
/*32550*/           OPC_CheckInteger, 7, 
/*32552*/           OPC_MoveParent,
/*32553*/           OPC_CheckType, MVT::v8i8,
/*32555*/           OPC_MoveParent,
/*32556*/           OPC_MoveParent,
/*32557*/           OPC_CheckType, MVT::v2i32,
/*32559*/           OPC_EmitInteger, MVT::i32, 14, 
/*32562*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32565*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32), DPR:v8i8:$src)), (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))) - Complexity = 28
                    // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*32575*/         /*Scope*/ 63, /*->32639*/
/*32576*/           OPC_RecordChild0, // #0 = $src
/*32577*/           OPC_MoveChild, 1,
/*32579*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*32582*/           OPC_MoveChild, 0,
/*32584*/           OPC_CheckSame, 0,
/*32586*/           OPC_MoveParent,
/*32587*/           OPC_MoveChild, 1,
/*32589*/           OPC_CheckInteger, 15, 
/*32591*/           OPC_MoveParent,
/*32592*/           OPC_MoveParent,
/*32593*/           OPC_CheckType, MVT::v4i16,
/*32595*/           OPC_MoveParent,
/*32596*/           OPC_MoveParent,
/*32597*/           OPC_MoveChild, 1,
/*32599*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*32602*/           OPC_MoveChild, 0,
/*32604*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*32607*/           OPC_MoveChild, 0,
/*32609*/           OPC_CheckSame, 0,
/*32611*/           OPC_MoveParent,
/*32612*/           OPC_MoveChild, 1,
/*32614*/           OPC_CheckInteger, 15, 
/*32616*/           OPC_MoveParent,
/*32617*/           OPC_CheckType, MVT::v4i16,
/*32619*/           OPC_MoveParent,
/*32620*/           OPC_MoveParent,
/*32621*/           OPC_CheckType, MVT::v2i32,
/*32623*/           OPC_EmitInteger, MVT::i32, 14, 
/*32626*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32629*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (add:v4i16 DPR:v4i16:$src, (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))), (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))) - Complexity = 28
                    // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*32639*/         /*Scope*/ 63, /*->32703*/
/*32640*/           OPC_MoveChild, 0,
/*32642*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*32645*/           OPC_RecordChild0, // #0 = $src
/*32646*/           OPC_MoveChild, 1,
/*32648*/           OPC_CheckInteger, 15, 
/*32650*/           OPC_MoveParent,
/*32651*/           OPC_MoveParent,
/*32652*/           OPC_MoveChild, 1,
/*32654*/           OPC_CheckSame, 0,
/*32656*/           OPC_MoveParent,
/*32657*/           OPC_CheckType, MVT::v4i16,
/*32659*/           OPC_MoveParent,
/*32660*/           OPC_MoveParent,
/*32661*/           OPC_MoveChild, 1,
/*32663*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*32666*/           OPC_MoveChild, 0,
/*32668*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*32671*/           OPC_MoveChild, 0,
/*32673*/           OPC_CheckSame, 0,
/*32675*/           OPC_MoveParent,
/*32676*/           OPC_MoveChild, 1,
/*32678*/           OPC_CheckInteger, 15, 
/*32680*/           OPC_MoveParent,
/*32681*/           OPC_CheckType, MVT::v4i16,
/*32683*/           OPC_MoveParent,
/*32684*/           OPC_MoveParent,
/*32685*/           OPC_CheckType, MVT::v2i32,
/*32687*/           OPC_EmitInteger, MVT::i32, 14, 
/*32690*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32693*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32), DPR:v4i16:$src)), (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))) - Complexity = 28
                    // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*32703*/         /*Scope*/ 63, /*->32767*/
/*32704*/           OPC_RecordChild0, // #0 = $src
/*32705*/           OPC_MoveChild, 1,
/*32707*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*32710*/           OPC_MoveChild, 0,
/*32712*/           OPC_CheckSame, 0,
/*32714*/           OPC_MoveParent,
/*32715*/           OPC_MoveChild, 1,
/*32717*/           OPC_CheckInteger, 7, 
/*32719*/           OPC_MoveParent,
/*32720*/           OPC_MoveParent,
/*32721*/           OPC_CheckType, MVT::v16i8,
/*32723*/           OPC_MoveParent,
/*32724*/           OPC_MoveParent,
/*32725*/           OPC_MoveChild, 1,
/*32727*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*32730*/           OPC_MoveChild, 0,
/*32732*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*32735*/           OPC_MoveChild, 0,
/*32737*/           OPC_CheckSame, 0,
/*32739*/           OPC_MoveParent,
/*32740*/           OPC_MoveChild, 1,
/*32742*/           OPC_CheckInteger, 7, 
/*32744*/           OPC_MoveParent,
/*32745*/           OPC_CheckType, MVT::v16i8,
/*32747*/           OPC_MoveParent,
/*32748*/           OPC_MoveParent,
/*32749*/           OPC_CheckType, MVT::v4i32,
/*32751*/           OPC_EmitInteger, MVT::i32, 14, 
/*32754*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32757*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (add:v16i8 QPR:v16i8:$src, (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))), (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))) - Complexity = 28
                    // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*32767*/         /*Scope*/ 63, /*->32831*/
/*32768*/           OPC_MoveChild, 0,
/*32770*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*32773*/           OPC_RecordChild0, // #0 = $src
/*32774*/           OPC_MoveChild, 1,
/*32776*/           OPC_CheckInteger, 7, 
/*32778*/           OPC_MoveParent,
/*32779*/           OPC_MoveParent,
/*32780*/           OPC_MoveChild, 1,
/*32782*/           OPC_CheckSame, 0,
/*32784*/           OPC_MoveParent,
/*32785*/           OPC_CheckType, MVT::v16i8,
/*32787*/           OPC_MoveParent,
/*32788*/           OPC_MoveParent,
/*32789*/           OPC_MoveChild, 1,
/*32791*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*32794*/           OPC_MoveChild, 0,
/*32796*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*32799*/           OPC_MoveChild, 0,
/*32801*/           OPC_CheckSame, 0,
/*32803*/           OPC_MoveParent,
/*32804*/           OPC_MoveChild, 1,
/*32806*/           OPC_CheckInteger, 7, 
/*32808*/           OPC_MoveParent,
/*32809*/           OPC_CheckType, MVT::v16i8,
/*32811*/           OPC_MoveParent,
/*32812*/           OPC_MoveParent,
/*32813*/           OPC_CheckType, MVT::v4i32,
/*32815*/           OPC_EmitInteger, MVT::i32, 14, 
/*32818*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32821*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32), QPR:v16i8:$src)), (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))) - Complexity = 28
                    // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*32831*/         /*Scope*/ 63, /*->32895*/
/*32832*/           OPC_RecordChild0, // #0 = $src
/*32833*/           OPC_MoveChild, 1,
/*32835*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*32838*/           OPC_MoveChild, 0,
/*32840*/           OPC_CheckSame, 0,
/*32842*/           OPC_MoveParent,
/*32843*/           OPC_MoveChild, 1,
/*32845*/           OPC_CheckInteger, 15, 
/*32847*/           OPC_MoveParent,
/*32848*/           OPC_MoveParent,
/*32849*/           OPC_CheckType, MVT::v8i16,
/*32851*/           OPC_MoveParent,
/*32852*/           OPC_MoveParent,
/*32853*/           OPC_MoveChild, 1,
/*32855*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*32858*/           OPC_MoveChild, 0,
/*32860*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*32863*/           OPC_MoveChild, 0,
/*32865*/           OPC_CheckSame, 0,
/*32867*/           OPC_MoveParent,
/*32868*/           OPC_MoveChild, 1,
/*32870*/           OPC_CheckInteger, 15, 
/*32872*/           OPC_MoveParent,
/*32873*/           OPC_CheckType, MVT::v8i16,
/*32875*/           OPC_MoveParent,
/*32876*/           OPC_MoveParent,
/*32877*/           OPC_CheckType, MVT::v4i32,
/*32879*/           OPC_EmitInteger, MVT::i32, 14, 
/*32882*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32885*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 QPR:v8i16:$src, (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))), (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))) - Complexity = 28
                    // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*32895*/         /*Scope*/ 63, /*->32959*/
/*32896*/           OPC_MoveChild, 0,
/*32898*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*32901*/           OPC_RecordChild0, // #0 = $src
/*32902*/           OPC_MoveChild, 1,
/*32904*/           OPC_CheckInteger, 15, 
/*32906*/           OPC_MoveParent,
/*32907*/           OPC_MoveParent,
/*32908*/           OPC_MoveChild, 1,
/*32910*/           OPC_CheckSame, 0,
/*32912*/           OPC_MoveParent,
/*32913*/           OPC_CheckType, MVT::v8i16,
/*32915*/           OPC_MoveParent,
/*32916*/           OPC_MoveParent,
/*32917*/           OPC_MoveChild, 1,
/*32919*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*32922*/           OPC_MoveChild, 0,
/*32924*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*32927*/           OPC_MoveChild, 0,
/*32929*/           OPC_CheckSame, 0,
/*32931*/           OPC_MoveParent,
/*32932*/           OPC_MoveChild, 1,
/*32934*/           OPC_CheckInteger, 15, 
/*32936*/           OPC_MoveParent,
/*32937*/           OPC_CheckType, MVT::v8i16,
/*32939*/           OPC_MoveParent,
/*32940*/           OPC_MoveParent,
/*32941*/           OPC_CheckType, MVT::v4i32,
/*32943*/           OPC_EmitInteger, MVT::i32, 14, 
/*32946*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32949*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32), QPR:v8i16:$src)), (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))) - Complexity = 28
                    // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*32959*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
              /*SwitchOpcode*/ 6|128,1/*134*/,  TARGET_VAL(ARMISD::VSHRs),// ->33099
/*32965*/       OPC_RecordChild0, // #0 = $src
/*32966*/       OPC_MoveChild, 1,
/*32968*/       OPC_CheckInteger, 31, 
/*32970*/       OPC_MoveParent,
/*32971*/       OPC_MoveParent,
/*32972*/       OPC_MoveChild, 1,
/*32974*/       OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*32977*/       OPC_MoveChild, 0,
/*32979*/       OPC_Scope, 58, /*->33039*/ // 2 children in Scope
/*32981*/         OPC_CheckSame, 0,
/*32983*/         OPC_MoveParent,
/*32984*/         OPC_MoveChild, 1,
/*32986*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*32989*/         OPC_MoveChild, 0,
/*32991*/         OPC_CheckSame, 0,
/*32993*/         OPC_MoveParent,
/*32994*/         OPC_MoveChild, 1,
/*32996*/         OPC_CheckInteger, 31, 
/*32998*/         OPC_MoveParent,
/*32999*/         OPC_MoveParent,
/*33000*/         OPC_MoveParent,
/*33001*/         OPC_SwitchType /*2 cases */, 16,  MVT::v2i32,// ->33020
/*33004*/           OPC_EmitInteger, MVT::i32, 14, 
/*33007*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33010*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), (add:v2i32 DPR:v2i32:$src, (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32))) - Complexity = 22
                    // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
                  /*SwitchType*/ 16,  MVT::v4i32,// ->33038
/*33022*/           OPC_EmitInteger, MVT::i32, 14, 
/*33025*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33028*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), (add:v4i32 QPR:v4i32:$src, (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32))) - Complexity = 22
                    // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
                  0, // EndSwitchType
/*33039*/       /*Scope*/ 58, /*->33098*/
/*33040*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33043*/         OPC_MoveChild, 0,
/*33045*/         OPC_CheckSame, 0,
/*33047*/         OPC_MoveParent,
/*33048*/         OPC_MoveChild, 1,
/*33050*/         OPC_CheckInteger, 31, 
/*33052*/         OPC_MoveParent,
/*33053*/         OPC_MoveParent,
/*33054*/         OPC_MoveChild, 1,
/*33056*/         OPC_CheckSame, 0,
/*33058*/         OPC_MoveParent,
/*33059*/         OPC_MoveParent,
/*33060*/         OPC_SwitchType /*2 cases */, 16,  MVT::v2i32,// ->33079
/*33063*/           OPC_EmitInteger, MVT::i32, 14, 
/*33066*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33069*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), DPR:v2i32:$src)) - Complexity = 22
                    // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
                  /*SwitchType*/ 16,  MVT::v4i32,// ->33097
/*33081*/           OPC_EmitInteger, MVT::i32, 14, 
/*33084*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33087*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), QPR:v4i32:$src)) - Complexity = 22
                    // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
                  0, // EndSwitchType
/*33098*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 86|128,1/*214*/,  TARGET_VAL(ISD::ADD),// ->33317
/*33103*/       OPC_Scope, 52, /*->33157*/ // 4 children in Scope
/*33105*/         OPC_RecordChild0, // #0 = $src
/*33106*/         OPC_MoveChild, 1,
/*33108*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33111*/         OPC_MoveChild, 0,
/*33113*/         OPC_CheckSame, 0,
/*33115*/         OPC_MoveParent,
/*33116*/         OPC_MoveChild, 1,
/*33118*/         OPC_CheckInteger, 31, 
/*33120*/         OPC_MoveParent,
/*33121*/         OPC_MoveParent,
/*33122*/         OPC_MoveParent,
/*33123*/         OPC_MoveChild, 1,
/*33125*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33128*/         OPC_MoveChild, 0,
/*33130*/         OPC_CheckSame, 0,
/*33132*/         OPC_MoveParent,
/*33133*/         OPC_MoveChild, 1,
/*33135*/         OPC_CheckInteger, 31, 
/*33137*/         OPC_MoveParent,
/*33138*/         OPC_MoveParent,
/*33139*/         OPC_CheckType, MVT::v2i32,
/*33141*/         OPC_EmitInteger, MVT::i32, 14, 
/*33144*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33147*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 (add:v2i32 DPR:v2i32:$src, (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)), (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)) - Complexity = 22
                  // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*33157*/       /*Scope*/ 52, /*->33210*/
/*33158*/         OPC_MoveChild, 0,
/*33160*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33163*/         OPC_RecordChild0, // #0 = $src
/*33164*/         OPC_MoveChild, 1,
/*33166*/         OPC_CheckInteger, 31, 
/*33168*/         OPC_MoveParent,
/*33169*/         OPC_MoveParent,
/*33170*/         OPC_MoveChild, 1,
/*33172*/         OPC_CheckSame, 0,
/*33174*/         OPC_MoveParent,
/*33175*/         OPC_MoveParent,
/*33176*/         OPC_MoveChild, 1,
/*33178*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33181*/         OPC_MoveChild, 0,
/*33183*/         OPC_CheckSame, 0,
/*33185*/         OPC_MoveParent,
/*33186*/         OPC_MoveChild, 1,
/*33188*/         OPC_CheckInteger, 31, 
/*33190*/         OPC_MoveParent,
/*33191*/         OPC_MoveParent,
/*33192*/         OPC_CheckType, MVT::v2i32,
/*33194*/         OPC_EmitInteger, MVT::i32, 14, 
/*33197*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33200*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), DPR:v2i32:$src), (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)) - Complexity = 22
                  // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*33210*/       /*Scope*/ 52, /*->33263*/
/*33211*/         OPC_RecordChild0, // #0 = $src
/*33212*/         OPC_MoveChild, 1,
/*33214*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33217*/         OPC_MoveChild, 0,
/*33219*/         OPC_CheckSame, 0,
/*33221*/         OPC_MoveParent,
/*33222*/         OPC_MoveChild, 1,
/*33224*/         OPC_CheckInteger, 31, 
/*33226*/         OPC_MoveParent,
/*33227*/         OPC_MoveParent,
/*33228*/         OPC_MoveParent,
/*33229*/         OPC_MoveChild, 1,
/*33231*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33234*/         OPC_MoveChild, 0,
/*33236*/         OPC_CheckSame, 0,
/*33238*/         OPC_MoveParent,
/*33239*/         OPC_MoveChild, 1,
/*33241*/         OPC_CheckInteger, 31, 
/*33243*/         OPC_MoveParent,
/*33244*/         OPC_MoveParent,
/*33245*/         OPC_CheckType, MVT::v4i32,
/*33247*/         OPC_EmitInteger, MVT::i32, 14, 
/*33250*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33253*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 (add:v4i32 QPR:v4i32:$src, (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)), (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)) - Complexity = 22
                  // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*33263*/       /*Scope*/ 52, /*->33316*/
/*33264*/         OPC_MoveChild, 0,
/*33266*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33269*/         OPC_RecordChild0, // #0 = $src
/*33270*/         OPC_MoveChild, 1,
/*33272*/         OPC_CheckInteger, 31, 
/*33274*/         OPC_MoveParent,
/*33275*/         OPC_MoveParent,
/*33276*/         OPC_MoveChild, 1,
/*33278*/         OPC_CheckSame, 0,
/*33280*/         OPC_MoveParent,
/*33281*/         OPC_MoveParent,
/*33282*/         OPC_MoveChild, 1,
/*33284*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33287*/         OPC_MoveChild, 0,
/*33289*/         OPC_CheckSame, 0,
/*33291*/         OPC_MoveParent,
/*33292*/         OPC_MoveChild, 1,
/*33294*/         OPC_CheckInteger, 31, 
/*33296*/         OPC_MoveParent,
/*33297*/         OPC_MoveParent,
/*33298*/         OPC_CheckType, MVT::v4i32,
/*33300*/         OPC_EmitInteger, MVT::i32, 14, 
/*33303*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33306*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), QPR:v4i32:$src), (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)) - Complexity = 22
                  // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*33316*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*33318*/   /*Scope*/ 109, /*->33428*/
/*33319*/     OPC_RecordChild0, // #0 = $Vm
/*33320*/     OPC_MoveChild, 1,
/*33322*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33325*/     OPC_MoveChild, 0,
/*33327*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*33330*/     OPC_MoveChild, 0,
/*33332*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*33335*/     OPC_MoveParent,
/*33336*/     OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*33338*/     OPC_SwitchType /*2 cases */, 42,  MVT::v8i8,// ->33383
/*33341*/       OPC_MoveParent,
/*33342*/       OPC_MoveParent,
/*33343*/       OPC_CheckType, MVT::v2i32,
/*33345*/       OPC_Scope, 18, /*->33365*/ // 2 children in Scope
/*33347*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*33349*/         OPC_EmitInteger, MVT::i32, 14, 
/*33352*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33355*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                  // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*33365*/       /*Scope*/ 16, /*->33382*/
/*33366*/         OPC_EmitInteger, MVT::i32, 14, 
/*33369*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33372*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 DPR:v2i32:$src, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                  // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*33382*/       0, /*End of Scope*/
              /*SwitchType*/ 42,  MVT::v16i8,// ->33427
/*33385*/       OPC_MoveParent,
/*33386*/       OPC_MoveParent,
/*33387*/       OPC_CheckType, MVT::v4i32,
/*33389*/       OPC_Scope, 18, /*->33409*/ // 2 children in Scope
/*33391*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*33393*/         OPC_EmitInteger, MVT::i32, 14, 
/*33396*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33399*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                  // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*33409*/       /*Scope*/ 16, /*->33426*/
/*33410*/         OPC_EmitInteger, MVT::i32, 14, 
/*33413*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33416*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 QPR:v4i32:$src, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                  // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*33426*/       0, /*End of Scope*/
              0, // EndSwitchType
/*33428*/   /*Scope*/ 110, /*->33539*/
/*33429*/     OPC_MoveChild, 0,
/*33431*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33434*/     OPC_MoveChild, 0,
/*33436*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*33439*/     OPC_MoveChild, 0,
/*33441*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*33444*/     OPC_MoveParent,
/*33445*/     OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*33447*/     OPC_SwitchType /*2 cases */, 43,  MVT::v8i8,// ->33493
/*33450*/       OPC_MoveParent,
/*33451*/       OPC_MoveParent,
/*33452*/       OPC_RecordChild1, // #0 = $Vm
/*33453*/       OPC_CheckType, MVT::v2i32,
/*33455*/       OPC_Scope, 18, /*->33475*/ // 2 children in Scope
/*33457*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*33459*/         OPC_EmitInteger, MVT::i32, 14, 
/*33462*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33465*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm) - Complexity = 13
                  // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*33475*/       /*Scope*/ 16, /*->33492*/
/*33476*/         OPC_EmitInteger, MVT::i32, 14, 
/*33479*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33482*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src) - Complexity = 13
                  // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*33492*/       0, /*End of Scope*/
              /*SwitchType*/ 43,  MVT::v16i8,// ->33538
/*33495*/       OPC_MoveParent,
/*33496*/       OPC_MoveParent,
/*33497*/       OPC_RecordChild1, // #0 = $Vm
/*33498*/       OPC_CheckType, MVT::v4i32,
/*33500*/       OPC_Scope, 18, /*->33520*/ // 2 children in Scope
/*33502*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*33504*/         OPC_EmitInteger, MVT::i32, 14, 
/*33507*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33510*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm) - Complexity = 13
                  // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*33520*/       /*Scope*/ 16, /*->33537*/
/*33521*/         OPC_EmitInteger, MVT::i32, 14, 
/*33524*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33527*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src) - Complexity = 13
                  // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*33537*/       0, /*End of Scope*/
              0, // EndSwitchType
/*33539*/   /*Scope*/ 46, /*->33586*/
/*33540*/     OPC_RecordChild0, // #0 = $Vn
/*33541*/     OPC_RecordChild1, // #1 = $Vm
/*33542*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2i32,// ->33564
/*33545*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*33547*/       OPC_EmitInteger, MVT::i32, 14, 
/*33550*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33553*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEORd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (xor:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VEORd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 19,  MVT::v4i32,// ->33585
/*33566*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*33568*/       OPC_EmitInteger, MVT::i32, 14, 
/*33571*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33574*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEORq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (xor:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VEORq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*33586*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 41|128,2/*297*/,  TARGET_VAL(ISD::ROTR),// ->33888
/*33591*/   OPC_Scope, 34, /*->33627*/ // 6 children in Scope
/*33593*/     OPC_MoveChild, 0,
/*33595*/     OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*33598*/     OPC_RecordChild0, // #0 = $Rm
/*33599*/     OPC_MoveParent,
/*33600*/     OPC_MoveChild, 1,
/*33602*/     OPC_CheckInteger, 16, 
/*33604*/     OPC_CheckType, MVT::i32,
/*33606*/     OPC_MoveParent,
/*33607*/     OPC_CheckType, MVT::i32,
/*33609*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*33611*/     OPC_EmitInteger, MVT::i32, 14, 
/*33614*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33617*/     OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (rotr:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
              // Dst: (REV16:i32 GPR:i32:$Rm)
/*33627*/   /*Scope*/ 30, /*->33658*/
/*33628*/     OPC_RecordNode, // #0 = $src
/*33629*/     OPC_CheckType, MVT::i32,
/*33631*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33633*/     OPC_CheckComplexPat, /*CP*/3, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*33636*/     OPC_EmitInteger, MVT::i32, 14, 
/*33639*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33642*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33645*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: shift_so_reg_reg:i32:$src - Complexity = 12
              // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*33658*/   /*Scope*/ 56, /*->33715*/
/*33659*/     OPC_MoveChild, 0,
/*33661*/     OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*33664*/     OPC_RecordChild0, // #0 = $Rm
/*33665*/     OPC_MoveParent,
/*33666*/     OPC_MoveChild, 1,
/*33668*/     OPC_CheckInteger, 16, 
/*33670*/     OPC_CheckType, MVT::i32,
/*33672*/     OPC_MoveParent,
/*33673*/     OPC_CheckType, MVT::i32,
/*33675*/     OPC_Scope, 18, /*->33695*/ // 2 children in Scope
/*33677*/       OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*33679*/       OPC_EmitInteger, MVT::i32, 14, 
/*33682*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33685*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (rotr:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*33695*/     /*Scope*/ 18, /*->33714*/
/*33696*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33698*/       OPC_EmitInteger, MVT::i32, 14, 
/*33701*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33704*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (rotr:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*33714*/     0, /*End of Scope*/
/*33715*/   /*Scope*/ 43, /*->33759*/
/*33716*/     OPC_RecordChild0, // #0 = $lhs
/*33717*/     OPC_MoveChild, 1,
/*33719*/     OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*33722*/     OPC_RecordChild0, // #1 = $rhs
/*33723*/     OPC_MoveChild, 1,
/*33725*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33728*/     OPC_CheckPredicate, 78, // Predicate_lo5AllOne
/*33730*/     OPC_MoveParent,
/*33731*/     OPC_CheckType, MVT::i32,
/*33733*/     OPC_MoveParent,
/*33734*/     OPC_CheckType, MVT::i32,
/*33736*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33738*/     OPC_EmitInteger, MVT::i32, 14, 
/*33741*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33744*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33747*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORrr), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (rotr:i32 rGPR:i32:$lhs, (and:i32 rGPR:i32:$rhs, (imm:i32)<<P:Predicate_lo5AllOne>>)) - Complexity = 10
              // Dst: (t2RORrr:i32 rGPR:i32:$lhs, rGPR:i32:$rhs)
/*33759*/   /*Scope*/ 29, /*->33789*/
/*33760*/     OPC_RecordNode, // #0 = $src
/*33761*/     OPC_CheckType, MVT::i32,
/*33763*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33765*/     OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*33768*/     OPC_EmitInteger, MVT::i32, 14, 
/*33771*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33774*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33777*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
              // Src: shift_so_reg_imm:i32:$src - Complexity = 9
              // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*33789*/   /*Scope*/ 97, /*->33887*/
/*33790*/     OPC_RecordChild0, // #0 = $Rm
/*33791*/     OPC_RecordChild1, // #1 = $imm
/*33792*/     OPC_Scope, 37, /*->33831*/ // 2 children in Scope
/*33794*/       OPC_MoveChild, 1,
/*33796*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33799*/       OPC_CheckPredicate, 79, // Predicate_imm0_31
/*33801*/       OPC_CheckType, MVT::i32,
/*33803*/       OPC_MoveParent,
/*33804*/       OPC_CheckType, MVT::i32,
/*33806*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33808*/       OPC_EmitConvertToTarget, 1,
/*33810*/       OPC_EmitInteger, MVT::i32, 14, 
/*33813*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33816*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33819*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                // Dst: (t2RORri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*33831*/     /*Scope*/ 54, /*->33886*/
/*33832*/       OPC_CheckChild1Type, MVT::i32,
/*33834*/       OPC_CheckType, MVT::i32,
/*33836*/       OPC_Scope, 23, /*->33861*/ // 2 children in Scope
/*33838*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33840*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*33843*/         OPC_EmitInteger, MVT::i32, 14, 
/*33846*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33849*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tROR), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (rotr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tROR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*33861*/       /*Scope*/ 23, /*->33885*/
/*33862*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33864*/         OPC_EmitInteger, MVT::i32, 14, 
/*33867*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33870*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33873*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (rotr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2RORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*33885*/       0, /*End of Scope*/
/*33886*/     0, /*End of Scope*/
/*33887*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 17|128,4/*529*/,  TARGET_VAL(ISD::ATOMIC_LOAD),// ->34421
/*33892*/   OPC_RecordMemRef,
/*33893*/   OPC_RecordNode,   // #0 = 'atomic_load' chained node
/*33894*/   OPC_RecordChild1, // #1 = $src
/*33895*/   OPC_CheckChild1Type, MVT::i32,
/*33897*/   OPC_CheckType, MVT::i32,
/*33899*/   OPC_Scope, 26, /*->33927*/ // 14 children in Scope
/*33901*/     OPC_CheckPredicate, 80, // Predicate_atomic_load_8
/*33903*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33905*/     OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*33908*/     OPC_EmitMergeInputChains1_0,
/*33909*/     OPC_EmitInteger, MVT::i32, 14, 
/*33912*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33915*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 16
              // Dst: (LDRBrs:i32 ldst_so_reg:i32:$src)
/*33927*/   /*Scope*/ 26, /*->33954*/
/*33928*/     OPC_CheckPredicate, 81, // Predicate_atomic_load_16
/*33930*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33932*/     OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$src #2 #3 #4
/*33935*/     OPC_EmitMergeInputChains1_0,
/*33936*/     OPC_EmitInteger, MVT::i32, 14, 
/*33939*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33942*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 addrmode3:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 16
              // Dst: (LDRH:i32 addrmode3:i32:$src)
/*33954*/   /*Scope*/ 26, /*->33981*/
/*33955*/     OPC_CheckPredicate, 82, // Predicate_atomic_load_32
/*33957*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33959*/     OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*33962*/     OPC_EmitMergeInputChains1_0,
/*33963*/     OPC_EmitInteger, MVT::i32, 14, 
/*33966*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33969*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 16
              // Dst: (LDRrs:i32 ldst_so_reg:i32:$src)
/*33981*/   /*Scope*/ 26, /*->34008*/
/*33982*/     OPC_CheckPredicate, 80, // Predicate_atomic_load_8
/*33984*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33986*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*33989*/     OPC_EmitMergeInputChains1_0,
/*33990*/     OPC_EmitInteger, MVT::i32, 14, 
/*33993*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33996*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 16
              // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*34008*/   /*Scope*/ 26, /*->34035*/
/*34009*/     OPC_CheckPredicate, 81, // Predicate_atomic_load_16
/*34011*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34013*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*34016*/     OPC_EmitMergeInputChains1_0,
/*34017*/     OPC_EmitInteger, MVT::i32, 14, 
/*34020*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34023*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 16
              // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*34035*/   /*Scope*/ 26, /*->34062*/
/*34036*/     OPC_CheckPredicate, 82, // Predicate_atomic_load_32
/*34038*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34040*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*34043*/     OPC_EmitMergeInputChains1_0,
/*34044*/     OPC_EmitInteger, MVT::i32, 14, 
/*34047*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34050*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 16
              // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*34062*/   /*Scope*/ 25, /*->34088*/
/*34063*/     OPC_CheckPredicate, 80, // Predicate_atomic_load_8
/*34065*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34067*/     OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*34070*/     OPC_EmitMergeInputChains1_0,
/*34071*/     OPC_EmitInteger, MVT::i32, 14, 
/*34074*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34077*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
              // Dst: (LDRBi12:i32 addrmode_imm12:i32:$src)
/*34088*/   /*Scope*/ 25, /*->34114*/
/*34089*/     OPC_CheckPredicate, 82, // Predicate_atomic_load_32
/*34091*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34093*/     OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*34096*/     OPC_EmitMergeInputChains1_0,
/*34097*/     OPC_EmitInteger, MVT::i32, 14, 
/*34100*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34103*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
              // Dst: (LDRi12:i32 addrmode_imm12:i32:$src)
/*34114*/   /*Scope*/ 50, /*->34165*/
/*34115*/     OPC_CheckPredicate, 80, // Predicate_atomic_load_8
/*34117*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*34119*/     OPC_Scope, 21, /*->34142*/ // 2 children in Scope
/*34121*/       OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$src #2 #3
/*34124*/       OPC_EmitMergeInputChains1_0,
/*34125*/       OPC_EmitInteger, MVT::i32, 14, 
/*34128*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34131*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_is1:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$src)
/*34142*/     /*Scope*/ 21, /*->34164*/
/*34143*/       OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$src #2 #3
/*34146*/       OPC_EmitMergeInputChains1_0,
/*34147*/       OPC_EmitInteger, MVT::i32, 14, 
/*34150*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34153*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_rrs1:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$src)
/*34164*/     0, /*End of Scope*/
/*34165*/   /*Scope*/ 50, /*->34216*/
/*34166*/     OPC_CheckPredicate, 81, // Predicate_atomic_load_16
/*34168*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*34170*/     OPC_Scope, 21, /*->34193*/ // 2 children in Scope
/*34172*/       OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$src #2 #3
/*34175*/       OPC_EmitMergeInputChains1_0,
/*34176*/       OPC_EmitInteger, MVT::i32, 14, 
/*34179*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34182*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_is2:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$src)
/*34193*/     /*Scope*/ 21, /*->34215*/
/*34194*/       OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$src #2 #3
/*34197*/       OPC_EmitMergeInputChains1_0,
/*34198*/       OPC_EmitInteger, MVT::i32, 14, 
/*34201*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34204*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_rrs2:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$src)
/*34215*/     0, /*End of Scope*/
/*34216*/   /*Scope*/ 50, /*->34267*/
/*34217*/     OPC_CheckPredicate, 82, // Predicate_atomic_load_32
/*34219*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*34221*/     OPC_Scope, 21, /*->34244*/ // 2 children in Scope
/*34223*/       OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$src #2 #3
/*34226*/       OPC_EmitMergeInputChains1_0,
/*34227*/       OPC_EmitInteger, MVT::i32, 14, 
/*34230*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34233*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_is4:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (tLDRi:i32 t_addrmode_is4:i32:$src)
/*34244*/     /*Scope*/ 21, /*->34266*/
/*34245*/       OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeRI5S4:$src #2 #3
/*34248*/       OPC_EmitMergeInputChains1_0,
/*34249*/       OPC_EmitInteger, MVT::i32, 14, 
/*34252*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34255*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_rrs4:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (tLDRr:i32 t_addrmode_rrs4:i32:$src)
/*34266*/     0, /*End of Scope*/
/*34267*/   /*Scope*/ 50, /*->34318*/
/*34268*/     OPC_CheckPredicate, 80, // Predicate_atomic_load_8
/*34270*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34272*/     OPC_Scope, 21, /*->34295*/ // 2 children in Scope
/*34274*/       OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*34277*/       OPC_EmitMergeInputChains1_0,
/*34278*/       OPC_EmitInteger, MVT::i32, 14, 
/*34281*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34284*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*34295*/     /*Scope*/ 21, /*->34317*/
/*34296*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*34299*/       OPC_EmitMergeInputChains1_0,
/*34300*/       OPC_EmitInteger, MVT::i32, 14, 
/*34303*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34306*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*34317*/     0, /*End of Scope*/
/*34318*/   /*Scope*/ 50, /*->34369*/
/*34319*/     OPC_CheckPredicate, 81, // Predicate_atomic_load_16
/*34321*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34323*/     OPC_Scope, 21, /*->34346*/ // 2 children in Scope
/*34325*/       OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*34328*/       OPC_EmitMergeInputChains1_0,
/*34329*/       OPC_EmitInteger, MVT::i32, 14, 
/*34332*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34335*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*34346*/     /*Scope*/ 21, /*->34368*/
/*34347*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*34350*/       OPC_EmitMergeInputChains1_0,
/*34351*/       OPC_EmitInteger, MVT::i32, 14, 
/*34354*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34357*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*34368*/     0, /*End of Scope*/
/*34369*/   /*Scope*/ 50, /*->34420*/
/*34370*/     OPC_CheckPredicate, 82, // Predicate_atomic_load_32
/*34372*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34374*/     OPC_Scope, 21, /*->34397*/ // 2 children in Scope
/*34376*/       OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*34379*/       OPC_EmitMergeInputChains1_0,
/*34380*/       OPC_EmitInteger, MVT::i32, 14, 
/*34383*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34386*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*34397*/     /*Scope*/ 21, /*->34419*/
/*34398*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*34401*/       OPC_EmitMergeInputChains1_0,
/*34402*/       OPC_EmitInteger, MVT::i32, 14, 
/*34405*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34408*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*34419*/     0, /*End of Scope*/
/*34420*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 18|128,4/*530*/,  TARGET_VAL(ISD::ATOMIC_STORE),// ->34955
/*34425*/   OPC_RecordMemRef,
/*34426*/   OPC_RecordNode,   // #0 = 'atomic_store' chained node
/*34427*/   OPC_RecordChild1, // #1 = $ptr
/*34428*/   OPC_CheckChild1Type, MVT::i32,
/*34430*/   OPC_RecordChild2, // #2 = $val
/*34431*/   OPC_CheckChild2Type, MVT::i32,
/*34433*/   OPC_Scope, 26, /*->34461*/ // 14 children in Scope
/*34435*/     OPC_CheckPredicate, 83, // Predicate_atomic_store_8
/*34437*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34439*/     OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*34442*/     OPC_EmitMergeInputChains1_0,
/*34443*/     OPC_EmitInteger, MVT::i32, 14, 
/*34446*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34449*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
              // Dst: (STRBrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*34461*/   /*Scope*/ 26, /*->34488*/
/*34462*/     OPC_CheckPredicate, 84, // Predicate_atomic_store_16
/*34464*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34466*/     OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$ptr #3 #4 #5
/*34469*/     OPC_EmitMergeInputChains1_0,
/*34470*/     OPC_EmitInteger, MVT::i32, 14, 
/*34473*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34476*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store addrmode3:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
              // Dst: (STRH GPR:i32:$val, addrmode3:i32:$ptr)
/*34488*/   /*Scope*/ 26, /*->34515*/
/*34489*/     OPC_CheckPredicate, 85, // Predicate_atomic_store_32
/*34491*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34493*/     OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*34496*/     OPC_EmitMergeInputChains1_0,
/*34497*/     OPC_EmitInteger, MVT::i32, 14, 
/*34500*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34503*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
              // Dst: (STRrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*34515*/   /*Scope*/ 26, /*->34542*/
/*34516*/     OPC_CheckPredicate, 83, // Predicate_atomic_store_8
/*34518*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34520*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*34523*/     OPC_EmitMergeInputChains1_0,
/*34524*/     OPC_EmitInteger, MVT::i32, 14, 
/*34527*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34530*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
              // Dst: (t2STRBs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*34542*/   /*Scope*/ 26, /*->34569*/
/*34543*/     OPC_CheckPredicate, 84, // Predicate_atomic_store_16
/*34545*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34547*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*34550*/     OPC_EmitMergeInputChains1_0,
/*34551*/     OPC_EmitInteger, MVT::i32, 14, 
/*34554*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34557*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
              // Dst: (t2STRHs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*34569*/   /*Scope*/ 26, /*->34596*/
/*34570*/     OPC_CheckPredicate, 85, // Predicate_atomic_store_32
/*34572*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34574*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*34577*/     OPC_EmitMergeInputChains1_0,
/*34578*/     OPC_EmitInteger, MVT::i32, 14, 
/*34581*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34584*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
              // Dst: (t2STRs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*34596*/   /*Scope*/ 25, /*->34622*/
/*34597*/     OPC_CheckPredicate, 83, // Predicate_atomic_store_8
/*34599*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34601*/     OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*34604*/     OPC_EmitMergeInputChains1_0,
/*34605*/     OPC_EmitInteger, MVT::i32, 14, 
/*34608*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34611*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
              // Dst: (STRBi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*34622*/   /*Scope*/ 25, /*->34648*/
/*34623*/     OPC_CheckPredicate, 85, // Predicate_atomic_store_32
/*34625*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34627*/     OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*34630*/     OPC_EmitMergeInputChains1_0,
/*34631*/     OPC_EmitInteger, MVT::i32, 14, 
/*34634*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34637*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
              // Dst: (STRi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*34648*/   /*Scope*/ 50, /*->34699*/
/*34649*/     OPC_CheckPredicate, 83, // Predicate_atomic_store_8
/*34651*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*34653*/     OPC_Scope, 21, /*->34676*/ // 2 children in Scope
/*34655*/       OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$ptr #3 #4
/*34658*/       OPC_EmitMergeInputChains1_0,
/*34659*/       OPC_EmitInteger, MVT::i32, 14, 
/*34662*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34665*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_is1:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (tSTRBi tGPR:i32:$val, t_addrmode_is1:i32:$ptr)
/*34676*/     /*Scope*/ 21, /*->34698*/
/*34677*/       OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$ptr #3 #4
/*34680*/       OPC_EmitMergeInputChains1_0,
/*34681*/       OPC_EmitInteger, MVT::i32, 14, 
/*34684*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34687*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_rrs1:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (tSTRBr tGPR:i32:$val, t_addrmode_rrs1:i32:$ptr)
/*34698*/     0, /*End of Scope*/
/*34699*/   /*Scope*/ 50, /*->34750*/
/*34700*/     OPC_CheckPredicate, 84, // Predicate_atomic_store_16
/*34702*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*34704*/     OPC_Scope, 21, /*->34727*/ // 2 children in Scope
/*34706*/       OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$ptr #3 #4
/*34709*/       OPC_EmitMergeInputChains1_0,
/*34710*/       OPC_EmitInteger, MVT::i32, 14, 
/*34713*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34716*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_is2:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                // Dst: (tSTRHi tGPR:i32:$val, t_addrmode_is2:i32:$ptr)
/*34727*/     /*Scope*/ 21, /*->34749*/
/*34728*/       OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$ptr #3 #4
/*34731*/       OPC_EmitMergeInputChains1_0,
/*34732*/       OPC_EmitInteger, MVT::i32, 14, 
/*34735*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34738*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_rrs2:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                // Dst: (tSTRHr tGPR:i32:$val, t_addrmode_rrs2:i32:$ptr)
/*34749*/     0, /*End of Scope*/
/*34750*/   /*Scope*/ 50, /*->34801*/
/*34751*/     OPC_CheckPredicate, 85, // Predicate_atomic_store_32
/*34753*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*34755*/     OPC_Scope, 21, /*->34778*/ // 2 children in Scope
/*34757*/       OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$ptr #3 #4
/*34760*/       OPC_EmitMergeInputChains1_0,
/*34761*/       OPC_EmitInteger, MVT::i32, 14, 
/*34764*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34767*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_is4:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (tSTRi tGPR:i32:$val, t_addrmode_is4:i32:$ptr)
/*34778*/     /*Scope*/ 21, /*->34800*/
/*34779*/       OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeRI5S4:$ptr #3 #4
/*34782*/       OPC_EmitMergeInputChains1_0,
/*34783*/       OPC_EmitInteger, MVT::i32, 14, 
/*34786*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34789*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_rrs4:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (tSTRr tGPR:i32:$val, t_addrmode_rrs4:i32:$ptr)
/*34800*/     0, /*End of Scope*/
/*34801*/   /*Scope*/ 50, /*->34852*/
/*34802*/     OPC_CheckPredicate, 83, // Predicate_atomic_store_8
/*34804*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34806*/     OPC_Scope, 21, /*->34829*/ // 2 children in Scope
/*34808*/       OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*34811*/       OPC_EmitMergeInputChains1_0,
/*34812*/       OPC_EmitInteger, MVT::i32, 14, 
/*34815*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34818*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (t2STRBi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*34829*/     /*Scope*/ 21, /*->34851*/
/*34830*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*34833*/       OPC_EmitMergeInputChains1_0,
/*34834*/       OPC_EmitInteger, MVT::i32, 14, 
/*34837*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34840*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (t2STRBi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*34851*/     0, /*End of Scope*/
/*34852*/   /*Scope*/ 50, /*->34903*/
/*34853*/     OPC_CheckPredicate, 84, // Predicate_atomic_store_16
/*34855*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34857*/     OPC_Scope, 21, /*->34880*/ // 2 children in Scope
/*34859*/       OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*34862*/       OPC_EmitMergeInputChains1_0,
/*34863*/       OPC_EmitInteger, MVT::i32, 14, 
/*34866*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34869*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                // Dst: (t2STRHi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*34880*/     /*Scope*/ 21, /*->34902*/
/*34881*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*34884*/       OPC_EmitMergeInputChains1_0,
/*34885*/       OPC_EmitInteger, MVT::i32, 14, 
/*34888*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34891*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                // Dst: (t2STRHi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*34902*/     0, /*End of Scope*/
/*34903*/   /*Scope*/ 50, /*->34954*/
/*34904*/     OPC_CheckPredicate, 85, // Predicate_atomic_store_32
/*34906*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34908*/     OPC_Scope, 21, /*->34931*/ // 2 children in Scope
/*34910*/       OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*34913*/       OPC_EmitMergeInputChains1_0,
/*34914*/       OPC_EmitInteger, MVT::i32, 14, 
/*34917*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34920*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (t2STRi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*34931*/     /*Scope*/ 21, /*->34953*/
/*34932*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*34935*/       OPC_EmitMergeInputChains1_0,
/*34936*/       OPC_EmitInteger, MVT::i32, 14, 
/*34939*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34942*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (t2STRi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*34953*/     0, /*End of Scope*/
/*34954*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 119,  TARGET_VAL(ARMISD::PIC_ADD),// ->35077
/*34958*/   OPC_Scope, 67, /*->35027*/ // 2 children in Scope
/*34960*/     OPC_MoveChild, 0,
/*34962*/     OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*34965*/     OPC_RecordMemRef,
/*34966*/     OPC_RecordNode, // #0 = 'ld' chained node
/*34967*/     OPC_CheckFoldableChainNode,
/*34968*/     OPC_MoveChild, 1,
/*34970*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*34973*/     OPC_RecordChild0, // #1 = $addr
/*34974*/     OPC_MoveChild, 0,
/*34976*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*34979*/     OPC_MoveParent,
/*34980*/     OPC_MoveParent,
/*34981*/     OPC_CheckPredicate, 26, // Predicate_unindexedload
/*34983*/     OPC_CheckPredicate, 27, // Predicate_load
/*34985*/     OPC_MoveParent,
/*34986*/     OPC_RecordChild1, // #2 = $cp
/*34987*/     OPC_MoveChild, 1,
/*34989*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34992*/     OPC_MoveParent,
/*34993*/     OPC_CheckType, MVT::i32,
/*34995*/     OPC_Scope, 14, /*->35011*/ // 2 children in Scope
/*34997*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*34999*/       OPC_EmitMergeInputChains1_0,
/*35000*/       OPC_EmitConvertToTarget, 2,
/*35002*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                // Dst: (tLDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*35011*/     /*Scope*/ 14, /*->35026*/
/*35012*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35014*/       OPC_EmitMergeInputChains1_0,
/*35015*/       OPC_EmitConvertToTarget, 2,
/*35017*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                // Dst: (t2LDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*35026*/     0, /*End of Scope*/
/*35027*/   /*Scope*/ 48, /*->35076*/
/*35028*/     OPC_RecordChild0, // #0 = $a
/*35029*/     OPC_RecordChild1, // #1 = $cp
/*35030*/     OPC_MoveChild, 1,
/*35032*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35035*/     OPC_MoveParent,
/*35036*/     OPC_CheckType, MVT::i32,
/*35038*/     OPC_Scope, 21, /*->35061*/ // 2 children in Scope
/*35040*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35042*/       OPC_EmitConvertToTarget, 1,
/*35044*/       OPC_EmitInteger, MVT::i32, 14, 
/*35047*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35050*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PICADD), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMpic_add:i32 GPR:i32:$a, (imm:i32):$cp) - Complexity = 6
                // Dst: (PICADD:i32 GPR:i32:$a, (imm:i32):$cp)
/*35061*/     /*Scope*/ 13, /*->35075*/
/*35062*/       OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb())
/*35064*/       OPC_EmitConvertToTarget, 1,
/*35066*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tPICADD), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                // Src: (ARMpic_add:i32 GPR:i32:$lhs, (imm:i32):$cp) - Complexity = 6
                // Dst: (tPICADD:i32 GPR:i32:$lhs, (imm:i32):$cp)
/*35075*/     0, /*End of Scope*/
/*35076*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 70,  TARGET_VAL(ARMISD::BCC_i64),// ->35150
/*35080*/   OPC_RecordNode,   // #0 = 'ARMBcci64' chained node
/*35081*/   OPC_RecordChild1, // #1 = $cc
/*35082*/   OPC_MoveChild, 1,
/*35084*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35087*/   OPC_MoveParent,
/*35088*/   OPC_RecordChild2, // #2 = $lhs1
/*35089*/   OPC_RecordChild3, // #3 = $lhs2
/*35090*/   OPC_Scope, 31, /*->35123*/ // 2 children in Scope
/*35092*/     OPC_MoveChild, 4,
/*35094*/     OPC_CheckInteger, 0, 
/*35096*/     OPC_MoveParent,
/*35097*/     OPC_MoveChild, 5,
/*35099*/     OPC_CheckInteger, 0, 
/*35101*/     OPC_MoveParent,
/*35102*/     OPC_RecordChild6, // #4 = $dst
/*35103*/     OPC_MoveChild, 6,
/*35105*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*35108*/     OPC_MoveParent,
/*35109*/     OPC_EmitMergeInputChains1_0,
/*35110*/     OPC_EmitConvertToTarget, 1,
/*35112*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BCCZi64), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 5, 2, 3, 4, 
              // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, 0:i32, 0:i32, (bb:Other):$dst) - Complexity = 16
              // Dst: (BCCZi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, (bb:Other):$dst)
/*35123*/   /*Scope*/ 25, /*->35149*/
/*35124*/     OPC_RecordChild4, // #4 = $rhs1
/*35125*/     OPC_RecordChild5, // #5 = $rhs2
/*35126*/     OPC_RecordChild6, // #6 = $dst
/*35127*/     OPC_MoveChild, 6,
/*35129*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*35132*/     OPC_MoveParent,
/*35133*/     OPC_EmitMergeInputChains1_0,
/*35134*/     OPC_EmitConvertToTarget, 1,
/*35136*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BCCi64), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 7, 2, 3, 4, 5, 6, 
              // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst) - Complexity = 6
              // Dst: (BCCi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst)
/*35149*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 10|128,19/*2442*/,  TARGET_VAL(ISD::SUB),// ->37596
/*35154*/   OPC_Scope, 46|128,1/*174*/, /*->35331*/ // 7 children in Scope
/*35157*/     OPC_RecordChild0, // #0 = $Rn
/*35158*/     OPC_RecordChild1, // #1 = $shift
/*35159*/     OPC_CheckType, MVT::i32,
/*35161*/     OPC_Scope, 110, /*->35273*/ // 2 children in Scope
/*35163*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35165*/       OPC_Scope, 26, /*->35193*/ // 4 children in Scope
/*35167*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*35170*/         OPC_EmitInteger, MVT::i32, 14, 
/*35173*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35176*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35179*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (sub:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (SUBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*35193*/       /*Scope*/ 26, /*->35220*/
/*35194*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*35197*/         OPC_EmitInteger, MVT::i32, 14, 
/*35200*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35203*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35206*/         OPC_MorphNodeTo, TARGET_VAL(ARM::RSBrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (sub:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (RSBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*35220*/       /*Scope*/ 25, /*->35246*/
/*35221*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*35224*/         OPC_EmitInteger, MVT::i32, 14, 
/*35227*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35230*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35233*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (SUBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*35246*/       /*Scope*/ 25, /*->35272*/
/*35247*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*35250*/         OPC_EmitInteger, MVT::i32, 14, 
/*35253*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35256*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35259*/         OPC_MorphNodeTo, TARGET_VAL(ARM::RSBrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (RSBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*35272*/       0, /*End of Scope*/
/*35273*/     /*Scope*/ 56, /*->35330*/
/*35274*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35276*/       OPC_Scope, 25, /*->35303*/ // 2 children in Scope
/*35278*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*35281*/         OPC_EmitInteger, MVT::i32, 14, 
/*35284*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35287*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35290*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2SUBrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*35303*/       /*Scope*/ 25, /*->35329*/
/*35304*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*35307*/         OPC_EmitInteger, MVT::i32, 14, 
/*35310*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35313*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35316*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2RSBrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*35329*/       0, /*End of Scope*/
/*35330*/     0, /*End of Scope*/
/*35331*/   /*Scope*/ 30, /*->35362*/
/*35332*/     OPC_MoveChild, 0,
/*35334*/     OPC_CheckInteger, 0, 
/*35336*/     OPC_MoveParent,
/*35337*/     OPC_RecordChild1, // #0 = $Rn
/*35338*/     OPC_CheckType, MVT::i32,
/*35340*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*35342*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*35345*/     OPC_EmitInteger, MVT::i32, 14, 
/*35348*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35351*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tRSB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (sub:i32 0:i32, tGPR:i32:$Rn) - Complexity = 8
              // Dst: (tRSB:i32 tGPR:i32:$Rn)
/*35362*/   /*Scope*/ 88|128,2/*344*/, /*->35708*/
/*35364*/     OPC_RecordChild0, // #0 = $Rn
/*35365*/     OPC_Scope, 36, /*->35403*/ // 6 children in Scope
/*35367*/       OPC_RecordChild1, // #1 = $imm
/*35368*/       OPC_MoveChild, 1,
/*35370*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35373*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*35375*/       OPC_MoveParent,
/*35376*/       OPC_CheckType, MVT::i32,
/*35378*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35380*/       OPC_EmitConvertToTarget, 1,
/*35382*/       OPC_EmitInteger, MVT::i32, 14, 
/*35385*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35388*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35391*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (SUBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*35403*/     /*Scope*/ 36, /*->35440*/
/*35404*/       OPC_MoveChild, 0,
/*35406*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35409*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*35411*/       OPC_MoveParent,
/*35412*/       OPC_RecordChild1, // #1 = $Rn
/*35413*/       OPC_CheckType, MVT::i32,
/*35415*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35417*/       OPC_EmitConvertToTarget, 0,
/*35419*/       OPC_EmitInteger, MVT::i32, 14, 
/*35422*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35425*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35428*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RSBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (sub:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
                // Dst: (RSBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*35440*/     /*Scope*/ 66, /*->35507*/
/*35441*/       OPC_RecordChild1, // #1 = $imm
/*35442*/       OPC_MoveChild, 1,
/*35444*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35447*/       OPC_Scope, 30, /*->35479*/ // 2 children in Scope
/*35449*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*35451*/         OPC_MoveParent,
/*35452*/         OPC_CheckType, MVT::i32,
/*35454*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35456*/         OPC_EmitConvertToTarget, 1,
/*35458*/         OPC_EmitInteger, MVT::i32, 14, 
/*35461*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35464*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35467*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sub:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*35479*/       /*Scope*/ 26, /*->35506*/
/*35480*/         OPC_CheckPredicate, 10, // Predicate_imm0_4095
/*35482*/         OPC_MoveParent,
/*35483*/         OPC_CheckType, MVT::i32,
/*35485*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35487*/         OPC_EmitConvertToTarget, 1,
/*35489*/         OPC_EmitInteger, MVT::i32, 14, 
/*35492*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35495*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri12), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*35506*/       0, /*End of Scope*/
/*35507*/     /*Scope*/ 36, /*->35544*/
/*35508*/       OPC_MoveChild, 0,
/*35510*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35513*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*35515*/       OPC_MoveParent,
/*35516*/       OPC_RecordChild1, // #1 = $Rn
/*35517*/       OPC_CheckType, MVT::i32,
/*35519*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35521*/       OPC_EmitConvertToTarget, 0,
/*35523*/       OPC_EmitInteger, MVT::i32, 14, 
/*35526*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35529*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35532*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (sub:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
                // Dst: (t2RSBri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*35544*/     /*Scope*/ 84, /*->35629*/
/*35545*/       OPC_MoveChild, 1,
/*35547*/       OPC_SwitchOpcode /*2 cases */, 49,  TARGET_VAL(ISD::MUL),// ->35600
/*35551*/         OPC_RecordChild0, // #1 = $Rn
/*35552*/         OPC_RecordChild1, // #2 = $Rm
/*35553*/         OPC_MoveParent,
/*35554*/         OPC_CheckType, MVT::i32,
/*35556*/         OPC_Scope, 20, /*->35578*/ // 2 children in Scope
/*35558*/           OPC_CheckPatternPredicate, 27, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops()) && (Subtarget->useMulOps())
/*35560*/           OPC_EmitInteger, MVT::i32, 14, 
/*35563*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35566*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                    // Dst: (MLS:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*35578*/         /*Scope*/ 20, /*->35599*/
/*35579*/           OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*35581*/           OPC_EmitInteger, MVT::i32, 14, 
/*35584*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35587*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2MLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*35599*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 25,  TARGET_VAL(ISD::MULHS),// ->35628
/*35603*/         OPC_RecordChild0, // #1 = $Rn
/*35604*/         OPC_RecordChild1, // #2 = $Rm
/*35605*/         OPC_MoveParent,
/*35606*/         OPC_CheckType, MVT::i32,
/*35608*/         OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*35610*/         OPC_EmitInteger, MVT::i32, 14, 
/*35613*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35616*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLS), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (sub:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                  // Dst: (t2SMMLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
                0, // EndSwitchOpcode
/*35629*/     /*Scope*/ 77, /*->35707*/
/*35630*/       OPC_RecordChild1, // #1 = $Rm
/*35631*/       OPC_CheckType, MVT::i32,
/*35633*/       OPC_Scope, 23, /*->35658*/ // 3 children in Scope
/*35635*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35637*/         OPC_EmitInteger, MVT::i32, 14, 
/*35640*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35643*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35646*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (sub:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (SUBrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*35658*/       /*Scope*/ 23, /*->35682*/
/*35659*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*35661*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*35664*/         OPC_EmitInteger, MVT::i32, 14, 
/*35667*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35670*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (sub:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tSUBrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*35682*/       /*Scope*/ 23, /*->35706*/
/*35683*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35685*/         OPC_EmitInteger, MVT::i32, 14, 
/*35688*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35691*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35694*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (sub:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2SUBrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*35706*/       0, /*End of Scope*/
/*35707*/     0, /*End of Scope*/
/*35708*/   /*Scope*/ 66|128,1/*194*/, /*->35904*/
/*35710*/     OPC_MoveChild, 0,
/*35712*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35715*/     OPC_MoveChild, 0,
/*35717*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*35720*/     OPC_MoveChild, 0,
/*35722*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*35725*/     OPC_MoveParent,
/*35726*/     OPC_CheckPredicate, 86, // Predicate_NEONimmAllZerosV
/*35728*/     OPC_SwitchType /*2 cases */, 85,  MVT::v2i32,// ->35816
/*35731*/       OPC_MoveParent,
/*35732*/       OPC_MoveParent,
/*35733*/       OPC_RecordChild1, // #0 = $Vm
/*35734*/       OPC_SwitchType /*2 cases */, 38,  MVT::v8i8,// ->35775
/*35737*/         OPC_Scope, 18, /*->35757*/ // 2 children in Scope
/*35739*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35741*/           OPC_EmitInteger, MVT::i32, 14, 
/*35744*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35747*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8d), 0,
                        1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$Vm) - Complexity = 13
                    // Dst: (VNEGs8d:v8i8 DPR:v8i8:$Vm)
/*35757*/         /*Scope*/ 16, /*->35774*/
/*35758*/           OPC_EmitInteger, MVT::i32, 14, 
/*35761*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35764*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8d), 0,
                        1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$src) - Complexity = 13
                    // Dst: (VNEGs8d:v8i8 DPR:v8i8:$src)
/*35774*/         0, /*End of Scope*/
                /*SwitchType*/ 38,  MVT::v4i16,// ->35815
/*35777*/         OPC_Scope, 18, /*->35797*/ // 2 children in Scope
/*35779*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35781*/           OPC_EmitInteger, MVT::i32, 14, 
/*35784*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35787*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16d), 0,
                        1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$Vm) - Complexity = 13
                    // Dst: (VNEGs16d:v4i16 DPR:v4i16:$Vm)
/*35797*/         /*Scope*/ 16, /*->35814*/
/*35798*/           OPC_EmitInteger, MVT::i32, 14, 
/*35801*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35804*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16d), 0,
                        1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$src) - Complexity = 13
                    // Dst: (VNEGs16d:v4i16 DPR:v4i16:$src)
/*35814*/         0, /*End of Scope*/
                0, // EndSwitchType
              /*SwitchType*/ 85,  MVT::v4i32,// ->35903
/*35818*/       OPC_MoveParent,
/*35819*/       OPC_MoveParent,
/*35820*/       OPC_RecordChild1, // #0 = $Vm
/*35821*/       OPC_SwitchType /*2 cases */, 38,  MVT::v16i8,// ->35862
/*35824*/         OPC_Scope, 18, /*->35844*/ // 2 children in Scope
/*35826*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35828*/           OPC_EmitInteger, MVT::i32, 14, 
/*35831*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35834*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8q), 0,
                        1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$Vm) - Complexity = 13
                    // Dst: (VNEGs8q:v16i8 QPR:v16i8:$Vm)
/*35844*/         /*Scope*/ 16, /*->35861*/
/*35845*/           OPC_EmitInteger, MVT::i32, 14, 
/*35848*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35851*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8q), 0,
                        1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$src) - Complexity = 13
                    // Dst: (VNEGs8q:v16i8 QPR:v16i8:$src)
/*35861*/         0, /*End of Scope*/
                /*SwitchType*/ 38,  MVT::v8i16,// ->35902
/*35864*/         OPC_Scope, 18, /*->35884*/ // 2 children in Scope
/*35866*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35868*/           OPC_EmitInteger, MVT::i32, 14, 
/*35871*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35874*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16q), 0,
                        1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$Vm) - Complexity = 13
                    // Dst: (VNEGs16q:v8i16 QPR:v8i16:$Vm)
/*35884*/         /*Scope*/ 16, /*->35901*/
/*35885*/           OPC_EmitInteger, MVT::i32, 14, 
/*35888*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35891*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16q), 0,
                        1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$src) - Complexity = 13
                    // Dst: (VNEGs16q:v8i16 QPR:v8i16:$src)
/*35901*/         0, /*End of Scope*/
                0, // EndSwitchType
              0, // EndSwitchType
/*35904*/   /*Scope*/ 71|128,5/*711*/, /*->36617*/
/*35906*/     OPC_RecordChild0, // #0 = $src1
/*35907*/     OPC_MoveChild, 1,
/*35909*/     OPC_SwitchOpcode /*3 cases */, 126|128,3/*510*/,  TARGET_VAL(ISD::MUL),// ->36424
/*35914*/       OPC_Scope, 9|128,1/*137*/, /*->36054*/ // 4 children in Scope
/*35917*/         OPC_RecordChild0, // #1 = $Vn
/*35918*/         OPC_MoveChild, 1,
/*35920*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*35923*/         OPC_RecordChild0, // #2 = $Vm
/*35924*/         OPC_Scope, 63, /*->35989*/ // 2 children in Scope
/*35926*/           OPC_CheckChild0Type, MVT::v4i16,
/*35928*/           OPC_RecordChild1, // #3 = $lane
/*35929*/           OPC_MoveChild, 1,
/*35931*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35934*/           OPC_MoveParent,
/*35935*/           OPC_MoveParent,
/*35936*/           OPC_MoveParent,
/*35937*/           OPC_SwitchType /*2 cases */, 23,  MVT::v4i16,// ->35963
/*35940*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35942*/             OPC_EmitConvertToTarget, 3,
/*35944*/             OPC_EmitInteger, MVT::i32, 14, 
/*35947*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35950*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v8i16,// ->35988
/*35965*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35967*/             OPC_EmitConvertToTarget, 3,
/*35969*/             OPC_EmitInteger, MVT::i32, 14, 
/*35972*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35975*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*35989*/         /*Scope*/ 63, /*->36053*/
/*35990*/           OPC_CheckChild0Type, MVT::v2i32,
/*35992*/           OPC_RecordChild1, // #3 = $lane
/*35993*/           OPC_MoveChild, 1,
/*35995*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35998*/           OPC_MoveParent,
/*35999*/           OPC_MoveParent,
/*36000*/           OPC_MoveParent,
/*36001*/           OPC_SwitchType /*2 cases */, 23,  MVT::v2i32,// ->36027
/*36004*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36006*/             OPC_EmitConvertToTarget, 3,
/*36008*/             OPC_EmitInteger, MVT::i32, 14, 
/*36011*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36014*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v4i32,// ->36052
/*36029*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36031*/             OPC_EmitConvertToTarget, 3,
/*36033*/             OPC_EmitInteger, MVT::i32, 14, 
/*36036*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36039*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*36053*/         0, /*End of Scope*/
/*36054*/       /*Scope*/ 10|128,1/*138*/, /*->36194*/
/*36056*/         OPC_MoveChild, 0,
/*36058*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*36061*/         OPC_RecordChild0, // #1 = $Vm
/*36062*/         OPC_Scope, 64, /*->36128*/ // 2 children in Scope
/*36064*/           OPC_CheckChild0Type, MVT::v4i16,
/*36066*/           OPC_RecordChild1, // #2 = $lane
/*36067*/           OPC_MoveChild, 1,
/*36069*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36072*/           OPC_MoveParent,
/*36073*/           OPC_MoveParent,
/*36074*/           OPC_RecordChild1, // #3 = $Vn
/*36075*/           OPC_MoveParent,
/*36076*/           OPC_SwitchType /*2 cases */, 23,  MVT::v4i16,// ->36102
/*36079*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36081*/             OPC_EmitConvertToTarget, 2,
/*36083*/             OPC_EmitInteger, MVT::i32, 14, 
/*36086*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36089*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v8i16,// ->36127
/*36104*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36106*/             OPC_EmitConvertToTarget, 2,
/*36108*/             OPC_EmitInteger, MVT::i32, 14, 
/*36111*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36114*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*36128*/         /*Scope*/ 64, /*->36193*/
/*36129*/           OPC_CheckChild0Type, MVT::v2i32,
/*36131*/           OPC_RecordChild1, // #2 = $lane
/*36132*/           OPC_MoveChild, 1,
/*36134*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36137*/           OPC_MoveParent,
/*36138*/           OPC_MoveParent,
/*36139*/           OPC_RecordChild1, // #3 = $Vn
/*36140*/           OPC_MoveParent,
/*36141*/           OPC_SwitchType /*2 cases */, 23,  MVT::v2i32,// ->36167
/*36144*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36146*/             OPC_EmitConvertToTarget, 2,
/*36148*/             OPC_EmitInteger, MVT::i32, 14, 
/*36151*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36154*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v4i32,// ->36192
/*36169*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36171*/             OPC_EmitConvertToTarget, 2,
/*36173*/             OPC_EmitInteger, MVT::i32, 14, 
/*36176*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36179*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*36193*/         0, /*End of Scope*/
/*36194*/       /*Scope*/ 113, /*->36308*/
/*36195*/         OPC_RecordChild0, // #1 = $src2
/*36196*/         OPC_MoveChild, 1,
/*36198*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*36201*/         OPC_RecordChild0, // #2 = $src3
/*36202*/         OPC_Scope, 51, /*->36255*/ // 2 children in Scope
/*36204*/           OPC_CheckChild0Type, MVT::v8i16,
/*36206*/           OPC_RecordChild1, // #3 = $lane
/*36207*/           OPC_MoveChild, 1,
/*36209*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36212*/           OPC_MoveParent,
/*36213*/           OPC_MoveParent,
/*36214*/           OPC_MoveParent,
/*36215*/           OPC_CheckType, MVT::v8i16,
/*36217*/           OPC_EmitConvertToTarget, 3,
/*36219*/           OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*36222*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*36231*/           OPC_EmitConvertToTarget, 3,
/*36233*/           OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*36236*/           OPC_EmitInteger, MVT::i32, 14, 
/*36239*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36242*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*36255*/         /*Scope*/ 51, /*->36307*/
/*36256*/           OPC_CheckChild0Type, MVT::v4i32,
/*36258*/           OPC_RecordChild1, // #3 = $lane
/*36259*/           OPC_MoveChild, 1,
/*36261*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36264*/           OPC_MoveParent,
/*36265*/           OPC_MoveParent,
/*36266*/           OPC_MoveParent,
/*36267*/           OPC_CheckType, MVT::v4i32,
/*36269*/           OPC_EmitConvertToTarget, 3,
/*36271*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*36274*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*36283*/           OPC_EmitConvertToTarget, 3,
/*36285*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*36288*/           OPC_EmitInteger, MVT::i32, 14, 
/*36291*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36294*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*36307*/         0, /*End of Scope*/
/*36308*/       /*Scope*/ 114, /*->36423*/
/*36309*/         OPC_MoveChild, 0,
/*36311*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*36314*/         OPC_RecordChild0, // #1 = $src3
/*36315*/         OPC_Scope, 52, /*->36369*/ // 2 children in Scope
/*36317*/           OPC_CheckChild0Type, MVT::v8i16,
/*36319*/           OPC_RecordChild1, // #2 = $lane
/*36320*/           OPC_MoveChild, 1,
/*36322*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36325*/           OPC_MoveParent,
/*36326*/           OPC_MoveParent,
/*36327*/           OPC_RecordChild1, // #3 = $src2
/*36328*/           OPC_MoveParent,
/*36329*/           OPC_CheckType, MVT::v8i16,
/*36331*/           OPC_EmitConvertToTarget, 2,
/*36333*/           OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*36336*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*36345*/           OPC_EmitConvertToTarget, 2,
/*36347*/           OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*36350*/           OPC_EmitInteger, MVT::i32, 14, 
/*36353*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36356*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                    // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*36369*/         /*Scope*/ 52, /*->36422*/
/*36370*/           OPC_CheckChild0Type, MVT::v4i32,
/*36372*/           OPC_RecordChild1, // #2 = $lane
/*36373*/           OPC_MoveChild, 1,
/*36375*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36378*/           OPC_MoveParent,
/*36379*/           OPC_MoveParent,
/*36380*/           OPC_RecordChild1, // #3 = $src2
/*36381*/           OPC_MoveParent,
/*36382*/           OPC_CheckType, MVT::v4i32,
/*36384*/           OPC_EmitConvertToTarget, 2,
/*36386*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*36389*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*36398*/           OPC_EmitConvertToTarget, 2,
/*36400*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*36403*/           OPC_EmitInteger, MVT::i32, 14, 
/*36406*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36409*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
                    // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*36422*/         0, /*End of Scope*/
/*36423*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLs),// ->36520
/*36427*/       OPC_RecordChild0, // #1 = $Vn
/*36428*/       OPC_Scope, 44, /*->36474*/ // 2 children in Scope
/*36430*/         OPC_CheckChild0Type, MVT::v4i16,
/*36432*/         OPC_MoveChild, 1,
/*36434*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*36437*/         OPC_RecordChild0, // #2 = $Vm
/*36438*/         OPC_CheckChild0Type, MVT::v4i16,
/*36440*/         OPC_RecordChild1, // #3 = $lane
/*36441*/         OPC_MoveChild, 1,
/*36443*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36446*/         OPC_MoveParent,
/*36447*/         OPC_MoveParent,
/*36448*/         OPC_MoveParent,
/*36449*/         OPC_CheckType, MVT::v4i32,
/*36451*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36453*/         OPC_EmitConvertToTarget, 3,
/*36455*/         OPC_EmitInteger, MVT::i32, 14, 
/*36458*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36461*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*36474*/       /*Scope*/ 44, /*->36519*/
/*36475*/         OPC_CheckChild0Type, MVT::v2i32,
/*36477*/         OPC_MoveChild, 1,
/*36479*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*36482*/         OPC_RecordChild0, // #2 = $Vm
/*36483*/         OPC_CheckChild0Type, MVT::v2i32,
/*36485*/         OPC_RecordChild1, // #3 = $lane
/*36486*/         OPC_MoveChild, 1,
/*36488*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36491*/         OPC_MoveParent,
/*36492*/         OPC_MoveParent,
/*36493*/         OPC_MoveParent,
/*36494*/         OPC_CheckType, MVT::v2i64,
/*36496*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36498*/         OPC_EmitConvertToTarget, 3,
/*36500*/         OPC_EmitInteger, MVT::i32, 14, 
/*36503*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36506*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*36519*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLu),// ->36616
/*36523*/       OPC_RecordChild0, // #1 = $Vn
/*36524*/       OPC_Scope, 44, /*->36570*/ // 2 children in Scope
/*36526*/         OPC_CheckChild0Type, MVT::v4i16,
/*36528*/         OPC_MoveChild, 1,
/*36530*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*36533*/         OPC_RecordChild0, // #2 = $Vm
/*36534*/         OPC_CheckChild0Type, MVT::v4i16,
/*36536*/         OPC_RecordChild1, // #3 = $lane
/*36537*/         OPC_MoveChild, 1,
/*36539*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36542*/         OPC_MoveParent,
/*36543*/         OPC_MoveParent,
/*36544*/         OPC_MoveParent,
/*36545*/         OPC_CheckType, MVT::v4i32,
/*36547*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36549*/         OPC_EmitConvertToTarget, 3,
/*36551*/         OPC_EmitInteger, MVT::i32, 14, 
/*36554*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36557*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*36570*/       /*Scope*/ 44, /*->36615*/
/*36571*/         OPC_CheckChild0Type, MVT::v2i32,
/*36573*/         OPC_MoveChild, 1,
/*36575*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*36578*/         OPC_RecordChild0, // #2 = $Vm
/*36579*/         OPC_CheckChild0Type, MVT::v2i32,
/*36581*/         OPC_RecordChild1, // #3 = $lane
/*36582*/         OPC_MoveChild, 1,
/*36584*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36587*/         OPC_MoveParent,
/*36588*/         OPC_MoveParent,
/*36589*/         OPC_MoveParent,
/*36590*/         OPC_CheckType, MVT::v2i64,
/*36592*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36594*/         OPC_EmitConvertToTarget, 3,
/*36596*/         OPC_EmitInteger, MVT::i32, 14, 
/*36599*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36602*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*36615*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*36617*/   /*Scope*/ 59|128,2/*315*/, /*->36934*/
/*36619*/     OPC_MoveChild, 0,
/*36621*/     OPC_SwitchOpcode /*3 cases */, 92,  TARGET_VAL(ARMISD::VMOVIMM),// ->36717
/*36625*/       OPC_MoveChild, 0,
/*36627*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*36630*/       OPC_MoveParent,
/*36631*/       OPC_CheckPredicate, 86, // Predicate_NEONimmAllZerosV
/*36633*/       OPC_MoveParent,
/*36634*/       OPC_RecordChild1, // #0 = $Vm
/*36635*/       OPC_SwitchType /*2 cases */, 38,  MVT::v2i32,// ->36676
/*36638*/         OPC_Scope, 18, /*->36658*/ // 2 children in Scope
/*36640*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36642*/           OPC_EmitInteger, MVT::i32, 14, 
/*36645*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36648*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32d), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$Vm) - Complexity = 10
                    // Dst: (VNEGs32d:v2i32 DPR:v2i32:$Vm)
/*36658*/         /*Scope*/ 16, /*->36675*/
/*36659*/           OPC_EmitInteger, MVT::i32, 14, 
/*36662*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36665*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32d), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$src) - Complexity = 10
                    // Dst: (VNEGs32d:v2i32 DPR:v2i32:$src)
/*36675*/         0, /*End of Scope*/
                /*SwitchType*/ 38,  MVT::v4i32,// ->36716
/*36678*/         OPC_Scope, 18, /*->36698*/ // 2 children in Scope
/*36680*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36682*/           OPC_EmitInteger, MVT::i32, 14, 
/*36685*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36688*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32q), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$Vm) - Complexity = 10
                    // Dst: (VNEGs32q:v4i32 QPR:v4i32:$Vm)
/*36698*/         /*Scope*/ 16, /*->36715*/
/*36699*/           OPC_EmitInteger, MVT::i32, 14, 
/*36702*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36705*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32q), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$src) - Complexity = 10
                    // Dst: (VNEGs32q:v4i32 QPR:v4i32:$src)
/*36715*/         0, /*End of Scope*/
                0, // EndSwitchType
              /*SwitchOpcode*/ 105,  TARGET_VAL(ISD::SIGN_EXTEND),// ->36825
/*36720*/       OPC_RecordChild0, // #0 = $Vn
/*36721*/       OPC_Scope, 33, /*->36756*/ // 3 children in Scope
/*36723*/         OPC_CheckChild0Type, MVT::v8i8,
/*36725*/         OPC_MoveParent,
/*36726*/         OPC_MoveChild, 1,
/*36728*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*36731*/         OPC_RecordChild0, // #1 = $Vm
/*36732*/         OPC_CheckChild0Type, MVT::v8i8,
/*36734*/         OPC_MoveParent,
/*36735*/         OPC_CheckType, MVT::v8i16,
/*36737*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36739*/         OPC_EmitInteger, MVT::i32, 14, 
/*36742*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36745*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VSUBLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*36756*/       /*Scope*/ 33, /*->36790*/
/*36757*/         OPC_CheckChild0Type, MVT::v4i16,
/*36759*/         OPC_MoveParent,
/*36760*/         OPC_MoveChild, 1,
/*36762*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*36765*/         OPC_RecordChild0, // #1 = $Vm
/*36766*/         OPC_CheckChild0Type, MVT::v4i16,
/*36768*/         OPC_MoveParent,
/*36769*/         OPC_CheckType, MVT::v4i32,
/*36771*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36773*/         OPC_EmitInteger, MVT::i32, 14, 
/*36776*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36779*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VSUBLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*36790*/       /*Scope*/ 33, /*->36824*/
/*36791*/         OPC_CheckChild0Type, MVT::v2i32,
/*36793*/         OPC_MoveParent,
/*36794*/         OPC_MoveChild, 1,
/*36796*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*36799*/         OPC_RecordChild0, // #1 = $Vm
/*36800*/         OPC_CheckChild0Type, MVT::v2i32,
/*36802*/         OPC_MoveParent,
/*36803*/         OPC_CheckType, MVT::v2i64,
/*36805*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36807*/         OPC_EmitInteger, MVT::i32, 14, 
/*36810*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36813*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VSUBLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*36824*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 105,  TARGET_VAL(ISD::ZERO_EXTEND),// ->36933
/*36828*/       OPC_RecordChild0, // #0 = $Vn
/*36829*/       OPC_Scope, 33, /*->36864*/ // 3 children in Scope
/*36831*/         OPC_CheckChild0Type, MVT::v8i8,
/*36833*/         OPC_MoveParent,
/*36834*/         OPC_MoveChild, 1,
/*36836*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*36839*/         OPC_RecordChild0, // #1 = $Vm
/*36840*/         OPC_CheckChild0Type, MVT::v8i8,
/*36842*/         OPC_MoveParent,
/*36843*/         OPC_CheckType, MVT::v8i16,
/*36845*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36847*/         OPC_EmitInteger, MVT::i32, 14, 
/*36850*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36853*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VSUBLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*36864*/       /*Scope*/ 33, /*->36898*/
/*36865*/         OPC_CheckChild0Type, MVT::v4i16,
/*36867*/         OPC_MoveParent,
/*36868*/         OPC_MoveChild, 1,
/*36870*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*36873*/         OPC_RecordChild0, // #1 = $Vm
/*36874*/         OPC_CheckChild0Type, MVT::v4i16,
/*36876*/         OPC_MoveParent,
/*36877*/         OPC_CheckType, MVT::v4i32,
/*36879*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36881*/         OPC_EmitInteger, MVT::i32, 14, 
/*36884*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36887*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VSUBLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*36898*/       /*Scope*/ 33, /*->36932*/
/*36899*/         OPC_CheckChild0Type, MVT::v2i32,
/*36901*/         OPC_MoveParent,
/*36902*/         OPC_MoveChild, 1,
/*36904*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*36907*/         OPC_RecordChild0, // #1 = $Vm
/*36908*/         OPC_CheckChild0Type, MVT::v2i32,
/*36910*/         OPC_MoveParent,
/*36911*/         OPC_CheckType, MVT::v2i64,
/*36913*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36915*/         OPC_EmitInteger, MVT::i32, 14, 
/*36918*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36921*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VSUBLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*36932*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*36934*/   /*Scope*/ 19|128,5/*659*/, /*->37595*/
/*36936*/     OPC_RecordChild0, // #0 = $src1
/*36937*/     OPC_Scope, 97|128,3/*481*/, /*->37421*/ // 2 children in Scope
/*36940*/       OPC_MoveChild, 1,
/*36942*/       OPC_SwitchOpcode /*5 cases */, 9|128,1/*137*/,  TARGET_VAL(ISD::MUL),// ->37084
/*36947*/         OPC_RecordChild0, // #1 = $Vn
/*36948*/         OPC_RecordChild1, // #2 = $Vm
/*36949*/         OPC_MoveParent,
/*36950*/         OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->36973
/*36953*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36955*/           OPC_EmitInteger, MVT::i32, 14, 
/*36958*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36961*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                  /*SwitchType*/ 20,  MVT::v4i16,// ->36995
/*36975*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36977*/           OPC_EmitInteger, MVT::i32, 14, 
/*36980*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36983*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                  /*SwitchType*/ 20,  MVT::v2i32,// ->37017
/*36997*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36999*/           OPC_EmitInteger, MVT::i32, 14, 
/*37002*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37005*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                  /*SwitchType*/ 20,  MVT::v16i8,// ->37039
/*37019*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37021*/           OPC_EmitInteger, MVT::i32, 14, 
/*37024*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37027*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                  /*SwitchType*/ 20,  MVT::v8i16,// ->37061
/*37041*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37043*/           OPC_EmitInteger, MVT::i32, 14, 
/*37046*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37049*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                  /*SwitchType*/ 20,  MVT::v4i32,// ->37083
/*37063*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37065*/           OPC_EmitInteger, MVT::i32, 14, 
/*37068*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37071*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                  0, // EndSwitchType
                /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLs),// ->37171
/*37087*/         OPC_RecordChild0, // #1 = $Vn
/*37088*/         OPC_Scope, 26, /*->37116*/ // 3 children in Scope
/*37090*/           OPC_CheckChild0Type, MVT::v8i8,
/*37092*/           OPC_RecordChild1, // #2 = $Vm
/*37093*/           OPC_MoveParent,
/*37094*/           OPC_CheckType, MVT::v8i16,
/*37096*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37098*/           OPC_EmitInteger, MVT::i32, 14, 
/*37101*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37104*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSLsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*37116*/         /*Scope*/ 26, /*->37143*/
/*37117*/           OPC_CheckChild0Type, MVT::v4i16,
/*37119*/           OPC_RecordChild1, // #2 = $Vm
/*37120*/           OPC_MoveParent,
/*37121*/           OPC_CheckType, MVT::v4i32,
/*37123*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37125*/           OPC_EmitInteger, MVT::i32, 14, 
/*37128*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37131*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSLsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*37143*/         /*Scope*/ 26, /*->37170*/
/*37144*/           OPC_CheckChild0Type, MVT::v2i32,
/*37146*/           OPC_RecordChild1, // #2 = $Vm
/*37147*/           OPC_MoveParent,
/*37148*/           OPC_CheckType, MVT::v2i64,
/*37150*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37152*/           OPC_EmitInteger, MVT::i32, 14, 
/*37155*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37158*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSLsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*37170*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLu),// ->37258
/*37174*/         OPC_RecordChild0, // #1 = $Vn
/*37175*/         OPC_Scope, 26, /*->37203*/ // 3 children in Scope
/*37177*/           OPC_CheckChild0Type, MVT::v8i8,
/*37179*/           OPC_RecordChild1, // #2 = $Vm
/*37180*/           OPC_MoveParent,
/*37181*/           OPC_CheckType, MVT::v8i16,
/*37183*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37185*/           OPC_EmitInteger, MVT::i32, 14, 
/*37188*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37191*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSLuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*37203*/         /*Scope*/ 26, /*->37230*/
/*37204*/           OPC_CheckChild0Type, MVT::v4i16,
/*37206*/           OPC_RecordChild1, // #2 = $Vm
/*37207*/           OPC_MoveParent,
/*37208*/           OPC_CheckType, MVT::v4i32,
/*37210*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37212*/           OPC_EmitInteger, MVT::i32, 14, 
/*37215*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37218*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSLuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*37230*/         /*Scope*/ 26, /*->37257*/
/*37231*/           OPC_CheckChild0Type, MVT::v2i32,
/*37233*/           OPC_RecordChild1, // #2 = $Vm
/*37234*/           OPC_MoveParent,
/*37235*/           OPC_CheckType, MVT::v2i64,
/*37237*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37239*/           OPC_EmitInteger, MVT::i32, 14, 
/*37242*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37245*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSLuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*37257*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::SIGN_EXTEND),// ->37339
/*37261*/         OPC_RecordChild0, // #1 = $Vm
/*37262*/         OPC_Scope, 24, /*->37288*/ // 3 children in Scope
/*37264*/           OPC_CheckChild0Type, MVT::v8i8,
/*37266*/           OPC_MoveParent,
/*37267*/           OPC_CheckType, MVT::v8i16,
/*37269*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37271*/           OPC_EmitInteger, MVT::i32, 14, 
/*37274*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37277*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VSUBWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*37288*/         /*Scope*/ 24, /*->37313*/
/*37289*/           OPC_CheckChild0Type, MVT::v4i16,
/*37291*/           OPC_MoveParent,
/*37292*/           OPC_CheckType, MVT::v4i32,
/*37294*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37296*/           OPC_EmitInteger, MVT::i32, 14, 
/*37299*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37302*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VSUBWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*37313*/         /*Scope*/ 24, /*->37338*/
/*37314*/           OPC_CheckChild0Type, MVT::v2i32,
/*37316*/           OPC_MoveParent,
/*37317*/           OPC_CheckType, MVT::v2i64,
/*37319*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37321*/           OPC_EmitInteger, MVT::i32, 14, 
/*37324*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37327*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VSUBWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*37338*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::ZERO_EXTEND),// ->37420
/*37342*/         OPC_RecordChild0, // #1 = $Vm
/*37343*/         OPC_Scope, 24, /*->37369*/ // 3 children in Scope
/*37345*/           OPC_CheckChild0Type, MVT::v8i8,
/*37347*/           OPC_MoveParent,
/*37348*/           OPC_CheckType, MVT::v8i16,
/*37350*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37352*/           OPC_EmitInteger, MVT::i32, 14, 
/*37355*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37358*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VSUBWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*37369*/         /*Scope*/ 24, /*->37394*/
/*37370*/           OPC_CheckChild0Type, MVT::v4i16,
/*37372*/           OPC_MoveParent,
/*37373*/           OPC_CheckType, MVT::v4i32,
/*37375*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37377*/           OPC_EmitInteger, MVT::i32, 14, 
/*37380*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37383*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VSUBWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*37394*/         /*Scope*/ 24, /*->37419*/
/*37395*/           OPC_CheckChild0Type, MVT::v2i32,
/*37397*/           OPC_MoveParent,
/*37398*/           OPC_CheckType, MVT::v2i64,
/*37400*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37402*/           OPC_EmitInteger, MVT::i32, 14, 
/*37405*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37408*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VSUBWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*37419*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
/*37421*/     /*Scope*/ 43|128,1/*171*/, /*->37594*/
/*37423*/       OPC_RecordChild1, // #1 = $Vm
/*37424*/       OPC_SwitchType /*8 cases */, 19,  MVT::v8i8,// ->37446
/*37427*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37429*/         OPC_EmitInteger, MVT::i32, 14, 
/*37432*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37435*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VSUBv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 19,  MVT::v4i16,// ->37467
/*37448*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37450*/         OPC_EmitInteger, MVT::i32, 14, 
/*37453*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37456*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VSUBv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 19,  MVT::v2i32,// ->37488
/*37469*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37471*/         OPC_EmitInteger, MVT::i32, 14, 
/*37474*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37477*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VSUBv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 19,  MVT::v16i8,// ->37509
/*37490*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37492*/         OPC_EmitInteger, MVT::i32, 14, 
/*37495*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37498*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VSUBv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                /*SwitchType*/ 19,  MVT::v8i16,// ->37530
/*37511*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37513*/         OPC_EmitInteger, MVT::i32, 14, 
/*37516*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37519*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VSUBv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 19,  MVT::v4i32,// ->37551
/*37532*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37534*/         OPC_EmitInteger, MVT::i32, 14, 
/*37537*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37540*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VSUBv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                /*SwitchType*/ 19,  MVT::v1i64,// ->37572
/*37553*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37555*/         OPC_EmitInteger, MVT::i32, 14, 
/*37558*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37561*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                  // Dst: (VSUBv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
                /*SwitchType*/ 19,  MVT::v2i64,// ->37593
/*37574*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37576*/         OPC_EmitInteger, MVT::i32, 14, 
/*37579*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37582*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                  // Dst: (VSUBv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
                0, // EndSwitchType
/*37594*/     0, /*End of Scope*/
/*37595*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 90|128,3/*474*/,  TARGET_VAL(ARMISD::ADDC),// ->38074
/*37600*/   OPC_RecordChild0, // #0 = $Rn
/*37601*/   OPC_RecordChild1, // #1 = $shift
/*37602*/   OPC_Scope, 27|128,1/*155*/, /*->37760*/ // 3 children in Scope
/*37605*/     OPC_CheckType, MVT::i32,
/*37607*/     OPC_Scope, 75, /*->37684*/ // 4 children in Scope
/*37609*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37611*/       OPC_Scope, 23, /*->37636*/ // 3 children in Scope
/*37613*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*37616*/         OPC_EmitInteger, MVT::i32, 14, 
/*37619*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37622*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*37636*/       /*Scope*/ 23, /*->37660*/
/*37637*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*37640*/         OPC_EmitInteger, MVT::i32, 14, 
/*37643*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37646*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMaddc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*37660*/       /*Scope*/ 22, /*->37683*/
/*37661*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*37664*/         OPC_EmitInteger, MVT::i32, 14, 
/*37667*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37670*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsi), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*37683*/       0, /*End of Scope*/
/*37684*/     /*Scope*/ 24, /*->37709*/
/*37685*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37687*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*37690*/       OPC_EmitInteger, MVT::i32, 14, 
/*37693*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37696*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrs), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*37709*/     /*Scope*/ 24, /*->37734*/
/*37710*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37712*/       OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*37715*/       OPC_EmitInteger, MVT::i32, 14, 
/*37718*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37721*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsi), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*37734*/     /*Scope*/ 24, /*->37759*/
/*37735*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37737*/       OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*37740*/       OPC_EmitInteger, MVT::i32, 14, 
/*37743*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37746*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrs), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
                // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*37759*/     0, /*End of Scope*/
/*37760*/   /*Scope*/ 120|128,1/*248*/, /*->38010*/
/*37762*/     OPC_MoveChild, 1,
/*37764*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37767*/     OPC_Scope, 30, /*->37799*/ // 6 children in Scope
/*37769*/       OPC_CheckPredicate, 2, // Predicate_imm1_255_neg
/*37771*/       OPC_MoveParent,
/*37772*/       OPC_CheckType, MVT::i32,
/*37774*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37776*/       OPC_EmitConvertToTarget, 1,
/*37778*/       OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*37781*/       OPC_EmitInteger, MVT::i32, 14, 
/*37784*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37787*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm1_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm1_255_neg>>:$imm))
/*37799*/     /*Scope*/ 27, /*->37827*/
/*37800*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*37802*/       OPC_MoveParent,
/*37803*/       OPC_CheckType, MVT::i32,
/*37805*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37807*/       OPC_EmitConvertToTarget, 1,
/*37809*/       OPC_EmitInteger, MVT::i32, 14, 
/*37812*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37815*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (ADDSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*37827*/     /*Scope*/ 30, /*->37858*/
/*37828*/       OPC_CheckPredicate, 4, // Predicate_so_imm_neg
/*37830*/       OPC_MoveParent,
/*37831*/       OPC_CheckType, MVT::i32,
/*37833*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37835*/       OPC_EmitConvertToTarget, 1,
/*37837*/       OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*37840*/       OPC_EmitInteger, MVT::i32, 14, 
/*37843*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37846*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (SUBSri:i32:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*37858*/     /*Scope*/ 27, /*->37886*/
/*37859*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*37861*/       OPC_MoveParent,
/*37862*/       OPC_CheckType, MVT::i32,
/*37864*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37866*/       OPC_EmitConvertToTarget, 1,
/*37868*/       OPC_EmitInteger, MVT::i32, 14, 
/*37871*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37874*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2ADDSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*37886*/     /*Scope*/ 30, /*->37917*/
/*37887*/       OPC_CheckPredicate, 11, // Predicate_t2_so_imm_neg
/*37889*/       OPC_MoveParent,
/*37890*/       OPC_CheckType, MVT::i32,
/*37892*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37894*/       OPC_EmitConvertToTarget, 1,
/*37896*/       OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*37899*/       OPC_EmitInteger, MVT::i32, 14, 
/*37902*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37905*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*37917*/     /*Scope*/ 91, /*->38009*/
/*37918*/       OPC_CheckPredicate, 13, // Predicate_imm0_65535_neg
/*37920*/       OPC_MoveParent,
/*37921*/       OPC_CheckType, MVT::i32,
/*37923*/       OPC_Scope, 41, /*->37966*/ // 2 children in Scope
/*37925*/         OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*37927*/         OPC_EmitConvertToTarget, 1,
/*37929*/         OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*37932*/         OPC_EmitInteger, MVT::i32, 14, 
/*37935*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37938*/         OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*37948*/         OPC_EmitInteger, MVT::i32, 14, 
/*37951*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37954*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 6, 7, 8, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                  // Dst: (SUBSrr:i32:i32 GPR:i32:$src, (MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*37966*/       /*Scope*/ 41, /*->38008*/
/*37967*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37969*/         OPC_EmitConvertToTarget, 1,
/*37971*/         OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*37974*/         OPC_EmitInteger, MVT::i32, 14, 
/*37977*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37980*/         OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*37990*/         OPC_EmitInteger, MVT::i32, 14, 
/*37993*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37996*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 6, 7, 8, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                  // Dst: (t2SUBSrr:i32:i32 rGPR:i32:$src, (t2MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*38008*/       0, /*End of Scope*/
/*38009*/     0, /*End of Scope*/
/*38010*/   /*Scope*/ 62, /*->38073*/
/*38011*/     OPC_CheckType, MVT::i32,
/*38013*/     OPC_Scope, 20, /*->38035*/ // 2 children in Scope
/*38015*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38017*/       OPC_EmitInteger, MVT::i32, 14, 
/*38020*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38023*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrr), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (ADDSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*38035*/     /*Scope*/ 36, /*->38072*/
/*38036*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38038*/       OPC_EmitInteger, MVT::i32, 14, 
/*38041*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38044*/       OPC_Scope, 12, /*->38058*/ // 2 children in Scope
/*38046*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*38058*/       /*Scope*/ 12, /*->38071*/
/*38059*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                  // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*38071*/       0, /*End of Scope*/
/*38072*/     0, /*End of Scope*/
/*38073*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 91|128,2/*347*/,  TARGET_VAL(ARMISD::SUBC),// ->38425
/*38078*/   OPC_RecordChild0, // #0 = $Rn
/*38079*/   OPC_Scope, 64|128,1/*192*/, /*->38274*/ // 5 children in Scope
/*38082*/     OPC_RecordChild1, // #1 = $shift
/*38083*/     OPC_Scope, 26|128,1/*154*/, /*->38240*/ // 2 children in Scope
/*38086*/       OPC_CheckType, MVT::i32,
/*38088*/       OPC_Scope, 98, /*->38188*/ // 2 children in Scope
/*38090*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38092*/         OPC_Scope, 23, /*->38117*/ // 4 children in Scope
/*38094*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*38097*/           OPC_EmitInteger, MVT::i32, 14, 
/*38100*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38103*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrsr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (SUBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*38117*/         /*Scope*/ 23, /*->38141*/
/*38118*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*38121*/           OPC_EmitInteger, MVT::i32, 14, 
/*38124*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38127*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSrsr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMsubc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (RSBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*38141*/         /*Scope*/ 22, /*->38164*/
/*38142*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*38145*/           OPC_EmitInteger, MVT::i32, 14, 
/*38148*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38151*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrsi), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (SUBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*38164*/         /*Scope*/ 22, /*->38187*/
/*38165*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*38168*/           OPC_EmitInteger, MVT::i32, 14, 
/*38171*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38174*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSrsi), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMsubc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (RSBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*38187*/         0, /*End of Scope*/
/*38188*/       /*Scope*/ 50, /*->38239*/
/*38189*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38191*/         OPC_Scope, 22, /*->38215*/ // 2 children in Scope
/*38193*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*38196*/           OPC_EmitInteger, MVT::i32, 14, 
/*38199*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38202*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrs), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2SUBSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*38215*/         /*Scope*/ 22, /*->38238*/
/*38216*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*38219*/           OPC_EmitInteger, MVT::i32, 14, 
/*38222*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38225*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBSrs), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMsubc:i32:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2RSBSrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*38238*/         0, /*End of Scope*/
/*38239*/       0, /*End of Scope*/
/*38240*/     /*Scope*/ 32, /*->38273*/
/*38241*/       OPC_MoveChild, 1,
/*38243*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38246*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*38248*/       OPC_MoveParent,
/*38249*/       OPC_CheckType, MVT::i32,
/*38251*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38253*/       OPC_EmitConvertToTarget, 1,
/*38255*/       OPC_EmitInteger, MVT::i32, 14, 
/*38258*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38261*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (SUBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*38273*/     0, /*End of Scope*/
/*38274*/   /*Scope*/ 33, /*->38308*/
/*38275*/     OPC_MoveChild, 0,
/*38277*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38280*/     OPC_CheckPredicate, 3, // Predicate_so_imm
/*38282*/     OPC_MoveParent,
/*38283*/     OPC_RecordChild1, // #1 = $Rn
/*38284*/     OPC_CheckType, MVT::i32,
/*38286*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38288*/     OPC_EmitConvertToTarget, 0,
/*38290*/     OPC_EmitInteger, MVT::i32, 14, 
/*38293*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38296*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSri), 0,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
              // Dst: (RSBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*38308*/   /*Scope*/ 33, /*->38342*/
/*38309*/     OPC_RecordChild1, // #1 = $imm
/*38310*/     OPC_MoveChild, 1,
/*38312*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38315*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*38317*/     OPC_MoveParent,
/*38318*/     OPC_CheckType, MVT::i32,
/*38320*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38322*/     OPC_EmitConvertToTarget, 1,
/*38324*/     OPC_EmitInteger, MVT::i32, 14, 
/*38327*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38330*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
              // Dst: (t2SUBSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*38342*/   /*Scope*/ 33, /*->38376*/
/*38343*/     OPC_MoveChild, 0,
/*38345*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38348*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*38350*/     OPC_MoveParent,
/*38351*/     OPC_RecordChild1, // #1 = $Rn
/*38352*/     OPC_CheckType, MVT::i32,
/*38354*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38356*/     OPC_EmitConvertToTarget, 0,
/*38358*/     OPC_EmitInteger, MVT::i32, 14, 
/*38361*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38364*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBSri), 0,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
              // Dst: (t2RSBSri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*38376*/   /*Scope*/ 47, /*->38424*/
/*38377*/     OPC_RecordChild1, // #1 = $Rm
/*38378*/     OPC_CheckType, MVT::i32,
/*38380*/     OPC_Scope, 20, /*->38402*/ // 2 children in Scope
/*38382*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38384*/       OPC_EmitInteger, MVT::i32, 14, 
/*38387*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38390*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrr), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SUBSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*38402*/     /*Scope*/ 20, /*->38423*/
/*38403*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38405*/       OPC_EmitInteger, MVT::i32, 14, 
/*38408*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38411*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrr), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SUBSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*38423*/     0, /*End of Scope*/
/*38424*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 91|128,3/*475*/,  TARGET_VAL(ARMISD::ADDE),// ->38904
/*38429*/   OPC_RecordChild0, // #0 = $Rn
/*38430*/   OPC_RecordChild1, // #1 = $shift
/*38431*/   OPC_Scope, 103, /*->38536*/ // 3 children in Scope
/*38433*/     OPC_RecordChild2, // #2 = physreg input CPSR
/*38434*/     OPC_CheckType, MVT::i32,
/*38436*/     OPC_Scope, 65, /*->38503*/ // 2 children in Scope
/*38438*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38440*/       OPC_Scope, 30, /*->38472*/ // 2 children in Scope
/*38442*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*38445*/         OPC_EmitInteger, MVT::i32, 14, 
/*38448*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38451*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38454*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*38457*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrsr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                  // Src: (ARMadde:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                  // Dst: (ADCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*38472*/       /*Scope*/ 29, /*->38502*/
/*38473*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*38476*/         OPC_EmitInteger, MVT::i32, 14, 
/*38479*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38482*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38485*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*38488*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrsi), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                  // Dst: (ADCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*38502*/       0, /*End of Scope*/
/*38503*/     /*Scope*/ 31, /*->38535*/
/*38504*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38506*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #3 #4
/*38509*/       OPC_EmitInteger, MVT::i32, 14, 
/*38512*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38515*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38518*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*38521*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrs), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                // Dst: (t2ADCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*38535*/     0, /*End of Scope*/
/*38536*/   /*Scope*/ 47|128,2/*303*/, /*->38841*/
/*38538*/     OPC_MoveChild, 1,
/*38540*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38543*/     OPC_Scope, 38, /*->38583*/ // 6 children in Scope
/*38545*/       OPC_CheckPredicate, 87, // Predicate_imm0_255_not
/*38547*/       OPC_MoveParent,
/*38548*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*38549*/       OPC_CheckType, MVT::i32,
/*38551*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38553*/       OPC_EmitConvertToTarget, 1,
/*38555*/       OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*38558*/       OPC_EmitInteger, MVT::i32, 14, 
/*38561*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38564*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38567*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*38570*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_not>><<X:imm_comp_XFORM>>:$imm, CPSR:i32) - Complexity = 8
                // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (imm_comp_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_not>>:$imm))
/*38583*/     /*Scope*/ 35, /*->38619*/
/*38584*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*38586*/       OPC_MoveParent,
/*38587*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*38588*/       OPC_CheckType, MVT::i32,
/*38590*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38592*/       OPC_EmitConvertToTarget, 1,
/*38594*/       OPC_EmitInteger, MVT::i32, 14, 
/*38597*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38600*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38603*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*38606*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (ARMadde:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (ADCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*38619*/     /*Scope*/ 38, /*->38658*/
/*38620*/       OPC_CheckPredicate, 24, // Predicate_so_imm_not
/*38622*/       OPC_MoveParent,
/*38623*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*38624*/       OPC_CheckType, MVT::i32,
/*38626*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38628*/       OPC_EmitConvertToTarget, 1,
/*38630*/       OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*38633*/       OPC_EmitInteger, MVT::i32, 14, 
/*38636*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38639*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38642*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*38645*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_not>><<X:imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (SBCri:i32:i32 GPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_not>>:$imm))
/*38658*/     /*Scope*/ 35, /*->38694*/
/*38659*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*38661*/       OPC_MoveParent,
/*38662*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*38663*/       OPC_CheckType, MVT::i32,
/*38665*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38667*/       OPC_EmitConvertToTarget, 1,
/*38669*/       OPC_EmitInteger, MVT::i32, 14, 
/*38672*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38675*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38678*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*38681*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (t2ADCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*38694*/     /*Scope*/ 38, /*->38733*/
/*38695*/       OPC_CheckPredicate, 19, // Predicate_t2_so_imm_not
/*38697*/       OPC_MoveParent,
/*38698*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*38699*/       OPC_CheckType, MVT::i32,
/*38701*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38703*/       OPC_EmitConvertToTarget, 1,
/*38705*/       OPC_EmitNodeXForm, 8, 3, // t2_so_imm_not_XFORM
/*38708*/       OPC_EmitInteger, MVT::i32, 14, 
/*38711*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38714*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38717*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*38720*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*38733*/     /*Scope*/ 106, /*->38840*/
/*38734*/       OPC_CheckPredicate, 13, // Predicate_imm0_65535_neg
/*38736*/       OPC_MoveParent,
/*38737*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*38738*/       OPC_CheckType, MVT::i32,
/*38740*/       OPC_Scope, 48, /*->38790*/ // 2 children in Scope
/*38742*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38744*/         OPC_EmitConvertToTarget, 1,
/*38746*/         OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*38749*/         OPC_EmitInteger, MVT::i32, 14, 
/*38752*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38755*/         OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 4, 5, 6,  // Results = #7
/*38765*/         OPC_EmitInteger, MVT::i32, 14, 
/*38768*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38771*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38774*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*38777*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 7, 8, 9, 10, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (SBCrr:i32:i32 GPR:i32:$src, (MOVi16:i32 (imm_not_XFORM:i32 (imm:i32):$imm)))
/*38790*/       /*Scope*/ 48, /*->38839*/
/*38791*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38793*/         OPC_EmitConvertToTarget, 1,
/*38795*/         OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*38798*/         OPC_EmitInteger, MVT::i32, 14, 
/*38801*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38804*/         OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 4, 5, 6,  // Results = #7
/*38814*/         OPC_EmitInteger, MVT::i32, 14, 
/*38817*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38820*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38823*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*38826*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 7, 8, 9, 10, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2SBCrr:i32:i32 rGPR:i32:$src, (t2MOVi16:i32 (imm_not_XFORM:i32 (imm:i32):$imm)))
/*38839*/       0, /*End of Scope*/
/*38840*/     0, /*End of Scope*/
/*38841*/   /*Scope*/ 61, /*->38903*/
/*38842*/     OPC_RecordChild2, // #2 = physreg input CPSR
/*38843*/     OPC_CheckType, MVT::i32,
/*38845*/     OPC_Scope, 27, /*->38874*/ // 2 children in Scope
/*38847*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38849*/       OPC_EmitInteger, MVT::i32, 14, 
/*38852*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38855*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38858*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*38861*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrr), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMadde:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                // Dst: (ADCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*38874*/     /*Scope*/ 27, /*->38902*/
/*38875*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38877*/       OPC_EmitInteger, MVT::i32, 14, 
/*38880*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38883*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38886*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*38889*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrr), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                // Dst: (t2ADCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*38902*/     0, /*End of Scope*/
/*38903*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 108|128,2/*364*/,  TARGET_VAL(ARMISD::SUBE),// ->39272
/*38908*/   OPC_RecordChild0, // #0 = $Rn
/*38909*/   OPC_Scope, 82|128,1/*210*/, /*->39122*/ // 3 children in Scope
/*38912*/     OPC_RecordChild1, // #1 = $shift
/*38913*/     OPC_Scope, 36|128,1/*164*/, /*->39080*/ // 2 children in Scope
/*38916*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*38917*/       OPC_CheckType, MVT::i32,
/*38919*/       OPC_Scope, 126, /*->39047*/ // 2 children in Scope
/*38921*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38923*/         OPC_Scope, 30, /*->38955*/ // 4 children in Scope
/*38925*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*38928*/           OPC_EmitInteger, MVT::i32, 14, 
/*38931*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38934*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38937*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*38940*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrsr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                    // Src: (ARMsube:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                    // Dst: (SBCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*38955*/         /*Scope*/ 30, /*->38986*/
/*38956*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #3 #4 #5
/*38959*/           OPC_EmitInteger, MVT::i32, 14, 
/*38962*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38965*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38968*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*38971*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSCrsr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (ARMsube:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 15
                    // Dst: (RSCrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*38986*/         /*Scope*/ 29, /*->39016*/
/*38987*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*38990*/           OPC_EmitInteger, MVT::i32, 14, 
/*38993*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38996*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38999*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*39002*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrsi), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                    // Src: (ARMsube:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                    // Dst: (SBCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*39016*/         /*Scope*/ 29, /*->39046*/
/*39017*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #3 #4
/*39020*/           OPC_EmitInteger, MVT::i32, 14, 
/*39023*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39026*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39029*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*39032*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSCrsi), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (ARMsube:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 12
                    // Dst: (RSCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*39046*/         0, /*End of Scope*/
/*39047*/       /*Scope*/ 31, /*->39079*/
/*39048*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39050*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #3 #4
/*39053*/         OPC_EmitInteger, MVT::i32, 14, 
/*39056*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39059*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39062*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*39065*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrs), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                  // Dst: (t2SBCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*39079*/       0, /*End of Scope*/
/*39080*/     /*Scope*/ 40, /*->39121*/
/*39081*/       OPC_MoveChild, 1,
/*39083*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39086*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*39088*/       OPC_MoveParent,
/*39089*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*39090*/       OPC_CheckType, MVT::i32,
/*39092*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39094*/       OPC_EmitConvertToTarget, 1,
/*39096*/       OPC_EmitInteger, MVT::i32, 14, 
/*39099*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39102*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39105*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*39108*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (ARMsube:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (SBCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39121*/     0, /*End of Scope*/
/*39122*/   /*Scope*/ 41, /*->39164*/
/*39123*/     OPC_MoveChild, 0,
/*39125*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39128*/     OPC_CheckPredicate, 3, // Predicate_so_imm
/*39130*/     OPC_MoveParent,
/*39131*/     OPC_RecordChild1, // #1 = $Rn
/*39132*/     OPC_RecordChild2, // #2 = physreg input CPSR
/*39133*/     OPC_CheckType, MVT::i32,
/*39135*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39137*/     OPC_EmitConvertToTarget, 0,
/*39139*/     OPC_EmitInteger, MVT::i32, 14, 
/*39142*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39145*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39148*/     OPC_EmitCopyToReg, 2, ARM::CPSR,
/*39151*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RSCri), 0|OPFL_GlueInput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 3, 4, 5, 6, 
              // Src: (ARMsube:i32:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn, CPSR:i32) - Complexity = 7
              // Dst: (RSCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39164*/   /*Scope*/ 106, /*->39271*/
/*39165*/     OPC_RecordChild1, // #1 = $imm
/*39166*/     OPC_Scope, 40, /*->39208*/ // 2 children in Scope
/*39168*/       OPC_MoveChild, 1,
/*39170*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39173*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*39175*/       OPC_MoveParent,
/*39176*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*39177*/       OPC_CheckType, MVT::i32,
/*39179*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39181*/       OPC_EmitConvertToTarget, 1,
/*39183*/       OPC_EmitInteger, MVT::i32, 14, 
/*39186*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39189*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39192*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*39195*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (t2SBCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*39208*/     /*Scope*/ 61, /*->39270*/
/*39209*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*39210*/       OPC_CheckType, MVT::i32,
/*39212*/       OPC_Scope, 27, /*->39241*/ // 2 children in Scope
/*39214*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39216*/         OPC_EmitInteger, MVT::i32, 14, 
/*39219*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39222*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39225*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*39228*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMsube:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (SBCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*39241*/       /*Scope*/ 27, /*->39269*/
/*39242*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39244*/         OPC_EmitInteger, MVT::i32, 14, 
/*39247*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39250*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39253*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*39256*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (t2SBCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*39269*/       0, /*End of Scope*/
/*39270*/     0, /*End of Scope*/
/*39271*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 24|128,2/*280*/,  TARGET_VAL(ARMISD::CMP),// ->39556
/*39276*/   OPC_RecordChild0, // #0 = $Rn
/*39277*/   OPC_CheckChild0Type, MVT::i32,
/*39279*/   OPC_RecordChild1, // #1 = $shift
/*39280*/   OPC_Scope, 49, /*->39331*/ // 6 children in Scope
/*39282*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39284*/     OPC_Scope, 22, /*->39308*/ // 2 children in Scope
/*39286*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*39289*/       OPC_EmitInteger, MVT::i32, 14, 
/*39292*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39295*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                // Dst: (CMPrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*39308*/     /*Scope*/ 21, /*->39330*/
/*39309*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*39312*/       OPC_EmitInteger, MVT::i32, 14, 
/*39315*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39318*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmp GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                // Dst: (CMPrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*39330*/     0, /*End of Scope*/
/*39331*/   /*Scope*/ 23, /*->39355*/
/*39332*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39334*/     OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*39337*/     OPC_EmitInteger, MVT::i32, 14, 
/*39340*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39343*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (ARMcmp GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
              // Dst: (t2CMPrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*39355*/   /*Scope*/ 10|128,1/*138*/, /*->39495*/
/*39357*/     OPC_MoveChild, 1,
/*39359*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39362*/     OPC_Scope, 24, /*->39388*/ // 5 children in Scope
/*39364*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*39366*/       OPC_MoveParent,
/*39367*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39369*/       OPC_EmitConvertToTarget, 1,
/*39371*/       OPC_EmitInteger, MVT::i32, 14, 
/*39374*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39377*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmp GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (CMPri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39388*/     /*Scope*/ 27, /*->39416*/
/*39389*/       OPC_CheckPredicate, 4, // Predicate_so_imm_neg
/*39391*/       OPC_MoveParent,
/*39392*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39394*/       OPC_EmitConvertToTarget, 1,
/*39396*/       OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*39399*/       OPC_EmitInteger, MVT::i32, 14, 
/*39402*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39405*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (ARMcmp GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (CMNri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*39416*/     /*Scope*/ 24, /*->39441*/
/*39417*/       OPC_CheckPredicate, 51, // Predicate_imm0_255
/*39419*/       OPC_MoveParent,
/*39420*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39422*/       OPC_EmitConvertToTarget, 1,
/*39424*/       OPC_EmitInteger, MVT::i32, 14, 
/*39427*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39430*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmp tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*39441*/     /*Scope*/ 24, /*->39466*/
/*39442*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*39444*/       OPC_MoveParent,
/*39445*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39447*/       OPC_EmitConvertToTarget, 1,
/*39449*/       OPC_EmitInteger, MVT::i32, 14, 
/*39452*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39455*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2CMPri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*39466*/     /*Scope*/ 27, /*->39494*/
/*39467*/       OPC_CheckPredicate, 11, // Predicate_t2_so_imm_neg
/*39469*/       OPC_MoveParent,
/*39470*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39472*/       OPC_EmitConvertToTarget, 1,
/*39474*/       OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*39477*/       OPC_EmitInteger, MVT::i32, 14, 
/*39480*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39483*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (ARMcmp GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2CMNri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*39494*/     0, /*End of Scope*/
/*39495*/   /*Scope*/ 19, /*->39515*/
/*39496*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39498*/     OPC_EmitInteger, MVT::i32, 14, 
/*39501*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39504*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmp GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
              // Dst: (CMPrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*39515*/   /*Scope*/ 19, /*->39535*/
/*39516*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39518*/     OPC_EmitInteger, MVT::i32, 14, 
/*39521*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39524*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmp tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*39535*/   /*Scope*/ 19, /*->39555*/
/*39536*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39538*/     OPC_EmitInteger, MVT::i32, 14, 
/*39541*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39544*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmp GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2CMPrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*39555*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 78,  TARGET_VAL(ARMISD::CMN),// ->39637
/*39559*/   OPC_RecordChild0, // #0 = $Rn
/*39560*/   OPC_CheckChild0Type, MVT::i32,
/*39562*/   OPC_Scope, 41, /*->39605*/ // 2 children in Scope
/*39564*/     OPC_MoveChild, 1,
/*39566*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*39569*/     OPC_MoveChild, 0,
/*39571*/     OPC_CheckInteger, 0, 
/*39573*/     OPC_MoveParent,
/*39574*/     OPC_RecordChild1, // #1 = $imm
/*39575*/     OPC_MoveChild, 1,
/*39577*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39580*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*39582*/     OPC_MoveParent,
/*39583*/     OPC_MoveParent,
/*39584*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39586*/     OPC_EmitConvertToTarget, 1,
/*39588*/     OPC_EmitInteger, MVT::i32, 14, 
/*39591*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39594*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMcmn GPRnopc:i32:$Rn, (sub:i32 0:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
              // Dst: (t2CMNri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*39605*/   /*Scope*/ 30, /*->39636*/
/*39606*/     OPC_RecordChild1, // #1 = $imm
/*39607*/     OPC_MoveChild, 1,
/*39609*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39612*/     OPC_CheckPredicate, 3, // Predicate_so_imm
/*39614*/     OPC_MoveParent,
/*39615*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39617*/     OPC_EmitConvertToTarget, 1,
/*39619*/     OPC_EmitInteger, MVT::i32, 14, 
/*39622*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39625*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMcmn GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
              // Dst: (CMNri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39636*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 64|128,1/*192*/,  TARGET_VAL(ISD::SHL),// ->39833
/*39641*/   OPC_Scope, 58, /*->39701*/ // 2 children in Scope
/*39643*/     OPC_RecordNode, // #0 = $src
/*39644*/     OPC_CheckType, MVT::i32,
/*39646*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39648*/     OPC_Scope, 25, /*->39675*/ // 2 children in Scope
/*39650*/       OPC_CheckComplexPat, /*CP*/3, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*39653*/       OPC_EmitInteger, MVT::i32, 14, 
/*39656*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39659*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39662*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*39675*/     /*Scope*/ 24, /*->39700*/
/*39676*/       OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*39679*/       OPC_EmitInteger, MVT::i32, 14, 
/*39682*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39685*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39688*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*39700*/     0, /*End of Scope*/
/*39701*/   /*Scope*/ 1|128,1/*129*/, /*->39832*/
/*39703*/     OPC_RecordChild0, // #0 = $Rm
/*39704*/     OPC_RecordChild1, // #1 = $imm
/*39705*/     OPC_Scope, 69, /*->39776*/ // 2 children in Scope
/*39707*/       OPC_MoveChild, 1,
/*39709*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39712*/       OPC_CheckType, MVT::i32,
/*39714*/       OPC_Scope, 30, /*->39746*/ // 2 children in Scope
/*39716*/         OPC_CheckPredicate, 79, // Predicate_imm0_31
/*39718*/         OPC_MoveParent,
/*39719*/         OPC_CheckType, MVT::i32,
/*39721*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39723*/         OPC_EmitConvertToTarget, 1,
/*39725*/         OPC_EmitInteger, MVT::i32, 14, 
/*39728*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39731*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39734*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSLri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                  // Dst: (t2LSLri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*39746*/       /*Scope*/ 28, /*->39775*/
/*39747*/         OPC_MoveParent,
/*39748*/         OPC_CheckType, MVT::i32,
/*39750*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39752*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39755*/         OPC_EmitConvertToTarget, 1,
/*39757*/         OPC_EmitInteger, MVT::i32, 14, 
/*39760*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39763*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (shl:i32 tGPR:i32:$Rm, (imm:i32):$imm5) - Complexity = 6
                  // Dst: (tLSLri:i32 tGPR:i32:$Rm, (imm:i32):$imm5)
/*39775*/       0, /*End of Scope*/
/*39776*/     /*Scope*/ 54, /*->39831*/
/*39777*/       OPC_CheckChild1Type, MVT::i32,
/*39779*/       OPC_CheckType, MVT::i32,
/*39781*/       OPC_Scope, 23, /*->39806*/ // 2 children in Scope
/*39783*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39785*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39788*/         OPC_EmitInteger, MVT::i32, 14, 
/*39791*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39794*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (shl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tLSLrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*39806*/       /*Scope*/ 23, /*->39830*/
/*39807*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39809*/         OPC_EmitInteger, MVT::i32, 14, 
/*39812*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39815*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39818*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSLrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (shl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2LSLrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*39830*/       0, /*End of Scope*/
/*39831*/     0, /*End of Scope*/
/*39832*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 67|128,1/*195*/,  TARGET_VAL(ISD::SRL),// ->40032
/*39837*/   OPC_Scope, 58, /*->39897*/ // 2 children in Scope
/*39839*/     OPC_RecordNode, // #0 = $src
/*39840*/     OPC_CheckType, MVT::i32,
/*39842*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39844*/     OPC_Scope, 25, /*->39871*/ // 2 children in Scope
/*39846*/       OPC_CheckComplexPat, /*CP*/3, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*39849*/       OPC_EmitInteger, MVT::i32, 14, 
/*39852*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39855*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39858*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*39871*/     /*Scope*/ 24, /*->39896*/
/*39872*/       OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*39875*/       OPC_EmitInteger, MVT::i32, 14, 
/*39878*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39881*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39884*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*39896*/     0, /*End of Scope*/
/*39897*/   /*Scope*/ 4|128,1/*132*/, /*->40031*/
/*39899*/     OPC_RecordChild0, // #0 = $Rm
/*39900*/     OPC_RecordChild1, // #1 = $imm5
/*39901*/     OPC_Scope, 72, /*->39975*/ // 2 children in Scope
/*39903*/       OPC_MoveChild, 1,
/*39905*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39908*/       OPC_CheckPredicate, 25, // Predicate_imm_sr
/*39910*/       OPC_CheckType, MVT::i32,
/*39912*/       OPC_MoveParent,
/*39913*/       OPC_CheckType, MVT::i32,
/*39915*/       OPC_Scope, 28, /*->39945*/ // 2 children in Scope
/*39917*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39919*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39922*/         OPC_EmitConvertToTarget, 1,
/*39924*/         OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*39927*/         OPC_EmitInteger, MVT::i32, 14, 
/*39930*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39933*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (srl:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                  // Dst: (tLSRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*39945*/       /*Scope*/ 28, /*->39974*/
/*39946*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39948*/         OPC_EmitConvertToTarget, 1,
/*39950*/         OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*39953*/         OPC_EmitInteger, MVT::i32, 14, 
/*39956*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39959*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39962*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2LSRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*39974*/       0, /*End of Scope*/
/*39975*/     /*Scope*/ 54, /*->40030*/
/*39976*/       OPC_CheckChild1Type, MVT::i32,
/*39978*/       OPC_CheckType, MVT::i32,
/*39980*/       OPC_Scope, 23, /*->40005*/ // 2 children in Scope
/*39982*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39984*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39987*/         OPC_EmitInteger, MVT::i32, 14, 
/*39990*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39993*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (srl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tLSRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*40005*/       /*Scope*/ 23, /*->40029*/
/*40006*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40008*/         OPC_EmitInteger, MVT::i32, 14, 
/*40011*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40014*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40017*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (srl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2LSRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*40029*/       0, /*End of Scope*/
/*40030*/     0, /*End of Scope*/
/*40031*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 61|128,84/*10813*/,  TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->50849
/*40036*/   OPC_MoveChild, 0,
/*40038*/   OPC_Scope, 65, /*->40105*/ // 75 children in Scope
/*40040*/     OPC_CheckInteger, 120, 
/*40042*/     OPC_MoveParent,
/*40043*/     OPC_RecordChild1, // #0 = $a
/*40044*/     OPC_RecordChild2, // #1 = $pos
/*40045*/     OPC_MoveChild, 2,
/*40047*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40050*/     OPC_MoveParent,
/*40051*/     OPC_Scope, 25, /*->40078*/ // 2 children in Scope
/*40053*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*40055*/       OPC_EmitConvertToTarget, 1,
/*40057*/       OPC_EmitInteger, MVT::i32, 0, 
/*40060*/       OPC_EmitInteger, MVT::i32, 14, 
/*40063*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40066*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SSAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 120:iPTR, GPRnopc:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (SSAT:i32 (imm:i32):$pos, GPRnopc:i32:$a, 0:i32)
/*40078*/     /*Scope*/ 25, /*->40104*/
/*40079*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40081*/       OPC_EmitConvertToTarget, 1,
/*40083*/       OPC_EmitInteger, MVT::i32, 0, 
/*40086*/       OPC_EmitInteger, MVT::i32, 14, 
/*40089*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40092*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SSAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 120:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (t2SSAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*40104*/     0, /*End of Scope*/
/*40105*/   /*Scope*/ 65, /*->40171*/
/*40106*/     OPC_CheckInteger, 123, 
/*40108*/     OPC_MoveParent,
/*40109*/     OPC_RecordChild1, // #0 = $a
/*40110*/     OPC_RecordChild2, // #1 = $pos
/*40111*/     OPC_MoveChild, 2,
/*40113*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40116*/     OPC_MoveParent,
/*40117*/     OPC_Scope, 25, /*->40144*/ // 2 children in Scope
/*40119*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*40121*/       OPC_EmitConvertToTarget, 1,
/*40123*/       OPC_EmitInteger, MVT::i32, 0, 
/*40126*/       OPC_EmitInteger, MVT::i32, 14, 
/*40129*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40132*/       OPC_MorphNodeTo, TARGET_VAL(ARM::USAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 123:iPTR, GPRnopc:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (USAT:i32 (imm:i32):$pos, GPRnopc:i32:$a, 0:i32)
/*40144*/     /*Scope*/ 25, /*->40170*/
/*40145*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40147*/       OPC_EmitConvertToTarget, 1,
/*40149*/       OPC_EmitInteger, MVT::i32, 0, 
/*40152*/       OPC_EmitInteger, MVT::i32, 14, 
/*40155*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40158*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2USAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 123:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (t2USAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*40170*/     0, /*End of Scope*/
/*40171*/   /*Scope*/ 47, /*->40219*/
/*40172*/     OPC_CheckInteger, 117, 
/*40174*/     OPC_MoveParent,
/*40175*/     OPC_RecordChild1, // #0 = $Rm
/*40176*/     OPC_RecordChild2, // #1 = $Rn
/*40177*/     OPC_Scope, 19, /*->40198*/ // 2 children in Scope
/*40179*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40181*/       OPC_EmitInteger, MVT::i32, 14, 
/*40184*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40187*/       OPC_MorphNodeTo, TARGET_VAL(ARM::QADD), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 117:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                // Dst: (QADD:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*40198*/     /*Scope*/ 19, /*->40218*/
/*40199*/       OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*40201*/       OPC_EmitInteger, MVT::i32, 14, 
/*40204*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40207*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2QADD), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 117:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                // Dst: (t2QADD:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*40218*/     0, /*End of Scope*/
/*40219*/   /*Scope*/ 47, /*->40267*/
/*40220*/     OPC_CheckInteger, 118, 
/*40222*/     OPC_MoveParent,
/*40223*/     OPC_RecordChild1, // #0 = $Rm
/*40224*/     OPC_RecordChild2, // #1 = $Rn
/*40225*/     OPC_Scope, 19, /*->40246*/ // 2 children in Scope
/*40227*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40229*/       OPC_EmitInteger, MVT::i32, 14, 
/*40232*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40235*/       OPC_MorphNodeTo, TARGET_VAL(ARM::QSUB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 118:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                // Dst: (QSUB:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*40246*/     /*Scope*/ 19, /*->40266*/
/*40247*/       OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*40249*/       OPC_EmitInteger, MVT::i32, 14, 
/*40252*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40255*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2QSUB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 118:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                // Dst: (t2QSUB:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*40266*/     0, /*End of Scope*/
/*40267*/   /*Scope*/ 20, /*->40288*/
/*40268*/     OPC_CheckInteger, 5, 
/*40270*/     OPC_MoveParent,
/*40271*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*40273*/     OPC_EmitInteger, MVT::i32, 14, 
/*40276*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40279*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMRS), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:i32 5:iPTR) - Complexity = 8
              // Dst: (VMRS:i32)
/*40288*/   /*Scope*/ 48, /*->40337*/
/*40289*/     OPC_CheckInteger, 124, 
/*40291*/     OPC_MoveParent,
/*40292*/     OPC_RecordChild1, // #0 = $Dm
/*40293*/     OPC_Scope, 20, /*->40315*/ // 2 children in Scope
/*40295*/       OPC_CheckChild1Type, MVT::f64,
/*40297*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*40299*/       OPC_EmitInteger, MVT::i32, 14, 
/*40302*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40305*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIRD), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 124:iPTR, DPR:f64:$Dm) - Complexity = 8
                // Dst: (VTOSIRD:f32 DPR:f64:$Dm)
/*40315*/     /*Scope*/ 20, /*->40336*/
/*40316*/       OPC_CheckChild1Type, MVT::f32,
/*40318*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*40320*/       OPC_EmitInteger, MVT::i32, 14, 
/*40323*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40326*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIRS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 124:iPTR, SPR:f32:$Sm) - Complexity = 8
                // Dst: (VTOSIRS:f32 SPR:f32:$Sm)
/*40336*/     0, /*End of Scope*/
/*40337*/   /*Scope*/ 48, /*->40386*/
/*40338*/     OPC_CheckInteger, 125, 
/*40340*/     OPC_MoveParent,
/*40341*/     OPC_RecordChild1, // #0 = $Dm
/*40342*/     OPC_Scope, 20, /*->40364*/ // 2 children in Scope
/*40344*/       OPC_CheckChild1Type, MVT::f64,
/*40346*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*40348*/       OPC_EmitInteger, MVT::i32, 14, 
/*40351*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40354*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIRD), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 125:iPTR, DPR:f64:$Dm) - Complexity = 8
                // Dst: (VTOUIRD:f32 DPR:f64:$Dm)
/*40364*/     /*Scope*/ 20, /*->40385*/
/*40365*/       OPC_CheckChild1Type, MVT::f32,
/*40367*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*40369*/       OPC_EmitInteger, MVT::i32, 14, 
/*40372*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40375*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIRS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 125:iPTR, SPR:f32:$Sm) - Complexity = 8
                // Dst: (VTOUIRS:f32 SPR:f32:$Sm)
/*40385*/     0, /*End of Scope*/
/*40386*/   /*Scope*/ 55|128,5/*695*/, /*->41083*/
/*40388*/     OPC_CheckInteger, 64, 
/*40390*/     OPC_MoveParent,
/*40391*/     OPC_Scope, 55|128,1/*183*/, /*->40577*/ // 5 children in Scope
/*40394*/       OPC_RecordChild1, // #0 = $Vn
/*40395*/       OPC_Scope, 44, /*->40441*/ // 4 children in Scope
/*40397*/         OPC_CheckChild1Type, MVT::v4i16,
/*40399*/         OPC_MoveChild, 2,
/*40401*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40404*/         OPC_RecordChild0, // #1 = $Vm
/*40405*/         OPC_CheckChild0Type, MVT::v4i16,
/*40407*/         OPC_RecordChild1, // #2 = $lane
/*40408*/         OPC_MoveChild, 1,
/*40410*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40413*/         OPC_MoveParent,
/*40414*/         OPC_CheckType, MVT::v4i16,
/*40416*/         OPC_MoveParent,
/*40417*/         OPC_CheckType, MVT::v4i16,
/*40419*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40421*/         OPC_EmitConvertToTarget, 2,
/*40423*/         OPC_EmitInteger, MVT::i32, 14, 
/*40426*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40429*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i16 64:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40441*/       /*Scope*/ 44, /*->40486*/
/*40442*/         OPC_CheckChild1Type, MVT::v2i32,
/*40444*/         OPC_MoveChild, 2,
/*40446*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40449*/         OPC_RecordChild0, // #1 = $Vm
/*40450*/         OPC_CheckChild0Type, MVT::v2i32,
/*40452*/         OPC_RecordChild1, // #2 = $lane
/*40453*/         OPC_MoveChild, 1,
/*40455*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40458*/         OPC_MoveParent,
/*40459*/         OPC_CheckType, MVT::v2i32,
/*40461*/         OPC_MoveParent,
/*40462*/         OPC_CheckType, MVT::v2i32,
/*40464*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40466*/         OPC_EmitConvertToTarget, 2,
/*40468*/         OPC_EmitInteger, MVT::i32, 14, 
/*40471*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40474*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i32 64:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40486*/       /*Scope*/ 44, /*->40531*/
/*40487*/         OPC_CheckChild1Type, MVT::v8i16,
/*40489*/         OPC_MoveChild, 2,
/*40491*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40494*/         OPC_RecordChild0, // #1 = $Vm
/*40495*/         OPC_CheckChild0Type, MVT::v4i16,
/*40497*/         OPC_RecordChild1, // #2 = $lane
/*40498*/         OPC_MoveChild, 1,
/*40500*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40503*/         OPC_MoveParent,
/*40504*/         OPC_CheckType, MVT::v8i16,
/*40506*/         OPC_MoveParent,
/*40507*/         OPC_CheckType, MVT::v8i16,
/*40509*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40511*/         OPC_EmitConvertToTarget, 2,
/*40513*/         OPC_EmitInteger, MVT::i32, 14, 
/*40516*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40519*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v8i16 64:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40531*/       /*Scope*/ 44, /*->40576*/
/*40532*/         OPC_CheckChild1Type, MVT::v4i32,
/*40534*/         OPC_MoveChild, 2,
/*40536*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40539*/         OPC_RecordChild0, // #1 = $Vm
/*40540*/         OPC_CheckChild0Type, MVT::v2i32,
/*40542*/         OPC_RecordChild1, // #2 = $lane
/*40543*/         OPC_MoveChild, 1,
/*40545*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40548*/         OPC_MoveParent,
/*40549*/         OPC_CheckType, MVT::v4i32,
/*40551*/         OPC_MoveParent,
/*40552*/         OPC_CheckType, MVT::v4i32,
/*40554*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40556*/         OPC_EmitConvertToTarget, 2,
/*40558*/         OPC_EmitInteger, MVT::i32, 14, 
/*40561*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40564*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 64:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40576*/       0, /*End of Scope*/
/*40577*/     /*Scope*/ 24|128,1/*152*/, /*->40731*/
/*40579*/       OPC_MoveChild, 1,
/*40581*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40584*/       OPC_RecordChild0, // #0 = $Vm
/*40585*/       OPC_Scope, 71, /*->40658*/ // 2 children in Scope
/*40587*/         OPC_CheckChild0Type, MVT::v4i16,
/*40589*/         OPC_RecordChild1, // #1 = $lane
/*40590*/         OPC_MoveChild, 1,
/*40592*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40595*/         OPC_MoveParent,
/*40596*/         OPC_SwitchType /*2 cases */, 28,  MVT::v4i16,// ->40627
/*40599*/           OPC_MoveParent,
/*40600*/           OPC_RecordChild2, // #2 = $Vn
/*40601*/           OPC_CheckChild2Type, MVT::v4i16,
/*40603*/           OPC_CheckType, MVT::v4i16,
/*40605*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40607*/           OPC_EmitConvertToTarget, 1,
/*40609*/           OPC_EmitInteger, MVT::i32, 14, 
/*40612*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40615*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 64:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v8i16,// ->40657
/*40629*/           OPC_MoveParent,
/*40630*/           OPC_RecordChild2, // #2 = $Vn
/*40631*/           OPC_CheckChild2Type, MVT::v8i16,
/*40633*/           OPC_CheckType, MVT::v8i16,
/*40635*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40637*/           OPC_EmitConvertToTarget, 1,
/*40639*/           OPC_EmitInteger, MVT::i32, 14, 
/*40642*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40645*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 64:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*40658*/       /*Scope*/ 71, /*->40730*/
/*40659*/         OPC_CheckChild0Type, MVT::v2i32,
/*40661*/         OPC_RecordChild1, // #1 = $lane
/*40662*/         OPC_MoveChild, 1,
/*40664*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40667*/         OPC_MoveParent,
/*40668*/         OPC_SwitchType /*2 cases */, 28,  MVT::v2i32,// ->40699
/*40671*/           OPC_MoveParent,
/*40672*/           OPC_RecordChild2, // #2 = $Vn
/*40673*/           OPC_CheckChild2Type, MVT::v2i32,
/*40675*/           OPC_CheckType, MVT::v2i32,
/*40677*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40679*/           OPC_EmitConvertToTarget, 1,
/*40681*/           OPC_EmitInteger, MVT::i32, 14, 
/*40684*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40687*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 64:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v4i32,// ->40729
/*40701*/           OPC_MoveParent,
/*40702*/           OPC_RecordChild2, // #2 = $Vn
/*40703*/           OPC_CheckChild2Type, MVT::v4i32,
/*40705*/           OPC_CheckType, MVT::v4i32,
/*40707*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40709*/           OPC_EmitConvertToTarget, 1,
/*40711*/           OPC_EmitInteger, MVT::i32, 14, 
/*40714*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40717*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 64:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*40730*/       0, /*End of Scope*/
/*40731*/     /*Scope*/ 123, /*->40855*/
/*40732*/       OPC_RecordChild1, // #0 = $src1
/*40733*/       OPC_Scope, 59, /*->40794*/ // 2 children in Scope
/*40735*/         OPC_CheckChild1Type, MVT::v8i16,
/*40737*/         OPC_MoveChild, 2,
/*40739*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40742*/         OPC_RecordChild0, // #1 = $src2
/*40743*/         OPC_CheckChild0Type, MVT::v8i16,
/*40745*/         OPC_RecordChild1, // #2 = $lane
/*40746*/         OPC_MoveChild, 1,
/*40748*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40751*/         OPC_MoveParent,
/*40752*/         OPC_CheckType, MVT::v8i16,
/*40754*/         OPC_MoveParent,
/*40755*/         OPC_CheckType, MVT::v8i16,
/*40757*/         OPC_EmitConvertToTarget, 2,
/*40759*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*40762*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*40771*/         OPC_EmitConvertToTarget, 2,
/*40773*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*40776*/         OPC_EmitInteger, MVT::i32, 14, 
/*40779*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40782*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 64:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*40794*/       /*Scope*/ 59, /*->40854*/
/*40795*/         OPC_CheckChild1Type, MVT::v4i32,
/*40797*/         OPC_MoveChild, 2,
/*40799*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40802*/         OPC_RecordChild0, // #1 = $src2
/*40803*/         OPC_CheckChild0Type, MVT::v4i32,
/*40805*/         OPC_RecordChild1, // #2 = $lane
/*40806*/         OPC_MoveChild, 1,
/*40808*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40811*/         OPC_MoveParent,
/*40812*/         OPC_CheckType, MVT::v4i32,
/*40814*/         OPC_MoveParent,
/*40815*/         OPC_CheckType, MVT::v4i32,
/*40817*/         OPC_EmitConvertToTarget, 2,
/*40819*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*40822*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*40831*/         OPC_EmitConvertToTarget, 2,
/*40833*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*40836*/         OPC_EmitInteger, MVT::i32, 14, 
/*40839*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40842*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 64:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*40854*/       0, /*End of Scope*/
/*40855*/     /*Scope*/ 118, /*->40974*/
/*40856*/       OPC_MoveChild, 1,
/*40858*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40861*/       OPC_RecordChild0, // #0 = $src2
/*40862*/       OPC_Scope, 54, /*->40918*/ // 2 children in Scope
/*40864*/         OPC_CheckChild0Type, MVT::v8i16,
/*40866*/         OPC_RecordChild1, // #1 = $lane
/*40867*/         OPC_MoveChild, 1,
/*40869*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40872*/         OPC_MoveParent,
/*40873*/         OPC_CheckType, MVT::v8i16,
/*40875*/         OPC_MoveParent,
/*40876*/         OPC_RecordChild2, // #2 = $src1
/*40877*/         OPC_CheckChild2Type, MVT::v8i16,
/*40879*/         OPC_CheckType, MVT::v8i16,
/*40881*/         OPC_EmitConvertToTarget, 1,
/*40883*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*40886*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*40895*/         OPC_EmitConvertToTarget, 1,
/*40897*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*40900*/         OPC_EmitInteger, MVT::i32, 14, 
/*40903*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40906*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 64:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*40918*/       /*Scope*/ 54, /*->40973*/
/*40919*/         OPC_CheckChild0Type, MVT::v4i32,
/*40921*/         OPC_RecordChild1, // #1 = $lane
/*40922*/         OPC_MoveChild, 1,
/*40924*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40927*/         OPC_MoveParent,
/*40928*/         OPC_CheckType, MVT::v4i32,
/*40930*/         OPC_MoveParent,
/*40931*/         OPC_RecordChild2, // #2 = $src1
/*40932*/         OPC_CheckChild2Type, MVT::v4i32,
/*40934*/         OPC_CheckType, MVT::v4i32,
/*40936*/         OPC_EmitConvertToTarget, 1,
/*40938*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*40941*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*40950*/         OPC_EmitConvertToTarget, 1,
/*40952*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*40955*/         OPC_EmitInteger, MVT::i32, 14, 
/*40958*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40961*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 64:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*40973*/       0, /*End of Scope*/
/*40974*/     /*Scope*/ 107, /*->41082*/
/*40975*/       OPC_RecordChild1, // #0 = $Vn
/*40976*/       OPC_SwitchType /*4 cases */, 24,  MVT::v4i16,// ->41003
/*40979*/         OPC_CheckChild1Type, MVT::v4i16,
/*40981*/         OPC_RecordChild2, // #1 = $Vm
/*40982*/         OPC_CheckChild2Type, MVT::v4i16,
/*40984*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40986*/         OPC_EmitInteger, MVT::i32, 14, 
/*40989*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40992*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 64:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 24,  MVT::v2i32,// ->41029
/*41005*/         OPC_CheckChild1Type, MVT::v2i32,
/*41007*/         OPC_RecordChild2, // #1 = $Vm
/*41008*/         OPC_CheckChild2Type, MVT::v2i32,
/*41010*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41012*/         OPC_EmitInteger, MVT::i32, 14, 
/*41015*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41018*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 64:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v8i16,// ->41055
/*41031*/         OPC_CheckChild1Type, MVT::v8i16,
/*41033*/         OPC_RecordChild2, // #1 = $Vm
/*41034*/         OPC_CheckChild2Type, MVT::v8i16,
/*41036*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41038*/         OPC_EmitInteger, MVT::i32, 14, 
/*41041*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41044*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 64:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 24,  MVT::v4i32,// ->41081
/*41057*/         OPC_CheckChild1Type, MVT::v4i32,
/*41059*/         OPC_RecordChild2, // #1 = $Vm
/*41060*/         OPC_CheckChild2Type, MVT::v4i32,
/*41062*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41064*/         OPC_EmitInteger, MVT::i32, 14, 
/*41067*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41070*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 64:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*41082*/     0, /*End of Scope*/
/*41083*/   /*Scope*/ 55|128,5/*695*/, /*->41780*/
/*41085*/     OPC_CheckInteger, 70, 
/*41087*/     OPC_MoveParent,
/*41088*/     OPC_Scope, 55|128,1/*183*/, /*->41274*/ // 5 children in Scope
/*41091*/       OPC_RecordChild1, // #0 = $Vn
/*41092*/       OPC_Scope, 44, /*->41138*/ // 4 children in Scope
/*41094*/         OPC_CheckChild1Type, MVT::v4i16,
/*41096*/         OPC_MoveChild, 2,
/*41098*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41101*/         OPC_RecordChild0, // #1 = $Vm
/*41102*/         OPC_CheckChild0Type, MVT::v4i16,
/*41104*/         OPC_RecordChild1, // #2 = $lane
/*41105*/         OPC_MoveChild, 1,
/*41107*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41110*/         OPC_MoveParent,
/*41111*/         OPC_CheckType, MVT::v4i16,
/*41113*/         OPC_MoveParent,
/*41114*/         OPC_CheckType, MVT::v4i16,
/*41116*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41118*/         OPC_EmitConvertToTarget, 2,
/*41120*/         OPC_EmitInteger, MVT::i32, 14, 
/*41123*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41126*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i16 70:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*41138*/       /*Scope*/ 44, /*->41183*/
/*41139*/         OPC_CheckChild1Type, MVT::v2i32,
/*41141*/         OPC_MoveChild, 2,
/*41143*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41146*/         OPC_RecordChild0, // #1 = $Vm
/*41147*/         OPC_CheckChild0Type, MVT::v2i32,
/*41149*/         OPC_RecordChild1, // #2 = $lane
/*41150*/         OPC_MoveChild, 1,
/*41152*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41155*/         OPC_MoveParent,
/*41156*/         OPC_CheckType, MVT::v2i32,
/*41158*/         OPC_MoveParent,
/*41159*/         OPC_CheckType, MVT::v2i32,
/*41161*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41163*/         OPC_EmitConvertToTarget, 2,
/*41165*/         OPC_EmitInteger, MVT::i32, 14, 
/*41168*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41171*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i32 70:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*41183*/       /*Scope*/ 44, /*->41228*/
/*41184*/         OPC_CheckChild1Type, MVT::v8i16,
/*41186*/         OPC_MoveChild, 2,
/*41188*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41191*/         OPC_RecordChild0, // #1 = $Vm
/*41192*/         OPC_CheckChild0Type, MVT::v4i16,
/*41194*/         OPC_RecordChild1, // #2 = $lane
/*41195*/         OPC_MoveChild, 1,
/*41197*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41200*/         OPC_MoveParent,
/*41201*/         OPC_CheckType, MVT::v8i16,
/*41203*/         OPC_MoveParent,
/*41204*/         OPC_CheckType, MVT::v8i16,
/*41206*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41208*/         OPC_EmitConvertToTarget, 2,
/*41210*/         OPC_EmitInteger, MVT::i32, 14, 
/*41213*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41216*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v8i16 70:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*41228*/       /*Scope*/ 44, /*->41273*/
/*41229*/         OPC_CheckChild1Type, MVT::v4i32,
/*41231*/         OPC_MoveChild, 2,
/*41233*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41236*/         OPC_RecordChild0, // #1 = $Vm
/*41237*/         OPC_CheckChild0Type, MVT::v2i32,
/*41239*/         OPC_RecordChild1, // #2 = $lane
/*41240*/         OPC_MoveChild, 1,
/*41242*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41245*/         OPC_MoveParent,
/*41246*/         OPC_CheckType, MVT::v4i32,
/*41248*/         OPC_MoveParent,
/*41249*/         OPC_CheckType, MVT::v4i32,
/*41251*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41253*/         OPC_EmitConvertToTarget, 2,
/*41255*/         OPC_EmitInteger, MVT::i32, 14, 
/*41258*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41261*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 70:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*41273*/       0, /*End of Scope*/
/*41274*/     /*Scope*/ 24|128,1/*152*/, /*->41428*/
/*41276*/       OPC_MoveChild, 1,
/*41278*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41281*/       OPC_RecordChild0, // #0 = $Vm
/*41282*/       OPC_Scope, 71, /*->41355*/ // 2 children in Scope
/*41284*/         OPC_CheckChild0Type, MVT::v4i16,
/*41286*/         OPC_RecordChild1, // #1 = $lane
/*41287*/         OPC_MoveChild, 1,
/*41289*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41292*/         OPC_MoveParent,
/*41293*/         OPC_SwitchType /*2 cases */, 28,  MVT::v4i16,// ->41324
/*41296*/           OPC_MoveParent,
/*41297*/           OPC_RecordChild2, // #2 = $Vn
/*41298*/           OPC_CheckChild2Type, MVT::v4i16,
/*41300*/           OPC_CheckType, MVT::v4i16,
/*41302*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41304*/           OPC_EmitConvertToTarget, 1,
/*41306*/           OPC_EmitInteger, MVT::i32, 14, 
/*41309*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41312*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 70:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v8i16,// ->41354
/*41326*/           OPC_MoveParent,
/*41327*/           OPC_RecordChild2, // #2 = $Vn
/*41328*/           OPC_CheckChild2Type, MVT::v8i16,
/*41330*/           OPC_CheckType, MVT::v8i16,
/*41332*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41334*/           OPC_EmitConvertToTarget, 1,
/*41336*/           OPC_EmitInteger, MVT::i32, 14, 
/*41339*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41342*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 70:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*41355*/       /*Scope*/ 71, /*->41427*/
/*41356*/         OPC_CheckChild0Type, MVT::v2i32,
/*41358*/         OPC_RecordChild1, // #1 = $lane
/*41359*/         OPC_MoveChild, 1,
/*41361*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41364*/         OPC_MoveParent,
/*41365*/         OPC_SwitchType /*2 cases */, 28,  MVT::v2i32,// ->41396
/*41368*/           OPC_MoveParent,
/*41369*/           OPC_RecordChild2, // #2 = $Vn
/*41370*/           OPC_CheckChild2Type, MVT::v2i32,
/*41372*/           OPC_CheckType, MVT::v2i32,
/*41374*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41376*/           OPC_EmitConvertToTarget, 1,
/*41378*/           OPC_EmitInteger, MVT::i32, 14, 
/*41381*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41384*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 70:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v4i32,// ->41426
/*41398*/           OPC_MoveParent,
/*41399*/           OPC_RecordChild2, // #2 = $Vn
/*41400*/           OPC_CheckChild2Type, MVT::v4i32,
/*41402*/           OPC_CheckType, MVT::v4i32,
/*41404*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41406*/           OPC_EmitConvertToTarget, 1,
/*41408*/           OPC_EmitInteger, MVT::i32, 14, 
/*41411*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41414*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 70:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*41427*/       0, /*End of Scope*/
/*41428*/     /*Scope*/ 123, /*->41552*/
/*41429*/       OPC_RecordChild1, // #0 = $src1
/*41430*/       OPC_Scope, 59, /*->41491*/ // 2 children in Scope
/*41432*/         OPC_CheckChild1Type, MVT::v8i16,
/*41434*/         OPC_MoveChild, 2,
/*41436*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41439*/         OPC_RecordChild0, // #1 = $src2
/*41440*/         OPC_CheckChild0Type, MVT::v8i16,
/*41442*/         OPC_RecordChild1, // #2 = $lane
/*41443*/         OPC_MoveChild, 1,
/*41445*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41448*/         OPC_MoveParent,
/*41449*/         OPC_CheckType, MVT::v8i16,
/*41451*/         OPC_MoveParent,
/*41452*/         OPC_CheckType, MVT::v8i16,
/*41454*/         OPC_EmitConvertToTarget, 2,
/*41456*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*41459*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*41468*/         OPC_EmitConvertToTarget, 2,
/*41470*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*41473*/         OPC_EmitInteger, MVT::i32, 14, 
/*41476*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41479*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 70:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*41491*/       /*Scope*/ 59, /*->41551*/
/*41492*/         OPC_CheckChild1Type, MVT::v4i32,
/*41494*/         OPC_MoveChild, 2,
/*41496*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41499*/         OPC_RecordChild0, // #1 = $src2
/*41500*/         OPC_CheckChild0Type, MVT::v4i32,
/*41502*/         OPC_RecordChild1, // #2 = $lane
/*41503*/         OPC_MoveChild, 1,
/*41505*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41508*/         OPC_MoveParent,
/*41509*/         OPC_CheckType, MVT::v4i32,
/*41511*/         OPC_MoveParent,
/*41512*/         OPC_CheckType, MVT::v4i32,
/*41514*/         OPC_EmitConvertToTarget, 2,
/*41516*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*41519*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*41528*/         OPC_EmitConvertToTarget, 2,
/*41530*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*41533*/         OPC_EmitInteger, MVT::i32, 14, 
/*41536*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41539*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 70:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*41551*/       0, /*End of Scope*/
/*41552*/     /*Scope*/ 118, /*->41671*/
/*41553*/       OPC_MoveChild, 1,
/*41555*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41558*/       OPC_RecordChild0, // #0 = $src2
/*41559*/       OPC_Scope, 54, /*->41615*/ // 2 children in Scope
/*41561*/         OPC_CheckChild0Type, MVT::v8i16,
/*41563*/         OPC_RecordChild1, // #1 = $lane
/*41564*/         OPC_MoveChild, 1,
/*41566*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41569*/         OPC_MoveParent,
/*41570*/         OPC_CheckType, MVT::v8i16,
/*41572*/         OPC_MoveParent,
/*41573*/         OPC_RecordChild2, // #2 = $src1
/*41574*/         OPC_CheckChild2Type, MVT::v8i16,
/*41576*/         OPC_CheckType, MVT::v8i16,
/*41578*/         OPC_EmitConvertToTarget, 1,
/*41580*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*41583*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*41592*/         OPC_EmitConvertToTarget, 1,
/*41594*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*41597*/         OPC_EmitInteger, MVT::i32, 14, 
/*41600*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41603*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 70:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*41615*/       /*Scope*/ 54, /*->41670*/
/*41616*/         OPC_CheckChild0Type, MVT::v4i32,
/*41618*/         OPC_RecordChild1, // #1 = $lane
/*41619*/         OPC_MoveChild, 1,
/*41621*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41624*/         OPC_MoveParent,
/*41625*/         OPC_CheckType, MVT::v4i32,
/*41627*/         OPC_MoveParent,
/*41628*/         OPC_RecordChild2, // #2 = $src1
/*41629*/         OPC_CheckChild2Type, MVT::v4i32,
/*41631*/         OPC_CheckType, MVT::v4i32,
/*41633*/         OPC_EmitConvertToTarget, 1,
/*41635*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*41638*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*41647*/         OPC_EmitConvertToTarget, 1,
/*41649*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*41652*/         OPC_EmitInteger, MVT::i32, 14, 
/*41655*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41658*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 70:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*41670*/       0, /*End of Scope*/
/*41671*/     /*Scope*/ 107, /*->41779*/
/*41672*/       OPC_RecordChild1, // #0 = $Vn
/*41673*/       OPC_SwitchType /*4 cases */, 24,  MVT::v4i16,// ->41700
/*41676*/         OPC_CheckChild1Type, MVT::v4i16,
/*41678*/         OPC_RecordChild2, // #1 = $Vm
/*41679*/         OPC_CheckChild2Type, MVT::v4i16,
/*41681*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41683*/         OPC_EmitInteger, MVT::i32, 14, 
/*41686*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41689*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 70:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 24,  MVT::v2i32,// ->41726
/*41702*/         OPC_CheckChild1Type, MVT::v2i32,
/*41704*/         OPC_RecordChild2, // #1 = $Vm
/*41705*/         OPC_CheckChild2Type, MVT::v2i32,
/*41707*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41709*/         OPC_EmitInteger, MVT::i32, 14, 
/*41712*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41715*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 70:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v8i16,// ->41752
/*41728*/         OPC_CheckChild1Type, MVT::v8i16,
/*41730*/         OPC_RecordChild2, // #1 = $Vm
/*41731*/         OPC_CheckChild2Type, MVT::v8i16,
/*41733*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41735*/         OPC_EmitInteger, MVT::i32, 14, 
/*41738*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41741*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 70:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 24,  MVT::v4i32,// ->41778
/*41754*/         OPC_CheckChild1Type, MVT::v4i32,
/*41756*/         OPC_RecordChild2, // #1 = $Vm
/*41757*/         OPC_CheckChild2Type, MVT::v4i32,
/*41759*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41761*/         OPC_EmitInteger, MVT::i32, 14, 
/*41764*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41767*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 70:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*41779*/     0, /*End of Scope*/
/*41780*/   /*Scope*/ 116|128,1/*244*/, /*->42026*/
/*41782*/     OPC_CheckInteger, 65, 
/*41784*/     OPC_MoveParent,
/*41785*/     OPC_Scope, 93, /*->41880*/ // 3 children in Scope
/*41787*/       OPC_RecordChild1, // #0 = $Vn
/*41788*/       OPC_Scope, 44, /*->41834*/ // 2 children in Scope
/*41790*/         OPC_CheckChild1Type, MVT::v4i16,
/*41792*/         OPC_MoveChild, 2,
/*41794*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41797*/         OPC_RecordChild0, // #1 = $Vm
/*41798*/         OPC_CheckChild0Type, MVT::v4i16,
/*41800*/         OPC_RecordChild1, // #2 = $lane
/*41801*/         OPC_MoveChild, 1,
/*41803*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41806*/         OPC_MoveParent,
/*41807*/         OPC_CheckType, MVT::v4i16,
/*41809*/         OPC_MoveParent,
/*41810*/         OPC_CheckType, MVT::v4i32,
/*41812*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41814*/         OPC_EmitConvertToTarget, 2,
/*41816*/         OPC_EmitInteger, MVT::i32, 14, 
/*41819*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41822*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 65:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*41834*/       /*Scope*/ 44, /*->41879*/
/*41835*/         OPC_CheckChild1Type, MVT::v2i32,
/*41837*/         OPC_MoveChild, 2,
/*41839*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41842*/         OPC_RecordChild0, // #1 = $Vm
/*41843*/         OPC_CheckChild0Type, MVT::v2i32,
/*41845*/         OPC_RecordChild1, // #2 = $lane
/*41846*/         OPC_MoveChild, 1,
/*41848*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41851*/         OPC_MoveParent,
/*41852*/         OPC_CheckType, MVT::v2i32,
/*41854*/         OPC_MoveParent,
/*41855*/         OPC_CheckType, MVT::v2i64,
/*41857*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41859*/         OPC_EmitConvertToTarget, 2,
/*41861*/         OPC_EmitInteger, MVT::i32, 14, 
/*41864*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41867*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i64 65:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*41879*/       0, /*End of Scope*/
/*41880*/     /*Scope*/ 88, /*->41969*/
/*41881*/       OPC_MoveChild, 1,
/*41883*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41886*/       OPC_RecordChild0, // #0 = $Vm
/*41887*/       OPC_Scope, 39, /*->41928*/ // 2 children in Scope
/*41889*/         OPC_CheckChild0Type, MVT::v4i16,
/*41891*/         OPC_RecordChild1, // #1 = $lane
/*41892*/         OPC_MoveChild, 1,
/*41894*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41897*/         OPC_MoveParent,
/*41898*/         OPC_CheckType, MVT::v4i16,
/*41900*/         OPC_MoveParent,
/*41901*/         OPC_RecordChild2, // #2 = $Vn
/*41902*/         OPC_CheckChild2Type, MVT::v4i16,
/*41904*/         OPC_CheckType, MVT::v4i32,
/*41906*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41908*/         OPC_EmitConvertToTarget, 1,
/*41910*/         OPC_EmitInteger, MVT::i32, 14, 
/*41913*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41916*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 65:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                  // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*41928*/       /*Scope*/ 39, /*->41968*/
/*41929*/         OPC_CheckChild0Type, MVT::v2i32,
/*41931*/         OPC_RecordChild1, // #1 = $lane
/*41932*/         OPC_MoveChild, 1,
/*41934*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41937*/         OPC_MoveParent,
/*41938*/         OPC_CheckType, MVT::v2i32,
/*41940*/         OPC_MoveParent,
/*41941*/         OPC_RecordChild2, // #2 = $Vn
/*41942*/         OPC_CheckChild2Type, MVT::v2i32,
/*41944*/         OPC_CheckType, MVT::v2i64,
/*41946*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41948*/         OPC_EmitConvertToTarget, 1,
/*41950*/         OPC_EmitInteger, MVT::i32, 14, 
/*41953*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41956*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i64 65:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                  // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*41968*/       0, /*End of Scope*/
/*41969*/     /*Scope*/ 55, /*->42025*/
/*41970*/       OPC_RecordChild1, // #0 = $Vn
/*41971*/       OPC_SwitchType /*2 cases */, 24,  MVT::v4i32,// ->41998
/*41974*/         OPC_CheckChild1Type, MVT::v4i16,
/*41976*/         OPC_RecordChild2, // #1 = $Vm
/*41977*/         OPC_CheckChild2Type, MVT::v4i16,
/*41979*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41981*/         OPC_EmitInteger, MVT::i32, 14, 
/*41984*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41987*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 65:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMULLv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 24,  MVT::v2i64,// ->42024
/*42000*/         OPC_CheckChild1Type, MVT::v2i32,
/*42002*/         OPC_RecordChild2, // #1 = $Vm
/*42003*/         OPC_CheckChild2Type, MVT::v2i32,
/*42005*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42007*/         OPC_EmitInteger, MVT::i32, 14, 
/*42010*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42013*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 65:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMULLv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*42025*/     0, /*End of Scope*/
/*42026*/   /*Scope*/ 62|128,2/*318*/, /*->42346*/
/*42028*/     OPC_CheckInteger, 62, 
/*42030*/     OPC_MoveParent,
/*42031*/     OPC_RecordChild1, // #0 = $src1
/*42032*/     OPC_Scope, 77, /*->42111*/ // 4 children in Scope
/*42034*/       OPC_CheckChild1Type, MVT::v4i32,
/*42036*/       OPC_RecordChild2, // #1 = $Vn
/*42037*/       OPC_CheckChild2Type, MVT::v4i16,
/*42039*/       OPC_Scope, 43, /*->42084*/ // 2 children in Scope
/*42041*/         OPC_MoveChild, 3,
/*42043*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42046*/         OPC_RecordChild0, // #2 = $Vm
/*42047*/         OPC_CheckChild0Type, MVT::v4i16,
/*42049*/         OPC_RecordChild1, // #3 = $lane
/*42050*/         OPC_MoveChild, 1,
/*42052*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42055*/         OPC_MoveParent,
/*42056*/         OPC_CheckType, MVT::v4i16,
/*42058*/         OPC_MoveParent,
/*42059*/         OPC_CheckType, MVT::v4i32,
/*42061*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42063*/         OPC_EmitConvertToTarget, 3,
/*42065*/         OPC_EmitInteger, MVT::i32, 14, 
/*42068*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42071*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 62:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*42084*/       /*Scope*/ 25, /*->42110*/
/*42085*/         OPC_RecordChild3, // #2 = $Vm
/*42086*/         OPC_CheckChild3Type, MVT::v4i16,
/*42088*/         OPC_CheckType, MVT::v4i32,
/*42090*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42092*/         OPC_EmitInteger, MVT::i32, 14, 
/*42095*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42098*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 62:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*42110*/       0, /*End of Scope*/
/*42111*/     /*Scope*/ 77, /*->42189*/
/*42112*/       OPC_CheckChild1Type, MVT::v2i64,
/*42114*/       OPC_RecordChild2, // #1 = $Vn
/*42115*/       OPC_CheckChild2Type, MVT::v2i32,
/*42117*/       OPC_Scope, 43, /*->42162*/ // 2 children in Scope
/*42119*/         OPC_MoveChild, 3,
/*42121*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42124*/         OPC_RecordChild0, // #2 = $Vm
/*42125*/         OPC_CheckChild0Type, MVT::v2i32,
/*42127*/         OPC_RecordChild1, // #3 = $lane
/*42128*/         OPC_MoveChild, 1,
/*42130*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42133*/         OPC_MoveParent,
/*42134*/         OPC_CheckType, MVT::v2i32,
/*42136*/         OPC_MoveParent,
/*42137*/         OPC_CheckType, MVT::v2i64,
/*42139*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42141*/         OPC_EmitConvertToTarget, 3,
/*42143*/         OPC_EmitInteger, MVT::i32, 14, 
/*42146*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42149*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 62:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*42162*/       /*Scope*/ 25, /*->42188*/
/*42163*/         OPC_RecordChild3, // #2 = $Vm
/*42164*/         OPC_CheckChild3Type, MVT::v2i32,
/*42166*/         OPC_CheckType, MVT::v2i64,
/*42168*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42170*/         OPC_EmitInteger, MVT::i32, 14, 
/*42173*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42176*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 62:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*42188*/       0, /*End of Scope*/
/*42189*/     /*Scope*/ 77, /*->42267*/
/*42190*/       OPC_CheckChild1Type, MVT::v4i16,
/*42192*/       OPC_RecordChild2, // #1 = $src1
/*42193*/       OPC_CheckChild2Type, MVT::v4i32,
/*42195*/       OPC_Scope, 43, /*->42240*/ // 2 children in Scope
/*42197*/         OPC_MoveChild, 3,
/*42199*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42202*/         OPC_RecordChild0, // #2 = $Vm
/*42203*/         OPC_CheckChild0Type, MVT::v4i16,
/*42205*/         OPC_RecordChild1, // #3 = $lane
/*42206*/         OPC_MoveChild, 1,
/*42208*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42211*/         OPC_MoveParent,
/*42212*/         OPC_CheckType, MVT::v4i16,
/*42214*/         OPC_MoveParent,
/*42215*/         OPC_CheckType, MVT::v4i32,
/*42217*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42219*/         OPC_EmitConvertToTarget, 3,
/*42221*/         OPC_EmitInteger, MVT::i32, 14, 
/*42224*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42227*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 62:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*42240*/       /*Scope*/ 25, /*->42266*/
/*42241*/         OPC_RecordChild3, // #2 = $Vm
/*42242*/         OPC_CheckChild3Type, MVT::v4i16,
/*42244*/         OPC_CheckType, MVT::v4i32,
/*42246*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42248*/         OPC_EmitInteger, MVT::i32, 14, 
/*42251*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42254*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 62:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*42266*/       0, /*End of Scope*/
/*42267*/     /*Scope*/ 77, /*->42345*/
/*42268*/       OPC_CheckChild1Type, MVT::v2i32,
/*42270*/       OPC_RecordChild2, // #1 = $src1
/*42271*/       OPC_CheckChild2Type, MVT::v2i64,
/*42273*/       OPC_Scope, 43, /*->42318*/ // 2 children in Scope
/*42275*/         OPC_MoveChild, 3,
/*42277*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42280*/         OPC_RecordChild0, // #2 = $Vm
/*42281*/         OPC_CheckChild0Type, MVT::v2i32,
/*42283*/         OPC_RecordChild1, // #3 = $lane
/*42284*/         OPC_MoveChild, 1,
/*42286*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42289*/         OPC_MoveParent,
/*42290*/         OPC_CheckType, MVT::v2i32,
/*42292*/         OPC_MoveParent,
/*42293*/         OPC_CheckType, MVT::v2i64,
/*42295*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42297*/         OPC_EmitConvertToTarget, 3,
/*42299*/         OPC_EmitInteger, MVT::i32, 14, 
/*42302*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42305*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 62:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*42318*/       /*Scope*/ 25, /*->42344*/
/*42319*/         OPC_RecordChild3, // #2 = $Vm
/*42320*/         OPC_CheckChild3Type, MVT::v2i32,
/*42322*/         OPC_CheckType, MVT::v2i64,
/*42324*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42326*/         OPC_EmitInteger, MVT::i32, 14, 
/*42329*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42332*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 62:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*42344*/       0, /*End of Scope*/
/*42345*/     0, /*End of Scope*/
/*42346*/   /*Scope*/ 62|128,2/*318*/, /*->42666*/
/*42348*/     OPC_CheckInteger, 63, 
/*42350*/     OPC_MoveParent,
/*42351*/     OPC_RecordChild1, // #0 = $src1
/*42352*/     OPC_Scope, 77, /*->42431*/ // 4 children in Scope
/*42354*/       OPC_CheckChild1Type, MVT::v4i32,
/*42356*/       OPC_RecordChild2, // #1 = $Vn
/*42357*/       OPC_CheckChild2Type, MVT::v4i16,
/*42359*/       OPC_Scope, 43, /*->42404*/ // 2 children in Scope
/*42361*/         OPC_MoveChild, 3,
/*42363*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42366*/         OPC_RecordChild0, // #2 = $Vm
/*42367*/         OPC_CheckChild0Type, MVT::v4i16,
/*42369*/         OPC_RecordChild1, // #3 = $lane
/*42370*/         OPC_MoveChild, 1,
/*42372*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42375*/         OPC_MoveParent,
/*42376*/         OPC_CheckType, MVT::v4i16,
/*42378*/         OPC_MoveParent,
/*42379*/         OPC_CheckType, MVT::v4i32,
/*42381*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42383*/         OPC_EmitConvertToTarget, 3,
/*42385*/         OPC_EmitInteger, MVT::i32, 14, 
/*42388*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42391*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 63:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*42404*/       /*Scope*/ 25, /*->42430*/
/*42405*/         OPC_RecordChild3, // #2 = $Vm
/*42406*/         OPC_CheckChild3Type, MVT::v4i16,
/*42408*/         OPC_CheckType, MVT::v4i32,
/*42410*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42412*/         OPC_EmitInteger, MVT::i32, 14, 
/*42415*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42418*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 63:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*42430*/       0, /*End of Scope*/
/*42431*/     /*Scope*/ 77, /*->42509*/
/*42432*/       OPC_CheckChild1Type, MVT::v2i64,
/*42434*/       OPC_RecordChild2, // #1 = $Vn
/*42435*/       OPC_CheckChild2Type, MVT::v2i32,
/*42437*/       OPC_Scope, 43, /*->42482*/ // 2 children in Scope
/*42439*/         OPC_MoveChild, 3,
/*42441*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42444*/         OPC_RecordChild0, // #2 = $Vm
/*42445*/         OPC_CheckChild0Type, MVT::v2i32,
/*42447*/         OPC_RecordChild1, // #3 = $lane
/*42448*/         OPC_MoveChild, 1,
/*42450*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42453*/         OPC_MoveParent,
/*42454*/         OPC_CheckType, MVT::v2i32,
/*42456*/         OPC_MoveParent,
/*42457*/         OPC_CheckType, MVT::v2i64,
/*42459*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42461*/         OPC_EmitConvertToTarget, 3,
/*42463*/         OPC_EmitInteger, MVT::i32, 14, 
/*42466*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42469*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 63:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*42482*/       /*Scope*/ 25, /*->42508*/
/*42483*/         OPC_RecordChild3, // #2 = $Vm
/*42484*/         OPC_CheckChild3Type, MVT::v2i32,
/*42486*/         OPC_CheckType, MVT::v2i64,
/*42488*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42490*/         OPC_EmitInteger, MVT::i32, 14, 
/*42493*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42496*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 63:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*42508*/       0, /*End of Scope*/
/*42509*/     /*Scope*/ 77, /*->42587*/
/*42510*/       OPC_CheckChild1Type, MVT::v4i16,
/*42512*/       OPC_RecordChild2, // #1 = $src1
/*42513*/       OPC_CheckChild2Type, MVT::v4i32,
/*42515*/       OPC_Scope, 43, /*->42560*/ // 2 children in Scope
/*42517*/         OPC_MoveChild, 3,
/*42519*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42522*/         OPC_RecordChild0, // #2 = $Vm
/*42523*/         OPC_CheckChild0Type, MVT::v4i16,
/*42525*/         OPC_RecordChild1, // #3 = $lane
/*42526*/         OPC_MoveChild, 1,
/*42528*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42531*/         OPC_MoveParent,
/*42532*/         OPC_CheckType, MVT::v4i16,
/*42534*/         OPC_MoveParent,
/*42535*/         OPC_CheckType, MVT::v4i32,
/*42537*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42539*/         OPC_EmitConvertToTarget, 3,
/*42541*/         OPC_EmitInteger, MVT::i32, 14, 
/*42544*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42547*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 63:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*42560*/       /*Scope*/ 25, /*->42586*/
/*42561*/         OPC_RecordChild3, // #2 = $Vm
/*42562*/         OPC_CheckChild3Type, MVT::v4i16,
/*42564*/         OPC_CheckType, MVT::v4i32,
/*42566*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42568*/         OPC_EmitInteger, MVT::i32, 14, 
/*42571*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42574*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 63:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*42586*/       0, /*End of Scope*/
/*42587*/     /*Scope*/ 77, /*->42665*/
/*42588*/       OPC_CheckChild1Type, MVT::v2i32,
/*42590*/       OPC_RecordChild2, // #1 = $src1
/*42591*/       OPC_CheckChild2Type, MVT::v2i64,
/*42593*/       OPC_Scope, 43, /*->42638*/ // 2 children in Scope
/*42595*/         OPC_MoveChild, 3,
/*42597*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42600*/         OPC_RecordChild0, // #2 = $Vm
/*42601*/         OPC_CheckChild0Type, MVT::v2i32,
/*42603*/         OPC_RecordChild1, // #3 = $lane
/*42604*/         OPC_MoveChild, 1,
/*42606*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42609*/         OPC_MoveParent,
/*42610*/         OPC_CheckType, MVT::v2i32,
/*42612*/         OPC_MoveParent,
/*42613*/         OPC_CheckType, MVT::v2i64,
/*42615*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42617*/         OPC_EmitConvertToTarget, 3,
/*42619*/         OPC_EmitInteger, MVT::i32, 14, 
/*42622*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42625*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 63:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*42638*/       /*Scope*/ 25, /*->42664*/
/*42639*/         OPC_RecordChild3, // #2 = $Vm
/*42640*/         OPC_CheckChild3Type, MVT::v2i32,
/*42642*/         OPC_CheckType, MVT::v2i64,
/*42644*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42646*/         OPC_EmitInteger, MVT::i32, 14, 
/*42649*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42652*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 63:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*42664*/       0, /*End of Scope*/
/*42665*/     0, /*End of Scope*/
/*42666*/   /*Scope*/ 72, /*->42739*/
/*42667*/     OPC_CheckInteger, 25, 
/*42669*/     OPC_MoveParent,
/*42670*/     OPC_RecordChild1, // #0 = $Vm
/*42671*/     OPC_Scope, 32, /*->42705*/ // 2 children in Scope
/*42673*/       OPC_CheckChild1Type, MVT::v2f32,
/*42675*/       OPC_RecordChild2, // #1 = $SIMM
/*42676*/       OPC_MoveChild, 2,
/*42678*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42681*/       OPC_MoveParent,
/*42682*/       OPC_CheckType, MVT::v2i32,
/*42684*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42686*/       OPC_EmitConvertToTarget, 1,
/*42688*/       OPC_EmitInteger, MVT::i32, 14, 
/*42691*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42694*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xsd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2i32 25:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xsd:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*42705*/     /*Scope*/ 32, /*->42738*/
/*42706*/       OPC_CheckChild1Type, MVT::v4f32,
/*42708*/       OPC_RecordChild2, // #1 = $SIMM
/*42709*/       OPC_MoveChild, 2,
/*42711*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42714*/       OPC_MoveParent,
/*42715*/       OPC_CheckType, MVT::v4i32,
/*42717*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42719*/       OPC_EmitConvertToTarget, 1,
/*42721*/       OPC_EmitInteger, MVT::i32, 14, 
/*42724*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42727*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xsq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4i32 25:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xsq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*42738*/     0, /*End of Scope*/
/*42739*/   /*Scope*/ 72, /*->42812*/
/*42740*/     OPC_CheckInteger, 26, 
/*42742*/     OPC_MoveParent,
/*42743*/     OPC_RecordChild1, // #0 = $Vm
/*42744*/     OPC_Scope, 32, /*->42778*/ // 2 children in Scope
/*42746*/       OPC_CheckChild1Type, MVT::v2f32,
/*42748*/       OPC_RecordChild2, // #1 = $SIMM
/*42749*/       OPC_MoveChild, 2,
/*42751*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42754*/       OPC_MoveParent,
/*42755*/       OPC_CheckType, MVT::v2i32,
/*42757*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42759*/       OPC_EmitConvertToTarget, 1,
/*42761*/       OPC_EmitInteger, MVT::i32, 14, 
/*42764*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42767*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xud), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2i32 26:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xud:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*42778*/     /*Scope*/ 32, /*->42811*/
/*42779*/       OPC_CheckChild1Type, MVT::v4f32,
/*42781*/       OPC_RecordChild2, // #1 = $SIMM
/*42782*/       OPC_MoveChild, 2,
/*42784*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42787*/       OPC_MoveParent,
/*42788*/       OPC_CheckType, MVT::v4i32,
/*42790*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42792*/       OPC_EmitConvertToTarget, 1,
/*42794*/       OPC_EmitInteger, MVT::i32, 14, 
/*42797*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42800*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xuq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4i32 26:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xuq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*42811*/     0, /*End of Scope*/
/*42812*/   /*Scope*/ 34|128,1/*162*/, /*->42976*/
/*42814*/     OPC_CheckInteger, 31, 
/*42816*/     OPC_MoveParent,
/*42817*/     OPC_RecordChild1, // #0 = $Vn
/*42818*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->42845
/*42821*/       OPC_CheckChild1Type, MVT::v4i16,
/*42823*/       OPC_RecordChild2, // #1 = $Vm
/*42824*/       OPC_CheckChild2Type, MVT::v4i16,
/*42826*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42828*/       OPC_EmitInteger, MVT::i32, 14, 
/*42831*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42834*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 31:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->42871
/*42847*/       OPC_CheckChild1Type, MVT::v2i32,
/*42849*/       OPC_RecordChild2, // #1 = $Vm
/*42850*/       OPC_CheckChild2Type, MVT::v2i32,
/*42852*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42854*/       OPC_EmitInteger, MVT::i32, 14, 
/*42857*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42860*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 31:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->42897
/*42873*/       OPC_CheckChild1Type, MVT::v8i16,
/*42875*/       OPC_RecordChild2, // #1 = $Vm
/*42876*/       OPC_CheckChild2Type, MVT::v8i16,
/*42878*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42880*/       OPC_EmitInteger, MVT::i32, 14, 
/*42883*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42886*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 31:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->42923
/*42899*/       OPC_CheckChild1Type, MVT::v4i32,
/*42901*/       OPC_RecordChild2, // #1 = $Vm
/*42902*/       OPC_CheckChild2Type, MVT::v4i32,
/*42904*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42906*/       OPC_EmitInteger, MVT::i32, 14, 
/*42909*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42912*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 31:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->42949
/*42925*/       OPC_CheckChild1Type, MVT::v8i8,
/*42927*/       OPC_RecordChild2, // #1 = $Vm
/*42928*/       OPC_CheckChild2Type, MVT::v8i8,
/*42930*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42932*/       OPC_EmitInteger, MVT::i32, 14, 
/*42935*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42938*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 31:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->42975
/*42951*/       OPC_CheckChild1Type, MVT::v16i8,
/*42953*/       OPC_RecordChild2, // #1 = $Vm
/*42954*/       OPC_CheckChild2Type, MVT::v16i8,
/*42956*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42958*/       OPC_EmitInteger, MVT::i32, 14, 
/*42961*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42964*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 31:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*42976*/   /*Scope*/ 34|128,1/*162*/, /*->43140*/
/*42978*/     OPC_CheckInteger, 32, 
/*42980*/     OPC_MoveParent,
/*42981*/     OPC_RecordChild1, // #0 = $Vn
/*42982*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->43009
/*42985*/       OPC_CheckChild1Type, MVT::v4i16,
/*42987*/       OPC_RecordChild2, // #1 = $Vm
/*42988*/       OPC_CheckChild2Type, MVT::v4i16,
/*42990*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42992*/       OPC_EmitInteger, MVT::i32, 14, 
/*42995*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42998*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 32:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43035
/*43011*/       OPC_CheckChild1Type, MVT::v2i32,
/*43013*/       OPC_RecordChild2, // #1 = $Vm
/*43014*/       OPC_CheckChild2Type, MVT::v2i32,
/*43016*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43018*/       OPC_EmitInteger, MVT::i32, 14, 
/*43021*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43024*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 32:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->43061
/*43037*/       OPC_CheckChild1Type, MVT::v8i16,
/*43039*/       OPC_RecordChild2, // #1 = $Vm
/*43040*/       OPC_CheckChild2Type, MVT::v8i16,
/*43042*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43044*/       OPC_EmitInteger, MVT::i32, 14, 
/*43047*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43050*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 32:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->43087
/*43063*/       OPC_CheckChild1Type, MVT::v4i32,
/*43065*/       OPC_RecordChild2, // #1 = $Vm
/*43066*/       OPC_CheckChild2Type, MVT::v4i32,
/*43068*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43070*/       OPC_EmitInteger, MVT::i32, 14, 
/*43073*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43076*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 32:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->43113
/*43089*/       OPC_CheckChild1Type, MVT::v8i8,
/*43091*/       OPC_RecordChild2, // #1 = $Vm
/*43092*/       OPC_CheckChild2Type, MVT::v8i8,
/*43094*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43096*/       OPC_EmitInteger, MVT::i32, 14, 
/*43099*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43102*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 32:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->43139
/*43115*/       OPC_CheckChild1Type, MVT::v16i8,
/*43117*/       OPC_RecordChild2, // #1 = $Vm
/*43118*/       OPC_CheckChild2Type, MVT::v16i8,
/*43120*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43122*/       OPC_EmitInteger, MVT::i32, 14, 
/*43125*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43128*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 32:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*43140*/   /*Scope*/ 34|128,1/*162*/, /*->43304*/
/*43142*/     OPC_CheckInteger, 87, 
/*43144*/     OPC_MoveParent,
/*43145*/     OPC_RecordChild1, // #0 = $Vn
/*43146*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->43173
/*43149*/       OPC_CheckChild1Type, MVT::v4i16,
/*43151*/       OPC_RecordChild2, // #1 = $Vm
/*43152*/       OPC_CheckChild2Type, MVT::v4i16,
/*43154*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43156*/       OPC_EmitInteger, MVT::i32, 14, 
/*43159*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43162*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 87:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VRHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43199
/*43175*/       OPC_CheckChild1Type, MVT::v2i32,
/*43177*/       OPC_RecordChild2, // #1 = $Vm
/*43178*/       OPC_CheckChild2Type, MVT::v2i32,
/*43180*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43182*/       OPC_EmitInteger, MVT::i32, 14, 
/*43185*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43188*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 87:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->43225
/*43201*/       OPC_CheckChild1Type, MVT::v8i16,
/*43203*/       OPC_RecordChild2, // #1 = $Vm
/*43204*/       OPC_CheckChild2Type, MVT::v8i16,
/*43206*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43208*/       OPC_EmitInteger, MVT::i32, 14, 
/*43211*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43214*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 87:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->43251
/*43227*/       OPC_CheckChild1Type, MVT::v4i32,
/*43229*/       OPC_RecordChild2, // #1 = $Vm
/*43230*/       OPC_CheckChild2Type, MVT::v4i32,
/*43232*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43234*/       OPC_EmitInteger, MVT::i32, 14, 
/*43237*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43240*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 87:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->43277
/*43253*/       OPC_CheckChild1Type, MVT::v8i8,
/*43255*/       OPC_RecordChild2, // #1 = $Vm
/*43256*/       OPC_CheckChild2Type, MVT::v8i8,
/*43258*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43260*/       OPC_EmitInteger, MVT::i32, 14, 
/*43263*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43266*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 87:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VRHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->43303
/*43279*/       OPC_CheckChild1Type, MVT::v16i8,
/*43281*/       OPC_RecordChild2, // #1 = $Vm
/*43282*/       OPC_CheckChild2Type, MVT::v16i8,
/*43284*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43286*/       OPC_EmitInteger, MVT::i32, 14, 
/*43289*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43292*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 87:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VRHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*43304*/   /*Scope*/ 34|128,1/*162*/, /*->43468*/
/*43306*/     OPC_CheckInteger, 88, 
/*43308*/     OPC_MoveParent,
/*43309*/     OPC_RecordChild1, // #0 = $Vn
/*43310*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->43337
/*43313*/       OPC_CheckChild1Type, MVT::v4i16,
/*43315*/       OPC_RecordChild2, // #1 = $Vm
/*43316*/       OPC_CheckChild2Type, MVT::v4i16,
/*43318*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43320*/       OPC_EmitInteger, MVT::i32, 14, 
/*43323*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43326*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 88:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VRHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43363
/*43339*/       OPC_CheckChild1Type, MVT::v2i32,
/*43341*/       OPC_RecordChild2, // #1 = $Vm
/*43342*/       OPC_CheckChild2Type, MVT::v2i32,
/*43344*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43346*/       OPC_EmitInteger, MVT::i32, 14, 
/*43349*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43352*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 88:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->43389
/*43365*/       OPC_CheckChild1Type, MVT::v8i16,
/*43367*/       OPC_RecordChild2, // #1 = $Vm
/*43368*/       OPC_CheckChild2Type, MVT::v8i16,
/*43370*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43372*/       OPC_EmitInteger, MVT::i32, 14, 
/*43375*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43378*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 88:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->43415
/*43391*/       OPC_CheckChild1Type, MVT::v4i32,
/*43393*/       OPC_RecordChild2, // #1 = $Vm
/*43394*/       OPC_CheckChild2Type, MVT::v4i32,
/*43396*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43398*/       OPC_EmitInteger, MVT::i32, 14, 
/*43401*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43404*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 88:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->43441
/*43417*/       OPC_CheckChild1Type, MVT::v8i8,
/*43419*/       OPC_RecordChild2, // #1 = $Vm
/*43420*/       OPC_CheckChild2Type, MVT::v8i8,
/*43422*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43424*/       OPC_EmitInteger, MVT::i32, 14, 
/*43427*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43430*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 88:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VRHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->43467
/*43443*/       OPC_CheckChild1Type, MVT::v16i8,
/*43445*/       OPC_RecordChild2, // #1 = $Vm
/*43446*/       OPC_CheckChild2Type, MVT::v16i8,
/*43448*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43450*/       OPC_EmitInteger, MVT::i32, 14, 
/*43453*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43456*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 88:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VRHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*43468*/   /*Scope*/ 86|128,1/*214*/, /*->43684*/
/*43470*/     OPC_CheckInteger, 60, 
/*43472*/     OPC_MoveParent,
/*43473*/     OPC_RecordChild1, // #0 = $Vn
/*43474*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->43501
/*43477*/       OPC_CheckChild1Type, MVT::v4i16,
/*43479*/       OPC_RecordChild2, // #1 = $Vm
/*43480*/       OPC_CheckChild2Type, MVT::v4i16,
/*43482*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43484*/       OPC_EmitInteger, MVT::i32, 14, 
/*43487*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43490*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 60:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43527
/*43503*/       OPC_CheckChild1Type, MVT::v2i32,
/*43505*/       OPC_RecordChild2, // #1 = $Vm
/*43506*/       OPC_CheckChild2Type, MVT::v2i32,
/*43508*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43510*/       OPC_EmitInteger, MVT::i32, 14, 
/*43513*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43516*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 60:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->43553
/*43529*/       OPC_CheckChild1Type, MVT::v8i16,
/*43531*/       OPC_RecordChild2, // #1 = $Vm
/*43532*/       OPC_CheckChild2Type, MVT::v8i16,
/*43534*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43536*/       OPC_EmitInteger, MVT::i32, 14, 
/*43539*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43542*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 60:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->43579
/*43555*/       OPC_CheckChild1Type, MVT::v4i32,
/*43557*/       OPC_RecordChild2, // #1 = $Vm
/*43558*/       OPC_CheckChild2Type, MVT::v4i32,
/*43560*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43562*/       OPC_EmitInteger, MVT::i32, 14, 
/*43565*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43568*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 60:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->43605
/*43581*/       OPC_CheckChild1Type, MVT::v8i8,
/*43583*/       OPC_RecordChild2, // #1 = $Vm
/*43584*/       OPC_CheckChild2Type, MVT::v8i8,
/*43586*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43588*/       OPC_EmitInteger, MVT::i32, 14, 
/*43591*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43594*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 60:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->43631
/*43607*/       OPC_CheckChild1Type, MVT::v16i8,
/*43609*/       OPC_RecordChild2, // #1 = $Vm
/*43610*/       OPC_CheckChild2Type, MVT::v16i8,
/*43612*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43614*/       OPC_EmitInteger, MVT::i32, 14, 
/*43617*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43620*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 60:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->43657
/*43633*/       OPC_CheckChild1Type, MVT::v1i64,
/*43635*/       OPC_RecordChild2, // #1 = $Vm
/*43636*/       OPC_CheckChild2Type, MVT::v1i64,
/*43638*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43640*/       OPC_EmitInteger, MVT::i32, 14, 
/*43643*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43646*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 60:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQADDsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->43683
/*43659*/       OPC_CheckChild1Type, MVT::v2i64,
/*43661*/       OPC_RecordChild2, // #1 = $Vm
/*43662*/       OPC_CheckChild2Type, MVT::v2i64,
/*43664*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43666*/       OPC_EmitInteger, MVT::i32, 14, 
/*43669*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43672*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 60:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQADDsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*43684*/   /*Scope*/ 86|128,1/*214*/, /*->43900*/
/*43686*/     OPC_CheckInteger, 61, 
/*43688*/     OPC_MoveParent,
/*43689*/     OPC_RecordChild1, // #0 = $Vn
/*43690*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->43717
/*43693*/       OPC_CheckChild1Type, MVT::v4i16,
/*43695*/       OPC_RecordChild2, // #1 = $Vm
/*43696*/       OPC_CheckChild2Type, MVT::v4i16,
/*43698*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43700*/       OPC_EmitInteger, MVT::i32, 14, 
/*43703*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43706*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 61:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43743
/*43719*/       OPC_CheckChild1Type, MVT::v2i32,
/*43721*/       OPC_RecordChild2, // #1 = $Vm
/*43722*/       OPC_CheckChild2Type, MVT::v2i32,
/*43724*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43726*/       OPC_EmitInteger, MVT::i32, 14, 
/*43729*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43732*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 61:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->43769
/*43745*/       OPC_CheckChild1Type, MVT::v8i16,
/*43747*/       OPC_RecordChild2, // #1 = $Vm
/*43748*/       OPC_CheckChild2Type, MVT::v8i16,
/*43750*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43752*/       OPC_EmitInteger, MVT::i32, 14, 
/*43755*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43758*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 61:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->43795
/*43771*/       OPC_CheckChild1Type, MVT::v4i32,
/*43773*/       OPC_RecordChild2, // #1 = $Vm
/*43774*/       OPC_CheckChild2Type, MVT::v4i32,
/*43776*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43778*/       OPC_EmitInteger, MVT::i32, 14, 
/*43781*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43784*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 61:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->43821
/*43797*/       OPC_CheckChild1Type, MVT::v8i8,
/*43799*/       OPC_RecordChild2, // #1 = $Vm
/*43800*/       OPC_CheckChild2Type, MVT::v8i8,
/*43802*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43804*/       OPC_EmitInteger, MVT::i32, 14, 
/*43807*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43810*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 61:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->43847
/*43823*/       OPC_CheckChild1Type, MVT::v16i8,
/*43825*/       OPC_RecordChild2, // #1 = $Vm
/*43826*/       OPC_CheckChild2Type, MVT::v16i8,
/*43828*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43830*/       OPC_EmitInteger, MVT::i32, 14, 
/*43833*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43836*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 61:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->43873
/*43849*/       OPC_CheckChild1Type, MVT::v1i64,
/*43851*/       OPC_RecordChild2, // #1 = $Vm
/*43852*/       OPC_CheckChild2Type, MVT::v1i64,
/*43854*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43856*/       OPC_EmitInteger, MVT::i32, 14, 
/*43859*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43862*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 61:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQADDuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->43899
/*43875*/       OPC_CheckChild1Type, MVT::v2i64,
/*43877*/       OPC_RecordChild2, // #1 = $Vm
/*43878*/       OPC_CheckChild2Type, MVT::v2i64,
/*43880*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43882*/       OPC_EmitInteger, MVT::i32, 14, 
/*43885*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43888*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 61:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQADDuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*43900*/   /*Scope*/ 84, /*->43985*/
/*43901*/     OPC_CheckInteger, 20, 
/*43903*/     OPC_MoveParent,
/*43904*/     OPC_RecordChild1, // #0 = $Vn
/*43905*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->43932
/*43908*/       OPC_CheckChild1Type, MVT::v8i16,
/*43910*/       OPC_RecordChild2, // #1 = $Vm
/*43911*/       OPC_CheckChild2Type, MVT::v8i16,
/*43913*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43915*/       OPC_EmitInteger, MVT::i32, 14, 
/*43918*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43921*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 20:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->43958
/*43934*/       OPC_CheckChild1Type, MVT::v4i32,
/*43936*/       OPC_RecordChild2, // #1 = $Vm
/*43937*/       OPC_CheckChild2Type, MVT::v4i32,
/*43939*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43941*/       OPC_EmitInteger, MVT::i32, 14, 
/*43944*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43947*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 20:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43984
/*43960*/       OPC_CheckChild1Type, MVT::v2i64,
/*43962*/       OPC_RecordChild2, // #1 = $Vm
/*43963*/       OPC_CheckChild2Type, MVT::v2i64,
/*43965*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43967*/       OPC_EmitInteger, MVT::i32, 14, 
/*43970*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43973*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 20:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*43985*/   /*Scope*/ 84, /*->44070*/
/*43986*/     OPC_CheckInteger, 84, 
/*43988*/     OPC_MoveParent,
/*43989*/     OPC_RecordChild1, // #0 = $Vn
/*43990*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->44017
/*43993*/       OPC_CheckChild1Type, MVT::v8i16,
/*43995*/       OPC_RecordChild2, // #1 = $Vm
/*43996*/       OPC_CheckChild2Type, MVT::v8i16,
/*43998*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44000*/       OPC_EmitInteger, MVT::i32, 14, 
/*44003*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44006*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 84:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->44043
/*44019*/       OPC_CheckChild1Type, MVT::v4i32,
/*44021*/       OPC_RecordChild2, // #1 = $Vm
/*44022*/       OPC_CheckChild2Type, MVT::v4i32,
/*44024*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44026*/       OPC_EmitInteger, MVT::i32, 14, 
/*44029*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44032*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 84:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44069
/*44045*/       OPC_CheckChild1Type, MVT::v2i64,
/*44047*/       OPC_RecordChild2, // #1 = $Vm
/*44048*/       OPC_CheckChild2Type, MVT::v2i64,
/*44050*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44052*/       OPC_EmitInteger, MVT::i32, 14, 
/*44055*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44058*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 84:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VRADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*44070*/   /*Scope*/ 58, /*->44129*/
/*44071*/     OPC_CheckInteger, 49, 
/*44073*/     OPC_MoveParent,
/*44074*/     OPC_RecordChild1, // #0 = $Vn
/*44075*/     OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->44102
/*44078*/       OPC_CheckChild1Type, MVT::v8i8,
/*44080*/       OPC_RecordChild2, // #1 = $Vm
/*44081*/       OPC_CheckChild2Type, MVT::v8i8,
/*44083*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44085*/       OPC_EmitInteger, MVT::i32, 14, 
/*44088*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44091*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULpd), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 49:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMULpd:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44128
/*44104*/       OPC_CheckChild1Type, MVT::v16i8,
/*44106*/       OPC_RecordChild2, // #1 = $Vm
/*44107*/       OPC_CheckChild2Type, MVT::v16i8,
/*44109*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44111*/       OPC_EmitInteger, MVT::i32, 14, 
/*44114*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44117*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULpq), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 49:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMULpq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*44129*/   /*Scope*/ 30, /*->44160*/
/*44130*/     OPC_CheckInteger, 46, 
/*44132*/     OPC_MoveParent,
/*44133*/     OPC_RecordChild1, // #0 = $Vn
/*44134*/     OPC_CheckChild1Type, MVT::v8i8,
/*44136*/     OPC_RecordChild2, // #1 = $Vm
/*44137*/     OPC_CheckChild2Type, MVT::v8i8,
/*44139*/     OPC_CheckType, MVT::v8i16,
/*44141*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44143*/     OPC_EmitInteger, MVT::i32, 14, 
/*44146*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44149*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLp), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v8i16 46:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
              // Dst: (VMULLp:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*44160*/   /*Scope*/ 34|128,1/*162*/, /*->44324*/
/*44162*/     OPC_CheckInteger, 33, 
/*44164*/     OPC_MoveParent,
/*44165*/     OPC_RecordChild1, // #0 = $Vn
/*44166*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->44193
/*44169*/       OPC_CheckChild1Type, MVT::v4i16,
/*44171*/       OPC_RecordChild2, // #1 = $Vm
/*44172*/       OPC_CheckChild2Type, MVT::v4i16,
/*44174*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44176*/       OPC_EmitInteger, MVT::i32, 14, 
/*44179*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44182*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 33:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44219
/*44195*/       OPC_CheckChild1Type, MVT::v2i32,
/*44197*/       OPC_RecordChild2, // #1 = $Vm
/*44198*/       OPC_CheckChild2Type, MVT::v2i32,
/*44200*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44202*/       OPC_EmitInteger, MVT::i32, 14, 
/*44205*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44208*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 33:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->44245
/*44221*/       OPC_CheckChild1Type, MVT::v8i16,
/*44223*/       OPC_RecordChild2, // #1 = $Vm
/*44224*/       OPC_CheckChild2Type, MVT::v8i16,
/*44226*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44228*/       OPC_EmitInteger, MVT::i32, 14, 
/*44231*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44234*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 33:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->44271
/*44247*/       OPC_CheckChild1Type, MVT::v4i32,
/*44249*/       OPC_RecordChild2, // #1 = $Vm
/*44250*/       OPC_CheckChild2Type, MVT::v4i32,
/*44252*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44254*/       OPC_EmitInteger, MVT::i32, 14, 
/*44257*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44260*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 33:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->44297
/*44273*/       OPC_CheckChild1Type, MVT::v8i8,
/*44275*/       OPC_RecordChild2, // #1 = $Vm
/*44276*/       OPC_CheckChild2Type, MVT::v8i8,
/*44278*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44280*/       OPC_EmitInteger, MVT::i32, 14, 
/*44283*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44286*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 33:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44323
/*44299*/       OPC_CheckChild1Type, MVT::v16i8,
/*44301*/       OPC_RecordChild2, // #1 = $Vm
/*44302*/       OPC_CheckChild2Type, MVT::v16i8,
/*44304*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44306*/       OPC_EmitInteger, MVT::i32, 14, 
/*44309*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44312*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 33:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*44324*/   /*Scope*/ 34|128,1/*162*/, /*->44488*/
/*44326*/     OPC_CheckInteger, 34, 
/*44328*/     OPC_MoveParent,
/*44329*/     OPC_RecordChild1, // #0 = $Vn
/*44330*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->44357
/*44333*/       OPC_CheckChild1Type, MVT::v4i16,
/*44335*/       OPC_RecordChild2, // #1 = $Vm
/*44336*/       OPC_CheckChild2Type, MVT::v4i16,
/*44338*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44340*/       OPC_EmitInteger, MVT::i32, 14, 
/*44343*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44346*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 34:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44383
/*44359*/       OPC_CheckChild1Type, MVT::v2i32,
/*44361*/       OPC_RecordChild2, // #1 = $Vm
/*44362*/       OPC_CheckChild2Type, MVT::v2i32,
/*44364*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44366*/       OPC_EmitInteger, MVT::i32, 14, 
/*44369*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44372*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 34:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->44409
/*44385*/       OPC_CheckChild1Type, MVT::v8i16,
/*44387*/       OPC_RecordChild2, // #1 = $Vm
/*44388*/       OPC_CheckChild2Type, MVT::v8i16,
/*44390*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44392*/       OPC_EmitInteger, MVT::i32, 14, 
/*44395*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44398*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 34:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->44435
/*44411*/       OPC_CheckChild1Type, MVT::v4i32,
/*44413*/       OPC_RecordChild2, // #1 = $Vm
/*44414*/       OPC_CheckChild2Type, MVT::v4i32,
/*44416*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44418*/       OPC_EmitInteger, MVT::i32, 14, 
/*44421*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44424*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 34:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->44461
/*44437*/       OPC_CheckChild1Type, MVT::v8i8,
/*44439*/       OPC_RecordChild2, // #1 = $Vm
/*44440*/       OPC_CheckChild2Type, MVT::v8i8,
/*44442*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44444*/       OPC_EmitInteger, MVT::i32, 14, 
/*44447*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44450*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 34:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44487
/*44463*/       OPC_CheckChild1Type, MVT::v16i8,
/*44465*/       OPC_RecordChild2, // #1 = $Vm
/*44466*/       OPC_CheckChild2Type, MVT::v16i8,
/*44468*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44470*/       OPC_EmitInteger, MVT::i32, 14, 
/*44473*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44476*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 34:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*44488*/   /*Scope*/ 86|128,1/*214*/, /*->44704*/
/*44490*/     OPC_CheckInteger, 82, 
/*44492*/     OPC_MoveParent,
/*44493*/     OPC_RecordChild1, // #0 = $Vn
/*44494*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->44521
/*44497*/       OPC_CheckChild1Type, MVT::v4i16,
/*44499*/       OPC_RecordChild2, // #1 = $Vm
/*44500*/       OPC_CheckChild2Type, MVT::v4i16,
/*44502*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44504*/       OPC_EmitInteger, MVT::i32, 14, 
/*44507*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44510*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 82:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44547
/*44523*/       OPC_CheckChild1Type, MVT::v2i32,
/*44525*/       OPC_RecordChild2, // #1 = $Vm
/*44526*/       OPC_CheckChild2Type, MVT::v2i32,
/*44528*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44530*/       OPC_EmitInteger, MVT::i32, 14, 
/*44533*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44536*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 82:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->44573
/*44549*/       OPC_CheckChild1Type, MVT::v8i16,
/*44551*/       OPC_RecordChild2, // #1 = $Vm
/*44552*/       OPC_CheckChild2Type, MVT::v8i16,
/*44554*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44556*/       OPC_EmitInteger, MVT::i32, 14, 
/*44559*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44562*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 82:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->44599
/*44575*/       OPC_CheckChild1Type, MVT::v4i32,
/*44577*/       OPC_RecordChild2, // #1 = $Vm
/*44578*/       OPC_CheckChild2Type, MVT::v4i32,
/*44580*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44582*/       OPC_EmitInteger, MVT::i32, 14, 
/*44585*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44588*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 82:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->44625
/*44601*/       OPC_CheckChild1Type, MVT::v8i8,
/*44603*/       OPC_RecordChild2, // #1 = $Vm
/*44604*/       OPC_CheckChild2Type, MVT::v8i8,
/*44606*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44608*/       OPC_EmitInteger, MVT::i32, 14, 
/*44611*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44614*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 82:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44651
/*44627*/       OPC_CheckChild1Type, MVT::v16i8,
/*44629*/       OPC_RecordChild2, // #1 = $Vm
/*44630*/       OPC_CheckChild2Type, MVT::v16i8,
/*44632*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44634*/       OPC_EmitInteger, MVT::i32, 14, 
/*44637*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44640*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 82:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->44677
/*44653*/       OPC_CheckChild1Type, MVT::v1i64,
/*44655*/       OPC_RecordChild2, // #1 = $Vm
/*44656*/       OPC_CheckChild2Type, MVT::v1i64,
/*44658*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44660*/       OPC_EmitInteger, MVT::i32, 14, 
/*44663*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44666*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 82:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQSUBsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->44703
/*44679*/       OPC_CheckChild1Type, MVT::v2i64,
/*44681*/       OPC_RecordChild2, // #1 = $Vm
/*44682*/       OPC_CheckChild2Type, MVT::v2i64,
/*44684*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44686*/       OPC_EmitInteger, MVT::i32, 14, 
/*44689*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44692*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 82:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQSUBsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*44704*/   /*Scope*/ 86|128,1/*214*/, /*->44920*/
/*44706*/     OPC_CheckInteger, 83, 
/*44708*/     OPC_MoveParent,
/*44709*/     OPC_RecordChild1, // #0 = $Vn
/*44710*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->44737
/*44713*/       OPC_CheckChild1Type, MVT::v4i16,
/*44715*/       OPC_RecordChild2, // #1 = $Vm
/*44716*/       OPC_CheckChild2Type, MVT::v4i16,
/*44718*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44720*/       OPC_EmitInteger, MVT::i32, 14, 
/*44723*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44726*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 83:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44763
/*44739*/       OPC_CheckChild1Type, MVT::v2i32,
/*44741*/       OPC_RecordChild2, // #1 = $Vm
/*44742*/       OPC_CheckChild2Type, MVT::v2i32,
/*44744*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44746*/       OPC_EmitInteger, MVT::i32, 14, 
/*44749*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44752*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 83:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->44789
/*44765*/       OPC_CheckChild1Type, MVT::v8i16,
/*44767*/       OPC_RecordChild2, // #1 = $Vm
/*44768*/       OPC_CheckChild2Type, MVT::v8i16,
/*44770*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44772*/       OPC_EmitInteger, MVT::i32, 14, 
/*44775*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44778*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 83:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->44815
/*44791*/       OPC_CheckChild1Type, MVT::v4i32,
/*44793*/       OPC_RecordChild2, // #1 = $Vm
/*44794*/       OPC_CheckChild2Type, MVT::v4i32,
/*44796*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44798*/       OPC_EmitInteger, MVT::i32, 14, 
/*44801*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44804*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 83:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->44841
/*44817*/       OPC_CheckChild1Type, MVT::v8i8,
/*44819*/       OPC_RecordChild2, // #1 = $Vm
/*44820*/       OPC_CheckChild2Type, MVT::v8i8,
/*44822*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44824*/       OPC_EmitInteger, MVT::i32, 14, 
/*44827*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44830*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 83:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44867
/*44843*/       OPC_CheckChild1Type, MVT::v16i8,
/*44845*/       OPC_RecordChild2, // #1 = $Vm
/*44846*/       OPC_CheckChild2Type, MVT::v16i8,
/*44848*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44850*/       OPC_EmitInteger, MVT::i32, 14, 
/*44853*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44856*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 83:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->44893
/*44869*/       OPC_CheckChild1Type, MVT::v1i64,
/*44871*/       OPC_RecordChild2, // #1 = $Vm
/*44872*/       OPC_CheckChild2Type, MVT::v1i64,
/*44874*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44876*/       OPC_EmitInteger, MVT::i32, 14, 
/*44879*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44882*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 83:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQSUBuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->44919
/*44895*/       OPC_CheckChild1Type, MVT::v2i64,
/*44897*/       OPC_RecordChild2, // #1 = $Vm
/*44898*/       OPC_CheckChild2Type, MVT::v2i64,
/*44900*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44902*/       OPC_EmitInteger, MVT::i32, 14, 
/*44905*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44908*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 83:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQSUBuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*44920*/   /*Scope*/ 84, /*->45005*/
/*44921*/     OPC_CheckInteger, 108, 
/*44923*/     OPC_MoveParent,
/*44924*/     OPC_RecordChild1, // #0 = $Vn
/*44925*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->44952
/*44928*/       OPC_CheckChild1Type, MVT::v8i16,
/*44930*/       OPC_RecordChild2, // #1 = $Vm
/*44931*/       OPC_CheckChild2Type, MVT::v8i16,
/*44933*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44935*/       OPC_EmitInteger, MVT::i32, 14, 
/*44938*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44941*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 108:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->44978
/*44954*/       OPC_CheckChild1Type, MVT::v4i32,
/*44956*/       OPC_RecordChild2, // #1 = $Vm
/*44957*/       OPC_CheckChild2Type, MVT::v4i32,
/*44959*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44961*/       OPC_EmitInteger, MVT::i32, 14, 
/*44964*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44967*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 108:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45004
/*44980*/       OPC_CheckChild1Type, MVT::v2i64,
/*44982*/       OPC_RecordChild2, // #1 = $Vm
/*44983*/       OPC_CheckChild2Type, MVT::v2i64,
/*44985*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44987*/       OPC_EmitInteger, MVT::i32, 14, 
/*44990*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44993*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 108:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*45005*/   /*Scope*/ 84, /*->45090*/
/*45006*/     OPC_CheckInteger, 94, 
/*45008*/     OPC_MoveParent,
/*45009*/     OPC_RecordChild1, // #0 = $Vn
/*45010*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->45037
/*45013*/       OPC_CheckChild1Type, MVT::v8i16,
/*45015*/       OPC_RecordChild2, // #1 = $Vm
/*45016*/       OPC_CheckChild2Type, MVT::v8i16,
/*45018*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45020*/       OPC_EmitInteger, MVT::i32, 14, 
/*45023*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45026*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 94:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->45063
/*45039*/       OPC_CheckChild1Type, MVT::v4i32,
/*45041*/       OPC_RecordChild2, // #1 = $Vm
/*45042*/       OPC_CheckChild2Type, MVT::v4i32,
/*45044*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45046*/       OPC_EmitInteger, MVT::i32, 14, 
/*45049*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45052*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 94:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45089
/*45065*/       OPC_CheckChild1Type, MVT::v2i64,
/*45067*/       OPC_RecordChild2, // #1 = $Vm
/*45068*/       OPC_CheckChild2Type, MVT::v2i64,
/*45070*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45072*/       OPC_EmitInteger, MVT::i32, 14, 
/*45075*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45078*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 94:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VRSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*45090*/   /*Scope*/ 24, /*->45115*/
/*45091*/     OPC_CheckInteger, 16, 
/*45093*/     OPC_MoveParent,
/*45094*/     OPC_RecordChild1, // #0 = $Vn
/*45095*/     OPC_RecordChild2, // #1 = $Vm
/*45096*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45098*/     OPC_EmitInteger, MVT::i32, 14, 
/*45101*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45104*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEd), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v2i32 16:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
              // Dst: (VACGEd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*45115*/   /*Scope*/ 24, /*->45140*/
/*45116*/     OPC_CheckInteger, 17, 
/*45118*/     OPC_MoveParent,
/*45119*/     OPC_RecordChild1, // #0 = $Vn
/*45120*/     OPC_RecordChild2, // #1 = $Vm
/*45121*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45123*/     OPC_EmitInteger, MVT::i32, 14, 
/*45126*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45129*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v4i32 17:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
              // Dst: (VACGEq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*45140*/   /*Scope*/ 24, /*->45165*/
/*45141*/     OPC_CheckInteger, 18, 
/*45143*/     OPC_MoveParent,
/*45144*/     OPC_RecordChild1, // #0 = $Vn
/*45145*/     OPC_RecordChild2, // #1 = $Vm
/*45146*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45148*/     OPC_EmitInteger, MVT::i32, 14, 
/*45151*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45154*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGTd), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v2i32 18:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
              // Dst: (VACGTd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*45165*/   /*Scope*/ 24, /*->45190*/
/*45166*/     OPC_CheckInteger, 19, 
/*45168*/     OPC_MoveParent,
/*45169*/     OPC_RecordChild1, // #0 = $Vn
/*45170*/     OPC_RecordChild2, // #1 = $Vm
/*45171*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45173*/     OPC_EmitInteger, MVT::i32, 14, 
/*45176*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45179*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGTq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v4i32 19:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
              // Dst: (VACGTq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*45190*/   /*Scope*/ 50|128,2/*306*/, /*->45498*/
/*45192*/     OPC_CheckInteger, 21, 
/*45194*/     OPC_MoveParent,
/*45195*/     OPC_RecordChild1, // #0 = $src1
/*45196*/     OPC_SwitchType /*10 cases */, 28,  MVT::v8i8,// ->45227
/*45199*/       OPC_CheckChild1Type, MVT::v8i8,
/*45201*/       OPC_RecordChild2, // #1 = $Vn
/*45202*/       OPC_CheckChild2Type, MVT::v8i8,
/*45204*/       OPC_RecordChild3, // #2 = $Vm
/*45205*/       OPC_CheckChild3Type, MVT::v8i8,
/*45207*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45209*/       OPC_EmitInteger, MVT::i32, 14, 
/*45212*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45215*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v8i8 21:iPTR, DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VBSLd:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 28,  MVT::v4i16,// ->45257
/*45229*/       OPC_CheckChild1Type, MVT::v4i16,
/*45231*/       OPC_RecordChild2, // #1 = $Vn
/*45232*/       OPC_CheckChild2Type, MVT::v4i16,
/*45234*/       OPC_RecordChild3, // #2 = $Vm
/*45235*/       OPC_CheckChild3Type, MVT::v4i16,
/*45237*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45239*/       OPC_EmitInteger, MVT::i32, 14, 
/*45242*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45245*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4i16 21:iPTR, DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VBSLd:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 28,  MVT::v2i32,// ->45287
/*45259*/       OPC_CheckChild1Type, MVT::v2i32,
/*45261*/       OPC_RecordChild2, // #1 = $Vn
/*45262*/       OPC_CheckChild2Type, MVT::v2i32,
/*45264*/       OPC_RecordChild3, // #2 = $Vm
/*45265*/       OPC_CheckChild3Type, MVT::v2i32,
/*45267*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45269*/       OPC_EmitInteger, MVT::i32, 14, 
/*45272*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45275*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2i32 21:iPTR, DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 28,  MVT::v1i64,// ->45317
/*45289*/       OPC_CheckChild1Type, MVT::v1i64,
/*45291*/       OPC_RecordChild2, // #1 = $Vn
/*45292*/       OPC_CheckChild2Type, MVT::v1i64,
/*45294*/       OPC_RecordChild3, // #2 = $Vm
/*45295*/       OPC_CheckChild3Type, MVT::v1i64,
/*45297*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45299*/       OPC_EmitInteger, MVT::i32, 14, 
/*45302*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45305*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                    1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v1i64 21:iPTR, DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VBSLd:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 28,  MVT::v16i8,// ->45347
/*45319*/       OPC_CheckChild1Type, MVT::v16i8,
/*45321*/       OPC_RecordChild2, // #1 = $Vn
/*45322*/       OPC_CheckChild2Type, MVT::v16i8,
/*45324*/       OPC_RecordChild3, // #2 = $Vm
/*45325*/       OPC_CheckChild3Type, MVT::v16i8,
/*45327*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45329*/       OPC_EmitInteger, MVT::i32, 14, 
/*45332*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45335*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                    1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v16i8 21:iPTR, QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VBSLq:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 28,  MVT::v8i16,// ->45377
/*45349*/       OPC_CheckChild1Type, MVT::v8i16,
/*45351*/       OPC_RecordChild2, // #1 = $Vn
/*45352*/       OPC_CheckChild2Type, MVT::v8i16,
/*45354*/       OPC_RecordChild3, // #2 = $Vm
/*45355*/       OPC_CheckChild3Type, MVT::v8i16,
/*45357*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45359*/       OPC_EmitInteger, MVT::i32, 14, 
/*45362*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45365*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v8i16 21:iPTR, QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VBSLq:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 28,  MVT::v4i32,// ->45407
/*45379*/       OPC_CheckChild1Type, MVT::v4i32,
/*45381*/       OPC_RecordChild2, // #1 = $Vn
/*45382*/       OPC_CheckChild2Type, MVT::v4i32,
/*45384*/       OPC_RecordChild3, // #2 = $Vm
/*45385*/       OPC_CheckChild3Type, MVT::v4i32,
/*45387*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45389*/       OPC_EmitInteger, MVT::i32, 14, 
/*45392*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45395*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4i32 21:iPTR, QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 28,  MVT::v2i64,// ->45437
/*45409*/       OPC_CheckChild1Type, MVT::v2i64,
/*45411*/       OPC_RecordChild2, // #1 = $Vn
/*45412*/       OPC_CheckChild2Type, MVT::v2i64,
/*45414*/       OPC_RecordChild3, // #2 = $Vm
/*45415*/       OPC_CheckChild3Type, MVT::v2i64,
/*45417*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45419*/       OPC_EmitInteger, MVT::i32, 14, 
/*45422*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45425*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2i64 21:iPTR, QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VBSLq:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              /*SwitchType*/ 28,  MVT::v2f32,// ->45467
/*45439*/       OPC_CheckChild1Type, MVT::v2f32,
/*45441*/       OPC_RecordChild2, // #1 = $Vn
/*45442*/       OPC_CheckChild2Type, MVT::v2f32,
/*45444*/       OPC_RecordChild3, // #2 = $Vm
/*45445*/       OPC_CheckChild3Type, MVT::v2f32,
/*45447*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45449*/       OPC_EmitInteger, MVT::i32, 14, 
/*45452*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45455*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2f32 21:iPTR, DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VBSLd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 28,  MVT::v4f32,// ->45497
/*45469*/       OPC_CheckChild1Type, MVT::v4f32,
/*45471*/       OPC_RecordChild2, // #1 = $Vn
/*45472*/       OPC_CheckChild2Type, MVT::v4f32,
/*45474*/       OPC_RecordChild3, // #2 = $Vm
/*45475*/       OPC_CheckChild3Type, MVT::v4f32,
/*45477*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45479*/       OPC_EmitInteger, MVT::i32, 14, 
/*45482*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45485*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 21:iPTR, QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VBSLq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*45498*/   /*Scope*/ 86|128,1/*214*/, /*->45714*/
/*45500*/     OPC_CheckInteger, 13, 
/*45502*/     OPC_MoveParent,
/*45503*/     OPC_RecordChild1, // #0 = $Vn
/*45504*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->45531
/*45507*/       OPC_CheckChild1Type, MVT::v4i16,
/*45509*/       OPC_RecordChild2, // #1 = $Vm
/*45510*/       OPC_CheckChild2Type, MVT::v4i16,
/*45512*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45514*/       OPC_EmitInteger, MVT::i32, 14, 
/*45517*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45520*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 13:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VABDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45557
/*45533*/       OPC_CheckChild1Type, MVT::v2i32,
/*45535*/       OPC_RecordChild2, // #1 = $Vm
/*45536*/       OPC_CheckChild2Type, MVT::v2i32,
/*45538*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45540*/       OPC_EmitInteger, MVT::i32, 14, 
/*45543*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45546*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 13:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VABDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->45583
/*45559*/       OPC_CheckChild1Type, MVT::v8i16,
/*45561*/       OPC_RecordChild2, // #1 = $Vm
/*45562*/       OPC_CheckChild2Type, MVT::v8i16,
/*45564*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45566*/       OPC_EmitInteger, MVT::i32, 14, 
/*45569*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45572*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 13:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VABDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->45609
/*45585*/       OPC_CheckChild1Type, MVT::v4i32,
/*45587*/       OPC_RecordChild2, // #1 = $Vm
/*45588*/       OPC_CheckChild2Type, MVT::v4i32,
/*45590*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45592*/       OPC_EmitInteger, MVT::i32, 14, 
/*45595*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45598*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 13:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VABDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->45635
/*45611*/       OPC_CheckChild1Type, MVT::v8i8,
/*45613*/       OPC_RecordChild2, // #1 = $Vm
/*45614*/       OPC_CheckChild2Type, MVT::v8i8,
/*45616*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45618*/       OPC_EmitInteger, MVT::i32, 14, 
/*45621*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45624*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 13:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VABDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->45661
/*45637*/       OPC_CheckChild1Type, MVT::v16i8,
/*45639*/       OPC_RecordChild2, // #1 = $Vm
/*45640*/       OPC_CheckChild2Type, MVT::v16i8,
/*45642*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45644*/       OPC_EmitInteger, MVT::i32, 14, 
/*45647*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45650*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 13:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VABDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->45687
/*45663*/       OPC_CheckChild1Type, MVT::v2f32,
/*45665*/       OPC_RecordChild2, // #1 = $Vm
/*45666*/       OPC_CheckChild2Type, MVT::v2f32,
/*45668*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45670*/       OPC_EmitInteger, MVT::i32, 14, 
/*45673*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45676*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 13:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VABDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->45713
/*45689*/       OPC_CheckChild1Type, MVT::v4f32,
/*45691*/       OPC_RecordChild2, // #1 = $Vm
/*45692*/       OPC_CheckChild2Type, MVT::v4f32,
/*45694*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45696*/       OPC_EmitInteger, MVT::i32, 14, 
/*45699*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45702*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 13:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VABDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*45714*/   /*Scope*/ 34|128,1/*162*/, /*->45878*/
/*45716*/     OPC_CheckInteger, 14, 
/*45718*/     OPC_MoveParent,
/*45719*/     OPC_RecordChild1, // #0 = $Vn
/*45720*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->45747
/*45723*/       OPC_CheckChild1Type, MVT::v4i16,
/*45725*/       OPC_RecordChild2, // #1 = $Vm
/*45726*/       OPC_CheckChild2Type, MVT::v4i16,
/*45728*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45730*/       OPC_EmitInteger, MVT::i32, 14, 
/*45733*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45736*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 14:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VABDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45773
/*45749*/       OPC_CheckChild1Type, MVT::v2i32,
/*45751*/       OPC_RecordChild2, // #1 = $Vm
/*45752*/       OPC_CheckChild2Type, MVT::v2i32,
/*45754*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45756*/       OPC_EmitInteger, MVT::i32, 14, 
/*45759*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45762*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 14:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VABDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->45799
/*45775*/       OPC_CheckChild1Type, MVT::v8i16,
/*45777*/       OPC_RecordChild2, // #1 = $Vm
/*45778*/       OPC_CheckChild2Type, MVT::v8i16,
/*45780*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45782*/       OPC_EmitInteger, MVT::i32, 14, 
/*45785*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45788*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 14:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VABDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->45825
/*45801*/       OPC_CheckChild1Type, MVT::v4i32,
/*45803*/       OPC_RecordChild2, // #1 = $Vm
/*45804*/       OPC_CheckChild2Type, MVT::v4i32,
/*45806*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45808*/       OPC_EmitInteger, MVT::i32, 14, 
/*45811*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45814*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 14:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VABDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->45851
/*45827*/       OPC_CheckChild1Type, MVT::v8i8,
/*45829*/       OPC_RecordChild2, // #1 = $Vm
/*45830*/       OPC_CheckChild2Type, MVT::v8i8,
/*45832*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45834*/       OPC_EmitInteger, MVT::i32, 14, 
/*45837*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45840*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 14:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VABDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->45877
/*45853*/       OPC_CheckChild1Type, MVT::v16i8,
/*45855*/       OPC_RecordChild2, // #1 = $Vm
/*45856*/       OPC_CheckChild2Type, MVT::v16i8,
/*45858*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45860*/       OPC_EmitInteger, MVT::i32, 14, 
/*45863*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45866*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 14:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VABDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*45878*/   /*Scope*/ 86|128,1/*214*/, /*->46094*/
/*45880*/     OPC_CheckInteger, 42, 
/*45882*/     OPC_MoveParent,
/*45883*/     OPC_RecordChild1, // #0 = $Vn
/*45884*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->45911
/*45887*/       OPC_CheckChild1Type, MVT::v4i16,
/*45889*/       OPC_RecordChild2, // #1 = $Vm
/*45890*/       OPC_CheckChild2Type, MVT::v4i16,
/*45892*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45894*/       OPC_EmitInteger, MVT::i32, 14, 
/*45897*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45900*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 42:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMAXsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45937
/*45913*/       OPC_CheckChild1Type, MVT::v2i32,
/*45915*/       OPC_RecordChild2, // #1 = $Vm
/*45916*/       OPC_CheckChild2Type, MVT::v2i32,
/*45918*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45920*/       OPC_EmitInteger, MVT::i32, 14, 
/*45923*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45926*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 42:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMAXsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->45963
/*45939*/       OPC_CheckChild1Type, MVT::v8i16,
/*45941*/       OPC_RecordChild2, // #1 = $Vm
/*45942*/       OPC_CheckChild2Type, MVT::v8i16,
/*45944*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45946*/       OPC_EmitInteger, MVT::i32, 14, 
/*45949*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45952*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 42:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMAXsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->45989
/*45965*/       OPC_CheckChild1Type, MVT::v4i32,
/*45967*/       OPC_RecordChild2, // #1 = $Vm
/*45968*/       OPC_CheckChild2Type, MVT::v4i32,
/*45970*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45972*/       OPC_EmitInteger, MVT::i32, 14, 
/*45975*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45978*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 42:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMAXsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->46015
/*45991*/       OPC_CheckChild1Type, MVT::v8i8,
/*45993*/       OPC_RecordChild2, // #1 = $Vm
/*45994*/       OPC_CheckChild2Type, MVT::v8i8,
/*45996*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45998*/       OPC_EmitInteger, MVT::i32, 14, 
/*46001*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46004*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 42:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMAXsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->46041
/*46017*/       OPC_CheckChild1Type, MVT::v16i8,
/*46019*/       OPC_RecordChild2, // #1 = $Vm
/*46020*/       OPC_CheckChild2Type, MVT::v16i8,
/*46022*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46024*/       OPC_EmitInteger, MVT::i32, 14, 
/*46027*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46030*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 42:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMAXsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->46067
/*46043*/       OPC_CheckChild1Type, MVT::v2f32,
/*46045*/       OPC_RecordChild2, // #1 = $Vm
/*46046*/       OPC_CheckChild2Type, MVT::v2f32,
/*46048*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46050*/       OPC_EmitInteger, MVT::i32, 14, 
/*46053*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46056*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 42:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VMAXfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->46093
/*46069*/       OPC_CheckChild1Type, MVT::v4f32,
/*46071*/       OPC_RecordChild2, // #1 = $Vm
/*46072*/       OPC_CheckChild2Type, MVT::v4f32,
/*46074*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46076*/       OPC_EmitInteger, MVT::i32, 14, 
/*46079*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46082*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 42:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VMAXfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*46094*/   /*Scope*/ 34|128,1/*162*/, /*->46258*/
/*46096*/     OPC_CheckInteger, 43, 
/*46098*/     OPC_MoveParent,
/*46099*/     OPC_RecordChild1, // #0 = $Vn
/*46100*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->46127
/*46103*/       OPC_CheckChild1Type, MVT::v4i16,
/*46105*/       OPC_RecordChild2, // #1 = $Vm
/*46106*/       OPC_CheckChild2Type, MVT::v4i16,
/*46108*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46110*/       OPC_EmitInteger, MVT::i32, 14, 
/*46113*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46116*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 43:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMAXuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46153
/*46129*/       OPC_CheckChild1Type, MVT::v2i32,
/*46131*/       OPC_RecordChild2, // #1 = $Vm
/*46132*/       OPC_CheckChild2Type, MVT::v2i32,
/*46134*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46136*/       OPC_EmitInteger, MVT::i32, 14, 
/*46139*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46142*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 43:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMAXuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->46179
/*46155*/       OPC_CheckChild1Type, MVT::v8i16,
/*46157*/       OPC_RecordChild2, // #1 = $Vm
/*46158*/       OPC_CheckChild2Type, MVT::v8i16,
/*46160*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46162*/       OPC_EmitInteger, MVT::i32, 14, 
/*46165*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46168*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 43:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMAXuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->46205
/*46181*/       OPC_CheckChild1Type, MVT::v4i32,
/*46183*/       OPC_RecordChild2, // #1 = $Vm
/*46184*/       OPC_CheckChild2Type, MVT::v4i32,
/*46186*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46188*/       OPC_EmitInteger, MVT::i32, 14, 
/*46191*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46194*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 43:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMAXuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->46231
/*46207*/       OPC_CheckChild1Type, MVT::v8i8,
/*46209*/       OPC_RecordChild2, // #1 = $Vm
/*46210*/       OPC_CheckChild2Type, MVT::v8i8,
/*46212*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46214*/       OPC_EmitInteger, MVT::i32, 14, 
/*46217*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46220*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 43:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMAXuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->46257
/*46233*/       OPC_CheckChild1Type, MVT::v16i8,
/*46235*/       OPC_RecordChild2, // #1 = $Vm
/*46236*/       OPC_CheckChild2Type, MVT::v16i8,
/*46238*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46240*/       OPC_EmitInteger, MVT::i32, 14, 
/*46243*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46246*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 43:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMAXuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*46258*/   /*Scope*/ 86|128,1/*214*/, /*->46474*/
/*46260*/     OPC_CheckInteger, 44, 
/*46262*/     OPC_MoveParent,
/*46263*/     OPC_RecordChild1, // #0 = $Vn
/*46264*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->46291
/*46267*/       OPC_CheckChild1Type, MVT::v4i16,
/*46269*/       OPC_RecordChild2, // #1 = $Vm
/*46270*/       OPC_CheckChild2Type, MVT::v4i16,
/*46272*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46274*/       OPC_EmitInteger, MVT::i32, 14, 
/*46277*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46280*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 44:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMINsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46317
/*46293*/       OPC_CheckChild1Type, MVT::v2i32,
/*46295*/       OPC_RecordChild2, // #1 = $Vm
/*46296*/       OPC_CheckChild2Type, MVT::v2i32,
/*46298*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46300*/       OPC_EmitInteger, MVT::i32, 14, 
/*46303*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46306*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 44:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMINsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->46343
/*46319*/       OPC_CheckChild1Type, MVT::v8i16,
/*46321*/       OPC_RecordChild2, // #1 = $Vm
/*46322*/       OPC_CheckChild2Type, MVT::v8i16,
/*46324*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46326*/       OPC_EmitInteger, MVT::i32, 14, 
/*46329*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46332*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 44:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMINsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->46369
/*46345*/       OPC_CheckChild1Type, MVT::v4i32,
/*46347*/       OPC_RecordChild2, // #1 = $Vm
/*46348*/       OPC_CheckChild2Type, MVT::v4i32,
/*46350*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46352*/       OPC_EmitInteger, MVT::i32, 14, 
/*46355*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46358*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 44:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMINsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->46395
/*46371*/       OPC_CheckChild1Type, MVT::v8i8,
/*46373*/       OPC_RecordChild2, // #1 = $Vm
/*46374*/       OPC_CheckChild2Type, MVT::v8i8,
/*46376*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46378*/       OPC_EmitInteger, MVT::i32, 14, 
/*46381*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46384*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 44:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMINsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->46421
/*46397*/       OPC_CheckChild1Type, MVT::v16i8,
/*46399*/       OPC_RecordChild2, // #1 = $Vm
/*46400*/       OPC_CheckChild2Type, MVT::v16i8,
/*46402*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46404*/       OPC_EmitInteger, MVT::i32, 14, 
/*46407*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46410*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 44:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMINsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->46447
/*46423*/       OPC_CheckChild1Type, MVT::v2f32,
/*46425*/       OPC_RecordChild2, // #1 = $Vm
/*46426*/       OPC_CheckChild2Type, MVT::v2f32,
/*46428*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46430*/       OPC_EmitInteger, MVT::i32, 14, 
/*46433*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46436*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 44:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VMINfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->46473
/*46449*/       OPC_CheckChild1Type, MVT::v4f32,
/*46451*/       OPC_RecordChild2, // #1 = $Vm
/*46452*/       OPC_CheckChild2Type, MVT::v4f32,
/*46454*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46456*/       OPC_EmitInteger, MVT::i32, 14, 
/*46459*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46462*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 44:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VMINfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*46474*/   /*Scope*/ 34|128,1/*162*/, /*->46638*/
/*46476*/     OPC_CheckInteger, 45, 
/*46478*/     OPC_MoveParent,
/*46479*/     OPC_RecordChild1, // #0 = $Vn
/*46480*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->46507
/*46483*/       OPC_CheckChild1Type, MVT::v4i16,
/*46485*/       OPC_RecordChild2, // #1 = $Vm
/*46486*/       OPC_CheckChild2Type, MVT::v4i16,
/*46488*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46490*/       OPC_EmitInteger, MVT::i32, 14, 
/*46493*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46496*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 45:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMINuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46533
/*46509*/       OPC_CheckChild1Type, MVT::v2i32,
/*46511*/       OPC_RecordChild2, // #1 = $Vm
/*46512*/       OPC_CheckChild2Type, MVT::v2i32,
/*46514*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46516*/       OPC_EmitInteger, MVT::i32, 14, 
/*46519*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46522*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 45:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMINuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->46559
/*46535*/       OPC_CheckChild1Type, MVT::v8i16,
/*46537*/       OPC_RecordChild2, // #1 = $Vm
/*46538*/       OPC_CheckChild2Type, MVT::v8i16,
/*46540*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46542*/       OPC_EmitInteger, MVT::i32, 14, 
/*46545*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46548*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 45:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMINuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->46585
/*46561*/       OPC_CheckChild1Type, MVT::v4i32,
/*46563*/       OPC_RecordChild2, // #1 = $Vm
/*46564*/       OPC_CheckChild2Type, MVT::v4i32,
/*46566*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46568*/       OPC_EmitInteger, MVT::i32, 14, 
/*46571*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46574*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 45:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMINuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->46611
/*46587*/       OPC_CheckChild1Type, MVT::v8i8,
/*46589*/       OPC_RecordChild2, // #1 = $Vm
/*46590*/       OPC_CheckChild2Type, MVT::v8i8,
/*46592*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46594*/       OPC_EmitInteger, MVT::i32, 14, 
/*46597*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46600*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 45:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMINuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->46637
/*46613*/       OPC_CheckChild1Type, MVT::v16i8,
/*46615*/       OPC_RecordChild2, // #1 = $Vm
/*46616*/       OPC_CheckChild2Type, MVT::v16i8,
/*46618*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46620*/       OPC_EmitInteger, MVT::i32, 14, 
/*46623*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46626*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 45:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMINuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*46638*/   /*Scope*/ 110, /*->46749*/
/*46639*/     OPC_CheckInteger, 52, 
/*46641*/     OPC_MoveParent,
/*46642*/     OPC_RecordChild1, // #0 = $Vn
/*46643*/     OPC_SwitchType /*4 cases */, 24,  MVT::v8i8,// ->46670
/*46646*/       OPC_CheckChild1Type, MVT::v8i8,
/*46648*/       OPC_RecordChild2, // #1 = $Vm
/*46649*/       OPC_CheckChild2Type, MVT::v8i8,
/*46651*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46653*/       OPC_EmitInteger, MVT::i32, 14, 
/*46656*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46659*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 52:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADDi8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->46696
/*46672*/       OPC_CheckChild1Type, MVT::v4i16,
/*46674*/       OPC_RecordChild2, // #1 = $Vm
/*46675*/       OPC_CheckChild2Type, MVT::v4i16,
/*46677*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46679*/       OPC_EmitInteger, MVT::i32, 14, 
/*46682*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46685*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 52:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADDi16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46722
/*46698*/       OPC_CheckChild1Type, MVT::v2i32,
/*46700*/       OPC_RecordChild2, // #1 = $Vm
/*46701*/       OPC_CheckChild2Type, MVT::v2i32,
/*46703*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46705*/       OPC_EmitInteger, MVT::i32, 14, 
/*46708*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46711*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 52:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADDi32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->46748
/*46724*/       OPC_CheckChild1Type, MVT::v2f32,
/*46726*/       OPC_RecordChild2, // #1 = $Vm
/*46727*/       OPC_CheckChild2Type, MVT::v2f32,
/*46729*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46731*/       OPC_EmitInteger, MVT::i32, 14, 
/*46734*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46737*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDf), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 52:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VPADDf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              0, // EndSwitchType
/*46749*/   /*Scope*/ 10|128,1/*138*/, /*->46889*/
/*46751*/     OPC_CheckInteger, 53, 
/*46753*/     OPC_MoveParent,
/*46754*/     OPC_RecordChild1, // #0 = $Vm
/*46755*/     OPC_SwitchType /*6 cases */, 20,  MVT::v4i16,// ->46778
/*46758*/       OPC_CheckChild1Type, MVT::v8i8,
/*46760*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46762*/       OPC_EmitInteger, MVT::i32, 14, 
/*46765*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46768*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 53:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADDLsv8i8:v4i16 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->46800
/*46780*/       OPC_CheckChild1Type, MVT::v4i16,
/*46782*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46784*/       OPC_EmitInteger, MVT::i32, 14, 
/*46787*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46790*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 53:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADDLsv4i16:v2i32 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v1i64,// ->46822
/*46802*/       OPC_CheckChild1Type, MVT::v2i32,
/*46804*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46806*/       OPC_EmitInteger, MVT::i32, 14, 
/*46809*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46812*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v1i64 53:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADDLsv2i32:v1i64 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->46844
/*46824*/       OPC_CheckChild1Type, MVT::v16i8,
/*46826*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46828*/       OPC_EmitInteger, MVT::i32, 14, 
/*46831*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46834*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 53:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADDLsv16i8:v8i16 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->46866
/*46846*/       OPC_CheckChild1Type, MVT::v8i16,
/*46848*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46850*/       OPC_EmitInteger, MVT::i32, 14, 
/*46853*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46856*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 53:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADDLsv8i16:v4i32 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i64,// ->46888
/*46868*/       OPC_CheckChild1Type, MVT::v4i32,
/*46870*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46872*/       OPC_EmitInteger, MVT::i32, 14, 
/*46875*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46878*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i64 53:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADDLsv4i32:v2i64 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*46889*/   /*Scope*/ 10|128,1/*138*/, /*->47029*/
/*46891*/     OPC_CheckInteger, 54, 
/*46893*/     OPC_MoveParent,
/*46894*/     OPC_RecordChild1, // #0 = $Vm
/*46895*/     OPC_SwitchType /*6 cases */, 20,  MVT::v4i16,// ->46918
/*46898*/       OPC_CheckChild1Type, MVT::v8i8,
/*46900*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46902*/       OPC_EmitInteger, MVT::i32, 14, 
/*46905*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46908*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 54:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADDLuv8i8:v4i16 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->46940
/*46920*/       OPC_CheckChild1Type, MVT::v4i16,
/*46922*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46924*/       OPC_EmitInteger, MVT::i32, 14, 
/*46927*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46930*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 54:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADDLuv4i16:v2i32 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v1i64,// ->46962
/*46942*/       OPC_CheckChild1Type, MVT::v2i32,
/*46944*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46946*/       OPC_EmitInteger, MVT::i32, 14, 
/*46949*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46952*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v1i64 54:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADDLuv2i32:v1i64 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->46984
/*46964*/       OPC_CheckChild1Type, MVT::v16i8,
/*46966*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46968*/       OPC_EmitInteger, MVT::i32, 14, 
/*46971*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46974*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 54:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADDLuv16i8:v8i16 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->47006
/*46986*/       OPC_CheckChild1Type, MVT::v8i16,
/*46988*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46990*/       OPC_EmitInteger, MVT::i32, 14, 
/*46993*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46996*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 54:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADDLuv8i16:v4i32 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i64,// ->47028
/*47008*/       OPC_CheckChild1Type, MVT::v4i32,
/*47010*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47012*/       OPC_EmitInteger, MVT::i32, 14, 
/*47015*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47018*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i64 54:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADDLuv4i32:v2i64 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*47029*/   /*Scope*/ 34|128,1/*162*/, /*->47193*/
/*47031*/     OPC_CheckInteger, 50, 
/*47033*/     OPC_MoveParent,
/*47034*/     OPC_RecordChild1, // #0 = $src1
/*47035*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->47062
/*47038*/       OPC_CheckChild1Type, MVT::v4i16,
/*47040*/       OPC_RecordChild2, // #1 = $Vm
/*47041*/       OPC_CheckChild2Type, MVT::v8i8,
/*47043*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47045*/       OPC_EmitInteger, MVT::i32, 14, 
/*47048*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47051*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 50:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADALsv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47088
/*47064*/       OPC_CheckChild1Type, MVT::v2i32,
/*47066*/       OPC_RecordChild2, // #1 = $Vm
/*47067*/       OPC_CheckChild2Type, MVT::v4i16,
/*47069*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47071*/       OPC_EmitInteger, MVT::i32, 14, 
/*47074*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47077*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 50:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADALsv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->47114
/*47090*/       OPC_CheckChild1Type, MVT::v1i64,
/*47092*/       OPC_RecordChild2, // #1 = $Vm
/*47093*/       OPC_CheckChild2Type, MVT::v2i32,
/*47095*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47097*/       OPC_EmitInteger, MVT::i32, 14, 
/*47100*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47103*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 50:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADALsv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->47140
/*47116*/       OPC_CheckChild1Type, MVT::v8i16,
/*47118*/       OPC_RecordChild2, // #1 = $Vm
/*47119*/       OPC_CheckChild2Type, MVT::v16i8,
/*47121*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47123*/       OPC_EmitInteger, MVT::i32, 14, 
/*47126*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47129*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 50:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADALsv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->47166
/*47142*/       OPC_CheckChild1Type, MVT::v4i32,
/*47144*/       OPC_RecordChild2, // #1 = $Vm
/*47145*/       OPC_CheckChild2Type, MVT::v8i16,
/*47147*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47149*/       OPC_EmitInteger, MVT::i32, 14, 
/*47152*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47155*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 50:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADALsv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->47192
/*47168*/       OPC_CheckChild1Type, MVT::v2i64,
/*47170*/       OPC_RecordChild2, // #1 = $Vm
/*47171*/       OPC_CheckChild2Type, MVT::v4i32,
/*47173*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47175*/       OPC_EmitInteger, MVT::i32, 14, 
/*47178*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47181*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 50:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADALsv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*47193*/   /*Scope*/ 34|128,1/*162*/, /*->47357*/
/*47195*/     OPC_CheckInteger, 51, 
/*47197*/     OPC_MoveParent,
/*47198*/     OPC_RecordChild1, // #0 = $src1
/*47199*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->47226
/*47202*/       OPC_CheckChild1Type, MVT::v4i16,
/*47204*/       OPC_RecordChild2, // #1 = $Vm
/*47205*/       OPC_CheckChild2Type, MVT::v8i8,
/*47207*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47209*/       OPC_EmitInteger, MVT::i32, 14, 
/*47212*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47215*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 51:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADALuv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47252
/*47228*/       OPC_CheckChild1Type, MVT::v2i32,
/*47230*/       OPC_RecordChild2, // #1 = $Vm
/*47231*/       OPC_CheckChild2Type, MVT::v4i16,
/*47233*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47235*/       OPC_EmitInteger, MVT::i32, 14, 
/*47238*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47241*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 51:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADALuv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->47278
/*47254*/       OPC_CheckChild1Type, MVT::v1i64,
/*47256*/       OPC_RecordChild2, // #1 = $Vm
/*47257*/       OPC_CheckChild2Type, MVT::v2i32,
/*47259*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47261*/       OPC_EmitInteger, MVT::i32, 14, 
/*47264*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47267*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 51:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADALuv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->47304
/*47280*/       OPC_CheckChild1Type, MVT::v8i16,
/*47282*/       OPC_RecordChild2, // #1 = $Vm
/*47283*/       OPC_CheckChild2Type, MVT::v16i8,
/*47285*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47287*/       OPC_EmitInteger, MVT::i32, 14, 
/*47290*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47293*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 51:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADALuv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->47330
/*47306*/       OPC_CheckChild1Type, MVT::v4i32,
/*47308*/       OPC_RecordChild2, // #1 = $Vm
/*47309*/       OPC_CheckChild2Type, MVT::v8i16,
/*47311*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47313*/       OPC_EmitInteger, MVT::i32, 14, 
/*47316*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47319*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 51:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADALuv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->47356
/*47332*/       OPC_CheckChild1Type, MVT::v2i64,
/*47334*/       OPC_RecordChild2, // #1 = $Vm
/*47335*/       OPC_CheckChild2Type, MVT::v4i32,
/*47337*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47339*/       OPC_EmitInteger, MVT::i32, 14, 
/*47342*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47345*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 51:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADALuv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*47357*/   /*Scope*/ 110, /*->47468*/
/*47358*/     OPC_CheckInteger, 55, 
/*47360*/     OPC_MoveParent,
/*47361*/     OPC_RecordChild1, // #0 = $Vn
/*47362*/     OPC_SwitchType /*4 cases */, 24,  MVT::v8i8,// ->47389
/*47365*/       OPC_CheckChild1Type, MVT::v8i8,
/*47367*/       OPC_RecordChild2, // #1 = $Vm
/*47368*/       OPC_CheckChild2Type, MVT::v8i8,
/*47370*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47372*/       OPC_EmitInteger, MVT::i32, 14, 
/*47375*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47378*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 55:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMAXs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->47415
/*47391*/       OPC_CheckChild1Type, MVT::v4i16,
/*47393*/       OPC_RecordChild2, // #1 = $Vm
/*47394*/       OPC_CheckChild2Type, MVT::v4i16,
/*47396*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47398*/       OPC_EmitInteger, MVT::i32, 14, 
/*47401*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47404*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 55:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMAXs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47441
/*47417*/       OPC_CheckChild1Type, MVT::v2i32,
/*47419*/       OPC_RecordChild2, // #1 = $Vm
/*47420*/       OPC_CheckChild2Type, MVT::v2i32,
/*47422*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47424*/       OPC_EmitInteger, MVT::i32, 14, 
/*47427*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47430*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 55:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMAXs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->47467
/*47443*/       OPC_CheckChild1Type, MVT::v2f32,
/*47445*/       OPC_RecordChild2, // #1 = $Vm
/*47446*/       OPC_CheckChild2Type, MVT::v2f32,
/*47448*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47450*/       OPC_EmitInteger, MVT::i32, 14, 
/*47453*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47456*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXf), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 55:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VPMAXf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              0, // EndSwitchType
/*47468*/   /*Scope*/ 84, /*->47553*/
/*47469*/     OPC_CheckInteger, 56, 
/*47471*/     OPC_MoveParent,
/*47472*/     OPC_RecordChild1, // #0 = $Vn
/*47473*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->47500
/*47476*/       OPC_CheckChild1Type, MVT::v8i8,
/*47478*/       OPC_RecordChild2, // #1 = $Vm
/*47479*/       OPC_CheckChild2Type, MVT::v8i8,
/*47481*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47483*/       OPC_EmitInteger, MVT::i32, 14, 
/*47486*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47489*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 56:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMAXu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->47526
/*47502*/       OPC_CheckChild1Type, MVT::v4i16,
/*47504*/       OPC_RecordChild2, // #1 = $Vm
/*47505*/       OPC_CheckChild2Type, MVT::v4i16,
/*47507*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47509*/       OPC_EmitInteger, MVT::i32, 14, 
/*47512*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47515*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 56:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMAXu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47552
/*47528*/       OPC_CheckChild1Type, MVT::v2i32,
/*47530*/       OPC_RecordChild2, // #1 = $Vm
/*47531*/       OPC_CheckChild2Type, MVT::v2i32,
/*47533*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47535*/       OPC_EmitInteger, MVT::i32, 14, 
/*47538*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47541*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 56:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMAXu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              0, // EndSwitchType
/*47553*/   /*Scope*/ 110, /*->47664*/
/*47554*/     OPC_CheckInteger, 57, 
/*47556*/     OPC_MoveParent,
/*47557*/     OPC_RecordChild1, // #0 = $Vn
/*47558*/     OPC_SwitchType /*4 cases */, 24,  MVT::v8i8,// ->47585
/*47561*/       OPC_CheckChild1Type, MVT::v8i8,
/*47563*/       OPC_RecordChild2, // #1 = $Vm
/*47564*/       OPC_CheckChild2Type, MVT::v8i8,
/*47566*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47568*/       OPC_EmitInteger, MVT::i32, 14, 
/*47571*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47574*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 57:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMINs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->47611
/*47587*/       OPC_CheckChild1Type, MVT::v4i16,
/*47589*/       OPC_RecordChild2, // #1 = $Vm
/*47590*/       OPC_CheckChild2Type, MVT::v4i16,
/*47592*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47594*/       OPC_EmitInteger, MVT::i32, 14, 
/*47597*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47600*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 57:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMINs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47637
/*47613*/       OPC_CheckChild1Type, MVT::v2i32,
/*47615*/       OPC_RecordChild2, // #1 = $Vm
/*47616*/       OPC_CheckChild2Type, MVT::v2i32,
/*47618*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47620*/       OPC_EmitInteger, MVT::i32, 14, 
/*47623*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47626*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 57:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMINs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->47663
/*47639*/       OPC_CheckChild1Type, MVT::v2f32,
/*47641*/       OPC_RecordChild2, // #1 = $Vm
/*47642*/       OPC_CheckChild2Type, MVT::v2f32,
/*47644*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47646*/       OPC_EmitInteger, MVT::i32, 14, 
/*47649*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47652*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINf), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 57:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VPMINf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              0, // EndSwitchType
/*47664*/   /*Scope*/ 84, /*->47749*/
/*47665*/     OPC_CheckInteger, 58, 
/*47667*/     OPC_MoveParent,
/*47668*/     OPC_RecordChild1, // #0 = $Vn
/*47669*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->47696
/*47672*/       OPC_CheckChild1Type, MVT::v8i8,
/*47674*/       OPC_RecordChild2, // #1 = $Vm
/*47675*/       OPC_CheckChild2Type, MVT::v8i8,
/*47677*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47679*/       OPC_EmitInteger, MVT::i32, 14, 
/*47682*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47685*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 58:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMINu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->47722
/*47698*/       OPC_CheckChild1Type, MVT::v4i16,
/*47700*/       OPC_RecordChild2, // #1 = $Vm
/*47701*/       OPC_CheckChild2Type, MVT::v4i16,
/*47703*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47705*/       OPC_EmitInteger, MVT::i32, 14, 
/*47708*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47711*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 58:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMINu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47748
/*47724*/       OPC_CheckChild1Type, MVT::v2i32,
/*47726*/       OPC_RecordChild2, // #1 = $Vm
/*47727*/       OPC_CheckChild2Type, MVT::v2i32,
/*47729*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47731*/       OPC_EmitInteger, MVT::i32, 14, 
/*47734*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47737*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 58:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMINu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              0, // EndSwitchType
/*47749*/   /*Scope*/ 94, /*->47844*/
/*47750*/     OPC_CheckInteger, 85, 
/*47752*/     OPC_MoveParent,
/*47753*/     OPC_RecordChild1, // #0 = $Vm
/*47754*/     OPC_SwitchType /*4 cases */, 20,  MVT::v2i32,// ->47777
/*47757*/       OPC_CheckChild1Type, MVT::v2i32,
/*47759*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47761*/       OPC_EmitInteger, MVT::i32, 14, 
/*47764*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47767*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEd), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 85:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRECPEd:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->47799
/*47779*/       OPC_CheckChild1Type, MVT::v4i32,
/*47781*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47783*/       OPC_EmitInteger, MVT::i32, 14, 
/*47786*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47789*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEq), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 85:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRECPEq:v4i32 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2f32,// ->47821
/*47801*/       OPC_CheckChild1Type, MVT::v2f32,
/*47803*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47805*/       OPC_EmitInteger, MVT::i32, 14, 
/*47808*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47811*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2f32 85:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRECPEfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->47843
/*47823*/       OPC_CheckChild1Type, MVT::v4f32,
/*47825*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47827*/       OPC_EmitInteger, MVT::i32, 14, 
/*47830*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47833*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 85:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRECPEfq:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*47844*/   /*Scope*/ 94, /*->47939*/
/*47845*/     OPC_CheckInteger, 92, 
/*47847*/     OPC_MoveParent,
/*47848*/     OPC_RecordChild1, // #0 = $Vm
/*47849*/     OPC_SwitchType /*4 cases */, 20,  MVT::v2i32,// ->47872
/*47852*/       OPC_CheckChild1Type, MVT::v2i32,
/*47854*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47856*/       OPC_EmitInteger, MVT::i32, 14, 
/*47859*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47862*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEd), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 92:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEd:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->47894
/*47874*/       OPC_CheckChild1Type, MVT::v4i32,
/*47876*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47878*/       OPC_EmitInteger, MVT::i32, 14, 
/*47881*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47884*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEq), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 92:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEq:v4i32 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2f32,// ->47916
/*47896*/       OPC_CheckChild1Type, MVT::v2f32,
/*47898*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47900*/       OPC_EmitInteger, MVT::i32, 14, 
/*47903*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47906*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2f32 92:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->47938
/*47918*/       OPC_CheckChild1Type, MVT::v4f32,
/*47920*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47922*/       OPC_EmitInteger, MVT::i32, 14, 
/*47925*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47928*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 92:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEfq:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*47939*/   /*Scope*/ 86|128,1/*214*/, /*->48155*/
/*47941*/     OPC_CheckInteger, 99, 
/*47943*/     OPC_MoveParent,
/*47944*/     OPC_RecordChild1, // #0 = $Vm
/*47945*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->47972
/*47948*/       OPC_CheckChild1Type, MVT::v4i16,
/*47950*/       OPC_RecordChild2, // #1 = $Vn
/*47951*/       OPC_CheckChild2Type, MVT::v4i16,
/*47953*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47955*/       OPC_EmitInteger, MVT::i32, 14, 
/*47958*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47961*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 99:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47998
/*47974*/       OPC_CheckChild1Type, MVT::v2i32,
/*47976*/       OPC_RecordChild2, // #1 = $Vn
/*47977*/       OPC_CheckChild2Type, MVT::v2i32,
/*47979*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47981*/       OPC_EmitInteger, MVT::i32, 14, 
/*47984*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47987*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 99:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->48024
/*48000*/       OPC_CheckChild1Type, MVT::v8i16,
/*48002*/       OPC_RecordChild2, // #1 = $Vn
/*48003*/       OPC_CheckChild2Type, MVT::v8i16,
/*48005*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48007*/       OPC_EmitInteger, MVT::i32, 14, 
/*48010*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48013*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 99:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->48050
/*48026*/       OPC_CheckChild1Type, MVT::v4i32,
/*48028*/       OPC_RecordChild2, // #1 = $Vn
/*48029*/       OPC_CheckChild2Type, MVT::v4i32,
/*48031*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48033*/       OPC_EmitInteger, MVT::i32, 14, 
/*48036*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48039*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 99:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->48076
/*48052*/       OPC_CheckChild1Type, MVT::v8i8,
/*48054*/       OPC_RecordChild2, // #1 = $Vn
/*48055*/       OPC_CheckChild2Type, MVT::v8i8,
/*48057*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48059*/       OPC_EmitInteger, MVT::i32, 14, 
/*48062*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48065*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 99:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->48102
/*48078*/       OPC_CheckChild1Type, MVT::v16i8,
/*48080*/       OPC_RecordChild2, // #1 = $Vn
/*48081*/       OPC_CheckChild2Type, MVT::v16i8,
/*48083*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48085*/       OPC_EmitInteger, MVT::i32, 14, 
/*48088*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48091*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 99:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->48128
/*48104*/       OPC_CheckChild1Type, MVT::v1i64,
/*48106*/       OPC_RecordChild2, // #1 = $Vn
/*48107*/       OPC_CheckChild2Type, MVT::v1i64,
/*48109*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48111*/       OPC_EmitInteger, MVT::i32, 14, 
/*48114*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48117*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 99:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->48154
/*48130*/       OPC_CheckChild1Type, MVT::v2i64,
/*48132*/       OPC_RecordChild2, // #1 = $Vn
/*48133*/       OPC_CheckChild2Type, MVT::v2i64,
/*48135*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48137*/       OPC_EmitInteger, MVT::i32, 14, 
/*48140*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48143*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 99:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*48155*/   /*Scope*/ 86|128,1/*214*/, /*->48371*/
/*48157*/     OPC_CheckInteger, 100, 
/*48159*/     OPC_MoveParent,
/*48160*/     OPC_RecordChild1, // #0 = $Vm
/*48161*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->48188
/*48164*/       OPC_CheckChild1Type, MVT::v4i16,
/*48166*/       OPC_RecordChild2, // #1 = $Vn
/*48167*/       OPC_CheckChild2Type, MVT::v4i16,
/*48169*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48171*/       OPC_EmitInteger, MVT::i32, 14, 
/*48174*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48177*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 100:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->48214
/*48190*/       OPC_CheckChild1Type, MVT::v2i32,
/*48192*/       OPC_RecordChild2, // #1 = $Vn
/*48193*/       OPC_CheckChild2Type, MVT::v2i32,
/*48195*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48197*/       OPC_EmitInteger, MVT::i32, 14, 
/*48200*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48203*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 100:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->48240
/*48216*/       OPC_CheckChild1Type, MVT::v8i16,
/*48218*/       OPC_RecordChild2, // #1 = $Vn
/*48219*/       OPC_CheckChild2Type, MVT::v8i16,
/*48221*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48223*/       OPC_EmitInteger, MVT::i32, 14, 
/*48226*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48229*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 100:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->48266
/*48242*/       OPC_CheckChild1Type, MVT::v4i32,
/*48244*/       OPC_RecordChild2, // #1 = $Vn
/*48245*/       OPC_CheckChild2Type, MVT::v4i32,
/*48247*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48249*/       OPC_EmitInteger, MVT::i32, 14, 
/*48252*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48255*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 100:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->48292
/*48268*/       OPC_CheckChild1Type, MVT::v8i8,
/*48270*/       OPC_RecordChild2, // #1 = $Vn
/*48271*/       OPC_CheckChild2Type, MVT::v8i8,
/*48273*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48275*/       OPC_EmitInteger, MVT::i32, 14, 
/*48278*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48281*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 100:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->48318
/*48294*/       OPC_CheckChild1Type, MVT::v16i8,
/*48296*/       OPC_RecordChild2, // #1 = $Vn
/*48297*/       OPC_CheckChild2Type, MVT::v16i8,
/*48299*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48301*/       OPC_EmitInteger, MVT::i32, 14, 
/*48304*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48307*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 100:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->48344
/*48320*/       OPC_CheckChild1Type, MVT::v1i64,
/*48322*/       OPC_RecordChild2, // #1 = $Vn
/*48323*/       OPC_CheckChild2Type, MVT::v1i64,
/*48325*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48327*/       OPC_EmitInteger, MVT::i32, 14, 
/*48330*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48333*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 100:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->48370
/*48346*/       OPC_CheckChild1Type, MVT::v2i64,
/*48348*/       OPC_RecordChild2, // #1 = $Vn
/*48349*/       OPC_CheckChild2Type, MVT::v2i64,
/*48351*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48353*/       OPC_EmitInteger, MVT::i32, 14, 
/*48356*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48359*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 100:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*48371*/   /*Scope*/ 86|128,1/*214*/, /*->48587*/
/*48373*/     OPC_CheckInteger, 90, 
/*48375*/     OPC_MoveParent,
/*48376*/     OPC_RecordChild1, // #0 = $Vm
/*48377*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->48404
/*48380*/       OPC_CheckChild1Type, MVT::v4i16,
/*48382*/       OPC_RecordChild2, // #1 = $Vn
/*48383*/       OPC_CheckChild2Type, MVT::v4i16,
/*48385*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48387*/       OPC_EmitInteger, MVT::i32, 14, 
/*48390*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48393*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 90:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->48430
/*48406*/       OPC_CheckChild1Type, MVT::v2i32,
/*48408*/       OPC_RecordChild2, // #1 = $Vn
/*48409*/       OPC_CheckChild2Type, MVT::v2i32,
/*48411*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48413*/       OPC_EmitInteger, MVT::i32, 14, 
/*48416*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48419*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 90:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->48456
/*48432*/       OPC_CheckChild1Type, MVT::v8i16,
/*48434*/       OPC_RecordChild2, // #1 = $Vn
/*48435*/       OPC_CheckChild2Type, MVT::v8i16,
/*48437*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48439*/       OPC_EmitInteger, MVT::i32, 14, 
/*48442*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48445*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 90:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->48482
/*48458*/       OPC_CheckChild1Type, MVT::v4i32,
/*48460*/       OPC_RecordChild2, // #1 = $Vn
/*48461*/       OPC_CheckChild2Type, MVT::v4i32,
/*48463*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48465*/       OPC_EmitInteger, MVT::i32, 14, 
/*48468*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48471*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 90:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->48508
/*48484*/       OPC_CheckChild1Type, MVT::v8i8,
/*48486*/       OPC_RecordChild2, // #1 = $Vn
/*48487*/       OPC_CheckChild2Type, MVT::v8i8,
/*48489*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48491*/       OPC_EmitInteger, MVT::i32, 14, 
/*48494*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48497*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 90:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->48534
/*48510*/       OPC_CheckChild1Type, MVT::v16i8,
/*48512*/       OPC_RecordChild2, // #1 = $Vn
/*48513*/       OPC_CheckChild2Type, MVT::v16i8,
/*48515*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48517*/       OPC_EmitInteger, MVT::i32, 14, 
/*48520*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48523*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 90:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->48560
/*48536*/       OPC_CheckChild1Type, MVT::v1i64,
/*48538*/       OPC_RecordChild2, // #1 = $Vn
/*48539*/       OPC_CheckChild2Type, MVT::v1i64,
/*48541*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48543*/       OPC_EmitInteger, MVT::i32, 14, 
/*48546*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48549*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 90:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->48586
/*48562*/       OPC_CheckChild1Type, MVT::v2i64,
/*48564*/       OPC_RecordChild2, // #1 = $Vn
/*48565*/       OPC_CheckChild2Type, MVT::v2i64,
/*48567*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48569*/       OPC_EmitInteger, MVT::i32, 14, 
/*48572*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48575*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 90:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*48587*/   /*Scope*/ 86|128,1/*214*/, /*->48803*/
/*48589*/     OPC_CheckInteger, 91, 
/*48591*/     OPC_MoveParent,
/*48592*/     OPC_RecordChild1, // #0 = $Vm
/*48593*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->48620
/*48596*/       OPC_CheckChild1Type, MVT::v4i16,
/*48598*/       OPC_RecordChild2, // #1 = $Vn
/*48599*/       OPC_CheckChild2Type, MVT::v4i16,
/*48601*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48603*/       OPC_EmitInteger, MVT::i32, 14, 
/*48606*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48609*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 91:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->48646
/*48622*/       OPC_CheckChild1Type, MVT::v2i32,
/*48624*/       OPC_RecordChild2, // #1 = $Vn
/*48625*/       OPC_CheckChild2Type, MVT::v2i32,
/*48627*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48629*/       OPC_EmitInteger, MVT::i32, 14, 
/*48632*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48635*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 91:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->48672
/*48648*/       OPC_CheckChild1Type, MVT::v8i16,
/*48650*/       OPC_RecordChild2, // #1 = $Vn
/*48651*/       OPC_CheckChild2Type, MVT::v8i16,
/*48653*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48655*/       OPC_EmitInteger, MVT::i32, 14, 
/*48658*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48661*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 91:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->48698
/*48674*/       OPC_CheckChild1Type, MVT::v4i32,
/*48676*/       OPC_RecordChild2, // #1 = $Vn
/*48677*/       OPC_CheckChild2Type, MVT::v4i32,
/*48679*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48681*/       OPC_EmitInteger, MVT::i32, 14, 
/*48684*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48687*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 91:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->48724
/*48700*/       OPC_CheckChild1Type, MVT::v8i8,
/*48702*/       OPC_RecordChild2, // #1 = $Vn
/*48703*/       OPC_CheckChild2Type, MVT::v8i8,
/*48705*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48707*/       OPC_EmitInteger, MVT::i32, 14, 
/*48710*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48713*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 91:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->48750
/*48726*/       OPC_CheckChild1Type, MVT::v16i8,
/*48728*/       OPC_RecordChild2, // #1 = $Vn
/*48729*/       OPC_CheckChild2Type, MVT::v16i8,
/*48731*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48733*/       OPC_EmitInteger, MVT::i32, 14, 
/*48736*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48739*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 91:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->48776
/*48752*/       OPC_CheckChild1Type, MVT::v1i64,
/*48754*/       OPC_RecordChild2, // #1 = $Vn
/*48755*/       OPC_CheckChild2Type, MVT::v1i64,
/*48757*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48759*/       OPC_EmitInteger, MVT::i32, 14, 
/*48762*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48765*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 91:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->48802
/*48778*/       OPC_CheckChild1Type, MVT::v2i64,
/*48780*/       OPC_RecordChild2, // #1 = $Vn
/*48781*/       OPC_CheckChild2Type, MVT::v2i64,
/*48783*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48785*/       OPC_EmitInteger, MVT::i32, 14, 
/*48788*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48791*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 91:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*48803*/   /*Scope*/ 86|128,1/*214*/, /*->49019*/
/*48805*/     OPC_CheckInteger, 79, 
/*48807*/     OPC_MoveParent,
/*48808*/     OPC_RecordChild1, // #0 = $Vm
/*48809*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->48836
/*48812*/       OPC_CheckChild1Type, MVT::v4i16,
/*48814*/       OPC_RecordChild2, // #1 = $Vn
/*48815*/       OPC_CheckChild2Type, MVT::v4i16,
/*48817*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48819*/       OPC_EmitInteger, MVT::i32, 14, 
/*48822*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48825*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 79:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->48862
/*48838*/       OPC_CheckChild1Type, MVT::v2i32,
/*48840*/       OPC_RecordChild2, // #1 = $Vn
/*48841*/       OPC_CheckChild2Type, MVT::v2i32,
/*48843*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48845*/       OPC_EmitInteger, MVT::i32, 14, 
/*48848*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48851*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 79:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->48888
/*48864*/       OPC_CheckChild1Type, MVT::v8i16,
/*48866*/       OPC_RecordChild2, // #1 = $Vn
/*48867*/       OPC_CheckChild2Type, MVT::v8i16,
/*48869*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48871*/       OPC_EmitInteger, MVT::i32, 14, 
/*48874*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48877*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 79:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->48914
/*48890*/       OPC_CheckChild1Type, MVT::v4i32,
/*48892*/       OPC_RecordChild2, // #1 = $Vn
/*48893*/       OPC_CheckChild2Type, MVT::v4i32,
/*48895*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48897*/       OPC_EmitInteger, MVT::i32, 14, 
/*48900*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48903*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 79:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->48940
/*48916*/       OPC_CheckChild1Type, MVT::v8i8,
/*48918*/       OPC_RecordChild2, // #1 = $Vn
/*48919*/       OPC_CheckChild2Type, MVT::v8i8,
/*48921*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48923*/       OPC_EmitInteger, MVT::i32, 14, 
/*48926*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48929*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 79:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->48966
/*48942*/       OPC_CheckChild1Type, MVT::v16i8,
/*48944*/       OPC_RecordChild2, // #1 = $Vn
/*48945*/       OPC_CheckChild2Type, MVT::v16i8,
/*48947*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48949*/       OPC_EmitInteger, MVT::i32, 14, 
/*48952*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48955*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 79:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->48992
/*48968*/       OPC_CheckChild1Type, MVT::v1i64,
/*48970*/       OPC_RecordChild2, // #1 = $Vn
/*48971*/       OPC_CheckChild2Type, MVT::v1i64,
/*48973*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48975*/       OPC_EmitInteger, MVT::i32, 14, 
/*48978*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48981*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 79:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->49018
/*48994*/       OPC_CheckChild1Type, MVT::v2i64,
/*48996*/       OPC_RecordChild2, // #1 = $Vn
/*48997*/       OPC_CheckChild2Type, MVT::v2i64,
/*48999*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49001*/       OPC_EmitInteger, MVT::i32, 14, 
/*49004*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49007*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 79:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*49019*/   /*Scope*/ 86|128,1/*214*/, /*->49235*/
/*49021*/     OPC_CheckInteger, 81, 
/*49023*/     OPC_MoveParent,
/*49024*/     OPC_RecordChild1, // #0 = $Vm
/*49025*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->49052
/*49028*/       OPC_CheckChild1Type, MVT::v4i16,
/*49030*/       OPC_RecordChild2, // #1 = $Vn
/*49031*/       OPC_CheckChild2Type, MVT::v4i16,
/*49033*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49035*/       OPC_EmitInteger, MVT::i32, 14, 
/*49038*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49041*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 81:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->49078
/*49054*/       OPC_CheckChild1Type, MVT::v2i32,
/*49056*/       OPC_RecordChild2, // #1 = $Vn
/*49057*/       OPC_CheckChild2Type, MVT::v2i32,
/*49059*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49061*/       OPC_EmitInteger, MVT::i32, 14, 
/*49064*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49067*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 81:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->49104
/*49080*/       OPC_CheckChild1Type, MVT::v8i16,
/*49082*/       OPC_RecordChild2, // #1 = $Vn
/*49083*/       OPC_CheckChild2Type, MVT::v8i16,
/*49085*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49087*/       OPC_EmitInteger, MVT::i32, 14, 
/*49090*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49093*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 81:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->49130
/*49106*/       OPC_CheckChild1Type, MVT::v4i32,
/*49108*/       OPC_RecordChild2, // #1 = $Vn
/*49109*/       OPC_CheckChild2Type, MVT::v4i32,
/*49111*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49113*/       OPC_EmitInteger, MVT::i32, 14, 
/*49116*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49119*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 81:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->49156
/*49132*/       OPC_CheckChild1Type, MVT::v8i8,
/*49134*/       OPC_RecordChild2, // #1 = $Vn
/*49135*/       OPC_CheckChild2Type, MVT::v8i8,
/*49137*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49139*/       OPC_EmitInteger, MVT::i32, 14, 
/*49142*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49145*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 81:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->49182
/*49158*/       OPC_CheckChild1Type, MVT::v16i8,
/*49160*/       OPC_RecordChild2, // #1 = $Vn
/*49161*/       OPC_CheckChild2Type, MVT::v16i8,
/*49163*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49165*/       OPC_EmitInteger, MVT::i32, 14, 
/*49168*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49171*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 81:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->49208
/*49184*/       OPC_CheckChild1Type, MVT::v1i64,
/*49186*/       OPC_RecordChild2, // #1 = $Vn
/*49187*/       OPC_CheckChild2Type, MVT::v1i64,
/*49189*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49191*/       OPC_EmitInteger, MVT::i32, 14, 
/*49194*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49197*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 81:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->49234
/*49210*/       OPC_CheckChild1Type, MVT::v2i64,
/*49212*/       OPC_RecordChild2, // #1 = $Vn
/*49213*/       OPC_CheckChild2Type, MVT::v2i64,
/*49215*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49217*/       OPC_EmitInteger, MVT::i32, 14, 
/*49220*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49223*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 81:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*49235*/   /*Scope*/ 86|128,1/*214*/, /*->49451*/
/*49237*/     OPC_CheckInteger, 74, 
/*49239*/     OPC_MoveParent,
/*49240*/     OPC_RecordChild1, // #0 = $Vm
/*49241*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->49268
/*49244*/       OPC_CheckChild1Type, MVT::v4i16,
/*49246*/       OPC_RecordChild2, // #1 = $Vn
/*49247*/       OPC_CheckChild2Type, MVT::v4i16,
/*49249*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49251*/       OPC_EmitInteger, MVT::i32, 14, 
/*49254*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49257*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 74:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->49294
/*49270*/       OPC_CheckChild1Type, MVT::v2i32,
/*49272*/       OPC_RecordChild2, // #1 = $Vn
/*49273*/       OPC_CheckChild2Type, MVT::v2i32,
/*49275*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49277*/       OPC_EmitInteger, MVT::i32, 14, 
/*49280*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49283*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 74:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->49320
/*49296*/       OPC_CheckChild1Type, MVT::v8i16,
/*49298*/       OPC_RecordChild2, // #1 = $Vn
/*49299*/       OPC_CheckChild2Type, MVT::v8i16,
/*49301*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49303*/       OPC_EmitInteger, MVT::i32, 14, 
/*49306*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49309*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 74:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->49346
/*49322*/       OPC_CheckChild1Type, MVT::v4i32,
/*49324*/       OPC_RecordChild2, // #1 = $Vn
/*49325*/       OPC_CheckChild2Type, MVT::v4i32,
/*49327*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49329*/       OPC_EmitInteger, MVT::i32, 14, 
/*49332*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49335*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 74:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->49372
/*49348*/       OPC_CheckChild1Type, MVT::v8i8,
/*49350*/       OPC_RecordChild2, // #1 = $Vn
/*49351*/       OPC_CheckChild2Type, MVT::v8i8,
/*49353*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49355*/       OPC_EmitInteger, MVT::i32, 14, 
/*49358*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49361*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 74:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->49398
/*49374*/       OPC_CheckChild1Type, MVT::v16i8,
/*49376*/       OPC_RecordChild2, // #1 = $Vn
/*49377*/       OPC_CheckChild2Type, MVT::v16i8,
/*49379*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49381*/       OPC_EmitInteger, MVT::i32, 14, 
/*49384*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49387*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 74:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->49424
/*49400*/       OPC_CheckChild1Type, MVT::v1i64,
/*49402*/       OPC_RecordChild2, // #1 = $Vn
/*49403*/       OPC_CheckChild2Type, MVT::v1i64,
/*49405*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49407*/       OPC_EmitInteger, MVT::i32, 14, 
/*49410*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49413*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 74:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->49450
/*49426*/       OPC_CheckChild1Type, MVT::v2i64,
/*49428*/       OPC_RecordChild2, // #1 = $Vn
/*49429*/       OPC_CheckChild2Type, MVT::v2i64,
/*49431*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49433*/       OPC_EmitInteger, MVT::i32, 14, 
/*49436*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49439*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 74:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*49451*/   /*Scope*/ 86|128,1/*214*/, /*->49667*/
/*49453*/     OPC_CheckInteger, 75, 
/*49455*/     OPC_MoveParent,
/*49456*/     OPC_RecordChild1, // #0 = $Vm
/*49457*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->49484
/*49460*/       OPC_CheckChild1Type, MVT::v4i16,
/*49462*/       OPC_RecordChild2, // #1 = $Vn
/*49463*/       OPC_CheckChild2Type, MVT::v4i16,
/*49465*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49467*/       OPC_EmitInteger, MVT::i32, 14, 
/*49470*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49473*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 75:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->49510
/*49486*/       OPC_CheckChild1Type, MVT::v2i32,
/*49488*/       OPC_RecordChild2, // #1 = $Vn
/*49489*/       OPC_CheckChild2Type, MVT::v2i32,
/*49491*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49493*/       OPC_EmitInteger, MVT::i32, 14, 
/*49496*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49499*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 75:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->49536
/*49512*/       OPC_CheckChild1Type, MVT::v8i16,
/*49514*/       OPC_RecordChild2, // #1 = $Vn
/*49515*/       OPC_CheckChild2Type, MVT::v8i16,
/*49517*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49519*/       OPC_EmitInteger, MVT::i32, 14, 
/*49522*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49525*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 75:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->49562
/*49538*/       OPC_CheckChild1Type, MVT::v4i32,
/*49540*/       OPC_RecordChild2, // #1 = $Vn
/*49541*/       OPC_CheckChild2Type, MVT::v4i32,
/*49543*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49545*/       OPC_EmitInteger, MVT::i32, 14, 
/*49548*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49551*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 75:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->49588
/*49564*/       OPC_CheckChild1Type, MVT::v8i8,
/*49566*/       OPC_RecordChild2, // #1 = $Vn
/*49567*/       OPC_CheckChild2Type, MVT::v8i8,
/*49569*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49571*/       OPC_EmitInteger, MVT::i32, 14, 
/*49574*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49577*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 75:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->49614
/*49590*/       OPC_CheckChild1Type, MVT::v16i8,
/*49592*/       OPC_RecordChild2, // #1 = $Vn
/*49593*/       OPC_CheckChild2Type, MVT::v16i8,
/*49595*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49597*/       OPC_EmitInteger, MVT::i32, 14, 
/*49600*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49603*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 75:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->49640
/*49616*/       OPC_CheckChild1Type, MVT::v1i64,
/*49618*/       OPC_RecordChild2, // #1 = $Vn
/*49619*/       OPC_CheckChild2Type, MVT::v1i64,
/*49621*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49623*/       OPC_EmitInteger, MVT::i32, 14, 
/*49626*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49629*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 75:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->49666
/*49642*/       OPC_CheckChild1Type, MVT::v2i64,
/*49644*/       OPC_RecordChild2, // #1 = $Vn
/*49645*/       OPC_CheckChild2Type, MVT::v2i64,
/*49647*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49649*/       OPC_EmitInteger, MVT::i32, 14, 
/*49652*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49655*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 75:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*49667*/   /*Scope*/ 50|128,1/*178*/, /*->49847*/
/*49669*/     OPC_CheckInteger, 15, 
/*49671*/     OPC_MoveParent,
/*49672*/     OPC_RecordChild1, // #0 = $Vm
/*49673*/     OPC_SwitchType /*8 cases */, 20,  MVT::v8i8,// ->49696
/*49676*/       OPC_CheckChild1Type, MVT::v8i8,
/*49678*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49680*/       OPC_EmitInteger, MVT::i32, 14, 
/*49683*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49686*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 15:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VABSv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->49718
/*49698*/       OPC_CheckChild1Type, MVT::v4i16,
/*49700*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49702*/       OPC_EmitInteger, MVT::i32, 14, 
/*49705*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49708*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 15:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VABSv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->49740
/*49720*/       OPC_CheckChild1Type, MVT::v2i32,
/*49722*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49724*/       OPC_EmitInteger, MVT::i32, 14, 
/*49727*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49730*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 15:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VABSv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->49762
/*49742*/       OPC_CheckChild1Type, MVT::v16i8,
/*49744*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49746*/       OPC_EmitInteger, MVT::i32, 14, 
/*49749*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49752*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 15:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VABSv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->49784
/*49764*/       OPC_CheckChild1Type, MVT::v8i16,
/*49766*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49768*/       OPC_EmitInteger, MVT::i32, 14, 
/*49771*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49774*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 15:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VABSv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->49806
/*49786*/       OPC_CheckChild1Type, MVT::v4i32,
/*49788*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49790*/       OPC_EmitInteger, MVT::i32, 14, 
/*49793*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49796*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 15:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VABSv4i32:v4i32 QPR:v4i32:$Vm)
              /*SwitchType*/ 18,  MVT::v2f32,// ->49826
/*49808*/       OPC_CheckChild1Type, MVT::v2f32,
/*49810*/       OPC_EmitInteger, MVT::i32, 14, 
/*49813*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49816*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2f32 15:iPTR, DPR:v2f32:$src) - Complexity = 8
                // Dst: (VABSfd:v2f32 DPR:v2f32:$src)
              /*SwitchType*/ 18,  MVT::v4f32,// ->49846
/*49828*/       OPC_CheckChild1Type, MVT::v4f32,
/*49830*/       OPC_EmitInteger, MVT::i32, 14, 
/*49833*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49836*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 15:iPTR, QPR:v4f32:$src) - Complexity = 8
                // Dst: (VABSfq:v4f32 QPR:v4f32:$src)
              0, // EndSwitchType
/*49847*/   /*Scope*/ 10|128,1/*138*/, /*->49987*/
/*49849*/     OPC_CheckInteger, 59, 
/*49851*/     OPC_MoveParent,
/*49852*/     OPC_RecordChild1, // #0 = $Vm
/*49853*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->49876
/*49856*/       OPC_CheckChild1Type, MVT::v8i8,
/*49858*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49860*/       OPC_EmitInteger, MVT::i32, 14, 
/*49863*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49866*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 59:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQABSv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->49898
/*49878*/       OPC_CheckChild1Type, MVT::v4i16,
/*49880*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49882*/       OPC_EmitInteger, MVT::i32, 14, 
/*49885*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49888*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 59:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQABSv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->49920
/*49900*/       OPC_CheckChild1Type, MVT::v2i32,
/*49902*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49904*/       OPC_EmitInteger, MVT::i32, 14, 
/*49907*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49910*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 59:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQABSv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->49942
/*49922*/       OPC_CheckChild1Type, MVT::v16i8,
/*49924*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49926*/       OPC_EmitInteger, MVT::i32, 14, 
/*49929*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49932*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 59:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQABSv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->49964
/*49944*/       OPC_CheckChild1Type, MVT::v8i16,
/*49946*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49948*/       OPC_EmitInteger, MVT::i32, 14, 
/*49951*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49954*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 59:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQABSv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->49986
/*49966*/       OPC_CheckChild1Type, MVT::v4i32,
/*49968*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49970*/       OPC_EmitInteger, MVT::i32, 14, 
/*49973*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49976*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 59:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQABSv4i32:v4i32 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*49987*/   /*Scope*/ 10|128,1/*138*/, /*->50127*/
/*49989*/     OPC_CheckInteger, 69, 
/*49991*/     OPC_MoveParent,
/*49992*/     OPC_RecordChild1, // #0 = $Vm
/*49993*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->50016
/*49996*/       OPC_CheckChild1Type, MVT::v8i8,
/*49998*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50000*/       OPC_EmitInteger, MVT::i32, 14, 
/*50003*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50006*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 69:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQNEGv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->50038
/*50018*/       OPC_CheckChild1Type, MVT::v4i16,
/*50020*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50022*/       OPC_EmitInteger, MVT::i32, 14, 
/*50025*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50028*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 69:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQNEGv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->50060
/*50040*/       OPC_CheckChild1Type, MVT::v2i32,
/*50042*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50044*/       OPC_EmitInteger, MVT::i32, 14, 
/*50047*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50050*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 69:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQNEGv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->50082
/*50062*/       OPC_CheckChild1Type, MVT::v16i8,
/*50064*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50066*/       OPC_EmitInteger, MVT::i32, 14, 
/*50069*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50072*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 69:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQNEGv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->50104
/*50084*/       OPC_CheckChild1Type, MVT::v8i16,
/*50086*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50088*/       OPC_EmitInteger, MVT::i32, 14, 
/*50091*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50094*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 69:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQNEGv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->50126
/*50106*/       OPC_CheckChild1Type, MVT::v4i32,
/*50108*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50110*/       OPC_EmitInteger, MVT::i32, 14, 
/*50113*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50116*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 69:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQNEGv4i32:v4i32 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*50127*/   /*Scope*/ 10|128,1/*138*/, /*->50267*/
/*50129*/     OPC_CheckInteger, 22, 
/*50131*/     OPC_MoveParent,
/*50132*/     OPC_RecordChild1, // #0 = $Vm
/*50133*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->50156
/*50136*/       OPC_CheckChild1Type, MVT::v8i8,
/*50138*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50140*/       OPC_EmitInteger, MVT::i32, 14, 
/*50143*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50146*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 22:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VCLSv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->50178
/*50158*/       OPC_CheckChild1Type, MVT::v4i16,
/*50160*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50162*/       OPC_EmitInteger, MVT::i32, 14, 
/*50165*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50168*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 22:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VCLSv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->50200
/*50180*/       OPC_CheckChild1Type, MVT::v2i32,
/*50182*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50184*/       OPC_EmitInteger, MVT::i32, 14, 
/*50187*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50190*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 22:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VCLSv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->50222
/*50202*/       OPC_CheckChild1Type, MVT::v16i8,
/*50204*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50206*/       OPC_EmitInteger, MVT::i32, 14, 
/*50209*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50212*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 22:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VCLSv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->50244
/*50224*/       OPC_CheckChild1Type, MVT::v8i16,
/*50226*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50228*/       OPC_EmitInteger, MVT::i32, 14, 
/*50231*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50234*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 22:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VCLSv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->50266
/*50246*/       OPC_CheckChild1Type, MVT::v4i32,
/*50248*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50250*/       OPC_EmitInteger, MVT::i32, 14, 
/*50253*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50256*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 22:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VCLSv4i32:v4i32 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*50267*/   /*Scope*/ 72, /*->50340*/
/*50268*/     OPC_CheckInteger, 66, 
/*50270*/     OPC_MoveParent,
/*50271*/     OPC_RecordChild1, // #0 = $Vm
/*50272*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->50295
/*50275*/       OPC_CheckChild1Type, MVT::v8i16,
/*50277*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50279*/       OPC_EmitInteger, MVT::i32, 14, 
/*50282*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50285*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 66:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQMOVNsv8i8:v8i8 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->50317
/*50297*/       OPC_CheckChild1Type, MVT::v4i32,
/*50299*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50301*/       OPC_EmitInteger, MVT::i32, 14, 
/*50304*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50307*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 66:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQMOVNsv4i16:v4i16 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->50339
/*50319*/       OPC_CheckChild1Type, MVT::v2i64,
/*50321*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50323*/       OPC_EmitInteger, MVT::i32, 14, 
/*50326*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50329*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 66:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQMOVNsv2i32:v2i32 QPR:v2i64:$Vm)
              0, // EndSwitchType
/*50340*/   /*Scope*/ 72, /*->50413*/
/*50341*/     OPC_CheckInteger, 68, 
/*50343*/     OPC_MoveParent,
/*50344*/     OPC_RecordChild1, // #0 = $Vm
/*50345*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->50368
/*50348*/       OPC_CheckChild1Type, MVT::v8i16,
/*50350*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50352*/       OPC_EmitInteger, MVT::i32, 14, 
/*50355*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50358*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 68:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQMOVNuv8i8:v8i8 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->50390
/*50370*/       OPC_CheckChild1Type, MVT::v4i32,
/*50372*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50374*/       OPC_EmitInteger, MVT::i32, 14, 
/*50377*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50380*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 68:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQMOVNuv4i16:v4i16 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->50412
/*50392*/       OPC_CheckChild1Type, MVT::v2i64,
/*50394*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50396*/       OPC_EmitInteger, MVT::i32, 14, 
/*50399*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50402*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 68:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQMOVNuv2i32:v2i32 QPR:v2i64:$Vm)
              0, // EndSwitchType
/*50413*/   /*Scope*/ 72, /*->50486*/
/*50414*/     OPC_CheckInteger, 67, 
/*50416*/     OPC_MoveParent,
/*50417*/     OPC_RecordChild1, // #0 = $Vm
/*50418*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->50441
/*50421*/       OPC_CheckChild1Type, MVT::v8i16,
/*50423*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50425*/       OPC_EmitInteger, MVT::i32, 14, 
/*50428*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50431*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 67:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQMOVNsuv8i8:v8i8 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->50463
/*50443*/       OPC_CheckChild1Type, MVT::v4i32,
/*50445*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50447*/       OPC_EmitInteger, MVT::i32, 14, 
/*50450*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50453*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 67:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQMOVNsuv4i16:v4i16 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->50485
/*50465*/       OPC_CheckChild1Type, MVT::v2i64,
/*50467*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50469*/       OPC_EmitInteger, MVT::i32, 14, 
/*50472*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50475*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 67:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQMOVNsuv2i32:v2i32 QPR:v2i64:$Vm)
              0, // EndSwitchType
/*50486*/   /*Scope*/ 22, /*->50509*/
/*50487*/     OPC_CheckInteger, 27, 
/*50489*/     OPC_MoveParent,
/*50490*/     OPC_RecordChild1, // #0 = $Vm
/*50491*/     OPC_CheckPatternPredicate, 29, // (Subtarget->hasNEON()) && (Subtarget->hasFP16())
/*50493*/     OPC_EmitInteger, MVT::i32, 14, 
/*50496*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50499*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2h), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (intrinsic_wo_chain:v4i16 27:iPTR, QPR:v4f32:$Vm) - Complexity = 8
              // Dst: (VCVTf2h:v4i16 QPR:v4f32:$Vm)
/*50509*/   /*Scope*/ 24, /*->50534*/
/*50510*/     OPC_CheckInteger, 109, 
/*50512*/     OPC_MoveParent,
/*50513*/     OPC_RecordChild1, // #0 = $Vn
/*50514*/     OPC_RecordChild2, // #1 = $Vm
/*50515*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50517*/     OPC_EmitInteger, MVT::i32, 14, 
/*50520*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50523*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTBL1), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v8i8 109:iPTR, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
              // Dst: (VTBL1:v8i8 VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*50534*/   /*Scope*/ 26, /*->50561*/
/*50535*/     OPC_CheckInteger, 113, 
/*50537*/     OPC_MoveParent,
/*50538*/     OPC_RecordChild1, // #0 = $orig
/*50539*/     OPC_RecordChild2, // #1 = $Vn
/*50540*/     OPC_RecordChild3, // #2 = $Vm
/*50541*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50543*/     OPC_EmitInteger, MVT::i32, 14, 
/*50546*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50549*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTBX1), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (intrinsic_wo_chain:v8i8 113:iPTR, DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
              // Dst: (VTBX1:v8i8 DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*50561*/   /*Scope*/ 72, /*->50634*/
/*50562*/     OPC_CheckInteger, 28, 
/*50564*/     OPC_MoveParent,
/*50565*/     OPC_RecordChild1, // #0 = $Vm
/*50566*/     OPC_Scope, 32, /*->50600*/ // 2 children in Scope
/*50568*/       OPC_CheckChild1Type, MVT::v2i32,
/*50570*/       OPC_RecordChild2, // #1 = $SIMM
/*50571*/       OPC_MoveChild, 2,
/*50573*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50576*/       OPC_MoveParent,
/*50577*/       OPC_CheckType, MVT::v2f32,
/*50579*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50581*/       OPC_EmitConvertToTarget, 1,
/*50583*/       OPC_EmitInteger, MVT::i32, 14, 
/*50586*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50589*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2fd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2f32 28:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxs2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*50600*/     /*Scope*/ 32, /*->50633*/
/*50601*/       OPC_CheckChild1Type, MVT::v4i32,
/*50603*/       OPC_RecordChild2, // #1 = $SIMM
/*50604*/       OPC_MoveChild, 2,
/*50606*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50609*/       OPC_MoveParent,
/*50610*/       OPC_CheckType, MVT::v4f32,
/*50612*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50614*/       OPC_EmitConvertToTarget, 1,
/*50616*/       OPC_EmitInteger, MVT::i32, 14, 
/*50619*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50622*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2fq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 28:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxs2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*50633*/     0, /*End of Scope*/
/*50634*/   /*Scope*/ 72, /*->50707*/
/*50635*/     OPC_CheckInteger, 29, 
/*50637*/     OPC_MoveParent,
/*50638*/     OPC_RecordChild1, // #0 = $Vm
/*50639*/     OPC_Scope, 32, /*->50673*/ // 2 children in Scope
/*50641*/       OPC_CheckChild1Type, MVT::v2i32,
/*50643*/       OPC_RecordChild2, // #1 = $SIMM
/*50644*/       OPC_MoveChild, 2,
/*50646*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50649*/       OPC_MoveParent,
/*50650*/       OPC_CheckType, MVT::v2f32,
/*50652*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50654*/       OPC_EmitConvertToTarget, 1,
/*50656*/       OPC_EmitInteger, MVT::i32, 14, 
/*50659*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50662*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2fd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2f32 29:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxu2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*50673*/     /*Scope*/ 32, /*->50706*/
/*50674*/       OPC_CheckChild1Type, MVT::v4i32,
/*50676*/       OPC_RecordChild2, // #1 = $SIMM
/*50677*/       OPC_MoveChild, 2,
/*50679*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50682*/       OPC_MoveParent,
/*50683*/       OPC_CheckType, MVT::v4f32,
/*50685*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50687*/       OPC_EmitConvertToTarget, 1,
/*50689*/       OPC_EmitInteger, MVT::i32, 14, 
/*50692*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50695*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2fq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 29:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxu2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*50706*/     0, /*End of Scope*/
/*50707*/   /*Scope*/ 58, /*->50766*/
/*50708*/     OPC_CheckInteger, 86, 
/*50710*/     OPC_MoveParent,
/*50711*/     OPC_RecordChild1, // #0 = $Vn
/*50712*/     OPC_SwitchType /*2 cases */, 24,  MVT::v2f32,// ->50739
/*50715*/       OPC_CheckChild1Type, MVT::v2f32,
/*50717*/       OPC_RecordChild2, // #1 = $Vm
/*50718*/       OPC_CheckChild2Type, MVT::v2f32,
/*50720*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50722*/       OPC_EmitInteger, MVT::i32, 14, 
/*50725*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50728*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 86:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRECPSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->50765
/*50741*/       OPC_CheckChild1Type, MVT::v4f32,
/*50743*/       OPC_RecordChild2, // #1 = $Vm
/*50744*/       OPC_CheckChild2Type, MVT::v4f32,
/*50746*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50748*/       OPC_EmitInteger, MVT::i32, 14, 
/*50751*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50754*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 86:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRECPSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*50766*/   /*Scope*/ 58, /*->50825*/
/*50767*/     OPC_CheckInteger, 93, 
/*50769*/     OPC_MoveParent,
/*50770*/     OPC_RecordChild1, // #0 = $Vn
/*50771*/     OPC_SwitchType /*2 cases */, 24,  MVT::v2f32,// ->50798
/*50774*/       OPC_CheckChild1Type, MVT::v2f32,
/*50776*/       OPC_RecordChild2, // #1 = $Vm
/*50777*/       OPC_CheckChild2Type, MVT::v2f32,
/*50779*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50781*/       OPC_EmitInteger, MVT::i32, 14, 
/*50784*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50787*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 93:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->50824
/*50800*/       OPC_CheckChild1Type, MVT::v4f32,
/*50802*/       OPC_RecordChild2, // #1 = $Vm
/*50803*/       OPC_CheckChild2Type, MVT::v4f32,
/*50805*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50807*/       OPC_EmitInteger, MVT::i32, 14, 
/*50810*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50813*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 93:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*50825*/   /*Scope*/ 22, /*->50848*/
/*50826*/     OPC_CheckInteger, 30, 
/*50828*/     OPC_MoveParent,
/*50829*/     OPC_RecordChild1, // #0 = $Vm
/*50830*/     OPC_CheckPatternPredicate, 29, // (Subtarget->hasNEON()) && (Subtarget->hasFP16())
/*50832*/     OPC_EmitInteger, MVT::i32, 14, 
/*50835*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50838*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTh2f), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (intrinsic_wo_chain:v4f32 30:iPTR, DPR:v4i16:$Vm) - Complexity = 8
              // Dst: (VCVTh2f:v4f32 DPR:v4i16:$Vm)
/*50848*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 31|128,2/*287*/,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->51140
/*50853*/   OPC_Scope, 6|128,1/*134*/, /*->50990*/ // 2 children in Scope
/*50856*/     OPC_MoveChild, 0,
/*50858*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*50861*/     OPC_RecordChild0, // #0 = $Rm
/*50862*/     OPC_RecordChild1, // #1 = $rot
/*50863*/     OPC_MoveChild, 1,
/*50865*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50868*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*50870*/     OPC_CheckType, MVT::i32,
/*50872*/     OPC_MoveParent,
/*50873*/     OPC_MoveParent,
/*50874*/     OPC_MoveChild, 1,
/*50876*/     OPC_Scope, 55, /*->50933*/ // 2 children in Scope
/*50878*/       OPC_CheckValueType, MVT::i8,
/*50880*/       OPC_MoveParent,
/*50881*/       OPC_Scope, 24, /*->50907*/ // 2 children in Scope
/*50883*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*50885*/         OPC_EmitConvertToTarget, 1,
/*50887*/         OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*50890*/         OPC_EmitInteger, MVT::i32, 14, 
/*50893*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50896*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                  // Dst: (SXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*50907*/       /*Scope*/ 24, /*->50932*/
/*50908*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*50910*/         OPC_EmitConvertToTarget, 1,
/*50912*/         OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*50915*/         OPC_EmitInteger, MVT::i32, 14, 
/*50918*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50921*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                  // Dst: (t2SXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*50932*/       0, /*End of Scope*/
/*50933*/     /*Scope*/ 55, /*->50989*/
/*50934*/       OPC_CheckValueType, MVT::i16,
/*50936*/       OPC_MoveParent,
/*50937*/       OPC_Scope, 24, /*->50963*/ // 2 children in Scope
/*50939*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*50941*/         OPC_EmitConvertToTarget, 1,
/*50943*/         OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*50946*/         OPC_EmitInteger, MVT::i32, 14, 
/*50949*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50952*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTH), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                  // Dst: (SXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*50963*/       /*Scope*/ 24, /*->50988*/
/*50964*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*50966*/         OPC_EmitConvertToTarget, 1,
/*50968*/         OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*50971*/         OPC_EmitInteger, MVT::i32, 14, 
/*50974*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50977*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTH), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                  // Dst: (t2SXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*50988*/       0, /*End of Scope*/
/*50989*/     0, /*End of Scope*/
/*50990*/   /*Scope*/ 19|128,1/*147*/, /*->51139*/
/*50992*/     OPC_RecordChild0, // #0 = $Src
/*50993*/     OPC_MoveChild, 1,
/*50995*/     OPC_Scope, 70, /*->51067*/ // 2 children in Scope
/*50997*/       OPC_CheckValueType, MVT::i8,
/*50999*/       OPC_MoveParent,
/*51000*/       OPC_Scope, 22, /*->51024*/ // 3 children in Scope
/*51002*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*51004*/         OPC_EmitInteger, MVT::i32, 0, 
/*51007*/         OPC_EmitInteger, MVT::i32, 14, 
/*51010*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51013*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sext_inreg:i32 GPR:i32:$Src, i8:Other) - Complexity = 3
                  // Dst: (SXTB:i32 GPR:i32:$Src, 0:i32)
/*51024*/       /*Scope*/ 18, /*->51043*/
/*51025*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*51027*/         OPC_EmitInteger, MVT::i32, 14, 
/*51030*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51033*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSXTB), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 tGPR:i32:$Rm, i8:Other) - Complexity = 3
                  // Dst: (tSXTB:i32 tGPR:i32:$Rm)
/*51043*/       /*Scope*/ 22, /*->51066*/
/*51044*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*51046*/         OPC_EmitInteger, MVT::i32, 0, 
/*51049*/         OPC_EmitInteger, MVT::i32, 14, 
/*51052*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51055*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sext_inreg:i32 rGPR:i32:$Src, i8:Other) - Complexity = 3
                  // Dst: (t2SXTB:i32 rGPR:i32:$Src, 0:i32)
/*51066*/       0, /*End of Scope*/
/*51067*/     /*Scope*/ 70, /*->51138*/
/*51068*/       OPC_CheckValueType, MVT::i16,
/*51070*/       OPC_MoveParent,
/*51071*/       OPC_Scope, 22, /*->51095*/ // 3 children in Scope
/*51073*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*51075*/         OPC_EmitInteger, MVT::i32, 0, 
/*51078*/         OPC_EmitInteger, MVT::i32, 14, 
/*51081*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51084*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTH), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sext_inreg:i32 GPR:i32:$Src, i16:Other) - Complexity = 3
                  // Dst: (SXTH:i32 GPR:i32:$Src, 0:i32)
/*51095*/       /*Scope*/ 18, /*->51114*/
/*51096*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*51098*/         OPC_EmitInteger, MVT::i32, 14, 
/*51101*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51104*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSXTH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 tGPR:i32:$Rm, i16:Other) - Complexity = 3
                  // Dst: (tSXTH:i32 tGPR:i32:$Rm)
/*51114*/       /*Scope*/ 22, /*->51137*/
/*51115*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*51117*/         OPC_EmitInteger, MVT::i32, 0, 
/*51120*/         OPC_EmitInteger, MVT::i32, 14, 
/*51123*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51126*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTH), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sext_inreg:i32 rGPR:i32:$Src, i16:Other) - Complexity = 3
                  // Dst: (t2SXTH:i32 rGPR:i32:$Src, 0:i32)
/*51137*/       0, /*End of Scope*/
/*51138*/     0, /*End of Scope*/
/*51139*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 63,  TARGET_VAL(ISD::CALLSEQ_END),// ->51206
/*51143*/   OPC_RecordNode,   // #0 = 'ARMcallseq_end' chained node
/*51144*/   OPC_CaptureGlueInput,
/*51145*/   OPC_RecordChild1, // #1 = $amt1
/*51146*/   OPC_MoveChild, 1,
/*51148*/   OPC_SwitchOpcode /*2 cases */, 26,  TARGET_VAL(ISD::TargetConstant),// ->51178
/*51152*/     OPC_MoveParent,
/*51153*/     OPC_RecordChild2, // #2 = $amt2
/*51154*/     OPC_MoveChild, 2,
/*51156*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*51159*/     OPC_MoveParent,
/*51160*/     OPC_EmitMergeInputChains1_0,
/*51161*/     OPC_EmitInteger, MVT::i32, 14, 
/*51164*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51167*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (ARMcallseq_end (timm:i32):$amt1, (timm:i32):$amt2) - Complexity = 9
              // Dst: (ADJCALLSTACKUP:i32 (timm:i32):$amt1, (timm:i32):$amt2)
            /*SwitchOpcode*/ 24,  TARGET_VAL(ISD::Constant),// ->51205
/*51181*/     OPC_MoveParent,
/*51182*/     OPC_RecordChild2, // #2 = $amt2
/*51183*/     OPC_MoveChild, 2,
/*51185*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51188*/     OPC_MoveParent,
/*51189*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*51191*/     OPC_EmitMergeInputChains1_0,
/*51192*/     OPC_EmitConvertToTarget, 1,
/*51194*/     OPC_EmitConvertToTarget, 2,
/*51196*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
              // Src: (ARMcallseq_end (imm:i32):$amt1, (imm:i32):$amt2) - Complexity = 9
              // Dst: (tADJCALLSTACKUP:i32 (imm:i32):$amt1, (imm:i32):$amt2)
            0, // EndSwitchOpcode
          /*SwitchOpcode*/ 82,  TARGET_VAL(ARMISD::WrapperJT),// ->51291
/*51209*/   OPC_RecordChild0, // #0 = $dst
/*51210*/   OPC_MoveChild, 0,
/*51212*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*51215*/   OPC_MoveParent,
/*51216*/   OPC_RecordChild1, // #1 = $id
/*51217*/   OPC_MoveChild, 1,
/*51219*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51222*/   OPC_MoveParent,
/*51223*/   OPC_Scope, 21, /*->51246*/ // 3 children in Scope
/*51225*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*51227*/     OPC_EmitConvertToTarget, 1,
/*51229*/     OPC_EmitInteger, MVT::i32, 14, 
/*51232*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51235*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrelJT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
              // Dst: (LEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*51246*/   /*Scope*/ 21, /*->51268*/
/*51247*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*51249*/     OPC_EmitConvertToTarget, 1,
/*51251*/     OPC_EmitInteger, MVT::i32, 14, 
/*51254*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51257*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrelJT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
              // Dst: (tLEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*51268*/   /*Scope*/ 21, /*->51290*/
/*51269*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*51271*/     OPC_EmitConvertToTarget, 1,
/*51273*/     OPC_EmitInteger, MVT::i32, 14, 
/*51276*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51279*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrelJT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
              // Dst: (t2LEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*51290*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 34,  TARGET_VAL(ARMISD::BR2_JT),// ->51328
/*51294*/   OPC_RecordNode,   // #0 = 'ARMbr2jt' chained node
/*51295*/   OPC_RecordChild1, // #1 = $target
/*51296*/   OPC_CheckChild1Type, MVT::i32,
/*51298*/   OPC_RecordChild2, // #2 = $index
/*51299*/   OPC_RecordChild3, // #3 = $jt
/*51300*/   OPC_MoveChild, 3,
/*51302*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*51305*/   OPC_MoveParent,
/*51306*/   OPC_RecordChild4, // #4 = $id
/*51307*/   OPC_MoveChild, 4,
/*51309*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51312*/   OPC_MoveParent,
/*51313*/   OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*51315*/   OPC_EmitMergeInputChains1_0,
/*51316*/   OPC_EmitConvertToTarget, 4,
/*51318*/   OPC_MorphNodeTo, TARGET_VAL(ARM::t2BR_JT), 0|OPFL_Chain,
                0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 5, 
            // Src: (ARMbr2jt GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
            // Dst: (t2BR_JT GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt, (imm:i32):$id)
          /*SwitchOpcode*/ 33,  TARGET_VAL(ARMISD::COPY_STRUCT_BYVAL),// ->51364
/*51331*/   OPC_RecordNode,   // #0 = 'ARMcopystructbyval' chained node
/*51332*/   OPC_CaptureGlueInput,
/*51333*/   OPC_RecordChild1, // #1 = $dst
/*51334*/   OPC_RecordChild2, // #2 = $src
/*51335*/   OPC_RecordChild3, // #3 = $size
/*51336*/   OPC_MoveChild, 3,
/*51338*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51341*/   OPC_MoveParent,
/*51342*/   OPC_RecordChild4, // #4 = $alignment
/*51343*/   OPC_MoveChild, 4,
/*51345*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51348*/   OPC_MoveParent,
/*51349*/   OPC_EmitMergeInputChains1_0,
/*51350*/   OPC_EmitConvertToTarget, 3,
/*51352*/   OPC_EmitConvertToTarget, 4,
/*51354*/   OPC_MorphNodeTo, TARGET_VAL(ARM::COPY_STRUCT_BYVAL_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                0/*#VTs*/, 4/*#Ops*/, 1, 2, 5, 6, 
            // Src: (ARMcopystructbyval GPR:i32:$dst, GPR:i32:$src, (imm:i32):$size, (imm:i32):$alignment) - Complexity = 9
            // Dst: (COPY_STRUCT_BYVAL_I32 GPR:i32:$dst, GPR:i32:$src, (imm:i32):$size, (imm:i32):$alignment)
          /*SwitchOpcode*/ 59,  TARGET_VAL(ARMISD::BFI),// ->51426
/*51367*/   OPC_RecordChild0, // #0 = $src
/*51368*/   OPC_RecordChild1, // #1 = $Rn
/*51369*/   OPC_RecordChild2, // #2 = $imm
/*51370*/   OPC_MoveChild, 2,
/*51372*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51375*/   OPC_CheckPredicate, 23, // Predicate_bf_inv_mask_imm
/*51377*/   OPC_MoveParent,
/*51378*/   OPC_Scope, 22, /*->51402*/ // 2 children in Scope
/*51380*/     OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*51382*/     OPC_EmitConvertToTarget, 2,
/*51384*/     OPC_EmitInteger, MVT::i32, 14, 
/*51387*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51390*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BFI), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (ARMbfi:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
              // Dst: (BFI:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32):$imm)
/*51402*/   /*Scope*/ 22, /*->51425*/
/*51403*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*51405*/     OPC_EmitConvertToTarget, 2,
/*51407*/     OPC_EmitInteger, MVT::i32, 14, 
/*51410*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51413*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2BFI), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (ARMbfi:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
              // Dst: (t2BFI:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32):$imm)
/*51425*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 41|128,1/*169*/,  TARGET_VAL(ISD::ADDC),// ->51599
/*51430*/   OPC_RecordChild0, // #0 = $lhs
/*51431*/   OPC_RecordChild1, // #1 = $rhs
/*51432*/   OPC_Scope, 9|128,1/*137*/, /*->51572*/ // 2 children in Scope
/*51435*/     OPC_MoveChild, 1,
/*51437*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51440*/     OPC_Scope, 30, /*->51472*/ // 4 children in Scope
/*51442*/       OPC_CheckPredicate, 5, // Predicate_imm0_7
/*51444*/       OPC_MoveParent,
/*51445*/       OPC_CheckType, MVT::i32,
/*51447*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*51449*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*51452*/       OPC_EmitConvertToTarget, 1,
/*51454*/       OPC_EmitInteger, MVT::i32, 14, 
/*51457*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51460*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi3), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs) - Complexity = 7
                // Dst: (tADDi3:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs)
/*51472*/     /*Scope*/ 30, /*->51503*/
/*51473*/       OPC_CheckPredicate, 6, // Predicate_imm8_255
/*51475*/       OPC_MoveParent,
/*51476*/       OPC_CheckType, MVT::i32,
/*51478*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*51480*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*51483*/       OPC_EmitConvertToTarget, 1,
/*51485*/       OPC_EmitInteger, MVT::i32, 14, 
/*51488*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51491*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi8), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs) - Complexity = 7
                // Dst: (tADDi8:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs)
/*51503*/     /*Scope*/ 33, /*->51537*/
/*51504*/       OPC_CheckPredicate, 7, // Predicate_imm0_7_neg
/*51506*/       OPC_MoveParent,
/*51507*/       OPC_CheckType, MVT::i32,
/*51509*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*51511*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*51514*/       OPC_EmitConvertToTarget, 1,
/*51516*/       OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*51519*/       OPC_EmitInteger, MVT::i32, 14, 
/*51522*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51525*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi3), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                // Dst: (tSUBi3:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_7_neg>>:$rhs))
/*51537*/     /*Scope*/ 33, /*->51571*/
/*51538*/       OPC_CheckPredicate, 8, // Predicate_imm8_255_neg
/*51540*/       OPC_MoveParent,
/*51541*/       OPC_CheckType, MVT::i32,
/*51543*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*51545*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*51548*/       OPC_EmitConvertToTarget, 1,
/*51550*/       OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*51553*/       OPC_EmitInteger, MVT::i32, 14, 
/*51556*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51559*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi8), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                // Dst: (tSUBi8:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm8_255_neg>>:$rhs))
/*51571*/     0, /*End of Scope*/
/*51572*/   /*Scope*/ 25, /*->51598*/
/*51573*/     OPC_CheckType, MVT::i32,
/*51575*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*51577*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*51580*/     OPC_EmitInteger, MVT::i32, 14, 
/*51583*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51586*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADDrr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (addc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
              // Dst: (tADDrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*51598*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 122|128,16/*2170*/,  TARGET_VAL(ISD::FADD),// ->53773
/*51603*/   OPC_Scope, 113, /*->51718*/ // 16 children in Scope
/*51605*/     OPC_MoveChild, 0,
/*51607*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*51610*/     OPC_MoveChild, 0,
/*51612*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*51615*/     OPC_RecordChild0, // #0 = $Dn
/*51616*/     OPC_RecordChild1, // #1 = $Dm
/*51617*/     OPC_CheckPredicate, 88, // Predicate_fmul_su
/*51619*/     OPC_MoveParent,
/*51620*/     OPC_MoveParent,
/*51621*/     OPC_RecordChild1, // #2 = $Ddin
/*51622*/     OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*51624*/     OPC_SwitchType /*2 cases */, 44,  MVT::f64,// ->51671
/*51627*/       OPC_Scope, 20, /*->51649*/ // 2 children in Scope
/*51629*/         OPC_CheckPatternPredicate, 30, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*51631*/         OPC_EmitInteger, MVT::i32, 14, 
/*51634*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51637*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*51649*/       /*Scope*/ 20, /*->51670*/
/*51650*/         OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*51652*/         OPC_EmitInteger, MVT::i32, 14, 
/*51655*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51658*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*51670*/       0, /*End of Scope*/
              /*SwitchType*/ 44,  MVT::f32,// ->51717
/*51673*/       OPC_Scope, 20, /*->51695*/ // 2 children in Scope
/*51675*/         OPC_CheckPatternPredicate, 32, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*51677*/         OPC_EmitInteger, MVT::i32, 14, 
/*51680*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51683*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*51695*/       /*Scope*/ 20, /*->51716*/
/*51696*/         OPC_CheckPatternPredicate, 33, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*51698*/         OPC_EmitInteger, MVT::i32, 14, 
/*51701*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51704*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*51716*/       0, /*End of Scope*/
              0, // EndSwitchType
/*51718*/   /*Scope*/ 113, /*->51832*/
/*51719*/     OPC_RecordChild0, // #0 = $Ddin
/*51720*/     OPC_MoveChild, 1,
/*51722*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*51725*/     OPC_MoveChild, 0,
/*51727*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*51730*/     OPC_RecordChild0, // #1 = $Dn
/*51731*/     OPC_RecordChild1, // #2 = $Dm
/*51732*/     OPC_CheckPredicate, 88, // Predicate_fmul_su
/*51734*/     OPC_MoveParent,
/*51735*/     OPC_MoveParent,
/*51736*/     OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*51738*/     OPC_SwitchType /*2 cases */, 44,  MVT::f64,// ->51785
/*51741*/       OPC_Scope, 20, /*->51763*/ // 2 children in Scope
/*51743*/         OPC_CheckPatternPredicate, 30, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*51745*/         OPC_EmitInteger, MVT::i32, 14, 
/*51748*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51751*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*51763*/       /*Scope*/ 20, /*->51784*/
/*51764*/         OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*51766*/         OPC_EmitInteger, MVT::i32, 14, 
/*51769*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51772*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*51784*/       0, /*End of Scope*/
              /*SwitchType*/ 44,  MVT::f32,// ->51831
/*51787*/       OPC_Scope, 20, /*->51809*/ // 2 children in Scope
/*51789*/         OPC_CheckPatternPredicate, 32, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*51791*/         OPC_EmitInteger, MVT::i32, 14, 
/*51794*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51797*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*51809*/       /*Scope*/ 20, /*->51830*/
/*51810*/         OPC_CheckPatternPredicate, 33, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*51812*/         OPC_EmitInteger, MVT::i32, 14, 
/*51815*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51818*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*51830*/       0, /*End of Scope*/
              0, // EndSwitchType
/*51832*/   /*Scope*/ 59, /*->51892*/
/*51833*/     OPC_MoveChild, 0,
/*51835*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*51838*/     OPC_RecordChild0, // #0 = $Dn
/*51839*/     OPC_RecordChild1, // #1 = $Dm
/*51840*/     OPC_CheckPredicate, 88, // Predicate_fmul_su
/*51842*/     OPC_MoveParent,
/*51843*/     OPC_RecordChild1, // #2 = $Ddin
/*51844*/     OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*51846*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->51869
/*51849*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*51851*/       OPC_EmitInteger, MVT::i32, 14, 
/*51854*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51857*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->51891
/*51871*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*51873*/       OPC_EmitInteger, MVT::i32, 14, 
/*51876*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51879*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*51892*/   /*Scope*/ 59, /*->51952*/
/*51893*/     OPC_RecordChild0, // #0 = $dstin
/*51894*/     OPC_MoveChild, 1,
/*51896*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*51899*/     OPC_RecordChild0, // #1 = $a
/*51900*/     OPC_RecordChild1, // #2 = $b
/*51901*/     OPC_CheckPredicate, 88, // Predicate_fmul_su
/*51903*/     OPC_MoveParent,
/*51904*/     OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*51906*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->51929
/*51909*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*51911*/       OPC_EmitInteger, MVT::i32, 14, 
/*51914*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51917*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 20,  MVT::f32,// ->51951
/*51931*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*51933*/       OPC_EmitInteger, MVT::i32, 14, 
/*51936*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51939*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
              0, // EndSwitchType
/*51952*/   /*Scope*/ 59, /*->52012*/
/*51953*/     OPC_MoveChild, 0,
/*51955*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*51958*/     OPC_RecordChild0, // #0 = $Dn
/*51959*/     OPC_RecordChild1, // #1 = $Dm
/*51960*/     OPC_CheckPredicate, 88, // Predicate_fmul_su
/*51962*/     OPC_MoveParent,
/*51963*/     OPC_RecordChild1, // #2 = $Ddin
/*51964*/     OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*51966*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->51989
/*51969*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*51971*/       OPC_EmitInteger, MVT::i32, 14, 
/*51974*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51977*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->52011
/*51991*/       OPC_CheckPatternPredicate, 33, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*51993*/       OPC_EmitInteger, MVT::i32, 14, 
/*51996*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51999*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*52012*/   /*Scope*/ 97|128,2/*353*/, /*->52367*/
/*52014*/     OPC_RecordChild0, // #0 = $dstin
/*52015*/     OPC_MoveChild, 1,
/*52017*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*52020*/     OPC_RecordChild0, // #1 = $a
/*52021*/     OPC_RecordChild1, // #2 = $b
/*52022*/     OPC_Scope, 51, /*->52075*/ // 2 children in Scope
/*52024*/       OPC_CheckPredicate, 88, // Predicate_fmul_su
/*52026*/       OPC_MoveParent,
/*52027*/       OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*52029*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->52052
/*52032*/         OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*52034*/         OPC_EmitInteger, MVT::i32, 14, 
/*52037*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52040*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
                /*SwitchType*/ 20,  MVT::f32,// ->52074
/*52054*/         OPC_CheckPatternPredicate, 33, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*52056*/         OPC_EmitInteger, MVT::i32, 14, 
/*52059*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52062*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
                0, // EndSwitchType
/*52075*/     /*Scope*/ 33|128,2/*289*/, /*->52366*/
/*52077*/       OPC_MoveParent,
/*52078*/       OPC_CheckType, MVT::f32,
/*52080*/       OPC_Scope, 12|128,1/*140*/, /*->52223*/ // 2 children in Scope
/*52083*/         OPC_CheckPatternPredicate, 34, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*52085*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*52092*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52095*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*52104*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52107*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*52117*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*52124*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52127*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*52136*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52139*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*52149*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*52156*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52159*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*52168*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52171*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*52181*/         OPC_EmitInteger, MVT::i32, 14, 
/*52184*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52187*/         OPC_EmitNode, TARGET_VAL(ARM::VMLAfd), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*52199*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52202*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*52211*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52214*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*52223*/       /*Scope*/ 12|128,1/*140*/, /*->52365*/
/*52225*/         OPC_CheckPatternPredicate, 35, // (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*52227*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*52234*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52237*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*52246*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52249*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*52259*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*52266*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52269*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*52278*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52281*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*52291*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*52298*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52301*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*52310*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52313*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*52323*/         OPC_EmitInteger, MVT::i32, 14, 
/*52326*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52329*/         OPC_EmitNode, TARGET_VAL(ARM::VFMAfd), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*52341*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52344*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*52353*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52356*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*52365*/       0, /*End of Scope*/
/*52366*/     0, /*End of Scope*/
/*52367*/   /*Scope*/ 41|128,2/*297*/, /*->52666*/
/*52369*/     OPC_MoveChild, 0,
/*52371*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*52374*/     OPC_RecordChild0, // #0 = $a
/*52375*/     OPC_RecordChild1, // #1 = $b
/*52376*/     OPC_MoveParent,
/*52377*/     OPC_RecordChild1, // #2 = $acc
/*52378*/     OPC_CheckType, MVT::f32,
/*52380*/     OPC_Scope, 12|128,1/*140*/, /*->52523*/ // 2 children in Scope
/*52383*/       OPC_CheckPatternPredicate, 34, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*52385*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*52392*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52395*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*52404*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52407*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7
/*52417*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*52424*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52427*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*52436*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52439*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12
/*52449*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*52456*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52459*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*52468*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52471*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17
/*52481*/       OPC_EmitInteger, MVT::i32, 14, 
/*52484*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52487*/       OPC_EmitNode, TARGET_VAL(ARM::VMLAfd), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*52499*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52502*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*52511*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52514*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*52523*/     /*Scope*/ 12|128,1/*140*/, /*->52665*/
/*52525*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*52527*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*52534*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52537*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*52546*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52549*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7
/*52559*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*52566*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52569*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*52578*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52581*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12
/*52591*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*52598*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52601*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*52610*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52613*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17
/*52623*/       OPC_EmitInteger, MVT::i32, 14, 
/*52626*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52629*/       OPC_EmitNode, TARGET_VAL(ARM::VFMAfd), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*52641*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52644*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*52653*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52656*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*52665*/     0, /*End of Scope*/
/*52666*/   /*Scope*/ 38|128,2/*294*/, /*->52962*/
/*52668*/     OPC_RecordChild0, // #0 = $Dn
/*52669*/     OPC_Scope, 29|128,1/*157*/, /*->52829*/ // 2 children in Scope
/*52672*/       OPC_RecordChild1, // #1 = $Dm
/*52673*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->52695
/*52676*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*52678*/         OPC_EmitInteger, MVT::i32, 14, 
/*52681*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52684*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VADDD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 2|128,1/*130*/,  MVT::f32,// ->52828
/*52698*/         OPC_Scope, 19, /*->52719*/ // 2 children in Scope
/*52700*/           OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*52702*/           OPC_EmitInteger, MVT::i32, 14, 
/*52705*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52708*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VADDS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fadd:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VADDS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*52719*/         /*Scope*/ 107, /*->52827*/
/*52720*/           OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*52722*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*52729*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52732*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*52741*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52744*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*52754*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*52761*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52764*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*52773*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52776*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*52786*/           OPC_EmitInteger, MVT::i32, 14, 
/*52789*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52792*/           OPC_EmitNode, TARGET_VAL(ARM::VADDfd), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*52803*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52806*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*52815*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52818*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                    // Src: (fadd:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VADDfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*52827*/         0, /*End of Scope*/
                0, // EndSwitchType
/*52829*/     /*Scope*/ 2|128,1/*130*/, /*->52961*/
/*52831*/       OPC_MoveChild, 1,
/*52833*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*52836*/       OPC_Scope, 74, /*->52912*/ // 2 children in Scope
/*52838*/         OPC_RecordChild0, // #1 = $Vn
/*52839*/         OPC_MoveChild, 1,
/*52841*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*52844*/         OPC_RecordChild0, // #2 = $Vm
/*52845*/         OPC_CheckChild0Type, MVT::v2f32,
/*52847*/         OPC_RecordChild1, // #3 = $lane
/*52848*/         OPC_MoveChild, 1,
/*52850*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52853*/         OPC_MoveParent,
/*52854*/         OPC_MoveParent,
/*52855*/         OPC_CheckPredicate, 88, // Predicate_fmul_su
/*52857*/         OPC_MoveParent,
/*52858*/         OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*52860*/         OPC_SwitchType /*2 cases */, 23,  MVT::v2f32,// ->52886
/*52863*/           OPC_CheckPatternPredicate, 37, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*52865*/           OPC_EmitConvertToTarget, 3,
/*52867*/           OPC_EmitInteger, MVT::i32, 14, 
/*52870*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52873*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                        1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                    // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 23,  MVT::v4f32,// ->52911
/*52888*/           OPC_CheckPatternPredicate, 37, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*52890*/           OPC_EmitConvertToTarget, 3,
/*52892*/           OPC_EmitInteger, MVT::i32, 14, 
/*52895*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52898*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                    // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*52912*/       /*Scope*/ 47, /*->52960*/
/*52913*/         OPC_MoveChild, 0,
/*52915*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*52918*/         OPC_RecordChild0, // #1 = $Vm
/*52919*/         OPC_CheckChild0Type, MVT::v2f32,
/*52921*/         OPC_RecordChild1, // #2 = $lane
/*52922*/         OPC_MoveChild, 1,
/*52924*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52927*/         OPC_MoveParent,
/*52928*/         OPC_MoveParent,
/*52929*/         OPC_RecordChild1, // #3 = $Vn
/*52930*/         OPC_CheckPredicate, 88, // Predicate_fmul_su
/*52932*/         OPC_MoveParent,
/*52933*/         OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*52935*/         OPC_CheckType, MVT::v2f32,
/*52937*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*52939*/         OPC_EmitConvertToTarget, 2,
/*52941*/         OPC_EmitInteger, MVT::i32, 14, 
/*52944*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52947*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*52960*/       0, /*End of Scope*/
/*52961*/     0, /*End of Scope*/
/*52962*/   /*Scope*/ 105, /*->53068*/
/*52963*/     OPC_MoveChild, 0,
/*52965*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*52968*/     OPC_Scope, 48, /*->53018*/ // 2 children in Scope
/*52970*/       OPC_RecordChild0, // #0 = $Vn
/*52971*/       OPC_MoveChild, 1,
/*52973*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*52976*/       OPC_RecordChild0, // #1 = $Vm
/*52977*/       OPC_CheckChild0Type, MVT::v2f32,
/*52979*/       OPC_RecordChild1, // #2 = $lane
/*52980*/       OPC_MoveChild, 1,
/*52982*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52985*/       OPC_MoveParent,
/*52986*/       OPC_MoveParent,
/*52987*/       OPC_CheckPredicate, 88, // Predicate_fmul_su
/*52989*/       OPC_MoveParent,
/*52990*/       OPC_RecordChild1, // #3 = $src1
/*52991*/       OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*52993*/       OPC_CheckType, MVT::v2f32,
/*52995*/       OPC_CheckPatternPredicate, 37, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*52997*/       OPC_EmitConvertToTarget, 2,
/*52999*/       OPC_EmitInteger, MVT::i32, 14, 
/*53002*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53005*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*53018*/     /*Scope*/ 48, /*->53067*/
/*53019*/       OPC_MoveChild, 0,
/*53021*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*53024*/       OPC_RecordChild0, // #0 = $Vm
/*53025*/       OPC_CheckChild0Type, MVT::v2f32,
/*53027*/       OPC_RecordChild1, // #1 = $lane
/*53028*/       OPC_MoveChild, 1,
/*53030*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53033*/       OPC_MoveParent,
/*53034*/       OPC_MoveParent,
/*53035*/       OPC_RecordChild1, // #2 = $Vn
/*53036*/       OPC_CheckPredicate, 88, // Predicate_fmul_su
/*53038*/       OPC_MoveParent,
/*53039*/       OPC_RecordChild1, // #3 = $src1
/*53040*/       OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*53042*/       OPC_CheckType, MVT::v2f32,
/*53044*/       OPC_CheckPatternPredicate, 37, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*53046*/       OPC_EmitConvertToTarget, 1,
/*53048*/       OPC_EmitInteger, MVT::i32, 14, 
/*53051*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53054*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (fadd:v2f32 (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*53067*/     0, /*End of Scope*/
/*53068*/   /*Scope*/ 53, /*->53122*/
/*53069*/     OPC_RecordChild0, // #0 = $src1
/*53070*/     OPC_MoveChild, 1,
/*53072*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*53075*/     OPC_MoveChild, 0,
/*53077*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*53080*/     OPC_RecordChild0, // #1 = $Vm
/*53081*/     OPC_CheckChild0Type, MVT::v2f32,
/*53083*/     OPC_RecordChild1, // #2 = $lane
/*53084*/     OPC_MoveChild, 1,
/*53086*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53089*/     OPC_MoveParent,
/*53090*/     OPC_MoveParent,
/*53091*/     OPC_RecordChild1, // #3 = $Vn
/*53092*/     OPC_CheckPredicate, 88, // Predicate_fmul_su
/*53094*/     OPC_MoveParent,
/*53095*/     OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*53097*/     OPC_CheckType, MVT::v4f32,
/*53099*/     OPC_CheckPatternPredicate, 37, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*53101*/     OPC_EmitConvertToTarget, 2,
/*53103*/     OPC_EmitInteger, MVT::i32, 14, 
/*53106*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53109*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                  1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
              // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*53122*/   /*Scope*/ 105, /*->53228*/
/*53123*/     OPC_MoveChild, 0,
/*53125*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*53128*/     OPC_Scope, 48, /*->53178*/ // 2 children in Scope
/*53130*/       OPC_RecordChild0, // #0 = $Vn
/*53131*/       OPC_MoveChild, 1,
/*53133*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*53136*/       OPC_RecordChild0, // #1 = $Vm
/*53137*/       OPC_CheckChild0Type, MVT::v2f32,
/*53139*/       OPC_RecordChild1, // #2 = $lane
/*53140*/       OPC_MoveChild, 1,
/*53142*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53145*/       OPC_MoveParent,
/*53146*/       OPC_MoveParent,
/*53147*/       OPC_CheckPredicate, 88, // Predicate_fmul_su
/*53149*/       OPC_MoveParent,
/*53150*/       OPC_RecordChild1, // #3 = $src1
/*53151*/       OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*53153*/       OPC_CheckType, MVT::v4f32,
/*53155*/       OPC_CheckPatternPredicate, 37, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*53157*/       OPC_EmitConvertToTarget, 2,
/*53159*/       OPC_EmitInteger, MVT::i32, 14, 
/*53162*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53165*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*53178*/     /*Scope*/ 48, /*->53227*/
/*53179*/       OPC_MoveChild, 0,
/*53181*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*53184*/       OPC_RecordChild0, // #0 = $Vm
/*53185*/       OPC_CheckChild0Type, MVT::v2f32,
/*53187*/       OPC_RecordChild1, // #1 = $lane
/*53188*/       OPC_MoveChild, 1,
/*53190*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53193*/       OPC_MoveParent,
/*53194*/       OPC_MoveParent,
/*53195*/       OPC_RecordChild1, // #2 = $Vn
/*53196*/       OPC_CheckPredicate, 88, // Predicate_fmul_su
/*53198*/       OPC_MoveParent,
/*53199*/       OPC_RecordChild1, // #3 = $src1
/*53200*/       OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*53202*/       OPC_CheckType, MVT::v4f32,
/*53204*/       OPC_CheckPatternPredicate, 37, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*53206*/       OPC_EmitConvertToTarget, 1,
/*53208*/       OPC_EmitInteger, MVT::i32, 14, 
/*53211*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53214*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*53227*/     0, /*End of Scope*/
/*53228*/   /*Scope*/ 10|128,1/*138*/, /*->53368*/
/*53230*/     OPC_RecordChild0, // #0 = $src1
/*53231*/     OPC_MoveChild, 1,
/*53233*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*53236*/     OPC_Scope, 64, /*->53302*/ // 2 children in Scope
/*53238*/       OPC_RecordChild0, // #1 = $src2
/*53239*/       OPC_MoveChild, 1,
/*53241*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*53244*/       OPC_RecordChild0, // #2 = $src3
/*53245*/       OPC_CheckChild0Type, MVT::v4f32,
/*53247*/       OPC_RecordChild1, // #3 = $lane
/*53248*/       OPC_MoveChild, 1,
/*53250*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53253*/       OPC_MoveParent,
/*53254*/       OPC_MoveParent,
/*53255*/       OPC_CheckPredicate, 88, // Predicate_fmul_su
/*53257*/       OPC_MoveParent,
/*53258*/       OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*53260*/       OPC_CheckType, MVT::v4f32,
/*53262*/       OPC_CheckPatternPredicate, 37, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*53264*/       OPC_EmitConvertToTarget, 3,
/*53266*/       OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*53269*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6
/*53278*/       OPC_EmitConvertToTarget, 3,
/*53280*/       OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*53283*/       OPC_EmitInteger, MVT::i32, 14, 
/*53286*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53289*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*53302*/     /*Scope*/ 64, /*->53367*/
/*53303*/       OPC_MoveChild, 0,
/*53305*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*53308*/       OPC_RecordChild0, // #1 = $src3
/*53309*/       OPC_CheckChild0Type, MVT::v4f32,
/*53311*/       OPC_RecordChild1, // #2 = $lane
/*53312*/       OPC_MoveChild, 1,
/*53314*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53317*/       OPC_MoveParent,
/*53318*/       OPC_MoveParent,
/*53319*/       OPC_RecordChild1, // #3 = $src2
/*53320*/       OPC_CheckPredicate, 88, // Predicate_fmul_su
/*53322*/       OPC_MoveParent,
/*53323*/       OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*53325*/       OPC_CheckType, MVT::v4f32,
/*53327*/       OPC_CheckPatternPredicate, 37, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*53329*/       OPC_EmitConvertToTarget, 2,
/*53331*/       OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*53334*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*53343*/       OPC_EmitConvertToTarget, 2,
/*53345*/       OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*53348*/       OPC_EmitInteger, MVT::i32, 14, 
/*53351*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53354*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*53367*/     0, /*End of Scope*/
/*53368*/   /*Scope*/ 11|128,1/*139*/, /*->53509*/
/*53370*/     OPC_MoveChild, 0,
/*53372*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*53375*/     OPC_Scope, 65, /*->53442*/ // 2 children in Scope
/*53377*/       OPC_RecordChild0, // #0 = $src2
/*53378*/       OPC_MoveChild, 1,
/*53380*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*53383*/       OPC_RecordChild0, // #1 = $src3
/*53384*/       OPC_CheckChild0Type, MVT::v4f32,
/*53386*/       OPC_RecordChild1, // #2 = $lane
/*53387*/       OPC_MoveChild, 1,
/*53389*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53392*/       OPC_MoveParent,
/*53393*/       OPC_MoveParent,
/*53394*/       OPC_CheckPredicate, 88, // Predicate_fmul_su
/*53396*/       OPC_MoveParent,
/*53397*/       OPC_RecordChild1, // #3 = $src1
/*53398*/       OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*53400*/       OPC_CheckType, MVT::v4f32,
/*53402*/       OPC_CheckPatternPredicate, 37, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*53404*/       OPC_EmitConvertToTarget, 2,
/*53406*/       OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*53409*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*53418*/       OPC_EmitConvertToTarget, 2,
/*53420*/       OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*53423*/       OPC_EmitInteger, MVT::i32, 14, 
/*53426*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53429*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*53442*/     /*Scope*/ 65, /*->53508*/
/*53443*/       OPC_MoveChild, 0,
/*53445*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*53448*/       OPC_RecordChild0, // #0 = $src3
/*53449*/       OPC_CheckChild0Type, MVT::v4f32,
/*53451*/       OPC_RecordChild1, // #1 = $lane
/*53452*/       OPC_MoveChild, 1,
/*53454*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53457*/       OPC_MoveParent,
/*53458*/       OPC_MoveParent,
/*53459*/       OPC_RecordChild1, // #2 = $src2
/*53460*/       OPC_CheckPredicate, 88, // Predicate_fmul_su
/*53462*/       OPC_MoveParent,
/*53463*/       OPC_RecordChild1, // #3 = $src1
/*53464*/       OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*53466*/       OPC_CheckType, MVT::v4f32,
/*53468*/       OPC_CheckPatternPredicate, 37, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*53470*/       OPC_EmitConvertToTarget, 1,
/*53472*/       OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*53475*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 5,  // Results = #6
/*53484*/       OPC_EmitConvertToTarget, 1,
/*53486*/       OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*53489*/       OPC_EmitInteger, MVT::i32, 14, 
/*53492*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53495*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*53508*/     0, /*End of Scope*/
/*53509*/   /*Scope*/ 107, /*->53617*/
/*53510*/     OPC_RecordChild0, // #0 = $src1
/*53511*/     OPC_MoveChild, 1,
/*53513*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*53516*/     OPC_RecordChild0, // #1 = $Vn
/*53517*/     OPC_RecordChild1, // #2 = $Vm
/*53518*/     OPC_CheckPredicate, 88, // Predicate_fmul_su
/*53520*/     OPC_MoveParent,
/*53521*/     OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*53523*/     OPC_SwitchType /*2 cases */, 44,  MVT::v2f32,// ->53570
/*53526*/       OPC_Scope, 20, /*->53548*/ // 2 children in Scope
/*53528*/         OPC_CheckPatternPredicate, 38, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*53530*/         OPC_EmitInteger, MVT::i32, 14, 
/*53533*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53536*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*53548*/       /*Scope*/ 20, /*->53569*/
/*53549*/         OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*53551*/         OPC_EmitInteger, MVT::i32, 14, 
/*53554*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53557*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*53569*/       0, /*End of Scope*/
              /*SwitchType*/ 44,  MVT::v4f32,// ->53616
/*53572*/       OPC_Scope, 20, /*->53594*/ // 2 children in Scope
/*53574*/         OPC_CheckPatternPredicate, 38, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*53576*/         OPC_EmitInteger, MVT::i32, 14, 
/*53579*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53582*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*53594*/       /*Scope*/ 20, /*->53615*/
/*53595*/         OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*53597*/         OPC_EmitInteger, MVT::i32, 14, 
/*53600*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53603*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*53615*/       0, /*End of Scope*/
              0, // EndSwitchType
/*53617*/   /*Scope*/ 107, /*->53725*/
/*53618*/     OPC_MoveChild, 0,
/*53620*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*53623*/     OPC_RecordChild0, // #0 = $Vn
/*53624*/     OPC_RecordChild1, // #1 = $Vm
/*53625*/     OPC_CheckPredicate, 88, // Predicate_fmul_su
/*53627*/     OPC_MoveParent,
/*53628*/     OPC_RecordChild1, // #2 = $src1
/*53629*/     OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*53631*/     OPC_SwitchType /*2 cases */, 44,  MVT::v2f32,// ->53678
/*53634*/       OPC_Scope, 20, /*->53656*/ // 2 children in Scope
/*53636*/         OPC_CheckPatternPredicate, 38, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*53638*/         OPC_EmitInteger, MVT::i32, 14, 
/*53641*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53644*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*53656*/       /*Scope*/ 20, /*->53677*/
/*53657*/         OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*53659*/         OPC_EmitInteger, MVT::i32, 14, 
/*53662*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53665*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*53677*/       0, /*End of Scope*/
              /*SwitchType*/ 44,  MVT::v4f32,// ->53724
/*53680*/       OPC_Scope, 20, /*->53702*/ // 2 children in Scope
/*53682*/         OPC_CheckPatternPredicate, 38, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*53684*/         OPC_EmitInteger, MVT::i32, 14, 
/*53687*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53690*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*53702*/       /*Scope*/ 20, /*->53723*/
/*53703*/         OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*53705*/         OPC_EmitInteger, MVT::i32, 14, 
/*53708*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53711*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*53723*/       0, /*End of Scope*/
              0, // EndSwitchType
/*53725*/   /*Scope*/ 46, /*->53772*/
/*53726*/     OPC_RecordChild0, // #0 = $Vn
/*53727*/     OPC_RecordChild1, // #1 = $Vm
/*53728*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2f32,// ->53750
/*53731*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53733*/       OPC_EmitInteger, MVT::i32, 14, 
/*53736*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53739*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fadd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VADDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 19,  MVT::v4f32,// ->53771
/*53752*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53754*/       OPC_EmitInteger, MVT::i32, 14, 
/*53757*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53760*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fadd:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VADDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*53772*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 103|128,9/*1255*/,  TARGET_VAL(ISD::FSUB),// ->55032
/*53777*/   OPC_Scope, 113, /*->53892*/ // 6 children in Scope
/*53779*/     OPC_MoveChild, 0,
/*53781*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*53784*/     OPC_MoveChild, 0,
/*53786*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*53789*/     OPC_RecordChild0, // #0 = $Dn
/*53790*/     OPC_RecordChild1, // #1 = $Dm
/*53791*/     OPC_CheckPredicate, 88, // Predicate_fmul_su
/*53793*/     OPC_MoveParent,
/*53794*/     OPC_MoveParent,
/*53795*/     OPC_RecordChild1, // #2 = $Ddin
/*53796*/     OPC_CheckPredicate, 90, // Predicate_fsub_mlx
/*53798*/     OPC_SwitchType /*2 cases */, 44,  MVT::f64,// ->53845
/*53801*/       OPC_Scope, 20, /*->53823*/ // 2 children in Scope
/*53803*/         OPC_CheckPatternPredicate, 30, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*53805*/         OPC_EmitInteger, MVT::i32, 14, 
/*53808*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53811*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                  // Dst: (VNMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*53823*/       /*Scope*/ 20, /*->53844*/
/*53824*/         OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*53826*/         OPC_EmitInteger, MVT::i32, 14, 
/*53829*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53832*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                  // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*53844*/       0, /*End of Scope*/
              /*SwitchType*/ 44,  MVT::f32,// ->53891
/*53847*/       OPC_Scope, 20, /*->53869*/ // 2 children in Scope
/*53849*/         OPC_CheckPatternPredicate, 32, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*53851*/         OPC_EmitInteger, MVT::i32, 14, 
/*53854*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53857*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                  // Dst: (VNMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*53869*/       /*Scope*/ 20, /*->53890*/
/*53870*/         OPC_CheckPatternPredicate, 33, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*53872*/         OPC_EmitInteger, MVT::i32, 14, 
/*53875*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53878*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                  // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*53890*/       0, /*End of Scope*/
              0, // EndSwitchType
/*53892*/   /*Scope*/ 59, /*->53952*/
/*53893*/     OPC_RecordChild0, // #0 = $dstin
/*53894*/     OPC_MoveChild, 1,
/*53896*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*53899*/     OPC_RecordChild0, // #1 = $a
/*53900*/     OPC_RecordChild1, // #2 = $b
/*53901*/     OPC_CheckPredicate, 88, // Predicate_fmul_su
/*53903*/     OPC_MoveParent,
/*53904*/     OPC_CheckPredicate, 90, // Predicate_fsub_mlx
/*53906*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->53929
/*53909*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*53911*/       OPC_EmitInteger, MVT::i32, 14, 
/*53914*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53917*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VMLSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 20,  MVT::f32,// ->53951
/*53931*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*53933*/       OPC_EmitInteger, MVT::i32, 14, 
/*53936*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53939*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VMLSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
              0, // EndSwitchType
/*53952*/   /*Scope*/ 59, /*->54012*/
/*53953*/     OPC_MoveChild, 0,
/*53955*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*53958*/     OPC_RecordChild0, // #0 = $Dn
/*53959*/     OPC_RecordChild1, // #1 = $Dm
/*53960*/     OPC_CheckPredicate, 88, // Predicate_fmul_su
/*53962*/     OPC_MoveParent,
/*53963*/     OPC_RecordChild1, // #2 = $Ddin
/*53964*/     OPC_CheckPredicate, 90, // Predicate_fsub_mlx
/*53966*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->53989
/*53969*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*53971*/       OPC_EmitInteger, MVT::i32, 14, 
/*53974*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53977*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VNMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->54011
/*53991*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*53993*/       OPC_EmitInteger, MVT::i32, 14, 
/*53996*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53999*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VNMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*54012*/   /*Scope*/ 59, /*->54072*/
/*54013*/     OPC_RecordChild0, // #0 = $dstin
/*54014*/     OPC_MoveChild, 1,
/*54016*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*54019*/     OPC_RecordChild0, // #1 = $a
/*54020*/     OPC_RecordChild1, // #2 = $b
/*54021*/     OPC_CheckPredicate, 88, // Predicate_fmul_su
/*54023*/     OPC_MoveParent,
/*54024*/     OPC_CheckPredicate, 90, // Predicate_fsub_mlx
/*54026*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->54049
/*54029*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*54031*/       OPC_EmitInteger, MVT::i32, 14, 
/*54034*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54037*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VFMSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 20,  MVT::f32,// ->54071
/*54051*/       OPC_CheckPatternPredicate, 33, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*54053*/       OPC_EmitInteger, MVT::i32, 14, 
/*54056*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54059*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VFMSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
              0, // EndSwitchType
/*54072*/   /*Scope*/ 59, /*->54132*/
/*54073*/     OPC_MoveChild, 0,
/*54075*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*54078*/     OPC_RecordChild0, // #0 = $Dn
/*54079*/     OPC_RecordChild1, // #1 = $Dm
/*54080*/     OPC_CheckPredicate, 88, // Predicate_fmul_su
/*54082*/     OPC_MoveParent,
/*54083*/     OPC_RecordChild1, // #2 = $Ddin
/*54084*/     OPC_CheckPredicate, 90, // Predicate_fsub_mlx
/*54086*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->54109
/*54089*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*54091*/       OPC_EmitInteger, MVT::i32, 14, 
/*54094*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54097*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->54131
/*54111*/       OPC_CheckPatternPredicate, 33, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*54113*/       OPC_EmitInteger, MVT::i32, 14, 
/*54116*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54119*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*54132*/   /*Scope*/ 1|128,7/*897*/, /*->55031*/
/*54134*/     OPC_RecordChild0, // #0 = $acc
/*54135*/     OPC_Scope, 40|128,2/*296*/, /*->54434*/ // 4 children in Scope
/*54138*/       OPC_MoveChild, 1,
/*54140*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*54143*/       OPC_RecordChild0, // #1 = $a
/*54144*/       OPC_RecordChild1, // #2 = $b
/*54145*/       OPC_MoveParent,
/*54146*/       OPC_CheckType, MVT::f32,
/*54148*/       OPC_Scope, 12|128,1/*140*/, /*->54291*/ // 2 children in Scope
/*54151*/         OPC_CheckPatternPredicate, 34, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*54153*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*54160*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*54163*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*54172*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54175*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*54185*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*54192*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*54195*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*54204*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54207*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*54217*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*54224*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*54227*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*54236*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54239*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*54249*/         OPC_EmitInteger, MVT::i32, 14, 
/*54252*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54255*/         OPC_EmitNode, TARGET_VAL(ARM::VMLSfd), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*54267*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*54270*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*54279*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54282*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*54291*/       /*Scope*/ 12|128,1/*140*/, /*->54433*/
/*54293*/         OPC_CheckPatternPredicate, 35, // (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*54295*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*54302*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*54305*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*54314*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54317*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*54327*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*54334*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*54337*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*54346*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54349*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*54359*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*54366*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*54369*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*54378*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54381*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*54391*/         OPC_EmitInteger, MVT::i32, 14, 
/*54394*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54397*/         OPC_EmitNode, TARGET_VAL(ARM::VFMSfd), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*54409*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*54412*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*54421*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54424*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*54433*/       0, /*End of Scope*/
/*54434*/     /*Scope*/ 29|128,1/*157*/, /*->54593*/
/*54436*/       OPC_RecordChild1, // #1 = $Dm
/*54437*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->54459
/*54440*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*54442*/         OPC_EmitInteger, MVT::i32, 14, 
/*54445*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54448*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fsub:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VSUBD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 2|128,1/*130*/,  MVT::f32,// ->54592
/*54462*/         OPC_Scope, 19, /*->54483*/ // 2 children in Scope
/*54464*/           OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*54466*/           OPC_EmitInteger, MVT::i32, 14, 
/*54469*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54472*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VSUBS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*54483*/         /*Scope*/ 107, /*->54591*/
/*54484*/           OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*54486*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*54493*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*54496*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*54505*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54508*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*54518*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*54525*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*54528*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*54537*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54540*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*54550*/           OPC_EmitInteger, MVT::i32, 14, 
/*54553*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54556*/           OPC_EmitNode, TARGET_VAL(ARM::VSUBfd), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*54567*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*54570*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*54579*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54582*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                    // Src: (fsub:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VSUBfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*54591*/         0, /*End of Scope*/
                0, // EndSwitchType
/*54593*/     /*Scope*/ 5|128,3/*389*/, /*->54984*/
/*54595*/       OPC_MoveChild, 1,
/*54597*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*54600*/       OPC_Scope, 74, /*->54676*/ // 5 children in Scope
/*54602*/         OPC_RecordChild0, // #1 = $Vn
/*54603*/         OPC_MoveChild, 1,
/*54605*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*54608*/         OPC_RecordChild0, // #2 = $Vm
/*54609*/         OPC_CheckChild0Type, MVT::v2f32,
/*54611*/         OPC_RecordChild1, // #3 = $lane
/*54612*/         OPC_MoveChild, 1,
/*54614*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54617*/         OPC_MoveParent,
/*54618*/         OPC_MoveParent,
/*54619*/         OPC_CheckPredicate, 88, // Predicate_fmul_su
/*54621*/         OPC_MoveParent,
/*54622*/         OPC_CheckPredicate, 90, // Predicate_fsub_mlx
/*54624*/         OPC_SwitchType /*2 cases */, 23,  MVT::v2f32,// ->54650
/*54627*/           OPC_CheckPatternPredicate, 37, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*54629*/           OPC_EmitConvertToTarget, 3,
/*54631*/           OPC_EmitInteger, MVT::i32, 14, 
/*54634*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54637*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfd), 0,
                        1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 23,  MVT::v4f32,// ->54675
/*54652*/           OPC_CheckPatternPredicate, 37, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*54654*/           OPC_EmitConvertToTarget, 3,
/*54656*/           OPC_EmitInteger, MVT::i32, 14, 
/*54659*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54662*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*54676*/       /*Scope*/ 74, /*->54751*/
/*54677*/         OPC_MoveChild, 0,
/*54679*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*54682*/         OPC_RecordChild0, // #1 = $Vm
/*54683*/         OPC_CheckChild0Type, MVT::v2f32,
/*54685*/         OPC_RecordChild1, // #2 = $lane
/*54686*/         OPC_MoveChild, 1,
/*54688*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54691*/         OPC_MoveParent,
/*54692*/         OPC_MoveParent,
/*54693*/         OPC_RecordChild1, // #3 = $Vn
/*54694*/         OPC_CheckPredicate, 88, // Predicate_fmul_su
/*54696*/         OPC_MoveParent,
/*54697*/         OPC_CheckPredicate, 90, // Predicate_fsub_mlx
/*54699*/         OPC_SwitchType /*2 cases */, 23,  MVT::v2f32,// ->54725
/*54702*/           OPC_CheckPatternPredicate, 37, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*54704*/           OPC_EmitConvertToTarget, 2,
/*54706*/           OPC_EmitInteger, MVT::i32, 14, 
/*54709*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54712*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfd), 0,
                        1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 23,  MVT::v4f32,// ->54750
/*54727*/           OPC_CheckPatternPredicate, 37, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*54729*/           OPC_EmitConvertToTarget, 2,
/*54731*/           OPC_EmitInteger, MVT::i32, 14, 
/*54734*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54737*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*54751*/       /*Scope*/ 64, /*->54816*/
/*54752*/         OPC_RecordChild0, // #1 = $src2
/*54753*/         OPC_MoveChild, 1,
/*54755*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*54758*/         OPC_RecordChild0, // #2 = $src3
/*54759*/         OPC_CheckChild0Type, MVT::v4f32,
/*54761*/         OPC_RecordChild1, // #3 = $lane
/*54762*/         OPC_MoveChild, 1,
/*54764*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54767*/         OPC_MoveParent,
/*54768*/         OPC_MoveParent,
/*54769*/         OPC_CheckPredicate, 88, // Predicate_fmul_su
/*54771*/         OPC_MoveParent,
/*54772*/         OPC_CheckPredicate, 90, // Predicate_fsub_mlx
/*54774*/         OPC_CheckType, MVT::v4f32,
/*54776*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*54778*/         OPC_EmitConvertToTarget, 3,
/*54780*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*54783*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6
/*54792*/         OPC_EmitConvertToTarget, 3,
/*54794*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*54797*/         OPC_EmitInteger, MVT::i32, 14, 
/*54800*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54803*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                  // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*54816*/       /*Scope*/ 64, /*->54881*/
/*54817*/         OPC_MoveChild, 0,
/*54819*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*54822*/         OPC_RecordChild0, // #1 = $src3
/*54823*/         OPC_CheckChild0Type, MVT::v4f32,
/*54825*/         OPC_RecordChild1, // #2 = $lane
/*54826*/         OPC_MoveChild, 1,
/*54828*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54831*/         OPC_MoveParent,
/*54832*/         OPC_MoveParent,
/*54833*/         OPC_RecordChild1, // #3 = $src2
/*54834*/         OPC_CheckPredicate, 88, // Predicate_fmul_su
/*54836*/         OPC_MoveParent,
/*54837*/         OPC_CheckPredicate, 90, // Predicate_fsub_mlx
/*54839*/         OPC_CheckType, MVT::v4f32,
/*54841*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*54843*/         OPC_EmitConvertToTarget, 2,
/*54845*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*54848*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*54857*/         OPC_EmitConvertToTarget, 2,
/*54859*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*54862*/         OPC_EmitInteger, MVT::i32, 14, 
/*54865*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54868*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                  // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*54881*/       /*Scope*/ 101, /*->54983*/
/*54882*/         OPC_RecordChild0, // #1 = $Vn
/*54883*/         OPC_RecordChild1, // #2 = $Vm
/*54884*/         OPC_CheckPredicate, 88, // Predicate_fmul_su
/*54886*/         OPC_MoveParent,
/*54887*/         OPC_CheckPredicate, 90, // Predicate_fsub_mlx
/*54889*/         OPC_SwitchType /*2 cases */, 44,  MVT::v2f32,// ->54936
/*54892*/           OPC_Scope, 20, /*->54914*/ // 2 children in Scope
/*54894*/             OPC_CheckPatternPredicate, 38, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*54896*/             OPC_EmitInteger, MVT::i32, 14, 
/*54899*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54902*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSfd), 0,
                          1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                      // Dst: (VMLSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*54914*/           /*Scope*/ 20, /*->54935*/
/*54915*/             OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*54917*/             OPC_EmitInteger, MVT::i32, 14, 
/*54920*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54923*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfd), 0,
                          1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                      // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*54935*/           0, /*End of Scope*/
                  /*SwitchType*/ 44,  MVT::v4f32,// ->54982
/*54938*/           OPC_Scope, 20, /*->54960*/ // 2 children in Scope
/*54940*/             OPC_CheckPatternPredicate, 38, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*54942*/             OPC_EmitInteger, MVT::i32, 14, 
/*54945*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54948*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSfq), 0,
                          1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                      // Dst: (VMLSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*54960*/           /*Scope*/ 20, /*->54981*/
/*54961*/             OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*54963*/             OPC_EmitInteger, MVT::i32, 14, 
/*54966*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54969*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfq), 0,
                          1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                      // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*54981*/           0, /*End of Scope*/
                  0, // EndSwitchType
/*54983*/       0, /*End of Scope*/
/*54984*/     /*Scope*/ 45, /*->55030*/
/*54985*/       OPC_RecordChild1, // #1 = $Vm
/*54986*/       OPC_SwitchType /*2 cases */, 19,  MVT::v2f32,// ->55008
/*54989*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54991*/         OPC_EmitInteger, MVT::i32, 14, 
/*54994*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54997*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fsub:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VSUBfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
                /*SwitchType*/ 19,  MVT::v4f32,// ->55029
/*55010*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55012*/         OPC_EmitInteger, MVT::i32, 14, 
/*55015*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55018*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fsub:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VSUBfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
                0, // EndSwitchType
/*55030*/     0, /*End of Scope*/
/*55031*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 3|128,3/*387*/,  TARGET_VAL(ISD::FMA),// ->55423
/*55036*/   OPC_Scope, 112, /*->55150*/ // 4 children in Scope
/*55038*/     OPC_MoveChild, 0,
/*55040*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*55043*/     OPC_RecordChild0, // #0 = $Dn
/*55044*/     OPC_MoveParent,
/*55045*/     OPC_RecordChild1, // #1 = $Dm
/*55046*/     OPC_Scope, 53, /*->55101*/ // 2 children in Scope
/*55048*/       OPC_MoveChild, 2,
/*55050*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*55053*/       OPC_RecordChild0, // #2 = $Ddin
/*55054*/       OPC_MoveParent,
/*55055*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->55078
/*55058*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasVFP4())
/*55060*/         OPC_EmitInteger, MVT::i32, 14, 
/*55063*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55066*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin)) - Complexity = 9
                  // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 20,  MVT::f32,// ->55100
/*55080*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasVFP4())
/*55082*/         OPC_EmitInteger, MVT::i32, 14, 
/*55085*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55088*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin)) - Complexity = 9
                  // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                0, // EndSwitchType
/*55101*/     /*Scope*/ 47, /*->55149*/
/*55102*/       OPC_RecordChild2, // #2 = $Ddin
/*55103*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->55126
/*55106*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasVFP4())
/*55108*/         OPC_EmitInteger, MVT::i32, 14, 
/*55111*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55114*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin) - Complexity = 6
                  // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 20,  MVT::f32,// ->55148
/*55128*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasVFP4())
/*55130*/         OPC_EmitInteger, MVT::i32, 14, 
/*55133*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55136*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin) - Complexity = 6
                  // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                0, // EndSwitchType
/*55149*/     0, /*End of Scope*/
/*55150*/   /*Scope*/ 36|128,1/*164*/, /*->55316*/
/*55152*/     OPC_RecordChild0, // #0 = $Dn
/*55153*/     OPC_Scope, 54, /*->55209*/ // 2 children in Scope
/*55155*/       OPC_MoveChild, 1,
/*55157*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*55160*/       OPC_RecordChild0, // #1 = $Dm
/*55161*/       OPC_MoveParent,
/*55162*/       OPC_RecordChild2, // #2 = $Ddin
/*55163*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->55186
/*55166*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasVFP4())
/*55168*/         OPC_EmitInteger, MVT::i32, 14, 
/*55171*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55174*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin) - Complexity = 6
                  // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 20,  MVT::f32,// ->55208
/*55188*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasVFP4())
/*55190*/         OPC_EmitInteger, MVT::i32, 14, 
/*55193*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55196*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin) - Complexity = 6
                  // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                0, // EndSwitchType
/*55209*/     /*Scope*/ 105, /*->55315*/
/*55210*/       OPC_RecordChild1, // #1 = $Dm
/*55211*/       OPC_Scope, 53, /*->55266*/ // 2 children in Scope
/*55213*/         OPC_MoveChild, 2,
/*55215*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*55218*/         OPC_RecordChild0, // #2 = $Ddin
/*55219*/         OPC_MoveParent,
/*55220*/         OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->55243
/*55223*/           OPC_CheckPatternPredicate, 39, // (Subtarget->hasVFP4())
/*55225*/           OPC_EmitInteger, MVT::i32, 14, 
/*55228*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55231*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin)) - Complexity = 6
                    // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                  /*SwitchType*/ 20,  MVT::f32,// ->55265
/*55245*/           OPC_CheckPatternPredicate, 39, // (Subtarget->hasVFP4())
/*55247*/           OPC_EmitInteger, MVT::i32, 14, 
/*55250*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55253*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin)) - Complexity = 6
                    // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                  0, // EndSwitchType
/*55266*/       /*Scope*/ 47, /*->55314*/
/*55267*/         OPC_RecordChild2, // #2 = $Ddin
/*55268*/         OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->55291
/*55271*/           OPC_CheckPatternPredicate, 39, // (Subtarget->hasVFP4())
/*55273*/           OPC_EmitInteger, MVT::i32, 14, 
/*55276*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55279*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin) - Complexity = 3
                    // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                  /*SwitchType*/ 20,  MVT::f32,// ->55313
/*55293*/           OPC_CheckPatternPredicate, 39, // (Subtarget->hasVFP4())
/*55295*/           OPC_EmitInteger, MVT::i32, 14, 
/*55298*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55301*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin) - Complexity = 3
                    // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                  0, // EndSwitchType
/*55314*/       0, /*End of Scope*/
/*55315*/     0, /*End of Scope*/
/*55316*/   /*Scope*/ 55, /*->55372*/
/*55317*/     OPC_MoveChild, 0,
/*55319*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*55322*/     OPC_RecordChild0, // #0 = $Vn
/*55323*/     OPC_MoveParent,
/*55324*/     OPC_RecordChild1, // #1 = $Vm
/*55325*/     OPC_RecordChild2, // #2 = $src1
/*55326*/     OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->55349
/*55329*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasVFP4())
/*55331*/       OPC_EmitInteger, MVT::i32, 14, 
/*55334*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55337*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fma:v2f32 (fneg:v2f32 DPR:v2f32:$Vn), DPR:v2f32:$Vm, DPR:v2f32:$src1) - Complexity = 6
                // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->55371
/*55351*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasVFP4())
/*55353*/       OPC_EmitInteger, MVT::i32, 14, 
/*55356*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55359*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fma:v4f32 (fneg:v4f32 QPR:v4f32:$Vn), QPR:v4f32:$Vm, QPR:v4f32:$src1) - Complexity = 6
                // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*55372*/   /*Scope*/ 49, /*->55422*/
/*55373*/     OPC_RecordChild0, // #0 = $Vn
/*55374*/     OPC_RecordChild1, // #1 = $Vm
/*55375*/     OPC_RecordChild2, // #2 = $src1
/*55376*/     OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->55399
/*55379*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasVFP4())
/*55381*/       OPC_EmitInteger, MVT::i32, 14, 
/*55384*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55387*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fma:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, DPR:v2f32:$src1) - Complexity = 3
                // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->55421
/*55401*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasVFP4())
/*55403*/       OPC_EmitInteger, MVT::i32, 14, 
/*55406*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55409*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fma:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, QPR:v4f32:$src1) - Complexity = 3
                // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*55422*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 10|128,3/*394*/,  TARGET_VAL(ISD::FNEG),// ->55821
/*55427*/   OPC_Scope, 99|128,1/*227*/, /*->55657*/ // 2 children in Scope
/*55430*/     OPC_MoveChild, 0,
/*55432*/     OPC_SwitchOpcode /*2 cases */, 41|128,1/*169*/,  TARGET_VAL(ISD::FMA),// ->55606
/*55437*/       OPC_Scope, 56, /*->55495*/ // 2 children in Scope
/*55439*/         OPC_MoveChild, 0,
/*55441*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*55444*/         OPC_RecordChild0, // #0 = $Dn
/*55445*/         OPC_MoveParent,
/*55446*/         OPC_RecordChild1, // #1 = $Dm
/*55447*/         OPC_RecordChild2, // #2 = $Ddin
/*55448*/         OPC_MoveParent,
/*55449*/         OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->55472
/*55452*/           OPC_CheckPatternPredicate, 39, // (Subtarget->hasVFP4())
/*55454*/           OPC_EmitInteger, MVT::i32, 14, 
/*55457*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55460*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fneg:f64 (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin)) - Complexity = 9
                    // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                  /*SwitchType*/ 20,  MVT::f32,// ->55494
/*55474*/           OPC_CheckPatternPredicate, 39, // (Subtarget->hasVFP4())
/*55476*/           OPC_EmitInteger, MVT::i32, 14, 
/*55479*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55482*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fneg:f32 (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin)) - Complexity = 9
                    // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                  0, // EndSwitchType
/*55495*/       /*Scope*/ 109, /*->55605*/
/*55496*/         OPC_RecordChild0, // #0 = $Dn
/*55497*/         OPC_Scope, 55, /*->55554*/ // 2 children in Scope
/*55499*/           OPC_MoveChild, 1,
/*55501*/           OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*55504*/           OPC_RecordChild0, // #1 = $Dm
/*55505*/           OPC_MoveParent,
/*55506*/           OPC_RecordChild2, // #2 = $Ddin
/*55507*/           OPC_MoveParent,
/*55508*/           OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->55531
/*55511*/             OPC_CheckPatternPredicate, 39, // (Subtarget->hasVFP4())
/*55513*/             OPC_EmitInteger, MVT::i32, 14, 
/*55516*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55519*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                          1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f64 (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin)) - Complexity = 9
                      // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                    /*SwitchType*/ 20,  MVT::f32,// ->55553
/*55533*/             OPC_CheckPatternPredicate, 39, // (Subtarget->hasVFP4())
/*55535*/             OPC_EmitInteger, MVT::i32, 14, 
/*55538*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55541*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                          1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f32 (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin)) - Complexity = 9
                      // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                    0, // EndSwitchType
/*55554*/         /*Scope*/ 49, /*->55604*/
/*55555*/           OPC_RecordChild1, // #1 = $Dm
/*55556*/           OPC_RecordChild2, // #2 = $Ddin
/*55557*/           OPC_MoveParent,
/*55558*/           OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->55581
/*55561*/             OPC_CheckPatternPredicate, 39, // (Subtarget->hasVFP4())
/*55563*/             OPC_EmitInteger, MVT::i32, 14, 
/*55566*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55569*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                          1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f64 (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin)) - Complexity = 6
                      // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                    /*SwitchType*/ 20,  MVT::f32,// ->55603
/*55583*/             OPC_CheckPatternPredicate, 39, // (Subtarget->hasVFP4())
/*55585*/             OPC_EmitInteger, MVT::i32, 14, 
/*55588*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55591*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                          1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f32 (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin)) - Complexity = 6
                      // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                    0, // EndSwitchType
/*55604*/         0, /*End of Scope*/
/*55605*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::FMUL),// ->55656
/*55609*/       OPC_RecordChild0, // #0 = $Dn
/*55610*/       OPC_RecordChild1, // #1 = $Dm
/*55611*/       OPC_MoveParent,
/*55612*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->55634
/*55615*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*55617*/         OPC_EmitInteger, MVT::i32, 14, 
/*55620*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55623*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)) - Complexity = 6
                  // Dst: (VNMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 19,  MVT::f32,// ->55655
/*55636*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*55638*/         OPC_EmitInteger, MVT::i32, 14, 
/*55641*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55644*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)) - Complexity = 6
                  // Dst: (VNMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*55657*/   /*Scope*/ 33|128,1/*161*/, /*->55820*/
/*55659*/     OPC_RecordChild0, // #0 = $Dm
/*55660*/     OPC_SwitchType /*4 cases */, 18,  MVT::f64,// ->55681
/*55663*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*55665*/       OPC_EmitInteger, MVT::i32, 14, 
/*55668*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55671*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VNEGD:f64 DPR:f64:$Dm)
              /*SwitchType*/ 96,  MVT::f32,// ->55779
/*55683*/       OPC_Scope, 18, /*->55703*/ // 2 children in Scope
/*55685*/         OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*55687*/         OPC_EmitInteger, MVT::i32, 14, 
/*55690*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55693*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:f32 SPR:f32:$Sm) - Complexity = 3
                  // Dst: (VNEGS:f32 SPR:f32:$Sm)
/*55703*/       /*Scope*/ 74, /*->55778*/
/*55704*/         OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*55706*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*55713*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55716*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*55725*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55728*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*55738*/         OPC_EmitInteger, MVT::i32, 14, 
/*55741*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55744*/         OPC_EmitNode, TARGET_VAL(ARM::VNEGfd), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*55754*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55757*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*55766*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55769*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                  // Src: (fneg:f32 SPR:f32:$a) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VNEGfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*55778*/       0, /*End of Scope*/
              /*SwitchType*/ 18,  MVT::v2f32,// ->55799
/*55781*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55783*/       OPC_EmitInteger, MVT::i32, 14, 
/*55786*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55789*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VNEGfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 18,  MVT::v4f32,// ->55819
/*55801*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55803*/       OPC_EmitInteger, MVT::i32, 14, 
/*55806*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55809*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGf32q), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VNEGf32q:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*55820*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 99|128,3/*483*/,  TARGET_VAL(ISD::BITCAST),// ->56308
/*55825*/   OPC_Scope, 34, /*->55861*/ // 2 children in Scope
/*55827*/     OPC_MoveChild, 0,
/*55829*/     OPC_CheckOpcode, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),
/*55832*/     OPC_RecordChild0, // #0 = $src
/*55833*/     OPC_CheckChild0Type, MVT::v2i32,
/*55835*/     OPC_RecordChild1, // #1 = $lane
/*55836*/     OPC_MoveChild, 1,
/*55838*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55841*/     OPC_MoveParent,
/*55842*/     OPC_CheckType, MVT::i32,
/*55844*/     OPC_MoveParent,
/*55845*/     OPC_CheckType, MVT::f32,
/*55847*/     OPC_EmitConvertToTarget, 1,
/*55849*/     OPC_EmitNodeXForm, 13, 2, // SSubReg_f32_reg
/*55852*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 3, 
              // Src: (bitconvert:f32 (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane)) - Complexity = 9
              // Dst: (EXTRACT_SUBREG:f32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane))
/*55861*/   /*Scope*/ 60|128,3/*444*/, /*->56307*/
/*55863*/     OPC_RecordChild0, // #0 = $Sn
/*55864*/     OPC_Scope, 22, /*->55888*/ // 14 children in Scope
/*55866*/       OPC_CheckChild0Type, MVT::f32,
/*55868*/       OPC_CheckType, MVT::i32,
/*55870*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*55872*/       OPC_EmitInteger, MVT::i32, 14, 
/*55875*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55878*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVRS), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bitconvert:i32 SPR:f32:$Sn) - Complexity = 3
                // Dst: (VMOVRS:i32 SPR:f32:$Sn)
/*55888*/     /*Scope*/ 29, /*->55918*/
/*55889*/       OPC_CheckChild0Type, MVT::v1i64,
/*55891*/       OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->55897
/*55894*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 DPR:v1i64:$src) - Complexity = 3
                  // Dst: DPR:f64:$src
                /*SwitchType*/ 3,  MVT::v2i32,// ->55902
/*55899*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 DPR:v1i64:$src) - Complexity = 3
                  // Dst: DPR:v2i32:$src
                /*SwitchType*/ 3,  MVT::v4i16,// ->55907
/*55904*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i16 DPR:v1i64:$src) - Complexity = 3
                  // Dst: DPR:v4i16:$src
                /*SwitchType*/ 3,  MVT::v8i8,// ->55912
/*55909*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i8 DPR:v1i64:$src) - Complexity = 3
                  // Dst: DPR:v8i8:$src
                /*SwitchType*/ 3,  MVT::v2f32,// ->55917
/*55914*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 DPR:v1i64:$src) - Complexity = 3
                  // Dst: DPR:v2f32:$src
                0, // EndSwitchType
/*55918*/     /*Scope*/ 29, /*->55948*/
/*55919*/       OPC_CheckChild0Type, MVT::v2i32,
/*55921*/       OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->55927
/*55924*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 DPR:v2i32:$src) - Complexity = 3
                  // Dst: DPR:f64:$src
                /*SwitchType*/ 3,  MVT::v1i64,// ->55932
/*55929*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v1i64 DPR:v2i32:$src) - Complexity = 3
                  // Dst: DPR:v1i64:$src
                /*SwitchType*/ 3,  MVT::v4i16,// ->55937
/*55934*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i16 DPR:v2i32:$src) - Complexity = 3
                  // Dst: DPR:v4i16:$src
                /*SwitchType*/ 3,  MVT::v8i8,// ->55942
/*55939*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i8 DPR:v2i32:$src) - Complexity = 3
                  // Dst: DPR:v8i8:$src
                /*SwitchType*/ 3,  MVT::v2f32,// ->55947
/*55944*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 DPR:v2i32:$src) - Complexity = 3
                  // Dst: DPR:v2f32:$src
                0, // EndSwitchType
/*55948*/     /*Scope*/ 29, /*->55978*/
/*55949*/       OPC_CheckChild0Type, MVT::v4i16,
/*55951*/       OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->55957
/*55954*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 DPR:v4i16:$src) - Complexity = 3
                  // Dst: DPR:f64:$src
                /*SwitchType*/ 3,  MVT::v1i64,// ->55962
/*55959*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v1i64 DPR:v4i16:$src) - Complexity = 3
                  // Dst: DPR:v1i64:$src
                /*SwitchType*/ 3,  MVT::v2i32,// ->55967
/*55964*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 DPR:v4i16:$src) - Complexity = 3
                  // Dst: DPR:v2i32:$src
                /*SwitchType*/ 3,  MVT::v8i8,// ->55972
/*55969*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i8 DPR:v4i16:$src) - Complexity = 3
                  // Dst: DPR:v8i8:$src
                /*SwitchType*/ 3,  MVT::v2f32,// ->55977
/*55974*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 DPR:v4i16:$src) - Complexity = 3
                  // Dst: DPR:v2f32:$src
                0, // EndSwitchType
/*55978*/     /*Scope*/ 29, /*->56008*/
/*55979*/       OPC_CheckChild0Type, MVT::v8i8,
/*55981*/       OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->55987
/*55984*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 DPR:v8i8:$src) - Complexity = 3
                  // Dst: DPR:f64:$src
                /*SwitchType*/ 3,  MVT::v1i64,// ->55992
/*55989*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v1i64 DPR:v8i8:$src) - Complexity = 3
                  // Dst: DPR:v1i64:$src
                /*SwitchType*/ 3,  MVT::v2i32,// ->55997
/*55994*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 DPR:v8i8:$src) - Complexity = 3
                  // Dst: DPR:v2i32:$src
                /*SwitchType*/ 3,  MVT::v4i16,// ->56002
/*55999*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i16 DPR:v8i8:$src) - Complexity = 3
                  // Dst: DPR:v4i16:$src
                /*SwitchType*/ 3,  MVT::v2f32,// ->56007
/*56004*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 DPR:v8i8:$src) - Complexity = 3
                  // Dst: DPR:v2f32:$src
                0, // EndSwitchType
/*56008*/     /*Scope*/ 29, /*->56038*/
/*56009*/       OPC_CheckChild0Type, MVT::v2f32,
/*56011*/       OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->56017
/*56014*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 DPR:v2f32:$src) - Complexity = 3
                  // Dst: DPR:f64:$src
                /*SwitchType*/ 3,  MVT::v1i64,// ->56022
/*56019*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v1i64 DPR:v2f32:$src) - Complexity = 3
                  // Dst: DPR:v1i64:$src
                /*SwitchType*/ 3,  MVT::v2i32,// ->56027
/*56024*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 DPR:v2f32:$src) - Complexity = 3
                  // Dst: DPR:v2i32:$src
                /*SwitchType*/ 3,  MVT::v4i16,// ->56032
/*56029*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i16 DPR:v2f32:$src) - Complexity = 3
                  // Dst: DPR:v4i16:$src
                /*SwitchType*/ 3,  MVT::v8i8,// ->56037
/*56034*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i8 DPR:v2f32:$src) - Complexity = 3
                  // Dst: DPR:v8i8:$src
                0, // EndSwitchType
/*56038*/     /*Scope*/ 57, /*->56096*/
/*56039*/       OPC_CheckChild0Type, MVT::i32,
/*56041*/       OPC_CheckType, MVT::f32,
/*56043*/       OPC_Scope, 18, /*->56063*/ // 2 children in Scope
/*56045*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasVFP2()) && (Subtarget->isCortexA9() || !Subtarget->useNEONForSinglePrecisionFP())
/*56047*/         OPC_EmitInteger, MVT::i32, 14, 
/*56050*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56053*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVSR), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (bitconvert:f32 GPR:i32:$Rt) - Complexity = 3
                  // Dst: (VMOVSR:f32 GPR:i32:$Rt)
/*56063*/       /*Scope*/ 31, /*->56095*/
/*56064*/         OPC_CheckPatternPredicate, 41, // (Subtarget->hasNEON()) && (!Subtarget->isCortexA9() && Subtarget->useNEONForSinglePrecisionFP())
/*56066*/         OPC_EmitInteger, MVT::i32, 14, 
/*56069*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56072*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVDRR), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 0, 1, 2,  // Results = #3
/*56083*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56086*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 4, 
                  // Src: (bitconvert:f32 GPR:i32:$a) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:f32 (VMOVDRR:f64 GPR:i32:$a, GPR:i32:$a), ssub_0:i32)
/*56095*/       0, /*End of Scope*/
/*56096*/     /*Scope*/ 29, /*->56126*/
/*56097*/       OPC_CheckChild0Type, MVT::f64,
/*56099*/       OPC_SwitchType /*5 cases */, 3,  MVT::v1i64,// ->56105
/*56102*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v1i64 DPR:f64:$src) - Complexity = 3
                  // Dst: DPR:v1i64:$src
                /*SwitchType*/ 3,  MVT::v2i32,// ->56110
/*56107*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 DPR:f64:$src) - Complexity = 3
                  // Dst: DPR:v2i32:$src
                /*SwitchType*/ 3,  MVT::v4i16,// ->56115
/*56112*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i16 DPR:f64:$src) - Complexity = 3
                  // Dst: DPR:v4i16:$src
                /*SwitchType*/ 3,  MVT::v8i8,// ->56120
/*56117*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i8 DPR:f64:$src) - Complexity = 3
                  // Dst: DPR:v8i8:$src
                /*SwitchType*/ 3,  MVT::v2f32,// ->56125
/*56122*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 DPR:f64:$src) - Complexity = 3
                  // Dst: DPR:v2f32:$src
                0, // EndSwitchType
/*56126*/     /*Scope*/ 29, /*->56156*/
/*56127*/       OPC_CheckChild0Type, MVT::v4i32,
/*56129*/       OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->56135
/*56132*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 QPR:v4i32:$src) - Complexity = 3
                  // Dst: QPR:v2i64:$src
                /*SwitchType*/ 3,  MVT::v8i16,// ->56140
/*56137*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i16 QPR:v4i32:$src) - Complexity = 3
                  // Dst: QPR:v8i16:$src
                /*SwitchType*/ 3,  MVT::v16i8,// ->56145
/*56142*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v16i8 QPR:v4i32:$src) - Complexity = 3
                  // Dst: QPR:v16i8:$src
                /*SwitchType*/ 3,  MVT::v4f32,// ->56150
/*56147*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 QPR:v4i32:$src) - Complexity = 3
                  // Dst: QPR:v4f32:$src
                /*SwitchType*/ 3,  MVT::v2f64,// ->56155
/*56152*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 QPR:v4i32:$src) - Complexity = 3
                  // Dst: QPR:v2f64:$src
                0, // EndSwitchType
/*56156*/     /*Scope*/ 29, /*->56186*/
/*56157*/       OPC_CheckChild0Type, MVT::v8i16,
/*56159*/       OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->56165
/*56162*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 QPR:v8i16:$src) - Complexity = 3
                  // Dst: QPR:v2i64:$src
                /*SwitchType*/ 3,  MVT::v4i32,// ->56170
/*56167*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 QPR:v8i16:$src) - Complexity = 3
                  // Dst: QPR:v4i32:$src
                /*SwitchType*/ 3,  MVT::v16i8,// ->56175
/*56172*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v16i8 QPR:v8i16:$src) - Complexity = 3
                  // Dst: QPR:v16i8:$src
                /*SwitchType*/ 3,  MVT::v4f32,// ->56180
/*56177*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 QPR:v8i16:$src) - Complexity = 3
                  // Dst: QPR:v4f32:$src
                /*SwitchType*/ 3,  MVT::v2f64,// ->56185
/*56182*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 QPR:v8i16:$src) - Complexity = 3
                  // Dst: QPR:v2f64:$src
                0, // EndSwitchType
/*56186*/     /*Scope*/ 29, /*->56216*/
/*56187*/       OPC_CheckChild0Type, MVT::v16i8,
/*56189*/       OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->56195
/*56192*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 QPR:v16i8:$src) - Complexity = 3
                  // Dst: QPR:v2i64:$src
                /*SwitchType*/ 3,  MVT::v4i32,// ->56200
/*56197*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 QPR:v16i8:$src) - Complexity = 3
                  // Dst: QPR:v4i32:$src
                /*SwitchType*/ 3,  MVT::v8i16,// ->56205
/*56202*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i16 QPR:v16i8:$src) - Complexity = 3
                  // Dst: QPR:v8i16:$src
                /*SwitchType*/ 3,  MVT::v4f32,// ->56210
/*56207*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 QPR:v16i8:$src) - Complexity = 3
                  // Dst: QPR:v4f32:$src
                /*SwitchType*/ 3,  MVT::v2f64,// ->56215
/*56212*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 QPR:v16i8:$src) - Complexity = 3
                  // Dst: QPR:v2f64:$src
                0, // EndSwitchType
/*56216*/     /*Scope*/ 29, /*->56246*/
/*56217*/       OPC_CheckChild0Type, MVT::v2f64,
/*56219*/       OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->56225
/*56222*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 QPR:v2f64:$src) - Complexity = 3
                  // Dst: QPR:v2i64:$src
                /*SwitchType*/ 3,  MVT::v4i32,// ->56230
/*56227*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 QPR:v2f64:$src) - Complexity = 3
                  // Dst: QPR:v4i32:$src
                /*SwitchType*/ 3,  MVT::v8i16,// ->56235
/*56232*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i16 QPR:v2f64:$src) - Complexity = 3
                  // Dst: QPR:v8i16:$src
                /*SwitchType*/ 3,  MVT::v16i8,// ->56240
/*56237*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v16i8 QPR:v2f64:$src) - Complexity = 3
                  // Dst: QPR:v16i8:$src
                /*SwitchType*/ 3,  MVT::v4f32,// ->56245
/*56242*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 QPR:v2f64:$src) - Complexity = 3
                  // Dst: QPR:v4f32:$src
                0, // EndSwitchType
/*56246*/     /*Scope*/ 29, /*->56276*/
/*56247*/       OPC_CheckChild0Type, MVT::v4f32,
/*56249*/       OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->56255
/*56252*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 QPR:v4f32:$src) - Complexity = 3
                  // Dst: QPR:v2i64:$src
                /*SwitchType*/ 3,  MVT::v4i32,// ->56260
/*56257*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 QPR:v4f32:$src) - Complexity = 3
                  // Dst: QPR:v4i32:$src
                /*SwitchType*/ 3,  MVT::v8i16,// ->56265
/*56262*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i16 QPR:v4f32:$src) - Complexity = 3
                  // Dst: QPR:v8i16:$src
                /*SwitchType*/ 3,  MVT::v16i8,// ->56270
/*56267*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v16i8 QPR:v4f32:$src) - Complexity = 3
                  // Dst: QPR:v16i8:$src
                /*SwitchType*/ 3,  MVT::v2f64,// ->56275
/*56272*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 QPR:v4f32:$src) - Complexity = 3
                  // Dst: QPR:v2f64:$src
                0, // EndSwitchType
/*56276*/     /*Scope*/ 29, /*->56306*/
/*56277*/       OPC_CheckChild0Type, MVT::v2i64,
/*56279*/       OPC_SwitchType /*5 cases */, 3,  MVT::v4i32,// ->56285
/*56282*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 QPR:v2i64:$src) - Complexity = 3
                  // Dst: QPR:v4i32:$src
                /*SwitchType*/ 3,  MVT::v8i16,// ->56290
/*56287*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i16 QPR:v2i64:$src) - Complexity = 3
                  // Dst: QPR:v8i16:$src
                /*SwitchType*/ 3,  MVT::v16i8,// ->56295
/*56292*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v16i8 QPR:v2i64:$src) - Complexity = 3
                  // Dst: QPR:v16i8:$src
                /*SwitchType*/ 3,  MVT::v4f32,// ->56300
/*56297*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 QPR:v2i64:$src) - Complexity = 3
                  // Dst: QPR:v4f32:$src
                /*SwitchType*/ 3,  MVT::v2f64,// ->56305
/*56302*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 QPR:v2i64:$src) - Complexity = 3
                  // Dst: QPR:v2f64:$src
                0, // EndSwitchType
/*56306*/     0, /*End of Scope*/
/*56307*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 44,  TARGET_VAL(ISD::CALLSEQ_START),// ->56355
/*56311*/   OPC_RecordNode,   // #0 = 'ARMcallseq_start' chained node
/*56312*/   OPC_RecordChild1, // #1 = $amt
/*56313*/   OPC_MoveChild, 1,
/*56315*/   OPC_SwitchOpcode /*2 cases */, 18,  TARGET_VAL(ISD::TargetConstant),// ->56337
/*56319*/     OPC_MoveParent,
/*56320*/     OPC_EmitMergeInputChains1_0,
/*56321*/     OPC_EmitInteger, MVT::i32, 14, 
/*56324*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56327*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (ARMcallseq_start (timm:i32):$amt) - Complexity = 6
              // Dst: (ADJCALLSTACKDOWN:i32 (timm:i32):$amt)
            /*SwitchOpcode*/ 14,  TARGET_VAL(ISD::Constant),// ->56354
/*56340*/     OPC_MoveParent,
/*56341*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56343*/     OPC_EmitMergeInputChains1_0,
/*56344*/     OPC_EmitConvertToTarget, 1,
/*56346*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2, 
              // Src: (ARMcallseq_start (imm:i32):$amt) - Complexity = 6
              // Dst: (tADJCALLSTACKDOWN:i32 (imm:i32):$amt)
            0, // EndSwitchOpcode
          /*SwitchOpcode*/ 123,  TARGET_VAL(ARMISD::CALL),// ->56481
/*56358*/   OPC_RecordNode,   // #0 = 'ARMcall' chained node
/*56359*/   OPC_CaptureGlueInput,
/*56360*/   OPC_RecordChild1, // #1 = $func
/*56361*/   OPC_Scope, 80, /*->56443*/ // 2 children in Scope
/*56363*/     OPC_MoveChild, 1,
/*56365*/     OPC_SwitchOpcode /*2 cases */, 35,  TARGET_VAL(ISD::TargetGlobalAddress),// ->56404
/*56369*/       OPC_MoveParent,
/*56370*/       OPC_Scope, 11, /*->56383*/ // 2 children in Scope
/*56372*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*56374*/         OPC_EmitMergeInputChains1_0,
/*56375*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (BL:i32 (tglobaladdr:i32):$func)
/*56383*/       /*Scope*/ 19, /*->56403*/
/*56384*/         OPC_CheckPatternPredicate, 42, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*56386*/         OPC_EmitMergeInputChains1_0,
/*56387*/         OPC_EmitInteger, MVT::i32, 14, 
/*56390*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56393*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (tBLXi:i32 (tglobaladdr:i32):$func)
/*56403*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 35,  TARGET_VAL(ISD::TargetExternalSymbol),// ->56442
/*56407*/       OPC_MoveParent,
/*56408*/       OPC_Scope, 11, /*->56421*/ // 2 children in Scope
/*56410*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*56412*/         OPC_EmitMergeInputChains1_0,
/*56413*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (BL:i32 (texternalsym:i32):$func)
/*56421*/       /*Scope*/ 19, /*->56441*/
/*56422*/         OPC_CheckPatternPredicate, 42, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*56424*/         OPC_EmitMergeInputChains1_0,
/*56425*/         OPC_EmitInteger, MVT::i32, 14, 
/*56428*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56431*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (tBLXi:i32 (texternalsym:i32):$func)
/*56441*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*56443*/   /*Scope*/ 36, /*->56480*/
/*56444*/     OPC_CheckChild1Type, MVT::i32,
/*56446*/     OPC_Scope, 11, /*->56459*/ // 2 children in Scope
/*56448*/       OPC_CheckPatternPredicate, 25, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*56450*/       OPC_EmitMergeInputChains1_0,
/*56451*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BLX), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall GPR:i32:$func) - Complexity = 3
                // Dst: (BLX:i32 GPR:i32:$func)
/*56459*/     /*Scope*/ 19, /*->56479*/
/*56460*/       OPC_CheckPatternPredicate, 42, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*56462*/       OPC_EmitMergeInputChains1_0,
/*56463*/       OPC_EmitInteger, MVT::i32, 14, 
/*56466*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56469*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMcall GPR:i32:$dst) - Complexity = 3
                // Dst: (tBLXr:i32 GPR:i32:$dst)
/*56479*/     0, /*End of Scope*/
/*56480*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 53,  TARGET_VAL(ARMISD::CALL_PRED),// ->56537
/*56484*/   OPC_RecordNode,   // #0 = 'ARMcall_pred' chained node
/*56485*/   OPC_CaptureGlueInput,
/*56486*/   OPC_RecordChild1, // #1 = $func
/*56487*/   OPC_Scope, 25, /*->56514*/ // 2 children in Scope
/*56489*/     OPC_MoveChild, 1,
/*56491*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*56494*/     OPC_MoveParent,
/*56495*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*56497*/     OPC_EmitMergeInputChains1_0,
/*56498*/     OPC_EmitInteger, MVT::i32, 14, 
/*56501*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56504*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BL_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (ARMcall_pred (tglobaladdr:iPTR):$func) - Complexity = 6
              // Dst: (BL_pred:i32 (tglobaladdr:i32):$func)
/*56514*/   /*Scope*/ 21, /*->56536*/
/*56515*/     OPC_CheckChild1Type, MVT::i32,
/*56517*/     OPC_CheckPatternPredicate, 25, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*56519*/     OPC_EmitMergeInputChains1_0,
/*56520*/     OPC_EmitInteger, MVT::i32, 14, 
/*56523*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56526*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BLX_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (ARMcall_pred GPR:i32:$func) - Complexity = 3
              // Dst: (BLX_pred:i32 GPR:i32:$func)
/*56536*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 81,  TARGET_VAL(ARMISD::CALL_NOLINK),// ->56621
/*56540*/   OPC_RecordNode,   // #0 = 'ARMcall_nolink' chained node
/*56541*/   OPC_CaptureGlueInput,
/*56542*/   OPC_RecordChild1, // #1 = $func
/*56543*/   OPC_Scope, 34, /*->56579*/ // 2 children in Scope
/*56545*/     OPC_MoveChild, 1,
/*56547*/     OPC_SwitchOpcode /*2 cases */, 12,  TARGET_VAL(ISD::TargetGlobalAddress),// ->56563
/*56551*/       OPC_MoveParent,
/*56552*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*56554*/       OPC_EmitMergeInputChains1_0,
/*56555*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall_nolink (tglobaladdr:iPTR):$func) - Complexity = 6
                // Dst: (BMOVPCB_CALL:i32 (tglobaladdr:i32):$func)
              /*SwitchOpcode*/ 12,  TARGET_VAL(ISD::TargetExternalSymbol),// ->56578
/*56566*/       OPC_MoveParent,
/*56567*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*56569*/       OPC_EmitMergeInputChains1_0,
/*56570*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall_nolink (texternalsym:iPTR):$func) - Complexity = 6
                // Dst: (BMOVPCB_CALL:i32 (texternalsym:i32):$func)
              0, // EndSwitchOpcode
/*56579*/   /*Scope*/ 40, /*->56620*/
/*56580*/     OPC_CheckChild1Type, MVT::i32,
/*56582*/     OPC_Scope, 11, /*->56595*/ // 3 children in Scope
/*56584*/       OPC_CheckPatternPredicate, 43, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*56586*/       OPC_EmitMergeInputChains1_0,
/*56587*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                // Dst: (BX_CALL:i32 tGPR:i32:$func)
/*56595*/     /*Scope*/ 11, /*->56607*/
/*56596*/       OPC_CheckPatternPredicate, 44, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*56598*/       OPC_EmitMergeInputChains1_0,
/*56599*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCRX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                // Dst: (BMOVPCRX_CALL:i32 tGPR:i32:$func)
/*56607*/     /*Scope*/ 11, /*->56619*/
/*56608*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56610*/       OPC_EmitMergeInputChains1_0,
/*56611*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                // Dst: (tBX_CALL:i32 tGPR:i32:$func)
/*56619*/     0, /*End of Scope*/
/*56620*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 38,  TARGET_VAL(ARMISD::MEMBARRIER),// ->56662
/*56624*/   OPC_RecordNode,   // #0 = 'ARMMemBarrier' chained node
/*56625*/   OPC_RecordChild1, // #1 = $opt
/*56626*/   OPC_MoveChild, 1,
/*56628*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56631*/   OPC_CheckType, MVT::i32,
/*56633*/   OPC_MoveParent,
/*56634*/   OPC_Scope, 12, /*->56648*/ // 2 children in Scope
/*56636*/     OPC_CheckPatternPredicate, 45, // (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*56638*/     OPC_EmitMergeInputChains1_0,
/*56639*/     OPC_EmitConvertToTarget, 1,
/*56641*/     OPC_MorphNodeTo, TARGET_VAL(ARM::DMB), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 2, 
              // Src: (ARMMemBarrier (imm:i32):$opt) - Complexity = 6
              // Dst: (DMB (imm:i32):$opt)
/*56648*/   /*Scope*/ 12, /*->56661*/
/*56649*/     OPC_CheckPatternPredicate, 46, // (Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*56651*/     OPC_EmitMergeInputChains1_0,
/*56652*/     OPC_EmitConvertToTarget, 1,
/*56654*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2DMB), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 2, 
              // Src: (ARMMemBarrier (imm:i32):$opt) - Complexity = 6
              // Dst: (t2DMB (imm:i32):$opt)
/*56661*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 33,  TARGET_VAL(ARMISD::WrapperPIC),// ->56698
/*56665*/   OPC_RecordChild0, // #0 = $addr
/*56666*/   OPC_MoveChild, 0,
/*56668*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*56671*/   OPC_MoveParent,
/*56672*/   OPC_CheckType, MVT::i32,
/*56674*/   OPC_Scope, 10, /*->56686*/ // 2 children in Scope
/*56676*/     OPC_CheckPatternPredicate, 23, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*56678*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*56686*/   /*Scope*/ 10, /*->56697*/
/*56687*/     OPC_CheckPatternPredicate, 47, // (Subtarget->isThumb2()) && (Subtarget->useMovt())
/*56689*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOV_ga_pcrel), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (t2MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*56697*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 33,  TARGET_VAL(ARMISD::WrapperDYN),// ->56734
/*56701*/   OPC_RecordChild0, // #0 = $addr
/*56702*/   OPC_MoveChild, 0,
/*56704*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*56707*/   OPC_MoveParent,
/*56708*/   OPC_CheckType, MVT::i32,
/*56710*/   OPC_Scope, 10, /*->56722*/ // 2 children in Scope
/*56712*/     OPC_CheckPatternPredicate, 23, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*56714*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_dyn), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperDYN:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (MOV_ga_dyn:i32 (tglobaladdr:i32):$addr)
/*56722*/   /*Scope*/ 10, /*->56733*/
/*56723*/     OPC_CheckPatternPredicate, 47, // (Subtarget->isThumb2()) && (Subtarget->useMovt())
/*56725*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOV_ga_dyn), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperDYN:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (t2MOV_ga_dyn:i32 (tglobaladdr:i32):$addr)
/*56733*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 29|128,1/*157*/,  TARGET_VAL(ARMISD::Wrapper),// ->56895
/*56738*/   OPC_RecordChild0, // #0 = $dst
/*56739*/   OPC_MoveChild, 0,
/*56741*/   OPC_SwitchOpcode /*2 cases */, 84,  TARGET_VAL(ISD::TargetGlobalAddress),// ->56829
/*56745*/     OPC_MoveParent,
/*56746*/     OPC_CheckType, MVT::i32,
/*56748*/     OPC_Scope, 18, /*->56768*/ // 5 children in Scope
/*56750*/       OPC_CheckPatternPredicate, 48, // (!Subtarget->isThumb()) && (!Subtarget->useMovt())
/*56752*/       OPC_EmitInteger, MVT::i32, 14, 
/*56755*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56758*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (LEApcrel:i32 (tglobaladdr:i32):$dst)
/*56768*/     /*Scope*/ 10, /*->56779*/
/*56769*/       OPC_CheckPatternPredicate, 23, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*56771*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*56779*/     /*Scope*/ 18, /*->56798*/
/*56780*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56782*/       OPC_EmitInteger, MVT::i32, 14, 
/*56785*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56788*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (tLEApcrel:i32 (tglobaladdr:i32):$dst)
/*56798*/     /*Scope*/ 18, /*->56817*/
/*56799*/       OPC_CheckPatternPredicate, 49, // (Subtarget->isThumb2()) && (!Subtarget->useMovt())
/*56801*/       OPC_EmitInteger, MVT::i32, 14, 
/*56804*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56807*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (t2LEApcrel:i32 (tglobaladdr:i32):$dst)
/*56817*/     /*Scope*/ 10, /*->56828*/
/*56818*/       OPC_CheckPatternPredicate, 47, // (Subtarget->isThumb2()) && (Subtarget->useMovt())
/*56820*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (t2MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*56828*/     0, /*End of Scope*/
            /*SwitchOpcode*/ 62,  TARGET_VAL(ISD::TargetConstantPool),// ->56894
/*56832*/     OPC_MoveParent,
/*56833*/     OPC_CheckType, MVT::i32,
/*56835*/     OPC_Scope, 18, /*->56855*/ // 3 children in Scope
/*56837*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*56839*/       OPC_EmitInteger, MVT::i32, 14, 
/*56842*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56845*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                // Dst: (LEApcrel:i32 (tconstpool:i32):$dst)
/*56855*/     /*Scope*/ 18, /*->56874*/
/*56856*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56858*/       OPC_EmitInteger, MVT::i32, 14, 
/*56861*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56864*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                // Dst: (tLEApcrel:i32 (tconstpool:i32):$dst)
/*56874*/     /*Scope*/ 18, /*->56893*/
/*56875*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*56877*/       OPC_EmitInteger, MVT::i32, 14, 
/*56880*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56883*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                // Dst: (t2LEApcrel:i32 (tconstpool:i32):$dst)
/*56893*/     0, /*End of Scope*/
            0, // EndSwitchOpcode
          /*SwitchOpcode*/ 49,  TARGET_VAL(ARMISD::TC_RETURN),// ->56947
/*56898*/   OPC_RecordNode,   // #0 = 'ARMtcret' chained node
/*56899*/   OPC_CaptureGlueInput,
/*56900*/   OPC_RecordChild1, // #1 = $dst
/*56901*/   OPC_Scope, 32, /*->56935*/ // 2 children in Scope
/*56903*/     OPC_MoveChild, 1,
/*56905*/     OPC_SwitchOpcode /*2 cases */, 11,  TARGET_VAL(ISD::TargetGlobalAddress),// ->56920
/*56909*/       OPC_CheckType, MVT::i32,
/*56911*/       OPC_MoveParent,
/*56912*/       OPC_EmitMergeInputChains1_0,
/*56913*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (ARMtcret (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (TCRETURNdi (texternalsym:i32):$dst)
              /*SwitchOpcode*/ 11,  TARGET_VAL(ISD::TargetExternalSymbol),// ->56934
/*56923*/       OPC_CheckType, MVT::i32,
/*56925*/       OPC_MoveParent,
/*56926*/       OPC_EmitMergeInputChains1_0,
/*56927*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (ARMtcret (texternalsym:i32):$dst) - Complexity = 6
                // Dst: (TCRETURNdi (texternalsym:i32):$dst)
              0, // EndSwitchOpcode
/*56935*/   /*Scope*/ 10, /*->56946*/
/*56936*/     OPC_CheckChild1Type, MVT::i32,
/*56938*/     OPC_EmitMergeInputChains1_0,
/*56939*/     OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNri), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (ARMtcret tcGPR:i32:$dst) - Complexity = 3
              // Dst: (TCRETURNri tcGPR:i32:$dst)
/*56946*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 78,  TARGET_VAL(ARMISD::tCALL),// ->57028
/*56950*/   OPC_RecordNode,   // #0 = 'ARMtcall' chained node
/*56951*/   OPC_CaptureGlueInput,
/*56952*/   OPC_RecordChild1, // #1 = $func
/*56953*/   OPC_Scope, 50, /*->57005*/ // 2 children in Scope
/*56955*/     OPC_MoveChild, 1,
/*56957*/     OPC_SwitchOpcode /*2 cases */, 20,  TARGET_VAL(ISD::TargetGlobalAddress),// ->56981
/*56961*/       OPC_MoveParent,
/*56962*/       OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb())
/*56964*/       OPC_EmitMergeInputChains1_0,
/*56965*/       OPC_EmitInteger, MVT::i32, 14, 
/*56968*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56971*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMtcall (tglobaladdr:iPTR):$func) - Complexity = 6
                // Dst: (tBL:i32 (tglobaladdr:i32):$func)
              /*SwitchOpcode*/ 20,  TARGET_VAL(ISD::TargetExternalSymbol),// ->57004
/*56984*/       OPC_MoveParent,
/*56985*/       OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb())
/*56987*/       OPC_EmitMergeInputChains1_0,
/*56988*/       OPC_EmitInteger, MVT::i32, 14, 
/*56991*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56994*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMtcall (texternalsym:iPTR):$func) - Complexity = 6
                // Dst: (tBL:i32 (texternalsym:i32):$func)
              0, // EndSwitchOpcode
/*57005*/   /*Scope*/ 21, /*->57027*/
/*57006*/     OPC_CheckChild1Type, MVT::i32,
/*57008*/     OPC_CheckPatternPredicate, 42, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*57010*/     OPC_EmitMergeInputChains1_0,
/*57011*/     OPC_EmitInteger, MVT::i32, 14, 
/*57014*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57017*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
              // Src: (ARMtcall GPR:i32:$func) - Complexity = 3
              // Dst: (tBLXr:i32 GPR:i32:$func)
/*57027*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 29|128,1/*157*/,  TARGET_VAL(ARMISD::VGETLANEs),// ->57189
/*57032*/   OPC_RecordChild0, // #0 = $V
/*57033*/   OPC_Scope, 30, /*->57065*/ // 4 children in Scope
/*57035*/     OPC_CheckChild0Type, MVT::v8i8,
/*57037*/     OPC_RecordChild1, // #1 = $lane
/*57038*/     OPC_MoveChild, 1,
/*57040*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57043*/     OPC_MoveParent,
/*57044*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57046*/     OPC_EmitConvertToTarget, 1,
/*57048*/     OPC_EmitInteger, MVT::i32, 14, 
/*57051*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57054*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlanes:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*57065*/   /*Scope*/ 30, /*->57096*/
/*57066*/     OPC_CheckChild0Type, MVT::v4i16,
/*57068*/     OPC_RecordChild1, // #1 = $lane
/*57069*/     OPC_MoveChild, 1,
/*57071*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57074*/     OPC_MoveParent,
/*57075*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57077*/     OPC_EmitConvertToTarget, 1,
/*57079*/     OPC_EmitInteger, MVT::i32, 14, 
/*57082*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57085*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlanes:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*57096*/   /*Scope*/ 45, /*->57142*/
/*57097*/     OPC_CheckChild0Type, MVT::v16i8,
/*57099*/     OPC_RecordChild1, // #1 = $lane
/*57100*/     OPC_MoveChild, 1,
/*57102*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57105*/     OPC_MoveParent,
/*57106*/     OPC_EmitConvertToTarget, 1,
/*57108*/     OPC_EmitNodeXForm, 14, 2, // DSubReg_i8_reg
/*57111*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*57120*/     OPC_EmitConvertToTarget, 1,
/*57122*/     OPC_EmitNodeXForm, 15, 5, // SubReg_i8_lane
/*57125*/     OPC_EmitInteger, MVT::i32, 14, 
/*57128*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57131*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlanes:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*57142*/   /*Scope*/ 45, /*->57188*/
/*57143*/     OPC_CheckChild0Type, MVT::v8i16,
/*57145*/     OPC_RecordChild1, // #1 = $lane
/*57146*/     OPC_MoveChild, 1,
/*57148*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57151*/     OPC_MoveParent,
/*57152*/     OPC_EmitConvertToTarget, 1,
/*57154*/     OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*57157*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*57166*/     OPC_EmitConvertToTarget, 1,
/*57168*/     OPC_EmitNodeXForm, 4, 5, // SubReg_i16_lane
/*57171*/     OPC_EmitInteger, MVT::i32, 14, 
/*57174*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57177*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlanes:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*57188*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 29|128,1/*157*/,  TARGET_VAL(ARMISD::VGETLANEu),// ->57350
/*57193*/   OPC_RecordChild0, // #0 = $V
/*57194*/   OPC_Scope, 30, /*->57226*/ // 4 children in Scope
/*57196*/     OPC_CheckChild0Type, MVT::v8i8,
/*57198*/     OPC_RecordChild1, // #1 = $lane
/*57199*/     OPC_MoveChild, 1,
/*57201*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57204*/     OPC_MoveParent,
/*57205*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57207*/     OPC_EmitConvertToTarget, 1,
/*57209*/     OPC_EmitInteger, MVT::i32, 14, 
/*57212*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57215*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlaneu:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*57226*/   /*Scope*/ 30, /*->57257*/
/*57227*/     OPC_CheckChild0Type, MVT::v4i16,
/*57229*/     OPC_RecordChild1, // #1 = $lane
/*57230*/     OPC_MoveChild, 1,
/*57232*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57235*/     OPC_MoveParent,
/*57236*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57238*/     OPC_EmitConvertToTarget, 1,
/*57240*/     OPC_EmitInteger, MVT::i32, 14, 
/*57243*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57246*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlaneu:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*57257*/   /*Scope*/ 45, /*->57303*/
/*57258*/     OPC_CheckChild0Type, MVT::v16i8,
/*57260*/     OPC_RecordChild1, // #1 = $lane
/*57261*/     OPC_MoveChild, 1,
/*57263*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57266*/     OPC_MoveParent,
/*57267*/     OPC_EmitConvertToTarget, 1,
/*57269*/     OPC_EmitNodeXForm, 14, 2, // DSubReg_i8_reg
/*57272*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*57281*/     OPC_EmitConvertToTarget, 1,
/*57283*/     OPC_EmitNodeXForm, 15, 5, // SubReg_i8_lane
/*57286*/     OPC_EmitInteger, MVT::i32, 14, 
/*57289*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57292*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*57303*/   /*Scope*/ 45, /*->57349*/
/*57304*/     OPC_CheckChild0Type, MVT::v8i16,
/*57306*/     OPC_RecordChild1, // #1 = $lane
/*57307*/     OPC_MoveChild, 1,
/*57309*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57312*/     OPC_MoveParent,
/*57313*/     OPC_EmitConvertToTarget, 1,
/*57315*/     OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*57318*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*57327*/     OPC_EmitConvertToTarget, 1,
/*57329*/     OPC_EmitNodeXForm, 4, 5, // SubReg_i16_lane
/*57332*/     OPC_EmitInteger, MVT::i32, 14, 
/*57335*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57338*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*57349*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 122|128,1/*250*/,  TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->57604
/*57354*/   OPC_RecordChild0, // #0 = $V
/*57355*/   OPC_Scope, 64, /*->57421*/ // 5 children in Scope
/*57357*/     OPC_CheckChild0Type, MVT::v2i32,
/*57359*/     OPC_RecordChild1, // #1 = $lane
/*57360*/     OPC_MoveChild, 1,
/*57362*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57365*/     OPC_MoveParent,
/*57366*/     OPC_CheckType, MVT::i32,
/*57368*/     OPC_Scope, 21, /*->57391*/ // 2 children in Scope
/*57370*/       OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*57372*/       OPC_EmitConvertToTarget, 1,
/*57374*/       OPC_EmitInteger, MVT::i32, 14, 
/*57377*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57380*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNi32), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (extractelt:i32 DPR:v2i32:$V, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (VGETLNi32:i32 DPR:v2i32:$V, (imm:i32):$lane)
/*57391*/     /*Scope*/ 28, /*->57420*/
/*57392*/       OPC_CheckPatternPredicate, 51, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*57394*/       OPC_EmitConvertToTarget, 1,
/*57396*/       OPC_EmitNodeXForm, 13, 2, // SSubReg_f32_reg
/*57399*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*57408*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*57411*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 5, 
                // Src: (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:i32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)), GPR:i32)
/*57420*/     0, /*End of Scope*/
/*57421*/   /*Scope*/ 81, /*->57503*/
/*57422*/     OPC_CheckChild0Type, MVT::v4i32,
/*57424*/     OPC_RecordChild1, // #1 = $lane
/*57425*/     OPC_MoveChild, 1,
/*57427*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57430*/     OPC_MoveParent,
/*57431*/     OPC_CheckType, MVT::i32,
/*57433*/     OPC_Scope, 38, /*->57473*/ // 2 children in Scope
/*57435*/       OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*57437*/       OPC_EmitConvertToTarget, 1,
/*57439*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*57442*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*57451*/       OPC_EmitConvertToTarget, 1,
/*57453*/       OPC_EmitNodeXForm, 6, 5, // SubReg_i32_lane
/*57456*/       OPC_EmitInteger, MVT::i32, 14, 
/*57459*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57462*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNi32), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (VGETLNi32:i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), (SubReg_i32_lane:i32 (imm:iPTR):$lane))
/*57473*/     /*Scope*/ 28, /*->57502*/
/*57474*/       OPC_CheckPatternPredicate, 51, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*57476*/       OPC_EmitConvertToTarget, 1,
/*57478*/       OPC_EmitNodeXForm, 13, 2, // SSubReg_f32_reg
/*57481*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*57490*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*57493*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 5, 
                // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:i32 QPR:v4i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)), GPR:i32)
/*57502*/     0, /*End of Scope*/
/*57503*/   /*Scope*/ 23, /*->57527*/
/*57504*/     OPC_RecordChild1, // #1 = $src2
/*57505*/     OPC_MoveChild, 1,
/*57507*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57510*/     OPC_MoveParent,
/*57511*/     OPC_CheckType, MVT::f64,
/*57513*/     OPC_EmitConvertToTarget, 1,
/*57515*/     OPC_EmitNodeXForm, 16, 2, // DSubReg_f64_reg
/*57518*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 3, 
              // Src: (extractelt:f64 QPR:v2f64:$src1, (imm:iPTR):$src2) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f64 QPR:v2f64:$src1, (DSubReg_f64_reg:i32 (imm:iPTR):$src2))
/*57527*/   /*Scope*/ 37, /*->57565*/
/*57528*/     OPC_CheckChild0Type, MVT::v2f32,
/*57530*/     OPC_RecordChild1, // #1 = $src2
/*57531*/     OPC_MoveChild, 1,
/*57533*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57536*/     OPC_MoveParent,
/*57537*/     OPC_CheckType, MVT::f32,
/*57539*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*57542*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*57551*/     OPC_EmitConvertToTarget, 1,
/*57553*/     OPC_EmitNodeXForm, 13, 4, // SSubReg_f32_reg
/*57556*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
              // Src: (extractelt:f32 DPR:v2f32:$src1, (imm:iPTR):$src2) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:i32), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*57565*/   /*Scope*/ 37, /*->57603*/
/*57566*/     OPC_CheckChild0Type, MVT::v4f32,
/*57568*/     OPC_RecordChild1, // #1 = $src2
/*57569*/     OPC_MoveChild, 1,
/*57571*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57574*/     OPC_MoveParent,
/*57575*/     OPC_CheckType, MVT::f32,
/*57577*/     OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*57580*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*57589*/     OPC_EmitConvertToTarget, 1,
/*57591*/     OPC_EmitNodeXForm, 13, 4, // SSubReg_f32_reg
/*57594*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
              // Src: (extractelt:f32 QPR:v4f32:$src1, (imm:iPTR):$src2) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:i32), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*57603*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 70|128,2/*326*/,  TARGET_VAL(ISD::Constant),// ->57934
/*57608*/   OPC_RecordNode,   // #0 = $imm
/*57609*/   OPC_CheckType, MVT::i32,
/*57611*/   OPC_Scope, 26, /*->57639*/ // 11 children in Scope
/*57613*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*57615*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57617*/     OPC_EmitConvertToTarget, 0,
/*57619*/     OPC_EmitInteger, MVT::i32, 14, 
/*57622*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57625*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57628*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (imm:i32)<<P:Predicate_t2_so_imm>>:$imm - Complexity = 5
              // Dst: (t2MOVi:i32 (imm:i32):$imm)
/*57639*/   /*Scope*/ 26, /*->57666*/
/*57640*/     OPC_CheckPredicate, 3, // Predicate_so_imm
/*57642*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57644*/     OPC_EmitConvertToTarget, 0,
/*57646*/     OPC_EmitInteger, MVT::i32, 14, 
/*57649*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57652*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57655*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (imm:i32)<<P:Predicate_so_imm>>:$imm - Complexity = 4
              // Dst: (MOVi:i32 (imm:i32):$imm)
/*57666*/   /*Scope*/ 22, /*->57689*/
/*57667*/     OPC_CheckPredicate, 91, // Predicate_imm0_65535
/*57669*/     OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*57671*/     OPC_EmitConvertToTarget, 0,
/*57673*/     OPC_EmitInteger, MVT::i32, 14, 
/*57676*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57679*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi16), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
              // Dst: (MOVi16:i32 (imm:i32):$imm)
/*57689*/   /*Scope*/ 29, /*->57719*/
/*57690*/     OPC_CheckPredicate, 24, // Predicate_so_imm_not
/*57692*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57694*/     OPC_EmitConvertToTarget, 0,
/*57696*/     OPC_EmitNodeXForm, 10, 1, // imm_not_XFORM
/*57699*/     OPC_EmitInteger, MVT::i32, 14, 
/*57702*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57705*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57708*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MVNi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (imm:i32)<<P:Predicate_so_imm_not>><<X:imm_not_XFORM>>:$imm - Complexity = 4
              // Dst: (MVNi:i32 (imm_not_XFORM:i32 (imm:i32):$imm))
/*57719*/   /*Scope*/ 14, /*->57734*/
/*57720*/     OPC_CheckPredicate, 92, // Predicate_arm_i32imm
/*57722*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57724*/     OPC_EmitConvertToTarget, 0,
/*57726*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi32imm), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (imm:i32)<<P:Predicate_arm_i32imm>>:$src - Complexity = 4
              // Dst: (MOVi32imm:i32 (imm:i32):$src)
/*57734*/   /*Scope*/ 26, /*->57761*/
/*57735*/     OPC_CheckPredicate, 51, // Predicate_imm0_255
/*57737*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57739*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57742*/     OPC_EmitConvertToTarget, 0,
/*57744*/     OPC_EmitInteger, MVT::i32, 14, 
/*57747*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57750*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tMOVi8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (imm:i32)<<P:Predicate_imm0_255>>:$imm8 - Complexity = 4
              // Dst: (tMOVi8:i32 (imm:i32):$imm8)
/*57761*/   /*Scope*/ 22, /*->57784*/
/*57762*/     OPC_CheckPredicate, 91, // Predicate_imm0_65535
/*57764*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57766*/     OPC_EmitConvertToTarget, 0,
/*57768*/     OPC_EmitInteger, MVT::i32, 14, 
/*57771*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57774*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi16), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
              // Dst: (t2MOVi16:i32 (imm:i32):$imm)
/*57784*/   /*Scope*/ 29, /*->57814*/
/*57785*/     OPC_CheckPredicate, 19, // Predicate_t2_so_imm_not
/*57787*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57789*/     OPC_EmitConvertToTarget, 0,
/*57791*/     OPC_EmitNodeXForm, 8, 1, // t2_so_imm_not_XFORM
/*57794*/     OPC_EmitInteger, MVT::i32, 14, 
/*57797*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57800*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57803*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$src - Complexity = 4
              // Dst: (t2MVNi:i32 (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$src))
/*57814*/   /*Scope*/ 55, /*->57870*/
/*57815*/     OPC_CheckPredicate, 93, // Predicate_thumb_immshifted
/*57817*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57819*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57822*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57825*/     OPC_EmitConvertToTarget, 0,
/*57827*/     OPC_EmitNodeXForm, 17, 3, // thumb_immshifted_val
/*57830*/     OPC_EmitInteger, MVT::i32, 14, 
/*57833*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57836*/     OPC_EmitNode, TARGET_VAL(ARM::tMOVi8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7
/*57847*/     OPC_EmitConvertToTarget, 0,
/*57849*/     OPC_EmitNodeXForm, 18, 8, // thumb_immshifted_shamt
/*57852*/     OPC_EmitInteger, MVT::i32, 14, 
/*57855*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57858*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLri), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 7, 9, 10, 11, 
              // Src: (imm:i32)<<P:Predicate_thumb_immshifted>>:$src - Complexity = 4
              // Dst: (tLSLri:i32 (tMOVi8:i32 (thumb_immshifted_val:i32 (imm:i32):$src)), (thumb_immshifted_shamt:i32 (imm:i32):$src))
/*57870*/   /*Scope*/ 49, /*->57920*/
/*57871*/     OPC_CheckPredicate, 94, // Predicate_imm0_255_comp
/*57873*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57875*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57878*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57881*/     OPC_EmitConvertToTarget, 0,
/*57883*/     OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*57886*/     OPC_EmitInteger, MVT::i32, 14, 
/*57889*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57892*/     OPC_EmitNode, TARGET_VAL(ARM::tMOVi8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7
/*57903*/     OPC_EmitInteger, MVT::i32, 14, 
/*57906*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57909*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tMVN), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 7, 8, 9, 
              // Src: (imm:i32)<<P:Predicate_imm0_255_comp>>:$src - Complexity = 4
              // Dst: (tMVN:i32 (tMOVi8:i32 (imm_comp_XFORM:i32 (imm:i32):$src)))
/*57920*/   /*Scope*/ 12, /*->57933*/
/*57921*/     OPC_CheckPatternPredicate, 52, // (Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*57923*/     OPC_EmitConvertToTarget, 0,
/*57925*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi32imm), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (imm:i32):$src - Complexity = 3
              // Dst: (t2MOVi32imm:i32 (imm:i32):$src)
/*57933*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_ADD),// ->57989
/*57937*/   OPC_RecordMemRef,
/*57938*/   OPC_RecordNode,   // #0 = 'atomic_load_add' chained node
/*57939*/   OPC_RecordChild1, // #1 = $ptr
/*57940*/   OPC_CheckChild1Type, MVT::i32,
/*57942*/   OPC_RecordChild2, // #2 = $incr
/*57943*/   OPC_CheckType, MVT::i32,
/*57945*/   OPC_Scope, 13, /*->57960*/ // 3 children in Scope
/*57947*/     OPC_CheckPredicate, 95, // Predicate_atomic_load_add_8
/*57949*/     OPC_EmitMergeInputChains1_0,
/*57950*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_ADD_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_add:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_add_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_ADD_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*57960*/   /*Scope*/ 13, /*->57974*/
/*57961*/     OPC_CheckPredicate, 96, // Predicate_atomic_load_add_16
/*57963*/     OPC_EmitMergeInputChains1_0,
/*57964*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_ADD_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_add:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_add_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_ADD_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*57974*/   /*Scope*/ 13, /*->57988*/
/*57975*/     OPC_CheckPredicate, 97, // Predicate_atomic_load_add_32
/*57977*/     OPC_EmitMergeInputChains1_0,
/*57978*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_ADD_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_add:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_add_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_ADD_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*57988*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_SUB),// ->58044
/*57992*/   OPC_RecordMemRef,
/*57993*/   OPC_RecordNode,   // #0 = 'atomic_load_sub' chained node
/*57994*/   OPC_RecordChild1, // #1 = $ptr
/*57995*/   OPC_CheckChild1Type, MVT::i32,
/*57997*/   OPC_RecordChild2, // #2 = $incr
/*57998*/   OPC_CheckType, MVT::i32,
/*58000*/   OPC_Scope, 13, /*->58015*/ // 3 children in Scope
/*58002*/     OPC_CheckPredicate, 98, // Predicate_atomic_load_sub_8
/*58004*/     OPC_EmitMergeInputChains1_0,
/*58005*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_SUB_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_sub:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_sub_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_SUB_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*58015*/   /*Scope*/ 13, /*->58029*/
/*58016*/     OPC_CheckPredicate, 99, // Predicate_atomic_load_sub_16
/*58018*/     OPC_EmitMergeInputChains1_0,
/*58019*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_SUB_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_sub:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_sub_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_SUB_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*58029*/   /*Scope*/ 13, /*->58043*/
/*58030*/     OPC_CheckPredicate, 100, // Predicate_atomic_load_sub_32
/*58032*/     OPC_EmitMergeInputChains1_0,
/*58033*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_SUB_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_sub:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_sub_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_SUB_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*58043*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_AND),// ->58099
/*58047*/   OPC_RecordMemRef,
/*58048*/   OPC_RecordNode,   // #0 = 'atomic_load_and' chained node
/*58049*/   OPC_RecordChild1, // #1 = $ptr
/*58050*/   OPC_CheckChild1Type, MVT::i32,
/*58052*/   OPC_RecordChild2, // #2 = $incr
/*58053*/   OPC_CheckType, MVT::i32,
/*58055*/   OPC_Scope, 13, /*->58070*/ // 3 children in Scope
/*58057*/     OPC_CheckPredicate, 101, // Predicate_atomic_load_and_8
/*58059*/     OPC_EmitMergeInputChains1_0,
/*58060*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_AND_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_and:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_and_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_AND_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*58070*/   /*Scope*/ 13, /*->58084*/
/*58071*/     OPC_CheckPredicate, 102, // Predicate_atomic_load_and_16
/*58073*/     OPC_EmitMergeInputChains1_0,
/*58074*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_AND_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_and:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_and_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_AND_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*58084*/   /*Scope*/ 13, /*->58098*/
/*58085*/     OPC_CheckPredicate, 103, // Predicate_atomic_load_and_32
/*58087*/     OPC_EmitMergeInputChains1_0,
/*58088*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_AND_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_and:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_and_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_AND_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*58098*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_OR),// ->58154
/*58102*/   OPC_RecordMemRef,
/*58103*/   OPC_RecordNode,   // #0 = 'atomic_load_or' chained node
/*58104*/   OPC_RecordChild1, // #1 = $ptr
/*58105*/   OPC_CheckChild1Type, MVT::i32,
/*58107*/   OPC_RecordChild2, // #2 = $incr
/*58108*/   OPC_CheckType, MVT::i32,
/*58110*/   OPC_Scope, 13, /*->58125*/ // 3 children in Scope
/*58112*/     OPC_CheckPredicate, 104, // Predicate_atomic_load_or_8
/*58114*/     OPC_EmitMergeInputChains1_0,
/*58115*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_OR_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_or:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_or_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_OR_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*58125*/   /*Scope*/ 13, /*->58139*/
/*58126*/     OPC_CheckPredicate, 105, // Predicate_atomic_load_or_16
/*58128*/     OPC_EmitMergeInputChains1_0,
/*58129*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_OR_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_or:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_or_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_OR_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*58139*/   /*Scope*/ 13, /*->58153*/
/*58140*/     OPC_CheckPredicate, 106, // Predicate_atomic_load_or_32
/*58142*/     OPC_EmitMergeInputChains1_0,
/*58143*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_OR_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_or:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_or_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_OR_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*58153*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_XOR),// ->58209
/*58157*/   OPC_RecordMemRef,
/*58158*/   OPC_RecordNode,   // #0 = 'atomic_load_xor' chained node
/*58159*/   OPC_RecordChild1, // #1 = $ptr
/*58160*/   OPC_CheckChild1Type, MVT::i32,
/*58162*/   OPC_RecordChild2, // #2 = $incr
/*58163*/   OPC_CheckType, MVT::i32,
/*58165*/   OPC_Scope, 13, /*->58180*/ // 3 children in Scope
/*58167*/     OPC_CheckPredicate, 107, // Predicate_atomic_load_xor_8
/*58169*/     OPC_EmitMergeInputChains1_0,
/*58170*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_XOR_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_xor:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_xor_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_XOR_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*58180*/   /*Scope*/ 13, /*->58194*/
/*58181*/     OPC_CheckPredicate, 108, // Predicate_atomic_load_xor_16
/*58183*/     OPC_EmitMergeInputChains1_0,
/*58184*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_XOR_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_xor:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_xor_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_XOR_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*58194*/   /*Scope*/ 13, /*->58208*/
/*58195*/     OPC_CheckPredicate, 109, // Predicate_atomic_load_xor_32
/*58197*/     OPC_EmitMergeInputChains1_0,
/*58198*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_XOR_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_xor:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_xor_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_XOR_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*58208*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_NAND),// ->58264
/*58212*/   OPC_RecordMemRef,
/*58213*/   OPC_RecordNode,   // #0 = 'atomic_load_nand' chained node
/*58214*/   OPC_RecordChild1, // #1 = $ptr
/*58215*/   OPC_CheckChild1Type, MVT::i32,
/*58217*/   OPC_RecordChild2, // #2 = $incr
/*58218*/   OPC_CheckType, MVT::i32,
/*58220*/   OPC_Scope, 13, /*->58235*/ // 3 children in Scope
/*58222*/     OPC_CheckPredicate, 110, // Predicate_atomic_load_nand_8
/*58224*/     OPC_EmitMergeInputChains1_0,
/*58225*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_NAND_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_nand:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_nand_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_NAND_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*58235*/   /*Scope*/ 13, /*->58249*/
/*58236*/     OPC_CheckPredicate, 111, // Predicate_atomic_load_nand_16
/*58238*/     OPC_EmitMergeInputChains1_0,
/*58239*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_NAND_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_nand:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_nand_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_NAND_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*58249*/   /*Scope*/ 13, /*->58263*/
/*58250*/     OPC_CheckPredicate, 112, // Predicate_atomic_load_nand_32
/*58252*/     OPC_EmitMergeInputChains1_0,
/*58253*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_NAND_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_nand:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_nand_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_NAND_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*58263*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_MIN),// ->58319
/*58267*/   OPC_RecordMemRef,
/*58268*/   OPC_RecordNode,   // #0 = 'atomic_load_min' chained node
/*58269*/   OPC_RecordChild1, // #1 = $ptr
/*58270*/   OPC_CheckChild1Type, MVT::i32,
/*58272*/   OPC_RecordChild2, // #2 = $val
/*58273*/   OPC_CheckType, MVT::i32,
/*58275*/   OPC_Scope, 13, /*->58290*/ // 3 children in Scope
/*58277*/     OPC_CheckPredicate, 113, // Predicate_atomic_load_min_8
/*58279*/     OPC_EmitMergeInputChains1_0,
/*58280*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MIN_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_min:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_min_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MIN_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*58290*/   /*Scope*/ 13, /*->58304*/
/*58291*/     OPC_CheckPredicate, 114, // Predicate_atomic_load_min_16
/*58293*/     OPC_EmitMergeInputChains1_0,
/*58294*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MIN_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_min:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_min_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MIN_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*58304*/   /*Scope*/ 13, /*->58318*/
/*58305*/     OPC_CheckPredicate, 115, // Predicate_atomic_load_min_32
/*58307*/     OPC_EmitMergeInputChains1_0,
/*58308*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MIN_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_min:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_min_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MIN_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*58318*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_MAX),// ->58374
/*58322*/   OPC_RecordMemRef,
/*58323*/   OPC_RecordNode,   // #0 = 'atomic_load_max' chained node
/*58324*/   OPC_RecordChild1, // #1 = $ptr
/*58325*/   OPC_CheckChild1Type, MVT::i32,
/*58327*/   OPC_RecordChild2, // #2 = $val
/*58328*/   OPC_CheckType, MVT::i32,
/*58330*/   OPC_Scope, 13, /*->58345*/ // 3 children in Scope
/*58332*/     OPC_CheckPredicate, 116, // Predicate_atomic_load_max_8
/*58334*/     OPC_EmitMergeInputChains1_0,
/*58335*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MAX_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_max:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_max_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MAX_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*58345*/   /*Scope*/ 13, /*->58359*/
/*58346*/     OPC_CheckPredicate, 117, // Predicate_atomic_load_max_16
/*58348*/     OPC_EmitMergeInputChains1_0,
/*58349*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MAX_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_max:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_max_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MAX_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*58359*/   /*Scope*/ 13, /*->58373*/
/*58360*/     OPC_CheckPredicate, 118, // Predicate_atomic_load_max_32
/*58362*/     OPC_EmitMergeInputChains1_0,
/*58363*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MAX_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_max:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_max_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MAX_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*58373*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_UMIN),// ->58429
/*58377*/   OPC_RecordMemRef,
/*58378*/   OPC_RecordNode,   // #0 = 'atomic_load_umin' chained node
/*58379*/   OPC_RecordChild1, // #1 = $ptr
/*58380*/   OPC_CheckChild1Type, MVT::i32,
/*58382*/   OPC_RecordChild2, // #2 = $val
/*58383*/   OPC_CheckType, MVT::i32,
/*58385*/   OPC_Scope, 13, /*->58400*/ // 3 children in Scope
/*58387*/     OPC_CheckPredicate, 119, // Predicate_atomic_load_umin_8
/*58389*/     OPC_EmitMergeInputChains1_0,
/*58390*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMIN_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umin:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umin_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMIN_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*58400*/   /*Scope*/ 13, /*->58414*/
/*58401*/     OPC_CheckPredicate, 120, // Predicate_atomic_load_umin_16
/*58403*/     OPC_EmitMergeInputChains1_0,
/*58404*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMIN_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umin:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umin_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMIN_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*58414*/   /*Scope*/ 13, /*->58428*/
/*58415*/     OPC_CheckPredicate, 121, // Predicate_atomic_load_umin_32
/*58417*/     OPC_EmitMergeInputChains1_0,
/*58418*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMIN_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umin:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umin_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMIN_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*58428*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_UMAX),// ->58484
/*58432*/   OPC_RecordMemRef,
/*58433*/   OPC_RecordNode,   // #0 = 'atomic_load_umax' chained node
/*58434*/   OPC_RecordChild1, // #1 = $ptr
/*58435*/   OPC_CheckChild1Type, MVT::i32,
/*58437*/   OPC_RecordChild2, // #2 = $val
/*58438*/   OPC_CheckType, MVT::i32,
/*58440*/   OPC_Scope, 13, /*->58455*/ // 3 children in Scope
/*58442*/     OPC_CheckPredicate, 122, // Predicate_atomic_load_umax_8
/*58444*/     OPC_EmitMergeInputChains1_0,
/*58445*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMAX_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umax:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umax_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMAX_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*58455*/   /*Scope*/ 13, /*->58469*/
/*58456*/     OPC_CheckPredicate, 123, // Predicate_atomic_load_umax_16
/*58458*/     OPC_EmitMergeInputChains1_0,
/*58459*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMAX_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umax:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umax_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMAX_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*58469*/   /*Scope*/ 13, /*->58483*/
/*58470*/     OPC_CheckPredicate, 124, // Predicate_atomic_load_umax_32
/*58472*/     OPC_EmitMergeInputChains1_0,
/*58473*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMAX_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umax:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umax_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMAX_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*58483*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_SWAP),// ->58539
/*58487*/   OPC_RecordMemRef,
/*58488*/   OPC_RecordNode,   // #0 = 'atomic_swap' chained node
/*58489*/   OPC_RecordChild1, // #1 = $ptr
/*58490*/   OPC_CheckChild1Type, MVT::i32,
/*58492*/   OPC_RecordChild2, // #2 = $new
/*58493*/   OPC_CheckType, MVT::i32,
/*58495*/   OPC_Scope, 13, /*->58510*/ // 3 children in Scope
/*58497*/     OPC_CheckPredicate, 125, // Predicate_atomic_swap_8
/*58499*/     OPC_EmitMergeInputChains1_0,
/*58500*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_SWAP_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_swap:i32 GPR:i32:$ptr, GPR:i32:$new)<<P:Predicate_atomic_swap_8>> - Complexity = 4
              // Dst: (ATOMIC_SWAP_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$new)
/*58510*/   /*Scope*/ 13, /*->58524*/
/*58511*/     OPC_CheckPredicate, 126, // Predicate_atomic_swap_16
/*58513*/     OPC_EmitMergeInputChains1_0,
/*58514*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_SWAP_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_swap:i32 GPR:i32:$ptr, GPR:i32:$new)<<P:Predicate_atomic_swap_16>> - Complexity = 4
              // Dst: (ATOMIC_SWAP_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$new)
/*58524*/   /*Scope*/ 13, /*->58538*/
/*58525*/     OPC_CheckPredicate, 127, // Predicate_atomic_swap_32
/*58527*/     OPC_EmitMergeInputChains1_0,
/*58528*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_SWAP_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_swap:i32 GPR:i32:$ptr, GPR:i32:$new)<<P:Predicate_atomic_swap_32>> - Complexity = 4
              // Dst: (ATOMIC_SWAP_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$new)
/*58538*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 56,  TARGET_VAL(ISD::ATOMIC_CMP_SWAP),// ->58598
/*58542*/   OPC_RecordMemRef,
/*58543*/   OPC_RecordNode,   // #0 = 'atomic_cmp_swap' chained node
/*58544*/   OPC_RecordChild1, // #1 = $ptr
/*58545*/   OPC_CheckChild1Type, MVT::i32,
/*58547*/   OPC_RecordChild2, // #2 = $old
/*58548*/   OPC_RecordChild3, // #3 = $new
/*58549*/   OPC_CheckType, MVT::i32,
/*58551*/   OPC_Scope, 14, /*->58567*/ // 3 children in Scope
/*58553*/     OPC_CheckPredicate, 128, // Predicate_atomic_cmp_swap_8
/*58555*/     OPC_EmitMergeInputChains1_0,
/*58556*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_CMP_SWAP_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (atomic_cmp_swap:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)<<P:Predicate_atomic_cmp_swap_8>> - Complexity = 4
              // Dst: (ATOMIC_CMP_SWAP_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)
/*58567*/   /*Scope*/ 14, /*->58582*/
/*58568*/     OPC_CheckPredicate, 129, // Predicate_atomic_cmp_swap_16
/*58570*/     OPC_EmitMergeInputChains1_0,
/*58571*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_CMP_SWAP_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (atomic_cmp_swap:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)<<P:Predicate_atomic_cmp_swap_16>> - Complexity = 4
              // Dst: (ATOMIC_CMP_SWAP_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)
/*58582*/   /*Scope*/ 14, /*->58597*/
/*58583*/     OPC_CheckPredicate, 130, // Predicate_atomic_cmp_swap_32
/*58585*/     OPC_EmitMergeInputChains1_0,
/*58586*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_CMP_SWAP_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (atomic_cmp_swap:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)<<P:Predicate_atomic_cmp_swap_32>> - Complexity = 4
              // Dst: (ATOMIC_CMP_SWAP_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)
/*58597*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 40,  TARGET_VAL(ARMISD::RRX),// ->58641
/*58601*/   OPC_CaptureGlueInput,
/*58602*/   OPC_RecordChild0, // #0 = $Rm
/*58603*/   OPC_CheckType, MVT::i32,
/*58605*/   OPC_Scope, 10, /*->58617*/ // 2 children in Scope
/*58607*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58609*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RRX), 0|OPFL_GlueInput,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMrrx:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (RRX:i32 GPR:i32:$Rm)
/*58617*/   /*Scope*/ 22, /*->58640*/
/*58618*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*58620*/     OPC_EmitInteger, MVT::i32, 14, 
/*58623*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58626*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58629*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RRX), 0|OPFL_GlueInput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMrrx:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2RRX:i32 rGPR:i32:$Rm)
/*58640*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 37,  TARGET_VAL(ARMISD::SRL_FLAG),// ->58681
/*58644*/   OPC_RecordChild0, // #0 = $src
/*58645*/   OPC_CheckType, MVT::i32,
/*58647*/   OPC_Scope, 11, /*->58660*/ // 2 children in Scope
/*58649*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58651*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsrl_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMsrl_flag:i32 GPR:i32:$src) - Complexity = 3
              // Dst: (MOVsrl_flag:i32:i32 GPR:i32:$src)
/*58660*/   /*Scope*/ 19, /*->58680*/
/*58661*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*58663*/     OPC_EmitInteger, MVT::i32, 14, 
/*58666*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58669*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVsrl_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMsrl_flag:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2MOVsrl_flag:i32:i32 rGPR:i32:$Rm)
/*58680*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 37,  TARGET_VAL(ARMISD::SRA_FLAG),// ->58721
/*58684*/   OPC_RecordChild0, // #0 = $src
/*58685*/   OPC_CheckType, MVT::i32,
/*58687*/   OPC_Scope, 11, /*->58700*/ // 2 children in Scope
/*58689*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58691*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsra_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMsra_flag:i32 GPR:i32:$src) - Complexity = 3
              // Dst: (MOVsra_flag:i32:i32 GPR:i32:$src)
/*58700*/   /*Scope*/ 19, /*->58720*/
/*58701*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*58703*/     OPC_EmitInteger, MVT::i32, 14, 
/*58706*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58709*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVsra_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMsra_flag:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2MOVsra_flag:i32:i32 rGPR:i32:$Rm)
/*58720*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::MULHS),// ->58770
/*58724*/   OPC_RecordChild0, // #0 = $Rn
/*58725*/   OPC_RecordChild1, // #1 = $Rm
/*58726*/   OPC_CheckType, MVT::i32,
/*58728*/   OPC_Scope, 19, /*->58749*/ // 2 children in Scope
/*58730*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*58732*/     OPC_EmitInteger, MVT::i32, 14, 
/*58735*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58738*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMMUL), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
              // Dst: (SMMUL:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*58749*/   /*Scope*/ 19, /*->58769*/
/*58750*/     OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*58752*/     OPC_EmitInteger, MVT::i32, 14, 
/*58755*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58758*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMUL), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2SMMUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*58769*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::SDIV),// ->58819
/*58773*/   OPC_RecordChild0, // #0 = $Rn
/*58774*/   OPC_RecordChild1, // #1 = $Rm
/*58775*/   OPC_CheckType, MVT::i32,
/*58777*/   OPC_Scope, 19, /*->58798*/ // 2 children in Scope
/*58779*/     OPC_CheckPatternPredicate, 53, // (!Subtarget->isThumb()) && (Subtarget->hasDivideInARMMode())
/*58781*/     OPC_EmitInteger, MVT::i32, 14, 
/*58784*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58787*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SDIV), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (sdiv:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
              // Dst: (SDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*58798*/   /*Scope*/ 19, /*->58818*/
/*58799*/     OPC_CheckPatternPredicate, 54, // (Subtarget->hasDivide()) && (Subtarget->isThumb2())
/*58801*/     OPC_EmitInteger, MVT::i32, 14, 
/*58804*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58807*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SDIV), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (sdiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2SDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*58818*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::UDIV),// ->58868
/*58822*/   OPC_RecordChild0, // #0 = $Rn
/*58823*/   OPC_RecordChild1, // #1 = $Rm
/*58824*/   OPC_CheckType, MVT::i32,
/*58826*/   OPC_Scope, 19, /*->58847*/ // 2 children in Scope
/*58828*/     OPC_CheckPatternPredicate, 53, // (!Subtarget->isThumb()) && (Subtarget->hasDivideInARMMode())
/*58830*/     OPC_EmitInteger, MVT::i32, 14, 
/*58833*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58836*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UDIV), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (udiv:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
              // Dst: (UDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*58847*/   /*Scope*/ 19, /*->58867*/
/*58848*/     OPC_CheckPatternPredicate, 54, // (Subtarget->hasDivide()) && (Subtarget->isThumb2())
/*58850*/     OPC_EmitInteger, MVT::i32, 14, 
/*58853*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58856*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UDIV), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (udiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2UDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*58867*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 37|128,1/*165*/,  TARGET_VAL(ISD::CTLZ),// ->59037
/*58872*/   OPC_RecordChild0, // #0 = $Rm
/*58873*/   OPC_SwitchType /*7 cases */, 40,  MVT::i32,// ->58916
/*58876*/     OPC_Scope, 18, /*->58896*/ // 2 children in Scope
/*58878*/       OPC_CheckPatternPredicate, 25, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*58880*/       OPC_EmitInteger, MVT::i32, 14, 
/*58883*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58886*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CLZ), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (CLZ:i32 GPR:i32:$Rm)
/*58896*/     /*Scope*/ 18, /*->58915*/
/*58897*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*58899*/       OPC_EmitInteger, MVT::i32, 14, 
/*58902*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58905*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CLZ), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2CLZ:i32 rGPR:i32:$Rm)
/*58915*/     0, /*End of Scope*/
            /*SwitchType*/ 18,  MVT::v8i8,// ->58936
/*58918*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58920*/     OPC_EmitInteger, MVT::i32, 14, 
/*58923*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58926*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCLZv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v4i16,// ->58956
/*58938*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58940*/     OPC_EmitInteger, MVT::i32, 14, 
/*58943*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58946*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCLZv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 18,  MVT::v2i32,// ->58976
/*58958*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58960*/     OPC_EmitInteger, MVT::i32, 14, 
/*58963*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58966*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCLZv2i32:v2i32 DPR:v2i32:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->58996
/*58978*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58980*/     OPC_EmitInteger, MVT::i32, 14, 
/*58983*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58986*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCLZv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 18,  MVT::v8i16,// ->59016
/*58998*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59000*/     OPC_EmitInteger, MVT::i32, 14, 
/*59003*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59006*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCLZv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 18,  MVT::v4i32,// ->59036
/*59018*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59020*/     OPC_EmitInteger, MVT::i32, 14, 
/*59023*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59026*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCLZv4i32:v4i32 QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 43,  TARGET_VAL(ARMISD::RBIT),// ->59083
/*59040*/   OPC_RecordChild0, // #0 = $Rm
/*59041*/   OPC_CheckType, MVT::i32,
/*59043*/   OPC_Scope, 18, /*->59063*/ // 2 children in Scope
/*59045*/     OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*59047*/     OPC_EmitInteger, MVT::i32, 14, 
/*59050*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59053*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RBIT), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMrbit:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (RBIT:i32 GPR:i32:$Rm)
/*59063*/   /*Scope*/ 18, /*->59082*/
/*59064*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*59066*/     OPC_EmitInteger, MVT::i32, 14, 
/*59069*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59072*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RBIT), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMrbit:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2RBIT:i32 rGPR:i32:$Rm)
/*59082*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 62,  TARGET_VAL(ISD::BSWAP),// ->59148
/*59086*/   OPC_RecordChild0, // #0 = $Rm
/*59087*/   OPC_CheckType, MVT::i32,
/*59089*/   OPC_Scope, 18, /*->59109*/ // 3 children in Scope
/*59091*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*59093*/     OPC_EmitInteger, MVT::i32, 14, 
/*59096*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59099*/     OPC_MorphNodeTo, TARGET_VAL(ARM::REV), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bswap:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (REV:i32 GPR:i32:$Rm)
/*59109*/   /*Scope*/ 18, /*->59128*/
/*59110*/     OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*59112*/     OPC_EmitInteger, MVT::i32, 14, 
/*59115*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59118*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tREV), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bswap:i32 tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tREV:i32 tGPR:i32:$Rm)
/*59128*/   /*Scope*/ 18, /*->59147*/
/*59129*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*59131*/     OPC_EmitInteger, MVT::i32, 14, 
/*59134*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59137*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bswap:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2REV:i32 rGPR:i32:$Rm)
/*59147*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 22,  TARGET_VAL(ARMISD::THREAD_POINTER),// ->59173
/*59151*/   OPC_CheckType, MVT::i32,
/*59153*/   OPC_Scope, 7, /*->59162*/ // 2 children in Scope
/*59155*/     OPC_MorphNodeTo, TARGET_VAL(ARM::TPsoft), 0,
                  1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
              // Src: (ARMthread_pointer:i32) - Complexity = 3
              // Dst: (TPsoft:i32)
/*59162*/   /*Scope*/ 9, /*->59172*/
/*59163*/     OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb())
/*59165*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tTPsoft), 0,
                  1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
              // Src: (ARMthread_pointer:i32) - Complexity = 3
              // Dst: (tTPsoft:i32)
/*59172*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 28,  TARGET_VAL(ISD::ADDE),// ->59204
/*59176*/   OPC_CaptureGlueInput,
/*59177*/   OPC_RecordChild0, // #0 = $Rn
/*59178*/   OPC_RecordChild1, // #1 = $Rm
/*59179*/   OPC_CheckType, MVT::i32,
/*59181*/   OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59183*/   OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59186*/   OPC_EmitInteger, MVT::i32, 14, 
/*59189*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59192*/   OPC_MorphNodeTo, TARGET_VAL(ARM::tADC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
            // Src: (adde:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
            // Dst: (tADC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
          /*SwitchOpcode*/ 28,  TARGET_VAL(ISD::SUBE),// ->59235
/*59207*/   OPC_CaptureGlueInput,
/*59208*/   OPC_RecordChild0, // #0 = $Rn
/*59209*/   OPC_RecordChild1, // #1 = $Rm
/*59210*/   OPC_CheckType, MVT::i32,
/*59212*/   OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59214*/   OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59217*/   OPC_EmitInteger, MVT::i32, 14, 
/*59220*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59223*/   OPC_MorphNodeTo, TARGET_VAL(ARM::tSBC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
            // Src: (sube:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
            // Dst: (tSBC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
          /*SwitchOpcode*/ 27,  TARGET_VAL(ISD::SUBC),// ->59265
/*59238*/   OPC_RecordChild0, // #0 = $lhs
/*59239*/   OPC_RecordChild1, // #1 = $rhs
/*59240*/   OPC_CheckType, MVT::i32,
/*59242*/   OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59244*/   OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59247*/   OPC_EmitInteger, MVT::i32, 14, 
/*59250*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59253*/   OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBrr), 0|OPFL_GlueOutput,
                1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
            // Src: (subc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
            // Dst: (tSUBrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
          /*SwitchOpcode*/ 33,  TARGET_VAL(ISD::FP32_TO_FP16),// ->59301
/*59268*/   OPC_RecordChild0, // #0 = $a
/*59269*/   OPC_CheckChild0Type, MVT::f32,
/*59271*/   OPC_CheckType, MVT::i32,
/*59273*/   OPC_EmitInteger, MVT::i32, 14, 
/*59276*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59279*/   OPC_EmitNode, TARGET_VAL(ARM::VCVTBSH), 0,
                1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*59289*/   OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59292*/   OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
            // Src: (f32_to_f16:i32 SPR:f32:$a) - Complexity = 3
            // Dst: (COPY_TO_REGCLASS:i32 (VCVTBSH:f32 SPR:f32:$a), GPR:i32)
          /*SwitchOpcode*/ 76,  TARGET_VAL(ARMISD::EH_SJLJ_SETJMP),// ->59380
/*59304*/   OPC_RecordNode,   // #0 = 'ARMeh_sjlj_setjmp' chained node
/*59305*/   OPC_RecordChild1, // #1 = $src
/*59306*/   OPC_CheckChild1Type, MVT::i32,
/*59308*/   OPC_RecordChild2, // #2 = $val
/*59309*/   OPC_CheckChild2Type, MVT::i32,
/*59311*/   OPC_CheckType, MVT::i32,
/*59313*/   OPC_Scope, 12, /*->59327*/ // 5 children in Scope
/*59315*/     OPC_CheckPatternPredicate, 55, // (!Subtarget->isThumb()) && (Subtarget->hasVFP2())
/*59317*/     OPC_EmitMergeInputChains1_0,
/*59318*/     OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
              // Dst: (Int_eh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val)
/*59327*/   /*Scope*/ 12, /*->59340*/
/*59328*/     OPC_CheckPatternPredicate, 56, // (!Subtarget->isThumb()) && (!Subtarget->hasVFP2())
/*59330*/     OPC_EmitMergeInputChains1_0,
/*59331*/     OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
              // Dst: (Int_eh_sjlj_setjmp_nofp:i32 GPR:i32:$src, GPR:i32:$val)
/*59340*/   /*Scope*/ 12, /*->59353*/
/*59341*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59343*/     OPC_EmitMergeInputChains1_0,
/*59344*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tInt_eh_sjlj_setjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
              // Dst: (tInt_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*59353*/   /*Scope*/ 12, /*->59366*/
/*59354*/     OPC_CheckPatternPredicate, 57, // (Subtarget->isThumb2()) && (Subtarget->hasVFP2())
/*59356*/     OPC_EmitMergeInputChains1_0,
/*59357*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
              // Dst: (t2Int_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*59366*/   /*Scope*/ 12, /*->59379*/
/*59367*/     OPC_CheckPatternPredicate, 58, // (Subtarget->isThumb2()) && (!Subtarget->hasVFP2())
/*59369*/     OPC_EmitMergeInputChains1_0,
/*59370*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
              // Dst: (t2Int_eh_sjlj_setjmp_nofp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*59379*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 55|128,4/*567*/,  TARGET_VAL(ISD::FMUL),// ->59951
/*59384*/   OPC_Scope, 52, /*->59438*/ // 6 children in Scope
/*59386*/     OPC_MoveChild, 0,
/*59388*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*59391*/     OPC_RecordChild0, // #0 = $a
/*59392*/     OPC_MoveParent,
/*59393*/     OPC_RecordChild1, // #1 = $b
/*59394*/     OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->59416
/*59397*/       OPC_CheckPatternPredicate, 59, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*59399*/       OPC_EmitInteger, MVT::i32, 14, 
/*59402*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59405*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:f64 (fneg:f64 DPR:f64:$a), DPR:f64:$b) - Complexity = 6
                // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 19,  MVT::f32,// ->59437
/*59418*/       OPC_CheckPatternPredicate, 59, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*59420*/       OPC_EmitInteger, MVT::i32, 14, 
/*59423*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59426*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:f32 (fneg:f32 SPR:f32:$a), SPR:f32:$b) - Complexity = 6
                // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
              0, // EndSwitchType
/*59438*/   /*Scope*/ 25|128,2/*281*/, /*->59721*/
/*59440*/     OPC_RecordChild0, // #0 = $b
/*59441*/     OPC_Scope, 51, /*->59494*/ // 3 children in Scope
/*59443*/       OPC_MoveChild, 1,
/*59445*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*59448*/       OPC_RecordChild0, // #1 = $a
/*59449*/       OPC_MoveParent,
/*59450*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->59472
/*59453*/         OPC_CheckPatternPredicate, 59, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*59455*/         OPC_EmitInteger, MVT::i32, 14, 
/*59458*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59461*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (fmul:f64 DPR:f64:$b, (fneg:f64 DPR:f64:$a)) - Complexity = 6
                  // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
                /*SwitchType*/ 19,  MVT::f32,// ->59493
/*59474*/         OPC_CheckPatternPredicate, 59, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*59476*/         OPC_EmitInteger, MVT::i32, 14, 
/*59479*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59482*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (fmul:f32 SPR:f32:$b, (fneg:f32 SPR:f32:$a)) - Complexity = 6
                  // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
                0, // EndSwitchType
/*59494*/     /*Scope*/ 29|128,1/*157*/, /*->59653*/
/*59496*/       OPC_RecordChild1, // #1 = $Dm
/*59497*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->59519
/*59500*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*59502*/         OPC_EmitInteger, MVT::i32, 14, 
/*59505*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59508*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 2|128,1/*130*/,  MVT::f32,// ->59652
/*59522*/         OPC_Scope, 19, /*->59543*/ // 2 children in Scope
/*59524*/           OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*59526*/           OPC_EmitInteger, MVT::i32, 14, 
/*59529*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59532*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*59543*/         /*Scope*/ 107, /*->59651*/
/*59544*/           OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*59546*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*59553*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59556*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*59565*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59568*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*59578*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*59585*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59588*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*59597*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59600*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*59610*/           OPC_EmitInteger, MVT::i32, 14, 
/*59613*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59616*/           OPC_EmitNode, TARGET_VAL(ARM::VMULfd), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*59627*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59630*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*59639*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59642*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                    // Src: (fmul:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMULfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*59651*/         0, /*End of Scope*/
                0, // EndSwitchType
/*59653*/     /*Scope*/ 66, /*->59720*/
/*59654*/       OPC_MoveChild, 1,
/*59656*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*59659*/       OPC_RecordChild0, // #1 = $Vm
/*59660*/       OPC_CheckChild0Type, MVT::v2f32,
/*59662*/       OPC_RecordChild1, // #2 = $lane
/*59663*/       OPC_MoveChild, 1,
/*59665*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59668*/       OPC_MoveParent,
/*59669*/       OPC_MoveParent,
/*59670*/       OPC_SwitchType /*2 cases */, 22,  MVT::v2f32,// ->59695
/*59673*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59675*/         OPC_EmitConvertToTarget, 2,
/*59677*/         OPC_EmitInteger, MVT::i32, 14, 
/*59680*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59683*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v4f32,// ->59719
/*59697*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59699*/         OPC_EmitConvertToTarget, 2,
/*59701*/         OPC_EmitInteger, MVT::i32, 14, 
/*59704*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59707*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*59720*/     0, /*End of Scope*/
/*59721*/   /*Scope*/ 67, /*->59789*/
/*59722*/     OPC_MoveChild, 0,
/*59724*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*59727*/     OPC_RecordChild0, // #0 = $Vm
/*59728*/     OPC_CheckChild0Type, MVT::v2f32,
/*59730*/     OPC_RecordChild1, // #1 = $lane
/*59731*/     OPC_MoveChild, 1,
/*59733*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59736*/     OPC_MoveParent,
/*59737*/     OPC_MoveParent,
/*59738*/     OPC_RecordChild1, // #2 = $Vn
/*59739*/     OPC_SwitchType /*2 cases */, 22,  MVT::v2f32,// ->59764
/*59742*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59744*/       OPC_EmitConvertToTarget, 1,
/*59746*/       OPC_EmitInteger, MVT::i32, 14, 
/*59749*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59752*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn) - Complexity = 9
                // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
              /*SwitchType*/ 22,  MVT::v4f32,// ->59788
/*59766*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59768*/       OPC_EmitConvertToTarget, 1,
/*59770*/       OPC_EmitInteger, MVT::i32, 14, 
/*59773*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59776*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
              0, // EndSwitchType
/*59789*/   /*Scope*/ 56, /*->59846*/
/*59790*/     OPC_RecordChild0, // #0 = $src1
/*59791*/     OPC_MoveChild, 1,
/*59793*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*59796*/     OPC_RecordChild0, // #1 = $src2
/*59797*/     OPC_CheckChild0Type, MVT::v4f32,
/*59799*/     OPC_RecordChild1, // #2 = $lane
/*59800*/     OPC_MoveChild, 1,
/*59802*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59805*/     OPC_MoveParent,
/*59806*/     OPC_MoveParent,
/*59807*/     OPC_CheckType, MVT::v4f32,
/*59809*/     OPC_EmitConvertToTarget, 2,
/*59811*/     OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*59814*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*59823*/     OPC_EmitConvertToTarget, 2,
/*59825*/     OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*59828*/     OPC_EmitInteger, MVT::i32, 14, 
/*59831*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59834*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                  1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
              // Src: (fmul:v4f32 QPR:v4f32:$src1, (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane)) - Complexity = 9
              // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*59846*/   /*Scope*/ 56, /*->59903*/
/*59847*/     OPC_MoveChild, 0,
/*59849*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*59852*/     OPC_RecordChild0, // #0 = $src2
/*59853*/     OPC_CheckChild0Type, MVT::v4f32,
/*59855*/     OPC_RecordChild1, // #1 = $lane
/*59856*/     OPC_MoveChild, 1,
/*59858*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59861*/     OPC_MoveParent,
/*59862*/     OPC_MoveParent,
/*59863*/     OPC_RecordChild1, // #2 = $src1
/*59864*/     OPC_CheckType, MVT::v4f32,
/*59866*/     OPC_EmitConvertToTarget, 1,
/*59868*/     OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*59871*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 4,  // Results = #5
/*59880*/     OPC_EmitConvertToTarget, 1,
/*59882*/     OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*59885*/     OPC_EmitInteger, MVT::i32, 14, 
/*59888*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59891*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                  1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
              // Src: (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane), QPR:v4f32:$src1) - Complexity = 9
              // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*59903*/   /*Scope*/ 46, /*->59950*/
/*59904*/     OPC_RecordChild0, // #0 = $Vn
/*59905*/     OPC_RecordChild1, // #1 = $Vm
/*59906*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2f32,// ->59928
/*59909*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59911*/       OPC_EmitInteger, MVT::i32, 14, 
/*59914*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59917*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMULfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 19,  MVT::v4f32,// ->59949
/*59930*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59932*/       OPC_EmitInteger, MVT::i32, 14, 
/*59935*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59938*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMULfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*59950*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 57,  TARGET_VAL(ISD::ConstantFP),// ->60011
/*59954*/   OPC_RecordNode,   // #0 = $imm
/*59955*/   OPC_SwitchType /*2 cases */, 25,  MVT::f64,// ->59983
/*59958*/     OPC_CheckPredicate, 131, // Predicate_vfp_f64imm
/*59960*/     OPC_CheckPatternPredicate, 60, // (Subtarget->hasVFP3())
/*59962*/     OPC_EmitConvertToTarget, 0,
/*59964*/     OPC_EmitNodeXForm, 19, 1, // anonymous.val.3747
/*59967*/     OPC_EmitInteger, MVT::i32, 14, 
/*59970*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59973*/     OPC_MorphNodeTo, TARGET_VAL(ARM::FCONSTD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 2, 3, 4, 
              // Src: (fpimm:f64)<<P:Predicate_vfp_f64imm>><<X:anonymous.val.3747>>:$imm - Complexity = 4
              // Dst: (FCONSTD:f64 (anonymous.val.3747:f64 (fpimm:f64):$imm))
            /*SwitchType*/ 25,  MVT::f32,// ->60010
/*59985*/     OPC_CheckPredicate, 132, // Predicate_vfp_f32imm
/*59987*/     OPC_CheckPatternPredicate, 60, // (Subtarget->hasVFP3())
/*59989*/     OPC_EmitConvertToTarget, 0,
/*59991*/     OPC_EmitNodeXForm, 20, 1, // anonymous.val.3746
/*59994*/     OPC_EmitInteger, MVT::i32, 14, 
/*59997*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60000*/     OPC_MorphNodeTo, TARGET_VAL(ARM::FCONSTS), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
              // Src: (fpimm:f32)<<P:Predicate_vfp_f32imm>><<X:anonymous.val.3746>>:$imm - Complexity = 4
              // Dst: (FCONSTS:f32 (anonymous.val.3746:f32 (fpimm:f32):$imm))
            0, // EndSwitchType
          /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::FDIV),// ->60060
/*60014*/   OPC_RecordChild0, // #0 = $Dn
/*60015*/   OPC_RecordChild1, // #1 = $Dm
/*60016*/   OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->60038
/*60019*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*60021*/     OPC_EmitInteger, MVT::i32, 14, 
/*60024*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60027*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDIVD), 0,
                  1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (fdiv:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
              // Dst: (VDIVD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
            /*SwitchType*/ 19,  MVT::f32,// ->60059
/*60040*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*60042*/     OPC_EmitInteger, MVT::i32, 14, 
/*60045*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60048*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDIVS), 0,
                  1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (fdiv:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
              // Dst: (VDIVS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 33|128,1/*161*/,  TARGET_VAL(ISD::FABS),// ->60225
/*60064*/   OPC_RecordChild0, // #0 = $Dm
/*60065*/   OPC_SwitchType /*4 cases */, 18,  MVT::f64,// ->60086
/*60068*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*60070*/     OPC_EmitInteger, MVT::i32, 14, 
/*60073*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60076*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VABSD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fabs:f64 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VABSD:f64 DPR:f64:$Dm)
            /*SwitchType*/ 96,  MVT::f32,// ->60184
/*60088*/     OPC_Scope, 18, /*->60108*/ // 2 children in Scope
/*60090*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*60092*/       OPC_EmitInteger, MVT::i32, 14, 
/*60095*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60098*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fabs:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VABSS:f32 SPR:f32:$Sm)
/*60108*/     /*Scope*/ 74, /*->60183*/
/*60109*/       OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*60111*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*60118*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60121*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*60130*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60133*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*60143*/       OPC_EmitInteger, MVT::i32, 14, 
/*60146*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60149*/       OPC_EmitNode, TARGET_VAL(ARM::VABSfd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*60159*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60162*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*60171*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60174*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (fabs:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VABSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*60183*/     0, /*End of Scope*/
            /*SwitchType*/ 18,  MVT::v2f32,// ->60204
/*60186*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60188*/     OPC_EmitInteger, MVT::i32, 14, 
/*60191*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60194*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfd), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fabs:v2f32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VABSfd:v2f32 DPR:v2f32:$Vm)
            /*SwitchType*/ 18,  MVT::v4f32,// ->60224
/*60206*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60208*/     OPC_EmitInteger, MVT::i32, 14, 
/*60211*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60214*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfq), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fabs:v4f32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VABSfq:v4f32 QPR:v4f32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 23,  TARGET_VAL(ISD::FP_EXTEND),// ->60251
/*60228*/   OPC_RecordChild0, // #0 = $Sm
/*60229*/   OPC_CheckChild0Type, MVT::f32,
/*60231*/   OPC_CheckType, MVT::f64,
/*60233*/   OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*60235*/   OPC_EmitInteger, MVT::i32, 14, 
/*60238*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60241*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTDS), 0,
                1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
            // Src: (fextend:f64 SPR:f32:$Sm) - Complexity = 3
            // Dst: (VCVTDS:f64 SPR:f32:$Sm)
          /*SwitchOpcode*/ 21,  TARGET_VAL(ISD::FP_ROUND),// ->60275
/*60254*/   OPC_RecordChild0, // #0 = $Dm
/*60255*/   OPC_CheckType, MVT::f32,
/*60257*/   OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*60259*/   OPC_EmitInteger, MVT::i32, 14, 
/*60262*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60265*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTSD), 0,
                1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
            // Src: (fround:f32 DPR:f64:$Dm) - Complexity = 3
            // Dst: (VCVTSD:f32 DPR:f64:$Dm)
          /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::FSQRT),// ->60321
/*60278*/   OPC_RecordChild0, // #0 = $Dm
/*60279*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->60300
/*60282*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*60284*/     OPC_EmitInteger, MVT::i32, 14, 
/*60287*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60290*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSQRTD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fsqrt:f64 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VSQRTD:f64 DPR:f64:$Dm)
            /*SwitchType*/ 18,  MVT::f32,// ->60320
/*60302*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*60304*/     OPC_EmitInteger, MVT::i32, 14, 
/*60307*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60310*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSQRTS), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fsqrt:f32 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VSQRTS:f32 SPR:f32:$Sm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 21,  TARGET_VAL(ARMISD::VMOVDRR),// ->60345
/*60324*/   OPC_RecordChild0, // #0 = $Rt
/*60325*/   OPC_RecordChild1, // #1 = $Rt2
/*60326*/   OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*60328*/   OPC_EmitInteger, MVT::i32, 14, 
/*60331*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60334*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
            // Src: (arm_fmdrr:f64 GPR:i32:$Rt, GPR:i32:$Rt2) - Complexity = 3
            // Dst: (VMOVDRR:f64 GPR:i32:$Rt, GPR:i32:$Rt2)
          /*SwitchOpcode*/ 121,  TARGET_VAL(ARMISD::SITOF),// ->60469
/*60348*/   OPC_RecordChild0, // #0 = $Sm
/*60349*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->60370
/*60352*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*60354*/     OPC_EmitInteger, MVT::i32, 14, 
/*60357*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60360*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_sitof:f64 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VSITOD:f64 SPR:f32:$Sm)
            /*SwitchType*/ 96,  MVT::f32,// ->60468
/*60372*/     OPC_Scope, 18, /*->60392*/ // 2 children in Scope
/*60374*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*60376*/       OPC_EmitInteger, MVT::i32, 14, 
/*60379*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60382*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_sitof:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VSITOS:f32 SPR:f32:$Sm)
/*60392*/     /*Scope*/ 74, /*->60467*/
/*60393*/       OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*60395*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*60402*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60405*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*60414*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60417*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*60427*/       OPC_EmitInteger, MVT::i32, 14, 
/*60430*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60433*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTs2fd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*60443*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60446*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*60455*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60458*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_sitof:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTs2fd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*60467*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 121,  TARGET_VAL(ARMISD::UITOF),// ->60593
/*60472*/   OPC_RecordChild0, // #0 = $Sm
/*60473*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->60494
/*60476*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*60478*/     OPC_EmitInteger, MVT::i32, 14, 
/*60481*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60484*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_uitof:f64 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VUITOD:f64 SPR:f32:$Sm)
            /*SwitchType*/ 96,  MVT::f32,// ->60592
/*60496*/     OPC_Scope, 18, /*->60516*/ // 2 children in Scope
/*60498*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*60500*/       OPC_EmitInteger, MVT::i32, 14, 
/*60503*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60506*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_uitof:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VUITOS:f32 SPR:f32:$Sm)
/*60516*/     /*Scope*/ 74, /*->60591*/
/*60517*/       OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*60519*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*60526*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60529*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*60538*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60541*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*60551*/       OPC_EmitInteger, MVT::i32, 14, 
/*60554*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60557*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTu2fd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*60567*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60570*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*60579*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60582*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_uitof:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTu2fd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*60591*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 123,  TARGET_VAL(ARMISD::FTOSI),// ->60719
/*60596*/   OPC_RecordChild0, // #0 = $Dm
/*60597*/   OPC_Scope, 20, /*->60619*/ // 2 children in Scope
/*60599*/     OPC_CheckChild0Type, MVT::f64,
/*60601*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*60603*/     OPC_EmitInteger, MVT::i32, 14, 
/*60606*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60609*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIZD), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_ftosi:f32 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VTOSIZD:f32 DPR:f64:$Dm)
/*60619*/   /*Scope*/ 98, /*->60718*/
/*60620*/     OPC_CheckChild0Type, MVT::f32,
/*60622*/     OPC_Scope, 18, /*->60642*/ // 2 children in Scope
/*60624*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*60626*/       OPC_EmitInteger, MVT::i32, 14, 
/*60629*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60632*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIZS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_ftosi:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VTOSIZS:f32 SPR:f32:$Sm)
/*60642*/     /*Scope*/ 74, /*->60717*/
/*60643*/       OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*60645*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*60652*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60655*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*60664*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60667*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*60677*/       OPC_EmitInteger, MVT::i32, 14, 
/*60680*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60683*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTf2sd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*60693*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60696*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*60705*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60708*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_ftosi:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTf2sd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*60717*/     0, /*End of Scope*/
/*60718*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 123,  TARGET_VAL(ARMISD::FTOUI),// ->60845
/*60722*/   OPC_RecordChild0, // #0 = $Dm
/*60723*/   OPC_Scope, 20, /*->60745*/ // 2 children in Scope
/*60725*/     OPC_CheckChild0Type, MVT::f64,
/*60727*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*60729*/     OPC_EmitInteger, MVT::i32, 14, 
/*60732*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60735*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIZD), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_ftoui:f32 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VTOUIZD:f32 DPR:f64:$Dm)
/*60745*/   /*Scope*/ 98, /*->60844*/
/*60746*/     OPC_CheckChild0Type, MVT::f32,
/*60748*/     OPC_Scope, 18, /*->60768*/ // 2 children in Scope
/*60750*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*60752*/       OPC_EmitInteger, MVT::i32, 14, 
/*60755*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60758*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIZS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_ftoui:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VTOUIZS:f32 SPR:f32:$Sm)
/*60768*/     /*Scope*/ 74, /*->60843*/
/*60769*/       OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*60771*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*60778*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60781*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*60790*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60793*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*60803*/       OPC_EmitInteger, MVT::i32, 14, 
/*60806*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60809*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTf2ud), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*60819*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60822*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*60831*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60834*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_ftoui:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTf2ud:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*60843*/     0, /*End of Scope*/
/*60844*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 33,  TARGET_VAL(ISD::FP16_TO_FP32),// ->60881
/*60848*/   OPC_RecordChild0, // #0 = $a
/*60849*/   OPC_CheckChild0Type, MVT::i32,
/*60851*/   OPC_CheckType, MVT::f32,
/*60853*/   OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*60856*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*60865*/   OPC_EmitInteger, MVT::i32, 14, 
/*60868*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60871*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTBHS), 0,
                1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
            // Src: (f16_to_f32:f32 GPR:i32:$a) - Complexity = 3
            // Dst: (VCVTBHS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
          /*SwitchOpcode*/ 109,  TARGET_VAL(ARMISD::FMAX),// ->60993
/*60884*/   OPC_RecordChild0, // #0 = $a
/*60885*/   OPC_RecordChild1, // #1 = $b
/*60886*/   OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*60888*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*60895*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60898*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*60907*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60910*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*60920*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*60927*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60930*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*60939*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60942*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*60952*/   OPC_EmitInteger, MVT::i32, 14, 
/*60955*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60958*/   OPC_EmitNode, TARGET_VAL(ARM::VMAXfd), 0,
                1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*60969*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60972*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*60981*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60984*/   OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
            // Src: (NEONfmax:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
            // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMAXfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
          /*SwitchOpcode*/ 109,  TARGET_VAL(ARMISD::FMIN),// ->61105
/*60996*/   OPC_RecordChild0, // #0 = $a
/*60997*/   OPC_RecordChild1, // #1 = $b
/*60998*/   OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*61000*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*61007*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*61010*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*61019*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61022*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*61032*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*61039*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*61042*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*61051*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61054*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*61064*/   OPC_EmitInteger, MVT::i32, 14, 
/*61067*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61070*/   OPC_EmitNode, TARGET_VAL(ARM::VMINfd), 0,
                1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*61081*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*61084*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*61093*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61096*/   OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
            // Src: (NEONfmin:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
            // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMINfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
          /*SwitchOpcode*/ 79|128,5/*719*/,  TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->61828
/*61109*/   OPC_RecordChild0, // #0 = $src
/*61110*/   OPC_Scope, 11|128,2/*267*/, /*->61380*/ // 4 children in Scope
/*61113*/     OPC_MoveChild, 1,
/*61115*/     OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*61118*/     OPC_RecordMemRef,
/*61119*/     OPC_RecordNode, // #1 = 'ld' chained node
/*61120*/     OPC_CheckFoldableChainNode,
/*61121*/     OPC_RecordChild1, // #2 = $Rn
/*61122*/     OPC_CheckChild1Type, MVT::i32,
/*61124*/     OPC_CheckPredicate, 26, // Predicate_unindexedload
/*61126*/     OPC_CheckType, MVT::i32,
/*61128*/     OPC_Scope, 84, /*->61214*/ // 4 children in Scope
/*61130*/       OPC_CheckPredicate, 59, // Predicate_extload
/*61132*/       OPC_Scope, 39, /*->61173*/ // 2 children in Scope
/*61134*/         OPC_CheckPredicate, 61, // Predicate_extloadi8
/*61136*/         OPC_MoveParent,
/*61137*/         OPC_RecordChild2, // #3 = $lane
/*61138*/         OPC_MoveChild, 2,
/*61140*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61143*/         OPC_MoveParent,
/*61144*/         OPC_CheckType, MVT::v8i8,
/*61146*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61148*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*61151*/         OPC_EmitMergeInputChains1_1,
/*61152*/         OPC_EmitConvertToTarget, 3,
/*61154*/         OPC_EmitInteger, MVT::i32, 14, 
/*61157*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61160*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v8i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v8i8 DPR:v8i8:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd8:v8i8 addrmode6:i32:$Rn, DPR:v8i8:$src, (imm:i32):$lane)
/*61173*/       /*Scope*/ 39, /*->61213*/
/*61174*/         OPC_CheckPredicate, 62, // Predicate_extloadi16
/*61176*/         OPC_MoveParent,
/*61177*/         OPC_RecordChild2, // #3 = $lane
/*61178*/         OPC_MoveChild, 2,
/*61180*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61183*/         OPC_MoveParent,
/*61184*/         OPC_CheckType, MVT::v4i16,
/*61186*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61188*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*61191*/         OPC_EmitMergeInputChains1_1,
/*61192*/         OPC_EmitConvertToTarget, 3,
/*61194*/         OPC_EmitInteger, MVT::i32, 14, 
/*61197*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61200*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4i16 DPR:v4i16:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd16:v4i16 addrmode6:i32:$Rn, DPR:v4i16:$src, (imm:i32):$lane)
/*61213*/       0, /*End of Scope*/
/*61214*/     /*Scope*/ 39, /*->61254*/
/*61215*/       OPC_CheckPredicate, 27, // Predicate_load
/*61217*/       OPC_MoveParent,
/*61218*/       OPC_RecordChild2, // #3 = $lane
/*61219*/       OPC_MoveChild, 2,
/*61221*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61224*/       OPC_MoveParent,
/*61225*/       OPC_CheckType, MVT::v2i32,
/*61227*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61229*/       OPC_CheckComplexPat, /*CP*/13, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*61232*/       OPC_EmitMergeInputChains1_1,
/*61233*/       OPC_EmitConvertToTarget, 3,
/*61235*/       OPC_EmitInteger, MVT::i32, 14, 
/*61238*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61241*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                // Src: (vector_insert:v2i32 DPR:v2i32:$src, (ld:i32 addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                // Dst: (VLD1LNd32:v2i32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$src, (imm:i32):$lane)
/*61254*/     /*Scope*/ 84, /*->61339*/
/*61255*/       OPC_CheckPredicate, 59, // Predicate_extload
/*61257*/       OPC_Scope, 39, /*->61298*/ // 2 children in Scope
/*61259*/         OPC_CheckPredicate, 61, // Predicate_extloadi8
/*61261*/         OPC_MoveParent,
/*61262*/         OPC_RecordChild2, // #3 = $lane
/*61263*/         OPC_MoveChild, 2,
/*61265*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61268*/         OPC_MoveParent,
/*61269*/         OPC_CheckType, MVT::v16i8,
/*61271*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61273*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*61276*/         OPC_EmitMergeInputChains1_1,
/*61277*/         OPC_EmitConvertToTarget, 3,
/*61279*/         OPC_EmitInteger, MVT::i32, 14, 
/*61282*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61285*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v16i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v16i8 QPR:v16i8:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq8Pseudo:v16i8 addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*61298*/       /*Scope*/ 39, /*->61338*/
/*61299*/         OPC_CheckPredicate, 62, // Predicate_extloadi16
/*61301*/         OPC_MoveParent,
/*61302*/         OPC_RecordChild2, // #3 = $lane
/*61303*/         OPC_MoveChild, 2,
/*61305*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61308*/         OPC_MoveParent,
/*61309*/         OPC_CheckType, MVT::v8i16,
/*61311*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61313*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*61316*/         OPC_EmitMergeInputChains1_1,
/*61317*/         OPC_EmitConvertToTarget, 3,
/*61319*/         OPC_EmitInteger, MVT::i32, 14, 
/*61322*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61325*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v8i16 QPR:v8i16:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq16Pseudo:v8i16 addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*61338*/       0, /*End of Scope*/
/*61339*/     /*Scope*/ 39, /*->61379*/
/*61340*/       OPC_CheckPredicate, 27, // Predicate_load
/*61342*/       OPC_MoveParent,
/*61343*/       OPC_RecordChild2, // #3 = $lane
/*61344*/       OPC_MoveChild, 2,
/*61346*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61349*/       OPC_MoveParent,
/*61350*/       OPC_CheckType, MVT::v4i32,
/*61352*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61354*/       OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*61357*/       OPC_EmitMergeInputChains1_1,
/*61358*/       OPC_EmitConvertToTarget, 3,
/*61360*/       OPC_EmitInteger, MVT::i32, 14, 
/*61363*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61366*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                // Src: (vector_insert:v4i32 QPR:v4i32:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                // Dst: (VLD1LNq32Pseudo:v4i32 addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*61379*/     0, /*End of Scope*/
/*61380*/   /*Scope*/ 21|128,2/*277*/, /*->61659*/
/*61382*/     OPC_RecordChild1, // #1 = $R
/*61383*/     OPC_Scope, 59, /*->61444*/ // 4 children in Scope
/*61385*/       OPC_CheckChild1Type, MVT::i32,
/*61387*/       OPC_RecordChild2, // #2 = $lane
/*61388*/       OPC_MoveChild, 2,
/*61390*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61393*/       OPC_MoveParent,
/*61394*/       OPC_SwitchType /*2 cases */, 22,  MVT::v8i8,// ->61419
/*61397*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61399*/         OPC_EmitConvertToTarget, 2,
/*61401*/         OPC_EmitInteger, MVT::i32, 14, 
/*61404*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61407*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (vector_insert:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VSETLNi8:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v4i16,// ->61443
/*61421*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61423*/         OPC_EmitConvertToTarget, 2,
/*61425*/         OPC_EmitInteger, MVT::i32, 14, 
/*61428*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61431*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (vector_insert:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VSETLNi16:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:i32):$lane)
                0, // EndSwitchType
/*61444*/     /*Scope*/ 31, /*->61476*/
/*61445*/       OPC_RecordChild2, // #2 = $lane
/*61446*/       OPC_MoveChild, 2,
/*61448*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61451*/       OPC_MoveParent,
/*61452*/       OPC_CheckType, MVT::v2i32,
/*61454*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61456*/       OPC_EmitConvertToTarget, 2,
/*61458*/       OPC_EmitInteger, MVT::i32, 14, 
/*61461*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61464*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (insertelt:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (VSETLNi32:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:i32):$lane)
/*61476*/     /*Scope*/ 119, /*->61596*/
/*61477*/       OPC_CheckChild1Type, MVT::i32,
/*61479*/       OPC_RecordChild2, // #2 = $lane
/*61480*/       OPC_MoveChild, 2,
/*61482*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61485*/       OPC_MoveParent,
/*61486*/       OPC_SwitchType /*2 cases */, 52,  MVT::v16i8,// ->61541
/*61489*/         OPC_EmitConvertToTarget, 2,
/*61491*/         OPC_EmitNodeXForm, 14, 3, // DSubReg_i8_reg
/*61494*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 4,  // Results = #5
/*61503*/         OPC_EmitConvertToTarget, 2,
/*61505*/         OPC_EmitNodeXForm, 15, 6, // SubReg_i8_lane
/*61508*/         OPC_EmitInteger, MVT::i32, 14, 
/*61511*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61514*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*61526*/         OPC_EmitConvertToTarget, 2,
/*61528*/         OPC_EmitNodeXForm, 14, 11, // DSubReg_i8_reg
/*61531*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (vector_insert:v16i8 QPR:v16i8:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v16i8 QPR:v16i8:$src1, (VSETLNi8:v8i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src1, (DSubReg_i8_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i8_lane:i32 (imm:iPTR):$lane)), (DSubReg_i8_reg:i32 (imm:iPTR):$lane))
                /*SwitchType*/ 52,  MVT::v8i16,// ->61595
/*61543*/         OPC_EmitConvertToTarget, 2,
/*61545*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*61548*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*61557*/         OPC_EmitConvertToTarget, 2,
/*61559*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*61562*/         OPC_EmitInteger, MVT::i32, 14, 
/*61565*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61568*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*61580*/         OPC_EmitConvertToTarget, 2,
/*61582*/         OPC_EmitNodeXForm, 3, 11, // DSubReg_i16_reg
/*61585*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (vector_insert:v8i16 QPR:v8i16:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v8i16 QPR:v8i16:$src1, (VSETLNi16:v4i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src1, (DSubReg_i16_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i16_lane:i32 (imm:iPTR):$lane)), (DSubReg_i16_reg:i32 (imm:iPTR):$lane))
                0, // EndSwitchType
/*61596*/     /*Scope*/ 61, /*->61658*/
/*61597*/       OPC_RecordChild2, // #2 = $lane
/*61598*/       OPC_MoveChild, 2,
/*61600*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61603*/       OPC_MoveParent,
/*61604*/       OPC_CheckType, MVT::v4i32,
/*61606*/       OPC_EmitConvertToTarget, 2,
/*61608*/       OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*61611*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*61620*/       OPC_EmitConvertToTarget, 2,
/*61622*/       OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*61625*/       OPC_EmitInteger, MVT::i32, 14, 
/*61628*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61631*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*61643*/       OPC_EmitConvertToTarget, 2,
/*61645*/       OPC_EmitNodeXForm, 5, 11, // DSubReg_i32_reg
/*61648*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 10, 12, 
                // Src: (insertelt:v4i32 QPR:v4i32:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (INSERT_SUBREG:v4i32 QPR:v4i32:$src1, (VSETLNi32:v2i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src1, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i32_lane:i32 (imm:iPTR):$lane)), (DSubReg_i32_reg:i32 (imm:iPTR):$lane))
/*61658*/     0, /*End of Scope*/
/*61659*/   /*Scope*/ 81, /*->61741*/
/*61660*/     OPC_MoveChild, 1,
/*61662*/     OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*61665*/     OPC_RecordMemRef,
/*61666*/     OPC_RecordNode, // #1 = 'ld' chained node
/*61667*/     OPC_CheckFoldableChainNode,
/*61668*/     OPC_RecordChild1, // #2 = $addr
/*61669*/     OPC_CheckChild1Type, MVT::i32,
/*61671*/     OPC_CheckPredicate, 26, // Predicate_unindexedload
/*61673*/     OPC_CheckPredicate, 27, // Predicate_load
/*61675*/     OPC_CheckType, MVT::f32,
/*61677*/     OPC_MoveParent,
/*61678*/     OPC_RecordChild2, // #3 = $lane
/*61679*/     OPC_MoveChild, 2,
/*61681*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61684*/     OPC_MoveParent,
/*61685*/     OPC_SwitchType /*2 cases */, 25,  MVT::v2f32,// ->61713
/*61688*/       OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*61691*/       OPC_EmitMergeInputChains1_1,
/*61692*/       OPC_EmitConvertToTarget, 3,
/*61694*/       OPC_EmitInteger, MVT::i32, 14, 
/*61697*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61700*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                // Src: (vector_insert:v2f32 DPR:v2f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                // Dst: (VLD1LNd32:v2f32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
              /*SwitchType*/ 25,  MVT::v4f32,// ->61740
/*61715*/       OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*61718*/       OPC_EmitMergeInputChains1_1,
/*61719*/       OPC_EmitConvertToTarget, 3,
/*61721*/       OPC_EmitInteger, MVT::i32, 14, 
/*61724*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61727*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                // Src: (vector_insert:v4f32 QPR:v4f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                // Dst: (VLD1LNq32Pseudo:v4f32 addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
              0, // EndSwitchType
/*61741*/   /*Scope*/ 85, /*->61827*/
/*61742*/     OPC_RecordChild1, // #1 = $src2
/*61743*/     OPC_RecordChild2, // #2 = $src3
/*61744*/     OPC_MoveChild, 2,
/*61746*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61749*/     OPC_MoveParent,
/*61750*/     OPC_SwitchType /*3 cases */, 15,  MVT::v2f64,// ->61768
/*61753*/       OPC_EmitConvertToTarget, 2,
/*61755*/       OPC_EmitNodeXForm, 16, 3, // DSubReg_f64_reg
/*61758*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 4, 
                // Src: (insertelt:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (imm:iPTR):$src3) - Complexity = 6
                // Dst: (INSERT_SUBREG:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (DSubReg_f64_reg:i32 (imm:iPTR):$src3))
              /*SwitchType*/ 27,  MVT::v2f32,// ->61797
/*61770*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*61773*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*61782*/       OPC_EmitConvertToTarget, 2,
/*61784*/       OPC_EmitNodeXForm, 13, 5, // SSubReg_f32_reg
/*61787*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 1, 6, 
                // Src: (insertelt:v2f32 DPR:v2f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                // Dst: (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:i32), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
              /*SwitchType*/ 27,  MVT::v4f32,// ->61826
/*61799*/       OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*61802*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*61811*/       OPC_EmitConvertToTarget, 2,
/*61813*/       OPC_EmitNodeXForm, 13, 5, // SSubReg_f32_reg
/*61816*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 4, 1, 6, 
                // Src: (insertelt:v4f32 QPR:v4f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                // Dst: (INSERT_SUBREG:v4f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:i32), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
              0, // EndSwitchType
/*61827*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 29|128,4/*541*/,  TARGET_VAL(ARMISD::VDUP),// ->62373
/*61832*/   OPC_Scope, 72|128,1/*200*/, /*->62035*/ // 4 children in Scope
/*61835*/     OPC_MoveChild, 0,
/*61837*/     OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*61840*/     OPC_RecordMemRef,
/*61841*/     OPC_RecordNode, // #0 = 'ld' chained node
/*61842*/     OPC_RecordChild1, // #1 = $Rn
/*61843*/     OPC_CheckChild1Type, MVT::i32,
/*61845*/     OPC_CheckPredicate, 26, // Predicate_unindexedload
/*61847*/     OPC_CheckType, MVT::i32,
/*61849*/     OPC_Scope, 62, /*->61913*/ // 4 children in Scope
/*61851*/       OPC_CheckPredicate, 59, // Predicate_extload
/*61853*/       OPC_Scope, 28, /*->61883*/ // 2 children in Scope
/*61855*/         OPC_CheckPredicate, 61, // Predicate_extloadi8
/*61857*/         OPC_MoveParent,
/*61858*/         OPC_CheckType, MVT::v8i8,
/*61860*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61862*/         OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*61865*/         OPC_EmitMergeInputChains1_0,
/*61866*/         OPC_EmitInteger, MVT::i32, 14, 
/*61869*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61872*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v8i8 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                  // Dst: (VLD1DUPd8:v8i8 addrmode6dup:i32:$Rn)
/*61883*/       /*Scope*/ 28, /*->61912*/
/*61884*/         OPC_CheckPredicate, 62, // Predicate_extloadi16
/*61886*/         OPC_MoveParent,
/*61887*/         OPC_CheckType, MVT::v4i16,
/*61889*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61891*/         OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*61894*/         OPC_EmitMergeInputChains1_0,
/*61895*/         OPC_EmitInteger, MVT::i32, 14, 
/*61898*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61901*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v4i16 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                  // Dst: (VLD1DUPd16:v4i16 addrmode6dup:i32:$Rn)
/*61912*/       0, /*End of Scope*/
/*61913*/     /*Scope*/ 28, /*->61942*/
/*61914*/       OPC_CheckPredicate, 27, // Predicate_load
/*61916*/       OPC_MoveParent,
/*61917*/       OPC_CheckType, MVT::v2i32,
/*61919*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61921*/       OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*61924*/       OPC_EmitMergeInputChains1_0,
/*61925*/       OPC_EmitInteger, MVT::i32, 14, 
/*61928*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61931*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (NEONvdup:v2i32 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                // Dst: (VLD1DUPd32:v2i32 addrmode6dup:i32:$Rn)
/*61942*/     /*Scope*/ 62, /*->62005*/
/*61943*/       OPC_CheckPredicate, 59, // Predicate_extload
/*61945*/       OPC_Scope, 28, /*->61975*/ // 2 children in Scope
/*61947*/         OPC_CheckPredicate, 61, // Predicate_extloadi8
/*61949*/         OPC_MoveParent,
/*61950*/         OPC_CheckType, MVT::v16i8,
/*61952*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61954*/         OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*61957*/         OPC_EmitMergeInputChains1_0,
/*61958*/         OPC_EmitInteger, MVT::i32, 14, 
/*61961*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61964*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v16i8 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                  // Dst: (VLD1DUPq8:v16i8 addrmode6dup:i32:$Rn)
/*61975*/       /*Scope*/ 28, /*->62004*/
/*61976*/         OPC_CheckPredicate, 62, // Predicate_extloadi16
/*61978*/         OPC_MoveParent,
/*61979*/         OPC_CheckType, MVT::v8i16,
/*61981*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61983*/         OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*61986*/         OPC_EmitMergeInputChains1_0,
/*61987*/         OPC_EmitInteger, MVT::i32, 14, 
/*61990*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61993*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v8i16 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                  // Dst: (VLD1DUPq16:v8i16 addrmode6dup:i32:$Rn)
/*62004*/       0, /*End of Scope*/
/*62005*/     /*Scope*/ 28, /*->62034*/
/*62006*/       OPC_CheckPredicate, 27, // Predicate_load
/*62008*/       OPC_MoveParent,
/*62009*/       OPC_CheckType, MVT::v4i32,
/*62011*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62013*/       OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*62016*/       OPC_EmitMergeInputChains1_0,
/*62017*/       OPC_EmitInteger, MVT::i32, 14, 
/*62020*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62023*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (NEONvdup:v4i32 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                // Dst: (VLD1DUPq32:v4i32 addrmode6dup:i32:$Rn)
/*62034*/     0, /*End of Scope*/
/*62035*/   /*Scope*/ 20|128,1/*148*/, /*->62185*/
/*62037*/     OPC_RecordChild0, // #0 = $R
/*62038*/     OPC_CheckChild0Type, MVT::i32,
/*62040*/     OPC_SwitchType /*6 cases */, 18,  MVT::v8i8,// ->62061
/*62043*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62045*/       OPC_EmitInteger, MVT::i32, 14, 
/*62048*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62051*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP8d), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v8i8 GPR:i32:$R) - Complexity = 3
                // Dst: (VDUP8d:v8i8 GPR:i32:$R)
              /*SwitchType*/ 18,  MVT::v4i16,// ->62081
/*62063*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62065*/       OPC_EmitInteger, MVT::i32, 14, 
/*62068*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62071*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP16d), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v4i16 GPR:i32:$R) - Complexity = 3
                // Dst: (VDUP16d:v4i16 GPR:i32:$R)
              /*SwitchType*/ 41,  MVT::v2i32,// ->62124
/*62083*/       OPC_Scope, 18, /*->62103*/ // 2 children in Scope
/*62085*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*62087*/         OPC_EmitInteger, MVT::i32, 14, 
/*62090*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62093*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32d), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP32d:v2i32 GPR:i32:$R)
/*62103*/       /*Scope*/ 19, /*->62123*/
/*62104*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*62106*/         OPC_EmitInteger, MVT::i32, 14, 
/*62109*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62112*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 0, 1, 2, 
                  // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                  // Dst: (VMOVDRR:v2i32 GPR:i32:$R, GPR:i32:$R)
/*62123*/       0, /*End of Scope*/
              /*SwitchType*/ 18,  MVT::v16i8,// ->62144
/*62126*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62128*/       OPC_EmitInteger, MVT::i32, 14, 
/*62131*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62134*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP8q), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v16i8 GPR:i32:$R) - Complexity = 3
                // Dst: (VDUP8q:v16i8 GPR:i32:$R)
              /*SwitchType*/ 18,  MVT::v8i16,// ->62164
/*62146*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62148*/       OPC_EmitInteger, MVT::i32, 14, 
/*62151*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62154*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP16q), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v8i16 GPR:i32:$R) - Complexity = 3
                // Dst: (VDUP16q:v8i16 GPR:i32:$R)
              /*SwitchType*/ 18,  MVT::v4i32,// ->62184
/*62166*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62168*/       OPC_EmitInteger, MVT::i32, 14, 
/*62171*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62174*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32q), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v4i32 GPR:i32:$R) - Complexity = 3
                // Dst: (VDUP32q:v4i32 GPR:i32:$R)
              0, // EndSwitchType
/*62185*/   /*Scope*/ 11|128,1/*139*/, /*->62326*/
/*62187*/     OPC_MoveChild, 0,
/*62189*/     OPC_SwitchOpcode /*2 cases */, 60,  TARGET_VAL(ISD::LOAD),// ->62253
/*62193*/       OPC_RecordMemRef,
/*62194*/       OPC_RecordNode, // #0 = 'ld' chained node
/*62195*/       OPC_RecordChild1, // #1 = $addr
/*62196*/       OPC_CheckChild1Type, MVT::i32,
/*62198*/       OPC_CheckPredicate, 26, // Predicate_unindexedload
/*62200*/       OPC_CheckPredicate, 27, // Predicate_load
/*62202*/       OPC_CheckType, MVT::f32,
/*62204*/       OPC_MoveParent,
/*62205*/       OPC_SwitchType /*2 cases */, 21,  MVT::v2f32,// ->62229
/*62208*/         OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*62211*/         OPC_EmitMergeInputChains1_0,
/*62212*/         OPC_EmitInteger, MVT::i32, 14, 
/*62215*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62218*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v2f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPd32:v2f32 addrmode6:i32:$addr)
                /*SwitchType*/ 21,  MVT::v4f32,// ->62252
/*62231*/         OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*62234*/         OPC_EmitMergeInputChains1_0,
/*62235*/         OPC_EmitInteger, MVT::i32, 14, 
/*62238*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62241*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v4f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPq32:v4f32 addrmode6:i32:$addr)
                0, // EndSwitchType
              /*SwitchOpcode*/ 69,  TARGET_VAL(ISD::BITCAST),// ->62325
/*62256*/       OPC_RecordChild0, // #0 = $R
/*62257*/       OPC_CheckChild0Type, MVT::i32,
/*62259*/       OPC_CheckType, MVT::f32,
/*62261*/       OPC_MoveParent,
/*62262*/       OPC_SwitchType /*2 cases */, 41,  MVT::v2f32,// ->62306
/*62265*/         OPC_Scope, 18, /*->62285*/ // 2 children in Scope
/*62267*/           OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*62269*/           OPC_EmitInteger, MVT::i32, 14, 
/*62272*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62275*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32d), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                    // Dst: (VDUP32d:v2f32 GPR:i32:$R)
/*62285*/         /*Scope*/ 19, /*->62305*/
/*62286*/           OPC_CheckPatternPredicate, 51, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*62288*/           OPC_EmitInteger, MVT::i32, 14, 
/*62291*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62294*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                        1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 0, 1, 2, 
                    // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                    // Dst: (VMOVDRR:v2f32 GPR:i32:$R, GPR:i32:$R)
/*62305*/         0, /*End of Scope*/
                /*SwitchType*/ 16,  MVT::v4f32,// ->62324
/*62308*/         OPC_EmitInteger, MVT::i32, 14, 
/*62311*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62314*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32q), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                  // Dst: (VDUP32q:v4f32 GPR:i32:$R)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*62326*/   /*Scope*/ 45, /*->62372*/
/*62327*/     OPC_RecordChild0, // #0 = $src
/*62328*/     OPC_CheckChild0Type, MVT::f32,
/*62330*/     OPC_SwitchType /*2 cases */, 18,  MVT::v2f32,// ->62351
/*62333*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62335*/       OPC_EmitInteger, MVT::i32, 14, 
/*62338*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62341*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPfdf), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v2f32 SPR:f32:$src) - Complexity = 3
                // Dst: (VDUPfdf:v2f32 SPR:f32:$src)
              /*SwitchType*/ 18,  MVT::v4f32,// ->62371
/*62353*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62355*/       OPC_EmitInteger, MVT::i32, 14, 
/*62358*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62361*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPfqf), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v4f32 SPR:f32:$src) - Complexity = 3
                // Dst: (VDUPfqf:v4f32 SPR:f32:$src)
              0, // EndSwitchType
/*62372*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 15|128,2/*271*/,  TARGET_VAL(ISD::ZERO_EXTEND),// ->62648
/*62377*/   OPC_Scope, 69|128,1/*197*/, /*->62577*/ // 2 children in Scope
/*62380*/     OPC_MoveChild, 0,
/*62382*/     OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*62385*/     OPC_MoveChild, 0,
/*62387*/     OPC_Scope, 93, /*->62482*/ // 2 children in Scope
/*62389*/       OPC_CheckInteger, 13, 
/*62391*/       OPC_MoveParent,
/*62392*/       OPC_RecordChild1, // #0 = $Vn
/*62393*/       OPC_SwitchType /*3 cases */, 27,  MVT::v8i8,// ->62423
/*62396*/         OPC_CheckChild1Type, MVT::v8i8,
/*62398*/         OPC_RecordChild2, // #1 = $Vm
/*62399*/         OPC_CheckChild2Type, MVT::v8i8,
/*62401*/         OPC_MoveParent,
/*62402*/         OPC_CheckType, MVT::v8i16,
/*62404*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62406*/         OPC_EmitInteger, MVT::i32, 14, 
/*62409*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62412*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 13:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 27,  MVT::v4i16,// ->62452
/*62425*/         OPC_CheckChild1Type, MVT::v4i16,
/*62427*/         OPC_RecordChild2, // #1 = $Vm
/*62428*/         OPC_CheckChild2Type, MVT::v4i16,
/*62430*/         OPC_MoveParent,
/*62431*/         OPC_CheckType, MVT::v4i32,
/*62433*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62435*/         OPC_EmitInteger, MVT::i32, 14, 
/*62438*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62441*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 13:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 27,  MVT::v2i32,// ->62481
/*62454*/         OPC_CheckChild1Type, MVT::v2i32,
/*62456*/         OPC_RecordChild2, // #1 = $Vm
/*62457*/         OPC_CheckChild2Type, MVT::v2i32,
/*62459*/         OPC_MoveParent,
/*62460*/         OPC_CheckType, MVT::v2i64,
/*62462*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62464*/         OPC_EmitInteger, MVT::i32, 14, 
/*62467*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62470*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 13:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*62482*/     /*Scope*/ 93, /*->62576*/
/*62483*/       OPC_CheckInteger, 14, 
/*62485*/       OPC_MoveParent,
/*62486*/       OPC_RecordChild1, // #0 = $Vn
/*62487*/       OPC_SwitchType /*3 cases */, 27,  MVT::v8i8,// ->62517
/*62490*/         OPC_CheckChild1Type, MVT::v8i8,
/*62492*/         OPC_RecordChild2, // #1 = $Vm
/*62493*/         OPC_CheckChild2Type, MVT::v8i8,
/*62495*/         OPC_MoveParent,
/*62496*/         OPC_CheckType, MVT::v8i16,
/*62498*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62500*/         OPC_EmitInteger, MVT::i32, 14, 
/*62503*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62506*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 14:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 27,  MVT::v4i16,// ->62546
/*62519*/         OPC_CheckChild1Type, MVT::v4i16,
/*62521*/         OPC_RecordChild2, // #1 = $Vm
/*62522*/         OPC_CheckChild2Type, MVT::v4i16,
/*62524*/         OPC_MoveParent,
/*62525*/         OPC_CheckType, MVT::v4i32,
/*62527*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62529*/         OPC_EmitInteger, MVT::i32, 14, 
/*62532*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62535*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 14:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 27,  MVT::v2i32,// ->62575
/*62548*/         OPC_CheckChild1Type, MVT::v2i32,
/*62550*/         OPC_RecordChild2, // #1 = $Vm
/*62551*/         OPC_CheckChild2Type, MVT::v2i32,
/*62553*/         OPC_MoveParent,
/*62554*/         OPC_CheckType, MVT::v2i64,
/*62556*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62558*/         OPC_EmitInteger, MVT::i32, 14, 
/*62561*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62564*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 14:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*62576*/     0, /*End of Scope*/
/*62577*/   /*Scope*/ 69, /*->62647*/
/*62578*/     OPC_RecordChild0, // #0 = $Vm
/*62579*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i16,// ->62602
/*62582*/       OPC_CheckChild0Type, MVT::v8i8,
/*62584*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62586*/       OPC_EmitInteger, MVT::i32, 14, 
/*62589*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62592*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->62624
/*62604*/       OPC_CheckChild0Type, MVT::v4i16,
/*62606*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62608*/       OPC_EmitInteger, MVT::i32, 14, 
/*62611*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62614*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i64,// ->62646
/*62626*/       OPC_CheckChild0Type, MVT::v2i32,
/*62628*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62630*/       OPC_EmitInteger, MVT::i32, 14, 
/*62633*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62636*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
              0, // EndSwitchType
/*62647*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 38|128,1/*166*/,  TARGET_VAL(ARMISD::VMULLs),// ->62818
/*62652*/   OPC_RecordChild0, // #0 = $Vn
/*62653*/   OPC_Scope, 68, /*->62723*/ // 3 children in Scope
/*62655*/     OPC_CheckChild0Type, MVT::v4i16,
/*62657*/     OPC_Scope, 40, /*->62699*/ // 2 children in Scope
/*62659*/       OPC_MoveChild, 1,
/*62661*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*62664*/       OPC_RecordChild0, // #1 = $Vm
/*62665*/       OPC_CheckChild0Type, MVT::v4i16,
/*62667*/       OPC_RecordChild1, // #2 = $lane
/*62668*/       OPC_MoveChild, 1,
/*62670*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62673*/       OPC_MoveParent,
/*62674*/       OPC_MoveParent,
/*62675*/       OPC_CheckType, MVT::v4i32,
/*62677*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62679*/       OPC_EmitConvertToTarget, 2,
/*62681*/       OPC_EmitInteger, MVT::i32, 14, 
/*62684*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62687*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLslsv4i16), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLslsv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*62699*/     /*Scope*/ 22, /*->62722*/
/*62700*/       OPC_RecordChild1, // #1 = $Vm
/*62701*/       OPC_CheckType, MVT::v4i32,
/*62703*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62705*/       OPC_EmitInteger, MVT::i32, 14, 
/*62708*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62711*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMULLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*62722*/     0, /*End of Scope*/
/*62723*/   /*Scope*/ 68, /*->62792*/
/*62724*/     OPC_CheckChild0Type, MVT::v2i32,
/*62726*/     OPC_Scope, 40, /*->62768*/ // 2 children in Scope
/*62728*/       OPC_MoveChild, 1,
/*62730*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*62733*/       OPC_RecordChild0, // #1 = $Vm
/*62734*/       OPC_CheckChild0Type, MVT::v2i32,
/*62736*/       OPC_RecordChild1, // #2 = $lane
/*62737*/       OPC_MoveChild, 1,
/*62739*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62742*/       OPC_MoveParent,
/*62743*/       OPC_MoveParent,
/*62744*/       OPC_CheckType, MVT::v2i64,
/*62746*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62748*/       OPC_EmitConvertToTarget, 2,
/*62750*/       OPC_EmitInteger, MVT::i32, 14, 
/*62753*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62756*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLslsv2i32), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLslsv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*62768*/     /*Scope*/ 22, /*->62791*/
/*62769*/       OPC_RecordChild1, // #1 = $Vm
/*62770*/       OPC_CheckType, MVT::v2i64,
/*62772*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62774*/       OPC_EmitInteger, MVT::i32, 14, 
/*62777*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62780*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMULLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*62791*/     0, /*End of Scope*/
/*62792*/   /*Scope*/ 24, /*->62817*/
/*62793*/     OPC_CheckChild0Type, MVT::v8i8,
/*62795*/     OPC_RecordChild1, // #1 = $Vm
/*62796*/     OPC_CheckType, MVT::v8i16,
/*62798*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62800*/     OPC_EmitInteger, MVT::i32, 14, 
/*62803*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62806*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMULLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*62817*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 38|128,1/*166*/,  TARGET_VAL(ARMISD::VMULLu),// ->62988
/*62822*/   OPC_RecordChild0, // #0 = $Vn
/*62823*/   OPC_Scope, 68, /*->62893*/ // 3 children in Scope
/*62825*/     OPC_CheckChild0Type, MVT::v4i16,
/*62827*/     OPC_Scope, 40, /*->62869*/ // 2 children in Scope
/*62829*/       OPC_MoveChild, 1,
/*62831*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*62834*/       OPC_RecordChild0, // #1 = $Vm
/*62835*/       OPC_CheckChild0Type, MVT::v4i16,
/*62837*/       OPC_RecordChild1, // #2 = $lane
/*62838*/       OPC_MoveChild, 1,
/*62840*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62843*/       OPC_MoveParent,
/*62844*/       OPC_MoveParent,
/*62845*/       OPC_CheckType, MVT::v4i32,
/*62847*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62849*/       OPC_EmitConvertToTarget, 2,
/*62851*/       OPC_EmitInteger, MVT::i32, 14, 
/*62854*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62857*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsluv4i16), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLsluv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*62869*/     /*Scope*/ 22, /*->62892*/
/*62870*/       OPC_RecordChild1, // #1 = $Vm
/*62871*/       OPC_CheckType, MVT::v4i32,
/*62873*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62875*/       OPC_EmitInteger, MVT::i32, 14, 
/*62878*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62881*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMULLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*62892*/     0, /*End of Scope*/
/*62893*/   /*Scope*/ 68, /*->62962*/
/*62894*/     OPC_CheckChild0Type, MVT::v2i32,
/*62896*/     OPC_Scope, 40, /*->62938*/ // 2 children in Scope
/*62898*/       OPC_MoveChild, 1,
/*62900*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*62903*/       OPC_RecordChild0, // #1 = $Vm
/*62904*/       OPC_CheckChild0Type, MVT::v2i32,
/*62906*/       OPC_RecordChild1, // #2 = $lane
/*62907*/       OPC_MoveChild, 1,
/*62909*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62912*/       OPC_MoveParent,
/*62913*/       OPC_MoveParent,
/*62914*/       OPC_CheckType, MVT::v2i64,
/*62916*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62918*/       OPC_EmitConvertToTarget, 2,
/*62920*/       OPC_EmitInteger, MVT::i32, 14, 
/*62923*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62926*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsluv2i32), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLsluv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*62938*/     /*Scope*/ 22, /*->62961*/
/*62939*/       OPC_RecordChild1, // #1 = $Vm
/*62940*/       OPC_CheckType, MVT::v2i64,
/*62942*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62944*/       OPC_EmitInteger, MVT::i32, 14, 
/*62947*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62950*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMULLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*62961*/     0, /*End of Scope*/
/*62962*/   /*Scope*/ 24, /*->62987*/
/*62963*/     OPC_CheckChild0Type, MVT::v8i8,
/*62965*/     OPC_RecordChild1, // #1 = $Vm
/*62966*/     OPC_CheckType, MVT::v8i16,
/*62968*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62970*/     OPC_EmitInteger, MVT::i32, 14, 
/*62973*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62976*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMULLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*62987*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 54|128,3/*438*/,  TARGET_VAL(ARMISD::VDUPLANE),// ->63430
/*62992*/   OPC_RecordChild0, // #0 = $Vm
/*62993*/   OPC_Scope, 62, /*->63057*/ // 8 children in Scope
/*62995*/     OPC_CheckChild0Type, MVT::v8i8,
/*62997*/     OPC_RecordChild1, // #1 = $lane
/*62998*/     OPC_MoveChild, 1,
/*63000*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63003*/     OPC_Scope, 26, /*->63031*/ // 2 children in Scope
/*63005*/       OPC_CheckPredicate, 133, // Predicate_VectorIndex32
/*63007*/       OPC_MoveParent,
/*63008*/       OPC_CheckType, MVT::v16i8,
/*63010*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63012*/       OPC_EmitConvertToTarget, 1,
/*63014*/       OPC_EmitInteger, MVT::i32, 14, 
/*63017*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63020*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8q), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v16i8 DPR:v8i8:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                // Dst: (VDUPLN8q:v16i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*63031*/     /*Scope*/ 24, /*->63056*/
/*63032*/       OPC_MoveParent,
/*63033*/       OPC_CheckType, MVT::v8i8,
/*63035*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63037*/       OPC_EmitConvertToTarget, 1,
/*63039*/       OPC_EmitInteger, MVT::i32, 14, 
/*63042*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63045*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8d), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN8d:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*63056*/     0, /*End of Scope*/
/*63057*/   /*Scope*/ 62, /*->63120*/
/*63058*/     OPC_CheckChild0Type, MVT::v4i16,
/*63060*/     OPC_RecordChild1, // #1 = $lane
/*63061*/     OPC_MoveChild, 1,
/*63063*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63066*/     OPC_Scope, 26, /*->63094*/ // 2 children in Scope
/*63068*/       OPC_CheckPredicate, 133, // Predicate_VectorIndex32
/*63070*/       OPC_MoveParent,
/*63071*/       OPC_CheckType, MVT::v8i16,
/*63073*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63075*/       OPC_EmitConvertToTarget, 1,
/*63077*/       OPC_EmitInteger, MVT::i32, 14, 
/*63080*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63083*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16q), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v8i16 DPR:v4i16:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                // Dst: (VDUPLN16q:v8i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*63094*/     /*Scope*/ 24, /*->63119*/
/*63095*/       OPC_MoveParent,
/*63096*/       OPC_CheckType, MVT::v4i16,
/*63098*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63100*/       OPC_EmitConvertToTarget, 1,
/*63102*/       OPC_EmitInteger, MVT::i32, 14, 
/*63105*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63108*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16d), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN16d:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*63119*/     0, /*End of Scope*/
/*63120*/   /*Scope*/ 62, /*->63183*/
/*63121*/     OPC_CheckChild0Type, MVT::v2i32,
/*63123*/     OPC_RecordChild1, // #1 = $lane
/*63124*/     OPC_MoveChild, 1,
/*63126*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63129*/     OPC_Scope, 26, /*->63157*/ // 2 children in Scope
/*63131*/       OPC_CheckPredicate, 133, // Predicate_VectorIndex32
/*63133*/       OPC_MoveParent,
/*63134*/       OPC_CheckType, MVT::v4i32,
/*63136*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63138*/       OPC_EmitConvertToTarget, 1,
/*63140*/       OPC_EmitInteger, MVT::i32, 14, 
/*63143*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63146*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v4i32 DPR:v2i32:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                // Dst: (VDUPLN32q:v4i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*63157*/     /*Scope*/ 24, /*->63182*/
/*63158*/       OPC_MoveParent,
/*63159*/       OPC_CheckType, MVT::v2i32,
/*63161*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63163*/       OPC_EmitConvertToTarget, 1,
/*63165*/       OPC_EmitInteger, MVT::i32, 14, 
/*63168*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63171*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32d:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*63182*/     0, /*End of Scope*/
/*63183*/   /*Scope*/ 47, /*->63231*/
/*63184*/     OPC_CheckChild0Type, MVT::v16i8,
/*63186*/     OPC_RecordChild1, // #1 = $lane
/*63187*/     OPC_MoveChild, 1,
/*63189*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63192*/     OPC_MoveParent,
/*63193*/     OPC_CheckType, MVT::v16i8,
/*63195*/     OPC_EmitConvertToTarget, 1,
/*63197*/     OPC_EmitNodeXForm, 14, 2, // DSubReg_i8_reg
/*63200*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*63209*/     OPC_EmitConvertToTarget, 1,
/*63211*/     OPC_EmitNodeXForm, 15, 5, // SubReg_i8_lane
/*63214*/     OPC_EmitInteger, MVT::i32, 14, 
/*63217*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63220*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8q), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v16i8 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN8q:v16i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*63231*/   /*Scope*/ 47, /*->63279*/
/*63232*/     OPC_CheckChild0Type, MVT::v8i16,
/*63234*/     OPC_RecordChild1, // #1 = $lane
/*63235*/     OPC_MoveChild, 1,
/*63237*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63240*/     OPC_MoveParent,
/*63241*/     OPC_CheckType, MVT::v8i16,
/*63243*/     OPC_EmitConvertToTarget, 1,
/*63245*/     OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*63248*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*63257*/     OPC_EmitConvertToTarget, 1,
/*63259*/     OPC_EmitNodeXForm, 4, 5, // SubReg_i16_lane
/*63262*/     OPC_EmitInteger, MVT::i32, 14, 
/*63265*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63268*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16q), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v8i16 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN16q:v8i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*63279*/   /*Scope*/ 47, /*->63327*/
/*63280*/     OPC_CheckChild0Type, MVT::v4i32,
/*63282*/     OPC_RecordChild1, // #1 = $lane
/*63283*/     OPC_MoveChild, 1,
/*63285*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63288*/     OPC_MoveParent,
/*63289*/     OPC_CheckType, MVT::v4i32,
/*63291*/     OPC_EmitConvertToTarget, 1,
/*63293*/     OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*63296*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*63305*/     OPC_EmitConvertToTarget, 1,
/*63307*/     OPC_EmitNodeXForm, 6, 5, // SubReg_i32_lane
/*63310*/     OPC_EmitInteger, MVT::i32, 14, 
/*63313*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63316*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v4i32 QPR:v4i32:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN32q:v4i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*63327*/   /*Scope*/ 53, /*->63381*/
/*63328*/     OPC_CheckChild0Type, MVT::v2f32,
/*63330*/     OPC_RecordChild1, // #1 = $lane
/*63331*/     OPC_MoveChild, 1,
/*63333*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63336*/     OPC_MoveParent,
/*63337*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2f32,// ->63359
/*63340*/       OPC_EmitConvertToTarget, 1,
/*63342*/       OPC_EmitInteger, MVT::i32, 14, 
/*63345*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63348*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32d:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane)
              /*SwitchType*/ 19,  MVT::v4f32,// ->63380
/*63361*/       OPC_EmitConvertToTarget, 1,
/*63363*/       OPC_EmitInteger, MVT::i32, 14, 
/*63366*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63369*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32q:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane)
              0, // EndSwitchType
/*63381*/   /*Scope*/ 47, /*->63429*/
/*63382*/     OPC_CheckChild0Type, MVT::v4f32,
/*63384*/     OPC_RecordChild1, // #1 = $lane
/*63385*/     OPC_MoveChild, 1,
/*63387*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63390*/     OPC_MoveParent,
/*63391*/     OPC_CheckType, MVT::v4f32,
/*63393*/     OPC_EmitConvertToTarget, 1,
/*63395*/     OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*63398*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*63407*/     OPC_EmitConvertToTarget, 1,
/*63409*/     OPC_EmitNodeXForm, 6, 5, // SubReg_i32_lane
/*63412*/     OPC_EmitInteger, MVT::i32, 14, 
/*63415*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63418*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                  1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v4f32 QPR:v4f32:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN32q:v4f32 (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*63429*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 94,  TARGET_VAL(ARMISD::VORRIMM),// ->63527
/*63433*/   OPC_RecordChild0, // #0 = $src
/*63434*/   OPC_RecordChild1, // #1 = $SIMM
/*63435*/   OPC_MoveChild, 1,
/*63437*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*63440*/   OPC_MoveParent,
/*63441*/   OPC_SwitchType /*4 cases */, 19,  MVT::v4i16,// ->63463
/*63444*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63446*/     OPC_EmitInteger, MVT::i32, 14, 
/*63449*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63452*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
            /*SwitchType*/ 19,  MVT::v2i32,// ->63484
/*63465*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63467*/     OPC_EmitInteger, MVT::i32, 14, 
/*63470*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63473*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
            /*SwitchType*/ 19,  MVT::v8i16,// ->63505
/*63486*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63488*/     OPC_EmitInteger, MVT::i32, 14, 
/*63491*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63494*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
            /*SwitchType*/ 19,  MVT::v4i32,// ->63526
/*63507*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63509*/     OPC_EmitInteger, MVT::i32, 14, 
/*63512*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63515*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
            0, // EndSwitchType
          /*SwitchOpcode*/ 94,  TARGET_VAL(ARMISD::VBICIMM),// ->63624
/*63530*/   OPC_RecordChild0, // #0 = $src
/*63531*/   OPC_RecordChild1, // #1 = $SIMM
/*63532*/   OPC_MoveChild, 1,
/*63534*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*63537*/   OPC_MoveParent,
/*63538*/   OPC_SwitchType /*4 cases */, 19,  MVT::v4i16,// ->63560
/*63541*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63543*/     OPC_EmitInteger, MVT::i32, 14, 
/*63546*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63549*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
            /*SwitchType*/ 19,  MVT::v2i32,// ->63581
/*63562*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63564*/     OPC_EmitInteger, MVT::i32, 14, 
/*63567*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63570*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
            /*SwitchType*/ 19,  MVT::v8i16,// ->63602
/*63583*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63585*/     OPC_EmitInteger, MVT::i32, 14, 
/*63588*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63591*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
            /*SwitchType*/ 19,  MVT::v4i32,// ->63623
/*63604*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63606*/     OPC_EmitInteger, MVT::i32, 14, 
/*63609*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63612*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
            0, // EndSwitchType
          /*SwitchOpcode*/ 89,  TARGET_VAL(ARMISD::VMVNIMM),// ->63716
/*63627*/   OPC_RecordChild0, // #0 = $SIMM
/*63628*/   OPC_MoveChild, 0,
/*63630*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*63633*/   OPC_MoveParent,
/*63634*/   OPC_SwitchType /*4 cases */, 18,  MVT::v4i16,// ->63655
/*63637*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63639*/     OPC_EmitInteger, MVT::i32, 14, 
/*63642*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63645*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv4i16:v4i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v8i16,// ->63675
/*63657*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63659*/     OPC_EmitInteger, MVT::i32, 14, 
/*63662*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63665*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv8i16:v8i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v2i32,// ->63695
/*63677*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63679*/     OPC_EmitInteger, MVT::i32, 14, 
/*63682*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63685*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv2i32:v2i32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4i32,// ->63715
/*63697*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63699*/     OPC_EmitInteger, MVT::i32, 14, 
/*63702*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63705*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv4i32:v4i32 (timm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VSHL),// ->63914
/*63720*/   OPC_RecordChild0, // #0 = $Vm
/*63721*/   OPC_RecordChild1, // #1 = $SIMM
/*63722*/   OPC_MoveChild, 1,
/*63724*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63727*/   OPC_MoveParent,
/*63728*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->63752
/*63731*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63733*/     OPC_EmitConvertToTarget, 1,
/*63735*/     OPC_EmitInteger, MVT::i32, 14, 
/*63738*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63741*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->63775
/*63754*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63756*/     OPC_EmitConvertToTarget, 1,
/*63758*/     OPC_EmitInteger, MVT::i32, 14, 
/*63761*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63764*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->63798
/*63777*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63779*/     OPC_EmitConvertToTarget, 1,
/*63781*/     OPC_EmitInteger, MVT::i32, 14, 
/*63784*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63787*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->63821
/*63800*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63802*/     OPC_EmitConvertToTarget, 1,
/*63804*/     OPC_EmitInteger, MVT::i32, 14, 
/*63807*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63810*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->63844
/*63823*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63825*/     OPC_EmitConvertToTarget, 1,
/*63827*/     OPC_EmitInteger, MVT::i32, 14, 
/*63830*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63833*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->63867
/*63846*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63848*/     OPC_EmitConvertToTarget, 1,
/*63850*/     OPC_EmitInteger, MVT::i32, 14, 
/*63853*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63856*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->63890
/*63869*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63871*/     OPC_EmitConvertToTarget, 1,
/*63873*/     OPC_EmitInteger, MVT::i32, 14, 
/*63876*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63879*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->63913
/*63892*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63894*/     OPC_EmitConvertToTarget, 1,
/*63896*/     OPC_EmitInteger, MVT::i32, 14, 
/*63899*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63902*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VSHRs),// ->64112
/*63918*/   OPC_RecordChild0, // #0 = $Vm
/*63919*/   OPC_RecordChild1, // #1 = $SIMM
/*63920*/   OPC_MoveChild, 1,
/*63922*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63925*/   OPC_MoveParent,
/*63926*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->63950
/*63929*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63931*/     OPC_EmitConvertToTarget, 1,
/*63933*/     OPC_EmitInteger, MVT::i32, 14, 
/*63936*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63939*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->63973
/*63952*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63954*/     OPC_EmitConvertToTarget, 1,
/*63956*/     OPC_EmitInteger, MVT::i32, 14, 
/*63959*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63962*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->63996
/*63975*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63977*/     OPC_EmitConvertToTarget, 1,
/*63979*/     OPC_EmitInteger, MVT::i32, 14, 
/*63982*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63985*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->64019
/*63998*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64000*/     OPC_EmitConvertToTarget, 1,
/*64002*/     OPC_EmitInteger, MVT::i32, 14, 
/*64005*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64008*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->64042
/*64021*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64023*/     OPC_EmitConvertToTarget, 1,
/*64025*/     OPC_EmitInteger, MVT::i32, 14, 
/*64028*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64031*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->64065
/*64044*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64046*/     OPC_EmitConvertToTarget, 1,
/*64048*/     OPC_EmitInteger, MVT::i32, 14, 
/*64051*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64054*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->64088
/*64067*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64069*/     OPC_EmitConvertToTarget, 1,
/*64071*/     OPC_EmitInteger, MVT::i32, 14, 
/*64074*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64077*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->64111
/*64090*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64092*/     OPC_EmitConvertToTarget, 1,
/*64094*/     OPC_EmitInteger, MVT::i32, 14, 
/*64097*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64100*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VSHRu),// ->64310
/*64116*/   OPC_RecordChild0, // #0 = $Vm
/*64117*/   OPC_RecordChild1, // #1 = $SIMM
/*64118*/   OPC_MoveChild, 1,
/*64120*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64123*/   OPC_MoveParent,
/*64124*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->64148
/*64127*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64129*/     OPC_EmitConvertToTarget, 1,
/*64131*/     OPC_EmitInteger, MVT::i32, 14, 
/*64134*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64137*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->64171
/*64150*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64152*/     OPC_EmitConvertToTarget, 1,
/*64154*/     OPC_EmitInteger, MVT::i32, 14, 
/*64157*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64160*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->64194
/*64173*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64175*/     OPC_EmitConvertToTarget, 1,
/*64177*/     OPC_EmitInteger, MVT::i32, 14, 
/*64180*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64183*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->64217
/*64196*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64198*/     OPC_EmitConvertToTarget, 1,
/*64200*/     OPC_EmitInteger, MVT::i32, 14, 
/*64203*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64206*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->64240
/*64219*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64221*/     OPC_EmitConvertToTarget, 1,
/*64223*/     OPC_EmitInteger, MVT::i32, 14, 
/*64226*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64229*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->64263
/*64242*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64244*/     OPC_EmitConvertToTarget, 1,
/*64246*/     OPC_EmitInteger, MVT::i32, 14, 
/*64249*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64252*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->64286
/*64265*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64267*/     OPC_EmitConvertToTarget, 1,
/*64269*/     OPC_EmitInteger, MVT::i32, 14, 
/*64272*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64275*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->64309
/*64288*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64290*/     OPC_EmitConvertToTarget, 1,
/*64292*/     OPC_EmitInteger, MVT::i32, 14, 
/*64295*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64298*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHLLs),// ->64415
/*64313*/   OPC_RecordChild0, // #0 = $Vm
/*64314*/   OPC_Scope, 32, /*->64348*/ // 3 children in Scope
/*64316*/     OPC_CheckChild0Type, MVT::v8i8,
/*64318*/     OPC_RecordChild1, // #1 = $SIMM
/*64319*/     OPC_MoveChild, 1,
/*64321*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64324*/     OPC_MoveParent,
/*64325*/     OPC_CheckType, MVT::v8i16,
/*64327*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64329*/     OPC_EmitConvertToTarget, 1,
/*64331*/     OPC_EmitInteger, MVT::i32, 14, 
/*64334*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64337*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlls:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLsv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*64348*/   /*Scope*/ 32, /*->64381*/
/*64349*/     OPC_CheckChild0Type, MVT::v4i16,
/*64351*/     OPC_RecordChild1, // #1 = $SIMM
/*64352*/     OPC_MoveChild, 1,
/*64354*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64357*/     OPC_MoveParent,
/*64358*/     OPC_CheckType, MVT::v4i32,
/*64360*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64362*/     OPC_EmitConvertToTarget, 1,
/*64364*/     OPC_EmitInteger, MVT::i32, 14, 
/*64367*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64370*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlls:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLsv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*64381*/   /*Scope*/ 32, /*->64414*/
/*64382*/     OPC_CheckChild0Type, MVT::v2i32,
/*64384*/     OPC_RecordChild1, // #1 = $SIMM
/*64385*/     OPC_MoveChild, 1,
/*64387*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64390*/     OPC_MoveParent,
/*64391*/     OPC_CheckType, MVT::v2i64,
/*64393*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64395*/     OPC_EmitConvertToTarget, 1,
/*64397*/     OPC_EmitInteger, MVT::i32, 14, 
/*64400*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64403*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlls:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLsv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*64414*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHLLu),// ->64520
/*64418*/   OPC_RecordChild0, // #0 = $Vm
/*64419*/   OPC_Scope, 32, /*->64453*/ // 3 children in Scope
/*64421*/     OPC_CheckChild0Type, MVT::v8i8,
/*64423*/     OPC_RecordChild1, // #1 = $SIMM
/*64424*/     OPC_MoveChild, 1,
/*64426*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64429*/     OPC_MoveParent,
/*64430*/     OPC_CheckType, MVT::v8i16,
/*64432*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64434*/     OPC_EmitConvertToTarget, 1,
/*64436*/     OPC_EmitInteger, MVT::i32, 14, 
/*64439*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64442*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshllu:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLuv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*64453*/   /*Scope*/ 32, /*->64486*/
/*64454*/     OPC_CheckChild0Type, MVT::v4i16,
/*64456*/     OPC_RecordChild1, // #1 = $SIMM
/*64457*/     OPC_MoveChild, 1,
/*64459*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64462*/     OPC_MoveParent,
/*64463*/     OPC_CheckType, MVT::v4i32,
/*64465*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64467*/     OPC_EmitConvertToTarget, 1,
/*64469*/     OPC_EmitInteger, MVT::i32, 14, 
/*64472*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64475*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshllu:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLuv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*64486*/   /*Scope*/ 32, /*->64519*/
/*64487*/     OPC_CheckChild0Type, MVT::v2i32,
/*64489*/     OPC_RecordChild1, // #1 = $SIMM
/*64490*/     OPC_MoveChild, 1,
/*64492*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64495*/     OPC_MoveParent,
/*64496*/     OPC_CheckType, MVT::v2i64,
/*64498*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64500*/     OPC_EmitConvertToTarget, 1,
/*64502*/     OPC_EmitInteger, MVT::i32, 14, 
/*64505*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64508*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshllu:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLuv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*64519*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHLLi),// ->64625
/*64523*/   OPC_RecordChild0, // #0 = $Vm
/*64524*/   OPC_Scope, 32, /*->64558*/ // 3 children in Scope
/*64526*/     OPC_CheckChild0Type, MVT::v8i8,
/*64528*/     OPC_RecordChild1, // #1 = $SIMM
/*64529*/     OPC_MoveChild, 1,
/*64531*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64534*/     OPC_MoveParent,
/*64535*/     OPC_CheckType, MVT::v8i16,
/*64537*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64539*/     OPC_EmitConvertToTarget, 1,
/*64541*/     OPC_EmitInteger, MVT::i32, 14, 
/*64544*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64547*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi8), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlli:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLi8:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*64558*/   /*Scope*/ 32, /*->64591*/
/*64559*/     OPC_CheckChild0Type, MVT::v4i16,
/*64561*/     OPC_RecordChild1, // #1 = $SIMM
/*64562*/     OPC_MoveChild, 1,
/*64564*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64567*/     OPC_MoveParent,
/*64568*/     OPC_CheckType, MVT::v4i32,
/*64570*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64572*/     OPC_EmitConvertToTarget, 1,
/*64574*/     OPC_EmitInteger, MVT::i32, 14, 
/*64577*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64580*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi16), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlli:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLi16:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*64591*/   /*Scope*/ 32, /*->64624*/
/*64592*/     OPC_CheckChild0Type, MVT::v2i32,
/*64594*/     OPC_RecordChild1, // #1 = $SIMM
/*64595*/     OPC_MoveChild, 1,
/*64597*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64600*/     OPC_MoveParent,
/*64601*/     OPC_CheckType, MVT::v2i64,
/*64603*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64605*/     OPC_EmitConvertToTarget, 1,
/*64607*/     OPC_EmitInteger, MVT::i32, 14, 
/*64610*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64613*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi32), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlli:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLi32:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*64624*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHRN),// ->64730
/*64628*/   OPC_RecordChild0, // #0 = $Vm
/*64629*/   OPC_Scope, 32, /*->64663*/ // 3 children in Scope
/*64631*/     OPC_CheckChild0Type, MVT::v8i16,
/*64633*/     OPC_RecordChild1, // #1 = $SIMM
/*64634*/     OPC_MoveChild, 1,
/*64636*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64639*/     OPC_MoveParent,
/*64640*/     OPC_CheckType, MVT::v8i8,
/*64642*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64644*/     OPC_EmitConvertToTarget, 1,
/*64646*/     OPC_EmitInteger, MVT::i32, 14, 
/*64649*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64652*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrn:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*64663*/   /*Scope*/ 32, /*->64696*/
/*64664*/     OPC_CheckChild0Type, MVT::v4i32,
/*64666*/     OPC_RecordChild1, // #1 = $SIMM
/*64667*/     OPC_MoveChild, 1,
/*64669*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64672*/     OPC_MoveParent,
/*64673*/     OPC_CheckType, MVT::v4i16,
/*64675*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64677*/     OPC_EmitConvertToTarget, 1,
/*64679*/     OPC_EmitInteger, MVT::i32, 14, 
/*64682*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64685*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrn:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*64696*/   /*Scope*/ 32, /*->64729*/
/*64697*/     OPC_CheckChild0Type, MVT::v2i64,
/*64699*/     OPC_RecordChild1, // #1 = $SIMM
/*64700*/     OPC_MoveChild, 1,
/*64702*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64705*/     OPC_MoveParent,
/*64706*/     OPC_CheckType, MVT::v2i32,
/*64708*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64710*/     OPC_EmitConvertToTarget, 1,
/*64712*/     OPC_EmitInteger, MVT::i32, 14, 
/*64715*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64718*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrn:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*64729*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VRSHRs),// ->64928
/*64734*/   OPC_RecordChild0, // #0 = $Vm
/*64735*/   OPC_RecordChild1, // #1 = $SIMM
/*64736*/   OPC_MoveChild, 1,
/*64738*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64741*/   OPC_MoveParent,
/*64742*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->64766
/*64745*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64747*/     OPC_EmitConvertToTarget, 1,
/*64749*/     OPC_EmitInteger, MVT::i32, 14, 
/*64752*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64755*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->64789
/*64768*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64770*/     OPC_EmitConvertToTarget, 1,
/*64772*/     OPC_EmitInteger, MVT::i32, 14, 
/*64775*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64778*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->64812
/*64791*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64793*/     OPC_EmitConvertToTarget, 1,
/*64795*/     OPC_EmitInteger, MVT::i32, 14, 
/*64798*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64801*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->64835
/*64814*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64816*/     OPC_EmitConvertToTarget, 1,
/*64818*/     OPC_EmitInteger, MVT::i32, 14, 
/*64821*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64824*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->64858
/*64837*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64839*/     OPC_EmitConvertToTarget, 1,
/*64841*/     OPC_EmitInteger, MVT::i32, 14, 
/*64844*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64847*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->64881
/*64860*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64862*/     OPC_EmitConvertToTarget, 1,
/*64864*/     OPC_EmitInteger, MVT::i32, 14, 
/*64867*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64870*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->64904
/*64883*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64885*/     OPC_EmitConvertToTarget, 1,
/*64887*/     OPC_EmitInteger, MVT::i32, 14, 
/*64890*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64893*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->64927
/*64906*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64908*/     OPC_EmitConvertToTarget, 1,
/*64910*/     OPC_EmitInteger, MVT::i32, 14, 
/*64913*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64916*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VRSHRu),// ->65126
/*64932*/   OPC_RecordChild0, // #0 = $Vm
/*64933*/   OPC_RecordChild1, // #1 = $SIMM
/*64934*/   OPC_MoveChild, 1,
/*64936*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64939*/   OPC_MoveParent,
/*64940*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->64964
/*64943*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64945*/     OPC_EmitConvertToTarget, 1,
/*64947*/     OPC_EmitInteger, MVT::i32, 14, 
/*64950*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64953*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->64987
/*64966*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64968*/     OPC_EmitConvertToTarget, 1,
/*64970*/     OPC_EmitInteger, MVT::i32, 14, 
/*64973*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64976*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->65010
/*64989*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64991*/     OPC_EmitConvertToTarget, 1,
/*64993*/     OPC_EmitInteger, MVT::i32, 14, 
/*64996*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64999*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->65033
/*65012*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65014*/     OPC_EmitConvertToTarget, 1,
/*65016*/     OPC_EmitInteger, MVT::i32, 14, 
/*65019*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65022*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->65056
/*65035*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65037*/     OPC_EmitConvertToTarget, 1,
/*65039*/     OPC_EmitInteger, MVT::i32, 14, 
/*65042*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65045*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->65079
/*65058*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65060*/     OPC_EmitConvertToTarget, 1,
/*65062*/     OPC_EmitInteger, MVT::i32, 14, 
/*65065*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65068*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->65102
/*65081*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65083*/     OPC_EmitConvertToTarget, 1,
/*65085*/     OPC_EmitInteger, MVT::i32, 14, 
/*65088*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65091*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->65125
/*65104*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65106*/     OPC_EmitConvertToTarget, 1,
/*65108*/     OPC_EmitInteger, MVT::i32, 14, 
/*65111*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65114*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VRSHRN),// ->65231
/*65129*/   OPC_RecordChild0, // #0 = $Vm
/*65130*/   OPC_Scope, 32, /*->65164*/ // 3 children in Scope
/*65132*/     OPC_CheckChild0Type, MVT::v8i16,
/*65134*/     OPC_RecordChild1, // #1 = $SIMM
/*65135*/     OPC_MoveChild, 1,
/*65137*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65140*/     OPC_MoveParent,
/*65141*/     OPC_CheckType, MVT::v8i8,
/*65143*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65145*/     OPC_EmitConvertToTarget, 1,
/*65147*/     OPC_EmitInteger, MVT::i32, 14, 
/*65150*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65153*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrn:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*65164*/   /*Scope*/ 32, /*->65197*/
/*65165*/     OPC_CheckChild0Type, MVT::v4i32,
/*65167*/     OPC_RecordChild1, // #1 = $SIMM
/*65168*/     OPC_MoveChild, 1,
/*65170*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65173*/     OPC_MoveParent,
/*65174*/     OPC_CheckType, MVT::v4i16,
/*65176*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65178*/     OPC_EmitConvertToTarget, 1,
/*65180*/     OPC_EmitInteger, MVT::i32, 14, 
/*65183*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65186*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrn:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*65197*/   /*Scope*/ 32, /*->65230*/
/*65198*/     OPC_CheckChild0Type, MVT::v2i64,
/*65200*/     OPC_RecordChild1, // #1 = $SIMM
/*65201*/     OPC_MoveChild, 1,
/*65203*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65206*/     OPC_MoveParent,
/*65207*/     OPC_CheckType, MVT::v2i32,
/*65209*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65211*/     OPC_EmitConvertToTarget, 1,
/*65213*/     OPC_EmitInteger, MVT::i32, 14, 
/*65216*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65219*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrn:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*65230*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VQSHLs),// ->65429
/*65235*/   OPC_RecordChild0, // #0 = $Vm
/*65236*/   OPC_RecordChild1, // #1 = $SIMM
/*65237*/   OPC_MoveChild, 1,
/*65239*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65242*/   OPC_MoveParent,
/*65243*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->65267
/*65246*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65248*/     OPC_EmitConvertToTarget, 1,
/*65250*/     OPC_EmitInteger, MVT::i32, 14, 
/*65253*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65256*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->65290
/*65269*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65271*/     OPC_EmitConvertToTarget, 1,
/*65273*/     OPC_EmitInteger, MVT::i32, 14, 
/*65276*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65279*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->65313
/*65292*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65294*/     OPC_EmitConvertToTarget, 1,
/*65296*/     OPC_EmitInteger, MVT::i32, 14, 
/*65299*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65302*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->65336
/*65315*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65317*/     OPC_EmitConvertToTarget, 1,
/*65319*/     OPC_EmitInteger, MVT::i32, 14, 
/*65322*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65325*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->65359
/*65338*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65340*/     OPC_EmitConvertToTarget, 1,
/*65342*/     OPC_EmitInteger, MVT::i32, 14, 
/*65345*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65348*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->65382
/*65361*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65363*/     OPC_EmitConvertToTarget, 1,
/*65365*/     OPC_EmitInteger, MVT::i32, 14, 
/*65368*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65371*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->65405
/*65384*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65386*/     OPC_EmitConvertToTarget, 1,
/*65388*/     OPC_EmitInteger, MVT::i32, 14, 
/*65391*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65394*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->65428
/*65407*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65409*/     OPC_EmitConvertToTarget, 1,
/*65411*/     OPC_EmitInteger, MVT::i32, 14, 
/*65414*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65417*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VQSHLu),// ->65627
/*65433*/   OPC_RecordChild0, // #0 = $Vm
/*65434*/   OPC_RecordChild1, // #1 = $SIMM
/*65435*/   OPC_MoveChild, 1,
/*65437*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65440*/   OPC_MoveParent,
/*65441*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->65465
/*65444*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65446*/     OPC_EmitConvertToTarget, 1,
/*65448*/     OPC_EmitInteger, MVT::i32, 14, 
/*65451*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65454*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->65488
/*65467*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65469*/     OPC_EmitConvertToTarget, 1,
/*65471*/     OPC_EmitInteger, MVT::i32, 14, 
/*65474*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65477*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->65511
/*65490*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65492*/     OPC_EmitConvertToTarget, 1,
/*65494*/     OPC_EmitInteger, MVT::i32, 14, 
/*65497*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65500*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->65534
/*65513*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65515*/     OPC_EmitConvertToTarget, 1,
/*65517*/     OPC_EmitInteger, MVT::i32, 14, 
/*65520*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65523*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->65557
/*65536*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65538*/     OPC_EmitConvertToTarget, 1,
/*65540*/     OPC_EmitInteger, MVT::i32, 14, 
/*65543*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65546*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->65580
/*65559*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65561*/     OPC_EmitConvertToTarget, 1,
/*65563*/     OPC_EmitInteger, MVT::i32, 14, 
/*65566*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65569*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->65603
/*65582*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65584*/     OPC_EmitConvertToTarget, 1,
/*65586*/     OPC_EmitInteger, MVT::i32, 14, 
/*65589*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65592*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->65626
/*65605*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65607*/     OPC_EmitConvertToTarget, 1,
/*65609*/     OPC_EmitInteger, MVT::i32, 14, 
/*65612*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65615*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VQSHLsu),// ->65825
/*65631*/   OPC_RecordChild0, // #0 = $Vm
/*65632*/   OPC_RecordChild1, // #1 = $SIMM
/*65633*/   OPC_MoveChild, 1,
/*65635*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65638*/   OPC_MoveParent,
/*65639*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->65663
/*65642*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65644*/     OPC_EmitConvertToTarget, 1,
/*65646*/     OPC_EmitInteger, MVT::i32, 14, 
/*65649*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65652*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->65686
/*65665*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65667*/     OPC_EmitConvertToTarget, 1,
/*65669*/     OPC_EmitInteger, MVT::i32, 14, 
/*65672*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65675*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->65709
/*65688*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65690*/     OPC_EmitConvertToTarget, 1,
/*65692*/     OPC_EmitInteger, MVT::i32, 14, 
/*65695*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65698*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->65732
/*65711*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65713*/     OPC_EmitConvertToTarget, 1,
/*65715*/     OPC_EmitInteger, MVT::i32, 14, 
/*65718*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65721*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->65755
/*65734*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65736*/     OPC_EmitConvertToTarget, 1,
/*65738*/     OPC_EmitInteger, MVT::i32, 14, 
/*65741*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65744*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->65778
/*65757*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65759*/     OPC_EmitConvertToTarget, 1,
/*65761*/     OPC_EmitInteger, MVT::i32, 14, 
/*65764*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65767*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->65801
/*65780*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65782*/     OPC_EmitConvertToTarget, 1,
/*65784*/     OPC_EmitInteger, MVT::i32, 14, 
/*65787*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65790*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->65824
/*65803*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65805*/     OPC_EmitConvertToTarget, 1,
/*65807*/     OPC_EmitInteger, MVT::i32, 14, 
/*65810*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65813*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQSHRNs),// ->65930
/*65828*/   OPC_RecordChild0, // #0 = $Vm
/*65829*/   OPC_Scope, 32, /*->65863*/ // 3 children in Scope
/*65831*/     OPC_CheckChild0Type, MVT::v8i16,
/*65833*/     OPC_RecordChild1, // #1 = $SIMM
/*65834*/     OPC_MoveChild, 1,
/*65836*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65839*/     OPC_MoveParent,
/*65840*/     OPC_CheckType, MVT::v8i8,
/*65842*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65844*/     OPC_EmitConvertToTarget, 1,
/*65846*/     OPC_EmitInteger, MVT::i32, 14, 
/*65849*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65852*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrns:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*65863*/   /*Scope*/ 32, /*->65896*/
/*65864*/     OPC_CheckChild0Type, MVT::v4i32,
/*65866*/     OPC_RecordChild1, // #1 = $SIMM
/*65867*/     OPC_MoveChild, 1,
/*65869*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65872*/     OPC_MoveParent,
/*65873*/     OPC_CheckType, MVT::v4i16,
/*65875*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65877*/     OPC_EmitConvertToTarget, 1,
/*65879*/     OPC_EmitInteger, MVT::i32, 14, 
/*65882*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65885*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrns:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*65896*/   /*Scope*/ 32, /*->65929*/
/*65897*/     OPC_CheckChild0Type, MVT::v2i64,
/*65899*/     OPC_RecordChild1, // #1 = $SIMM
/*65900*/     OPC_MoveChild, 1,
/*65902*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65905*/     OPC_MoveParent,
/*65906*/     OPC_CheckType, MVT::v2i32,
/*65908*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65910*/     OPC_EmitConvertToTarget, 1,
/*65912*/     OPC_EmitInteger, MVT::i32, 14, 
/*65915*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65918*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrns:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*65929*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQSHRNu),// ->66035
/*65933*/   OPC_RecordChild0, // #0 = $Vm
/*65934*/   OPC_Scope, 32, /*->65968*/ // 3 children in Scope
/*65936*/     OPC_CheckChild0Type, MVT::v8i16,
/*65938*/     OPC_RecordChild1, // #1 = $SIMM
/*65939*/     OPC_MoveChild, 1,
/*65941*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65944*/     OPC_MoveParent,
/*65945*/     OPC_CheckType, MVT::v8i8,
/*65947*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65949*/     OPC_EmitConvertToTarget, 1,
/*65951*/     OPC_EmitInteger, MVT::i32, 14, 
/*65954*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65957*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*65968*/   /*Scope*/ 32, /*->66001*/
/*65969*/     OPC_CheckChild0Type, MVT::v4i32,
/*65971*/     OPC_RecordChild1, // #1 = $SIMM
/*65972*/     OPC_MoveChild, 1,
/*65974*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65977*/     OPC_MoveParent,
/*65978*/     OPC_CheckType, MVT::v4i16,
/*65980*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65982*/     OPC_EmitConvertToTarget, 1,
/*65984*/     OPC_EmitInteger, MVT::i32, 14, 
/*65987*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65990*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*66001*/   /*Scope*/ 32, /*->66034*/
/*66002*/     OPC_CheckChild0Type, MVT::v2i64,
/*66004*/     OPC_RecordChild1, // #1 = $SIMM
/*66005*/     OPC_MoveChild, 1,
/*66007*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66010*/     OPC_MoveParent,
/*66011*/     OPC_CheckType, MVT::v2i32,
/*66013*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66015*/     OPC_EmitConvertToTarget, 1,
/*66017*/     OPC_EmitInteger, MVT::i32, 14, 
/*66020*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66023*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*66034*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQSHRNsu),// ->66140
/*66038*/   OPC_RecordChild0, // #0 = $Vm
/*66039*/   OPC_Scope, 32, /*->66073*/ // 3 children in Scope
/*66041*/     OPC_CheckChild0Type, MVT::v8i16,
/*66043*/     OPC_RecordChild1, // #1 = $SIMM
/*66044*/     OPC_MoveChild, 1,
/*66046*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66049*/     OPC_MoveParent,
/*66050*/     OPC_CheckType, MVT::v8i8,
/*66052*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66054*/     OPC_EmitConvertToTarget, 1,
/*66056*/     OPC_EmitInteger, MVT::i32, 14, 
/*66059*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66062*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*66073*/   /*Scope*/ 32, /*->66106*/
/*66074*/     OPC_CheckChild0Type, MVT::v4i32,
/*66076*/     OPC_RecordChild1, // #1 = $SIMM
/*66077*/     OPC_MoveChild, 1,
/*66079*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66082*/     OPC_MoveParent,
/*66083*/     OPC_CheckType, MVT::v4i16,
/*66085*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66087*/     OPC_EmitConvertToTarget, 1,
/*66089*/     OPC_EmitInteger, MVT::i32, 14, 
/*66092*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66095*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*66106*/   /*Scope*/ 32, /*->66139*/
/*66107*/     OPC_CheckChild0Type, MVT::v2i64,
/*66109*/     OPC_RecordChild1, // #1 = $SIMM
/*66110*/     OPC_MoveChild, 1,
/*66112*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66115*/     OPC_MoveParent,
/*66116*/     OPC_CheckType, MVT::v2i32,
/*66118*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66120*/     OPC_EmitConvertToTarget, 1,
/*66122*/     OPC_EmitInteger, MVT::i32, 14, 
/*66125*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66128*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*66139*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQRSHRNs),// ->66245
/*66143*/   OPC_RecordChild0, // #0 = $Vm
/*66144*/   OPC_Scope, 32, /*->66178*/ // 3 children in Scope
/*66146*/     OPC_CheckChild0Type, MVT::v8i16,
/*66148*/     OPC_RecordChild1, // #1 = $SIMM
/*66149*/     OPC_MoveChild, 1,
/*66151*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66154*/     OPC_MoveParent,
/*66155*/     OPC_CheckType, MVT::v8i8,
/*66157*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66159*/     OPC_EmitConvertToTarget, 1,
/*66161*/     OPC_EmitInteger, MVT::i32, 14, 
/*66164*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66167*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrns:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*66178*/   /*Scope*/ 32, /*->66211*/
/*66179*/     OPC_CheckChild0Type, MVT::v4i32,
/*66181*/     OPC_RecordChild1, // #1 = $SIMM
/*66182*/     OPC_MoveChild, 1,
/*66184*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66187*/     OPC_MoveParent,
/*66188*/     OPC_CheckType, MVT::v4i16,
/*66190*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66192*/     OPC_EmitConvertToTarget, 1,
/*66194*/     OPC_EmitInteger, MVT::i32, 14, 
/*66197*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66200*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrns:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*66211*/   /*Scope*/ 32, /*->66244*/
/*66212*/     OPC_CheckChild0Type, MVT::v2i64,
/*66214*/     OPC_RecordChild1, // #1 = $SIMM
/*66215*/     OPC_MoveChild, 1,
/*66217*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66220*/     OPC_MoveParent,
/*66221*/     OPC_CheckType, MVT::v2i32,
/*66223*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66225*/     OPC_EmitConvertToTarget, 1,
/*66227*/     OPC_EmitInteger, MVT::i32, 14, 
/*66230*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66233*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrns:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*66244*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQRSHRNu),// ->66350
/*66248*/   OPC_RecordChild0, // #0 = $Vm
/*66249*/   OPC_Scope, 32, /*->66283*/ // 3 children in Scope
/*66251*/     OPC_CheckChild0Type, MVT::v8i16,
/*66253*/     OPC_RecordChild1, // #1 = $SIMM
/*66254*/     OPC_MoveChild, 1,
/*66256*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66259*/     OPC_MoveParent,
/*66260*/     OPC_CheckType, MVT::v8i8,
/*66262*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66264*/     OPC_EmitConvertToTarget, 1,
/*66266*/     OPC_EmitInteger, MVT::i32, 14, 
/*66269*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66272*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*66283*/   /*Scope*/ 32, /*->66316*/
/*66284*/     OPC_CheckChild0Type, MVT::v4i32,
/*66286*/     OPC_RecordChild1, // #1 = $SIMM
/*66287*/     OPC_MoveChild, 1,
/*66289*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66292*/     OPC_MoveParent,
/*66293*/     OPC_CheckType, MVT::v4i16,
/*66295*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66297*/     OPC_EmitConvertToTarget, 1,
/*66299*/     OPC_EmitInteger, MVT::i32, 14, 
/*66302*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66305*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*66316*/   /*Scope*/ 32, /*->66349*/
/*66317*/     OPC_CheckChild0Type, MVT::v2i64,
/*66319*/     OPC_RecordChild1, // #1 = $SIMM
/*66320*/     OPC_MoveChild, 1,
/*66322*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66325*/     OPC_MoveParent,
/*66326*/     OPC_CheckType, MVT::v2i32,
/*66328*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66330*/     OPC_EmitConvertToTarget, 1,
/*66332*/     OPC_EmitInteger, MVT::i32, 14, 
/*66335*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66338*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*66349*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQRSHRNsu),// ->66455
/*66353*/   OPC_RecordChild0, // #0 = $Vm
/*66354*/   OPC_Scope, 32, /*->66388*/ // 3 children in Scope
/*66356*/     OPC_CheckChild0Type, MVT::v8i16,
/*66358*/     OPC_RecordChild1, // #1 = $SIMM
/*66359*/     OPC_MoveChild, 1,
/*66361*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66364*/     OPC_MoveParent,
/*66365*/     OPC_CheckType, MVT::v8i8,
/*66367*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66369*/     OPC_EmitConvertToTarget, 1,
/*66371*/     OPC_EmitInteger, MVT::i32, 14, 
/*66374*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66377*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*66388*/   /*Scope*/ 32, /*->66421*/
/*66389*/     OPC_CheckChild0Type, MVT::v4i32,
/*66391*/     OPC_RecordChild1, // #1 = $SIMM
/*66392*/     OPC_MoveChild, 1,
/*66394*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66397*/     OPC_MoveParent,
/*66398*/     OPC_CheckType, MVT::v4i16,
/*66400*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66402*/     OPC_EmitConvertToTarget, 1,
/*66404*/     OPC_EmitInteger, MVT::i32, 14, 
/*66407*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66410*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*66421*/   /*Scope*/ 32, /*->66454*/
/*66422*/     OPC_CheckChild0Type, MVT::v2i64,
/*66424*/     OPC_RecordChild1, // #1 = $SIMM
/*66425*/     OPC_MoveChild, 1,
/*66427*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66430*/     OPC_MoveParent,
/*66431*/     OPC_CheckType, MVT::v2i32,
/*66433*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66435*/     OPC_EmitConvertToTarget, 1,
/*66437*/     OPC_EmitInteger, MVT::i32, 14, 
/*66440*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66443*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*66454*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSLI),// ->66662
/*66459*/   OPC_RecordChild0, // #0 = $src1
/*66460*/   OPC_RecordChild1, // #1 = $Vm
/*66461*/   OPC_RecordChild2, // #2 = $SIMM
/*66462*/   OPC_MoveChild, 2,
/*66464*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66467*/   OPC_MoveParent,
/*66468*/   OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->66493
/*66471*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66473*/     OPC_EmitConvertToTarget, 2,
/*66475*/     OPC_EmitInteger, MVT::i32, 14, 
/*66478*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66481*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i16,// ->66517
/*66495*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66497*/     OPC_EmitConvertToTarget, 2,
/*66499*/     OPC_EmitInteger, MVT::i32, 14, 
/*66502*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66505*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i32,// ->66541
/*66519*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66521*/     OPC_EmitConvertToTarget, 2,
/*66523*/     OPC_EmitInteger, MVT::i32, 14, 
/*66526*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66529*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v1i64,// ->66565
/*66543*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66545*/     OPC_EmitConvertToTarget, 2,
/*66547*/     OPC_EmitInteger, MVT::i32, 14, 
/*66550*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66553*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v16i8,// ->66589
/*66567*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66569*/     OPC_EmitConvertToTarget, 2,
/*66571*/     OPC_EmitInteger, MVT::i32, 14, 
/*66574*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66577*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v8i16,// ->66613
/*66591*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66593*/     OPC_EmitConvertToTarget, 2,
/*66595*/     OPC_EmitInteger, MVT::i32, 14, 
/*66598*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66601*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i32,// ->66637
/*66615*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66617*/     OPC_EmitConvertToTarget, 2,
/*66619*/     OPC_EmitInteger, MVT::i32, 14, 
/*66622*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66625*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i64,// ->66661
/*66639*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66641*/     OPC_EmitConvertToTarget, 2,
/*66643*/     OPC_EmitInteger, MVT::i32, 14, 
/*66646*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66649*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSRI),// ->66869
/*66666*/   OPC_RecordChild0, // #0 = $src1
/*66667*/   OPC_RecordChild1, // #1 = $Vm
/*66668*/   OPC_RecordChild2, // #2 = $SIMM
/*66669*/   OPC_MoveChild, 2,
/*66671*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66674*/   OPC_MoveParent,
/*66675*/   OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->66700
/*66678*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66680*/     OPC_EmitConvertToTarget, 2,
/*66682*/     OPC_EmitInteger, MVT::i32, 14, 
/*66685*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66688*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i16,// ->66724
/*66702*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66704*/     OPC_EmitConvertToTarget, 2,
/*66706*/     OPC_EmitInteger, MVT::i32, 14, 
/*66709*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66712*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i32,// ->66748
/*66726*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66728*/     OPC_EmitConvertToTarget, 2,
/*66730*/     OPC_EmitInteger, MVT::i32, 14, 
/*66733*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66736*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v1i64,// ->66772
/*66750*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66752*/     OPC_EmitConvertToTarget, 2,
/*66754*/     OPC_EmitInteger, MVT::i32, 14, 
/*66757*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66760*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v16i8,// ->66796
/*66774*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66776*/     OPC_EmitConvertToTarget, 2,
/*66778*/     OPC_EmitInteger, MVT::i32, 14, 
/*66781*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66784*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v8i16,// ->66820
/*66798*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66800*/     OPC_EmitConvertToTarget, 2,
/*66802*/     OPC_EmitInteger, MVT::i32, 14, 
/*66805*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66808*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i32,// ->66844
/*66822*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66824*/     OPC_EmitConvertToTarget, 2,
/*66826*/     OPC_EmitInteger, MVT::i32, 14, 
/*66829*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66832*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i64,// ->66868
/*66846*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66848*/     OPC_EmitConvertToTarget, 2,
/*66850*/     OPC_EmitInteger, MVT::i32, 14, 
/*66853*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66856*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 41|128,1/*169*/,  TARGET_VAL(ARMISD::VMOVIMM),// ->67042
/*66873*/   OPC_RecordChild0, // #0 = $SIMM
/*66874*/   OPC_MoveChild, 0,
/*66876*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*66879*/   OPC_MoveParent,
/*66880*/   OPC_SwitchType /*8 cases */, 18,  MVT::v8i8,// ->66901
/*66883*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66885*/     OPC_EmitInteger, MVT::i32, 14, 
/*66888*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66891*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v8i8 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv8i8:v8i8 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v16i8,// ->66921
/*66903*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66905*/     OPC_EmitInteger, MVT::i32, 14, 
/*66908*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66911*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v16i8 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv16i8:v16i8 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4i16,// ->66941
/*66923*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66925*/     OPC_EmitInteger, MVT::i32, 14, 
/*66928*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66931*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv4i16:v4i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v8i16,// ->66961
/*66943*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66945*/     OPC_EmitInteger, MVT::i32, 14, 
/*66948*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66951*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv8i16:v8i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v2i32,// ->66981
/*66963*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66965*/     OPC_EmitInteger, MVT::i32, 14, 
/*66968*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66971*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv2i32:v2i32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4i32,// ->67001
/*66983*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66985*/     OPC_EmitInteger, MVT::i32, 14, 
/*66988*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66991*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv4i32:v4i32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v1i64,// ->67021
/*67003*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67005*/     OPC_EmitInteger, MVT::i32, 14, 
/*67008*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67011*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v1i64 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv1i64:v1i64 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v2i64,// ->67041
/*67023*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67025*/     OPC_EmitInteger, MVT::i32, 14, 
/*67028*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67031*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v2i64 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv2i64:v2i64 (timm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 15|128,1/*143*/,  TARGET_VAL(ISD::EXTRACT_SUBVECTOR),// ->67189
/*67046*/   OPC_RecordChild0, // #0 = $src
/*67047*/   OPC_Scope, 27, /*->67076*/ // 5 children in Scope
/*67049*/     OPC_CheckChild0Type, MVT::v16i8,
/*67051*/     OPC_RecordChild1, // #1 = $start
/*67052*/     OPC_MoveChild, 1,
/*67054*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67057*/     OPC_CheckType, MVT::i32,
/*67059*/     OPC_MoveParent,
/*67060*/     OPC_CheckType, MVT::v8i8,
/*67062*/     OPC_EmitConvertToTarget, 1,
/*67064*/     OPC_EmitNodeXForm, 14, 2, // DSubReg_i8_reg
/*67067*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v8i8 QPR:v16i8:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$start))
/*67076*/   /*Scope*/ 27, /*->67104*/
/*67077*/     OPC_CheckChild0Type, MVT::v8i16,
/*67079*/     OPC_RecordChild1, // #1 = $start
/*67080*/     OPC_MoveChild, 1,
/*67082*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67085*/     OPC_CheckType, MVT::i32,
/*67087*/     OPC_MoveParent,
/*67088*/     OPC_CheckType, MVT::v4i16,
/*67090*/     OPC_EmitConvertToTarget, 1,
/*67092*/     OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*67095*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v4i16 QPR:v8i16:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$start))
/*67104*/   /*Scope*/ 27, /*->67132*/
/*67105*/     OPC_CheckChild0Type, MVT::v4i32,
/*67107*/     OPC_RecordChild1, // #1 = $start
/*67108*/     OPC_MoveChild, 1,
/*67110*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67113*/     OPC_CheckType, MVT::i32,
/*67115*/     OPC_MoveParent,
/*67116*/     OPC_CheckType, MVT::v2i32,
/*67118*/     OPC_EmitConvertToTarget, 1,
/*67120*/     OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*67123*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v2i32 QPR:v4i32:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*67132*/   /*Scope*/ 27, /*->67160*/
/*67133*/     OPC_CheckChild0Type, MVT::v2i64,
/*67135*/     OPC_RecordChild1, // #1 = $start
/*67136*/     OPC_MoveChild, 1,
/*67138*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67141*/     OPC_CheckType, MVT::i32,
/*67143*/     OPC_MoveParent,
/*67144*/     OPC_CheckType, MVT::v1i64,
/*67146*/     OPC_EmitConvertToTarget, 1,
/*67148*/     OPC_EmitNodeXForm, 16, 2, // DSubReg_f64_reg
/*67151*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v1i64, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v1i64 QPR:v2i64:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v1i64 QPR:v2i64:$src, (DSubReg_f64_reg:i32 (imm:i32):$start))
/*67160*/   /*Scope*/ 27, /*->67188*/
/*67161*/     OPC_CheckChild0Type, MVT::v4f32,
/*67163*/     OPC_RecordChild1, // #1 = $start
/*67164*/     OPC_MoveChild, 1,
/*67166*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67169*/     OPC_CheckType, MVT::i32,
/*67171*/     OPC_MoveParent,
/*67172*/     OPC_CheckType, MVT::v2f32,
/*67174*/     OPC_EmitConvertToTarget, 1,
/*67176*/     OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*67179*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v2f32 QPR:v4f32:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*67188*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 95|128,1/*223*/,  TARGET_VAL(ARMISD::VEXT),// ->67416
/*67193*/   OPC_RecordChild0, // #0 = $Vn
/*67194*/   OPC_RecordChild1, // #1 = $Vm
/*67195*/   OPC_RecordChild2, // #2 = $index
/*67196*/   OPC_MoveChild, 2,
/*67198*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67201*/   OPC_MoveParent,
/*67202*/   OPC_SwitchType /*9 cases */, 22,  MVT::v8i8,// ->67227
/*67205*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67207*/     OPC_EmitConvertToTarget, 2,
/*67209*/     OPC_EmitInteger, MVT::i32, 14, 
/*67212*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67215*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd8), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v4i16,// ->67251
/*67229*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67231*/     OPC_EmitConvertToTarget, 2,
/*67233*/     OPC_EmitInteger, MVT::i32, 14, 
/*67236*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67239*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd16), 0,
                  1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v2i32,// ->67275
/*67253*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67255*/     OPC_EmitConvertToTarget, 2,
/*67257*/     OPC_EmitInteger, MVT::i32, 14, 
/*67260*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67263*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd32), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v16i8,// ->67299
/*67277*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67279*/     OPC_EmitConvertToTarget, 2,
/*67281*/     OPC_EmitInteger, MVT::i32, 14, 
/*67284*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67287*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq8), 0,
                  1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v8i16,// ->67323
/*67301*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67303*/     OPC_EmitConvertToTarget, 2,
/*67305*/     OPC_EmitInteger, MVT::i32, 14, 
/*67308*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67311*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq16), 0,
                  1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v4i32,// ->67347
/*67325*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67327*/     OPC_EmitConvertToTarget, 2,
/*67329*/     OPC_EmitInteger, MVT::i32, 14, 
/*67332*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67335*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq32), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v2i64,// ->67371
/*67349*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67351*/     OPC_EmitConvertToTarget, 2,
/*67353*/     OPC_EmitInteger, MVT::i32, 14, 
/*67356*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67359*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq64), 0,
                  1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index)
            /*SwitchType*/ 20,  MVT::v2f32,// ->67393
/*67373*/     OPC_EmitConvertToTarget, 2,
/*67375*/     OPC_EmitInteger, MVT::i32, 14, 
/*67378*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67381*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd32), 0,
                  1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd32:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index)
            /*SwitchType*/ 20,  MVT::v4f32,// ->67415
/*67395*/     OPC_EmitConvertToTarget, 2,
/*67397*/     OPC_EmitInteger, MVT::i32, 14, 
/*67400*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67403*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq32), 0,
                  1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq32:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index)
            0, // EndSwitchType
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ARMISD::VCEQ),// ->67619
/*67420*/   OPC_RecordChild0, // #0 = $Vn
/*67421*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->67446
/*67424*/     OPC_CheckChild0Type, MVT::v8i8,
/*67426*/     OPC_RecordChild1, // #1 = $Vm
/*67427*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67429*/     OPC_EmitInteger, MVT::i32, 14, 
/*67432*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67435*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCEQv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->67470
/*67448*/     OPC_CheckChild0Type, MVT::v4i16,
/*67450*/     OPC_RecordChild1, // #1 = $Vm
/*67451*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67453*/     OPC_EmitInteger, MVT::i32, 14, 
/*67456*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67459*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCEQv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 48,  MVT::v2i32,// ->67520
/*67472*/     OPC_Scope, 22, /*->67496*/ // 2 children in Scope
/*67474*/       OPC_CheckChild0Type, MVT::v2i32,
/*67476*/       OPC_RecordChild1, // #1 = $Vm
/*67477*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67479*/       OPC_EmitInteger, MVT::i32, 14, 
/*67482*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67485*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCEQv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*67496*/     /*Scope*/ 22, /*->67519*/
/*67497*/       OPC_CheckChild0Type, MVT::v2f32,
/*67499*/       OPC_RecordChild1, // #1 = $Vm
/*67500*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67502*/       OPC_EmitInteger, MVT::i32, 14, 
/*67505*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67508*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQfd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCEQfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*67519*/     0, /*End of Scope*/
            /*SwitchType*/ 22,  MVT::v16i8,// ->67544
/*67522*/     OPC_CheckChild0Type, MVT::v16i8,
/*67524*/     OPC_RecordChild1, // #1 = $Vm
/*67525*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67527*/     OPC_EmitInteger, MVT::i32, 14, 
/*67530*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67533*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCEQv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->67568
/*67546*/     OPC_CheckChild0Type, MVT::v8i16,
/*67548*/     OPC_RecordChild1, // #1 = $Vm
/*67549*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67551*/     OPC_EmitInteger, MVT::i32, 14, 
/*67554*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67557*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCEQv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 48,  MVT::v4i32,// ->67618
/*67570*/     OPC_Scope, 22, /*->67594*/ // 2 children in Scope
/*67572*/       OPC_CheckChild0Type, MVT::v4i32,
/*67574*/       OPC_RecordChild1, // #1 = $Vm
/*67575*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67577*/       OPC_EmitInteger, MVT::i32, 14, 
/*67580*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67583*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCEQv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*67594*/     /*Scope*/ 22, /*->67617*/
/*67595*/       OPC_CheckChild0Type, MVT::v4f32,
/*67597*/       OPC_RecordChild1, // #1 = $Vm
/*67598*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67600*/       OPC_EmitInteger, MVT::i32, 14, 
/*67603*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67606*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQfq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCEQfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*67617*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCEQZ),// ->67806
/*67623*/   OPC_RecordChild0, // #0 = $Vm
/*67624*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->67647
/*67627*/     OPC_CheckChild0Type, MVT::v8i8,
/*67629*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67631*/     OPC_EmitInteger, MVT::i32, 14, 
/*67634*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67637*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCEQzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->67669
/*67649*/     OPC_CheckChild0Type, MVT::v4i16,
/*67651*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67653*/     OPC_EmitInteger, MVT::i32, 14, 
/*67656*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67659*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCEQzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->67715
/*67671*/     OPC_Scope, 20, /*->67693*/ // 2 children in Scope
/*67673*/       OPC_CheckChild0Type, MVT::v2i32,
/*67675*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67677*/       OPC_EmitInteger, MVT::i32, 14, 
/*67680*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67683*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCEQzv2i32:v2i32 DPR:v2i32:$Vm)
/*67693*/     /*Scope*/ 20, /*->67714*/
/*67694*/       OPC_CheckChild0Type, MVT::v2f32,
/*67696*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67698*/       OPC_EmitInteger, MVT::i32, 14, 
/*67701*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67704*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCEQzv2f32:v2i32 DPR:v2f32:$Vm)
/*67714*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->67737
/*67717*/     OPC_CheckChild0Type, MVT::v16i8,
/*67719*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67721*/     OPC_EmitInteger, MVT::i32, 14, 
/*67724*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67727*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCEQzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->67759
/*67739*/     OPC_CheckChild0Type, MVT::v8i16,
/*67741*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67743*/     OPC_EmitInteger, MVT::i32, 14, 
/*67746*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67749*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCEQzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->67805
/*67761*/     OPC_Scope, 20, /*->67783*/ // 2 children in Scope
/*67763*/       OPC_CheckChild0Type, MVT::v4i32,
/*67765*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67767*/       OPC_EmitInteger, MVT::i32, 14, 
/*67770*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67773*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCEQzv4i32:v4i32 QPR:v4i32:$Vm)
/*67783*/     /*Scope*/ 20, /*->67804*/
/*67784*/       OPC_CheckChild0Type, MVT::v4f32,
/*67786*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67788*/       OPC_EmitInteger, MVT::i32, 14, 
/*67791*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67794*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCEQzv4f32:v4i32 QPR:v4f32:$Vm)
/*67804*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ARMISD::VCGE),// ->68009
/*67810*/   OPC_RecordChild0, // #0 = $Vn
/*67811*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->67836
/*67814*/     OPC_CheckChild0Type, MVT::v8i8,
/*67816*/     OPC_RecordChild1, // #1 = $Vm
/*67817*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67819*/     OPC_EmitInteger, MVT::i32, 14, 
/*67822*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67825*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGEsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->67860
/*67838*/     OPC_CheckChild0Type, MVT::v4i16,
/*67840*/     OPC_RecordChild1, // #1 = $Vm
/*67841*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67843*/     OPC_EmitInteger, MVT::i32, 14, 
/*67846*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67849*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGEsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 48,  MVT::v2i32,// ->67910
/*67862*/     OPC_Scope, 22, /*->67886*/ // 2 children in Scope
/*67864*/       OPC_CheckChild0Type, MVT::v2i32,
/*67866*/       OPC_RecordChild1, // #1 = $Vm
/*67867*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67869*/       OPC_EmitInteger, MVT::i32, 14, 
/*67872*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67875*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGEsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*67886*/     /*Scope*/ 22, /*->67909*/
/*67887*/       OPC_CheckChild0Type, MVT::v2f32,
/*67889*/       OPC_RecordChild1, // #1 = $Vm
/*67890*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67892*/       OPC_EmitInteger, MVT::i32, 14, 
/*67895*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67898*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEfd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGEfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*67909*/     0, /*End of Scope*/
            /*SwitchType*/ 22,  MVT::v16i8,// ->67934
/*67912*/     OPC_CheckChild0Type, MVT::v16i8,
/*67914*/     OPC_RecordChild1, // #1 = $Vm
/*67915*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67917*/     OPC_EmitInteger, MVT::i32, 14, 
/*67920*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67923*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGEsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->67958
/*67936*/     OPC_CheckChild0Type, MVT::v8i16,
/*67938*/     OPC_RecordChild1, // #1 = $Vm
/*67939*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67941*/     OPC_EmitInteger, MVT::i32, 14, 
/*67944*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67947*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGEsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 48,  MVT::v4i32,// ->68008
/*67960*/     OPC_Scope, 22, /*->67984*/ // 2 children in Scope
/*67962*/       OPC_CheckChild0Type, MVT::v4i32,
/*67964*/       OPC_RecordChild1, // #1 = $Vm
/*67965*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67967*/       OPC_EmitInteger, MVT::i32, 14, 
/*67970*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67973*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGEsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*67984*/     /*Scope*/ 22, /*->68007*/
/*67985*/       OPC_CheckChild0Type, MVT::v4f32,
/*67987*/       OPC_RecordChild1, // #1 = $Vm
/*67988*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67990*/       OPC_EmitInteger, MVT::i32, 14, 
/*67993*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67996*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEfq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGEfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*68007*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::VCGEU),// ->68160
/*68013*/   OPC_RecordChild0, // #0 = $Vn
/*68014*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->68039
/*68017*/     OPC_CheckChild0Type, MVT::v8i8,
/*68019*/     OPC_RecordChild1, // #1 = $Vm
/*68020*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68022*/     OPC_EmitInteger, MVT::i32, 14, 
/*68025*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68028*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGEuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->68063
/*68041*/     OPC_CheckChild0Type, MVT::v4i16,
/*68043*/     OPC_RecordChild1, // #1 = $Vm
/*68044*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68046*/     OPC_EmitInteger, MVT::i32, 14, 
/*68049*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68052*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGEuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 22,  MVT::v2i32,// ->68087
/*68065*/     OPC_CheckChild0Type, MVT::v2i32,
/*68067*/     OPC_RecordChild1, // #1 = $Vm
/*68068*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68070*/     OPC_EmitInteger, MVT::i32, 14, 
/*68073*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68076*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCGEuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 22,  MVT::v16i8,// ->68111
/*68089*/     OPC_CheckChild0Type, MVT::v16i8,
/*68091*/     OPC_RecordChild1, // #1 = $Vm
/*68092*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68094*/     OPC_EmitInteger, MVT::i32, 14, 
/*68097*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68100*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGEuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->68135
/*68113*/     OPC_CheckChild0Type, MVT::v8i16,
/*68115*/     OPC_RecordChild1, // #1 = $Vm
/*68116*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68118*/     OPC_EmitInteger, MVT::i32, 14, 
/*68121*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68124*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGEuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 22,  MVT::v4i32,// ->68159
/*68137*/     OPC_CheckChild0Type, MVT::v4i32,
/*68139*/     OPC_RecordChild1, // #1 = $Vm
/*68140*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68142*/     OPC_EmitInteger, MVT::i32, 14, 
/*68145*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68148*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCGEuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCGEZ),// ->68347
/*68164*/   OPC_RecordChild0, // #0 = $Vm
/*68165*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->68188
/*68168*/     OPC_CheckChild0Type, MVT::v8i8,
/*68170*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68172*/     OPC_EmitInteger, MVT::i32, 14, 
/*68175*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68178*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGEzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->68210
/*68190*/     OPC_CheckChild0Type, MVT::v4i16,
/*68192*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68194*/     OPC_EmitInteger, MVT::i32, 14, 
/*68197*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68200*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGEzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->68256
/*68212*/     OPC_Scope, 20, /*->68234*/ // 2 children in Scope
/*68214*/       OPC_CheckChild0Type, MVT::v2i32,
/*68216*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68218*/       OPC_EmitInteger, MVT::i32, 14, 
/*68221*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68224*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGEzv2i32:v2i32 DPR:v2i32:$Vm)
/*68234*/     /*Scope*/ 20, /*->68255*/
/*68235*/       OPC_CheckChild0Type, MVT::v2f32,
/*68237*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68239*/       OPC_EmitInteger, MVT::i32, 14, 
/*68242*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68245*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGEzv2f32:v2i32 DPR:v2f32:$Vm)
/*68255*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->68278
/*68258*/     OPC_CheckChild0Type, MVT::v16i8,
/*68260*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68262*/     OPC_EmitInteger, MVT::i32, 14, 
/*68265*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68268*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGEzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->68300
/*68280*/     OPC_CheckChild0Type, MVT::v8i16,
/*68282*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68284*/     OPC_EmitInteger, MVT::i32, 14, 
/*68287*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68290*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGEzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->68346
/*68302*/     OPC_Scope, 20, /*->68324*/ // 2 children in Scope
/*68304*/       OPC_CheckChild0Type, MVT::v4i32,
/*68306*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68308*/       OPC_EmitInteger, MVT::i32, 14, 
/*68311*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68314*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGEzv4i32:v4i32 QPR:v4i32:$Vm)
/*68324*/     /*Scope*/ 20, /*->68345*/
/*68325*/       OPC_CheckChild0Type, MVT::v4f32,
/*68327*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68329*/       OPC_EmitInteger, MVT::i32, 14, 
/*68332*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68335*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGEzv4f32:v4i32 QPR:v4f32:$Vm)
/*68345*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCLEZ),// ->68534
/*68351*/   OPC_RecordChild0, // #0 = $Vm
/*68352*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->68375
/*68355*/     OPC_CheckChild0Type, MVT::v8i8,
/*68357*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68359*/     OPC_EmitInteger, MVT::i32, 14, 
/*68362*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68365*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCLEzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->68397
/*68377*/     OPC_CheckChild0Type, MVT::v4i16,
/*68379*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68381*/     OPC_EmitInteger, MVT::i32, 14, 
/*68384*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68387*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCLEzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->68443
/*68399*/     OPC_Scope, 20, /*->68421*/ // 2 children in Scope
/*68401*/       OPC_CheckChild0Type, MVT::v2i32,
/*68403*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68405*/       OPC_EmitInteger, MVT::i32, 14, 
/*68408*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68411*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCLEzv2i32:v2i32 DPR:v2i32:$Vm)
/*68421*/     /*Scope*/ 20, /*->68442*/
/*68422*/       OPC_CheckChild0Type, MVT::v2f32,
/*68424*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68426*/       OPC_EmitInteger, MVT::i32, 14, 
/*68429*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68432*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCLEzv2f32:v2i32 DPR:v2f32:$Vm)
/*68442*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->68465
/*68445*/     OPC_CheckChild0Type, MVT::v16i8,
/*68447*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68449*/     OPC_EmitInteger, MVT::i32, 14, 
/*68452*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68455*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCLEzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->68487
/*68467*/     OPC_CheckChild0Type, MVT::v8i16,
/*68469*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68471*/     OPC_EmitInteger, MVT::i32, 14, 
/*68474*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68477*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCLEzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->68533
/*68489*/     OPC_Scope, 20, /*->68511*/ // 2 children in Scope
/*68491*/       OPC_CheckChild0Type, MVT::v4i32,
/*68493*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68495*/       OPC_EmitInteger, MVT::i32, 14, 
/*68498*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68501*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCLEzv4i32:v4i32 QPR:v4i32:$Vm)
/*68511*/     /*Scope*/ 20, /*->68532*/
/*68512*/       OPC_CheckChild0Type, MVT::v4f32,
/*68514*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68516*/       OPC_EmitInteger, MVT::i32, 14, 
/*68519*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68522*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCLEzv4f32:v4i32 QPR:v4f32:$Vm)
/*68532*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ARMISD::VCGT),// ->68737
/*68538*/   OPC_RecordChild0, // #0 = $Vn
/*68539*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->68564
/*68542*/     OPC_CheckChild0Type, MVT::v8i8,
/*68544*/     OPC_RecordChild1, // #1 = $Vm
/*68545*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68547*/     OPC_EmitInteger, MVT::i32, 14, 
/*68550*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68553*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGTsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->68588
/*68566*/     OPC_CheckChild0Type, MVT::v4i16,
/*68568*/     OPC_RecordChild1, // #1 = $Vm
/*68569*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68571*/     OPC_EmitInteger, MVT::i32, 14, 
/*68574*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68577*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGTsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 48,  MVT::v2i32,// ->68638
/*68590*/     OPC_Scope, 22, /*->68614*/ // 2 children in Scope
/*68592*/       OPC_CheckChild0Type, MVT::v2i32,
/*68594*/       OPC_RecordChild1, // #1 = $Vm
/*68595*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68597*/       OPC_EmitInteger, MVT::i32, 14, 
/*68600*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68603*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGTsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*68614*/     /*Scope*/ 22, /*->68637*/
/*68615*/       OPC_CheckChild0Type, MVT::v2f32,
/*68617*/       OPC_RecordChild1, // #1 = $Vm
/*68618*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68620*/       OPC_EmitInteger, MVT::i32, 14, 
/*68623*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68626*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTfd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGTfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*68637*/     0, /*End of Scope*/
            /*SwitchType*/ 22,  MVT::v16i8,// ->68662
/*68640*/     OPC_CheckChild0Type, MVT::v16i8,
/*68642*/     OPC_RecordChild1, // #1 = $Vm
/*68643*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68645*/     OPC_EmitInteger, MVT::i32, 14, 
/*68648*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68651*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGTsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->68686
/*68664*/     OPC_CheckChild0Type, MVT::v8i16,
/*68666*/     OPC_RecordChild1, // #1 = $Vm
/*68667*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68669*/     OPC_EmitInteger, MVT::i32, 14, 
/*68672*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68675*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGTsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 48,  MVT::v4i32,// ->68736
/*68688*/     OPC_Scope, 22, /*->68712*/ // 2 children in Scope
/*68690*/       OPC_CheckChild0Type, MVT::v4i32,
/*68692*/       OPC_RecordChild1, // #1 = $Vm
/*68693*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68695*/       OPC_EmitInteger, MVT::i32, 14, 
/*68698*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68701*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGTsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*68712*/     /*Scope*/ 22, /*->68735*/
/*68713*/       OPC_CheckChild0Type, MVT::v4f32,
/*68715*/       OPC_RecordChild1, // #1 = $Vm
/*68716*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68718*/       OPC_EmitInteger, MVT::i32, 14, 
/*68721*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68724*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTfq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGTfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*68735*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::VCGTU),// ->68888
/*68741*/   OPC_RecordChild0, // #0 = $Vn
/*68742*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->68767
/*68745*/     OPC_CheckChild0Type, MVT::v8i8,
/*68747*/     OPC_RecordChild1, // #1 = $Vm
/*68748*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68750*/     OPC_EmitInteger, MVT::i32, 14, 
/*68753*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68756*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGTuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->68791
/*68769*/     OPC_CheckChild0Type, MVT::v4i16,
/*68771*/     OPC_RecordChild1, // #1 = $Vm
/*68772*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68774*/     OPC_EmitInteger, MVT::i32, 14, 
/*68777*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68780*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGTuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 22,  MVT::v2i32,// ->68815
/*68793*/     OPC_CheckChild0Type, MVT::v2i32,
/*68795*/     OPC_RecordChild1, // #1 = $Vm
/*68796*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68798*/     OPC_EmitInteger, MVT::i32, 14, 
/*68801*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68804*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCGTuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 22,  MVT::v16i8,// ->68839
/*68817*/     OPC_CheckChild0Type, MVT::v16i8,
/*68819*/     OPC_RecordChild1, // #1 = $Vm
/*68820*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68822*/     OPC_EmitInteger, MVT::i32, 14, 
/*68825*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68828*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGTuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->68863
/*68841*/     OPC_CheckChild0Type, MVT::v8i16,
/*68843*/     OPC_RecordChild1, // #1 = $Vm
/*68844*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68846*/     OPC_EmitInteger, MVT::i32, 14, 
/*68849*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68852*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGTuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 22,  MVT::v4i32,// ->68887
/*68865*/     OPC_CheckChild0Type, MVT::v4i32,
/*68867*/     OPC_RecordChild1, // #1 = $Vm
/*68868*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68870*/     OPC_EmitInteger, MVT::i32, 14, 
/*68873*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68876*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCGTuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCGTZ),// ->69075
/*68892*/   OPC_RecordChild0, // #0 = $Vm
/*68893*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->68916
/*68896*/     OPC_CheckChild0Type, MVT::v8i8,
/*68898*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68900*/     OPC_EmitInteger, MVT::i32, 14, 
/*68903*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68906*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGTzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->68938
/*68918*/     OPC_CheckChild0Type, MVT::v4i16,
/*68920*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68922*/     OPC_EmitInteger, MVT::i32, 14, 
/*68925*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68928*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGTzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->68984
/*68940*/     OPC_Scope, 20, /*->68962*/ // 2 children in Scope
/*68942*/       OPC_CheckChild0Type, MVT::v2i32,
/*68944*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68946*/       OPC_EmitInteger, MVT::i32, 14, 
/*68949*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68952*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGTzv2i32:v2i32 DPR:v2i32:$Vm)
/*68962*/     /*Scope*/ 20, /*->68983*/
/*68963*/       OPC_CheckChild0Type, MVT::v2f32,
/*68965*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68967*/       OPC_EmitInteger, MVT::i32, 14, 
/*68970*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68973*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGTzv2f32:v2i32 DPR:v2f32:$Vm)
/*68983*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->69006
/*68986*/     OPC_CheckChild0Type, MVT::v16i8,
/*68988*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68990*/     OPC_EmitInteger, MVT::i32, 14, 
/*68993*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68996*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGTzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->69028
/*69008*/     OPC_CheckChild0Type, MVT::v8i16,
/*69010*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69012*/     OPC_EmitInteger, MVT::i32, 14, 
/*69015*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69018*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGTzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->69074
/*69030*/     OPC_Scope, 20, /*->69052*/ // 2 children in Scope
/*69032*/       OPC_CheckChild0Type, MVT::v4i32,
/*69034*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69036*/       OPC_EmitInteger, MVT::i32, 14, 
/*69039*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69042*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGTzv4i32:v4i32 QPR:v4i32:$Vm)
/*69052*/     /*Scope*/ 20, /*->69073*/
/*69053*/       OPC_CheckChild0Type, MVT::v4f32,
/*69055*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69057*/       OPC_EmitInteger, MVT::i32, 14, 
/*69060*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69063*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGTzv4f32:v4i32 QPR:v4f32:$Vm)
/*69073*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCLTZ),// ->69262
/*69079*/   OPC_RecordChild0, // #0 = $Vm
/*69080*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->69103
/*69083*/     OPC_CheckChild0Type, MVT::v8i8,
/*69085*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69087*/     OPC_EmitInteger, MVT::i32, 14, 
/*69090*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69093*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCLTzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->69125
/*69105*/     OPC_CheckChild0Type, MVT::v4i16,
/*69107*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69109*/     OPC_EmitInteger, MVT::i32, 14, 
/*69112*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69115*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCLTzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->69171
/*69127*/     OPC_Scope, 20, /*->69149*/ // 2 children in Scope
/*69129*/       OPC_CheckChild0Type, MVT::v2i32,
/*69131*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69133*/       OPC_EmitInteger, MVT::i32, 14, 
/*69136*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69139*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCLTzv2i32:v2i32 DPR:v2i32:$Vm)
/*69149*/     /*Scope*/ 20, /*->69170*/
/*69150*/       OPC_CheckChild0Type, MVT::v2f32,
/*69152*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69154*/       OPC_EmitInteger, MVT::i32, 14, 
/*69157*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69160*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCLTzv2f32:v2i32 DPR:v2f32:$Vm)
/*69170*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->69193
/*69173*/     OPC_CheckChild0Type, MVT::v16i8,
/*69175*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69177*/     OPC_EmitInteger, MVT::i32, 14, 
/*69180*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69183*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCLTzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->69215
/*69195*/     OPC_CheckChild0Type, MVT::v8i16,
/*69197*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69199*/     OPC_EmitInteger, MVT::i32, 14, 
/*69202*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69205*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCLTzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->69261
/*69217*/     OPC_Scope, 20, /*->69239*/ // 2 children in Scope
/*69219*/       OPC_CheckChild0Type, MVT::v4i32,
/*69221*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69223*/       OPC_EmitInteger, MVT::i32, 14, 
/*69226*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69229*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCLTzv4i32:v4i32 QPR:v4i32:$Vm)
/*69239*/     /*Scope*/ 20, /*->69260*/
/*69240*/       OPC_CheckChild0Type, MVT::v4f32,
/*69242*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69244*/       OPC_EmitInteger, MVT::i32, 14, 
/*69247*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69250*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCLTzv4f32:v4i32 QPR:v4f32:$Vm)
/*69260*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::VTST),// ->69413
/*69266*/   OPC_RecordChild0, // #0 = $Vn
/*69267*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->69292
/*69270*/     OPC_CheckChild0Type, MVT::v8i8,
/*69272*/     OPC_RecordChild1, // #1 = $Vm
/*69273*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69275*/     OPC_EmitInteger, MVT::i32, 14, 
/*69278*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69281*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VTSTv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->69316
/*69294*/     OPC_CheckChild0Type, MVT::v4i16,
/*69296*/     OPC_RecordChild1, // #1 = $Vm
/*69297*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69299*/     OPC_EmitInteger, MVT::i32, 14, 
/*69302*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69305*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VTSTv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 22,  MVT::v2i32,// ->69340
/*69318*/     OPC_CheckChild0Type, MVT::v2i32,
/*69320*/     OPC_RecordChild1, // #1 = $Vm
/*69321*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69323*/     OPC_EmitInteger, MVT::i32, 14, 
/*69326*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69329*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VTSTv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 22,  MVT::v16i8,// ->69364
/*69342*/     OPC_CheckChild0Type, MVT::v16i8,
/*69344*/     OPC_RecordChild1, // #1 = $Vm
/*69345*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69347*/     OPC_EmitInteger, MVT::i32, 14, 
/*69350*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69353*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VTSTv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->69388
/*69366*/     OPC_CheckChild0Type, MVT::v8i16,
/*69368*/     OPC_RecordChild1, // #1 = $Vm
/*69369*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69371*/     OPC_EmitInteger, MVT::i32, 14, 
/*69374*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69377*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VTSTv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 22,  MVT::v4i32,// ->69412
/*69390*/     OPC_CheckChild0Type, MVT::v4i32,
/*69392*/     OPC_RecordChild1, // #1 = $Vm
/*69393*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69395*/     OPC_EmitInteger, MVT::i32, 14, 
/*69398*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69401*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VTSTv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 49,  TARGET_VAL(ARMISD::VBSL),// ->69465
/*69416*/   OPC_RecordChild0, // #0 = $src1
/*69417*/   OPC_RecordChild1, // #1 = $Vn
/*69418*/   OPC_RecordChild2, // #2 = $Vm
/*69419*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->69442
/*69422*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69424*/     OPC_EmitInteger, MVT::i32, 14, 
/*69427*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69430*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (NEONvbsl:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->69464
/*69444*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69446*/     OPC_EmitInteger, MVT::i32, 14, 
/*69449*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69452*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (NEONvbsl:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::CTPOP),// ->69511
/*69468*/   OPC_RecordChild0, // #0 = $Vm
/*69469*/   OPC_SwitchType /*2 cases */, 18,  MVT::v8i8,// ->69490
/*69472*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69474*/     OPC_EmitInteger, MVT::i32, 14, 
/*69477*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69480*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCNTd), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctpop:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCNTd:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->69510
/*69492*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69494*/     OPC_EmitInteger, MVT::i32, 14, 
/*69497*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69500*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCNTq), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctpop:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCNTq:v16i8 QPR:v16i8:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 69,  TARGET_VAL(ISD::TRUNCATE),// ->69583
/*69514*/   OPC_RecordChild0, // #0 = $Vm
/*69515*/   OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->69538
/*69518*/     OPC_CheckChild0Type, MVT::v8i16,
/*69520*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69522*/     OPC_EmitInteger, MVT::i32, 14, 
/*69525*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69528*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (trunc:v8i8 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VMOVNv8i8:v8i8 QPR:v8i16:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->69560
/*69540*/     OPC_CheckChild0Type, MVT::v4i32,
/*69542*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69544*/     OPC_EmitInteger, MVT::i32, 14, 
/*69547*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69550*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (trunc:v4i16 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VMOVNv4i16:v4i16 QPR:v4i32:$Vm)
            /*SwitchType*/ 20,  MVT::v2i32,// ->69582
/*69562*/     OPC_CheckChild0Type, MVT::v2i64,
/*69564*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69566*/     OPC_EmitInteger, MVT::i32, 14, 
/*69569*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69572*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (trunc:v2i32 QPR:v2i64:$Vm) - Complexity = 3
              // Dst: (VMOVNv2i32:v2i32 QPR:v2i64:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 69,  TARGET_VAL(ISD::SIGN_EXTEND),// ->69655
/*69586*/   OPC_RecordChild0, // #0 = $Vm
/*69587*/   OPC_SwitchType /*3 cases */, 20,  MVT::v8i16,// ->69610
/*69590*/     OPC_CheckChild0Type, MVT::v8i8,
/*69592*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69594*/     OPC_EmitInteger, MVT::i32, 14, 
/*69597*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69600*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMOVLsv8i16:v8i16 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->69632
/*69612*/     OPC_CheckChild0Type, MVT::v4i16,
/*69614*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69616*/     OPC_EmitInteger, MVT::i32, 14, 
/*69619*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69622*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VMOVLsv4i32:v4i32 DPR:v4i16:$Vm)
            /*SwitchType*/ 20,  MVT::v2i64,// ->69654
/*69634*/     OPC_CheckChild0Type, MVT::v2i32,
/*69636*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69638*/     OPC_EmitInteger, MVT::i32, 14, 
/*69641*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69644*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VMOVLsv2i64:v2i64 DPR:v2i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 63,  TARGET_VAL(ISD::ANY_EXTEND),// ->69721
/*69658*/   OPC_RecordChild0, // #0 = $Vm
/*69659*/   OPC_SwitchType /*3 cases */, 18,  MVT::v8i16,// ->69680
/*69662*/     OPC_CheckChild0Type, MVT::v8i8,
/*69664*/     OPC_EmitInteger, MVT::i32, 14, 
/*69667*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69670*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (anyext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v4i32,// ->69700
/*69682*/     OPC_CheckChild0Type, MVT::v4i16,
/*69684*/     OPC_EmitInteger, MVT::i32, 14, 
/*69687*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69690*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (anyext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
            /*SwitchType*/ 18,  MVT::v2i64,// ->69720
/*69702*/     OPC_CheckChild0Type, MVT::v2i32,
/*69704*/     OPC_EmitInteger, MVT::i32, 14, 
/*69707*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69710*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (anyext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::FP_TO_SINT),// ->69771
/*69724*/   OPC_RecordChild0, // #0 = $Vm
/*69725*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->69748
/*69728*/     OPC_CheckChild0Type, MVT::v2f32,
/*69730*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69732*/     OPC_EmitInteger, MVT::i32, 14, 
/*69735*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69738*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2sd), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_sint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2sd:v2i32 DPR:v2f32:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->69770
/*69750*/     OPC_CheckChild0Type, MVT::v4f32,
/*69752*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69754*/     OPC_EmitInteger, MVT::i32, 14, 
/*69757*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69760*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2sq), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_sint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2sq:v4i32 QPR:v4f32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::FP_TO_UINT),// ->69821
/*69774*/   OPC_RecordChild0, // #0 = $Vm
/*69775*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->69798
/*69778*/     OPC_CheckChild0Type, MVT::v2f32,
/*69780*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69782*/     OPC_EmitInteger, MVT::i32, 14, 
/*69785*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69788*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2ud), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_uint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2ud:v2i32 DPR:v2f32:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->69820
/*69800*/     OPC_CheckChild0Type, MVT::v4f32,
/*69802*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69804*/     OPC_EmitInteger, MVT::i32, 14, 
/*69807*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69810*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2uq), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_uint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2uq:v4i32 QPR:v4f32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 31|128,1/*159*/,  TARGET_VAL(ARMISD::VREV64),// ->69984
/*69825*/   OPC_RecordChild0, // #0 = $Vm
/*69826*/   OPC_SwitchType /*8 cases */, 18,  MVT::v8i8,// ->69847
/*69829*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69831*/     OPC_EmitInteger, MVT::i32, 14, 
/*69834*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69837*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VREV64d8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v4i16,// ->69867
/*69849*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69851*/     OPC_EmitInteger, MVT::i32, 14, 
/*69854*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69857*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VREV64d16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 18,  MVT::v2i32,// ->69887
/*69869*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69871*/     OPC_EmitInteger, MVT::i32, 14, 
/*69874*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69877*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v2i32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VREV64d32:v2i32 DPR:v2i32:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->69907
/*69889*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69891*/     OPC_EmitInteger, MVT::i32, 14, 
/*69894*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69897*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VREV64q8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 18,  MVT::v8i16,// ->69927
/*69909*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69911*/     OPC_EmitInteger, MVT::i32, 14, 
/*69914*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69917*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VREV64q16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 18,  MVT::v4i32,// ->69947
/*69929*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69931*/     OPC_EmitInteger, MVT::i32, 14, 
/*69934*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69937*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v4i32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VREV64q32:v4i32 QPR:v4i32:$Vm)
            /*SwitchType*/ 16,  MVT::v2f32,// ->69965
/*69949*/     OPC_EmitInteger, MVT::i32, 14, 
/*69952*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69955*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v2f32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VREV64d32:v2f32 DPR:v2f32:$Vm)
            /*SwitchType*/ 16,  MVT::v4f32,// ->69983
/*69967*/     OPC_EmitInteger, MVT::i32, 14, 
/*69970*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69973*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v4f32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VREV64q32:v4f32 QPR:v4f32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 83,  TARGET_VAL(ARMISD::VREV32),// ->70070
/*69987*/   OPC_RecordChild0, // #0 = $Vm
/*69988*/   OPC_SwitchType /*4 cases */, 18,  MVT::v8i8,// ->70009
/*69991*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69993*/     OPC_EmitInteger, MVT::i32, 14, 
/*69996*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69999*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VREV32d8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v4i16,// ->70029
/*70011*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70013*/     OPC_EmitInteger, MVT::i32, 14, 
/*70016*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70019*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VREV32d16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->70049
/*70031*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70033*/     OPC_EmitInteger, MVT::i32, 14, 
/*70036*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70039*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VREV32q8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 18,  MVT::v8i16,// ->70069
/*70051*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70053*/     OPC_EmitInteger, MVT::i32, 14, 
/*70056*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70059*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VREV32q16:v8i16 QPR:v8i16:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 43,  TARGET_VAL(ARMISD::VREV16),// ->70116
/*70073*/   OPC_RecordChild0, // #0 = $Vm
/*70074*/   OPC_SwitchType /*2 cases */, 18,  MVT::v8i8,// ->70095
/*70077*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70079*/     OPC_EmitInteger, MVT::i32, 14, 
/*70082*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70085*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16d8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev16:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VREV16d8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->70115
/*70097*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70099*/     OPC_EmitInteger, MVT::i32, 14, 
/*70102*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70105*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16q8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev16:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VREV16q8:v16i8 QPR:v16i8:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 67|128,2/*323*/,  TARGET_VAL(ISD::SCALAR_TO_VECTOR),// ->70443
/*70120*/   OPC_RecordChild0, // #0 = $src
/*70121*/   OPC_Scope, 116|128,1/*244*/, /*->70368*/ // 3 children in Scope
/*70124*/     OPC_CheckChild0Type, MVT::i32,
/*70126*/     OPC_SwitchType /*6 cases */, 28,  MVT::v8i8,// ->70157
/*70129*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #1
/*70136*/       OPC_EmitInteger, MVT::i32, 0, 
/*70139*/       OPC_EmitInteger, MVT::i32, 14, 
/*70142*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70145*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi8), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (scalar_to_vector:v8i8 GPR:i32:$src) - Complexity = 3
                // Dst: (VSETLNi8:v8i8 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32)
              /*SwitchType*/ 28,  MVT::v4i16,// ->70187
/*70159*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #1
/*70166*/       OPC_EmitInteger, MVT::i32, 0, 
/*70169*/       OPC_EmitInteger, MVT::i32, 14, 
/*70172*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70175*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi16), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (scalar_to_vector:v4i16 GPR:i32:$src) - Complexity = 3
                // Dst: (VSETLNi16:v4i16 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32)
              /*SwitchType*/ 28,  MVT::v2i32,// ->70217
/*70189*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #1
/*70196*/       OPC_EmitInteger, MVT::i32, 0, 
/*70199*/       OPC_EmitInteger, MVT::i32, 14, 
/*70202*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70205*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (scalar_to_vector:v2i32 GPR:i32:$src) - Complexity = 3
                // Dst: (VSETLNi32:v2i32 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32)
              /*SwitchType*/ 48,  MVT::v16i8,// ->70267
/*70219*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v16i8, 0/*#Ops*/,  // Results = #1
/*70226*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #2
/*70233*/       OPC_EmitInteger, MVT::i32, 0, 
/*70236*/       OPC_EmitInteger, MVT::i32, 14, 
/*70239*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70242*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi8), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*70254*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*70257*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 6, 7, 
                // Src: (scalar_to_vector:v16i8 GPR:i32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v16i8 (IMPLICIT_DEF:v16i8), (VSETLNi8:f64 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32), dsub_0:i32)
              /*SwitchType*/ 48,  MVT::v8i16,// ->70317
/*70269*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v8i16, 0/*#Ops*/,  // Results = #1
/*70276*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #2
/*70283*/       OPC_EmitInteger, MVT::i32, 0, 
/*70286*/       OPC_EmitInteger, MVT::i32, 14, 
/*70289*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70292*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi16), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*70304*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*70307*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 1, 6, 7, 
                // Src: (scalar_to_vector:v8i16 GPR:i32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v8i16 (IMPLICIT_DEF:v8i16), (VSETLNi16:f64 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32), dsub_0:i32)
              /*SwitchType*/ 48,  MVT::v4i32,// ->70367
/*70319*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4i32, 0/*#Ops*/,  // Results = #1
/*70326*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #2
/*70333*/       OPC_EmitInteger, MVT::i32, 0, 
/*70336*/       OPC_EmitInteger, MVT::i32, 14, 
/*70339*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70342*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*70354*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*70357*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 1, 6, 7, 
                // Src: (scalar_to_vector:v4i32 GPR:i32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (VSETLNi32:f64 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32), dsub_0:i32)
              0, // EndSwitchType
/*70368*/   /*Scope*/ 48, /*->70417*/
/*70369*/     OPC_CheckChild0Type, MVT::f32,
/*70371*/     OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->70394
/*70374*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*70381*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70384*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2, 
                // Src: (scalar_to_vector:v2f32 SPR:f32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32)
              /*SwitchType*/ 20,  MVT::v4f32,// ->70416
/*70396*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #1
/*70403*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70406*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 1, 0, 2, 
                // Src: (scalar_to_vector:v4f32 SPR:f32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), SPR:f32:$src, ssub_0:i32)
              0, // EndSwitchType
/*70417*/   /*Scope*/ 24, /*->70442*/
/*70418*/     OPC_CheckChild0Type, MVT::f64,
/*70420*/     OPC_CheckType, MVT::v2f64,
/*70422*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f64, 0/*#Ops*/,  // Results = #1
/*70429*/     OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*70432*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 0, 2, 
              // Src: (scalar_to_vector:v2f64 DPR:f64:$src) - Complexity = 3
              // Dst: (INSERT_SUBREG:v2f64 (IMPLICIT_DEF:v2f64), DPR:f64:$src, dsub_0:i32)
/*70442*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 49,  TARGET_VAL(ARMISD::VMOVFPIMM),// ->70495
/*70446*/   OPC_RecordChild0, // #0 = $SIMM
/*70447*/   OPC_MoveChild, 0,
/*70449*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*70452*/   OPC_MoveParent,
/*70453*/   OPC_SwitchType /*2 cases */, 18,  MVT::v2f32,// ->70474
/*70456*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70458*/     OPC_EmitInteger, MVT::i32, 14, 
/*70461*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70464*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2f32), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovFPImm:v2f32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv2f32:v2f32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4f32,// ->70494
/*70476*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70478*/     OPC_EmitInteger, MVT::i32, 14, 
/*70481*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70484*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4f32), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovFPImm:v4f32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv4f32:v4f32 (timm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 33,  TARGET_VAL(ISD::TRAP),// ->70531
/*70498*/   OPC_RecordNode,   // #0 = 'trap' chained node
/*70499*/   OPC_Scope, 9, /*->70510*/ // 3 children in Scope
/*70501*/     OPC_CheckPatternPredicate, 61, // (!Subtarget->isThumb()) && (Subtarget->useNaClTrap())
/*70503*/     OPC_EmitMergeInputChains1_0,
/*70504*/     OPC_MorphNodeTo, TARGET_VAL(ARM::TRAPNaCl), 0|OPFL_Chain,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (trap) - Complexity = 3
              // Dst: (TRAPNaCl)
/*70510*/   /*Scope*/ 9, /*->70520*/
/*70511*/     OPC_CheckPatternPredicate, 62, // (!Subtarget->isThumb()) && (!Subtarget->useNaClTrap())
/*70513*/     OPC_EmitMergeInputChains1_0,
/*70514*/     OPC_MorphNodeTo, TARGET_VAL(ARM::TRAP), 0|OPFL_Chain,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (trap) - Complexity = 3
              // Dst: (TRAP)
/*70520*/   /*Scope*/ 9, /*->70530*/
/*70521*/     OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb())
/*70523*/     OPC_EmitMergeInputChains1_0,
/*70524*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tTRAP), 0|OPFL_Chain,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (trap) - Complexity = 3
              // Dst: (tTRAP)
/*70530*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 58,  TARGET_VAL(ARMISD::RET_FLAG),// ->70592
/*70534*/   OPC_RecordNode,   // #0 = 'ARMretflag' chained node
/*70535*/   OPC_CaptureGlueInput,
/*70536*/   OPC_Scope, 17, /*->70555*/ // 3 children in Scope
/*70538*/     OPC_CheckPatternPredicate, 43, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*70540*/     OPC_EmitMergeInputChains1_0,
/*70541*/     OPC_EmitInteger, MVT::i32, 14, 
/*70544*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70547*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BX_RET), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (ARMretflag) - Complexity = 3
              // Dst: (BX_RET)
/*70555*/   /*Scope*/ 17, /*->70573*/
/*70556*/     OPC_CheckPatternPredicate, 44, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*70558*/     OPC_EmitMergeInputChains1_0,
/*70559*/     OPC_EmitInteger, MVT::i32, 14, 
/*70562*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70565*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVPCLR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (ARMretflag) - Complexity = 3
              // Dst: (MOVPCLR)
/*70573*/   /*Scope*/ 17, /*->70591*/
/*70574*/     OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb())
/*70576*/     OPC_EmitMergeInputChains1_0,
/*70577*/     OPC_EmitInteger, MVT::i32, 14, 
/*70580*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70583*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBX_RET), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (ARMretflag) - Complexity = 3
              // Dst: (tBX_RET)
/*70591*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::BRIND),// ->70642
/*70595*/   OPC_RecordNode,   // #0 = 'brind' chained node
/*70596*/   OPC_RecordChild1, // #1 = $dst
/*70597*/   OPC_CheckChild1Type, MVT::i32,
/*70599*/   OPC_Scope, 10, /*->70611*/ // 3 children in Scope
/*70601*/     OPC_CheckPatternPredicate, 43, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*70603*/     OPC_EmitMergeInputChains1_0,
/*70604*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BX), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (brind GPR:i32:$dst) - Complexity = 3
              // Dst: (BX GPR:i32:$dst)
/*70611*/   /*Scope*/ 10, /*->70622*/
/*70612*/     OPC_CheckPatternPredicate, 44, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*70614*/     OPC_EmitMergeInputChains1_0,
/*70615*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVPCRX), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (brind GPR:i32:$dst) - Complexity = 3
              // Dst: (MOVPCRX GPR:i32:$dst)
/*70622*/   /*Scope*/ 18, /*->70641*/
/*70623*/     OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb())
/*70625*/     OPC_EmitMergeInputChains1_0,
/*70626*/     OPC_EmitInteger, MVT::i32, 14, 
/*70629*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70632*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBRIND), 0|OPFL_Chain,
                  0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
              // Src: (brind GPR:i32:$Rm) - Complexity = 3
              // Dst: (tBRIND GPR:i32:$Rm)
/*70641*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 59,  TARGET_VAL(ISD::BR),// ->70704
/*70645*/   OPC_RecordNode,   // #0 = 'br' chained node
/*70646*/   OPC_RecordChild1, // #1 = $target
/*70647*/   OPC_MoveChild, 1,
/*70649*/   OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*70652*/   OPC_MoveParent,
/*70653*/   OPC_Scope, 10, /*->70665*/ // 3 children in Scope
/*70655*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*70657*/     OPC_EmitMergeInputChains1_0,
/*70658*/     OPC_MorphNodeTo, TARGET_VAL(ARM::B), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (br (bb:Other):$target) - Complexity = 3
              // Dst: (B (bb:Other):$target)
/*70665*/   /*Scope*/ 18, /*->70684*/
/*70666*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*70668*/     OPC_EmitMergeInputChains1_0,
/*70669*/     OPC_EmitInteger, MVT::i32, 14, 
/*70672*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70675*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tB), 0|OPFL_Chain,
                  0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
              // Src: (br (bb:Other):$target) - Complexity = 3
              // Dst: (tB (bb:Other):$target)
/*70684*/   /*Scope*/ 18, /*->70703*/
/*70685*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*70687*/     OPC_EmitMergeInputChains1_0,
/*70688*/     OPC_EmitInteger, MVT::i32, 14, 
/*70691*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70694*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2B), 0|OPFL_Chain,
                  0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
              // Src: (br (bb:Other):$target) - Complexity = 3
              // Dst: (t2B (bb:Other):$target)
/*70703*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 35,  TARGET_VAL(ARMISD::EH_SJLJ_LONGJMP),// ->70742
/*70707*/   OPC_RecordNode,   // #0 = 'ARMeh_sjlj_longjmp' chained node
/*70708*/   OPC_RecordChild1, // #1 = $src
/*70709*/   OPC_CheckChild1Type, MVT::i32,
/*70711*/   OPC_RecordChild2, // #2 = $scratch
/*70712*/   OPC_CheckChild2Type, MVT::i32,
/*70714*/   OPC_Scope, 12, /*->70728*/ // 2 children in Scope
/*70716*/     OPC_CheckPatternPredicate, 63, // (!Subtarget->isThumb()) && (Subtarget->isTargetIOS())
/*70718*/     OPC_EmitMergeInputChains1_0,
/*70719*/     OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_longjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
              // Dst: (Int_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*70728*/   /*Scope*/ 12, /*->70741*/
/*70729*/     OPC_CheckPatternPredicate, 64, // (Subtarget->isThumb()) && (Subtarget->isTargetIOS())
/*70731*/     OPC_EmitMergeInputChains1_0,
/*70732*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tInt_eh_sjlj_longjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
              // Dst: (tInt_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*70741*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 42,  TARGET_VAL(ARMISD::MEMBARRIER_MCR),// ->70787
/*70745*/   OPC_RecordNode,   // #0 = 'ARMMemBarrierMCR' chained node
/*70746*/   OPC_RecordChild1, // #1 = $zero
/*70747*/   OPC_CheckChild1Type, MVT::i32,
/*70749*/   OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*70751*/   OPC_EmitMergeInputChains1_0,
/*70752*/   OPC_EmitInteger, MVT::i32, 15, 
/*70755*/   OPC_EmitInteger, MVT::i32, 0, 
/*70758*/   OPC_EmitInteger, MVT::i32, 7, 
/*70761*/   OPC_EmitInteger, MVT::i32, 10, 
/*70764*/   OPC_EmitInteger, MVT::i32, 5, 
/*70767*/   OPC_EmitInteger, MVT::i32, 14, 
/*70770*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70773*/   OPC_MorphNodeTo, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                0/*#VTs*/, 8/*#Ops*/, 2, 3, 1, 4, 5, 6, 7, 8, 
            // Src: (ARMMemBarrierMCR GPR:i32:$zero) - Complexity = 3
            // Dst: (MCR 15:i32, 0:i32, GPR:i32:$zero, 7:i32, 10:i32, 5:i32)
          /*SwitchOpcode*/ 47,  TARGET_VAL(ARMISD::CMPFP),// ->70837
/*70790*/   OPC_RecordChild0, // #0 = $Dd
/*70791*/   OPC_Scope, 21, /*->70814*/ // 2 children in Scope
/*70793*/     OPC_CheckChild0Type, MVT::f64,
/*70795*/     OPC_RecordChild1, // #1 = $Dm
/*70796*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*70798*/     OPC_EmitInteger, MVT::i32, 14, 
/*70801*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70804*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPED), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (arm_cmpfp DPR:f64:$Dd, DPR:f64:$Dm) - Complexity = 3
              // Dst: (VCMPED DPR:f64:$Dd, DPR:f64:$Dm)
/*70814*/   /*Scope*/ 21, /*->70836*/
/*70815*/     OPC_CheckChild0Type, MVT::f32,
/*70817*/     OPC_RecordChild1, // #1 = $Sm
/*70818*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*70820*/     OPC_EmitInteger, MVT::i32, 14, 
/*70823*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70826*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPES), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (arm_cmpfp SPR:f32:$Sd, SPR:f32:$Sm) - Complexity = 3
              // Dst: (VCMPES SPR:f32:$Sd, SPR:f32:$Sm)
/*70836*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 43,  TARGET_VAL(ARMISD::CMPFPw0),// ->70883
/*70840*/   OPC_RecordChild0, // #0 = $Dd
/*70841*/   OPC_Scope, 19, /*->70862*/ // 2 children in Scope
/*70843*/     OPC_CheckChild0Type, MVT::f64,
/*70845*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*70847*/     OPC_EmitInteger, MVT::i32, 14, 
/*70850*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70853*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPEZD), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_cmpfp0 DPR:f64:$Dd) - Complexity = 3
              // Dst: (VCMPEZD DPR:f64:$Dd)
/*70862*/   /*Scope*/ 19, /*->70882*/
/*70863*/     OPC_CheckChild0Type, MVT::f32,
/*70865*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*70867*/     OPC_EmitInteger, MVT::i32, 14, 
/*70870*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70873*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPEZS), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_cmpfp0 SPR:f32:$Sd) - Complexity = 3
              // Dst: (VCMPEZS SPR:f32:$Sd)
/*70882*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 18,  TARGET_VAL(ARMISD::FMSTAT),// ->70904
/*70886*/   OPC_CaptureGlueInput,
/*70887*/   OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*70889*/   OPC_EmitInteger, MVT::i32, 14, 
/*70892*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70895*/   OPC_MorphNodeTo, TARGET_VAL(ARM::FMSTAT), 0|OPFL_GlueInput|OPFL_GlueOutput,
                1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
            // Src: (arm_fmstat) - Complexity = 3
            // Dst: (FMSTAT:i32)
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::SINT_TO_FP),// ->70954
/*70907*/   OPC_RecordChild0, // #0 = $Vm
/*70908*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->70931
/*70911*/     OPC_CheckChild0Type, MVT::v2i32,
/*70913*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70915*/     OPC_EmitInteger, MVT::i32, 14, 
/*70918*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70921*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2fd), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCVTs2fd:v2f32 DPR:v2i32:$Vm)
            /*SwitchType*/ 20,  MVT::v4f32,// ->70953
/*70933*/     OPC_CheckChild0Type, MVT::v4i32,
/*70935*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70937*/     OPC_EmitInteger, MVT::i32, 14, 
/*70940*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70943*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2fq), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCVTs2fq:v4f32 QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::UINT_TO_FP),// ->71004
/*70957*/   OPC_RecordChild0, // #0 = $Vm
/*70958*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->70981
/*70961*/     OPC_CheckChild0Type, MVT::v2i32,
/*70963*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70965*/     OPC_EmitInteger, MVT::i32, 14, 
/*70968*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70971*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2fd), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (uint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCVTu2fd:v2f32 DPR:v2i32:$Vm)
            /*SwitchType*/ 20,  MVT::v4f32,// ->71003
/*70983*/     OPC_CheckChild0Type, MVT::v4i32,
/*70985*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70987*/     OPC_EmitInteger, MVT::i32, 14, 
/*70990*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70993*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2fq), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (uint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCVTu2fq:v4f32 QPR:v4i32:$Vm)
            0, // EndSwitchType
          0, // EndSwitchOpcode
    0
  }; // Total Array size is 71006 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 620
  // #OPC_RecordNode                     = 52
  // #OPC_RecordChild                    = 1966
  // #OPC_RecordMemRef                   = 22
  // #OPC_CaptureGlueInput               = 12
  // #OPC_MoveChild                      = 1419
  // #OPC_MoveParent                     = 2015
  // #OPC_CheckSame                      = 107
  // #OPC_CheckPatternPredicate          = 1853
  // #OPC_CheckPredicate                 = 635
  // #OPC_CheckOpcode                    = 1005
  // #OPC_SwitchOpcode                   = 51
  // #OPC_CheckType                      = 989
  // #OPC_SwitchType                     = 215
  // #OPC_CheckChildType                 = 1167
  // #OPC_CheckInteger                   = 295
  // #OPC_CheckCondCode                  = 0
  // #OPC_CheckValueType                 = 41
  // #OPC_CheckComplexPat                = 352
  // #OPC_CheckAndImm                    = 61
  // #OPC_CheckOrImm                     = 1
  // #OPC_CheckFoldableChainNode         = 4
  // #OPC_EmitInteger                    = 2124
  // #OPC_EmitStringInteger              = 141
  // #OPC_EmitRegister                   = 2235
  // #OPC_EmitConvertToTarget            = 686
  // #OPC_EmitMergeInputChains           = 364
  // #OPC_EmitCopyToReg                  = 22
  // #OPC_EmitNode                       = 337
  // #OPC_EmitNodeXForm                  = 172
  // #OPC_MarkGlueResults                = 0
  // #OPC_CompleteMatch                  = 86
  // #OPC_MorphNodeTo                    = 2090

  #undef TARGET_VAL
  return SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
}

virtual bool CheckPatternPredicate(unsigned PredNo) const {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: return (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps());
  case 1: return (!Subtarget->isThumb()) && (Subtarget->hasV6Ops());
  case 2: return (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2());
  case 3: return (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps());
  case 4: return (!Subtarget->isThumb());
  case 5: return (Subtarget->isThumb2());
  case 6: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only());
  case 7: return (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops());
  case 8: return (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps());
  case 9: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops());
  case 10: return (Subtarget->isThumb2()) && (Subtarget->useMulOps());
  case 11: return (Subtarget->hasNEON());
  case 12: return (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps());
  case 13: return (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP());
  case 14: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops()) && (Subtarget->useMulOps());
  case 15: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops());
  case 16: return (Subtarget->hasVFP2());
  case 17: return (!Subtarget->isThumb()) && (Subtarget->hasV7Ops());
  case 18: return (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension());
  case 19: return (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension());
  case 20: return (Subtarget->isThumb2()) && (Subtarget->hasV7Ops());
  case 21: return (TLI.isLittleEndian());
  case 22: return (TLI.isBigEndian());
  case 23: return (!Subtarget->isThumb()) && (Subtarget->useMovt());
  case 24: return (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops());
  case 25: return (!Subtarget->isThumb()) && (Subtarget->hasV5TOps());
  case 26: return (Subtarget->isThumb());
  case 27: return (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops()) && (Subtarget->useMulOps());
  case 28: return (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP());
  case 29: return (Subtarget->hasNEON()) && (Subtarget->hasFP16());
  case 30: return (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin());
  case 31: return (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin());
  case 32: return (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin());
  case 33: return (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin());
  case 34: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin());
  case 35: return (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin());
  case 36: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 37: return (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 38: return (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin());
  case 39: return (Subtarget->hasVFP4());
  case 40: return (Subtarget->hasVFP2()) && (Subtarget->isCortexA9() || !Subtarget->useNEONForSinglePrecisionFP());
  case 41: return (Subtarget->hasNEON()) && (!Subtarget->isCortexA9() && Subtarget->useNEONForSinglePrecisionFP());
  case 42: return (Subtarget->isThumb()) && (Subtarget->hasV5TOps());
  case 43: return (!Subtarget->isThumb()) && (Subtarget->hasV4TOps());
  case 44: return (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps());
  case 45: return (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier());
  case 46: return (Subtarget->isThumb()) && (Subtarget->hasDataBarrier());
  case 47: return (Subtarget->isThumb2()) && (Subtarget->useMovt());
  case 48: return (!Subtarget->isThumb()) && (!Subtarget->useMovt());
  case 49: return (Subtarget->isThumb2()) && (!Subtarget->useMovt());
  case 50: return (Subtarget->hasNEON()) && (!Subtarget->isSwift());
  case 51: return (Subtarget->hasNEON()) && (Subtarget->isSwift());
  case 52: return (Subtarget->isThumb()) && (Subtarget->hasV6T2Ops());
  case 53: return (!Subtarget->isThumb()) && (Subtarget->hasDivideInARMMode());
  case 54: return (Subtarget->hasDivide()) && (Subtarget->isThumb2());
  case 55: return (!Subtarget->isThumb()) && (Subtarget->hasVFP2());
  case 56: return (!Subtarget->isThumb()) && (!Subtarget->hasVFP2());
  case 57: return (Subtarget->isThumb2()) && (Subtarget->hasVFP2());
  case 58: return (Subtarget->isThumb2()) && (!Subtarget->hasVFP2());
  case 59: return (!TM.Options.HonorSignDependentRoundingFPMath());
  case 60: return (Subtarget->hasVFP3());
  case 61: return (!Subtarget->isThumb()) && (Subtarget->useNaClTrap());
  case 62: return (!Subtarget->isThumb()) && (!Subtarget->useNaClTrap());
  case 63: return (!Subtarget->isThumb()) && (Subtarget->isTargetIOS());
  case 64: return (Subtarget->isThumb()) && (Subtarget->isTargetIOS());
  }
}

virtual bool CheckNodePredicate(SDNode *Node,
                                unsigned PredNo) const {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: { // Predicate_rot_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    int32_t v = N->getZExtValue();
    return v == 8 || v == 16 || v == 24; 
  }
  case 1: { // Predicate_sext_16_node
    SDNode *N = Node;

  return CurDAG->ComputeNumSignBits(SDValue(N,0)) >= 17;

  }
  case 2: { // Predicate_imm1_255_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  uint32_t Val = -N->getZExtValue();
  return (Val > 0 && Val < 255);

  }
  case 3: { // Predicate_so_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getSOImmVal(Imm) != -1;
  
  }
  case 4: { // Predicate_so_imm_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    unsigned Value = -(unsigned)N->getZExtValue();
    return Value && ARM_AM::getSOImmVal(Value) != -1;
  
  }
  case 5: { // Predicate_imm0_7
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 8;

  }
  case 6: { // Predicate_imm8_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 8 && Imm < 256;

  }
  case 7: { // Predicate_imm0_7_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)-N->getZExtValue() < 8;

  }
  case 8: { // Predicate_imm8_255_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  unsigned Val = -N->getZExtValue();
  return Val >= 8 && Val < 256;

  }
  case 9: { // Predicate_t2_so_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getT2SOImmVal(Imm) != -1;
  
  }
  case 10: { // Predicate_imm0_4095
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 4096;

  }
  case 11: { // Predicate_t2_so_imm_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  int64_t Value = -(int)N->getZExtValue();
  return Value && ARM_AM::getT2SOImmVal(Value) != -1;

  }
  case 12: { // Predicate_imm0_4095_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

 return (uint32_t)(-N->getZExtValue()) < 4096;

  }
  case 13: { // Predicate_imm0_65535_neg
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return -Imm >= 0 && -Imm < 65536;

  }
  case 14: { // Predicate_pkh_lsl_amt
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 32; 
  }
  case 15: { // Predicate_pkh_asr_amt
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 32; 
  }
  case 16: { // Predicate_imm1_15
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 16; 
  }
  case 17: { // Predicate_imm16_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return (int32_t)Imm >= 16 && (int32_t)Imm < 32;

  }
  case 18: { // Predicate_lo16AllZero
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // Returns true if all low 16-bits are 0.
  return (((uint32_t)N->getZExtValue()) & 0xFFFFUL) == 0;

  }
  case 19: { // Predicate_t2_so_imm_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::getT2SOImmVal(~((uint32_t)N->getZExtValue())) != -1;

  }
  case 20: { // Predicate_NEONimmAllOnesV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 8 && EltVal == 0xff);

  }
  case 21: { // Predicate_top16Zero
    SDNode *N = Node;

  return CurDAG->MaskedValueIsZero(SDValue(N,0), APInt::getHighBitsSet(32, 16));
  
  }
  case 22: { // Predicate_t2_so_imm_notSext
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    APInt apIntN = N->getAPIntValue();
    if (!apIntN.isIntN(16)) return false;
    unsigned N16bitSignExt = apIntN.trunc(16).sext(32).getZExtValue();
    return ARM_AM::getT2SOImmVal(~N16bitSignExt) != -1;
  
  }
  case 23: { // Predicate_bf_inv_mask_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM::isBitFieldInvertedMask(N->getZExtValue());

  }
  case 24: { // Predicate_so_imm_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    return ARM_AM::getSOImmVal(~(uint32_t)N->getZExtValue()) != -1;
  
  }
  case 25: { // Predicate_imm_sr
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  uint64_t Imm = N->getZExtValue();
  return Imm > 0 && Imm <= 32;

  }
  case 26: { // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 27: { // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 28: { // Predicate_itruncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 29: { // Predicate_post_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 30: { // Predicate_post_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 31: { // Predicate_post_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 32: { // Predicate_istore
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 33: { // Predicate_post_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 34: { // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 35: { // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 36: { // Predicate_truncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 37: { // Predicate_truncstorei16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 38: { // Predicate_truncstorei8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 39: { // Predicate_pre_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 40: { // Predicate_pre_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 41: { // Predicate_pre_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 42: { // Predicate_pre_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 43: { // Predicate_alignedstore32
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() >= 4;

  }
  case 44: { // Predicate_hword_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 2;

  }
  case 45: { // Predicate_byte_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 1;

  }
  case 46: { // Predicate_non_word_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() < 4;

  }
  case 47: { // Predicate_dword_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() >= 8;

  }
  case 48: { // Predicate_word_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 4;

  }
  case 49: { // Predicate_and_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 50: { // Predicate_xor_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 51: { // Predicate_imm0_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 256; 
  }
  case 52: { // Predicate_zextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::ZEXTLOAD;

  }
  case 53: { // Predicate_zextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 54: { // Predicate_zextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 55: { // Predicate_sextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 56: { // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 57: { // Predicate_sextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 58: { // Predicate_zextloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 59: { // Predicate_extload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::EXTLOAD;

  }
  case 60: { // Predicate_extloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 61: { // Predicate_extloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 62: { // Predicate_extloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 63: { // Predicate_alignedload32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() >= 4;

  }
  case 64: { // Predicate_hword_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 2;

  }
  case 65: { // Predicate_byte_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 1;

  }
  case 66: { // Predicate_non_word_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() < 4;

  }
  case 67: { // Predicate_extloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 68: { // Predicate_zextloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 69: { // Predicate_sextloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 70: { // Predicate_extloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 71: { // Predicate_zextloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 72: { // Predicate_sextloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 73: { // Predicate_extloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 74: { // Predicate_zextloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 75: { // Predicate_sextloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 76: { // Predicate_dword_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() >= 8;

  }
  case 77: { // Predicate_word_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 4;

  }
  case 78: { // Predicate_lo5AllOne
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // Returns true if all low 5-bits are 1.
  return (((uint32_t)N->getZExtValue()) & 0x1FUL) == 0x1FUL;

  }
  case 79: { // Predicate_imm0_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 32;

  }
  case 80: { // Predicate_atomic_load_8
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 81: { // Predicate_atomic_load_16
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 82: { // Predicate_atomic_load_32
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 83: { // Predicate_atomic_store_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 84: { // Predicate_atomic_store_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 85: { // Predicate_atomic_store_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 86: { // Predicate_NEONimmAllZerosV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 32 && EltVal == 0);

  }
  case 87: { // Predicate_imm0_255_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)(~N->getZExtValue()) < 255;

  }
  case 88: { // Predicate_fmul_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 89: { // Predicate_fadd_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 90: { // Predicate_fsub_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 91: { // Predicate_imm0_65535
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 65536;

  }
  case 92: { // Predicate_arm_i32imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  if (Subtarget->hasV6T2Ops())
    return true;
  return ARM_AM::isSOImmTwoPartVal((unsigned)N->getZExtValue());

  }
  case 93: { // Predicate_thumb_immshifted
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::isThumbImmShiftedVal((unsigned)N->getZExtValue());

  }
  case 94: { // Predicate_imm0_255_comp
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ~((uint32_t)N->getZExtValue()) < 256;

  }
  case 95: { // Predicate_atomic_load_add_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 96: { // Predicate_atomic_load_add_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 97: { // Predicate_atomic_load_add_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 98: { // Predicate_atomic_load_sub_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 99: { // Predicate_atomic_load_sub_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 100: { // Predicate_atomic_load_sub_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 101: { // Predicate_atomic_load_and_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 102: { // Predicate_atomic_load_and_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 103: { // Predicate_atomic_load_and_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 104: { // Predicate_atomic_load_or_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 105: { // Predicate_atomic_load_or_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 106: { // Predicate_atomic_load_or_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 107: { // Predicate_atomic_load_xor_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 108: { // Predicate_atomic_load_xor_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 109: { // Predicate_atomic_load_xor_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 110: { // Predicate_atomic_load_nand_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 111: { // Predicate_atomic_load_nand_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 112: { // Predicate_atomic_load_nand_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 113: { // Predicate_atomic_load_min_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 114: { // Predicate_atomic_load_min_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 115: { // Predicate_atomic_load_min_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 116: { // Predicate_atomic_load_max_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 117: { // Predicate_atomic_load_max_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 118: { // Predicate_atomic_load_max_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 119: { // Predicate_atomic_load_umin_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 120: { // Predicate_atomic_load_umin_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 121: { // Predicate_atomic_load_umin_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 122: { // Predicate_atomic_load_umax_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 123: { // Predicate_atomic_load_umax_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 124: { // Predicate_atomic_load_umax_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 125: { // Predicate_atomic_swap_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 126: { // Predicate_atomic_swap_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 127: { // Predicate_atomic_swap_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 128: { // Predicate_atomic_cmp_swap_8
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 129: { // Predicate_atomic_cmp_swap_16
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 130: { // Predicate_atomic_cmp_swap_32
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 131: { // Predicate_vfp_f64imm
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP64Imm(N->getValueAPF()) != -1;
    
  }
  case 132: { // Predicate_vfp_f32imm
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP32Imm(N->getValueAPF()) != -1;
    
  }
  case 133: { // Predicate_VectorIndex32
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return ((uint64_t)Imm) < 2;

  }
  }
}

virtual bool CheckComplexPattern(SDNode *Root, SDNode *Parent,
                                 SDValue N, unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: llvm_unreachable("Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+3);
    return SelectRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 1:
    Result.resize(NextRes+2);
    return SelectImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 2:
    Result.resize(NextRes+2);
    return SelectT2ShifterOperandReg(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 3:
    Result.resize(NextRes+3);
    return SelectShiftRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 4:
    Result.resize(NextRes+2);
    return SelectShiftImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 5:
    Result.resize(NextRes+3);
    return SelectLdStSOReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 6:
    Result.resize(NextRes+2);
    return SelectAddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 7:
    Result.resize(NextRes+3);
    return SelectT2AddrModeSoReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 8:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 9:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm8(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 10:
    Result.resize(NextRes+3);
    return SelectAddrMode2(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 11:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 12:
    Result.resize(NextRes+1);
    return SelectAddrMode6Offset(Root, N, Result[NextRes+0].first);
  case 13:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 14:
    Result.resize(NextRes+2);
    return SelectAddrModePC(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 15:
    Result.resize(NextRes+1);
    return SelectAddrOffsetNone(N, Result[NextRes+0].first);
  case 16:
    Result.resize(NextRes+2);
    return SelectAddrMode2OffsetReg(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 17:
    Result.resize(NextRes+2);
    return SelectAddrMode2OffsetImm(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 18:
    Result.resize(NextRes+2);
    return SelectAddrMode3Offset(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 19:
    Result.resize(NextRes+3);
    return SelectAddrMode3(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 20:
    Result.resize(NextRes+1);
    return SelectT2AddrModeImm8Offset(Root, N, Result[NextRes+0].first);
  case 21:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 22:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 23:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 24:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 25:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 26:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 27:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeSP(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 28:
    Result.resize(NextRes+2);
    return SelectAddrMode5(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 29:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRR(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 30:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  }
}

virtual SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) {
  switch (XFormNo) {
  default: llvm_unreachable("Invalid xform # in table?");
  case 0: {  // rot_imm_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  switch (N->getZExtValue()){
  default: assert(0);
  case 0:  return CurDAG->getTargetConstant(0, MVT::i32);
  case 8:  return CurDAG->getTargetConstant(1, MVT::i32);
  case 16: return CurDAG->getTargetConstant(2, MVT::i32);
  case 24: return CurDAG->getTargetConstant(3, MVT::i32);
  }

  }
  case 1: {  // imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-(int)N->getZExtValue(), MVT::i32);

  }
  case 2: {  // t2_so_imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-((int)N->getZExtValue()), MVT::i32);

  }
  case 3: {  // DSubReg_i16_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/4, MVT::i32);

  }
  case 4: {  // SubReg_i16_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 3, MVT::i32);

  }
  case 5: {  // DSubReg_i32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/2, MVT::i32);

  }
  case 6: {  // SubReg_i32_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 1, MVT::i32);

  }
  case 7: {  // hi16
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant((uint32_t)N->getZExtValue() >> 16, MVT::i32);

  }
  case 8: {  // t2_so_imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), MVT::i32);

  }
  case 9: {  // t2_so_imm_notSext16_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  APInt apIntN = N->getAPIntValue();
  unsigned N16bitSignExt = apIntN.trunc(16).sext(32).getZExtValue();
  return CurDAG->getTargetConstant(~N16bitSignExt, MVT::i32);

  }
  case 10: {  // imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~(int)N->getZExtValue(), MVT::i32);

  }
  case 11: {  // imm_sr_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned Imm = N->getZExtValue();
  return CurDAG->getTargetConstant((Imm == 32 ? 0 : Imm), MVT::i32);

  }
  case 12: {  // imm_comp_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), MVT::i32);

  }
  case 13: {  // SSubReg_f32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::ssub_3 == ARM::ssub_0+3 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::ssub_0 + N->getZExtValue(), MVT::i32);

  }
  case 14: {  // DSubReg_i8_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/8, MVT::i32);

  }
  case 15: {  // SubReg_i8_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 7, MVT::i32);

  }
  case 16: {  // DSubReg_f64_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue(), MVT::i32);

  }
  case 17: {  // thumb_immshifted_val
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmNonShiftedVal((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  case 18: {  // thumb_immshifted_shamt
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmValShift((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  case 19: {  // anonymous.val.3747
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP64Imm(InVal);
      return CurDAG->getTargetConstant(enc, MVT::i32);
    
  }
  case 20: {  // anonymous.val.3746
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP32Imm(InVal);
      return CurDAG->getTargetConstant(enc, MVT::i32);
    
  }
  }
}

