[BOARD=iMX6SDL_IPU] 
description="Freescale iMX6SDL development kit"
Advanced_Information.Cortex-A9={\
  Memory_block.default={}\
  Map_Rule.default={}:Register_enum.default={}:Register.default={\
    bit_fields.default={}\
  }:Concat_Register.default={}:Peripherals.default={\
    Register.default={\
      bit_fields.default={}\
    }\
  }\
  :Peripherals.IPU={\
    base=Absolute:description=""\
    :Register.G_IPU_CONF={\
      gui_name="CONF":start=0x2400000:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CONF_CSI0_EN={\
        gui_name="CSI0_EN":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CONF_CSI1_EN={\
        gui_name="CSI1_EN":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CONF_IC_EN={\
        gui_name="IC_EN":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CONF_IRT_EN={\
        gui_name="IRT_EN":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CONF_DP_EN={\
        gui_name="DP_EN":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CONF_DI0_EN={\
        gui_name="DI0_EN":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CONF_DI1_EN={\
        gui_name="DI1_EN":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CONF_SMFC_EN={\
        gui_name="SMFC_EN":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CONF_DC_EN={\
        gui_name="DC_EN":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CONF_DMFC_EN={\
        gui_name="DMFC_EN":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CONF_SISG_EN={\
        gui_name="SISG_EN":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CONF_VDI_EN={\
        gui_name="VDI_EN":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CONF_IPU_DIAGBUS_MODE={\
        gui_name="IPU_DIAGBUS_MODE":position=16:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_CONF_IPU_DIAGBUS_ON={\
        gui_name="IPU_DIAGBUS_ON":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CONF_IDMAC_DISABLE={\
        gui_name="IDMAC_DISABLE":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CONF_IC_DMFC_SEL={\
        gui_name="IC_DMFC_SEL":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CONF_IC_DMFC_SYNC={\
        gui_name="IC_DMFC_SYNC":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CONF_VDI_DMFC_SYNC={\
        gui_name="VDI_DMFC_SYNC":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CONF_CSI0_DATA_SOURCE={\
        gui_name="CSI0_DATA_SOURCE":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CONF_CSI1_DATA_SOURCE={\
        gui_name="CSI1_DATA_SOURCE":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CONF_IC_INPUT={\
        gui_name="IC_INPUT":position=30:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CONF_CSI_SEL={\
        gui_name="CSI_SEL":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_SISG_CTRL0={\
      gui_name="SISG_CTRL0":start=0x2400004:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_SISG_CTRL0_VSYNC_RST_CNT={\
        gui_name="VSYNC_RST_CNT":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SISG_CTRL0_NO_VSYNC_2_STR1={\
        gui_name="NO_VSYNC_2_STRT_CNT":position=1:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_SISG_CTRL0_VAL_STOP_SISG_2={\
        gui_name="VAL_STOP_SISG_COUNTER":position=4:size=25:read_only=false\
      }\
      :bit_fields.B_IPU_SISG_CTRL0_MCU_ACTV_TRIG={\
        gui_name="MCU_ACTV_TRIG":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SISG_CTRL0_EXT_ACTV={\
        gui_name="EXT_ACTV":position=30:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_SISG_CTRL1={\
      gui_name="SISG_CTRL1":start=0x2400008:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_SISG_CTRL1_SISG_STROBE_CNT={\
        gui_name="SISG_STROBE_CNT":position=0:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_SISG_CTRL1_SISG_OUT_POL={\
        gui_name="SISG_OUT_POL":position=8:size=6:read_only=false\
      }\
    }\
    :Register.G_IPU_SISG_SET_I={\
      gui_name="SISG_SET_I":start=0x240000c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_SISG_SET_I_SISG_SET={\
        gui_name="SISG_SET":position=0:size=25:read_only=false\
      }\
    }\
    :Register.G_IPU_SISG_CLR_I={\
      gui_name="SISG_CLR_I":start=0x2400024:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_SISG_CLR_I_SISG_CLEAR={\
        gui_name="SISG_CLEAR":position=0:size=25:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_CTRL_1={\
      gui_name="INT_CTRL_1":start=0x240003c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_0={\
        gui_name="IDMAC_EOF_EN_0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_1={\
        gui_name="IDMAC_EOF_EN_1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_2={\
        gui_name="IDMAC_EOF_EN_2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_3={\
        gui_name="IDMAC_EOF_EN_3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_5={\
        gui_name="IDMAC_EOF_EN_5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_8={\
        gui_name="IDMAC_EOF_EN_8":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_9={\
        gui_name="IDMAC_EOF_EN_9":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_10={\
        gui_name="IDMAC_EOF_EN_10":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_11={\
        gui_name="IDMAC_EOF_EN_11":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_12={\
        gui_name="IDMAC_EOF_EN_12":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_13={\
        gui_name="IDMAC_EOF_EN_13":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_14={\
        gui_name="IDMAC_EOF_EN_14":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_15={\
        gui_name="IDMAC_EOF_EN_15":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_17={\
        gui_name="IDMAC_EOF_EN_17":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_18={\
        gui_name="IDMAC_EOF_EN_18":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_19={\
        gui_name="IDMAC_EOF_EN_19":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_20={\
        gui_name="IDMAC_EOF_EN_20":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_21={\
        gui_name="IDMAC_EOF_EN_21":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_22={\
        gui_name="IDMAC_EOF_EN_22":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_23={\
        gui_name="IDMAC_EOF_EN_23":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_24={\
        gui_name="IDMAC_EOF_EN_24":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_25={\
        gui_name="IDMAC_EOF_EN_25":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_26={\
        gui_name="IDMAC_EOF_EN_26":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_27={\
        gui_name="IDMAC_EOF_EN_27":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_28={\
        gui_name="IDMAC_EOF_EN_28":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_29={\
        gui_name="IDMAC_EOF_EN_29":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_31={\
        gui_name="IDMAC_EOF_EN_31":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_CTRL_2={\
      gui_name="INT_CTRL_2":start=0x2400040:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_CTRL_2_IDMAC_EOF_EN_33={\
        gui_name="IDMAC_EOF_EN_33":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_2_IDMAC_EOF_EN_40={\
        gui_name="IDMAC_EOF_EN_40":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_2_IDMAC_EOF_EN_41={\
        gui_name="IDMAC_EOF_EN_41":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_2_IDMAC_EOF_EN_42={\
        gui_name="IDMAC_EOF_EN_42":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_2_IDMAC_EOF_EN_43={\
        gui_name="IDMAC_EOF_EN_43":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_2_IDMAC_EOF_EN_44={\
        gui_name="IDMAC_EOF_EN_44":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_2_IDMAC_EOF_EN_45={\
        gui_name="IDMAC_EOF_EN_45":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_2_IDMAC_EOF_EN_46={\
        gui_name="IDMAC_EOF_EN_46":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_2_IDMAC_EOF_EN_47={\
        gui_name="IDMAC_EOF_EN_47":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_2_IDMAC_EOF_EN_48={\
        gui_name="IDMAC_EOF_EN_48":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_2_IDMAC_EOF_EN_49={\
        gui_name="IDMAC_EOF_EN_49":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_2_IDMAC_EOF_EN_50={\
        gui_name="IDMAC_EOF_EN_50":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_2_IDMAC_EOF_EN_51={\
        gui_name="IDMAC_EOF_EN_51":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_2_IDMAC_EOF_EN_52={\
        gui_name="IDMAC_EOF_EN_52":position=20:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_CTRL_3={\
      gui_name="INT_CTRL_3":start=0x2400044:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_EN3={\
        gui_name="IDMAC_NFACK_EN_0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_EN4={\
        gui_name="IDMAC_NFACK_EN_1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_EN5={\
        gui_name="IDMAC_NFACK_EN_2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_EN6={\
        gui_name="IDMAC_NFACK_EN_3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_EN7={\
        gui_name="IDMAC_NFACK_EN_5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_EN8={\
        gui_name="IDMAC_NFACK_EN_8":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_EN9={\
        gui_name="IDMAC_NFACK_EN_9":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_E10={\
        gui_name="IDMAC_NFACK_EN_10":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_E11={\
        gui_name="IDMAC_NFACK_EN_11":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_E12={\
        gui_name="IDMAC_NFACK_EN_12":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_E13={\
        gui_name="IDMAC_NFACK_EN_13":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_E14={\
        gui_name="IDMAC_NFACK_EN_14":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_E15={\
        gui_name="IDMAC_NFACK_EN_15":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_E16={\
        gui_name="IDMAC_NFACK_EN_17":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_E17={\
        gui_name="IDMAC_NFACK_EN_18":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_E18={\
        gui_name="IDMAC_NFACK_EN_19":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_E19={\
        gui_name="IDMAC_NFACK_EN_20":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_E20={\
        gui_name="IDMAC_NFACK_EN_21":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_E21={\
        gui_name="IDMAC_NFACK_EN_22":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_E22={\
        gui_name="IDMAC_NFACK_EN_23":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_E23={\
        gui_name="IDMAC_NFACK_EN_24":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_E24={\
        gui_name="IDMAC_NFACK_EN_25":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_E25={\
        gui_name="IDMAC_NFACK_EN_26":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_E26={\
        gui_name="IDMAC_NFACK_EN_27":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_E27={\
        gui_name="IDMAC_NFACK_EN_28":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_E28={\
        gui_name="IDMAC_NFACK_EN_29":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_E29={\
        gui_name="IDMAC_NFACK_EN_31":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_CTRL_4={\
      gui_name="INT_CTRL_4":start=0x2400048:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_CTRL_4_IDMAC_NFACK_E30={\
        gui_name="IDMAC_NFACK_EN_33":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_4_IDMAC_NFACK_E31={\
        gui_name="IDMAC_NFACK_EN_40":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_4_IDMAC_NFACK_E32={\
        gui_name="IDMAC_NFACK_EN_41":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_4_IDMAC_NFACK_E33={\
        gui_name="IDMAC_NFACK_EN_42":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_4_IDMAC_NFACK_E34={\
        gui_name="IDMAC_NFACK_EN_43":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_4_IDMAC_NFACK_E35={\
        gui_name="IDMAC_NFACK_EN_44":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_4_IDMAC_NFACK_E36={\
        gui_name="IDMAC_NFACK_EN_45":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_4_IDMAC_NFACK_E37={\
        gui_name="IDMAC_NFACK_EN_46":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_4_IDMAC_NFACK_E38={\
        gui_name="IDMAC_NFACK_EN_47":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_4_IDMAC_NFACK_E39={\
        gui_name="IDMAC_NFACK_EN_48":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_4_IDMAC_NFACK_E40={\
        gui_name="IDMAC_NFACK_EN_49":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_4_IDMAC_NFACK_E41={\
        gui_name="IDMAC_NFACK_EN_50":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_4_IDMAC_NFACK_E42={\
        gui_name="IDMAC_NFACK_EN_51":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_4_IDMAC_NFACK_E43={\
        gui_name="IDMAC_NFACK_EN_52":position=20:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_CTRL_5={\
      gui_name="INT_CTRL_5":start=0x240004c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF44={\
        gui_name="IDMAC_NFB4EOF_EN_0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF45={\
        gui_name="IDMAC_NFB4EOF_EN_1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF46={\
        gui_name="IDMAC_NFB4EOF_EN_2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF47={\
        gui_name="IDMAC_NFB4EOF_EN_3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF48={\
        gui_name="IDMAC_NFB4EOF_EN_5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF49={\
        gui_name="IDMAC_NFB4EOF_EN_8":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF50={\
        gui_name="IDMAC_NFB4EOF_EN_9":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF51={\
        gui_name="IDMAC_NFB4EOF_EN_10":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF52={\
        gui_name="IDMAC_NFB4EOF_EN_11":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF53={\
        gui_name="IDMAC_NFB4EOF_EN_12":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF54={\
        gui_name="IDMAC_NFB4EOF_EN_13":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF55={\
        gui_name="IDMAC_NFB4EOF_EN_14":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF56={\
        gui_name="IDMAC_NFB4EOF_EN_15":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF57={\
        gui_name="IDMAC_NFB4EOF_EN_17":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF58={\
        gui_name="IDMAC_NFB4EOF_EN_18":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF59={\
        gui_name="IDMAC_NFB4EOF_EN_19":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF60={\
        gui_name="IDMAC_NFB4EOF_EN_20":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF61={\
        gui_name="IDMAC_NFB4EOF_EN_21":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF62={\
        gui_name="IDMAC_NFB4EOF_EN_22":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF63={\
        gui_name="IDMAC_NFB4EOF_EN_23":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF64={\
        gui_name="IDMAC_NFB4EOF_EN_24":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF65={\
        gui_name="IDMAC_NFB4EOF_EN_25":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF66={\
        gui_name="IDMAC_NFB4EOF_EN_26":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF67={\
        gui_name="IDMAC_NFB4EOF_EN_27":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF68={\
        gui_name="IDMAC_NFB4EOF_EN_28":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF69={\
        gui_name="IDMAC_NFB4EOF_EN_29":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF70={\
        gui_name="IDMAC_NFB4EOF_EN_31":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_CTRL_6={\
      gui_name="INT_CTRL_6":start=0x2400050:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_CTRL_6_IDMAC_NFB4EOF71={\
        gui_name="IDMAC_NFB4EOF_EN_33":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_6_IDMAC_NFB4EOF72={\
        gui_name="IDMAC_NFB4EOF_EN_40":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_6_IDMAC_NFB4EOF73={\
        gui_name="IDMAC_NFB4EOF_EN_41":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_6_IDMAC_NFB4EOF74={\
        gui_name="IDMAC_NFB4EOF_EN_42":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_6_IDMAC_NFB4EOF75={\
        gui_name="IDMAC_NFB4EOF_EN_43":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_6_IDMAC_NFB4EOF76={\
        gui_name="IDMAC_NFB4EOF_EN_44":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_6_IDMAC_NFB4EOF77={\
        gui_name="IDMAC_NFB4EOF_EN_45":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_6_IDMAC_NFB4EOF78={\
        gui_name="IDMAC_NFB4EOF_EN_46":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_6_IDMAC_NFB4EOF79={\
        gui_name="IDMAC_NFB4EOF_EN_47":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_6_IDMAC_NFB4EOF80={\
        gui_name="IDMAC_NFB4EOF_EN_48":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_6_IDMAC_NFB4EOF81={\
        gui_name="IDMAC_NFB4EOF_EN_49":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_6_IDMAC_NFB4EOF82={\
        gui_name="IDMAC_NFB4EOF_EN_50":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_6_IDMAC_NFB4EOF83={\
        gui_name="IDMAC_NFB4EOF_EN_51":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_6_IDMAC_NFB4EOF84={\
        gui_name="IDMAC_NFB4EOF_EN_52":position=20:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_CTRL_7={\
      gui_name="INT_CTRL_7":start=0x2400054:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_CTRL_7_IDMAC_EOS_EN_19={\
        gui_name="IDMAC_EOS_EN_19":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_7_IDMAC_EOS_EN_23={\
        gui_name="IDMAC_EOS_EN_23":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_7_IDMAC_EOS_EN_24={\
        gui_name="IDMAC_EOS_EN_24":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_7_IDMAC_EOS_EN_25={\
        gui_name="IDMAC_EOS_EN_25":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_7_IDMAC_EOS_EN_26={\
        gui_name="IDMAC_EOS_EN_26":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_7_IDMAC_EOS_EN_27={\
        gui_name="IDMAC_EOS_EN_27":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_7_IDMAC_EOS_EN_28={\
        gui_name="IDMAC_EOS_EN_28":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_7_IDMAC_EOS_EN_29={\
        gui_name="IDMAC_EOS_EN_29":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_7_IDMAC_EOS_EN_31={\
        gui_name="IDMAC_EOS_EN_31":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_CTRL_8={\
      gui_name="INT_CTRL_8":start=0x2400058:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_CTRL_8_IDMAC_EOS_EN_33={\
        gui_name="IDMAC_EOS_EN_33":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_8_IDMAC_EOS_EN_41={\
        gui_name="IDMAC_EOS_EN_41":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_8_IDMAC_EOS_EN_42={\
        gui_name="IDMAC_EOS_EN_42":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_8_IDMAC_EOS_EN_43={\
        gui_name="IDMAC_EOS_EN_43":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_8_IDMAC_EOS_EN_44={\
        gui_name="IDMAC_EOS_EN_44":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_8_IDMAC_EOS_EN_51={\
        gui_name="IDMAC_EOS_EN_51":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_8_IDMAC_EOS_EN_52={\
        gui_name="IDMAC_EOS_EN_52":position=20:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_CTRL_9={\
      gui_name="INT_CTRL_9":start=0x240005c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_CTRL_9_VDI_FIFO1_OVF85={\
        gui_name="VDI_FIFO1_OVF_EN":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_9_IC_BAYER_BUF_86={\
        gui_name="IC_BAYER_BUF_OVF_EN":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_9_IC_ENC_BUF_OV87={\
        gui_name="IC_ENC_BUF_OVF_EN":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_9_IC_VF_BUF_OVF88={\
        gui_name="IC_VF_BUF_OVF_EN":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_9_CSI0_PUPE_EN={\
        gui_name="CSI0_PUPE_EN":position=30:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_9_CSI1_PUPE_EN={\
        gui_name="CSI1_PUPE_EN":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_CTRL_10={\
      gui_name="INT_CTRL_10":start=0x2400060:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_CTRL_10_SMFC0_FRM_LO89={\
        gui_name="SMFC0_FRM_LOST_EN":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_10_SMFC1_FRM_LO90={\
        gui_name="SMFC1_FRM_LOST_EN":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_10_SMFC2_FRM_LO91={\
        gui_name="SMFC2_FRM_LOST_EN":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_10_SMFC3_FRM_LO92={\
        gui_name="SMFC3_FRM_LOST_EN":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_10_DC_TEARING_E93={\
        gui_name="DC_TEARING_ERR_1_EN":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_10_DC_TEARING_E94={\
        gui_name="DC_TEARING_ERR_2_EN":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_10_DC_TEARING_E95={\
        gui_name="DC_TEARING_ERR_6_EN":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_10_DI0_SYNC_DIS96={\
        gui_name="DI0_SYNC_DISP_ERR_EN":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_10_DI1_SYNC_DIS97={\
        gui_name="DI1_SYNC_DISP_ERR_EN":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_10_DI0_TIME_OUT98={\
        gui_name="DI0_TIME_OUT_ERR_EN":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_10_DI1_TIME_OUT99={\
        gui_name="DI1_TIME_OUT_ERR_EN":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_10_IC_VF_FRM_L100={\
        gui_name="IC_VF_FRM_LOST_ERR_EN":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_10_IC_ENC_FRM_101={\
        gui_name="IC_ENC_FRM_LOST_ERR_EN":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_10_IC_BAYER_FR102={\
        gui_name="IC_BAYER_FRM_LOST_ERR_EN":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_10_NON_PRIVILE103={\
        gui_name="NON_PRIVILEGED_ACC_ERR_EN":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_10_AXIW_ERR_EN={\
        gui_name="AXIW_ERR_EN":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_10_AXIR_ERR_EN={\
        gui_name="AXIR_ERR_EN":position=30:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_CTRL_11={\
      gui_name="INT_CTRL_11":start=0x2400064:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_CTRL_11_IDMAC_EOBND104={\
        gui_name="IDMAC_EOBND_EN_0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_11_IDMAC_EOBND105={\
        gui_name="IDMAC_EOBND_EN_1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_11_IDMAC_EOBND106={\
        gui_name="IDMAC_EOBND_EN_2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_11_IDMAC_EOBND107={\
        gui_name="IDMAC_EOBND_EN_3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_11_IDMAC_EOBND108={\
        gui_name="IDMAC_EOBND_EN_5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_11_IDMAC_EOBND109={\
        gui_name="IDMAC_EOBND_EN_11":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_11_IDMAC_EOBND110={\
        gui_name="IDMAC_EOBND_EN_12":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_11_IDMAC_EOBND111={\
        gui_name="IDMAC_EOBND_EN_20":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_11_IDMAC_EOBND112={\
        gui_name="IDMAC_EOBND_EN_21":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_11_IDMAC_EOBND113={\
        gui_name="IDMAC_EOBND_EN_22":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_11_IDMAC_EOBND114={\
        gui_name="IDMAC_EOBND_EN_25":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_11_IDMAC_EOBND115={\
        gui_name="IDMAC_EOBND_EN_26":position=26:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_CTRL_12={\
      gui_name="INT_CTRL_12":start=0x2400068:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_CTRL_12_IDMAC_EOBND116={\
        gui_name="IDMAC_EOBND_EN_45":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_12_IDMAC_EOBND117={\
        gui_name="IDMAC_EOBND_EN_46":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_12_IDMAC_EOBND118={\
        gui_name="IDMAC_EOBND_EN_47":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_12_IDMAC_EOBND119={\
        gui_name="IDMAC_EOBND_EN_48":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_12_IDMAC_EOBND120={\
        gui_name="IDMAC_EOBND_EN_49":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_12_IDMAC_EOBND121={\
        gui_name="IDMAC_EOBND_EN_50":position=18:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_CTRL_13={\
      gui_name="INT_CTRL_13":start=0x240006c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_0={\
        gui_name="IDMAC_TH_EN_0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_1={\
        gui_name="IDMAC_TH_EN_1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_2={\
        gui_name="IDMAC_TH_EN_2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_3={\
        gui_name="IDMAC_TH_EN_3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_5={\
        gui_name="IDMAC_TH_EN_5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_8={\
        gui_name="IDMAC_TH_EN_8":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_9={\
        gui_name="IDMAC_TH_EN_9":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_10={\
        gui_name="IDMAC_TH_EN_10":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_11={\
        gui_name="IDMAC_TH_EN_11":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_12={\
        gui_name="IDMAC_TH_EN_12":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_13={\
        gui_name="IDMAC_TH_EN_13":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_14={\
        gui_name="IDMAC_TH_EN_14":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_15={\
        gui_name="IDMAC_TH_EN_15":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_17={\
        gui_name="IDMAC_TH_EN_17":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_18={\
        gui_name="IDMAC_TH_EN_18":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_19={\
        gui_name="IDMAC_TH_EN_19":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_20={\
        gui_name="IDMAC_TH_EN_20":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_21={\
        gui_name="IDMAC_TH_EN_21":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_22={\
        gui_name="IDMAC_TH_EN_22":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_23={\
        gui_name="IDMAC_TH_EN_23":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_24={\
        gui_name="IDMAC_TH_EN_24":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_25={\
        gui_name="IDMAC_TH_EN_25":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_26={\
        gui_name="IDMAC_TH_EN_26":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_27={\
        gui_name="IDMAC_TH_EN_27":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_28={\
        gui_name="IDMAC_TH_EN_28":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_29={\
        gui_name="IDMAC_TH_EN_29":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_31={\
        gui_name="IDMAC_TH_EN_31":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_CTRL_14={\
      gui_name="INT_CTRL_14":start=0x2400070:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_CTRL_14_IDMAC_TH_EN_33={\
        gui_name="IDMAC_TH_EN_33":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_14_IDMAC_TH_EN_40={\
        gui_name="IDMAC_TH_EN_40":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_14_IDMAC_TH_EN_41={\
        gui_name="IDMAC_TH_EN_41":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_14_IDMAC_TH_EN_42={\
        gui_name="IDMAC_TH_EN_42":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_14_IDMAC_TH_EN_43={\
        gui_name="IDMAC_TH_EN_43":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_14_IDMAC_TH_EN_44={\
        gui_name="IDMAC_TH_EN_44":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_14_IDMAC_TH_EN_45={\
        gui_name="IDMAC_TH_EN_45":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_14_IDMAC_TH_EN_46={\
        gui_name="IDMAC_TH_EN_46":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_14_IDMAC_TH_EN_47={\
        gui_name="IDMAC_TH_EN_47":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_14_IDMAC_TH_EN_48={\
        gui_name="IDMAC_TH_EN_48":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_14_IDMAC_TH_EN_49={\
        gui_name="IDMAC_TH_EN_49":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_14_IDMAC_TH_EN_50={\
        gui_name="IDMAC_TH_EN_50":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_14_IDMAC_TH_EN_51={\
        gui_name="IDMAC_TH_EN_51":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_14_IDMAC_TH_EN_52={\
        gui_name="IDMAC_TH_EN_52":position=20:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_CTRL_15={\
      gui_name="INT_CTRL_15":start=0x2400074:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_CTRL_15_SNOOPING1_I122={\
        gui_name="SNOOPING1_INT_EN":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_SNOOPING2_I123={\
        gui_name="SNOOPING2_INT_EN":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DP_SF_START_EN={\
        gui_name="DP_SF_START_EN":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DP_SF_END_EN={\
        gui_name="DP_SF_END_EN":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DP_ASF_STAR124={\
        gui_name="DP_ASF_START_EN":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DP_ASF_END_EN={\
        gui_name="DP_ASF_END_EN":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DP_SF_BRAKE_EN={\
        gui_name="DP_SF_BRAKE_EN":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DP_ASF_BRAK125={\
        gui_name="DP_ASF_BRAKE_EN":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DC_FC_0_EN={\
        gui_name="DC_FC_0_EN":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DC_FC_1_EN={\
        gui_name="DC_FC_1_EN":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DC_FC_2_EN={\
        gui_name="DC_FC_2_EN":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DC_FC_3_EN={\
        gui_name="DC_FC_3_EN":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DC_FC_4_EN={\
        gui_name="DC_FC_4_EN":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DC_FC_6_EN={\
        gui_name="DC_FC_6_EN":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DI_VSYNC_PR126={\
        gui_name="DI_VSYNC_PRE_0_EN":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DI_VSYNC_PR127={\
        gui_name="DI_VSYNC_PRE_1_EN":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DC_DP_START_EN={\
        gui_name="DC_DP_START_EN":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DC_ASYNC_ST128={\
        gui_name="DC_ASYNC_STOP_EN":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DI0_CNT_EN_129={\
        gui_name="DI0_CNT_EN_PRE_0_EN":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DI0_CNT_EN_130={\
        gui_name="DI0_CNT_EN_PRE_1_EN":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DI0_CNT_EN_131={\
        gui_name="DI0_CNT_EN_PRE_2_EN":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DI0_CNT_EN_132={\
        gui_name="DI0_CNT_EN_PRE_3_EN":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DI0_CNT_EN_133={\
        gui_name="DI0_CNT_EN_PRE_4_EN":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DI0_CNT_EN_134={\
        gui_name="DI0_CNT_EN_PRE_5_EN":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DI0_CNT_EN_135={\
        gui_name="DI0_CNT_EN_PRE_6_EN":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DI0_CNT_EN_136={\
        gui_name="DI0_CNT_EN_PRE_7_EN":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DI0_CNT_EN_137={\
        gui_name="DI0_CNT_EN_PRE_8_EN":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DI0_CNT_EN_138={\
        gui_name="DI0_CNT_EN_PRE_9_EN":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DI0_CNT_EN_139={\
        gui_name="DI0_CNT_EN_PRE_10_EN":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DI1_DISP_CL140={\
        gui_name="DI1_DISP_CLK_EN_PRE_EN":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DI1_CNT_EN_141={\
        gui_name="DI1_CNT_EN_PRE_3_EN":position=30:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DI1_CNT_EN_142={\
        gui_name="DI1_CNT_EN_PRE_8_EN":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_SDMA_EVENT_1={\
      gui_name="SDMA_EVENT_1":start=0x2400078:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_143={\
        gui_name="IDMAC_EOF_SDMA_EN_0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_144={\
        gui_name="IDMAC_EOF_SDMA_EN_1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_145={\
        gui_name="IDMAC_EOF_SDMA_EN_2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_146={\
        gui_name="IDMAC_EOF_SDMA_EN_3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_147={\
        gui_name="IDMAC_EOF_SDMA_EN_5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_148={\
        gui_name="IDMAC_EOF_SDMA_EN_8":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_149={\
        gui_name="IDMAC_EOF_SDMA_EN_9":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_150={\
        gui_name="IDMAC_EOF_SDMA_EN_10":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_151={\
        gui_name="IDMAC_EOF_SDMA_EN_11":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_152={\
        gui_name="IDMAC_EOF_SDMA_EN_12":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_153={\
        gui_name="IDMAC_EOF_SDMA_EN_13":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_154={\
        gui_name="IDMAC_EOF_SDMA_EN_14":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_155={\
        gui_name="IDMAC_EOF_SDMA_EN_15":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_156={\
        gui_name="IDMAC_EOF_SDMA_EN_17":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_157={\
        gui_name="IDMAC_EOF_SDMA_EN_18":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_158={\
        gui_name="IDMAC_EOF_SDMA_EN_19":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_159={\
        gui_name="IDMAC_EOF_SDMA_EN_20":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_160={\
        gui_name="IDMAC_EOF_SDMA_EN_21":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_161={\
        gui_name="IDMAC_EOF_SDMA_EN_22":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_162={\
        gui_name="IDMAC_EOF_SDMA_EN_23":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_163={\
        gui_name="IDMAC_EOF_SDMA_EN_24":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_164={\
        gui_name="IDMAC_EOF_SDMA_EN_25":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_165={\
        gui_name="IDMAC_EOF_SDMA_EN_26":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_166={\
        gui_name="IDMAC_EOF_SDMA_EN_27":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_167={\
        gui_name="IDMAC_EOF_SDMA_EN_28":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_168={\
        gui_name="IDMAC_EOF_SDMA_EN_29":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_169={\
        gui_name="IDMAC_EOF_SDMA_EN_31":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_SDMA_EVENT_2={\
      gui_name="SDMA_EVENT_2":start=0x240007c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_SDMA_EVENT_2_IDMAC_EOF_170={\
        gui_name="IDMAC_EOF_SDMA_EN_33":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_2_IDMAC_EOF_171={\
        gui_name="IDMAC_EOF_SDMA_EN_40":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_2_IDMAC_EOF_172={\
        gui_name="IDMAC_EOF_SDMA_EN_41":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_2_IDMAC_EOF_173={\
        gui_name="IDMAC_EOF_SDMA_EN_42":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_2_IDMAC_EOF_174={\
        gui_name="IDMAC_EOF_SDMA_EN_43":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_2_IDMAC_EOF_175={\
        gui_name="IDMAC_EOF_SDMA_EN_44":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_2_IDMAC_EOF_176={\
        gui_name="IDMAC_EOF_SDMA_EN_45":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_2_IDMAC_EOF_177={\
        gui_name="IDMAC_EOF_SDMA_EN_46":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_2_IDMAC_EOF_178={\
        gui_name="IDMAC_EOF_SDMA_EN_47":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_2_IDMAC_EOF_179={\
        gui_name="IDMAC_EOF_SDMA_EN_48":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_2_IDMAC_EOF_180={\
        gui_name="IDMAC_EOF_SDMA_EN_49":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_2_IDMAC_EOF_181={\
        gui_name="IDMAC_EOF_SDMA_EN_50":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_2_IDMAC_EOF_182={\
        gui_name="IDMAC_EOF_SDMA_EN_51":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_2_IDMAC_EOF_183={\
        gui_name="IDMAC_EOF_SDMA_EN_52":position=20:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_SDMA_EVENT_3={\
      gui_name="SDMA_EVENT_3":start=0x2400080:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC184={\
        gui_name="IDMAC_NFACK_SDMA_EN_0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC185={\
        gui_name="IDMAC_NFACK_SDMA_EN_1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC186={\
        gui_name="IDMAC_NFACK_SDMA_EN_2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC187={\
        gui_name="IDMAC_NFACK_SDMA_EN_3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC188={\
        gui_name="IDMAC_NFACK_SDMA_EN_5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC189={\
        gui_name="IDMAC_NFACK_SDMA_EN_8":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC190={\
        gui_name="IDMAC_NFACK_SDMA_EN_9":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC191={\
        gui_name="IDMAC_NFACK_SDMA_EN_10":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC192={\
        gui_name="IDMAC_NFACK_SDMA_EN_11":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC193={\
        gui_name="IDMAC_NFACK_SDMA_EN_12":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC194={\
        gui_name="IDMAC_NFACK_SDMA_EN_13":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC195={\
        gui_name="IDMAC_NFACK_SDMA_EN_14":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC196={\
        gui_name="IDMAC_NFACK_SDMA_EN_15":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC197={\
        gui_name="IDMAC_NFACK_SDMA_EN_17":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC198={\
        gui_name="IDMAC_NFACK_SDMA_EN_18":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC199={\
        gui_name="IDMAC_NFACK_SDMA_EN_19":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC200={\
        gui_name="IDMAC_NFACK_SDMA_EN_20":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC201={\
        gui_name="IDMAC_NFACK_SDMA_EN_21":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC202={\
        gui_name="IDMAC_NFACK_SDMA_EN_22":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC203={\
        gui_name="IDMAC_NFACK_SDMA_EN_23":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC204={\
        gui_name="IDMAC_NFACK_SDMA_EN_24":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC205={\
        gui_name="IDMAC_NFACK_SDMA_EN_25":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC206={\
        gui_name="IDMAC_NFACK_SDMA_EN_26":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC207={\
        gui_name="IDMAC_NFACK_SDMA_EN_27":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC208={\
        gui_name="IDMAC_NFACK_SDMA_EN_28":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC209={\
        gui_name="IDMAC_NFACK_SDMA_EN_29":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC210={\
        gui_name="IDMAC_NFACK_SDMA_EN_31":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_SDMA_EVENT_4={\
      gui_name="SDMA_EVENT_4":start=0x2400084:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_SDMA_EVENT_4_IDMAC_NFAC211={\
        gui_name="IDMAC_NFACK_SDMA_EN_33":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_4_IDMAC_NFAC212={\
        gui_name="IDMAC_NFACK_SDMA_EN_40":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_4_IDMAC_NFAC213={\
        gui_name="IDMAC_NFACK_SDMA_EN_41":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_4_IDMAC_NFAC214={\
        gui_name="IDMAC_NFACK_SDMA_EN_42":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_4_IDMAC_NFAC215={\
        gui_name="IDMAC_NFACK_SDMA_EN_43":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_4_IDMAC_NFAC216={\
        gui_name="IDMAC_NFACK_SDMA_EN_44":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_4_IDMAC_NFAC217={\
        gui_name="IDMAC_NFACK_SDMA_EN_45":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_4_IDMAC_NFAC218={\
        gui_name="IDMAC_NFACK_SDMA_EN_46":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_4_IDMAC_NFAC219={\
        gui_name="IDMAC_NFACK_SDMA_EN_47":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_4_IDMAC_NFAC220={\
        gui_name="IDMAC_NFACK_SDMA_EN_48":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_4_IDMAC_NFAC221={\
        gui_name="IDMAC_NFACK_SDMA_EN_49":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_4_IDMAC_NFAC222={\
        gui_name="IDMAC_NFACK_SDMA_EN_50":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_4_IDMAC_NFAC223={\
        gui_name="IDMAC_NFACK_SDMA_EN_51":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_4_IDMAC_NFAC224={\
        gui_name="IDMAC_NFACK_SDMA_EN_52":position=20:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_SDMA_EVENT_7={\
      gui_name="SDMA_EVENT_7":start=0x2400088:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_SDMA_EVENT_7_IDMAC_EOS_225={\
        gui_name="IDMAC_EOS_SDMA_EN_19":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_7_IDMAC_EOS_226={\
        gui_name="IDMAC_EOS_SDMA_EN_23":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_7_IDMAC_EOS_227={\
        gui_name="IDMAC_EOS_SDMA_EN_24":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_7_IDMAC_EOS_228={\
        gui_name="IDMAC_EOS_SDMA_EN_25":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_7_IDMAC_EOS_229={\
        gui_name="IDMAC_EOS_SDMA_EN_26":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_7_IDMAC_EOS_230={\
        gui_name="IDMAC_EOS_SDMA_EN_27":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_7_IDMAC_EOS_231={\
        gui_name="IDMAC_EOS_SDMA_EN_28":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_7_IDMAC_EOS_232={\
        gui_name="IDMAC_EOS_SDMA_EN_29":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_7_IDMAC_EOS_233={\
        gui_name="IDMAC_EOS_SDMA_EN_31":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_SDMA_EVENT_8={\
      gui_name="SDMA_EVENT_8":start=0x240008c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_SDMA_EVENT_8_IDMAC_EOS_234={\
        gui_name="IDMAC_EOS_SDMA_EN_33":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_8_IDMAC_EOS_235={\
        gui_name="IDMAC_EOS_SDMA_EN_41":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_8_IDMAC_EOS_236={\
        gui_name="IDMAC_EOS_SDMA_EN_42":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_8_IDMAC_EOS_237={\
        gui_name="IDMAC_EOS_SDMA_EN_43":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_8_IDMAC_EOS_238={\
        gui_name="IDMAC_EOS_SDMA_EN_44":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_8_IDMAC_EOS_239={\
        gui_name="IDMAC_EOS_SDMA_EN_51":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_8_IDMAC_EOS_240={\
        gui_name="IDMAC_EOS_SDMA_EN_52":position=20:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_SDMA_EVENT_11={\
      gui_name="SDMA_EVENT_11":start=0x2400090:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_SDMA_EVENT_11_IDMAC_EOB241={\
        gui_name="IDMAC_EOBND_SDMA_EN_0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_11_IDMAC_EOB242={\
        gui_name="IDMAC_EOBND_SDMA_EN_1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_11_IDMAC_EOB243={\
        gui_name="IDMAC_EOBND_SDMA_EN_2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_11_IDMAC_EOB244={\
        gui_name="IDMAC_EOBND_SDMA_EN_3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_11_IDMAC_EOB245={\
        gui_name="IDMAC_EOBND_SDMA_EN_5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_11_IDMAC_EOB246={\
        gui_name="IDMAC_EOBND_SDMA_EN_11":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_11_IDMAC_EOB247={\
        gui_name="IDMAC_EOBND_SDMA_EN_12":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_11_IDMAC_EOB248={\
        gui_name="IDMAC_EOBND_SDMA_EN_20":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_11_IDMAC_EOB249={\
        gui_name="IDMAC_EOBND_SDMA_EN_21":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_11_IDMAC_EOB250={\
        gui_name="IDMAC_EOBND_SDMA_EN_22":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_11_IDMAC_EOB251={\
        gui_name="IDMAC_EOBND_SDMA_EN_25":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_11_IDMAC_EOB252={\
        gui_name="IDMAC_EOBND_SDMA_EN_26":position=26:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_SDMA_EVENT_12={\
      gui_name="SDMA_EVENT_12":start=0x2400094:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_SDMA_EVENT_12_IDMAC_EOB253={\
        gui_name="IDMAC_EOBND_SDMA_EN_45":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_12_IDMAC_EOB254={\
        gui_name="IDMAC_EOBND_SDMA_EN_46":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_12_IDMAC_EOB255={\
        gui_name="IDMAC_EOBND_SDMA_EN_47":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_12_IDMAC_EOB256={\
        gui_name="IDMAC_EOBND_SDMA_EN_48":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_12_IDMAC_EOB257={\
        gui_name="IDMAC_EOBND_SDMA_EN_49":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_12_IDMAC_EOB258={\
        gui_name="IDMAC_EOBND_SDMA_EN_50":position=18:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_SDMA_EVENT_13={\
      gui_name="SDMA_EVENT_13":start=0x2400098:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_259={\
        gui_name="IDMAC_TH_SDMA_EN_0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_260={\
        gui_name="IDMAC_TH_SDMA_EN_1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_261={\
        gui_name="IDMAC_TH_SDMA_EN_2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_262={\
        gui_name="IDMAC_TH_SDMA_EN_3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_263={\
        gui_name="IDMAC_TH_SDMA_EN_5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_264={\
        gui_name="IDMAC_TH_SDMA_EN_8":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_265={\
        gui_name="IDMAC_TH_SDMA_EN_9":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_266={\
        gui_name="IDMAC_TH_SDMA_EN_10":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_267={\
        gui_name="IDMAC_TH_SDMA_EN_11":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_268={\
        gui_name="IDMAC_TH_SDMA_EN_12":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_269={\
        gui_name="IDMAC_TH_SDMA_EN_13":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_270={\
        gui_name="IDMAC_TH_SDMA_EN_14":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_271={\
        gui_name="IDMAC_TH_SDMA_EN_15":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_272={\
        gui_name="IDMAC_TH_SDMA_EN_17":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_273={\
        gui_name="IDMAC_TH_SDMA_EN_18":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_274={\
        gui_name="IDMAC_TH_SDMA_EN_19":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_275={\
        gui_name="IDMAC_TH_SDMA_EN_20":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_276={\
        gui_name="IDMAC_TH_SDMA_EN_21":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_277={\
        gui_name="IDMAC_TH_SDMA_EN_22":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_278={\
        gui_name="IDMAC_TH_SDMA_EN_23":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_279={\
        gui_name="IDMAC_TH_SDMA_EN_24":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_280={\
        gui_name="IDMAC_TH_SDMA_EN_25":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_281={\
        gui_name="IDMAC_TH_SDMA_EN_26":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_282={\
        gui_name="IDMAC_TH_SDMA_EN_27":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_283={\
        gui_name="IDMAC_TH_SDMA_EN_28":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_284={\
        gui_name="IDMAC_TH_SDMA_EN_29":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_285={\
        gui_name="IDMAC_TH_SDMA_EN_31":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_SDMA_EVENT_14={\
      gui_name="SDMA_EVENT_14":start=0x240009c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_SDMA_EVENT_14_IDMAC_TH_286={\
        gui_name="IDMAC_TH_SDMA_EN_33":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_14_IDMAC_TH_287={\
        gui_name="IDMAC_TH_SDMA_EN_40":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_14_IDMAC_TH_288={\
        gui_name="IDMAC_TH_SDMA_EN_41":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_14_IDMAC_TH_289={\
        gui_name="IDMAC_TH_SDMA_EN_42":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_14_IDMAC_TH_290={\
        gui_name="IDMAC_TH_SDMA_EN_43":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_14_IDMAC_TH_291={\
        gui_name="IDMAC_TH_SDMA_EN_44":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_14_IDMAC_TH_292={\
        gui_name="IDMAC_TH_SDMA_EN_45":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_14_IDMAC_TH_293={\
        gui_name="IDMAC_TH_SDMA_EN_46":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_14_IDMAC_TH_294={\
        gui_name="IDMAC_TH_SDMA_EN_47":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_14_IDMAC_TH_295={\
        gui_name="IDMAC_TH_SDMA_EN_48":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_14_IDMAC_TH_296={\
        gui_name="IDMAC_TH_SDMA_EN_49":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_14_IDMAC_TH_297={\
        gui_name="IDMAC_TH_SDMA_EN_50":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_14_IDMAC_TH_298={\
        gui_name="IDMAC_TH_SDMA_EN_51":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_14_IDMAC_TH_299={\
        gui_name="IDMAC_TH_SDMA_EN_52":position=20:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_SRM_PRI1={\
      gui_name="SRM_PRI1":start=0x24000a0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_SRM_PRI1_CSI1_SRM_PRI={\
        gui_name="CSI1_SRM_PRI":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_SRM_PRI1_CSI1_SRM_MODE={\
        gui_name="CSI1_SRM_MODE":position=3:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_SRM_PRI1_CSI0_SRM_PRI={\
        gui_name="CSI0_SRM_PRI":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_SRM_PRI1_CSI0_SRM_MODE={\
        gui_name="CSI0_SRM_MODE":position=11:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_SRM_PRI2={\
      gui_name="SRM_PRI2":start=0x24000a4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_SRM_PRI2_DP_SRM_PRI={\
        gui_name="DP_SRM_PRI":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_SRM_PRI2_DP_S_SRM_MODE={\
        gui_name="DP_S_SRM_MODE":position=3:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_SRM_PRI2_DP_A0_SRM_MODE={\
        gui_name="DP_A0_SRM_MODE":position=5:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_SRM_PRI2_DP_A1_SRM_MODE={\
        gui_name="DP_A1_SRM_MODE":position=7:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_SRM_PRI2_DC_SRM_PRI={\
        gui_name="DC_SRM_PRI":position=9:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_SRM_PRI2_DC_2_SRM_MODE={\
        gui_name="DC_2_SRM_MODE":position=12:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_SRM_PRI2_DC_6_SRM_MODE={\
        gui_name="DC_6_SRM_MODE":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_SRM_PRI2_DI0_SRM_PRI={\
        gui_name="DI0_SRM_PRI":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_SRM_PRI2_DI0_SRM_MCU_USE={\
        gui_name="DI0_SRM_MCU_USE":position=19:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_SRM_PRI2_DI1_SRM_PRI={\
        gui_name="DI1_SRM_PRI":position=24:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_SRM_PRI2_DI1_SRM_MODE={\
        gui_name="DI1_SRM_MODE":position=27:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_FS_PROC_FLOW1={\
      gui_name="FS_PROC_FLOW1":start=0x24000a8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_FS_PROC_FLOW1_PRPENC_RO300={\
        gui_name="PRPENC_ROT_SRC_SEL":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_FS_PROC_FLOW1_PRPVF_ROT301={\
        gui_name="PRPVF_ROT_SRC_SEL":position=8:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_FS_PROC_FLOW1_PP_SRC_SEL={\
        gui_name="PP_SRC_SEL":position=12:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_FS_PROC_FLOW1_PP_ROT_SR302={\
        gui_name="PP_ROT_SRC_SEL":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_FS_PROC_FLOW1_VDI1_SRC_SEL={\
        gui_name="VDI1_SRC_SEL":position=20:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_FS_PROC_FLOW1_VDI3_SRC_SEL={\
        gui_name="VDI3_SRC_SEL":position=22:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_FS_PROC_FLOW1_PRP_SRC_SEL={\
        gui_name="PRP_SRC_SEL":position=24:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_FS_PROC_FLOW1_VDI_SRC_SEL={\
        gui_name="VDI_SRC_SEL":position=28:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_FS_PROC_FLOW1_ENC_IN_VALID={\
        gui_name="ENC_IN_VALID":position=30:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_FS_PROC_FLOW1_VF_IN_VALID={\
        gui_name="VF_IN_VALID":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_FS_PROC_FLOW2={\
      gui_name="FS_PROC_FLOW2":start=0x24000ac:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_FS_PROC_FLOW2_PRP_ENC_D303={\
        gui_name="PRP_ENC_DEST_SEL":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_FS_PROC_FLOW2_PRPVF_DES304={\
        gui_name="PRPVF_DEST_SEL":position=4:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_FS_PROC_FLOW2_PRPVF_ROT305={\
        gui_name="PRPVF_ROT_DEST_SEL":position=8:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_FS_PROC_FLOW2_PP_DEST_SEL={\
        gui_name="PP_DEST_SEL":position=12:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_FS_PROC_FLOW2_PP_ROT_DE306={\
        gui_name="PP_ROT_DEST_SEL":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_FS_PROC_FLOW2_PRPENC_RO307={\
        gui_name="PRPENC_ROT_DEST_SEL":position=20:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_FS_PROC_FLOW2_PRP_DEST_SEL={\
        gui_name="PRP_DEST_SEL":position=24:size=4:read_only=false\
      }\
    }\
    :Register.G_IPU_FS_PROC_FLOW3={\
      gui_name="FS_PROC_FLOW3":start=0x24000b0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_FS_PROC_FLOW3_SMFC0_DES308={\
        gui_name="SMFC0_DEST_SEL":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_FS_PROC_FLOW3_SMFC1_DES309={\
        gui_name="SMFC1_DEST_SEL":position=4:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_FS_PROC_FLOW3_SMFC2_DES310={\
        gui_name="SMFC2_DEST_SEL":position=7:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_FS_PROC_FLOW3_SMFC3_DES311={\
        gui_name="SMFC3_DEST_SEL":position=11:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_FS_PROC_FLOW3_VDOA_DEST312={\
        gui_name="VDOA_DEST_SEL":position=16:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_FS_PROC_FLOW3_EXT_SRC1_313={\
        gui_name="EXT_SRC1_DEST_SEL":position=20:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_FS_PROC_FLOW3_EXT_SRC2_314={\
        gui_name="EXT_SRC2_DEST_SEL":position=22:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_FS_PROC_FLOW3_VPU_DEST_SEL={\
        gui_name="VPU_DEST_SEL":position=24:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_FS_DISP_FLOW1={\
      gui_name="FS_DISP_FLOW1":start=0x24000b4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_FS_DISP_FLOW1_DP_SYNC0_315={\
        gui_name="DP_SYNC0_SRC_SEL":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_FS_DISP_FLOW1_DP_SYNC1_316={\
        gui_name="DP_SYNC1_SRC_SEL":position=4:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_FS_DISP_FLOW1_DP_ASYNC0317={\
        gui_name="DP_ASYNC0_SRC_SEL":position=8:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_FS_DISP_FLOW1_DP_ASYNC1318={\
        gui_name="DP_ASYNC1_SRC_SEL":position=12:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_FS_DISP_FLOW1_DC2_SRC_SEL={\
        gui_name="DC2_SRC_SEL":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_FS_DISP_FLOW1_DC1_SRC_SEL={\
        gui_name="DC1_SRC_SEL":position=20:size=4:read_only=false\
      }\
    }\
    :Register.G_IPU_FS_DISP_FLOW2={\
      gui_name="FS_DISP_FLOW2":start=0x24000b8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_FS_DISP_FLOW2_DP_ASYNC0319={\
        gui_name="DP_ASYNC0_ALT_SRC_SEL":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_FS_DISP_FLOW2_DP_ASYNC1320={\
        gui_name="DP_ASYNC1_ALT_SRC_SEL":position=4:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_FS_DISP_FLOW2_DC2_ALT_S321={\
        gui_name="DC2_ALT_SRC_SEL":position=16:size=4:read_only=false\
      }\
    }\
    :Register.G_IPU_SKIP={\
      gui_name="SKIP":start=0x24000bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_SKIP_CSI_MAX_RATIO_SKIP322={\
        gui_name="CSI_MAX_RATIO_SKIP_IC_ENC":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_SKIP_CSI_SKIP_IC_ENC={\
        gui_name="CSI_SKIP_IC_ENC":position=3:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_SKIP_CSI_MAX_RATIO_SKIP323={\
        gui_name="CSI_MAX_RATIO_SKIP_IC_VF":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_SKIP_CSI_SKIP_IC_VF={\
        gui_name="CSI_SKIP_IC_VF":position=11:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_SKIP_VDI_MAX_RATIO_SKIP={\
        gui_name="VDI_MAX_RATIO_SKIP":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_SKIP_VDI_SKIP={\
        gui_name="VDI_SKIP":position=20:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DISP_ALT_CONF={\
      gui_name="DISP_ALT_CONF":start=0x24000c0:length=4:\
      read_only=false:write_only=false\
    }\
    :Register.G_IPU_DISP_GEN={\
      gui_name="DISP_GEN":start=0x24000c4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DISP_GEN_DI0_DUAL_MODE={\
        gui_name="DI0_DUAL_MODE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_GEN_DI1_DUAL_MODE={\
        gui_name="DI1_DUAL_MODE":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_GEN_DC2_DOUBLE_FLOW={\
        gui_name="DC2_DOUBLE_FLOW":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_GEN_DP_ASYNC_DOUBL324={\
        gui_name="DP_ASYNC_DOUBLE_FLOW":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_GEN_DP_FG_EN_ASYNC0={\
        gui_name="DP_FG_EN_ASYNC0":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_GEN_DP_FG_EN_ASYNC1={\
        gui_name="DP_FG_EN_ASYNC1":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_GEN_DP_PIPE_CLR={\
        gui_name="DP_PIPE_CLR":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_GEN_MCU_DI_ID_8={\
        gui_name="MCU_DI_ID_8":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_GEN_MCU_DI_ID_9={\
        gui_name="MCU_DI_ID_9":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_GEN_MCU_T={\
        gui_name="MCU_T":position=18:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_GEN_MCU_MAX_BURST_325={\
        gui_name="MCU_MAX_BURST_STOP":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_GEN_CSI_VSYNC_DEST={\
        gui_name="CSI_VSYNC_DEST":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_GEN_DI0_COUNTER_RE326={\
        gui_name="DI0_COUNTER_RELEASE":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_GEN_DI1_COUNTER_RE327={\
        gui_name="DI1_COUNTER_RELEASE":position=25:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_DISP_ALT1={\
      gui_name="DISP_ALT1":start=0x24000c8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DISP_ALT1_RUN_VALUE_M1_328={\
        gui_name="RUN_VALUE_M1_ALT_0":position=0:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_ALT1_CNT_CLR_SEL_A329={\
        gui_name="CNT_CLR_SEL_ALT_0":position=12:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_ALT1_CNT_AUTO_RELO330={\
        gui_name="CNT_AUTO_RELOAD_ALT_0":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_ALT1_STEP_REPEAT_A331={\
        gui_name="STEP_REPEAT_ALT_0":position=16:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_ALT1_SEL_ALT_0={\
        gui_name="SEL_ALT_0":position=28:size=4:read_only=false\
      }\
    }\
    :Register.G_IPU_DISP_ALT2={\
      gui_name="DISP_ALT2":start=0x24000cc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DISP_ALT2_OFFSET_VALUE_332={\
        gui_name="OFFSET_VALUE_ALT_0":position=0:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_ALT2_OFFSET_RESOLU333={\
        gui_name="OFFSET_RESOLUTION_ALT_0":position=12:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_ALT2_RUN_RESOLUTIO334={\
        gui_name="RUN_RESOLUTION_ALT_0":position=16:size=3:read_only=false\
      }\
    }\
    :Register.G_IPU_DISP_ALT3={\
      gui_name="DISP_ALT3":start=0x24000d0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DISP_ALT3_RUN_VALUE_M1_335={\
        gui_name="RUN_VALUE_M1_ALT_1":position=0:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_ALT3_CNT_CLR_SEL_A336={\
        gui_name="CNT_CLR_SEL_ALT_1":position=12:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_ALT3_CNT_AUTO_RELO337={\
        gui_name="CNT_AUTO_RELOAD_ALT_1":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_ALT3_STEP_REPEAT_A338={\
        gui_name="STEP_REPEAT_ALT_1":position=16:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_ALT3_SEL_ALT_1={\
        gui_name="SEL_ALT_1":position=28:size=4:read_only=false\
      }\
    }\
    :Register.G_IPU_DISP_ALT4={\
      gui_name="DISP_ALT4":start=0x24000d4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DISP_ALT4_OFFSET_VALUE_339={\
        gui_name="OFFSET_VALUE_ALT_1":position=0:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_ALT4_OFFSET_RESOLU340={\
        gui_name="OFFSET_RESOLUTION_ALT_1":position=12:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_ALT4_RUN_RESOLUTIO341={\
        gui_name="RUN_RESOLUTION_ALT_1":position=16:size=3:read_only=false\
      }\
    }\
    :Register.G_IPU_SNOOP={\
      gui_name="SNOOP":start=0x24000d8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_SNOOP_AUTOREF_PER={\
        gui_name="AUTOREF_PER":position=0:size=10:read_only=false\
      }\
      :bit_fields.B_IPU_SNOOP_SNOOP2_SYNC_BYP={\
        gui_name="SNOOP2_SYNC_BYP":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_MEM_RST={\
      gui_name="MEM_RST":start=0x24000dc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_MEM_RST_RST_MEM_EN={\
        gui_name="RST_MEM_EN":position=0:size=23:read_only=false\
      }\
      :bit_fields.B_IPU_MEM_RST_RST_MEM_START={\
        gui_name="RST_MEM_START":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_PM={\
      gui_name="PM":start=0x24000e0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_PM_DI0_CLK_PERIOD_0={\
        gui_name="DI0_CLK_PERIOD_0":position=0:size=7:read_only=false\
      }\
      :bit_fields.B_IPU_PM_DI0_CLK_PERIOD_1={\
        gui_name="DI0_CLK_PERIOD_1":position=7:size=7:read_only=false\
      }\
      :bit_fields.B_IPU_PM_DI0_SRM_CLOCK_CHANGE342={\
        gui_name="DI0_SRM_CLOCK_CHANGE_MODE":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_PM_CLCOK_MODE_STAT={\
        gui_name="CLCOK_MODE_STAT":position=15:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_PM_DI1_CLK_PERIOD_0={\
        gui_name="DI1_CLK_PERIOD_0":position=16:size=7:read_only=false\
      }\
      :bit_fields.B_IPU_PM_DI1_CLK_PERIOD_1={\
        gui_name="DI1_CLK_PERIOD_1":position=23:size=7:read_only=false\
      }\
      :bit_fields.B_IPU_PM_DI1_SRM_CLOCK_CHANGE343={\
        gui_name="DI1_SRM_CLOCK_CHANGE_MODE":position=30:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_PM_LPSR_MODE={\
        gui_name="LPSR_MODE":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_GPR={\
      gui_name="GPR":start=0x24000e4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_GPR_IPU_GPN={\
        gui_name="IPU_GPN":position=0:size=19:read_only=false\
      }\
      :bit_fields.B_IPU_GPR_VF_TSTAT_CLR={\
        gui_name="VF_TSTAT_CLR":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_GPR_IPU_CH_BUF2_RDY0_CLR={\
        gui_name="IPU_CH_BUF2_RDY0_CLR":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_GPR_IPU_CH_BUF2_RDY1_CLR={\
        gui_name="IPU_CH_BUF2_RDY1_CLR":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_GPR_IPU_DI0_CLK_CHANGE_344={\
        gui_name="IPU_DI0_CLK_CHANGE_ACK_DIS":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_GPR_IPU_DI1_CLK_CHANGE_345={\
        gui_name="IPU_DI1_CLK_CHANGE_ACK_DIS":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_GPR_IPU_ALT_CH_BUF0_RDY346={\
        gui_name="IPU_ALT_CH_BUF0_RDY0_CLR":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_GPR_IPU_ALT_CH_BUF0_RDY347={\
        gui_name="IPU_ALT_CH_BUF0_RDY1_CLR":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_GPR_IPU_ALT_CH_BUF1_RDY348={\
        gui_name="IPU_ALT_CH_BUF1_RDY0_CLR":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_GPR_IPU_ALT_CH_BUF1_RDY349={\
        gui_name="IPU_ALT_CH_BUF1_RDY1_CLR":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_GPR_IPU_CH_BUF0_RDY0_CLR={\
        gui_name="IPU_CH_BUF0_RDY0_CLR":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_GPR_IPU_CH_BUF0_RDY1_CLR={\
        gui_name="IPU_CH_BUF0_RDY1_CLR":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_GPR_IPU_CH_BUF1_RDY0_CLR={\
        gui_name="IPU_CH_BUF1_RDY0_CLR":position=30:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_GPR_IPU_CH_BUF1_RDY1_CLR={\
        gui_name="IPU_CH_BUF1_RDY1_CLR":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_CH_DB_MODE_SEL0={\
      gui_name="CH_DB_MODE_SEL0":start=0x2400150:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CH_DB_MODE_SEL0_DMA_CH_350={\
        gui_name="DMA_CH_DB_MODE_SEL_0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL0_DMA_CH_351={\
        gui_name="DMA_CH_DB_MODE_SEL_1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL0_DMA_CH_352={\
        gui_name="DMA_CH_DB_MODE_SEL_2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL0_DMA_CH_353={\
        gui_name="DMA_CH_DB_MODE_SEL_3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL0_DMA_CH_354={\
        gui_name="DMA_CH_DB_MODE_SEL_5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL0_DMA_CH_355={\
        gui_name="DMA_CH_DB_MODE_SEL_8":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL0_DMA_CH_356={\
        gui_name="DMA_CH_DB_MODE_SEL_9":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL0_DMA_CH_357={\
        gui_name="DMA_CH_DB_MODE_SEL_10":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL0_DMA_CH_358={\
        gui_name="DMA_CH_DB_MODE_SEL_11":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL0_DMA_CH_359={\
        gui_name="DMA_CH_DB_MODE_SEL_12":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL0_DMA_CH_360={\
        gui_name="DMA_CH_DB_MODE_SEL_13":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL0_DMA_CH_361={\
        gui_name="DMA_CH_DB_MODE_SEL_14":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL0_DMA_CH_362={\
        gui_name="DMA_CH_DB_MODE_SEL_15":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL0_DMA_CH_363={\
        gui_name="DMA_CH_DB_MODE_SEL_17":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL0_DMA_CH_364={\
        gui_name="DMA_CH_DB_MODE_SEL_18":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL0_DMA_CH_365={\
        gui_name="DMA_CH_DB_MODE_SEL_19":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL0_DMA_CH_366={\
        gui_name="DMA_CH_DB_MODE_SEL_20":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL0_DMA_CH_367={\
        gui_name="DMA_CH_DB_MODE_SEL_21":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL0_DMA_CH_368={\
        gui_name="DMA_CH_DB_MODE_SEL_22":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL0_DMA_CH_369={\
        gui_name="DMA_CH_DB_MODE_SEL_23":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL0_DMA_CH_370={\
        gui_name="DMA_CH_DB_MODE_SEL_24":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL0_DMA_CH_371={\
        gui_name="DMA_CH_DB_MODE_SEL_25":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL0_DMA_CH_372={\
        gui_name="DMA_CH_DB_MODE_SEL_26":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL0_DMA_CH_373={\
        gui_name="DMA_CH_DB_MODE_SEL_27":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL0_DMA_CH_374={\
        gui_name="DMA_CH_DB_MODE_SEL_28":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL0_DMA_CH_375={\
        gui_name="DMA_CH_DB_MODE_SEL_29":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL0_DMA_CH_376={\
        gui_name="DMA_CH_DB_MODE_SEL_31":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_CH_DB_MODE_SEL1={\
      gui_name="CH_DB_MODE_SEL1":start=0x2400154:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CH_DB_MODE_SEL1_DMA_CH_377={\
        gui_name="DMA_CH_DB_MODE_SEL_33":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL1_DMA_CH_378={\
        gui_name="DMA_CH_DB_MODE_SEL_40":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL1_DMA_CH_379={\
        gui_name="DMA_CH_DB_MODE_SEL_41":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL1_DMA_CH_380={\
        gui_name="DMA_CH_DB_MODE_SEL_42":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL1_DMA_CH_381={\
        gui_name="DMA_CH_DB_MODE_SEL_43":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL1_DMA_CH_382={\
        gui_name="DMA_CH_DB_MODE_SEL_44":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL1_DMA_CH_383={\
        gui_name="DMA_CH_DB_MODE_SEL_45":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL1_DMA_CH_384={\
        gui_name="DMA_CH_DB_MODE_SEL_46":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL1_DMA_CH_385={\
        gui_name="DMA_CH_DB_MODE_SEL_47":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL1_DMA_CH_386={\
        gui_name="DMA_CH_DB_MODE_SEL_48":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL1_DMA_CH_387={\
        gui_name="DMA_CH_DB_MODE_SEL_49":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL1_DMA_CH_388={\
        gui_name="DMA_CH_DB_MODE_SEL_50":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL1_DMA_CH_389={\
        gui_name="DMA_CH_DB_MODE_SEL_51":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL1_DMA_CH_390={\
        gui_name="DMA_CH_DB_MODE_SEL_52":position=20:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_ALT_CH_DB_MODE_SEL0={\
      gui_name="ALT_CH_DB_MODE_SEL0":start=0x2400168:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_ALT_CH_DB_MODE_SEL0_DMA391={\
        gui_name="DMA_CH_ALT_DB_MODE_SEL_4":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_ALT_CH_DB_MODE_SEL0_DMA392={\
        gui_name="DMA_CH_ALT_DB_MODE_SEL_5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_ALT_CH_DB_MODE_SEL0_DMA393={\
        gui_name="DMA_CH_ALT_DB_MODE_SEL_6":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_ALT_CH_DB_MODE_SEL0_DMA394={\
        gui_name="DMA_CH_ALT_DB_MODE_SEL_7":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_ALT_CH_DB_MODE_SEL0_DMA395={\
        gui_name="DMA_CH_ALT_DB_MODE_SEL_24":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_ALT_CH_DB_MODE_SEL0_DMA396={\
        gui_name="DMA_CH_ALT_DB_MODE_SEL_29":position=29:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_ALT_CH_DB_MODE_SEL1={\
      gui_name="ALT_CH_DB_MODE_SEL1":start=0x240016c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_ALT_CH_DB_MODE_SEL1_DMA397={\
        gui_name="DMA_CH_ALT_DB_MODE_SEL_33":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_ALT_CH_DB_MODE_SEL1_DMA398={\
        gui_name="DMA_CH_ALT_DB_MODE_SEL_41":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_ALT_CH_DB_MODE_SEL1_DMA399={\
        gui_name="DMA_CH_ALT_DB_MODE_SEL_52":position=20:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_ALT_CH_TRB_MODE_SEL0={\
      gui_name="ALT_CH_TRB_MODE_SEL0":start=0x2400178:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_ALT_CH_TRB_MODE_SEL0_DM400={\
        gui_name="DMA_CH_TRB_MODE_SEL_8":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_ALT_CH_TRB_MODE_SEL0_DM401={\
        gui_name="DMA_CH_TRB_MODE_SEL_9":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_ALT_CH_TRB_MODE_SEL0_DM402={\
        gui_name="DMA_CH_TRB_MODE_SEL_10":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_ALT_CH_TRB_MODE_SEL0_DM403={\
        gui_name="DMA_CH_TRB_MODE_SEL_13":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_ALT_CH_TRB_MODE_SEL0_DM404={\
        gui_name="DMA_CH_TRB_MODE_SEL_21":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_ALT_CH_TRB_MODE_SEL0_DM405={\
        gui_name="DMA_CH_TRB_MODE_SEL_23":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_ALT_CH_TRB_MODE_SEL0_DM406={\
        gui_name="DMA_CH_TRB_MODE_SEL_27":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_ALT_CH_TRB_MODE_SEL0_DM407={\
        gui_name="DMA_CH_TRB_MODE_SEL_28":position=28:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_ALT_CH_TRB_MODE_SEL1={\
      gui_name="ALT_CH_TRB_MODE_SEL1":start=0x240017c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_ALT_CH_TRB_MODE_SEL1_DM408={\
        gui_name="DMA_CH_TRB_MODE_SEL_N":position=0:size=32:read_only=true\
      }\
    }\
    :Register.G_IPU_INT_STAT_1={\
      gui_name="INT_STAT_1":start=0x2400200:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_0={\
        gui_name="IDMAC_EOF_0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_1={\
        gui_name="IDMAC_EOF_1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_2={\
        gui_name="IDMAC_EOF_2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_3={\
        gui_name="IDMAC_EOF_3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_5={\
        gui_name="IDMAC_EOF_5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_8={\
        gui_name="IDMAC_EOF_8":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_9={\
        gui_name="IDMAC_EOF_9":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_10={\
        gui_name="IDMAC_EOF_10":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_11={\
        gui_name="IDMAC_EOF_11":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_12={\
        gui_name="IDMAC_EOF_12":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_13={\
        gui_name="IDMAC_EOF_13":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_14={\
        gui_name="IDMAC_EOF_14":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_15={\
        gui_name="IDMAC_EOF_15":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_17={\
        gui_name="IDMAC_EOF_17":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_18={\
        gui_name="IDMAC_EOF_18":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_19={\
        gui_name="IDMAC_EOF_19":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_20={\
        gui_name="IDMAC_EOF_20":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_21={\
        gui_name="IDMAC_EOF_21":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_22={\
        gui_name="IDMAC_EOF_22":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_23={\
        gui_name="IDMAC_EOF_23":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_24={\
        gui_name="IDMAC_EOF_24":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_25={\
        gui_name="IDMAC_EOF_25":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_26={\
        gui_name="IDMAC_EOF_26":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_27={\
        gui_name="IDMAC_EOF_27":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_28={\
        gui_name="IDMAC_EOF_28":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_29={\
        gui_name="IDMAC_EOF_29":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_31={\
        gui_name="IDMAC_EOF_31":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_STAT_2={\
      gui_name="INT_STAT_2":start=0x2400204:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_STAT_2_IDMAC_EOF_33={\
        gui_name="IDMAC_EOF_33":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_2_IDMAC_EOF_40={\
        gui_name="IDMAC_EOF_40":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_2_IDMAC_EOF_41={\
        gui_name="IDMAC_EOF_41":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_2_IDMAC_EOF_42={\
        gui_name="IDMAC_EOF_42":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_2_IDMAC_EOF_43={\
        gui_name="IDMAC_EOF_43":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_2_IDMAC_EOF_44={\
        gui_name="IDMAC_EOF_44":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_2_IDMAC_EOF_45={\
        gui_name="IDMAC_EOF_45":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_2_IDMAC_EOF_46={\
        gui_name="IDMAC_EOF_46":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_2_IDMAC_EOF_47={\
        gui_name="IDMAC_EOF_47":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_2_IDMAC_EOF_48={\
        gui_name="IDMAC_EOF_48":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_2_IDMAC_EOF_49={\
        gui_name="IDMAC_EOF_49":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_2_IDMAC_EOF_50={\
        gui_name="IDMAC_EOF_50":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_2_IDMAC_EOF_51={\
        gui_name="IDMAC_EOF_51":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_2_IDMAC_EOF_52={\
        gui_name="IDMAC_EOF_52":position=20:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_STAT_3={\
      gui_name="INT_STAT_3":start=0x2400208:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_0={\
        gui_name="IDMAC_NFACK_0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_1={\
        gui_name="IDMAC_NFACK_1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_2={\
        gui_name="IDMAC_NFACK_2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_3={\
        gui_name="IDMAC_NFACK_3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_5={\
        gui_name="IDMAC_NFACK_5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_8={\
        gui_name="IDMAC_NFACK_8":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_9={\
        gui_name="IDMAC_NFACK_9":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_10={\
        gui_name="IDMAC_NFACK_10":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_11={\
        gui_name="IDMAC_NFACK_11":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_12={\
        gui_name="IDMAC_NFACK_12":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_13={\
        gui_name="IDMAC_NFACK_13":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_14={\
        gui_name="IDMAC_NFACK_14":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_15={\
        gui_name="IDMAC_NFACK_15":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_17={\
        gui_name="IDMAC_NFACK_17":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_18={\
        gui_name="IDMAC_NFACK_18":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_19={\
        gui_name="IDMAC_NFACK_19":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_20={\
        gui_name="IDMAC_NFACK_20":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_21={\
        gui_name="IDMAC_NFACK_21":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_22={\
        gui_name="IDMAC_NFACK_22":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_23={\
        gui_name="IDMAC_NFACK_23":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_24={\
        gui_name="IDMAC_NFACK_24":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_25={\
        gui_name="IDMAC_NFACK_25":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_26={\
        gui_name="IDMAC_NFACK_26":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_27={\
        gui_name="IDMAC_NFACK_27":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_28={\
        gui_name="IDMAC_NFACK_28":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_29={\
        gui_name="IDMAC_NFACK_29":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_31={\
        gui_name="IDMAC_NFACK_31":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_STAT_4={\
      gui_name="INT_STAT_4":start=0x240020c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_STAT_4_IDMAC_NFACK_33={\
        gui_name="IDMAC_NFACK_33":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_4_IDMAC_NFACK_40={\
        gui_name="IDMAC_NFACK_40":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_4_IDMAC_NFACK_41={\
        gui_name="IDMAC_NFACK_41":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_4_IDMAC_NFACK_42={\
        gui_name="IDMAC_NFACK_42":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_4_IDMAC_NFACK_43={\
        gui_name="IDMAC_NFACK_43":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_4_IDMAC_NFACK_44={\
        gui_name="IDMAC_NFACK_44":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_4_IDMAC_NFACK_45={\
        gui_name="IDMAC_NFACK_45":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_4_IDMAC_NFACK_46={\
        gui_name="IDMAC_NFACK_46":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_4_IDMAC_NFACK_47={\
        gui_name="IDMAC_NFACK_47":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_4_IDMAC_NFACK_48={\
        gui_name="IDMAC_NFACK_48":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_4_IDMAC_NFACK_49={\
        gui_name="IDMAC_NFACK_49":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_4_IDMAC_NFACK_50={\
        gui_name="IDMAC_NFACK_50":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_4_IDMAC_NFACK_51={\
        gui_name="IDMAC_NFACK_51":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_4_IDMAC_NFACK_52={\
        gui_name="IDMAC_NFACK_52":position=20:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_STAT_5={\
      gui_name="INT_STAT_5":start=0x2400210:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO409={\
        gui_name="IDMAC_NFB4EOF_ERR_0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO410={\
        gui_name="IDMAC_NFB4EOF_ERR_1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO411={\
        gui_name="IDMAC_NFB4EOF_ERR_2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO412={\
        gui_name="IDMAC_NFB4EOF_ERR_3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO413={\
        gui_name="IDMAC_NFB4EOF_ERR_5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO414={\
        gui_name="IDMAC_NFB4EOF_ERR_8":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO415={\
        gui_name="IDMAC_NFB4EOF_ERR_9":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO416={\
        gui_name="IDMAC_NFB4EOF_ERR_10":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO417={\
        gui_name="IDMAC_NFB4EOF_ERR_11":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO418={\
        gui_name="IDMAC_NFB4EOF_ERR_12":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO419={\
        gui_name="IDMAC_NFB4EOF_ERR_13":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO420={\
        gui_name="IDMAC_NFB4EOF_ERR_14":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO421={\
        gui_name="IDMAC_NFB4EOF_ERR_15":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO422={\
        gui_name="IDMAC_NFB4EOF_ERR_17":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO423={\
        gui_name="IDMAC_NFB4EOF_ERR_18":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO424={\
        gui_name="IDMAC_NFB4EOF_ERR_19":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO425={\
        gui_name="IDMAC_NFB4EOF_ERR_20":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO426={\
        gui_name="IDMAC_NFB4EOF_ERR_21":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO427={\
        gui_name="IDMAC_NFB4EOF_ERR_22":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO428={\
        gui_name="IDMAC_NFB4EOF_ERR_23":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO429={\
        gui_name="IDMAC_NFB4EOF_ERR_24":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO430={\
        gui_name="IDMAC_NFB4EOF_ERR_25":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO431={\
        gui_name="IDMAC_NFB4EOF_ERR_26":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO432={\
        gui_name="IDMAC_NFB4EOF_ERR_27":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO433={\
        gui_name="IDMAC_NFB4EOF_ERR_28":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO434={\
        gui_name="IDMAC_NFB4EOF_ERR_29":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO435={\
        gui_name="IDMAC_NFB4EOF_ERR_31":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_STAT_6={\
      gui_name="INT_STAT_6":start=0x2400214:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_STAT_6_IDMAC_NFB4EO436={\
        gui_name="IDMAC_NFB4EOF_ERR_33":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_6_IDMAC_NFB4EO437={\
        gui_name="IDMAC_NFB4EOF_ERR_40":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_6_IDMAC_NFB4EO438={\
        gui_name="IDMAC_NFB4EOF_ERR_41":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_6_IDMAC_NFB4EO439={\
        gui_name="IDMAC_NFB4EOF_ERR_42":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_6_IDMAC_NFB4EO440={\
        gui_name="IDMAC_NFB4EOF_ERR_43":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_6_IDMAC_NFB4EO441={\
        gui_name="IDMAC_NFB4EOF_ERR_44":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_6_IDMAC_NFB4EO442={\
        gui_name="IDMAC_NFB4EOF_ERR_45":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_6_IDMAC_NFB4EO443={\
        gui_name="IDMAC_NFB4EOF_ERR_46":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_6_IDMAC_NFB4EO444={\
        gui_name="IDMAC_NFB4EOF_ERR_47":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_6_IDMAC_NFB4EO445={\
        gui_name="IDMAC_NFB4EOF_ERR_48":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_6_IDMAC_NFB4EO446={\
        gui_name="IDMAC_NFB4EOF_ERR_49":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_6_IDMAC_NFB4EO447={\
        gui_name="IDMAC_NFB4EOF_ERR_50":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_6_IDMAC_NFB4EO448={\
        gui_name="IDMAC_NFB4EOF_ERR_51":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_6_IDMAC_NFB4EO449={\
        gui_name="IDMAC_NFB4EOF_ERR_52":position=20:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_STAT_7={\
      gui_name="INT_STAT_7":start=0x2400218:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_STAT_7_IDMAC_EOS_EN_19={\
        gui_name="IDMAC_EOS_EN_19":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_7_IDMAC_EOS_EN_23={\
        gui_name="IDMAC_EOS_EN_23":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_7_IDMAC_EOS_EN_24={\
        gui_name="IDMAC_EOS_EN_24":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_7_IDMAC_EOS_EN_25={\
        gui_name="IDMAC_EOS_EN_25":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_7_IDMAC_EOS_EN_26={\
        gui_name="IDMAC_EOS_EN_26":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_7_IDMAC_EOS_EN_27={\
        gui_name="IDMAC_EOS_EN_27":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_7_IDMAC_EOS_EN_28={\
        gui_name="IDMAC_EOS_EN_28":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_7_IDMAC_EOS_EN_29={\
        gui_name="IDMAC_EOS_EN_29":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_7_IDMAC_EOS_EN_31={\
        gui_name="IDMAC_EOS_EN_31":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_STAT_8={\
      gui_name="INT_STAT_8":start=0x240021c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_STAT_8_IDMAC_EOS_EN_33={\
        gui_name="IDMAC_EOS_EN_33":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_8_IDMAC_EOS_EN_41={\
        gui_name="IDMAC_EOS_EN_41":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_8_IDMAC_EOS_EN_42={\
        gui_name="IDMAC_EOS_EN_42":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_8_IDMAC_EOS_EN_43={\
        gui_name="IDMAC_EOS_EN_43":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_8_IDMAC_EOS_EN_44={\
        gui_name="IDMAC_EOS_EN_44":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_8_IDMAC_EOS_EN_51={\
        gui_name="IDMAC_EOS_EN_51":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_8_IDMAC_EOS_EN_52={\
        gui_name="IDMAC_EOS_EN_52":position=20:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_STAT_9={\
      gui_name="INT_STAT_9":start=0x2400220:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_STAT_9_VDI_FIFO1_OVF={\
        gui_name="VDI_FIFO1_OVF":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_9_IC_BAYER_BUF450={\
        gui_name="IC_BAYER_BUF_OVF":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_9_IC_ENC_BUF_OVF={\
        gui_name="IC_ENC_BUF_OVF":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_9_IC_VF_BUF_OVF={\
        gui_name="IC_VF_BUF_OVF":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_9_CSI0_PUPE={\
        gui_name="CSI0_PUPE":position=30:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_9_CSI1_PUPE={\
        gui_name="CSI1_PUPE":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_STAT_10={\
      gui_name="INT_STAT_10":start=0x2400224:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_STAT_10_SMFC0_FRM_LOST={\
        gui_name="SMFC0_FRM_LOST":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_10_SMFC1_FRM_LOST={\
        gui_name="SMFC1_FRM_LOST":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_10_SMFC2_FRM_LOST={\
        gui_name="SMFC2_FRM_LOST":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_10_SMFC3_FRM_LOST={\
        gui_name="SMFC3_FRM_LOST":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_10_DC_TEARING_451={\
        gui_name="DC_TEARING_ERR_1":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_10_DC_TEARING_452={\
        gui_name="DC_TEARING_ERR_2":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_10_DC_TEARING_453={\
        gui_name="DC_TEARING_ERR_6":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_10_DI0_SYNC_DI454={\
        gui_name="DI0_SYNC_DISP_ERR":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_10_DI1_SYNC_DI455={\
        gui_name="DI1_SYNC_DISP_ERR":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_10_DI0_TIME_OU456={\
        gui_name="DI0_TIME_OUT_ERR":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_10_DI1_TIME_OU457={\
        gui_name="DI1_TIME_OUT_ERR":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_10_IC_VF_FRM_L458={\
        gui_name="IC_VF_FRM_LOST_ERR":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_10_IC_ENC_FRM_459={\
        gui_name="IC_ENC_FRM_LOST_ERR":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_10_IC_BAYER_FR460={\
        gui_name="IC_BAYER_FRM_LOST_ERR":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_10_NON_PRIVILE461={\
        gui_name="NON_PRIVILEGED_ACC_ERR":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_10_AXIW_ERR={\
        gui_name="AXIW_ERR":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_10_AXIR_ERR={\
        gui_name="AXIR_ERR":position=30:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_STAT_11={\
      gui_name="INT_STAT_11":start=0x2400228:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_STAT_11_IDMAC_EOBND462={\
        gui_name="IDMAC_EOBND_EN_0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_11_IDMAC_EOBND463={\
        gui_name="IDMAC_EOBND_EN_1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_11_IDMAC_EOBND464={\
        gui_name="IDMAC_EOBND_EN_2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_11_IDMAC_EOBND465={\
        gui_name="IDMAC_EOBND_EN_3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_11_IDMAC_EOBND466={\
        gui_name="IDMAC_EOBND_EN_5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_11_IDMAC_EOBND467={\
        gui_name="IDMAC_EOBND_EN_11":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_11_IDMAC_EOBND468={\
        gui_name="IDMAC_EOBND_EN_12":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_11_IDMAC_EOBND469={\
        gui_name="IDMAC_EOBND_EN_20":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_11_IDMAC_EOBND470={\
        gui_name="IDMAC_EOBND_EN_21":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_11_IDMAC_EOBND471={\
        gui_name="IDMAC_EOBND_EN_22":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_11_IDMAC_EOBND472={\
        gui_name="IDMAC_EOBND_EN_25":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_11_IDMAC_EOBND473={\
        gui_name="IDMAC_EOBND_EN_26":position=26:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_STAT_12={\
      gui_name="INT_STAT_12":start=0x240022c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_STAT_12_IDMAC_EOBND474={\
        gui_name="IDMAC_EOBND_EN_45":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_12_IDMAC_EOBND475={\
        gui_name="IDMAC_EOBND_EN_46":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_12_IDMAC_EOBND476={\
        gui_name="IDMAC_EOBND_EN_47":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_12_IDMAC_EOBND477={\
        gui_name="IDMAC_EOBND_EN_48":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_12_IDMAC_EOBND478={\
        gui_name="IDMAC_EOBND_EN_49":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_12_IDMAC_EOBND479={\
        gui_name="IDMAC_EOBND_EN_50":position=18:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_STAT_13={\
      gui_name="INT_STAT_13":start=0x2400230:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_0={\
        gui_name="IDMAC_TH_0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_1={\
        gui_name="IDMAC_TH_1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_2={\
        gui_name="IDMAC_TH_2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_3={\
        gui_name="IDMAC_TH_3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_5={\
        gui_name="IDMAC_TH_5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_8={\
        gui_name="IDMAC_TH_8":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_9={\
        gui_name="IDMAC_TH_9":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_10={\
        gui_name="IDMAC_TH_10":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_11={\
        gui_name="IDMAC_TH_11":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_12={\
        gui_name="IDMAC_TH_12":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_13={\
        gui_name="IDMAC_TH_13":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_14={\
        gui_name="IDMAC_TH_14":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_15={\
        gui_name="IDMAC_TH_15":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_17={\
        gui_name="IDMAC_TH_17":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_18={\
        gui_name="IDMAC_TH_18":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_19={\
        gui_name="IDMAC_TH_19":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_20={\
        gui_name="IDMAC_TH_20":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_21={\
        gui_name="IDMAC_TH_21":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_22={\
        gui_name="IDMAC_TH_22":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_23={\
        gui_name="IDMAC_TH_23":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_24={\
        gui_name="IDMAC_TH_24":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_25={\
        gui_name="IDMAC_TH_25":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_26={\
        gui_name="IDMAC_TH_26":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_27={\
        gui_name="IDMAC_TH_27":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_28={\
        gui_name="IDMAC_TH_28":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_29={\
        gui_name="IDMAC_TH_29":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_31={\
        gui_name="IDMAC_TH_31":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_STAT_14={\
      gui_name="INT_STAT_14":start=0x2400234:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_STAT_14_IDMAC_TH_33={\
        gui_name="IDMAC_TH_33":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_14_IDMAC_TH_40={\
        gui_name="IDMAC_TH_40":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_14_IDMAC_TH_41={\
        gui_name="IDMAC_TH_41":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_14_IDMAC_TH_42={\
        gui_name="IDMAC_TH_42":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_14_IDMAC_TH_43={\
        gui_name="IDMAC_TH_43":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_14_IDMAC_TH_44={\
        gui_name="IDMAC_TH_44":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_14_IDMAC_TH_45={\
        gui_name="IDMAC_TH_45":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_14_IDMAC_TH_46={\
        gui_name="IDMAC_TH_46":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_14_IDMAC_TH_47={\
        gui_name="IDMAC_TH_47":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_14_IDMAC_TH_48={\
        gui_name="IDMAC_TH_48":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_14_IDMAC_TH_49={\
        gui_name="IDMAC_TH_49":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_14_IDMAC_TH_50={\
        gui_name="IDMAC_TH_50":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_14_IDMAC_TH_51={\
        gui_name="IDMAC_TH_51":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_14_IDMAC_TH_52={\
        gui_name="IDMAC_TH_52":position=20:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_STAT_15={\
      gui_name="INT_STAT_15":start=0x2400238:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_STAT_15_SNOOPING1_INT={\
        gui_name="SNOOPING1_INT":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_SNOOPING2_INT={\
        gui_name="SNOOPING2_INT":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DP_SF_START={\
        gui_name="DP_SF_START":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DP_SF_END={\
        gui_name="DP_SF_END":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DP_ASF_START={\
        gui_name="DP_ASF_START":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DP_ASF_END={\
        gui_name="DP_ASF_END":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DP_SF_BRAKE={\
        gui_name="DP_SF_BRAKE":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DP_ASF_BRAKE={\
        gui_name="DP_ASF_BRAKE":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DC_FC_0={\
        gui_name="DC_FC_0":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DC_FC_1={\
        gui_name="DC_FC_1":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DC_FC_2={\
        gui_name="DC_FC_2":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DC_FC_3={\
        gui_name="DC_FC_3":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DC_FC_4={\
        gui_name="DC_FC_4":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DC_FC_6={\
        gui_name="DC_FC_6":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DI_VSYNC_PRE_0={\
        gui_name="DI_VSYNC_PRE_0":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DI_VSYNC_PRE_1={\
        gui_name="DI_VSYNC_PRE_1":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DC_DP_START={\
        gui_name="DC_DP_START":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DC_ASYNC_STOP={\
        gui_name="DC_ASYNC_STOP":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DI0_CNT_EN_480={\
        gui_name="DI0_CNT_EN_PRE_0":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DI0_CNT_EN_481={\
        gui_name="DI0_CNT_EN_PRE_1":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DI0_CNT_EN_482={\
        gui_name="DI0_CNT_EN_PRE_2":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DI0_CNT_EN_483={\
        gui_name="DI0_CNT_EN_PRE_3":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DI0_CNT_EN_484={\
        gui_name="DI0_CNT_EN_PRE_4":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DI0_CNT_EN_485={\
        gui_name="DI0_CNT_EN_PRE_5":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DI0_CNT_EN_486={\
        gui_name="DI0_CNT_EN_PRE_6":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DI0_CNT_EN_487={\
        gui_name="DI0_CNT_EN_PRE_7":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DI0_CNT_EN_488={\
        gui_name="DI0_CNT_EN_PRE_8":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DI0_CNT_EN_489={\
        gui_name="DI0_CNT_EN_PRE_9":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DI0_CNT_EN_490={\
        gui_name="DI0_CNT_EN_PRE_10":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DI1_DISP_CL491={\
        gui_name="DI1_DISP_CLK_EN_PRE":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DI1_CNT_EN_492={\
        gui_name="DI1_CNT_EN_PRE_3":position=30:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DI1_CNT_EN_493={\
        gui_name="DI1_CNT_EN_PRE_8":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_CUR_BUF_0={\
      gui_name="CUR_BUF_0":start=0x240023c:length=4:\
      read_only=true:write_only=false\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BUF_0={\
        gui_name="DMA_CH_CUR_BUF_0":position=0:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BUF_1={\
        gui_name="DMA_CH_CUR_BUF_1":position=1:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BUF_2={\
        gui_name="DMA_CH_CUR_BUF_2":position=2:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BUF_3={\
        gui_name="DMA_CH_CUR_BUF_3":position=3:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BUF_5={\
        gui_name="DMA_CH_CUR_BUF_5":position=5:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BUF_8={\
        gui_name="DMA_CH_CUR_BUF_8":position=8:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BUF_9={\
        gui_name="DMA_CH_CUR_BUF_9":position=9:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BU494={\
        gui_name="DMA_CH_CUR_BUF_10":position=10:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BU495={\
        gui_name="DMA_CH_CUR_BUF_11":position=11:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BU496={\
        gui_name="DMA_CH_CUR_BUF_12":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BU497={\
        gui_name="DMA_CH_CUR_BUF_13":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BU498={\
        gui_name="DMA_CH_CUR_BUF_14":position=14:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BU499={\
        gui_name="DMA_CH_CUR_BUF_15":position=15:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BU500={\
        gui_name="DMA_CH_CUR_BUF_17":position=17:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BU501={\
        gui_name="DMA_CH_CUR_BUF_18":position=18:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BU502={\
        gui_name="DMA_CH_CUR_BUF_19":position=19:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BU503={\
        gui_name="DMA_CH_CUR_BUF_20":position=20:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BU504={\
        gui_name="DMA_CH_CUR_BUF_21":position=21:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BU505={\
        gui_name="DMA_CH_CUR_BUF_22":position=22:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BU506={\
        gui_name="DMA_CH_CUR_BUF_23":position=23:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BU507={\
        gui_name="DMA_CH_CUR_BUF_24":position=24:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BU508={\
        gui_name="DMA_CH_CUR_BUF_25":position=25:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BU509={\
        gui_name="DMA_CH_CUR_BUF_26":position=26:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BU510={\
        gui_name="DMA_CH_CUR_BUF_27":position=27:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BU511={\
        gui_name="DMA_CH_CUR_BUF_28":position=28:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BU512={\
        gui_name="DMA_CH_CUR_BUF_29":position=29:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BU513={\
        gui_name="DMA_CH_CUR_BUF_31":position=31:size=1:read_only=true\
      }\
    }\
    :Register.G_IPU_CUR_BUF_1={\
      gui_name="CUR_BUF_1":start=0x2400240:length=4:\
      read_only=true:write_only=false\
      :bit_fields.B_IPU_CUR_BUF_1_DMA_CH_CUR_BU514={\
        gui_name="DMA_CH_CUR_BUF_33":position=1:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_1_DMA_CH_CUR_BU515={\
        gui_name="DMA_CH_CUR_BUF_40":position=8:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_1_DMA_CH_CUR_BU516={\
        gui_name="DMA_CH_CUR_BUF_41":position=9:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_1_DMA_CH_CUR_BU517={\
        gui_name="DMA_CH_CUR_BUF_42":position=10:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_1_DMA_CH_CUR_BU518={\
        gui_name="DMA_CH_CUR_BUF_43":position=11:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_1_DMA_CH_CUR_BU519={\
        gui_name="DMA_CH_CUR_BUF_44":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_1_DMA_CH_CUR_BU520={\
        gui_name="DMA_CH_CUR_BUF_45":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_1_DMA_CH_CUR_BU521={\
        gui_name="DMA_CH_CUR_BUF_46":position=14:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_1_DMA_CH_CUR_BU522={\
        gui_name="DMA_CH_CUR_BUF_47":position=15:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_1_DMA_CH_CUR_BU523={\
        gui_name="DMA_CH_CUR_BUF_48":position=16:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_1_DMA_CH_CUR_BU524={\
        gui_name="DMA_CH_CUR_BUF_49":position=17:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_1_DMA_CH_CUR_BU525={\
        gui_name="DMA_CH_CUR_BUF_50":position=18:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_1_DMA_CH_CUR_BU526={\
        gui_name="DMA_CH_CUR_BUF_51":position=19:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_1_DMA_CH_CUR_BU527={\
        gui_name="DMA_CH_CUR_BUF_52":position=20:size=1:read_only=true\
      }\
    }\
    :Register.G_IPU_ALT_CUR_0={\
      gui_name="ALT_CUR_0":start=0x2400244:length=4:\
      read_only=true:write_only=false\
      :bit_fields.B_IPU_ALT_CUR_0_DMA_CH_ALT_CU528={\
        gui_name="DMA_CH_ALT_CUR_BUF_24":position=24:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_ALT_CUR_0_DMA_CH_ALT_CU529={\
        gui_name="DMA_CH_ALT_CUR_BUF_29":position=29:size=1:read_only=true\
      }\
    }\
    :Register.G_IPU_ALT_CUR_1={\
      gui_name="ALT_CUR_1":start=0x2400248:length=4:\
      read_only=true:write_only=false\
      :bit_fields.B_IPU_ALT_CUR_1_DMA_CH_ALT_CU530={\
        gui_name="DMA_CH_ALT_CUR_BUF_N1":position=1:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_ALT_CUR_1_DMA_CH_ALT_CU531={\
        gui_name="DMA_CH_ALT_CUR_BUF_N":position=9:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_ALT_CUR_1_DMA_CH_ALT_CU532={\
        gui_name="DMA_CH_ALT_CUR_BUF_52":position=20:size=1:read_only=true\
      }\
    }\
    :Register.G_IPU_SRM_STAT={\
      gui_name="SRM_STAT":start=0x240024c:length=4:\
      read_only=true:write_only=false\
      :bit_fields.B_IPU_SRM_STAT_DP_S_SRM_STAT={\
        gui_name="DP_S_SRM_STAT":position=0:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_SRM_STAT_DP_A0_SRM_STAT={\
        gui_name="DP_A0_SRM_STAT":position=1:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_SRM_STAT_DP_A1_SRM_STAT={\
        gui_name="DP_A1_SRM_STAT":position=2:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_SRM_STAT_DC_2_SRM_STAT={\
        gui_name="DC_2_SRM_STAT":position=4:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_SRM_STAT_DC_6_SRM_STAT={\
        gui_name="DC_6_SRM_STAT":position=5:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_SRM_STAT_CSI0_SRM_STAT={\
        gui_name="CSI0_SRM_STAT":position=6:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_SRM_STAT_CSI1_SRM_STAT={\
        gui_name="CSI1_SRM_STAT":position=7:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_SRM_STAT_DI0_SRM_STAT={\
        gui_name="DI0_SRM_STAT":position=8:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_SRM_STAT_DI1_SRM_STAT={\
        gui_name="DI1_SRM_STAT":position=9:size=1:read_only=true\
      }\
    }\
    :Register.G_IPU_PROC_TASKS_STAT={\
      gui_name="PROC_TASKS_STAT":start=0x2400250:length=4:\
      read_only=true:write_only=false\
      :bit_fields.B_IPU_PROC_TASKS_STAT_ENC_TSTAT={\
        gui_name="ENC_TSTAT":position=0:size=2:read_only=true\
      }\
      :bit_fields.B_IPU_PROC_TASKS_STAT_VF_TSTAT={\
        gui_name="VF_TSTAT":position=2:size=2:read_only=true\
      }\
      :bit_fields.B_IPU_PROC_TASKS_STAT_PP_TSTAT={\
        gui_name="PP_TSTAT":position=4:size=2:read_only=true\
      }\
      :bit_fields.B_IPU_PROC_TASKS_STAT_ENC_ROT533={\
        gui_name="ENC_ROT_TSTAT":position=6:size=2:read_only=true\
      }\
      :bit_fields.B_IPU_PROC_TASKS_STAT_VF_ROT_534={\
        gui_name="VF_ROT_TSTAT":position=8:size=2:read_only=true\
      }\
      :bit_fields.B_IPU_PROC_TASKS_STAT_PP_ROT_535={\
        gui_name="PP_ROT_TSTAT":position=10:size=2:read_only=true\
      }\
      :bit_fields.B_IPU_PROC_TASKS_STAT_MEM2PRP536={\
        gui_name="MEM2PRP_TSTAT":position=12:size=3:read_only=true\
      }\
    }\
    :Register.G_IPU_DISP_TASKS_STAT={\
      gui_name="DISP_TASKS_STAT":start=0x2400254:length=4:\
      read_only=true:write_only=false\
      :bit_fields.B_IPU_DISP_TASKS_STAT_DP_ASYN537={\
        gui_name="DP_ASYNC_STAT":position=0:size=3:read_only=true\
      }\
      :bit_fields.B_IPU_DISP_TASKS_STAT_DP_ASYN538={\
        gui_name="DP_ASYNC_CUR_FLOW":position=3:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_DISP_TASKS_STAT_DC_ASYN539={\
        gui_name="DC_ASYNC1_STAT":position=4:size=2:read_only=true\
      }\
      :bit_fields.B_IPU_DISP_TASKS_STAT_DC_ASYN540={\
        gui_name="DC_ASYNCH2_STAT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IPU_DISP_TASKS_STAT_DC_ASYN541={\
        gui_name="DC_ASYNC2_CUR_FLOW":position=11:size=1:read_only=true\
      }\
    }\
    :Register.G_IPU_TRIPLE_CUR_BUF_0={\
      gui_name="TRIPLE_CUR_BUF_0":start=0x2400258:length=4:\
      read_only=true:write_only=false\
      :bit_fields.B_IPU_TRIPLE_CUR_BUF_0_DMA_CH542={\
        gui_name="DMA_CH_TRIPLE_CUR_BUF_8":position=16:size=2:read_only=true\
      }\
      :bit_fields.B_IPU_TRIPLE_CUR_BUF_0_DMA_CH543={\
        gui_name="DMA_CH_TRIPLE_CUR_BUF_9":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IPU_TRIPLE_CUR_BUF_0_DMA_CH544={\
        gui_name="DMA_CH_TRIPLE_CUR_BUF_10":position=20:size=2:read_only=true\
      }\
      :bit_fields.B_IPU_TRIPLE_CUR_BUF_0_DMA_CH545={\
        gui_name="DMA_CH_TRIPLE_CUR_BUF_13":position=26:size=2:read_only=true\
      }\
    }\
    :Register.G_IPU_TRIPLE_CUR_BUF_1={\
      gui_name="TRIPLE_CUR_BUF_1":start=0x240025c:length=4:\
      read_only=true:write_only=false\
      :bit_fields.B_IPU_TRIPLE_CUR_BUF_1_DMA_CH546={\
        gui_name="DMA_CH_TRIPLE_CUR_BUF_21":position=10:size=2:read_only=true\
      }\
      :bit_fields.B_IPU_TRIPLE_CUR_BUF_1_DMA_CH547={\
        gui_name="DMA_CH_TRIPLE_CUR_BUF_23":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IPU_TRIPLE_CUR_BUF_1_DMA_CH548={\
        gui_name="DMA_CH_TRIPLE_CUR_BUF_27":position=22:size=2:read_only=true\
      }\
      :bit_fields.B_IPU_TRIPLE_CUR_BUF_1_DMA_CH549={\
        gui_name="DMA_CH_TRIPLE_CUR_BUF_28":position=24:size=2:read_only=true\
      }\
    }\
    :Register.G_IPU_TRIPLE_CUR_BUF_2={\
      gui_name="TRIPLE_CUR_BUF_2":start=0x2400260:length=4:\
      read_only=true:write_only=false\
      :bit_fields.B_IPU_TRIPLE_CUR_BUF_2_DMA_CH550={\
        gui_name="DMA_CH_TRIPLE_CUR_BUF_N":position=0:size=32:read_only=true\
      }\
    }\
    :Register.G_IPU_TRIPLE_CUR_BUF_3={\
      gui_name="TRIPLE_CUR_BUF_3":start=0x2400264:length=4:\
      read_only=true:write_only=false\
      :bit_fields.B_IPU_TRIPLE_CUR_BUF_3_DMA_CH551={\
        gui_name="DMA_CH_TRIPLE_CUR_BUF_N":position=0:size=32:read_only=true\
      }\
    }\
    :Register.G_IPU_CH_BUF0_RDY0={\
      gui_name="CH_BUF0_RDY0":start=0x2400268:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF552={\
        gui_name="DMA_CH_BUF0_RDY_0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF553={\
        gui_name="DMA_CH_BUF0_RDY_1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF554={\
        gui_name="DMA_CH_BUF0_RDY_2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF555={\
        gui_name="DMA_CH_BUF0_RDY_3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF556={\
        gui_name="DMA_CH_BUF0_RDY_4":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF557={\
        gui_name="DMA_CH_BUF0_RDY_5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF558={\
        gui_name="DMA_CH_BUF0_RDY_6":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF559={\
        gui_name="DMA_CH_BUF0_RDY_7":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF560={\
        gui_name="DMA_CH_BUF0_RDY_8":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF561={\
        gui_name="DMA_CH_BUF0_RDY_9":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF562={\
        gui_name="DMA_CH_BUF0_RDY_10":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF563={\
        gui_name="DMA_CH_BUF0_RDY_11":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF564={\
        gui_name="DMA_CH_BUF0_RDY_12":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF565={\
        gui_name="DMA_CH_BUF0_RDY_13":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF566={\
        gui_name="DMA_CH_BUF0_RDY_14":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF567={\
        gui_name="DMA_CH_BUF0_RDY_15":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF568={\
        gui_name="DMA_CH_BUF0_RDY_17":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF569={\
        gui_name="DMA_CH_BUF0_RDY_18":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF570={\
        gui_name="DMA_CH_BUF0_RDY_20":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF571={\
        gui_name="DMA_CH_BUF0_RDY_21":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF572={\
        gui_name="DMA_CH_BUF0_RDY_22":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF573={\
        gui_name="DMA_CH_BUF0_RDY_23":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF574={\
        gui_name="DMA_CH_BUF0_RDY_24":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF575={\
        gui_name="DMA_CH_BUF0_RDY_27":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF576={\
        gui_name="DMA_CH_BUF0_RDY_28":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF577={\
        gui_name="DMA_CH_BUF0_RDY_29":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF578={\
        gui_name="DMA_CH_BUF0_RDY_31":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_CH_BUF0_RDY1={\
      gui_name="CH_BUF0_RDY1":start=0x240026c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CH_BUF0_RDY1_DMA_CH_BUF579={\
        gui_name="DMA_CH_BUF0_RDY_33":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY1_DMA_CH_BUF580={\
        gui_name="DMA_CH_BUF0_RDY_40":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY1_DMA_CH_BUF581={\
        gui_name="DMA_CH_BUF0_RDY_41":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY1_DMA_CH_BUF582={\
        gui_name="DMA_CH_BUF0_RDY_42":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY1_DMA_CH_BUF583={\
        gui_name="DMA_CH_BUF0_RDY_43":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY1_DMA_CH_BUF584={\
        gui_name="DMA_CH_BUF0_RDY_44":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY1_DMA_CH_BUF585={\
        gui_name="DMA_CH_BUF0_RDY_45":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY1_DMA_CH_BUF586={\
        gui_name="DMA_CH_BUF0_RDY_46":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY1_DMA_CH_BUF587={\
        gui_name="DMA_CH_BUF0_RDY_47":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY1_DMA_CH_BUF588={\
        gui_name="DMA_CH_BUF0_RDY_48":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY1_DMA_CH_BUF589={\
        gui_name="DMA_CH_BUF0_RDY_49":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY1_DMA_CH_BUF590={\
        gui_name="DMA_CH_BUF0_RDY_50":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY1_DMA_CH_BUF591={\
        gui_name="DMA_CH_BUF0_RDY_51":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY1_DMA_CH_BUF592={\
        gui_name="DMA_CH_BUF0_RDY_52":position=20:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_CH_BUF1_RDY0={\
      gui_name="CH_BUF1_RDY0":start=0x2400270:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF593={\
        gui_name="DMA_CH_BUF1_RDY_0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF594={\
        gui_name="DMA_CH_BUF1_RDY_1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF595={\
        gui_name="DMA_CH_BUF1_RDY_2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF596={\
        gui_name="DMA_CH_BUF1_RDY_3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF597={\
        gui_name="DMA_CH_BUF1_RDY_5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF598={\
        gui_name="DMA_CH_BUF1_RDY_8":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF599={\
        gui_name="DMA_CH_BUF1_RDY_9":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF600={\
        gui_name="DMA_CH_BUF1_RDY_10":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF601={\
        gui_name="DMA_CH_BUF1_RDY":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF602={\
        gui_name="DMA_CH_BUF1_RDY_12":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF603={\
        gui_name="DMA_CH_BUF1_RDY_13":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF604={\
        gui_name="DMA_CH_BUF1_RDY_14":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF605={\
        gui_name="DMA_CH_BUF1_RDY_15":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF606={\
        gui_name="DMA_CH_BUF1_RDY_17":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF607={\
        gui_name="DMA_CH_BUF1_RDY_18":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF608={\
        gui_name="DMA_CH_BUF1_RDY_19":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF609={\
        gui_name="DMA_CH_BUF1_RDY_20":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF610={\
        gui_name="DMA_CH_BUF1_RDY_21":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF611={\
        gui_name="DMA_CH_BUF1_RDY_22":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF612={\
        gui_name="DMA_CH_BUF1_RDY_23":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF613={\
        gui_name="DMA_CH_BUF1_RDY_24":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF614={\
        gui_name="DMA_CH_BUF1_RDY_25":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF615={\
        gui_name="DMA_CH_BUF1_RDY_26":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF616={\
        gui_name="DMA_CH_BUF1_RDY_27":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF617={\
        gui_name="DMA_CH_BUF1_RDY_28":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF618={\
        gui_name="DMA_CH_BUF1_RDY_29":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF619={\
        gui_name="DMA_CH_BUF1_RDY_31":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_CH_BUF1_RDY1={\
      gui_name="CH_BUF1_RDY1":start=0x2400274:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CH_BUF1_RDY1_DMA_CH_BUF620={\
        gui_name="DMA_CH_BUF0_RDY_33":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY1_DMA_CH_BUF621={\
        gui_name="DMA_CH_BUF0_RDY_40":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY1_DMA_CH_BUF622={\
        gui_name="DMA_CH_BUF0_RDY_41":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY1_DMA_CH_BUF623={\
        gui_name="DMA_CH_BUF0_RDY_42":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY1_DMA_CH_BUF624={\
        gui_name="DMA_CH_BUF0_RDY_43":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY1_DMA_CH_BUF625={\
        gui_name="DMA_CH_BUF0_RDY_44":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY1_DMA_CH_BUF626={\
        gui_name="DMA_CH_BUF0_RDY_45":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY1_DMA_CH_BUF627={\
        gui_name="DMA_CH_BUF0_RDY_46":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY1_DMA_CH_BUF628={\
        gui_name="DMA_CH_BUF0_RDY_47":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY1_DMA_CH_BUF629={\
        gui_name="DMA_CH_BUF0_RDY_48":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY1_DMA_CH_BUF630={\
        gui_name="DMA_CH_BUF0_RDY_49":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY1_DMA_CH_BUF631={\
        gui_name="DMA_CH_BUF0_RDY_50":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY1_DMA_CH_BUF632={\
        gui_name="DMA_CH_BUF0_RDY_51":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY1_DMA_CH_BUF633={\
        gui_name="DMA_CH_BUF0_RDY_52":position=20:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_ALT_CH_BUF0_RDY0={\
      gui_name="ALT_CH_BUF0_RDY0":start=0x2400278:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_ALT_CH_BUF0_RDY0_DMA_CH634={\
        gui_name="DMA_CH_ALT_BUF0_RDY_24":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_ALT_CH_BUF0_RDY0_DMA_CH635={\
        gui_name="DMA_CH_ALT_BUF0_RDY_29":position=29:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_ALT_CH_BUF0_RDY1={\
      gui_name="ALT_CH_BUF0_RDY1":start=0x240027c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_ALT_CH_BUF0_RDY1_DMA_CH636={\
        gui_name="DMA_CH_ALT_BUF0_RDY_33":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_ALT_CH_BUF0_RDY1_DMA_CH637={\
        gui_name="DMA_CH_ALT_BUF0_RDY_41":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_ALT_CH_BUF0_RDY1_DMA_CH638={\
        gui_name="DMA_CH_ALT_BUF0_RDY_52":position=20:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_ALT_CH_BUF1_RDY0={\
      gui_name="ALT_CH_BUF1_RDY0":start=0x2400280:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_ALT_CH_BUF1_RDY0_DMA_CH639={\
        gui_name="DMA_CH_ALT_BUF1_RDY_24":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_ALT_CH_BUF1_RDY0_DMA_CH640={\
        gui_name="DMA_CH_ALT_BUF1_RDY_29":position=29:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_ALT_CH_BUF1_RDY1={\
      gui_name="ALT_CH_BUF1_RDY1":start=0x2400284:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_ALT_CH_BUF1_RDY1_DMA_CH641={\
        gui_name="DMA_CH_ALT_BUF1_RDY_33":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_ALT_CH_BUF1_RDY1_DMA_CH642={\
        gui_name="DMA_CH_ALT_BUF1_RDY_41":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_ALT_CH_BUF1_RDY1_DMA_CH643={\
        gui_name="DMA_CH_ALT_BUF1_RDY_52":position=20:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_CH_BUF2_RDY0={\
      gui_name="CH_BUF2_RDY0":start=0x2400288:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CH_BUF2_RDY0_DMA_CH_BUF644={\
        gui_name="DMA_CH_BUF2_RDY_0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF2_RDY0_DMA_CH_BUF645={\
        gui_name="DMA_CH_BUF2_RDY_2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF2_RDY0_DMA_CH_BUF646={\
        gui_name="DMA_CH_BUF2_RDY_8":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF2_RDY0_DMA_CH_BUF647={\
        gui_name="DMA_CH_BUF2_RDY_9":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF2_RDY0_DMA_CH_BUF648={\
        gui_name="DMA_CH_BUF2_RDY_10":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF2_RDY0_DMA_CH_BUF649={\
        gui_name="DMA_CH_BUF2_RDY_13":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF2_RDY0_DMA_CH_BUF650={\
        gui_name="DMA_CH_BUF2_RDY_21":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF2_RDY0_DMA_CH_BUF651={\
        gui_name="DMA_CH_BUF2_RDY_23":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF2_RDY0_DMA_CH_ALT652={\
        gui_name="DMA_CH_ALT_BUF1_RDY_27":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF2_RDY0_DMA_CH_BUF653={\
        gui_name="DMA_CH_BUF2_RDY_28":position=28:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_CH_BUF2_RDY1={\
      gui_name="CH_BUF2_RDY1":start=0x240028c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CH_BUF2_RDY1_DMA_CH_BUF654={\
        gui_name="DMA_CH_BUF2_RDY":position=0:size=32:read_only=false\
      }\
    }\
    :Register.G_IPU_IDMAC_CONF={\
      gui_name="IDMAC_CONF":start=0x2401f40:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IDMAC_CONF_MAX_REQ_READ={\
        gui_name="MAX_REQ_READ":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CONF_WIDPT={\
        gui_name="WIDPT":position=3:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CONF_RDI={\
        gui_name="RDI":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CONF_P_ENDIAN={\
        gui_name="P_ENDIAN":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CONF_USED_BUFS_MAX_W={\
        gui_name="USED_BUFS_MAX_W":position=17:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CONF_USED_BUFS_EN_W={\
        gui_name="USED_BUFS_EN_W":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CONF_USED_BUFS_MAX_R={\
        gui_name="USED_BUFS_MAX_R":position=21:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CONF_USED_BUFS_EN_R={\
        gui_name="USED_BUFS_EN_R":position=25:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_IDMAC_CH_EN_1={\
      gui_name="IDMAC_CH_EN_1":start=0x2401f44:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_655={\
        gui_name="IDMAC_CH_EN_0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_656={\
        gui_name="IDMAC_CH_EN_1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_657={\
        gui_name="IDMAC_CH_EN_2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_658={\
        gui_name="IDMAC_CH_EN_3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_659={\
        gui_name="IDMAC_CH_EN_5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_660={\
        gui_name="IDMAC_CH_EN_8":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_661={\
        gui_name="IDMAC_CH_EN_9":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_662={\
        gui_name="IDMAC_CH_EN_10":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_663={\
        gui_name="IDMAC_CH_EN_11":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_664={\
        gui_name="IDMAC_CH_EN_12":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_665={\
        gui_name="IDMAC_CH_EN_13":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_666={\
        gui_name="IDMAC_CH_EN_14":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_667={\
        gui_name="IDMAC_CH_EN_15":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_668={\
        gui_name="IDMAC_CH_EN_17":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_669={\
        gui_name="IDMAC_CH_EN_18":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_670={\
        gui_name="IDMAC_CH_EN_19":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_671={\
        gui_name="IDMAC_CH_EN_20":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_672={\
        gui_name="IDMAC_CH_EN_21":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_673={\
        gui_name="IDMAC_CH_EN_22":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_674={\
        gui_name="IDMAC_CH_EN_23":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_675={\
        gui_name="IDMAC_CH_EN_24":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_676={\
        gui_name="IDMAC_CH_EN_25":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_677={\
        gui_name="IDMAC_CH_EN_26":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_678={\
        gui_name="IDMAC_CH_EN_27":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_679={\
        gui_name="IDMAC_CH_EN_28":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_680={\
        gui_name="IDMAC_CH_EN_29":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_681={\
        gui_name="IDMAC_CH_EN_31":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_IDMAC_ALT_SEP_ALPHA={\
      gui_name="IDMAC_ALT_SEP_ALPHA":start=0x2401f4a:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IDMAC_ALT_SEP_ALPHA_IDM682={\
        gui_name="IDMAC_ALT_SEP_AL_23":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_ALT_SEP_ALPHA_IDM683={\
        gui_name="IDMAC_ALT_SEP_AL_24":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_ALT_SEP_ALPHA_IDM684={\
        gui_name="IDMAC_ALT_SEP_AL_29":position=29:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_IDMAC_CH_PRI_1={\
      gui_name="IDMAC_CH_PRI_1":start=0x2401f4e:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IDMAC_CH_PRI_1_IDMAC_CH685={\
        gui_name="IDMAC_CH_PRI_0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_1_IDMAC_CH686={\
        gui_name="IDMAC_CH_PRI_1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_1_IDMAC_CH687={\
        gui_name="IDMAC_CH_PRI_2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_1_IDMAC_CH688={\
        gui_name="IDMAC_CH_PRI_3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_1_IDMAC_CH689={\
        gui_name="IDMAC_CH_PRI_5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_1_IDMAC_CH690={\
        gui_name="IDMAC_CH_PRI_8":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_1_IDMAC_CH691={\
        gui_name="IDMAC_CH_PRI_9":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_1_IDMAC_CH692={\
        gui_name="IDMAC_CH_PRI_10":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_1_IDMAC_CH693={\
        gui_name="IDMAC_CH_PRI_11":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_1_IDMAC_CH694={\
        gui_name="IDMAC_CH_PRI_12":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_1_IDMAC_CH695={\
        gui_name="IDMAC_CH_PRI_13":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_1_IDMAC_CH696={\
        gui_name="IDMAC_CH_PRI_14":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_1_IDMAC_CH697={\
        gui_name="IDMAC_CH_PRI_15":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_1_IDMAC_CH698={\
        gui_name="IDMAC_CH_PRI_20":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_1_IDMAC_CH699={\
        gui_name="IDMAC_CH_PRI_21":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_1_IDMAC_CH700={\
        gui_name="IDMAC_CH_PRI_22":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_1_IDMAC_CH701={\
        gui_name="IDMAC_CH_PRI_23":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_1_IDMAC_CH702={\
        gui_name="IDMAC_CH_PRI_24":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_1_IDMAC_CH703={\
        gui_name="IDMAC_CH_PRI_25":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_1_IDMAC_CH704={\
        gui_name="IDMAC_CH_PRI_26":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_1_IDMAC_CH705={\
        gui_name="IDMAC_CH_PRI_27":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_1_IDMAC_CH706={\
        gui_name="IDMAC_CH_PRI_28":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_1_IDMAC_CH707={\
        gui_name="IDMAC_CH_PRI_29":position=29:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_IDMAC_CH_PRI_2={\
      gui_name="IDMAC_CH_PRI_2":start=0x2401f52:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IDMAC_CH_PRI_2_IDMAC_CH708={\
        gui_name="IDMAC_CH_PRI_8":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_2_IDMAC_CH709={\
        gui_name="IDMAC_CH_PRI_9":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_2_IDMAC_CH710={\
        gui_name="IDMAC_CH_PRI_10":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_2_IDMAC_CH711={\
        gui_name="IDMAC_CH_PRI_11":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_2_IDMAC_CH712={\
        gui_name="IDMAC_CH_PRI_12":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_2_IDMAC_CH713={\
        gui_name="IDMAC_CH_PRI_13":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_2_IDMAC_CH714={\
        gui_name="IDMAC_CH_PRI_14":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_2_IDMAC_CH715={\
        gui_name="IDMAC_CH_PRI_15":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_2_IDMAC_CH716={\
        gui_name="IDMAC_CH_PRI_16":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_2_IDMAC_CH717={\
        gui_name="IDMAC_CH_PRI_17":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_2_IDMAC_CH718={\
        gui_name="IDMAC_CH_PRI_18":position=18:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_IDMAC_WM_EN_2={\
      gui_name="IDMAC_WM_EN_2":start=0x2401f54:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IDMAC_WM_EN_2_IDMAC_WM_719={\
        gui_name="IDMAC_WM_EN__40":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_WM_EN_2_IDMAC_WM_720={\
        gui_name="IDMAC_WM_EN__41":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_WM_EN_2_IDMAC_WM_721={\
        gui_name="IDMAC_WM_EN__42":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_WM_EN_2_IDMAC_WM_722={\
        gui_name="IDMAC_WM_EN__43":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_WM_EN_2_IDMAC_WM_723={\
        gui_name="IDMAC_WM_EN__44":position=12:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_IDMAC_LOCK_EN_1={\
      gui_name="IDMAC_LOCK_EN_1":start=0x2401f58:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IDMAC_LOCK_EN_1_IDMAC_L724={\
        gui_name="IDMAC_LOCK_EN_5":position=0:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_LOCK_EN_1_IDMAC_L725={\
        gui_name="IDMAC_LOCK_EN_11":position=2:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_LOCK_EN_1_IDMAC_L726={\
        gui_name="IDMAC_LOCK_EN_12":position=4:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_LOCK_EN_1_IDMAC_L727={\
        gui_name="IDMAC_LOCK_EN_14":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_LOCK_EN_1_IDMAC_L728={\
        gui_name="IDMAC_LOCK_EN_15":position=8:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_LOCK_EN_1_IDMAC_L729={\
        gui_name="IDMAC_LOCK_EN_20":position=10:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_LOCK_EN_1_IDMAC_L730={\
        gui_name="IDMAC_LOCK_EN_21":position=12:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_LOCK_EN_1_IDMAC_L731={\
        gui_name="IDMAC_LOCK_EN_22":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_LOCK_EN_1_IDMAC_L732={\
        gui_name="IDMAC_LOCK_EN_23":position=16:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_LOCK_EN_1_IDMAC_L733={\
        gui_name="IDMAC_LOCK_EN_27":position=18:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_LOCK_EN_1_IDMAC_L734={\
        gui_name="IDMAC_LOCK_EN_28":position=20:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_IDMAC_CH_BUSY_1={\
      gui_name="IDMAC_CH_BUSY_1":start=0x2401fa4:length=4:\
      read_only=true:write_only=false\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C735={\
        gui_name="IDMAC_CH_BUSY_0":position=0:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C736={\
        gui_name="IDMAC_CH_BUSY_1":position=1:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C737={\
        gui_name="IDMAC_CH_BUSY_2":position=2:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C738={\
        gui_name="IDMAC_CH_BUSY_3":position=3:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C739={\
        gui_name="IDMAC_CH_BUSY_5":position=5:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C740={\
        gui_name="IDMAC_CH_BUSY_8":position=8:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C741={\
        gui_name="IDMAC_CH_BUSY_9":position=9:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C742={\
        gui_name="IDMAC_CH_BUSY_10":position=10:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C743={\
        gui_name="IDMAC_CH_BUSY_11":position=11:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C744={\
        gui_name="IDMAC_CH_BUSY_12":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C745={\
        gui_name="IDMAC_CH_BUSY_13":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C746={\
        gui_name="IDMAC_CH_BUSY_14":position=14:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C747={\
        gui_name="IDMAC_CH_BUSY_15":position=15:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C748={\
        gui_name="IDMAC_CH_BUSY_17":position=17:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C749={\
        gui_name="IDMAC_CH_BUSY_18":position=18:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C750={\
        gui_name="IDMAC_CH_BUSY_20":position=20:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C751={\
        gui_name="IDMAC_CH_BUSY_21":position=21:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C752={\
        gui_name="IDMAC_CH_BUSY_22":position=22:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C753={\
        gui_name="IDMAC_CH_BUSY_23":position=23:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C754={\
        gui_name="IDMAC_CH_BUSY_24":position=24:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C755={\
        gui_name="IDMAC_CH_BUSY_25":position=25:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C756={\
        gui_name="IDMAC_CH_BUSY_26":position=26:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C757={\
        gui_name="IDMAC_CH_BUSY_27":position=27:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C758={\
        gui_name="IDMAC_CH_BUSY_28":position=28:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C759={\
        gui_name="IDMAC_CH_BUSY_29":position=29:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C760={\
        gui_name="IDMAC_CH_BUSY":position=31:size=1:read_only=true\
      }\
    }\
    :Register.G_IPU_IDMAC_CH_BUSY_2={\
      gui_name="IDMAC_CH_BUSY_2":start=0x2401fa8:length=4:\
      read_only=true:write_only=false\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_2_IDMAC_C761={\
        gui_name="IDMAC_CH_BUSY_33":position=1:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_2_IDMAC_C762={\
        gui_name="IDMAC_CH_BUSY_40":position=8:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_2_IDMAC_C763={\
        gui_name="IDMAC_CH_BUSY_41":position=9:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_2_IDMAC_C764={\
        gui_name="IDMAC_CH_BUSY_42":position=10:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_2_IDMAC_C765={\
        gui_name="IDMAC_CH_BUSY_43":position=11:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_2_IDMAC_C766={\
        gui_name="IDMAC_CH_BUSY_44":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_2_IDMAC_C767={\
        gui_name="IDMAC_CH_BUSY_45":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_2_IDMAC_C768={\
        gui_name="IDMAC_CH_BUSY_46":position=14:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_2_IDMAC_C769={\
        gui_name="IDMAC_CH_BUSY_47":position=15:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_2_IDMAC_C770={\
        gui_name="IDMAC_CH_BUSY_48":position=16:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_2_IDMAC_C771={\
        gui_name="IDMAC_CH_BUSY_49":position=17:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_2_IDMAC_C772={\
        gui_name="IDMAC_CH_BUSY_50":position=18:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_2_IDMAC_C773={\
        gui_name="IDMAC_CH_BUSY_51":position=19:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_2_IDMAC_C774={\
        gui_name="IDMAC_CH_BUSY_52":position=20:size=1:read_only=true\
      }\
    }\
    :Register.G_IPU_IDMAC_SEP_ALPHA={\
      gui_name="IDMAC_SEP_ALPHA":start=0x240800c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IDMAC_SEP_ALPHA_IDMAC_S775={\
        gui_name="IDMAC_SEP_AL_14":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_SEP_ALPHA_IDMAC_S776={\
        gui_name="IDMAC_SEP_AL_15":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_SEP_ALPHA_IDMAC_S777={\
        gui_name="IDMAC_SEP_AL_23":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_SEP_ALPHA_IDMAC_S778={\
        gui_name="IDMAC_SEP_AL_24":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_SEP_ALPHA_IDMAC_S779={\
        gui_name="IDMAC_SEP_AL_25":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_SEP_ALPHA_IDMAC_S780={\
        gui_name="IDMAC_SEP_AL_27":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_SEP_ALPHA_IDMAC_S781={\
        gui_name="IDMAC_SEP_AL_29":position=29:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_IDMAC_WM_EN_1={\
      gui_name="IDMAC_WM_EN_1":start=0x240801c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IDMAC_WM_EN_1_IDMAC_WM_782={\
        gui_name="IDMAC_WM_EN__0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_WM_EN_1_IDMAC_WM_783={\
        gui_name="IDMAC_WM_EN__1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_WM_EN_1_IDMAC_WM_784={\
        gui_name="IDMAC_WM_EN__2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_WM_EN_1_IDMAC_WM_785={\
        gui_name="IDMAC_WM_EN__3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_WM_EN_1_IDMAC_WM_786={\
        gui_name="IDMAC_WM_EN__8":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_WM_EN_1_IDMAC_WM_787={\
        gui_name="IDMAC_WM_EN__10":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_WM_EN_1_IDMAC_WM_788={\
        gui_name="IDMAC_WM_EN__12":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_WM_EN_1_IDMAC_WM_789={\
        gui_name="IDMAC_WM_EN__13":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_WM_EN_1_IDMAC_WM_790={\
        gui_name="IDMAC_WM_EN__14":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_WM_EN_1_IDMAC_WM_791={\
        gui_name="IDMAC_WM_EN__23":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_WM_EN_1_IDMAC_WM_792={\
        gui_name="IDMAC_WM_EN__24":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_WM_EN_1_IDMAC_WM_793={\
        gui_name="IDMAC_WM_EN__25":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_WM_EN_1_IDMAC_WM_794={\
        gui_name="IDMAC_WM_EN__26":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_WM_EN_1_IDMAC_WM_795={\
        gui_name="IDMAC_WM_EN__27":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_WM_EN_1_IDMAC_WM_796={\
        gui_name="IDMAC_WM_EN__28":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_WM_EN_1_IDMAC_WM_797={\
        gui_name="IDMAC_WM_EN__29":position=29:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_IDMAC_SC_CORD_1={\
      gui_name="IDMAC_SC_CORD_1":start=0x240804c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IDMAC_SC_CORD_1_SY1={\
        gui_name="SY1":position=0:size=11:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_SC_CORD_1_SX1={\
        gui_name="SX1":position=16:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_IDMAC_CH_EN_2={\
      gui_name="IDMAC_CH_EN_2":start=0x2413888:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IDMAC_CH_EN_2_IDMAC_CH_798={\
        gui_name="IDMAC_CH_EN_33":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_2_IDMAC_CH_799={\
        gui_name="IDMAC_CH_EN_40":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_2_IDMAC_CH_800={\
        gui_name="IDMAC_CH_EN_41":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_2_IDMAC_CH_801={\
        gui_name="IDMAC_CH_EN_42":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_2_IDMAC_CH_802={\
        gui_name="IDMAC_CH_EN_43":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_2_IDMAC_CH_803={\
        gui_name="IDMAC_CH_EN_44":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_2_IDMAC_CH_804={\
        gui_name="IDMAC_CH_EN_45":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_2_IDMAC_CH_805={\
        gui_name="IDMAC_CH_EN_46":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_2_IDMAC_CH_806={\
        gui_name="IDMAC_CH_EN_47":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_2_IDMAC_CH_807={\
        gui_name="IDMAC_CH_EN_48":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_2_IDMAC_CH_808={\
        gui_name="IDMAC_CH_EN_49":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_2_IDMAC_CH_809={\
        gui_name="IDMAC_CH_EN_50":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_2_IDMAC_CH_810={\
        gui_name="IDMAC_CH_EN_51":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_2_IDMAC_CH_811={\
        gui_name="IDMAC_CH_EN_52":position=20:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_IDMAC_LOCK_EN_2={\
      gui_name="IDMAC_LOCK_EN_2":start=0x2413978:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IDMAC_LOCK_EN_2_IDMAC_L812={\
        gui_name="IDMAC_LOCK_45":position=0:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_LOCK_EN_2_IDMAC_L813={\
        gui_name="IDMAC_LOCK_46":position=2:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_LOCK_EN_2_IDMAC_L814={\
        gui_name="IDMAC_LOCK_47":position=4:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_LOCK_EN_2_IDMAC_L815={\
        gui_name="IDMAC_LOCK_48":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_LOCK_EN_2_IDMAC_L816={\
        gui_name="IDMAC_LOCK_49":position=8:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_LOCK_EN_2_IDMAC_L817={\
        gui_name="IDMAC_LOCK_50":position=10:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_IDMAC_SUB_ADDR_2={\
      gui_name="IDMAC_SUB_ADDR_2":start=0x24139b0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IDMAC_SUB_ADDR_2_IDMAC_818={\
        gui_name="IDMAC_SUB_ADDR_41":position=0:size=7:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_SUB_ADDR_2_IDMAC_819={\
        gui_name="IDMAC_SUB_ADDR_51":position=8:size=7:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_SUB_ADDR_2_IDMAC_820={\
        gui_name="IDMAC_SUB_ADDR_52":position=16:size=7:read_only=false\
      }\
    }\
    :Register.G_IPU_IDMAC_SUB_ADDR_3={\
      gui_name="IDMAC_SUB_ADDR_3":start=0x24139b4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IDMAC_SUB_ADDR_3_IDMAC_821={\
        gui_name="IDMAC_SUB_ADDR_9":position=0:size=7:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_SUB_ADDR_3_IDMAC_822={\
        gui_name="IDMAC_SUB_ADDR_10":position=8:size=7:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_SUB_ADDR_3_IDMAC_823={\
        gui_name="IDMAC_SUB_ADDR_13":position=16:size=7:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_SUB_ADDR_3_IDMAC_824={\
        gui_name="IDMAC_SUB_ADDR_27":position=24:size=7:read_only=false\
      }\
    }\
    :Register.G_IPU_IDMAC_BNDM_EN_1={\
      gui_name="IDMAC_BNDM_EN_1":start=0x2413a38:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IDMAC_BNDM_EN_1_IDMAC_B825={\
        gui_name="IDMAC_BNDM_EN_0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_BNDM_EN_1_IDMAC_B826={\
        gui_name="IDMAC_BNDM_EN_1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_BNDM_EN_1_IDMAC_B827={\
        gui_name="IDMAC_BNDM_EN_2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_BNDM_EN_1_IDMAC_B828={\
        gui_name="IDMAC_BNDM_EN_3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_BNDM_EN_1_IDMAC_B829={\
        gui_name="IDMAC_BNDM_EN_5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_BNDM_EN_1_IDMAC_B830={\
        gui_name="IDMAC_BNDM_EN_11":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_BNDM_EN_1_IDMAC_B831={\
        gui_name="IDMAC_BNDM_EN_12":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_BNDM_EN_1_IDMAC_B832={\
        gui_name="IDMAC_BNDM_EN_20":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_BNDM_EN_1_IDMAC_B833={\
        gui_name="IDMAC_BNDM_EN_21":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_BNDM_EN_1_IDMAC_B834={\
        gui_name="IDMAC_BNDM_EN_22":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_BNDM_EN_1_IDMAC_B835={\
        gui_name="IDMAC_BNDM_EN_25":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_BNDM_EN_1_IDMAC_B836={\
        gui_name="IDMAC_BNDM_EN_26":position=26:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_DEBUG_CNT={\
      gui_name="DP_DEBUG_CNT":start=0x24180bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_DEBUG_CNT_BRAKE_STAT837={\
        gui_name="BRAKE_STATUS_EN_0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DP_DEBUG_CNT_BRAKE_CNT_0={\
        gui_name="BRAKE_CNT_0":position=1:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DP_DEBUG_CNT_BRAKE_STAT838={\
        gui_name="BRAKE_STATUS_EN_1":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DP_DEBUG_CNT_BRAKE_CNT_1={\
        gui_name="BRAKE_CNT_1":position=5:size=3:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_DEBUG_STAT={\
      gui_name="DP_DEBUG_STAT":start=0x24180c0:length=4:\
      read_only=true:write_only=false\
      :bit_fields.B_IPU_DP_DEBUG_STAT_V_CNT_OLD_0={\
        gui_name="V_CNT_OLD_0":position=0:size=11:read_only=true\
      }\
      :bit_fields.B_IPU_DP_DEBUG_STAT_FG_ACTIVE_0={\
        gui_name="FG_ACTIVE_0":position=11:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_DP_DEBUG_STAT_COMBYP_EN839={\
        gui_name="COMBYP_EN_OLD_0":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_DP_DEBUG_STAT_CYP_EN_OLD_0={\
        gui_name="CYP_EN_OLD_0":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_DP_DEBUG_STAT_V_CNT_OLD_1={\
        gui_name="V_CNT_OLD_1":position=16:size=11:read_only=true\
      }\
      :bit_fields.B_IPU_DP_DEBUG_STAT_FG_ACTIVE_1={\
        gui_name="FG_ACTIVE_1":position=27:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_DP_DEBUG_STAT_COMBYP_EN840={\
        gui_name="COMBYP_EN_OLD_1":position=28:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_DP_DEBUG_STAT_CYP_EN_OLD_1={\
        gui_name="CYP_EN_OLD_1":position=29:size=1:read_only=true\
      }\
    }\
    :Register.G_IPU_IC_CONF={\
      gui_name="IC_CONF":start=0x2420000:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IC_CONF_PRPENC_EN={\
        gui_name="PRPENC_EN":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_CONF_PRPENC_CSC1={\
        gui_name="PRPENC_CSC1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_CONF_PRPENC_ROT_EN={\
        gui_name="PRPENC_ROT_EN":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_CONF_PRPVF_EN={\
        gui_name="PRPVF_EN":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_CONF_PRPVF_CSC1={\
        gui_name="PRPVF_CSC1":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_CONF_PRPVF_CSC2={\
        gui_name="PRPVF_CSC2":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_CONF_PRPVF_CMB={\
        gui_name="PRPVF_CMB":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_CONF_PRPVF_ROT_EN={\
        gui_name="PRPVF_ROT_EN":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_CONF_PP_EN={\
        gui_name="PP_EN":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_CONF_PP_CSC1={\
        gui_name="PP_CSC1":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_CONF_PP_CSC2={\
        gui_name="PP_CSC2":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_CONF_PP_CMB={\
        gui_name="PP_CMB":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_CONF_PP_ROT_EN={\
        gui_name="PP_ROT_EN":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_CONF_IC_GLB_LOC_A={\
        gui_name="IC_GLB_LOC_A":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_CONF_IC_KEY_COLOR_EN={\
        gui_name="IC_KEY_COLOR_EN":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_CONF_RWS_EN={\
        gui_name="RWS_EN":position=30:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_CONF_CSI_MEM_WR_EN={\
        gui_name="CSI_MEM_WR_EN":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_IC_PRP_ENC_RSC={\
      gui_name="IC_PRP_ENC_RSC":start=0x2420004:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IC_PRP_ENC_RSC_PRPENC_R841={\
        gui_name="PRPENC_RS_R_H":position=0:size=14:read_only=false\
      }\
      :bit_fields.B_IPU_IC_PRP_ENC_RSC_PRPENC_D842={\
        gui_name="PRPENC_DS_R_H":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_IC_PRP_ENC_RSC_PRPENC_R843={\
        gui_name="PRPENC_RS_R_V":position=16:size=14:read_only=false\
      }\
      :bit_fields.B_IPU_IC_PRP_ENC_RSC_PRPENC_D844={\
        gui_name="PRPENC_DS_R_V":position=30:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_IC_PRP_VF_RSC={\
      gui_name="IC_PRP_VF_RSC":start=0x2420008:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IC_PRP_VF_RSC_PRPVF_RS_R_H={\
        gui_name="PRPVF_RS_R_H":position=0:size=14:read_only=false\
      }\
      :bit_fields.B_IPU_IC_PRP_VF_RSC_PRPVF_DS_R_H={\
        gui_name="PRPVF_DS_R_H":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_IC_PRP_VF_RSC_PRPVF_RS_R_V={\
        gui_name="PRPVF_RS_R_V":position=16:size=14:read_only=false\
      }\
      :bit_fields.B_IPU_IC_PRP_VF_RSC_PRPVF_DS_R_V={\
        gui_name="PRPVF_DS_R_V":position=30:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_IC_PP_RSC={\
      gui_name="IC_PP_RSC":start=0x242000c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IC_PP_RSC_PP_RS_R_H={\
        gui_name="PP_RS_R_H":position=0:size=14:read_only=false\
      }\
      :bit_fields.B_IPU_IC_PP_RSC_PP_DS_R_H={\
        gui_name="PP_DS_R_H":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_IC_PP_RSC_PP_RS_R_V={\
        gui_name="PP_RS_R_V":position=16:size=14:read_only=false\
      }\
      :bit_fields.B_IPU_IC_PP_RSC_PP_DS_R_V={\
        gui_name="PP_DS_R_V":position=30:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_IC_CMBP_1={\
      gui_name="IC_CMBP_1":start=0x2420010:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IC_CMBP_1_IC_PRPVF_ALPHA_V={\
        gui_name="IC_PRPVF_ALPHA_V":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_IC_CMBP_1_IC_PP_ALPHA_V={\
        gui_name="IC_PP_ALPHA_V":position=8:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_IC_CMBP_2={\
      gui_name="IC_CMBP_2":start=0x2420014:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IC_CMBP_2_IC_KEY_COLOR_B={\
        gui_name="IC_KEY_COLOR_B":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_IC_CMBP_2_IC_KEY_COLOR_G={\
        gui_name="IC_KEY_COLOR_G":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_IC_CMBP_2_IC_KEY_COLOR_R={\
        gui_name="IC_KEY_COLOR_R":position=16:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_IC_IDMAC_1={\
      gui_name="IC_IDMAC_1":start=0x2420018:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IC_IDMAC_1_CB0_BURST_16={\
        gui_name="CB0_BURST_16":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_1_CB1_BURST_16={\
        gui_name="CB1_BURST_16":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_1_CB2_BURST_16={\
        gui_name="CB2_BURST_16":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_1_CB3_BURST_16={\
        gui_name="CB3_BURST_16":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_1_CB4_BURST_16={\
        gui_name="CB4_BURST_16":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_1_CB5_BURST_16={\
        gui_name="CB5_BURST_16":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_1_CB6_BURST_16={\
        gui_name="CB6_BURST_16":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_1_CB7_BURST_16={\
        gui_name="CB7_BURST_16":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_1_T1_ROT={\
        gui_name="T1_ROT":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_1_T1_FLIP_LR={\
        gui_name="T1_FLIP_LR":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_1_T1_FLIP_UD={\
        gui_name="T1_FLIP_UD":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_1_T2_ROT={\
        gui_name="T2_ROT":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_1_T2_FLIP_LR={\
        gui_name="T2_FLIP_LR":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_1_T2_FLIP_UD={\
        gui_name="T2_FLIP_UD":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_1_T3_ROT={\
        gui_name="T3_ROT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_1_T3_FLIP_LR={\
        gui_name="T3_FLIP_LR":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_1_T3_FLIP_UD={\
        gui_name="T3_FLIP_UD":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_1_T1_FLIP_RS={\
        gui_name="T1_FLIP_RS":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_1_T2_FLIP_RS={\
        gui_name="T2_FLIP_RS":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_1_T3_FLIP_RS={\
        gui_name="T3_FLIP_RS":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_1_ALT_CB6_BURS845={\
        gui_name="ALT_CB6_BURST_16":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_1_ALT_CB7_BURS846={\
        gui_name="ALT_CB7_BURST_16":position=25:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_IC_IDMAC_2={\
      gui_name="IC_IDMAC_2":start=0x242001c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IC_IDMAC_2_T1_FR_HEIGHT={\
        gui_name="T1_FR_HEIGHT":position=0:size=10:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_2_T2_FR_HEIGHT={\
        gui_name="T2_FR_HEIGHT":position=10:size=10:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_2_T3_FR_HEIGHT={\
        gui_name="T3_FR_HEIGHT":position=20:size=10:read_only=false\
      }\
    }\
    :Register.G_IPU_IC_IDMAC_3={\
      gui_name="IC_IDMAC_3":start=0x2420020:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IC_IDMAC_3_T1_FR_WIDTH={\
        gui_name="T1_FR_WIDTH":position=0:size=10:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_3_T2_FR_WIDTH={\
        gui_name="T2_FR_WIDTH":position=10:size=10:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_3_T3_FR_WIDTH={\
        gui_name="T3_FR_WIDTH":position=20:size=10:read_only=false\
      }\
    }\
    :Register.G_IPU_IC_IDMAC_4={\
      gui_name="IC_IDMAC_4":start=0x2420024:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IC_IDMAC_4_MPM_RW_BRDG_847={\
        gui_name="MPM_RW_BRDG_MAX_RQ":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_4_MPM_DMFC_BRD848={\
        gui_name="MPM_DMFC_BRDG_MAX_RQ":position=4:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_4_IBM_BRDG_MAX_RQ={\
        gui_name="IBM_BRDG_MAX_RQ":position=8:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_4_RM_BRDG_MAX_RQ={\
        gui_name="RM_BRDG_MAX_RQ":position=12:size=4:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI0_SENS_CONF={\
      gui_name="CSI0_SENS_CONF":start=0x2430000:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI0_SENS_CONF_CSI0_VSY849={\
        gui_name="CSI0_VSYNC_POL":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_SENS_CONF_CSI0_HSY850={\
        gui_name="CSI0_HSYNC_POL":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_SENS_CONF_CSI0_DAT851={\
        gui_name="CSI0_DATA_POL":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_SENS_CONF_CSI0_SEN852={\
        gui_name="CSI0_SENS_PIX_CLK_POL":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_SENS_CONF_CSI0_SEN853={\
        gui_name="CSI0_SENS_PRTCL":position=4:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_SENS_CONF_CSI0_PAC854={\
        gui_name="CSI0_PACK_TIGHT":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_SENS_CONF_CSI0_SEN855={\
        gui_name="CSI0_SENS_DATA_FORMAT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_SENS_CONF_CSI0_DAT856={\
        gui_name="CSI0_DATA_WIDTH":position=11:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_SENS_CONF_CSI0_EXT857={\
        gui_name="CSI0_EXT_VSYNC":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_SENS_CONF_CSI0_DIV858={\
        gui_name="CSI0_DIV_RATIO":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_SENS_CONF_CSI0_DAT859={\
        gui_name="CSI0_DATA_DEST":position=24:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_SENS_CONF_CSI0_JPE860={\
        gui_name="CSI0_JPEG8_EN":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_SENS_CONF_CSI0_JPE861={\
        gui_name="CSI0_JPEG_MODE":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_SENS_CONF_CSI0_FOR862={\
        gui_name="CSI0_FORCE_EOF":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_SENS_CONF_CSI0_DAT863={\
        gui_name="CSI0_DATA_EN_POL":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI0_SENS_FRM_SIZE={\
      gui_name="CSI0_SENS_FRM_SIZE":start=0x2430004:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI0_SENS_FRM_SIZE_CSI0864={\
        gui_name="CSI0_SENS_FRM_WIDTH":position=0:size=13:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_SENS_FRM_SIZE_CSI0865={\
        gui_name="CSI0_SENS_FRM_HEIGHT":position=16:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI0_ACT_FRM_SIZE={\
      gui_name="CSI0_ACT_FRM_SIZE":start=0x2430008:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI0_ACT_FRM_SIZE_CSI0_866={\
        gui_name="CSI0_ACT_FRM_WIDTH":position=0:size=13:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_ACT_FRM_SIZE_CSI0_867={\
        gui_name="CSI0_ACT_FRM_HEIGHT":position=16:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI0_OUT_FRM_CTRL={\
      gui_name="CSI0_OUT_FRM_CTRL":start=0x243000c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI0_OUT_FRM_CTRL_CSI0_VSC={\
        gui_name="CSI0_VSC":position=0:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_OUT_FRM_CTRL_CSI0_HSC={\
        gui_name="CSI0_HSC":position=16:size=13:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_OUT_FRM_CTRL_CSI0_868={\
        gui_name="CSI0_VERT_DWNS":position=30:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_OUT_FRM_CTRL_CSI0_869={\
        gui_name="CSI0_HORZ_DWNS":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI0_TST_CTRL={\
      gui_name="CSI0_TST_CTRL":start=0x2430010:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI0_TST_CTRL_PG_R_VALUE={\
        gui_name="PG_R_VALUE":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_TST_CTRL_PG_G_VALUE={\
        gui_name="PG_G_VALUE":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_TST_CTRL_PG_B_VALUE={\
        gui_name="PG_B_VALUE":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_TST_CTRL_TEST_GEN_870={\
        gui_name="TEST_GEN_MODE":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI0_CCIR_CODE_1={\
      gui_name="CSI0_CCIR_CODE_1":start=0x2430014:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI0_CCIR_CODE_1_CSI0_E871={\
        gui_name="CSI0_END_FLD0_BLNK_1ST":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_CCIR_CODE_1_CSI0_S872={\
        gui_name="CSI0_STRT_FLD0_BLNK_1ST":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_CCIR_CODE_1_CSI0_E873={\
        gui_name="CSI0_END_FLD0_BLNK_2ND":position=6:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_CCIR_CODE_1_CSI0_S874={\
        gui_name="CSI0_STRT_FLD0_BLNK_2ND":position=9:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_CCIR_CODE_1_CSI0_E875={\
        gui_name="CSI0_END_FLD0_ACTV":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_CCIR_CODE_1_CSI0_S876={\
        gui_name="CSI0_STRT_FLD0_ACTV":position=19:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_CCIR_CODE_1_CSI0_C877={\
        gui_name="CSI0_CCIR_ERR_DET_EN":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI0_CCIR_CODE_2={\
      gui_name="CSI0_CCIR_CODE_2":start=0x2430018:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI0_CCIR_CODE_2_CSI0_E878={\
        gui_name="CSI0_END_FLD1_BLNK_1ST":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_CCIR_CODE_2_CSI0_S879={\
        gui_name="CSI0_STRT_FLD1_BLNK_1ST":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_CCIR_CODE_2_CSI0_E880={\
        gui_name="CSI0_END_FLD1_BLNK_2ND":position=6:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_CCIR_CODE_2_CSI0_S881={\
        gui_name="CSI0_STRT_FLD1_BLNK_2ND":position=9:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_CCIR_CODE_2_CSI0_E882={\
        gui_name="CSI0_END_FLD1_ACTV":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_CCIR_CODE_2_CSI0_S883={\
        gui_name="CSI0_STRT_FLD1_ACTV":position=19:size=3:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI0_CCIR_CODE_3={\
      gui_name="CSI0_CCIR_CODE_3":start=0x243001c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI0_CCIR_CODE_3_CSI0_C884={\
        gui_name="CSI0_CCIR_PRECOM":position=0:size=30:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI0_DI={\
      gui_name="CSI0_DI":start=0x2430020:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI0_DI_CSI0_MIPI_DI0={\
        gui_name="CSI0_MIPI_DI0":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_DI_CSI0_MIPI_DI1={\
        gui_name="CSI0_MIPI_DI1":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_DI_CSI0_MIPI_DI2={\
        gui_name="CSI0_MIPI_DI2":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_DI_CSI0_MIPI_DI3={\
        gui_name="CSI0_MIPI_DI3":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI0_SKIP={\
      gui_name="CSI0_SKIP":start=0x2430024:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI0_SKIP_CSI0_MAX_RATI885={\
        gui_name="CSI0_MAX_RATIO_SKIP_SMFC":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_SKIP_CSI0_SKIP_SMFC={\
        gui_name="CSI0_SKIP_SMFC":position=3:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_SKIP_CSI0_ID_2_SKIP={\
        gui_name="CSI0_ID_2_SKIP":position=8:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_SKIP_CSI0_MAX_RATI886={\
        gui_name="CSI0_MAX_RATIO_SKIP_ISP":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_SKIP_CSI0_SKIP_ISP={\
        gui_name="CSI0_SKIP_ISP":position=19:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_CSIO_CPD_CTRL={\
      gui_name="CSIO_CPD_CTRL":start=0x2430028:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSIO_CPD_CTRL_CSI0_GREE887={\
        gui_name="CSI0_GREEN_P_BEGIN":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CSIO_CPD_CTRL_CSI0_RED_888={\
        gui_name="CSI0_RED_ROW_BEGIN":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CSIO_CPD_CTRL_CSI0_CPD={\
        gui_name="CSI0_CPD":position=2:size=3:read_only=false\
      }\
    }\
    :Register.G_IPU_CSIO_CPD_RC_I={\
      gui_name="CSIO_CPD_RC_I":start=0x243002c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSIO_CPD_RC_I_CSI0_CPD_RC1={\
        gui_name="CSI0_CPD_RC1":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_CSIO_CPD_RC_I_CSI0_CPD_RC={\
        gui_name="CSI0_CPD_RC":position=16:size=9:read_only=false\
      }\
    }\
    :Register.G_IPU_CSIO_CPD_RS_I={\
      gui_name="CSIO_CPD_RS_I":start=0x243004c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSIO_CPD_RS_I_CSI0_CPD_RS3={\
        gui_name="CSI0_CPD_RS3":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSIO_CPD_RS_I_CSI0_CPD_RS2={\
        gui_name="CSI0_CPD_RS2":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSIO_CPD_RS_I_CSI0_CPD_RS1={\
        gui_name="CSI0_CPD_RS1":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSIO_CPD_RS_I_CSI0_CPD_RS={\
        gui_name="CSI0_CPD_RS":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_CSIO_CPD_GRC_I={\
      gui_name="CSIO_CPD_GRC_I":start=0x243005c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSIO_CPD_GRC_I_CSI0_CPD889={\
        gui_name="CSI0_CPD_GRC1":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_CSIO_CPD_GRC_I_CSI0_CPD890={\
        gui_name="CSI0_CPD_GRC":position=16:size=9:read_only=false\
      }\
    }\
    :Register.G_IPU_CSIO_CPD_GRS_I={\
      gui_name="CSIO_CPD_GRS_I":start=0x243007c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSIO_CPD_GRS_I_CSI0_CPD891={\
        gui_name="CSI0_CPD_GRS3":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSIO_CPD_GRS_I_CSI0_CPD892={\
        gui_name="CSI0_CPD_GRS2":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSIO_CPD_GRS_I_CSI0_CPD893={\
        gui_name="CSI0_CPD_GRS1":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSIO_CPD_GRS_I_CSI0_CPD894={\
        gui_name="CSI0_CPD_GRS":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_CSIO_CPD_GBC_I={\
      gui_name="CSIO_CPD_GBC_I":start=0x243008c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSIO_CPD_GBC_I_CSI0_CPD895={\
        gui_name="CSI0_CPD_GBC1":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_CSIO_CPD_GBC_I_CSI0_CPD896={\
        gui_name="CSI0_CPD_GBC":position=16:size=9:read_only=false\
      }\
    }\
    :Register.G_IPU_CSIO_CPD_GBS_I={\
      gui_name="CSIO_CPD_GBS_I":start=0x24300ac:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSIO_CPD_GBS_I_CSI0_CPD897={\
        gui_name="CSI0_CPD_GBS3":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSIO_CPD_GBS_I_CSI0_CPD898={\
        gui_name="CSI0_CPD_GBS2":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSIO_CPD_GBS_I_CSI0_CPD899={\
        gui_name="CSI0_CPD_GBS1":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSIO_CPD_GBS_I_CSI0_CPD900={\
        gui_name="CSI0_CPD_GBS":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_CSIO_CPD_BC_I={\
      gui_name="CSIO_CPD_BC_I":start=0x24300bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSIO_CPD_BC_I_CSI0_CPD_BC1={\
        gui_name="CSI0_CPD_BC1":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_CSIO_CPD_BC_I_CSI0_CPD_BC={\
        gui_name="CSI0_CPD_BC":position=16:size=9:read_only=false\
      }\
    }\
    :Register.G_IPU_CSIO_CPD_BS_I={\
      gui_name="CSIO_CPD_BS_I":start=0x24300dc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSIO_CPD_BS_I_CSI0_CPD_BS3={\
        gui_name="CSI0_CPD_BS3":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSIO_CPD_BS_I_CSI0_CPD_BS2={\
        gui_name="CSI0_CPD_BS2":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSIO_CPD_BS_I_CSI0_CPD_BS1={\
        gui_name="CSI0_CPD_BS1":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSIO_CPD_BS_I_CSI0_CPD_BS={\
        gui_name="CSI0_CPD_BS":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI0_CPD_OFFSET1={\
      gui_name="CSI0_CPD_OFFSET1":start=0x24300ec:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI0_CPD_OFFSET1_CSI0_G901={\
        gui_name="CSI0_GR_OFFSET":position=0:size=10:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_CPD_OFFSET1_CSI0_G902={\
        gui_name="CSI0_GB_OFFSET":position=10:size=10:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_CPD_OFFSET1_CSI0_C903={\
        gui_name="CSI0_CPD_B_OFFSET":position=20:size=10:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI0_CPD_OFFSET2={\
      gui_name="CSI0_CPD_OFFSET2":start=0x24300f0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI0_CPD_OFFSET2_CSI0_C904={\
        gui_name="CSI0_CPD_R_OFFSET":position=0:size=10:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI1_SENS_CONF={\
      gui_name="CSI1_SENS_CONF":start=0x2438000:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI1_SENS_CONF_CSI1_VSY905={\
        gui_name="CSI1_VSYNC_POL":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_SENS_CONF_CSI1_HSY906={\
        gui_name="CSI1_HSYNC_POL":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_SENS_CONF_CSI1_DAT907={\
        gui_name="CSI1_DATA_POL":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_SENS_CONF_CSI1_SEN908={\
        gui_name="CSI1_SENS_PIX_CLK_POL":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_SENS_CONF_CSI1_SEN909={\
        gui_name="CSI1_SENS_PRTCL":position=4:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_SENS_CONF_CSI1_PAC910={\
        gui_name="CSI1_PACK_TIGHT":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_SENS_CONF_CSI1_SEN911={\
        gui_name="CSI1_SENS_DATA_FORMAT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_SENS_CONF_CSI1_DAT912={\
        gui_name="CSI1_DATA_WIDTH":position=11:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_SENS_CONF_CSI1_EXT913={\
        gui_name="CSI1_EXT_VSYNC":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_SENS_CONF_CSI1_DIV914={\
        gui_name="CSI1_DIV_RATIO":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_SENS_CONF_CSI1_DAT915={\
        gui_name="CSI1_DATA_DEST":position=24:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_SENS_CONF_CSI1_JPE916={\
        gui_name="CSI1_JPEG8_EN":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_SENS_CONF_CSI1_JPE917={\
        gui_name="CSI1_JPEG_MODE":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_SENS_CONF_CSI1_FOR918={\
        gui_name="CSI1_FORCE_EOF":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_SENS_CONF_CSI0_DAT919={\
        gui_name="CSI0_DATA_EN_POL":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI1_SENS_FRM_SIZE={\
      gui_name="CSI1_SENS_FRM_SIZE":start=0x2438004:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI1_SENS_FRM_SIZE_CSI1920={\
        gui_name="CSI1_SENS_FRM_WIDTH":position=0:size=13:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_SENS_FRM_SIZE_CSI1921={\
        gui_name="CSI1_SENS_FRM_HEIGHT":position=16:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI1_ACT_FRM_SIZE={\
      gui_name="CSI1_ACT_FRM_SIZE":start=0x2438008:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI1_ACT_FRM_SIZE_CSI1_922={\
        gui_name="CSI1_ACT_FRM_WIDTH":position=0:size=13:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_ACT_FRM_SIZE_CSI1_923={\
        gui_name="CSI1_ACT_FRM_HEIGHT":position=16:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI1_OUT_FRM_CTRL={\
      gui_name="CSI1_OUT_FRM_CTRL":start=0x243800c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI1_OUT_FRM_CTRL_CSI1_VSC={\
        gui_name="CSI1_VSC":position=0:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_OUT_FRM_CTRL_CSI1_HSC={\
        gui_name="CSI1_HSC":position=16:size=13:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_OUT_FRM_CTRL_CSI1_924={\
        gui_name="CSI1_VERT_DWNS":position=30:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_OUT_FRM_CTRL_CSI1_925={\
        gui_name="CSI1_HORZ_DWNS":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI1_TST_CTRL={\
      gui_name="CSI1_TST_CTRL":start=0x2438010:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI1_TST_CTRL_PG_R_VALUE={\
        gui_name="PG_R_VALUE":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_TST_CTRL_PG_G_VALUE={\
        gui_name="PG_G_VALUE":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_TST_CTRL_PG_B_VALUE={\
        gui_name="PG_B_VALUE":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_TST_CTRL_TEST_GEN_926={\
        gui_name="TEST_GEN_MODE":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI1_CCIR_CODE_1={\
      gui_name="CSI1_CCIR_CODE_1":start=0x2438014:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI1_CCIR_CODE_1_CSI1_E927={\
        gui_name="CSI1_END_FLD0_BLNK_1ST":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CCIR_CODE_1_CSI1_S928={\
        gui_name="CSI1_STRT_FLD0_BLNK_1ST":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CCIR_CODE_1_CSI1_E929={\
        gui_name="CSI1_END_FLD0_BLNK_2ND":position=6:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CCIR_CODE_1_CSI1_S930={\
        gui_name="CSI1_STRT_FLD0_BLNK_2ND":position=9:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CCIR_CODE_1_CSI1_E931={\
        gui_name="CSI1_END_FLD0_ACTV":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CCIR_CODE_1_CSI1_S932={\
        gui_name="CSI1_STRT_FLD0_ACTV":position=19:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CCIR_CODE_1_CSI1_C933={\
        gui_name="CSI1_CCIR_ERR_DET_EN":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI1_CCIR_CODE_2={\
      gui_name="CSI1_CCIR_CODE_2":start=0x2438018:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI1_CCIR_CODE_2_CSI1_E934={\
        gui_name="CSI1_END_FLD1_BLNK_1ST":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CCIR_CODE_2_CSI1_S935={\
        gui_name="CSI1_STRT_FLD1_BLNK_1ST":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CCIR_CODE_2_CSI1_E936={\
        gui_name="CSI1_END_FLD1_BLNK_2ND":position=6:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CCIR_CODE_2_CSI1_S937={\
        gui_name="CSI1_STRT_FLD1_BLNK_2ND":position=9:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CCIR_CODE_2_CSI1_E938={\
        gui_name="CSI1_END_FLD1_ACTV":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CCIR_CODE_2_CSI1_S939={\
        gui_name="CSI1_STRT_FLD1_ACTV":position=19:size=3:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI1_CCIR_CODE_3={\
      gui_name="CSI1_CCIR_CODE_3":start=0x243801c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI1_CCIR_CODE_3_CSI1_C940={\
        gui_name="CSI1_CCIR_PRECOM":position=0:size=30:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI1_DI={\
      gui_name="CSI1_DI":start=0x2438020:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI1_DI_CSI1_MIPI_DI0={\
        gui_name="CSI1_MIPI_DI0":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_DI_CSI0_MIPI_DI1={\
        gui_name="CSI0_MIPI_DI1":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_DI_CSI1_MIPI_DI2={\
        gui_name="CSI1_MIPI_DI2":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_DI_CSI1_MIPI_DI3={\
        gui_name="CSI1_MIPI_DI3":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI1_SKIP={\
      gui_name="CSI1_SKIP":start=0x2438024:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI1_SKIP_CSI1_MAX_RATI941={\
        gui_name="CSI1_MAX_RATIO_SKIP_SMFC":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_SKIP_CSI1_SKIP_SMFC={\
        gui_name="CSI1_SKIP_SMFC":position=3:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_SKIP_CSI1_ID_2_SKIP={\
        gui_name="CSI1_ID_2_SKIP":position=8:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_SKIP_CSI1_MAX_RATI942={\
        gui_name="CSI1_MAX_RATIO_SKIP_ISP":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_SKIP_CSI1_SKIP_ISP={\
        gui_name="CSI1_SKIP_ISP":position=19:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI1_CPD_CTRL={\
      gui_name="CSI1_CPD_CTRL":start=0x2438028:length=4:\
      read_only=false:write_only=false\
    }\
    :Register.G_IPU_CSI1_CPD_RC_I={\
      gui_name="CSI1_CPD_RC_I":start=0x243802c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI1_CPD_RC_I_CSI1_CPD_RC1={\
        gui_name="CSI1_CPD_RC1":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CPD_RC_I_CSI1_CPD_RC={\
        gui_name="CSI1_CPD_RC":position=16:size=9:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI1_CPD_RS_I={\
      gui_name="CSI1_CPD_RS_I":start=0x243804c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI1_CPD_RS_I_CSI1_CPD_RS3={\
        gui_name="CSI1_CPD_RS3":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CPD_RS_I_CSI1_CPD_RS2={\
        gui_name="CSI1_CPD_RS2":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CPD_RS_I_CSI1_CPD_RS1={\
        gui_name="CSI1_CPD_RS1":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CPD_RS_I_CSI1_CPD_RS={\
        gui_name="CSI1_CPD_RS":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI1_CPD_GRC_I={\
      gui_name="CSI1_CPD_GRC_I":start=0x243805c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI1_CPD_GRC_I_CSI1_CPD943={\
        gui_name="CSI1_CPD_GRC1":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CPD_GRC_I_CSI1_CPD944={\
        gui_name="CSI1_CPD_GRC":position=16:size=9:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI1_CPD_GRS_I={\
      gui_name="CSI1_CPD_GRS_I":start=0x243807c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI1_CPD_GRS_I_CSI1_CPD945={\
        gui_name="CSI1_CPD_GRS3":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CPD_GRS_I_CSI1_CPD946={\
        gui_name="CSI1_CPD_GRS2":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CPD_GRS_I_CSI1_CPD947={\
        gui_name="CSI1_CPD_GRS1":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CPD_GRS_I_CSI1_CPD948={\
        gui_name="CSI1_CPD_GRS":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI1_CPD_GBC_I={\
      gui_name="CSI1_CPD_GBC_I":start=0x243808c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI1_CPD_GBC_I_CSI1_CPD949={\
        gui_name="CSI1_CPD_GBC1":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CPD_GBC_I_CSI1_CPD950={\
        gui_name="CSI1_CPD_GBC":position=16:size=9:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI1_CPD_GBS_I={\
      gui_name="CSI1_CPD_GBS_I":start=0x24380ac:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI1_CPD_GBS_I_CSI1_CPD951={\
        gui_name="CSI1_CPD_GBS3":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CPD_GBS_I_CSI1_CPD952={\
        gui_name="CSI1_CPD_GBS2":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CPD_GBS_I_CSI1_CPD953={\
        gui_name="CSI1_CPD_GBS1":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CPD_GBS_I_CSI1_CPD954={\
        gui_name="CSI1_CPD_GBS":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI1_CPD_BC_I={\
      gui_name="CSI1_CPD_BC_I":start=0x24380bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI1_CPD_BC_I_CSI1_CPD_BC1={\
        gui_name="CSI1_CPD_BC1":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CPD_BC_I_CSI1_CPD_BC={\
        gui_name="CSI1_CPD_BC":position=16:size=9:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI1_CPD_BS_I={\
      gui_name="CSI1_CPD_BS_I":start=0x24380dc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI1_CPD_BS_I_CSI1_CPD_BS3={\
        gui_name="CSI1_CPD_BS3":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CPD_BS_I_CSI1_CPD_BS2={\
        gui_name="CSI1_CPD_BS2":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CPD_BS_I_CSI1_CPD_BS1={\
        gui_name="CSI1_CPD_BS1":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CPD_BS_I_CSI1_CPD_BS={\
        gui_name="CSI1_CPD_BS":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI1_CPD_OFFSET1={\
      gui_name="CSI1_CPD_OFFSET1":start=0x24380ec:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI1_CPD_OFFSET1_CSI1_C955={\
        gui_name="CSI1_CPD_GR_OFFSET":position=0:size=10:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CPD_OFFSET1_CSI1_C956={\
        gui_name="CSI1_CPD_GB_OFFSET":position=10:size=10:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CPD_OFFSET1_CSI1_C957={\
        gui_name="CSI1_CPD_B_OFFSET":position=20:size=10:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI1_CPD_OFFSET2={\
      gui_name="CSI1_CPD_OFFSET2":start=0x24380f0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI1_CPD_OFFSET2_CSI1_C958={\
        gui_name="CSI1_CPD_R_OFFSET":position=0:size=10:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_GENERAL={\
      gui_name="DI0_GENERAL":start=0x2440000:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_GENERAL_DI0_POLARITY={\
        gui_name="DI0_POLARITY":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_GENERAL_DI0_POLARIT959={\
        gui_name="DI0_POLARITY_CS0":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_GENERAL_DI0_POLARIT960={\
        gui_name="DI0_POLARITY_CS1":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_GENERAL_DI0_ERM_VSY961={\
        gui_name="DI0_ERM_VSYNC_SEL":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_GENERAL_DI0_ERR_TRE962={\
        gui_name="DI0_ERR_TREATMENT":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_GENERAL_DI0_SYNC_CO963={\
        gui_name="DI0_SYNC_COUNT_SEL":position=12:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_GENERAL_DI0_POLARIT964={\
        gui_name="DI0_POLARITY_DISP_CLK":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_GENERAL_DI0_WATCHDO965={\
        gui_name="DI0_WATCHDOG_MODE":position=18:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_GENERAL_DI0_CLK_EXT={\
        gui_name="DI0_CLK_EXT":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_GENERAL_DI0_VSYNC_EXT={\
        gui_name="DI0_VSYNC_EXT":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_GENERAL_DI0_MASK_SEL={\
        gui_name="DI0_MASK_SEL":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_GENERAL_DI0_DISP_CL966={\
        gui_name="DI0_DISP_CLOCK_INIT":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_GENERAL_DI0_CLOCK_S967={\
        gui_name="DI0_CLOCK_STOP_MODE":position=24:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_GENERAL_DI0_DISP_Y_SEL={\
        gui_name="DI0_DISP_Y_SEL":position=28:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_GENERAL_DI0_PIN8_PI968={\
        gui_name="DI0_PIN8_PIN15_SEL":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_BS_CLKGEN0={\
      gui_name="DI0_BS_CLKGEN0":start=0x2440004:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_BS_CLKGEN0_DI0_DISP969={\
        gui_name="DI0_DISP_CLK_PERIOD":position=0:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_BS_CLKGEN0_DI0_DISP970={\
        gui_name="DI0_DISP_CLK_OFFSET":position=16:size=9:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_BS_CLKGEN1={\
      gui_name="DI0_BS_CLKGEN1":start=0x2440008:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_BS_CLKGEN1_DI0_DISP971={\
        gui_name="DI0_DISP_CLK_UP":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_BS_CLKGEN1_DI0_DISP972={\
        gui_name="DI0_DISP_CLK_DOWN":position=16:size=9:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_SW_GEN0_1={\
      gui_name="DI0_SW_GEN0_1":start=0x244000c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_SW_GEN0_1_DI0_OFFSE973={\
        gui_name="DI0_OFFSET_RESOLUTION_1":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_1_DI0_OFFSE974={\
        gui_name="DI0_OFFSET_VALUE_1":position=3:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_1_DI0_RUN_R975={\
        gui_name="DI0_RUN_RESOLUTION_1":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_1_DI0_RUN_V976={\
        gui_name="DI0_RUN_VALUE_M1_1":position=19:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_SW_GEN0_2={\
      gui_name="DI0_SW_GEN0_2":start=0x2440010:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_SW_GEN0_2_DI0_OFFSE977={\
        gui_name="DI0_OFFSET_RESOLUTION_2":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_2_DI0_OFFSE978={\
        gui_name="DI0_OFFSET_VALUE_2":position=3:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_2_DI0_RUN_R979={\
        gui_name="DI0_RUN_RESOLUTION_2":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_2_DI0_RUN_V980={\
        gui_name="DI0_RUN_VALUE_M1_2":position=19:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_SW_GEN0_3={\
      gui_name="DI0_SW_GEN0_3":start=0x2440014:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_SW_GEN0_3_DI0_OFFSE981={\
        gui_name="DI0_OFFSET_RESOLUTION_3":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_3_DI0_OFFSE982={\
        gui_name="DI0_OFFSET_VALUE_3":position=3:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_3_DI0_RUN_R983={\
        gui_name="DI0_RUN_RESOLUTION_3":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_3_DI0_RUN_V984={\
        gui_name="DI0_RUN_VALUE_M1_3":position=19:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_SW_GEN0_4={\
      gui_name="DI0_SW_GEN0_4":start=0x2440018:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_SW_GEN0_4_DI0_OFFSE985={\
        gui_name="DI0_OFFSET_RESOLUTION_4":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_4_DI0_OFFSE986={\
        gui_name="DI0_OFFSET_VALUE_4":position=3:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_4_DI0_RUN_R987={\
        gui_name="DI0_RUN_RESOLUTION_4":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_4_DI0_RUN_V988={\
        gui_name="DI0_RUN_VALUE_M1_4":position=19:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_SW_GEN0_5={\
      gui_name="DI0_SW_GEN0_5":start=0x244001c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_SW_GEN0_5_DI0_OFFSE989={\
        gui_name="DI0_OFFSET_RESOLUTION_5":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_5_DI0_OFFSE990={\
        gui_name="DI0_OFFSET_VALUE_5":position=3:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_5_DI0_RUN_R991={\
        gui_name="DI0_RUN_RESOLUTION_5":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_5_DI0_RUN_V992={\
        gui_name="DI0_RUN_VALUE_M1_5":position=19:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_SW_GEN0_6={\
      gui_name="DI0_SW_GEN0_6":start=0x2440020:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_SW_GEN0_6_DI0_OFFSE993={\
        gui_name="DI0_OFFSET_RESOLUTION_6":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_6_DI0_OFFSE994={\
        gui_name="DI0_OFFSET_VALUE_6":position=3:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_6_DI0_RUN_R995={\
        gui_name="DI0_RUN_RESOLUTION_6":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_6_DI0_RUN_V996={\
        gui_name="DI0_RUN_VALUE_M1_6":position=19:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_SW_GEN0_7={\
      gui_name="DI0_SW_GEN0_7":start=0x2440024:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_SW_GEN0_7_DI0_OFFSE997={\
        gui_name="DI0_OFFSET_RESOLUTION_1":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_7_DI0_OFFSE998={\
        gui_name="DI0_OFFSET_VALUE_7":position=3:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_7_DI0_RUN_R999={\
        gui_name="DI0_RUN_RESOLUTION_7":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_7_DI0_RUN_1000={\
        gui_name="DI0_RUN_VALUE_M1_7":position=19:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_SW_GEN0_8={\
      gui_name="DI0_SW_GEN0_8":start=0x2440028:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_SW_GEN0_8_DI0_OFFS1001={\
        gui_name="DI0_OFFSET_RESOLUTION_8":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_8_DI0_OFFS1002={\
        gui_name="DI0_OFFSET_VALUE_8":position=3:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_8_DI0_RUN_1003={\
        gui_name="DI0_RUN_RESOLUTION_8":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_8_DI0_RUN_1004={\
        gui_name="DI0_RUN_VALUE_M1_8":position=19:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_SW_GEN0_9={\
      gui_name="DI0_SW_GEN0_9":start=0x244002c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_SW_GEN0_9_DI0_OFFS1005={\
        gui_name="DI0_OFFSET_RESOLUTION_9":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_9_DI0_OFFS1006={\
        gui_name="DI0_OFFSET_VALUE_9":position=3:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_9_DI0_RUN_1007={\
        gui_name="DI0_RUN_RESOLUTION_9":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_9_DI0_RUN_1008={\
        gui_name="DI0_RUN_VALUE_M1_9":position=19:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_SW_GEN1_1={\
      gui_name="DI0_SW_GEN1_1":start=0x2440030:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_SW_GEN1_1_DI0_CNT_UP_1={\
        gui_name="DI0_CNT_UP_1":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_1_DI0_CNT_1009={\
        gui_name="DI0_CNT_POLARITY_CLR_SEL_1":position=9:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_1_DI0_CNT_1010={\
        gui_name="DI0_CNT_POLARITY_TRIGGER_SEL_1":position=12:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_1_DI0_CNT_1011={\
        gui_name="DI0_CNT_DOWN_1":position=16:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_1_DI0_CNT_1012={\
        gui_name="DI0_CNT_CLR_SEL_1":position=25:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_1_DI0_CNT_1013={\
        gui_name="DI0_CNT_AUTO_RELOAD_1":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_1_DI0_CNT_1014={\
        gui_name="DI0_CNT_POLARITY_GEN_EN_1":position=29:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_SW_GEN1_2={\
      gui_name="DI0_SW_GEN1_2":start=0x2440034:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_SW_GEN1_2_DI0_CNT_UP_2={\
        gui_name="DI0_CNT_UP_2":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_2_DI0_CNT_1015={\
        gui_name="DI0_CNT_POLARITY_CLR_SEL_2":position=9:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_2_DI0_CNT_1016={\
        gui_name="DI0_CNT_POLARITY_TRIGGER_SEL_2":position=12:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_2_DI0_CNT_1017={\
        gui_name="DI0_CNT_DOWN_2":position=16:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_2_DI0_CNT_1018={\
        gui_name="DI0_CNT_CLR_SEL_2":position=25:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_2_DI0_CNT_1019={\
        gui_name="DI0_CNT_AUTO_RELOAD_2":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_2_DI0_CNT_1020={\
        gui_name="DI0_CNT_POLARITY_GEN_EN_2":position=29:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_SW_GEN1_3={\
      gui_name="DI0_SW_GEN1_3":start=0x2440038:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_SW_GEN1_3_DI0_CNT_UP_3={\
        gui_name="DI0_CNT_UP_3":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_3_DI0_CNT_1021={\
        gui_name="DI0_CNT_POLARITY_CLR_SEL_3":position=9:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_3_DI0_CNT_1022={\
        gui_name="DI0_CNT_POLARITY_TRIGGER_SEL_3":position=12:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_3_DI0_CNT_1023={\
        gui_name="DI0_CNT_DOWN_3":position=16:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_3_DI0_CNT_1024={\
        gui_name="DI0_CNT_CLR_SEL_3":position=25:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_3_DI0_CNT_1025={\
        gui_name="DI0_CNT_AUTO_RELOAD_3":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_3_DI0_CNT_1026={\
        gui_name="DI0_CNT_POLARITY_GEN_EN_3":position=29:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_SW_GEN1_4={\
      gui_name="DI0_SW_GEN1_4":start=0x244003c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_SW_GEN1_4_DI0_CNT_UP_4={\
        gui_name="DI0_CNT_UP_4":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_4_DI0_CNT_1027={\
        gui_name="DI0_CNT_POLARITY_CLR_SEL_4":position=9:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_4_DI0_CNT_1028={\
        gui_name="DI0_CNT_POLARITY_TRIGGER_SEL_4":position=12:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_4_DI0_CNT_1029={\
        gui_name="DI0_CNT_DOWN_4":position=16:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_4_DI0_CNT_1030={\
        gui_name="DI0_CNT_CLR_SEL_4":position=25:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_4_DI0_CNT_1031={\
        gui_name="DI0_CNT_AUTO_RELOAD_4":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_4_DI0_CNT_1032={\
        gui_name="DI0_CNT_POLARITY_GEN_EN_4":position=29:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_SW_GEN1_5={\
      gui_name="DI0_SW_GEN1_5":start=0x2440040:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_SW_GEN1_5_DI0_CNT_UP_5={\
        gui_name="DI0_CNT_UP_5":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_5_DI0_CNT_1033={\
        gui_name="DI0_CNT_POLARITY_CLR_SEL_5":position=9:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_5_DI0_CNT_1034={\
        gui_name="DI0_CNT_POLARITY_TRIGGER_SEL_5":position=12:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_5_DI0_CNT_1035={\
        gui_name="DI0_CNT_DOWN_5":position=16:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_5_DI0_CNT_1036={\
        gui_name="DI0_CNT_CLR_SEL_5":position=25:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_5_DI0_CNT_1037={\
        gui_name="DI0_CNT_AUTO_RELOAD_5":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_5_DI0_CNT_1038={\
        gui_name="DI0_CNT_POLARITY_GEN_EN_5":position=29:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_SW_GEN1_6={\
      gui_name="DI0_SW_GEN1_6":start=0x2440044:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_SW_GEN1_6_DI0_CNT_UP_6={\
        gui_name="DI0_CNT_UP_6":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_6_DI0_CNT_1039={\
        gui_name="DI0_CNT_POLARITY_CLR_SEL_6":position=9:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_6_DI0_CNT_1040={\
        gui_name="DI0_CNT_POLARITY_TRIGGER_SEL_6":position=12:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_6_DI0_CNT_1041={\
        gui_name="DI0_CNT_DOWN_6":position=16:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_6_DI0_CNT_1042={\
        gui_name="DI0_CNT_CLR_SEL_6":position=25:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_6_DI0_CNT_1043={\
        gui_name="DI0_CNT_AUTO_RELOAD_6":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_6_DI0_CNT_1044={\
        gui_name="DI0_CNT_POLARITY_GEN_EN_6":position=29:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_SW_GEN1_7={\
      gui_name="DI0_SW_GEN1_7":start=0x2440048:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_SW_GEN1_7_DI0_CNT_UP_7={\
        gui_name="DI0_CNT_UP_7":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_7_DI0_CNT_1045={\
        gui_name="DI0_CNT_POLARITY_CLR_SEL_7":position=9:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_7_DI0_CNT_1046={\
        gui_name="DI0_CNT_POLARITY_TRIGGER_SEL_7":position=12:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_7_DI0_CNT_1047={\
        gui_name="DI0_CNT_DOWN_7":position=16:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_7_DI0_CNT_1048={\
        gui_name="DI0_CNT_CLR_SEL_7":position=25:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_7_DI0_CNT_1049={\
        gui_name="DI0_CNT_AUTO_RELOAD_7":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_7_DI0_CNT_1050={\
        gui_name="DI0_CNT_POLARITY_GEN_EN_7":position=29:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_SW_GEN1_8={\
      gui_name="DI0_SW_GEN1_8":start=0x244004c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_SW_GEN1_8_DI0_CNT_UP_8={\
        gui_name="DI0_CNT_UP_8":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_8_DI0_CNT_1051={\
        gui_name="DI0_CNT_POLARITY_CLR_SEL_8":position=9:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_8_DI0_CNT_1052={\
        gui_name="DI0_CNT_POLARITY_TRIGGER_SEL_8":position=12:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_8_DI0_CNT_1053={\
        gui_name="DI0_CNT_DOWN_8":position=16:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_8_DI0_CNT_1054={\
        gui_name="DI0_CNT_CLR_SEL_8":position=25:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_8_DI0_CNT_1055={\
        gui_name="DI0_CNT_AUTO_RELOAD_8":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_8_DI0_CNT_1056={\
        gui_name="DI0_CNT_POLARITY_GEN_EN_8":position=29:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_SW_GEN1_9={\
      gui_name="DI0_SW_GEN1_9":start=0x2440050:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_SW_GEN1_9_DI0_CNT_UP_9={\
        gui_name="DI0_CNT_UP_9":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_9_DI0_TAG_1057={\
        gui_name="DI0_TAG_SEL_9":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_9_DI0_CNT_1058={\
        gui_name="DI0_CNT_DOWN_9":position=16:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_9_DI0_CNT_1059={\
        gui_name="DI0_CNT_CLR_SEL_9":position=25:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_9_DI0_CNT_1060={\
        gui_name="DI0_CNT_AUTO_RELOAD_9":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_9_DI0_GENT1061={\
        gui_name="DI0_GENTIME_SEL_9":position=29:size=3:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_SYNC_AS_GEN={\
      gui_name="DI0_SYNC_AS_GEN":start=0x2440054:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_SYNC_AS_GEN_DI0_SY1062={\
        gui_name="DI0_SYNC_START":position=0:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SYNC_AS_GEN_DI0_VS1063={\
        gui_name="DI0_VSYNC_SEL":position=13:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SYNC_AS_GEN_DI0_SY1064={\
        gui_name="DI0_SYNC_START_EN":position=28:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_DW_GEN_I={\
      gui_name="DI0_DW_GEN_I":start=0x2440058:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_DW_GEN_I_DI0_PT_0={\
        gui_name="DI0_PT_0":position=0:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_DW_GEN_I_DI0_PT_1={\
        gui_name="DI0_PT_1":position=2:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_DW_GEN_I_DI0_PT_2={\
        gui_name="DI0_PT_2":position=4:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_DW_GEN_I_DI0_PT_3={\
        gui_name="DI0_PT_3":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_DW_GEN_I_DI0_PT_4={\
        gui_name="DI0_PT_4":position=8:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_DW_GEN_I_DI0_PT_5={\
        gui_name="DI0_PT_5":position=10:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_DW_GEN_I_DI0_PT_6={\
        gui_name="DI0_PT_6":position=12:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_DW_GEN_I_DI0_CST={\
        gui_name="DI0_CST":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_DW_GEN_I_DI0_COMPO1065={\
        gui_name="DI0_COMPONNENT_SIZE":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_DW_GEN_I_DI0_ACCES1066={\
        gui_name="DI0_ACCESS_SIZE":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_DW_SET0_I={\
      gui_name="DI0_DW_SET0_I":start=0x2440088:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_DW_SET0_I_DI0_DATA1067={\
        gui_name="DI0_DATA_CNT_UP0":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_DW_SET0_I_DI0_DATA1068={\
        gui_name="DI0_DATA_CNT_DOWN0":position=16:size=9:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_DW_SET1_I={\
      gui_name="DI0_DW_SET1_I":start=0x24400b8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_DW_SET1_I_DI0_DATA1069={\
        gui_name="DI0_DATA_CNT_UP1":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_DW_SET1_I_DI0_DATA1070={\
        gui_name="DI0_DATA_CNT_DOWN1":position=16:size=9:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_DW_SET2_I={\
      gui_name="DI0_DW_SET2_I":start=0x24400e8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_DW_SET2_I_DI0_DATA1071={\
        gui_name="DI0_DATA_CNT_UP2":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_DW_SET2_I_DI0_DATA1072={\
        gui_name="DI0_DATA_CNT_DOWN2":position=16:size=9:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_DW_SET3_I={\
      gui_name="DI0_DW_SET3_I":start=0x2440118:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_DW_SET3_I_DI0_DATA1073={\
        gui_name="DI0_DATA_CNT_UP3":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_DW_SET3_I_DI0_DATA1074={\
        gui_name="DI0_DATA_CNT_DOWN3":position=16:size=9:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_STP_REP_I={\
      gui_name="DI0_STP_REP_I":start=0x2440148:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_STP_REP_I_DI0_STEP1075={\
        gui_name="DI0_STEP_REPEAT1":position=0:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_STP_REP_I_DI0_STEP1076={\
        gui_name="DI0_STEP_REPEAT":position=16:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_STP_REP_9={\
      gui_name="DI0_STP_REP_9":start=0x2440158:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_STP_REP_9_DI0_STEP1077={\
        gui_name="DI0_STEP_REPEAT_9":position=0:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_SER_CONF={\
      gui_name="DI0_SER_CONF":start=0x244015c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_SER_CONF_DI0_WAIT41078={\
        gui_name="DI0_WAIT4SERIAL":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SER_CONF_DI0_SERIA1079={\
        gui_name="DI0_SERIAL_CS_POLARITY":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SER_CONF_DI0_SERIA1080={\
        gui_name="DI0_SERIAL_RS_POLARITY":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SER_CONF_DI0_SERIA1081={\
        gui_name="DI0_SERIAL_DATA_POLARITY":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SER_CONF_DI0_SER_C1082={\
        gui_name="DI0_SER_CLK_POLARITY":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SER_CONF_DI0_LLA_S1083={\
        gui_name="DI0_LLA_SER_ACCESS":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SER_CONF_DI0_SERIA1084={\
        gui_name="DI0_SERIAL_LATCH":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SER_CONF_DI0_SERIA1085={\
        gui_name="DI0_SERIAL_LLA_PNTR_RS_W_0":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SER_CONF_DI0_SERIA1086={\
        gui_name="DI0_SERIAL_LLA_PNTR_RS_W_1":position=20:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SER_CONF_DI0_SERIA1087={\
        gui_name="DI0_SERIAL_LLA_PNTR_RS_R_0":position=24:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SER_CONF_DI0_SERIA1088={\
        gui_name="DI0_SERIAL_LLA_PNTR_RS_R_1":position=28:size=4:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_SSC={\
      gui_name="DI0_SSC":start=0x2440160:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_SSC_DI0_BYTE_EN_PNTR={\
        gui_name="DI0_BYTE_EN_PNTR":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SSC_DI0_BYTE_EN_RD_IN={\
        gui_name="DI0_BYTE_EN_RD_IN":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SSC_DI0_WAIT_ON={\
        gui_name="DI0_WAIT_ON":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SSC_DI0_CS_ERM={\
        gui_name="DI0_CS_ERM":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SSC_DI0_PIN11_ERM={\
        gui_name="DI0_PIN11_ERM":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SSC_DI0_PIN12_ERM={\
        gui_name="DI0_PIN12_ERM":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SSC_DI0_PIN13_ERM={\
        gui_name="DI0_PIN13_ERM":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SSC_DI0_PIN14_ERM={\
        gui_name="DI0_PIN14_ERM":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SSC_DI0_PIN15_ERM={\
        gui_name="DI0_PIN15_ERM":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SSC_DI0_PIN16_ERM={\
        gui_name="DI0_PIN16_ERM":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SSC_DI0_PIN17_ERM={\
        gui_name="DI0_PIN17_ERM":position=23:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_POL={\
      gui_name="DI0_POL":start=0x2440164:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_POL_DI0_DRDY_POLARITY={\
        gui_name="DI0_DRDY_POLARITY":position=0:size=7:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_POL_DI0_DRDY_DATA_1089={\
        gui_name="DI0_DRDY_DATA_POLARITY":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_POL_DI0_CS0_POLARITY={\
        gui_name="DI0_CS0_POLARITY":position=8:size=7:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_POL_DI0_CS0_DATA_P1090={\
        gui_name="DI0_CS0_DATA_POLARITY":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_POL_DI0_CS1_POLARITY={\
        gui_name="DI0_CS1_POLARITY":position=16:size=7:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_POL_DI0_CS1_DATA_P1091={\
        gui_name="DI0_CS1_DATA_POLARITY":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_POL_DI0_CS0_BYTE_E1092={\
        gui_name="DI0_CS0_BYTE_EN_POLARITY":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_POL_DI0_CS1_BYTE_E1093={\
        gui_name="DI0_CS1_BYTE_EN_POLARITY":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_POL_DI0_WAIT_POLARITY={\
        gui_name="DI0_WAIT_POLARITY":position=26:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_AW0={\
      gui_name="DI0_AW0":start=0x2440168:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_AW0_DI0_AW_HSTART={\
        gui_name="DI0_AW_HSTART":position=0:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_AW0_DI0_AW_HCOUNT_SEL={\
        gui_name="DI0_AW_HCOUNT_SEL":position=12:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_AW0_DI0_AW_HEND={\
        gui_name="DI0_AW_HEND":position=16:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_AW0_DI0_AW_TRIG_SEL={\
        gui_name="DI0_AW_TRIG_SEL":position=28:size=4:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_AW1={\
      gui_name="DI0_AW1":start=0x244016c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_AW1_DI0_AW_VSTART={\
        gui_name="DI0_AW_VSTART":position=0:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_AW1_DI0_AW_VCOUNT_SEL={\
        gui_name="DI0_AW_VCOUNT_SEL":position=12:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_AW1_DI0_AW_VEND={\
        gui_name="DI0_AW_VEND":position=16:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_SCR_CONF={\
      gui_name="DI0_SCR_CONF":start=0x2440170:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_SCR_CONF_DI0_SCREE1094={\
        gui_name="DI0_SCREEN_HEIGHT":position=0:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_STAT={\
      gui_name="DI0_STAT":start=0x2440174:length=4:\
      read_only=true:write_only=false\
      :bit_fields.B_IPU_DI0_STAT_DI0_READ_FIFO1095={\
        gui_name="DI0_READ_FIFO_EMPTY":position=0:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_DI0_STAT_DI0_READ_FIFO1096={\
        gui_name="DI0_READ_FIFO_FULL":position=1:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_DI0_STAT_DI0_READ_CNTR1097={\
        gui_name="DI0_READ_CNTR_EMPTY":position=2:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_DI0_STAT_DI0_CNTR_FIFO1098={\
        gui_name="DI0_CNTR_FIFO_FULL":position=3:size=1:read_only=true\
      }\
    }\
    :Register.G_IPU_DI1_GENERAL={\
      gui_name="DI1_GENERAL":start=0x2448000:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_GENERAL_DI1_POLARITY={\
        gui_name="DI1_POLARITY":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_GENERAL_DI1_POLARI1099={\
        gui_name="DI1_POLARITY_CS0":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_GENERAL_DI1_POLARI1100={\
        gui_name="DI1_POLARITY_CS1":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_GENERAL_DI1_ERM_VS1101={\
        gui_name="DI1_ERM_VSYNC_SEL":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_GENERAL_DI1_ERR_TR1102={\
        gui_name="DI1_ERR_TREATMENT":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_GENERAL_DI1_SYNC_C1103={\
        gui_name="DI1_SYNC_COUNT_SEL":position=12:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_GENERAL_DI1_POLARI1104={\
        gui_name="DI1_POLARITY_DISP_CLK":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_GENERAL_DI1_WATCHD1105={\
        gui_name="DI1_WATCHDOG_MODE":position=18:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_GENERAL_DI1_CLK_EXT={\
        gui_name="DI1_CLK_EXT":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_GENERAL_DI1_VSYNC_EXT={\
        gui_name="DI1_VSYNC_EXT":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_GENERAL_DI1_MASK_SEL={\
        gui_name="DI1_MASK_SEL":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_GENERAL_DI1_DISP_C1106={\
        gui_name="DI1_DISP_CLOCK_INIT":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_GENERAL_DI1_CLOCK_1107={\
        gui_name="DI1_CLOCK_STOP_MODE":position=24:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_GENERAL_DI1_DISP_Y_SEL={\
        gui_name="DI1_DISP_Y_SEL":position=28:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_GENERAL_DI1_PIN8_P1108={\
        gui_name="DI1_PIN8_PIN15_SEL":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_BS_CLKGEN0={\
      gui_name="DI1_BS_CLKGEN0":start=0x2448004:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_BS_CLKGEN0_DI1_DIS1109={\
        gui_name="DI1_DISP_CLK_PERIOD":position=0:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_BS_CLKGEN0_DI1_DIS1110={\
        gui_name="DI1_DISP_CLK_OFFSET":position=16:size=9:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_BS_CLKGEN1={\
      gui_name="DI1_BS_CLKGEN1":start=0x2448008:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_BS_CLKGEN1_DI1_DIS1111={\
        gui_name="DI1_DISP_CLK_UP":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_BS_CLKGEN1_DI1_DIS1112={\
        gui_name="DI1_DISP_CLK_DOWN":position=16:size=9:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_SW_GEN0_1={\
      gui_name="DI1_SW_GEN0_1":start=0x244800c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_SW_GEN0_1_DI1_OFFS1113={\
        gui_name="DI1_OFFSET_RESOLUTION_1":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_1_DI1_OFFS1114={\
        gui_name="DI1_OFFSET_VALUE_1":position=3:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_1_DI1_RUN_1115={\
        gui_name="DI1_RUN_RESOLUTION_1":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_1_DI1_RUN_1116={\
        gui_name="DI1_RUN_VALUE_M1_1":position=19:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_SW_GEN0_2={\
      gui_name="DI1_SW_GEN0_2":start=0x2448010:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_SW_GEN0_2_DI1_OFFS1117={\
        gui_name="DI1_OFFSET_RESOLUTION_2":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_2_DI1_OFFS1118={\
        gui_name="DI1_OFFSET_VALUE_2":position=3:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_2_DI1_RUN_1119={\
        gui_name="DI1_RUN_RESOLUTION_2":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_2_DI1_RUN_1120={\
        gui_name="DI1_RUN_VALUE_M1_2":position=19:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_SW_GEN0_3={\
      gui_name="DI1_SW_GEN0_3":start=0x2448014:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_SW_GEN0_3_DI1_OFFS1121={\
        gui_name="DI1_OFFSET_RESOLUTION_3":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_3_DI1_OFFS1122={\
        gui_name="DI1_OFFSET_VALUE_3":position=3:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_3_DI1_RUN_1123={\
        gui_name="DI1_RUN_RESOLUTION_3":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_3_DI1_RUN_1124={\
        gui_name="DI1_RUN_VALUE_M1_3":position=19:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_SW_GEN0_4={\
      gui_name="DI1_SW_GEN0_4":start=0x2448018:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_SW_GEN0_4_DI1_OFFS1125={\
        gui_name="DI1_OFFSET_RESOLUTION_4":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_4_DI1_OFFS1126={\
        gui_name="DI1_OFFSET_VALUE_4":position=3:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_4_DI1_RUN_1127={\
        gui_name="DI1_RUN_RESOLUTION_4":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_4_DI1_RUN_1128={\
        gui_name="DI1_RUN_VALUE_M1_4":position=19:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_SW_GEN0_5={\
      gui_name="DI1_SW_GEN0_5":start=0x244801c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_SW_GEN0_5_DI1_OFFS1129={\
        gui_name="DI1_OFFSET_RESOLUTION_5":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_5_DI1_OFFS1130={\
        gui_name="DI1_OFFSET_VALUE_5":position=3:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_5_DI1_RUN_1131={\
        gui_name="DI1_RUN_RESOLUTION_5":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_5_DI1_RUN_1132={\
        gui_name="DI1_RUN_VALUE_M1_5":position=19:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_SW_GEN0_6={\
      gui_name="DI1_SW_GEN0_6":start=0x2448020:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_SW_GEN0_6_DI1_OFFS1133={\
        gui_name="DI1_OFFSET_RESOLUTION_6":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_6_DI1_OFFS1134={\
        gui_name="DI1_OFFSET_VALUE_6":position=3:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_6_DI1_RUN_1135={\
        gui_name="DI1_RUN_RESOLUTION_6":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_6_DI1_RUN_1136={\
        gui_name="DI1_RUN_VALUE_M1_6":position=19:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_SW_GEN0_7={\
      gui_name="DI1_SW_GEN0_7":start=0x2448024:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_SW_GEN0_7_DI1_OFFS1137={\
        gui_name="DI1_OFFSET_RESOLUTION_1":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_7_DI1_OFFS1138={\
        gui_name="DI1_OFFSET_VALUE_7":position=3:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_7_DI1_RUN_1139={\
        gui_name="DI1_RUN_RESOLUTION_7":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_7_DI1_RUN_1140={\
        gui_name="DI1_RUN_VALUE_M1_7":position=19:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_SW_GEN0_8={\
      gui_name="DI1_SW_GEN0_8":start=0x2448028:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_SW_GEN0_8_DI1_OFFS1141={\
        gui_name="DI1_OFFSET_RESOLUTION_8":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_8_DI1_OFFS1142={\
        gui_name="DI1_OFFSET_VALUE_8":position=3:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_8_DI1_RUN_1143={\
        gui_name="DI1_RUN_RESOLUTION_8":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_8_DI1_RUN_1144={\
        gui_name="DI1_RUN_VALUE_M1_8":position=19:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_SW_GEN0_9={\
      gui_name="DI1_SW_GEN0_9":start=0x244802c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_SW_GEN0_9_DI1_OFFS1145={\
        gui_name="DI1_OFFSET_RESOLUTION_9":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_9_DI1_OFFS1146={\
        gui_name="DI1_OFFSET_VALUE_9":position=3:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_9_DI1_RUN_1147={\
        gui_name="DI1_RUN_RESOLUTION_9":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_9_DI1_RUN_1148={\
        gui_name="DI1_RUN_VALUE_M1_9":position=19:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_SW_GEN1_1={\
      gui_name="DI1_SW_GEN1_1":start=0x2448030:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_SW_GEN1_1_DI1_CNT_UP_1={\
        gui_name="DI1_CNT_UP_1":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_1_DI1_CNT_1149={\
        gui_name="DI1_CNT_POLARITY_CLR_SEL_1":position=9:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_1_DI1_CNT_1150={\
        gui_name="DI1_CNT_POLARITY_TRIGGER_SEL_1":position=12:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_1_DI1_CNT_1151={\
        gui_name="DI1_CNT_DOWN_1":position=16:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_1_DI1_CNT_1152={\
        gui_name="DI1_CNT_CLR_SEL_1":position=25:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_1_DI1_CNT_1153={\
        gui_name="DI1_CNT_AUTO_RELOAD_1":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_1_DI1_CNT_1154={\
        gui_name="DI1_CNT_POLARITY_GEN_EN_1":position=29:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_SW_GEN1_2={\
      gui_name="DI1_SW_GEN1_2":start=0x2448034:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_SW_GEN1_2_DI1_CNT_UP_2={\
        gui_name="DI1_CNT_UP_2":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_2_DI1_CNT_1155={\
        gui_name="DI1_CNT_POLARITY_CLR_SEL_2":position=9:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_2_DI1_CNT_1156={\
        gui_name="DI1_CNT_POLARITY_TRIGGER_SEL_2":position=12:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_2_DI1_CNT_1157={\
        gui_name="DI1_CNT_DOWN_2":position=16:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_2_DI1_CNT_1158={\
        gui_name="DI1_CNT_CLR_SEL_2":position=25:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_2_DI1_CNT_1159={\
        gui_name="DI1_CNT_AUTO_RELOAD_2":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_2_DI1_CNT_1160={\
        gui_name="DI1_CNT_POLARITY_GEN_EN_2":position=29:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_SW_GEN1_3={\
      gui_name="DI1_SW_GEN1_3":start=0x2448038:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_SW_GEN1_3_DI1_CNT_UP_3={\
        gui_name="DI1_CNT_UP_3":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_3_DI1_CNT_1161={\
        gui_name="DI1_CNT_POLARITY_CLR_SEL_3":position=9:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_3_DI1_CNT_1162={\
        gui_name="DI1_CNT_POLARITY_TRIGGER_SEL_3":position=12:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_3_DI1_CNT_1163={\
        gui_name="DI1_CNT_DOWN_3":position=16:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_3_DI1_CNT_1164={\
        gui_name="DI1_CNT_CLR_SEL_3":position=25:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_3_DI1_CNT_1165={\
        gui_name="DI1_CNT_AUTO_RELOAD_3":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_3_DI1_CNT_1166={\
        gui_name="DI1_CNT_POLARITY_GEN_EN_3":position=29:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_SW_GEN1_4={\
      gui_name="DI1_SW_GEN1_4":start=0x244803c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_SW_GEN1_4_DI1_CNT_UP_4={\
        gui_name="DI1_CNT_UP_4":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_4_DI1_CNT_1167={\
        gui_name="DI1_CNT_POLARITY_CLR_SEL_4":position=9:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_4_DI1_CNT_1168={\
        gui_name="DI1_CNT_POLARITY_TRIGGER_SEL_4":position=12:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_4_DI1_CNT_1169={\
        gui_name="DI1_CNT_DOWN_4":position=16:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_4_DI1_CNT_1170={\
        gui_name="DI1_CNT_CLR_SEL_4":position=25:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_4_DI1_CNT_1171={\
        gui_name="DI1_CNT_AUTO_RELOAD_4":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_4_DI1_CNT_1172={\
        gui_name="DI1_CNT_POLARITY_GEN_EN_4":position=29:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_SW_GEN1_5={\
      gui_name="DI1_SW_GEN1_5":start=0x2448040:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_SW_GEN1_5_DI1_CNT_UP_5={\
        gui_name="DI1_CNT_UP_5":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_5_DI1_CNT_1173={\
        gui_name="DI1_CNT_POLARITY_CLR_SEL_5":position=9:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_5_DI1_CNT_1174={\
        gui_name="DI1_CNT_POLARITY_TRIGGER_SEL_5":position=12:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_5_DI1_CNT_1175={\
        gui_name="DI1_CNT_DOWN_5":position=16:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_5_DI1_CNT_1176={\
        gui_name="DI1_CNT_CLR_SEL_5":position=25:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_5_DI1_CNT_1177={\
        gui_name="DI1_CNT_AUTO_RELOAD_5":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_5_DI1_CNT_1178={\
        gui_name="DI1_CNT_POLARITY_GEN_EN_5":position=29:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_SW_GEN1_6={\
      gui_name="DI1_SW_GEN1_6":start=0x2448044:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_SW_GEN1_6_DI1_CNT_UP_6={\
        gui_name="DI1_CNT_UP_6":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_6_DI1_CNT_1179={\
        gui_name="DI1_CNT_POLARITY_CLR_SEL_6":position=9:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_6_DI1_CNT_1180={\
        gui_name="DI1_CNT_POLARITY_TRIGGER_SEL_6":position=12:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_6_DI1_CNT_1181={\
        gui_name="DI1_CNT_DOWN_6":position=16:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_6_DI1_CNT_1182={\
        gui_name="DI1_CNT_CLR_SEL_6":position=25:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_6_DI1_CNT_1183={\
        gui_name="DI1_CNT_AUTO_RELOAD_6":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_6_DI1_CNT_1184={\
        gui_name="DI1_CNT_POLARITY_GEN_EN_6":position=29:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_SW_GEN1_7={\
      gui_name="DI1_SW_GEN1_7":start=0x2448048:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_SW_GEN1_7_DI1_CNT_UP_7={\
        gui_name="DI1_CNT_UP_7":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_7_DI1_CNT_1185={\
        gui_name="DI1_CNT_POLARITY_CLR_SEL_7":position=9:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_7_DI1_CNT_1186={\
        gui_name="DI1_CNT_POLARITY_TRIGGER_SEL_7":position=12:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_7_DI1_CNT_1187={\
        gui_name="DI1_CNT_DOWN_7":position=16:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_7_DI1_CNT_1188={\
        gui_name="DI1_CNT_CLR_SEL_7":position=25:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_7_DI1_CNT_1189={\
        gui_name="DI1_CNT_AUTO_RELOAD_7":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_7_DI1_CNT_1190={\
        gui_name="DI1_CNT_POLARITY_GEN_EN_7":position=29:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_SW_GEN1_8={\
      gui_name="DI1_SW_GEN1_8":start=0x244804c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_SW_GEN1_8_DI1_CNT_UP_8={\
        gui_name="DI1_CNT_UP_8":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_8_DI1_CNT_1191={\
        gui_name="DI1_CNT_POLARITY_CLR_SEL_8":position=9:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_8_DI1_CNT_1192={\
        gui_name="DI1_CNT_POLARITY_TRIGGER_SEL_8":position=12:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_8_DI1_CNT_1193={\
        gui_name="DI1_CNT_DOWN_8":position=16:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_8_DI1_CNT_1194={\
        gui_name="DI1_CNT_CLR_SEL_8":position=25:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_8_DI1_CNT_1195={\
        gui_name="DI1_CNT_AUTO_RELOAD_8":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_8_DI1_CNT_1196={\
        gui_name="DI1_CNT_POLARITY_GEN_EN_8":position=29:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_SW_GEN1_9={\
      gui_name="DI1_SW_GEN1_9":start=0x2448050:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_SW_GEN1_9_DI1_CNT_UP_9={\
        gui_name="DI1_CNT_UP_9":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_9_DI1_TAG_1197={\
        gui_name="DI1_TAG_SEL_9":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_9_DI1_CNT_1198={\
        gui_name="DI1_CNT_DOWN_9":position=16:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_9_DI1_CNT_1199={\
        gui_name="DI1_CNT_CLR_SEL_9":position=25:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_9_DI1_CNT_1200={\
        gui_name="DI1_CNT_AUTO_RELOAD_9":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_9_DI1_GENT1201={\
        gui_name="DI1_GENTIME_SEL_9":position=29:size=3:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_SYNC_AS_GEN={\
      gui_name="DI1_SYNC_AS_GEN":start=0x2448054:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_SYNC_AS_GEN_DI1_SY1202={\
        gui_name="DI1_SYNC_START":position=0:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SYNC_AS_GEN_DI1_VS1203={\
        gui_name="DI1_VSYNC_SEL":position=13:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SYNC_AS_GEN_DI1_SY1204={\
        gui_name="DI1_SYNC_START_EN":position=28:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_DW_GEN_I={\
      gui_name="DI1_DW_GEN_I":start=0x2448058:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_DW_GEN_I_DI1_PT_0={\
        gui_name="DI1_PT_0":position=0:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_DW_GEN_I_DI1_PT_1={\
        gui_name="DI1_PT_1":position=2:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_DW_GEN_I_DI1_PT_2={\
        gui_name="DI1_PT_2":position=4:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_DW_GEN_I_DI1_PT_3={\
        gui_name="DI1_PT_3":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_DW_GEN_I_DI1_PT_4={\
        gui_name="DI1_PT_4":position=8:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_DW_GEN_I_DI1_PT_5={\
        gui_name="DI1_PT_5":position=10:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_DW_GEN_I_DI1_PT_6={\
        gui_name="DI1_PT_6":position=12:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_DW_GEN_I_DI1_CST={\
        gui_name="DI1_CST":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_DW_GEN_I_DI1_COMPO1205={\
        gui_name="DI1_COMPONNENT_SIZE":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_DW_GEN_I_DI1_ACCES1206={\
        gui_name="DI1_ACCESS_SIZE":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_DW_SET0_I={\
      gui_name="DI1_DW_SET0_I":start=0x2448088:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_DW_SET0_I_DI1_DATA1207={\
        gui_name="DI1_DATA_CNT_UP0":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_DW_SET0_I_DI1_DATA1208={\
        gui_name="DI1_DATA_CNT_DOWN0":position=16:size=9:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_DW_SET1_I={\
      gui_name="DI1_DW_SET1_I":start=0x24480b8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_DW_SET1_I_DI1_DATA1209={\
        gui_name="DI1_DATA_CNT_UP1":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_DW_SET1_I_DI1_DATA1210={\
        gui_name="DI1_DATA_CNT_DOWN1":position=16:size=9:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_DW_SET2_I={\
      gui_name="DI1_DW_SET2_I":start=0x24480e8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_DW_SET2_I_DI1_DATA1211={\
        gui_name="DI1_DATA_CNT_UP2":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_DW_SET2_I_DI1_DATA1212={\
        gui_name="DI1_DATA_CNT_DOWN2":position=16:size=9:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_DW_SET3_I={\
      gui_name="DI1_DW_SET3_I":start=0x2448118:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_DW_SET3_I_DI1_DATA1213={\
        gui_name="DI1_DATA_CNT_UP3":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_DW_SET3_I_DI1_DATA1214={\
        gui_name="DI1_DATA_CNT_DOWN3":position=16:size=9:read_only=false\
      }\
    }\
    :Register.G_IPU_D1_STP_REP_I={\
      gui_name="D1_STP_REP_I":start=0x2448148:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_D1_STP_REP_I_DI1_STEP_1215={\
        gui_name="DI1_STEP_REPEAT1":position=0:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_D1_STP_REP_I_DI1_STEP_1216={\
        gui_name="DI1_STEP_REPEAT":position=16:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_STP_REP_9={\
      gui_name="DI1_STP_REP_9":start=0x2448158:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_STP_REP_9_DI1_STEP1217={\
        gui_name="DI1_STEP_REPEAT_9":position=0:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_SER_CONF={\
      gui_name="DI1_SER_CONF":start=0x244815c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_SER_CONF_DI1_WAIT41218={\
        gui_name="DI1_WAIT4SERIAL":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SER_CONF_DI1_SERIA1219={\
        gui_name="DI1_SERIAL_CS_POLARITY":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SER_CONF_DI1_SERIA1220={\
        gui_name="DI1_SERIAL_RS_POLARITY":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SER_CONF_DI1_SERIA1221={\
        gui_name="DI1_SERIAL_DATA_POLARITY":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SER_CONF_DI1_SER_C1222={\
        gui_name="DI1_SER_CLK_POLARITY":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SER_CONF_DI1_LLA_S1223={\
        gui_name="DI1_LLA_SER_ACCESS":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SER_CONF_DI1_SERIA1224={\
        gui_name="DI1_SERIAL_LATCH":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SER_CONF_DI1_SERIA1225={\
        gui_name="DI1_SERIAL_LLA_PNTR_RS_W_0":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SER_CONF_DI1_SERIA1226={\
        gui_name="DI1_SERIAL_LLA_PNTR_RS_W_1":position=20:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SER_CONF_DI1_SERIA1227={\
        gui_name="DI1_SERIAL_LLA_PNTR_RS_R_0":position=24:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SER_CONF_DI1_SERIA1228={\
        gui_name="DI1_SERIAL_LLA_PNTR_RS_R_1":position=28:size=4:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_SSC={\
      gui_name="DI1_SSC":start=0x2448160:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_SSC_DI1_BYTE_EN_PNTR={\
        gui_name="DI1_BYTE_EN_PNTR":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SSC_DI1_BYTE_EN_RD_IN={\
        gui_name="DI1_BYTE_EN_RD_IN":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SSC_DI1_BYTE_EN_PO1229={\
        gui_name="DI1_BYTE_EN_POLARITY":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SSC_DI1_WAIT_ON={\
        gui_name="DI1_WAIT_ON":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SSC_DI1_CS_ERM={\
        gui_name="DI1_CS_ERM":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SSC_DI1_PIN11_ERM={\
        gui_name="DI1_PIN11_ERM":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SSC_DI1_PIN12_ERM={\
        gui_name="DI1_PIN12_ERM":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SSC_DI1_PIN13_ERM={\
        gui_name="DI1_PIN13_ERM":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SSC_DI1_PIN14_ERM={\
        gui_name="DI1_PIN14_ERM":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SSC_DI1_PIN15_ERM={\
        gui_name="DI1_PIN15_ERM":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SSC_DI1_PIN16_ERM={\
        gui_name="DI1_PIN16_ERM":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SSC_DI1_PIN17_ERM={\
        gui_name="DI1_PIN17_ERM":position=23:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_POL={\
      gui_name="DI1_POL":start=0x2448164:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_POL_DI1_DRDY_POLARITY={\
        gui_name="DI1_DRDY_POLARITY":position=0:size=7:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_POL_DI1_DRDY_DATA_1230={\
        gui_name="DI1_DRDY_DATA_POLARITY":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_POL_DI1_CS0_POLARITY={\
        gui_name="DI1_CS0_POLARITY":position=8:size=7:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_POL_DI1_CS0_DATA_P1231={\
        gui_name="DI1_CS0_DATA_POLARITY":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_POL_DI1_CS1_POLARITY={\
        gui_name="DI1_CS1_POLARITY":position=16:size=7:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_POL_DI1_CS1_DATA_P1232={\
        gui_name="DI1_CS1_DATA_POLARITY":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_POL_DI1_CS0_BYTE_E1233={\
        gui_name="DI1_CS0_BYTE_EN_POLARITY":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_POL_DI1_CS1_BYTE_E1234={\
        gui_name="DI1_CS1_BYTE_EN_POLARITY":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_POL_DI1_WAIT_POLARITY={\
        gui_name="DI1_WAIT_POLARITY":position=26:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_AW0={\
      gui_name="DI1_AW0":start=0x2448168:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_AW0_DI1_AW_HSTART={\
        gui_name="DI1_AW_HSTART":position=0:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_AW0_DI1_AW_HCOUNT_SEL={\
        gui_name="DI1_AW_HCOUNT_SEL":position=12:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_AW0_DI1_AW_HEND={\
        gui_name="DI1_AW_HEND":position=16:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_AW0_DI1_AW_TRIG_SEL={\
        gui_name="DI1_AW_TRIG_SEL":position=28:size=4:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_AW1={\
      gui_name="DI1_AW1":start=0x244816c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_AW1_DI1_AW_VSTART={\
        gui_name="DI1_AW_VSTART":position=0:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_AW1_DI1_AW_VCOUNT_SEL={\
        gui_name="DI1_AW_VCOUNT_SEL":position=12:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_AW1_DI1_AW_VEND={\
        gui_name="DI1_AW_VEND":position=16:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_SCR_CONF={\
      gui_name="DI1_SCR_CONF":start=0x2448170:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_SCR_CONF_DI1_SCREE1235={\
        gui_name="DI1_SCREEN_HEIGHT":position=0:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_STAT={\
      gui_name="DI1_STAT":start=0x2448174:length=4:\
      read_only=true:write_only=false\
      :bit_fields.B_IPU_DI1_STAT_DI1_READ_FIFO1236={\
        gui_name="DI1_READ_FIFO_EMPTY":position=0:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_DI1_STAT_DI1_READ_FIFO1237={\
        gui_name="DI1_READ_FIFO_FULL":position=1:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_DI1_STAT_DI1_CNTR_FIFO1238={\
        gui_name="DI1_CNTR_FIFO_EMPTY":position=2:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_DI1_STAT_DI1_CNTR_FIFO1239={\
        gui_name="DI1_CNTR_FIFO_FULL":position=3:size=1:read_only=true\
      }\
    }\
    :Register.G_IPU_SMFC_MAP={\
      gui_name="SMFC_MAP":start=0x2450000:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_SMFC_MAP_MAP_CH0={\
        gui_name="MAP_CH0":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_SMFC_MAP_MAP_CH1={\
        gui_name="MAP_CH1":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_SMFC_MAP_MAP_CH2={\
        gui_name="MAP_CH2":position=6:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_SMFC_MAP_MAP_CH3={\
        gui_name="MAP_CH3":position=9:size=3:read_only=false\
      }\
    }\
    :Register.G_IPU_SMFC_WMC={\
      gui_name="SMFC_WMC":start=0x2450004:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_SMFC_WMC_WM0_SET={\
        gui_name="WM0_SET":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_SMFC_WMC_WM0_CLR={\
        gui_name="WM0_CLR":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_SMFC_WMC_WM1_SET={\
        gui_name="WM1_SET":position=6:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_SMFC_WMC_WM1_CLR={\
        gui_name="WM1_CLR":position=9:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_SMFC_WMC_WM2_SET={\
        gui_name="WM2_SET":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_SMFC_WMC_WM2_CLR={\
        gui_name="WM2_CLR":position=19:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_SMFC_WMC_WM3_SET={\
        gui_name="WM3_SET":position=22:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_SMFC_WMC_WM3_CLR={\
        gui_name="WM3_CLR":position=25:size=3:read_only=false\
      }\
    }\
    :Register.G_IPU_SMFC_BS={\
      gui_name="SMFC_BS":start=0x2450008:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_SMFC_BS_BURST0_SIZE={\
        gui_name="BURST0_SIZE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_SMFC_BS_BURST1_SIZE={\
        gui_name="BURST1_SIZE":position=4:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_SMFC_BS_BURST2_SIZE={\
        gui_name="BURST2_SIZE":position=8:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_SMFC_BS_BURST3_SIZE={\
        gui_name="BURST3_SIZE":position=12:size=4:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_READ_CH_CONF={\
      gui_name="DC_READ_CH_CONF":start=0x2458000:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_READ_CH_CONF_RD_CHA1240={\
        gui_name="RD_CHANNEL_EN":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_READ_CH_CONF_PROG_D1241={\
        gui_name="PROG_DI_ID_0":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_READ_CH_CONF_PROG_D1242={\
        gui_name="PROG_DISP_ID_0":position=2:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_READ_CH_CONF_W_SIZE_0={\
        gui_name="W_SIZE_0":position=4:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_READ_CH_CONF_CHAN_M1243={\
        gui_name="CHAN_MASK_DEFAULT_0":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_READ_CH_CONF_CS_ID_0={\
        gui_name="CS_ID_0":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_READ_CH_CONF_CS_ID_1={\
        gui_name="CS_ID_1":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_READ_CH_CONF_CS_ID_2={\
        gui_name="CS_ID_2":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_READ_CH_CONF_CS_ID_3={\
        gui_name="CS_ID_3":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_READ_CH_CONF_TIME_O1244={\
        gui_name="TIME_OUT_VALUE":position=16:size=16:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_READ_SH_ADDR={\
      gui_name="DC_READ_SH_ADDR":start=0x2458004:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_READ_SH_ADDR_ST_ADDR_0={\
        gui_name="ST_ADDR_0":position=0:size=29:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL0_CH_0={\
      gui_name="DC_RL0_CH_0":start=0x2458008:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL0_CH_0_COD_NF_PRI1245={\
        gui_name="COD_NF_PRIORITY_CHAN_0":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL0_CH_0_COD_NF_STA1246={\
        gui_name="COD_NF_START_CHAN_0":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL0_CH_0_COD_NL_PRI1247={\
        gui_name="COD_NL_PRIORITY_CHAN_0":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL0_CH_0_COD_NL_STA1248={\
        gui_name="COD_NL_START_CHAN_0":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL1_CH_0={\
      gui_name="DC_RL1_CH_0":start=0x245800c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL1_CH_0_COD_EOF_PR1249={\
        gui_name="COD_EOF_PRIORITY_CHAN_0":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL1_CH_0_COD_EOF_ST1250={\
        gui_name="COD_EOF_START_CHAN_0":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL1_CH_0_COD_NFIELD1251={\
        gui_name="COD_NFIELD_PRIORITY_CHAN_0":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL1_CH_0_COD_NFIELD1252={\
        gui_name="COD_NFIELD_START_CHAN_0":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL2_CH_0={\
      gui_name="DC_RL2_CH_0":start=0x2458010:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL2_CH_0_COD_EOL_PR1253={\
        gui_name="COD_EOL_PRIORITY_CHAN_0":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL2_CH_0_COD_EOL_ST1254={\
        gui_name="COD_EOL_START_CHAN_0":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL2_CH_0_COD_EOFIEL1255={\
        gui_name="COD_EOFIELD_PRIORITY_CHAN_0":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL2_CH_0_COD_EOFIEL1256={\
        gui_name="COD_EOFIELD_START_CHAN_0":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL3_CH_0={\
      gui_name="DC_RL3_CH_0":start=0x2458014:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL3_CH_0_COD_NEW_AD1257={\
        gui_name="COD_NEW_ADDR_PRIORITY_CHAN_0":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL3_CH_0_COD_NEW_AD1258={\
        gui_name="COD_NEW_ADDR_START_CHAN_0":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL3_CH_0_COD_NEW_CH1259={\
        gui_name="COD_NEW_CHAN_PRIORITY_CHAN_0":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL3_CH_0_COD_NEW_CH1260={\
        gui_name="COD_NEW_CHAN_START_CHAN_0":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL4_CH_0={\
      gui_name="DC_RL4_CH_0":start=0x2458018:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL4_CH_0_COD_NEW_DA1261={\
        gui_name="COD_NEW_DATA_PRIORITY_CHAN_0":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL4_CH_0_COD_NEW_DA1262={\
        gui_name="COD_NEW_DATA_START_CHAN_0":position=8:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_WR_CH_CONF_1={\
      gui_name="DC_WR_CH_CONF_1":start=0x245801c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_WR_CH_CONF_1_W_SIZE_1={\
        gui_name="W_SIZE_1":position=0:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF_1_PROG_D1263={\
        gui_name="PROG_DI_ID_1":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF_1_PROG_D1264={\
        gui_name="PROG_DISP_ID_1":position=3:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF_1_PROG_C1265={\
        gui_name="PROG_CHAN_TYP_1":position=5:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF_1_CHAN_M1266={\
        gui_name="CHAN_MASK_DEFAULT_1":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF_1_FIELD_1267={\
        gui_name="FIELD_MODE_1":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF_1_PROG_S1268={\
        gui_name="PROG_START_TIME_1":position=16:size=11:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_WR_CH_ADDR_1={\
      gui_name="DC_WR_CH_ADDR_1":start=0x2458020:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_WR_CH_ADDR_1_ST_ADDR_1={\
        gui_name="ST_ADDR_1":position=0:size=29:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL0_CH_1={\
      gui_name="DC_RL0_CH_1":start=0x2458024:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL0_CH_1_COD_NF_PRI1269={\
        gui_name="COD_NF_PRIORITY_CHAN_1":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL0_CH_1_COD_NF_STA1270={\
        gui_name="COD_NF_START_CHAN_1":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL0_CH_1_COD_NL_PRI1271={\
        gui_name="COD_NL_PRIORITY_CHAN_1":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL0_CH_1_COD_NL_STA1272={\
        gui_name="COD_NL_START_CHAN_1":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL1_CH_1={\
      gui_name="DC_RL1_CH_1":start=0x2458028:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL1_CH_1_COD_EOF_PR1273={\
        gui_name="COD_EOF_PRIORITY_CHAN_1":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL1_CH_1_COD_EOF_ST1274={\
        gui_name="COD_EOF_START_CHAN_1":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL1_CH_1_COD_NFIELD1275={\
        gui_name="COD_NFIELD_PRIORITY_CHAN_1":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL1_CH_1_COD_NFIELD1276={\
        gui_name="COD_NFIELD_START_CHAN_1":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL2_CH_1={\
      gui_name="DC_RL2_CH_1":start=0x2458030:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL2_CH_1_COD_EOL_PR1277={\
        gui_name="COD_EOL_PRIORITY_CHAN_1":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL2_CH_1_COD_EOL_ST1278={\
        gui_name="COD_EOL_START_CHAN_1":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL2_CH_1_COD_EOFIEL1279={\
        gui_name="COD_EOFIELD_PRIORITY_CHAN_1":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL2_CH_1_COD_EOFIEL1280={\
        gui_name="COD_EOFIELD_START_CHAN_1":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL3_CH_1={\
      gui_name="DC_RL3_CH_1":start=0x2458032:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL3_CH_1_COD_NEW_AD1281={\
        gui_name="COD_NEW_ADDR_PRIORITY_CHAN_1":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL3_CH_1_COD_NEW_AD1282={\
        gui_name="COD_NEW_ADDR_START_CHAN_1":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL3_CH_1_COD_NEW_CH1283={\
        gui_name="COD_NEW_CHAN_PRIORITY_CHAN_1":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL3_CH_1_COD_NEW_CH1284={\
        gui_name="COD_NEW_CHAN_START_CHAN_1":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL4_CH_1={\
      gui_name="DC_RL4_CH_1":start=0x2458034:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL4_CH_1_COD_NEW_DA1285={\
        gui_name="COD_NEW_DATA_PRIORITY_CHAN_1":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL4_CH_1_COD_NEW_DA1286={\
        gui_name="COD_NEW_DATA_START_CHAN_1":position=8:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_WR_CH_CONF_2={\
      gui_name="DC_WR_CH_CONF_2":start=0x2458038:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_WR_CH_CONF_2_W_SIZE_2={\
        gui_name="W_SIZE_2":position=0:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF_2_PROG_D1287={\
        gui_name="PROG_DI_ID_2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF_2_PROG_D1288={\
        gui_name="PROG_DISP_ID_2":position=3:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF_2_PROG_C1289={\
        gui_name="PROG_CHAN_TYP_2":position=5:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF_2_CHAN_M1290={\
        gui_name="CHAN_MASK_DEFAULT_2":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF_2_PROG_S1291={\
        gui_name="PROG_START_TIME_2":position=16:size=11:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_WR_CH_ADDR_2={\
      gui_name="DC_WR_CH_ADDR_2":start=0x245803c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_WR_CH_ADDR_2_ST_ADDR_2={\
        gui_name="ST_ADDR_2":position=0:size=29:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL0_CH_2={\
      gui_name="DC_RL0_CH_2":start=0x2458040:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL0_CH_2_COD_NF_PRI1292={\
        gui_name="COD_NF_PRIORITY_CHAN_2":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL0_CH_2_COD_NF_STA1293={\
        gui_name="COD_NF_START_CHAN_2":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL0_CH_2_COD_NL_PRI1294={\
        gui_name="COD_NL_PRIORITY_CHAN_2":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL0_CH_2_COD_NL_STA1295={\
        gui_name="COD_NL_START_CHAN_2":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL1_CH_2={\
      gui_name="DC_RL1_CH_2":start=0x2458044:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL1_CH_2_COD_EOF_PR1296={\
        gui_name="COD_EOF_PRIORITY_CHAN_2":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL1_CH_2_COD_EOF_ST1297={\
        gui_name="COD_EOF_START_CHAN_2":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL1_CH_2_COD_NFIELD1298={\
        gui_name="COD_NFIELD_PRIORITY_CHAN_2":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL1_CH_2_COD_NFIELD1299={\
        gui_name="COD_NFIELD_START_CHAN_2":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL2_CH_2={\
      gui_name="DC_RL2_CH_2":start=0x2458048:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL2_CH_2_COD_EOL_PR1300={\
        gui_name="COD_EOL_PRIORITY_CHAN_2":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL2_CH_2_COD_EOL_ST1301={\
        gui_name="COD_EOL_START_CHAN_2":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL2_CH_2_COD_EOFIEL1302={\
        gui_name="COD_EOFIELD_PRIORITY_CHAN_2":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL2_CH_2_COD_EOFIEL1303={\
        gui_name="COD_EOFIELD_START_CHAN_2":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL3_CH_2={\
      gui_name="DC_RL3_CH_2":start=0x245804c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL3_CH_2_COD_NEW_AD1304={\
        gui_name="COD_NEW_ADDR_PRIORITY_CHAN_2":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL3_CH_2_COD_NEW_AD1305={\
        gui_name="COD_NEW_ADDR_START_CHAN_2":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL3_CH_2_COD_NEW_CH1306={\
        gui_name="COD_NEW_CHAN_PRIORITY_CHAN_2":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL3_CH_2_COD_NEW_CH1307={\
        gui_name="COD_NEW_CHAN_START_CHAN_2":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL4_CH_2={\
      gui_name="DC_RL4_CH_2":start=0x2458050:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL4_CH_2_COD_NEW_DA1308={\
        gui_name="COD_NEW_DATA_PRIORITY_CHAN_2":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL4_CH_2_COD_NEW_DA1309={\
        gui_name="COD_NEW_DATA_START_CHAN_2":position=8:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_CMD_CH_CONF_3={\
      gui_name="DC_CMD_CH_CONF_3":start=0x2458054:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_CMD_CH_CONF_3_W_SIZE_3={\
        gui_name="W_SIZE_3":position=0:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_CMD_CH_CONF_3_COD_C1310={\
        gui_name="COD_CMND_START_CHAN_RS0_3":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_CMD_CH_CONF_3_COD_C1311={\
        gui_name="COD_CMND_START_CHAN_RS1_3":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_CMD_CH_CONF_4={\
      gui_name="DC_CMD_CH_CONF_4":start=0x2458058:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_CMD_CH_CONF_4_W_SIZE_4={\
        gui_name="W_SIZE_4":position=0:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_CMD_CH_CONF_4_COD_C1312={\
        gui_name="COD_CMND_START_CHAN_RS0_4":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_CMD_CH_CONF_4_COD_C1313={\
        gui_name="COD_CMND_START_CHAN_RS1_4":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_WR_CH_CONF_5={\
      gui_name="DC_WR_CH_CONF_5":start=0x245805c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_WR_CH_CONF_5_W_SIZE_5={\
        gui_name="W_SIZE_5":position=0:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF_5_PROG_D1314={\
        gui_name="PROG_DI_ID_5":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF_5_PROG_D1315={\
        gui_name="PROG_DISP_ID_5":position=3:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF_5_PROG_C1316={\
        gui_name="PROG_CHAN_TYP_5":position=5:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF_5_CHAN_M1317={\
        gui_name="CHAN_MASK_DEFAULT_5":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF_5_FIELD_1318={\
        gui_name="FIELD_MODE_5":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF_5_PROG_S1319={\
        gui_name="PROG_START_TIME_5":position=16:size=11:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_WR_CH_ADDR_5={\
      gui_name="DC_WR_CH_ADDR_5":start=0x2458060:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_WR_CH_ADDR_5_ST_ADDR_5={\
        gui_name="ST_ADDR_5":position=0:size=29:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL0_CH_5={\
      gui_name="DC_RL0_CH_5":start=0x2458064:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL0_CH_5_COD_NF_PRI1320={\
        gui_name="COD_NF_PRIORITY_CHAN_5":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL0_CH_5_COD_NF_STA1321={\
        gui_name="COD_NF_START_CHAN_5":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL0_CH_5_COD_NL_PRI1322={\
        gui_name="COD_NL_PRIORITY_CHAN_5":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL0_CH_5_COD_NL_STA1323={\
        gui_name="COD_NL_START_CHAN_5":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL1_CH_5={\
      gui_name="DC_RL1_CH_5":start=0x2458068:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL1_CH_5_COD_EOF_PR1324={\
        gui_name="COD_EOF_PRIORITY_CHAN_5":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL1_CH_5_COD_EOF_ST1325={\
        gui_name="COD_EOF_START_CHAN_5":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL1_CH_5_COD_NFIELD1326={\
        gui_name="COD_NFIELD_PRIORITY_CHAN_5":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL1_CH_5_COD_NFIELD1327={\
        gui_name="COD_NFIELD_START_CHAN_5":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL2_CH_5={\
      gui_name="DC_RL2_CH_5":start=0x245806c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL2_CH_5_COD_EOL_PR1328={\
        gui_name="COD_EOL_PRIORITY_CHAN_5":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL2_CH_5_COD_EOL_ST1329={\
        gui_name="COD_EOL_START_CHAN_5":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL2_CH_5_COD_EOFIEL1330={\
        gui_name="COD_EOFIELD_PRIORITY_CHAN_5":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL2_CH_5_COD_EOFIEL1331={\
        gui_name="COD_EOFIELD_START_CHAN_5":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL3_CH_5={\
      gui_name="DC_RL3_CH_5":start=0x2458070:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL3_CH_5_COD_NEW_AD1332={\
        gui_name="COD_NEW_ADDR_PRIORITY_CHAN_5":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL3_CH_5_COD_NEW_AD1333={\
        gui_name="COD_NEW_ADDR_START_CHAN_5":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL3_CH_5_COD_NEW_CH1334={\
        gui_name="COD_NEW_CHAN_PRIORITY_CHAN_5":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL3_CH_5_COD_NEW_CH1335={\
        gui_name="COD_NEW_CHAN_START_CHAN_5":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL4_CH_5={\
      gui_name="DC_RL4_CH_5":start=0x2458074:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL4_CH_5_COD_NEW_DA1336={\
        gui_name="COD_NEW_DATA_PRIORITY_CHAN_5":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL4_CH_5_COD_NEW_DA1337={\
        gui_name="COD_NEW_DATA_START_CHAN_5":position=8:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_WR_CH_CONF_6={\
      gui_name="DC_WR_CH_CONF_6":start=0x2458078:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_WR_CH_CONF_6_W_SIZE_6={\
        gui_name="W_SIZE_6":position=0:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF_6_PROG_D1338={\
        gui_name="PROG_DI_ID_6":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF_6_PROG_D1339={\
        gui_name="PROG_DISP_ID_6":position=3:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF_6_PROG_C1340={\
        gui_name="PROG_CHAN_TYP_6":position=5:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF_6_CHAN_M1341={\
        gui_name="CHAN_MASK_DEFAULT_6":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF_6_PROG_S1342={\
        gui_name="PROG_START_TIME_6":position=16:size=11:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_WR_CH_ADDR_6={\
      gui_name="DC_WR_CH_ADDR_6":start=0x245807c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_WR_CH_ADDR_6_ST_ADDR_6={\
        gui_name="ST_ADDR_6":position=0:size=29:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL0_CH_6={\
      gui_name="DC_RL0_CH_6":start=0x2458080:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL0_CH_6_COD_NF_PRI1343={\
        gui_name="COD_NF_PRIORITY_CHAN_6":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL0_CH_6_COD_NF_STA1344={\
        gui_name="COD_NF_START_CHAN_6":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL0_CH_6_COD_NL_PRI1345={\
        gui_name="COD_NL_PRIORITY_CHAN_6":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL0_CH_6_COD_NL_STA1346={\
        gui_name="COD_NL_START_CHAN_6":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL1_CH_6={\
      gui_name="DC_RL1_CH_6":start=0x2458084:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL1_CH_6_COD_EOF_PR1347={\
        gui_name="COD_EOF_PRIORITY_CHAN_6":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL1_CH_6_COD_EOF_ST1348={\
        gui_name="COD_EOF_START_CHAN_6":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL1_CH_6_COD_NFIELD1349={\
        gui_name="COD_NFIELD_PRIORITY_CHAN_6":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL1_CH_6_COD_NFIELD1350={\
        gui_name="COD_NFIELD_START_CHAN_6":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL2_CH_6={\
      gui_name="DC_RL2_CH_6":start=0x2458088:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL2_CH_6_COD_EOL_PR1351={\
        gui_name="COD_EOL_PRIORITY_CHAN_6":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL2_CH_6_COD_EOL_ST1352={\
        gui_name="COD_EOL_START_CHAN_6":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL2_CH_6_COD_EOFIEL1353={\
        gui_name="COD_EOFIELD_PRIORITY_CHAN_6":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL2_CH_6_COD_EOFIEL1354={\
        gui_name="COD_EOFIELD_START_CHAN_6":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL3_CH_6={\
      gui_name="DC_RL3_CH_6":start=0x245808c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL3_CH_6_COD_NEW_AD1355={\
        gui_name="COD_NEW_ADDR_PRIORITY_CHAN_6":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL3_CH_6_COD_NEW_AD1356={\
        gui_name="COD_NEW_ADDR_START_CHAN_6":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL3_CH_6_COD_NEW_CH1357={\
        gui_name="COD_NEW_CHAN_PRIORITY_CHAN_6":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL3_CH_6_COD_NEW_CH1358={\
        gui_name="COD_NEW_CHAN_START_CHAN_6":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL4_CH_6={\
      gui_name="DC_RL4_CH_6":start=0x2458090:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL4_CH_6_COD_NEW_DA1359={\
        gui_name="COD_NEW_DATA_PRIORITY_CHAN_6":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL4_CH_6_COD_NEW_DA1360={\
        gui_name="COD_NEW_DATA_START_CHAN_6":position=8:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_WR_CH_CONF1_8={\
      gui_name="DC_WR_CH_CONF1_8":start=0x2458094:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_WR_CH_CONF1_8_W_SIZE_8={\
        gui_name="W_SIZE_8":position=0:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF1_8_CHAN_1361={\
        gui_name="CHAN_MASK_DEFAULT_8":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF1_8_MCU_D1362={\
        gui_name="MCU_DISP_ID_8":position=3:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_WR_CH_CONF2_8={\
      gui_name="DC_WR_CH_CONF2_8":start=0x2458098:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_WR_CH_CONF2_8_NEW_A1363={\
        gui_name="NEW_ADDR_SPACE_SA_8":position=0:size=29:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL1_CH_8={\
      gui_name="DC_RL1_CH_8":start=0x245809c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL1_CH_8_COD_NEW_AD1364={\
        gui_name="COD_NEW_ADDR_PRIORITY_CHAN_8":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL1_CH_8_COD_NEW_AD1365={\
        gui_name="COD_NEW_ADDR_START_CHAN_W_8_0":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL1_CH_8_COD_NEW_AD1366={\
        gui_name="COD_NEW_ADDR_START_CHAN_W_8_1":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL2_CH_8={\
      gui_name="DC_RL2_CH_8":start=0x24580a0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL2_CH_8_COD_NEW_CH1367={\
        gui_name="COD_NEW_CHAN_PRIORITY_CHAN_8":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL2_CH_8_COD_NEW_CH1368={\
        gui_name="COD_NEW_CHAN_START_CHAN_W_8_0":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL2_CH_8_COD_NEW_CH1369={\
        gui_name="COD_NEW_CHAN_START_CHAN_W_8_1":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL3_CH_8={\
      gui_name="DC_RL3_CH_8":start=0x24580a4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL3_CH_8_COD_NEW_DA1370={\
        gui_name="COD_NEW_DATA_PRIORITY_CHAN_8":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL3_CH_8_COD_NEW_DA1371={\
        gui_name="COD_NEW_DATA_START_CHAN_W_8_0":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL3_CH_8_COD_NEW_DA1372={\
        gui_name="COD_NEW_DATA_START_CHAN_W_8_1":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL4_CH_8={\
      gui_name="DC_RL4_CH_8":start=0x24580a8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL4_CH_8_COD_NEW_AD1373={\
        gui_name="COD_NEW_ADDR_START_CHAN_R_8_0":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL4_CH_8_COD_NEW_AD1374={\
        gui_name="COD_NEW_ADDR_START_CHAN_R_8_1":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL5_CH_8={\
      gui_name="DC_RL5_CH_8":start=0x24580ac:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL5_CH_8_COD_NEW_CH1375={\
        gui_name="COD_NEW_CHAN_START_CHAN_R_8_0":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL5_CH_8_COD_NEW_CH1376={\
        gui_name="COD_NEW_CHAN_START_CHAN_R_8_1":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL6_CH_8={\
      gui_name="DC_RL6_CH_8":start=0x24580b0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL6_CH_8_COD_NEW_DA1377={\
        gui_name="COD_NEW_DATA_START_CHAN_R_8_0":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL6_CH_8_COD_NEW_DA1378={\
        gui_name="COD_NEW_DATA_START_CHAN_R_8_1":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_WR_CH_CONF1_9={\
      gui_name="DC_WR_CH_CONF1_9":start=0x24580b4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_WR_CH_CONF1_9_W_SIZE_9={\
        gui_name="W_SIZE_9":position=0:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF1_9_CHAN_1379={\
        gui_name="CHAN_MASK_DEFAULT_9":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF1_9_MCU_D1380={\
        gui_name="MCU_DISP_ID_9":position=3:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_WR_CH_CONF2_9={\
      gui_name="DC_WR_CH_CONF2_9":start=0x24580b8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_WR_CH_CONF2_9_NEW_A1381={\
        gui_name="NEW_ADDR_SPACE_SA_9":position=0:size=29:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL1_CH_9={\
      gui_name="DC_RL1_CH_9":start=0x24580bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL1_CH_9_COD_NEW_AD1382={\
        gui_name="COD_NEW_ADDR_PRIORITY_CHAN_9":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL1_CH_9_COD_NEW_AD1383={\
        gui_name="COD_NEW_ADDR_START_CHAN_W_9_0":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL1_CH_9_COD_NEW_AD1384={\
        gui_name="COD_NEW_ADDR_START_CHAN_W_9_1":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL2_CH_9={\
      gui_name="DC_RL2_CH_9":start=0x24580c0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL2_CH_9_COD_NEW_CH1385={\
        gui_name="COD_NEW_CHAN_PRIORITY_CHAN_9":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL2_CH_9_COD_NEW_CH1386={\
        gui_name="COD_NEW_CHAN_START_CHAN_W_9_0":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL2_CH_9_COD_NEW_CH1387={\
        gui_name="COD_NEW_CHAN_START_CHAN_W_9_1":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL3_CH_9={\
      gui_name="DC_RL3_CH_9":start=0x24580c4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL3_CH_9_COD_NEW_DA1388={\
        gui_name="COD_NEW_DATA_PRIORITY_CHAN_9":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL3_CH_9_COD_NEW_DA1389={\
        gui_name="COD_NEW_DATA_START_CHAN_W_9_0":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL3_CH_9_COD_NEW_DA1390={\
        gui_name="COD_NEW_DATA_START_CHAN_W_9_1":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL4_CH_9={\
      gui_name="DC_RL4_CH_9":start=0x24580c8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL4_CH_9_COD_NEW_AD1391={\
        gui_name="COD_NEW_ADDR_START_CHAN_R_9_0":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL4_CH_9_COD_NEW_AD1392={\
        gui_name="COD_NEW_ADDR_START_CHAN_R_9_1":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL5_CH_9={\
      gui_name="DC_RL5_CH_9":start=0x24580cc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL5_CH_9_COD_NEW_CH1393={\
        gui_name="COD_NEW_CHAN_START_CHAN_R_9_0":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL5_CH_9_COD_NEW_CH1394={\
        gui_name="COD_NEW_CHAN_START_CHAN_R_9_1":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL6_CH_9={\
      gui_name="DC_RL6_CH_9":start=0x24580d0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL6_CH_9_COD_NEW_DA1395={\
        gui_name="COD_NEW_DATA_START_CHAN_R_9_0":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL6_CH_9_COD_NEW_DA1396={\
        gui_name="COD_NEW_DATA_START_CHAN_R_9_1":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_GEN={\
      gui_name="DC_GEN":start=0x24580d4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_GEN_SYNC_1_6={\
        gui_name="SYNC_1_6":position=1:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_GEN_MASK_EN={\
        gui_name="MASK_EN":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_GEN_MASK4CHAN_5={\
        gui_name="MASK4CHAN_5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_GEN_SYNC_PRIORITY_5={\
        gui_name="SYNC_PRIORITY_5":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_GEN_SYNC_PRIORITY_1={\
        gui_name="SYNC_PRIORITY_1":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_GEN_DC_CH5_TYPE={\
        gui_name="DC_CH5_TYPE":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_GEN_DC_BKDIV={\
        gui_name="DC_BKDIV":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_GEN_DC_BK_EN={\
        gui_name="DC_BK_EN":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_DISP_CONF1_0={\
      gui_name="DC_DISP_CONF1_0":start=0x24580d8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_DISP_CONF1_0_DISP_TYP_0={\
        gui_name="DISP_TYP_0":position=0:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_DISP_CONF1_0_ADDR_I1397={\
        gui_name="ADDR_INCREMENT_0":position=2:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_DISP_CONF1_0_ADDR_B1398={\
        gui_name="ADDR_BE_L_INC_0":position=4:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_DISP_CONF1_0_MCU_AC1399={\
        gui_name="MCU_ACC_LB_MASK_0":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_DISP_CONF1_0_DISP_R1400={\
        gui_name="DISP_RD_VALUE_PTR_0":position=7:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_DISP_CONF1_1={\
      gui_name="DC_DISP_CONF1_1":start=0x24580dc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_DISP_CONF1_1_DISP_TYP_1={\
        gui_name="DISP_TYP_1":position=0:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_DISP_CONF1_1_ADDR_I1401={\
        gui_name="ADDR_INCREMENT_1":position=2:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_DISP_CONF1_1_ADDR_B1402={\
        gui_name="ADDR_BE_L_INC_1":position=4:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_DISP_CONF1_1_MCU_AC1403={\
        gui_name="MCU_ACC_LB_MASK_1":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_DISP_CONF1_1_DISP_R1404={\
        gui_name="DISP_RD_VALUE_PTR_1":position=7:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_DISP_CONF1_2={\
      gui_name="DC_DISP_CONF1_2":start=0x24580e0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_DISP_CONF1_2_DISP_TYP_2={\
        gui_name="DISP_TYP_2":position=0:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_DISP_CONF1_2_ADDR_I1405={\
        gui_name="ADDR_INCREMENT_2":position=2:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_DISP_CONF1_2_ADDR_B1406={\
        gui_name="ADDR_BE_L_INC_2":position=4:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_DISP_CONF1_2_MCU_AC1407={\
        gui_name="MCU_ACC_LB_MASK_2":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_DISP_CONF1_2_DISP_R1408={\
        gui_name="DISP_RD_VALUE_PTR_2":position=7:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_DISP_CONF1_3={\
      gui_name="DC_DISP_CONF1_3":start=0x24580e4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_DISP_CONF1_3_DISP_TYP_3={\
        gui_name="DISP_TYP_3":position=0:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_DISP_CONF1_3_ADDR_I1409={\
        gui_name="ADDR_INCREMENT_3":position=2:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_DISP_CONF1_3_ADDR_B1410={\
        gui_name="ADDR_BE_L_INC_3":position=4:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_DISP_CONF1_3_MCU_AC1411={\
        gui_name="MCU_ACC_LB_MASK_3":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_DISP_CONF1_3_DISP_R1412={\
        gui_name="DISP_RD_VALUE_PTR_3":position=7:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_DISP_CONF2_0={\
      gui_name="DC_DISP_CONF2_0":start=0x24580e8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_DISP_CONF2_0_SL_0={\
        gui_name="SL_0":position=0:size=29:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_DISP_CONF2_1={\
      gui_name="DC_DISP_CONF2_1":start=0x24580ec:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_DISP_CONF2_1_SL_1={\
        gui_name="SL_1":position=0:size=29:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_DISP_CONF2_2={\
      gui_name="DC_DISP_CONF2_2":start=0x24580f0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_DISP_CONF2_2_SL_2={\
        gui_name="SL_2":position=0:size=29:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_DISP_CONF2_3={\
      gui_name="DC_DISP_CONF2_3":start=0x24580f4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_DISP_CONF2_3_SL_3={\
        gui_name="SL_3":position=0:size=29:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_DI0_CONF_1={\
      gui_name="DC_DI0_CONF_1":start=0x24580f8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_DI0_CONF_1_DI_READ_1413={\
        gui_name="DI_READ_DATA_MASK_0":position=0:size=32:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_DI0_CONF_2={\
      gui_name="DC_DI0_CONF_2":start=0x24580fc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_DI0_CONF_2_DI_READ_1414={\
        gui_name="DI_READ_DATA_ACK_VALUE_0":position=0:size=32:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_DI1_CONF_1={\
      gui_name="DC_DI1_CONF_1":start=0x2458100:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_DI1_CONF_1_DI_READ_1415={\
        gui_name="DI_READ_DATA_MASK_1":position=0:size=32:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_DI1_CONF_2={\
      gui_name="DC_DI1_CONF_2":start=0x2458104:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_DI1_CONF_2_DI_READ_1416={\
        gui_name="DI_READ_DATA_ACK_VALUE_1":position=0:size=32:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_0={\
      gui_name="DC_MAP_CONF_0":start=0x2458108:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_0_MAPPING_1417={\
        gui_name="MAPPING_PNTR_BYTE0_0":position=0:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_0_MAPPING_1418={\
        gui_name="MAPPING_PNTR_BYTE1_0":position=5:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_0_MAPPING_1419={\
        gui_name="MAPPING_PNTR_BYTE2_0":position=10:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_0_MAPPING_1420={\
        gui_name="MAPPING_PNTR_BYTE0_1":position=16:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_0_MAPPING_1421={\
        gui_name="MAPPING_PNTR_BYTE1_1":position=21:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_0_MAPPING_1422={\
        gui_name="MAPPING_PNTR_BYTE2_1":position=26:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_1={\
      gui_name="DC_MAP_CONF_1":start=0x245810c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_1_MAPPING_1423={\
        gui_name="MAPPING_PNTR_BYTE0_2":position=0:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_1_MAPPING_1424={\
        gui_name="MAPPING_PNTR_BYTE1_2":position=5:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_1_MAPPING_1425={\
        gui_name="MAPPING_PNTR_BYTE2_2":position=10:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_1_MAPPING_1426={\
        gui_name="MAPPING_PNTR_BYTE0_3":position=16:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_1_MAPPING_1427={\
        gui_name="MAPPING_PNTR_BYTE1_3":position=21:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_1_MAPPING_1428={\
        gui_name="MAPPING_PNTR_BYTE2_3":position=26:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_2={\
      gui_name="DC_MAP_CONF_2":start=0x2458110:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_2_MAPPING_1429={\
        gui_name="MAPPING_PNTR_BYTE0_4":position=0:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_2_MAPPING_1430={\
        gui_name="MAPPING_PNTR_BYTE1_4":position=5:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_2_MAPPING_1431={\
        gui_name="MAPPING_PNTR_BYTE2_4":position=10:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_2_MAPPING_1432={\
        gui_name="MAPPING_PNTR_BYTE0_5":position=16:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_2_MAPPING_1433={\
        gui_name="MAPPING_PNTR_BYTE1_5":position=21:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_2_MAPPING_1434={\
        gui_name="MAPPING_PNTR_BYTE2_5":position=26:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_3={\
      gui_name="DC_MAP_CONF_3":start=0x2458114:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_3_MAPPING_1435={\
        gui_name="MAPPING_PNTR_BYTE0_6":position=0:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_3_MAPPING_1436={\
        gui_name="MAPPING_PNTR_BYTE1_6":position=5:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_3_MAPPING_1437={\
        gui_name="MAPPING_PNTR_BYTE2_6":position=10:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_3_MAPPING_1438={\
        gui_name="MAPPING_PNTR_BYTE0_7":position=16:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_3_MAPPING_1439={\
        gui_name="MAPPING_PNTR_BYTE1_7":position=21:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_3_MAPPING_1440={\
        gui_name="MAPPING_PNTR_BYTE2_7":position=26:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_4={\
      gui_name="DC_MAP_CONF_4":start=0x2458118:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_4_MAPPING_1441={\
        gui_name="MAPPING_PNTR_BYTE0_8":position=0:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_4_MAPPING_1442={\
        gui_name="MAPPING_PNTR_BYTE1_8":position=5:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_4_MAPPING_1443={\
        gui_name="MAPPING_PNTR_BYTE2_8":position=10:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_4_MAPPING_1444={\
        gui_name="MAPPING_PNTR_BYTE0_9":position=16:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_4_MAPPING_1445={\
        gui_name="MAPPING_PNTR_BYTE1_1":position=21:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_4_MAPPING_1446={\
        gui_name="MAPPING_PNTR_BYTE2_9":position=26:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_5={\
      gui_name="DC_MAP_CONF_5":start=0x245811c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_5_MAPPING_1447={\
        gui_name="MAPPING_PNTR_BYTE0_10":position=0:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_5_MAPPING_1448={\
        gui_name="MAPPING_PNTR_BYTE1_10":position=5:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_5_MAPPING_1449={\
        gui_name="MAPPING_PNTR_BYTE2_10":position=10:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_5_MAPPING_1450={\
        gui_name="MAPPING_PNTR_BYTE0_11":position=16:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_5_MAPPING_1451={\
        gui_name="MAPPING_PNTR_BYTE1_11":position=21:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_5_MAPPING_1452={\
        gui_name="MAPPING_PNTR_BYTE2_11":position=26:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_6={\
      gui_name="DC_MAP_CONF_6":start=0x2458120:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_6_MAPPING_1453={\
        gui_name="MAPPING_PNTR_BYTE0_12":position=0:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_6_MAPPING_1454={\
        gui_name="MAPPING_PNTR_BYTE1_12":position=5:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_6_MAPPING_1455={\
        gui_name="MAPPING_PNTR_BYTE2_12":position=10:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_6_MAPPING_1456={\
        gui_name="MAPPING_PNTR_BYTE0_13":position=16:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_6_MAPPING_1457={\
        gui_name="MAPPING_PNTR_BYTE1_13":position=21:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_6_MAPPING_1458={\
        gui_name="MAPPING_PNTR_BYTE2_13":position=26:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_7={\
      gui_name="DC_MAP_CONF_7":start=0x2458124:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_7_MAPPING_1459={\
        gui_name="MAPPING_PNTR_BYTE0_14":position=0:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_7_MAPPING_1460={\
        gui_name="MAPPING_PNTR_BYTE1_14":position=5:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_7_MAPPING_1461={\
        gui_name="MAPPING_PNTR_BYTE2_14":position=10:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_7_MAPPING_1462={\
        gui_name="MAPPING_PNTR_BYTE0_15":position=16:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_7_MAPPING_1463={\
        gui_name="MAPPING_PNTR_BYTE1_15":position=21:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_7_MAPPING_1464={\
        gui_name="MAPPING_PNTR_BYTE2_15":position=26:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_8={\
      gui_name="DC_MAP_CONF_8":start=0x2458128:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_8_MAPPING_1465={\
        gui_name="MAPPING_PNTR_BYTE0_16":position=0:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_8_MAPPING_1466={\
        gui_name="MAPPING_PNTR_BYTE1_16":position=5:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_8_MAPPING_1467={\
        gui_name="MAPPING_PNTR_BYTE2_16":position=10:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_8_MAPPING_1468={\
        gui_name="MAPPING_PNTR_BYTE0_17":position=16:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_8_MAPPING_1469={\
        gui_name="MAPPING_PNTR_BYTE1_17":position=21:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_8_MAPPING_1470={\
        gui_name="MAPPING_PNTR_BYTE2_17":position=26:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_9={\
      gui_name="DC_MAP_CONF_9":start=0x245812c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_9_MAPPING_1471={\
        gui_name="MAPPING_PNTR_BYTE0_18":position=0:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_9_MAPPING_1472={\
        gui_name="MAPPING_PNTR_BYTE1_18":position=5:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_9_MAPPING_1473={\
        gui_name="MAPPING_PNTR_BYTE2_18":position=10:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_9_MAPPING_1474={\
        gui_name="MAPPING_PNTR_BYTE0_19":position=16:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_9_MAPPING_1475={\
        gui_name="MAPPING_PNTR_BYTE1_19":position=21:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_9_MAPPING_1476={\
        gui_name="MAPPING_PNTR_BYTE2_19":position=26:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_10={\
      gui_name="DC_MAP_CONF_10":start=0x2458130:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_10_MAPPING1477={\
        gui_name="MAPPING_PNTR_BYTE0_20":position=0:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_10_MAPPING1478={\
        gui_name="MAPPING_PNTR_BYTE1_20":position=5:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_10_MAPPING1479={\
        gui_name="MAPPING_PNTR_BYTE2_20":position=10:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_10_MAPPING1480={\
        gui_name="MAPPING_PNTR_BYTE0_21":position=16:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_10_MAPPING1481={\
        gui_name="MAPPING_PNTR_BYTE1_21":position=21:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_10_MAPPING1482={\
        gui_name="MAPPING_PNTR_BYTE2_21":position=26:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_11={\
      gui_name="DC_MAP_CONF_11":start=0x2458134:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_11_MAPPING1483={\
        gui_name="MAPPING_PNTR_BYTE0_22":position=0:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_11_MAPPING1484={\
        gui_name="MAPPING_PNTR_BYTE1_22":position=5:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_11_MAPPING1485={\
        gui_name="MAPPING_PNTR_BYTE2_22":position=10:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_11_MAPPING1486={\
        gui_name="MAPPING_PNTR_BYTE0_23":position=16:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_11_MAPPING1487={\
        gui_name="MAPPING_PNTR_BYTE1_23":position=21:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_11_MAPPING1488={\
        gui_name="MAPPING_PNTR_BYTE2_23":position=26:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_12={\
      gui_name="DC_MAP_CONF_12":start=0x2458138:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_12_MAPPING1489={\
        gui_name="MAPPING_PNTR_BYTE0_24":position=0:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_12_MAPPING1490={\
        gui_name="MAPPING_PNTR_BYTE1_24":position=5:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_12_MAPPING1491={\
        gui_name="MAPPING_PNTR_BYTE2_24":position=10:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_12_MAPPING1492={\
        gui_name="MAPPING_PNTR_BYTE0_25":position=16:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_12_MAPPING1493={\
        gui_name="MAPPING_PNTR_BYTE1_25":position=21:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_12_MAPPING1494={\
        gui_name="MAPPING_PNTR_BYTE2_25":position=26:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_13={\
      gui_name="DC_MAP_CONF_13":start=0x245813c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_13_MAPPING1495={\
        gui_name="MAPPING_PNTR_BYTE0_26":position=0:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_13_MAPPING1496={\
        gui_name="MAPPING_PNTR_BYTE1_26":position=5:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_13_MAPPING1497={\
        gui_name="MAPPING_PNTR_BYTE2_26":position=10:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_13_MAPPING1498={\
        gui_name="MAPPING_PNTR_BYTE0_27":position=16:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_13_MAPPING1499={\
        gui_name="MAPPING_PNTR_BYTE1_27":position=21:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_13_MAPPING1500={\
        gui_name="MAPPING_PNTR_BYTE2_27":position=26:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_14={\
      gui_name="DC_MAP_CONF_14":start=0x2458140:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_14_MAPPING1501={\
        gui_name="MAPPING_PNTR_BYTE2_28":position=0:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_14_MAPPING1502={\
        gui_name="MAPPING_PNTR_BYTE1_28":position=5:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_14_MAPPING1503={\
        gui_name="MAPPING_PNTR_BYTE2_28F":position=10:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_14_MAPPING1504={\
        gui_name="MAPPING_PNTR_BYTE0_29":position=16:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_14_MAPPING1505={\
        gui_name="MAPPING_PNTR_BYTE1_29":position=21:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_14_MAPPING1506={\
        gui_name="MAPPING_PNTR_BYTE2_29":position=26:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_15={\
      gui_name="DC_MAP_CONF_15":start=0x2458144:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_15_MD_MASK_0={\
        gui_name="MD_MASK_0":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_15_MD_OFFSET_0={\
        gui_name="MD_OFFSET_0":position=8:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_15_MD_MASK_1={\
        gui_name="MD_MASK_1":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_15_MD_OFFSET_1={\
        gui_name="MD_OFFSET_1":position=24:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_16={\
      gui_name="DC_MAP_CONF_16":start=0x2458148:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_16_MD_MASK_0={\
        gui_name="MD_MASK_0":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_16_MD_OFFSET_2={\
        gui_name="MD_OFFSET_2":position=8:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_16_MD_MASK_3={\
        gui_name="MD_MASK_3":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_16_MD_OFFSET_3={\
        gui_name="MD_OFFSET_3":position=24:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_17={\
      gui_name="DC_MAP_CONF_17":start=0x245814c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_17_MD_MASK_4={\
        gui_name="MD_MASK_4":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_17_MD_OFFSET_4={\
        gui_name="MD_OFFSET_4":position=8:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_17_MD_MASK_5={\
        gui_name="MD_MASK_5":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_17_MD_OFFSET_5={\
        gui_name="MD_OFFSET_5":position=24:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_18={\
      gui_name="DC_MAP_CONF_18":start=0x2458150:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_18_MD_MASK_6={\
        gui_name="MD_MASK_6":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_18_MD_OFFSET_6={\
        gui_name="MD_OFFSET_6":position=8:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_18_MD_MASK_7={\
        gui_name="MD_MASK_7":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_18_MD_OFFSET_7={\
        gui_name="MD_OFFSET_7":position=24:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_19={\
      gui_name="DC_MAP_CONF_19":start=0x2458154:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_19_MD_MASK_8={\
        gui_name="MD_MASK_8":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_19_MD_OFFSET_8={\
        gui_name="MD_OFFSET_8":position=8:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_19_MD_MASK_9={\
        gui_name="MD_MASK_9":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_19_MD_OFFSET_9={\
        gui_name="MD_OFFSET_9":position=24:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_20={\
      gui_name="DC_MAP_CONF_20":start=0x2458158:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_20_MD_MASK_10={\
        gui_name="MD_MASK_10":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_20_MD_OFFS1507={\
        gui_name="MD_OFFSET_10":position=8:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_20_MD_MASK_11={\
        gui_name="MD_MASK_11":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_20_MD_OFFS1508={\
        gui_name="MD_OFFSET_11":position=24:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_21={\
      gui_name="DC_MAP_CONF_21":start=0x245815c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_21_MD_MASK_12={\
        gui_name="MD_MASK_12":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_21_MD_OFFS1509={\
        gui_name="MD_OFFSET_12":position=8:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_21_MD_MASK_13={\
        gui_name="MD_MASK_13":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_21_MD_OFFS1510={\
        gui_name="MD_OFFSET_13":position=24:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_22={\
      gui_name="DC_MAP_CONF_22":start=0x2458160:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_22_MD_MASK_14={\
        gui_name="MD_MASK_14":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_22_MD_OFFS1511={\
        gui_name="MD_OFFSET_14":position=8:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_22_MD_MASK_15={\
        gui_name="MD_MASK_15":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_22_MD_OFFS1512={\
        gui_name="MD_OFFSET_15":position=24:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_23={\
      gui_name="DC_MAP_CONF_23":start=0x2458164:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_23_MD_MASK_16={\
        gui_name="MD_MASK_16":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_23_MD_OFFS1513={\
        gui_name="MD_OFFSET_16":position=8:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_23_MD_MASK_17={\
        gui_name="MD_MASK_17":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_23_MD_OFFS1514={\
        gui_name="MD_OFFSET_17":position=24:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_24={\
      gui_name="DC_MAP_CONF_24":start=0x2458168:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_24_MD_MASK_18={\
        gui_name="MD_MASK_18":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_24_MD_OFFS1515={\
        gui_name="MD_OFFSET_18":position=8:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_24_MD_MASK_19={\
        gui_name="MD_MASK_19":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_24_MD_OFFS1516={\
        gui_name="MD_OFFSET_19":position=24:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_25={\
      gui_name="DC_MAP_CONF_25":start=0x245816c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_25_MD_MASK_20={\
        gui_name="MD_MASK_20":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_25_MD_OFFS1517={\
        gui_name="MD_OFFSET_20":position=8:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_25_MD_MASK_21={\
        gui_name="MD_MASK_21":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_25_MD_OFFS1518={\
        gui_name="MD_OFFSET_21":position=24:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_26={\
      gui_name="DC_MAP_CONF_26":start=0x2458170:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_26_MD_MASK_22={\
        gui_name="MD_MASK_22":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_26_MD_OFFS1519={\
        gui_name="MD_OFFSET_22":position=8:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_26_MD_MASK_23={\
        gui_name="MD_MASK_23":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_26_MD_OFFS1520={\
        gui_name="MD_OFFSET_23":position=24:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_UGDE0_0={\
      gui_name="DC_UGDE0_0":start=0x2458174:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_UGDE0_0_ID_CODED_0={\
        gui_name="ID_CODED_0":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DC_UGDE0_0_COD_EV_PRIO1521={\
        gui_name="COD_EV_PRIORITY_0":position=3:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_UGDE0_0_COD_EV_START_0={\
        gui_name="COD_EV_START_0":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_UGDE0_0_COD_ODD_START_0={\
        gui_name="COD_ODD_START_0":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_UGDE0_0_ODD_EN_0={\
        gui_name="ODD_EN_0":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_UGDE0_0_AUTORESTART_0={\
        gui_name="AUTORESTART_0":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_UGDE0_0_NF_NL_0={\
        gui_name="NF_NL_0":position=27:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_UGDE0_1={\
      gui_name="DC_UGDE0_1":start=0x2458178:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_UGDE0_1_STEP_0={\
        gui_name="STEP_0":position=0:size=29:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_UGDE0_2={\
      gui_name="DC_UGDE0_2":start=0x245817c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_UGDE0_2_OFFSET_DT_0={\
        gui_name="OFFSET_DT_0":position=0:size=29:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_UGDE0_3={\
      gui_name="DC_UGDE0_3":start=0x2458180:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_UGDE0_3_STEP_REPEAT_0={\
        gui_name="STEP_REPEAT_0":position=0:size=29:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_UGDE1_0={\
      gui_name="DC_UGDE1_0":start=0x2458184:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_UGDE1_0_ID_CODED_1={\
        gui_name="ID_CODED_1":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DC_UGDE1_0_COD_EV_PRIO1522={\
        gui_name="COD_EV_PRIORITY_1":position=3:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_UGDE1_0_COD_EV_START_1={\
        gui_name="COD_EV_START_1":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_UGDE1_0_COD_ODD_START_1={\
        gui_name="COD_ODD_START_1":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_UGDE1_0_ODD_EN_1={\
        gui_name="ODD_EN_1":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_UGDE1_0_AUTORESTART_1={\
        gui_name="AUTORESTART_1":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_UGDE1_0_NF_NL_1={\
        gui_name="NF_NL_1":position=27:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_UGDE1_1={\
      gui_name="DC_UGDE1_1":start=0x2458188:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_UGDE1_1_STEP_1={\
        gui_name="STEP_1":position=0:size=29:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_UGDE1_2={\
      gui_name="DC_UGDE1_2":start=0x245818c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_UGDE1_2_OFFSET_DT_1={\
        gui_name="OFFSET_DT_1":position=0:size=29:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_UGDE1_3={\
      gui_name="DC_UGDE1_3":start=0x2458190:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_UGDE1_3_STEP_REPEAT_1={\
        gui_name="STEP_REPEAT_1":position=0:size=29:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_UGDE2_0={\
      gui_name="DC_UGDE2_0":start=0x2458194:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_UGDE2_0_ID_CODED_2={\
        gui_name="ID_CODED_2":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DC_UGDE2_0_COD_EV_PRIO1523={\
        gui_name="COD_EV_PRIORITY_2":position=3:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_UGDE2_0_COD_EV_START_2={\
        gui_name="COD_EV_START_2":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_UGDE2_0_COD_ODD_START_2={\
        gui_name="COD_ODD_START_2":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_UGDE2_0_ODD_EN_2={\
        gui_name="ODD_EN_2":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_UGDE2_0_AUTORESTART_2={\
        gui_name="AUTORESTART_2":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_UGDE2_0_NF_NL_2={\
        gui_name="NF_NL_2":position=27:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_UGDE2_1={\
      gui_name="DC_UGDE2_1":start=0x2458198:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_UGDE2_1_STEP_2={\
        gui_name="STEP_2":position=0:size=29:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_UGDE2_2={\
      gui_name="DC_UGDE2_2":start=0x245819c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_UGDE2_2_OFFSET_DT_2={\
        gui_name="OFFSET_DT_2":position=0:size=29:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_UGDE2_3={\
      gui_name="DC_UGDE2_3":start=0x24581a0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_UGDE2_3_STEP_REPEAT_2={\
        gui_name="STEP_REPEAT_2":position=0:size=29:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_UGDE3_0={\
      gui_name="DC_UGDE3_0":start=0x24581a4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_UGDE3_0_ID_CODED_3={\
        gui_name="ID_CODED_3":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DC_UGDE3_0_COD_EV_PRIO1524={\
        gui_name="COD_EV_PRIORITY_3":position=3:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_UGDE3_0_COD_EV_START_3={\
        gui_name="COD_EV_START_3":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_UGDE3_0_COD_ODD_START_3={\
        gui_name="COD_ODD_START_3":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_UGDE3_0_ODD_EN_3={\
        gui_name="ODD_EN_3":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_UGDE3_0_AUTORESTART_3={\
        gui_name="AUTORESTART_3":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_UGDE3_0_NF_NL_3={\
        gui_name="NF_NL_3":position=27:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_UGDE3_1={\
      gui_name="DC_UGDE3_1":start=0x24581a8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_UGDE3_1_STEP_3={\
        gui_name="STEP_3":position=0:size=29:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_UGDE3_2={\
      gui_name="DC_UGDE3_2":start=0x24581ac:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_UGDE3_2_OFFSET_DT_3={\
        gui_name="OFFSET_DT_3":position=0:size=29:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_UGDE3_3={\
      gui_name="DC_UGDE3_3":start=0x24581b0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_UGDE3_3_STEP_REPEAT_3={\
        gui_name="STEP_REPEAT_3":position=0:size=29:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_LLA0={\
      gui_name="DC_LLA0":start=0x24581b4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_LLA0_MCU_RS_0_0={\
        gui_name="MCU_RS_0_0":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_LLA0_MCU_RS_1_0={\
        gui_name="MCU_RS_1_0":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_LLA0_MCU_RS_2_0={\
        gui_name="MCU_RS_2_0":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_LLA0_MCU_RS_3_0={\
        gui_name="MCU_RS_3_0":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_LLA1={\
      gui_name="DC_LLA1":start=0x24581b8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_LLA1_MCU_RS_0_1={\
        gui_name="MCU_RS_0_1":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_LLA1_MCU_RS_1_1={\
        gui_name="MCU_RS_1_1":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_LLA1_MCU_RS_2_1={\
        gui_name="MCU_RS_2_1":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_LLA1_MCU_RS_3_1={\
        gui_name="MCU_RS_3_1":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_R_LLA0={\
      gui_name="DC_R_LLA0":start=0x24581bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_R_LLA0_MCU_RS_R_0_0={\
        gui_name="MCU_RS_R_0_0":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_R_LLA0_MCU_RS_R_1_0={\
        gui_name="MCU_RS_R_1_0":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_R_LLA0_MCU_RS_2_0={\
        gui_name="MCU_RS_2_0":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_R_LLA0_MCU_RS_3_0={\
        gui_name="MCU_RS_3_0":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_R_LLA1={\
      gui_name="DC_R_LLA1":start=0x24581c0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_R_LLA1_MCU_RS_R_0_1={\
        gui_name="MCU_RS_R_0_1":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_R_LLA1_MCU_RS_R_1_1={\
        gui_name="MCU_RS_R_1_1":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_R_LLA1_MCU_RS_R_2_1={\
        gui_name="MCU_RS_R_2_1":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_R_LLA1_MCU_RS_R_3_1={\
        gui_name="MCU_RS_R_3_1":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_WR_CH_ADDR_5_ALT={\
      gui_name="DC_WR_CH_ADDR_5_ALT":start=0x24581c4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_WR_CH_ADDR_5_ALT_ST1525={\
        gui_name="ST_ADDR_5_ALT":position=0:size=29:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_STAT={\
      gui_name="DC_STAT":start=0x24581c8:length=4:\
      read_only=true:write_only=false\
      :bit_fields.B_IPU_DC_STAT_DC_TRIPLE_BUF_1526={\
        gui_name="DC_TRIPLE_BUF_CNT_FULL_0":position=0:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_DC_STAT_DC_TRIPLE_BUF_1527={\
        gui_name="DC_TRIPLE_BUF_CNT_EMPTY_0":position=1:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_DC_STAT_DC_TRIPLE_BUF_1528={\
        gui_name="DC_TRIPLE_BUF_DATA_FULL_0":position=2:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_DC_STAT_DC_TRIPLE_BUF_1529={\
        gui_name="DC_TRIPLE_BUF_DATA_EMPTY_0":position=3:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_DC_STAT_DC_TRIPLE_BUF_1530={\
        gui_name="DC_TRIPLE_BUF_CNT_FULL_1":position=4:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_DC_STAT_DC_TRIPLE_BUF_1531={\
        gui_name="DC_TRIPLE_BUF_CNT_EMPTY_1":position=5:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_DC_STAT_DC_TRIPLE_BUF_1532={\
        gui_name="DC_TRIPLE_BUF_DATA_FULL_1":position=6:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_DC_STAT_DC_TRIPLE_BUF_1533={\
        gui_name="DC_TRIPLE_BUF_DATA_EMPTY_1":position=7:size=1:read_only=true\
      }\
    }\
    :Register.G_IPU_DMFC_RD_CHAN={\
      gui_name="DMFC_RD_CHAN":start=0x2460000:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DMFC_RD_CHAN_DMFC_BURS1534={\
        gui_name="DMFC_BURST_SIZE_0":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_RD_CHAN_DMFC_WM_EN_0={\
        gui_name="DMFC_WM_EN_0":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_RD_CHAN_DMFC_WM_SET_0={\
        gui_name="DMFC_WM_SET_0":position=18:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_RD_CHAN_DMFC_WM_CLR_0={\
        gui_name="DMFC_WM_CLR_0":position=21:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_RD_CHAN_DMFC_PPW_C={\
        gui_name="DMFC_PPW_C":position=24:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DMFC_WR_CHAN={\
      gui_name="DMFC_WR_CHAN":start=0x2460004:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DMFC_ST_A1535={\
        gui_name="DMFC_ST_ADDR_1":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DMFC_FIFO1536={\
        gui_name="DMFC_FIFO_SIZE_1":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DMFC_BURS1537={\
        gui_name="DMFC_BURST_SIZE_1":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DMFC_ST_A1538={\
        gui_name="DMFC_ST_ADDR_2":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DMFC_FIFO1539={\
        gui_name="DMFC_FIFO_SIZE_2":position=11:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DMFC_BURS1540={\
        gui_name="DMFC_BURST_SIZE_2":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DMFC_ST_A1541={\
        gui_name="DMFC_ST_ADDR_1C":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DMFC_FIFO1542={\
        gui_name="DMFC_FIFO_SIZE_1C":position=19:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DMFC_BURS1543={\
        gui_name="DMFC_BURST_SIZE_1C":position=22:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DMFC_ST_A1544={\
        gui_name="DMFC_ST_ADDR_2C":position=24:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DMFC_FIFO1545={\
        gui_name="DMFC_FIFO_SIZE_2C":position=27:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DMFC_BURS1546={\
        gui_name="DMFC_BURST_SIZE_2C":position=30:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DMFC_WR_CHAN_DEF={\
      gui_name="DMFC_WR_CHAN_DEF":start=0x2460008:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DEF_DMFC_1547={\
        gui_name="DMFC_WM_EN_1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DEF_DMFC_1548={\
        gui_name="DMFC_WM_SET_1":position=2:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DEF_DMFC_1549={\
        gui_name="DMFC_WM_CLR_1":position=5:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DEF_DMFC_1550={\
        gui_name="DMFC_WM_EN_2":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DEF_DMFC_1551={\
        gui_name="DMFC_WM_SET_2":position=10:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DEF_DMFC_1552={\
        gui_name="DMFC_WM_CLR_2":position=13:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DEF_DMFC_1553={\
        gui_name="DMFC_WM_EN_1C":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DEF_DMFC_1554={\
        gui_name="DMFC_WM_SET_1C":position=18:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DEF_DMFC_1555={\
        gui_name="DMFC_WM_CLR_1C":position=21:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DEF_DMFC_1556={\
        gui_name="DMFC_WM_EN_2C":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DEF_DMFC_1557={\
        gui_name="DMFC_WM_SET_2C":position=26:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DEF_DMFC_1558={\
        gui_name="DMFC_WM_CLR_2C":position=29:size=3:read_only=false\
      }\
    }\
    :Register.G_IPU_DMFC_DP_CHAN={\
      gui_name="DMFC_DP_CHAN":start=0x246000c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DMFC_ST_A1559={\
        gui_name="DMFC_ST_ADDR_5B":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DMFC_FIFO1560={\
        gui_name="DMFC_FIFO_SIZE_5B":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DMFC_BURS1561={\
        gui_name="DMFC_BURST_SIZE_5B":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DMFC_ST_A1562={\
        gui_name="DMFC_ST_ADDR_5F":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DMFC_FIFO1563={\
        gui_name="DMFC_FIFO_SIZE_5F":position=11:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DMFC_BURS1564={\
        gui_name="DMFC_BURST_SIZE_5F":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DMFC_ST_A1565={\
        gui_name="DMFC_ST_ADDR_6B":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DMFC_FIFO1566={\
        gui_name="DMFC_FIFO_SIZE_6B":position=19:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DMFC_BURS1567={\
        gui_name="DMFC_BURST_SIZE_6B":position=22:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DMFC_ST_A1568={\
        gui_name="DMFC_ST_ADDR_6F":position=24:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DMFC_FIFO1569={\
        gui_name="DMFC_FIFO_SIZE_6F":position=27:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DMFC_BURS1570={\
        gui_name="DMFC_BURST_SIZE_6F":position=30:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DMFC_DP_CHAN_DEF={\
      gui_name="DMFC_DP_CHAN_DEF":start=0x2460010:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DEF_DMFC_1571={\
        gui_name="DMFC_WM_EN_5B":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DEF_DMFC_1572={\
        gui_name="DMFC_WM_SET_5B":position=2:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DEF_DMFC_1573={\
        gui_name="DMFC_WM_CLR_5B":position=5:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DEF_DMFC_1574={\
        gui_name="DMFC_WM_EN_5F":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DEF_DMFC_1575={\
        gui_name="DMFC_WM_SET_5F":position=10:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DEF_DMFC_1576={\
        gui_name="DMFC_WM_CLR_5F":position=13:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DEF_DMFC_1577={\
        gui_name="DMFC_WM_EN_6B":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DEF_DMFC_1578={\
        gui_name="DMFC_WM_SET_6B":position=18:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DEF_DMFC_1579={\
        gui_name="DMFC_WM_CLR_6B":position=21:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DEF_DMFC_1580={\
        gui_name="DMFC_WM_EN_6F":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DEF_DMFC_1581={\
        gui_name="DMFC_WM_SET_6F":position=26:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DEF_DMFC_1582={\
        gui_name="DMFC_WM_CLR_6F":position=29:size=3:read_only=false\
      }\
    }\
    :Register.G_IPU_DMFC_GENERAL_1={\
      gui_name="DMFC_GENERAL_1":start=0x2460014:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DMFC_GENERAL_1_DMFC_DC1583={\
        gui_name="DMFC_DCDP_SYNC_PR":position=0:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_GENERAL_1_DMFC_BU1584={\
        gui_name="DMFC_BURST_SIZE_9":position=5:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_GENERAL_1_DMFC_WM1585={\
        gui_name="DMFC_WM_EN_9":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_GENERAL_1_DMFC_WM1586={\
        gui_name="DMFC_WM_SET_9":position=10:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_GENERAL_1_DMFC_WM1587={\
        gui_name="DMFC_WM_CLR_9":position=13:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_GENERAL_1_WAIT4EOT_1={\
        gui_name="WAIT4EOT_1":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_GENERAL_1_WAIT4EOT_2={\
        gui_name="WAIT4EOT_2":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_GENERAL_1_WAIT4EOT_3={\
        gui_name="WAIT4EOT_3":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_GENERAL_1_WAIT4EOT_4={\
        gui_name="WAIT4EOT_4":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_GENERAL_1_WAIT4EOT_5B={\
        gui_name="WAIT4EOT_5B":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_GENERAL_1_WAIT4EOT_5F={\
        gui_name="WAIT4EOT_5F":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_GENERAL_1_WAIT4EOT_6B={\
        gui_name="WAIT4EOT_6B":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_GENERAL_1_WAIT4EOT_6F={\
        gui_name="WAIT4EOT_6F":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_GENERAL_1_WAIT4EOT_9={\
        gui_name="WAIT4EOT_9":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_DMFC_GENERAL_2={\
      gui_name="DMFC_GENERAL_2":start=0x2460018:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DMFC_GENERAL_2_DMFC_FR1588={\
        gui_name="DMFC_FRAME_WIDTH_RD":position=0:size=13:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_GENERAL_2_DMFC_FR1589={\
        gui_name="DMFC_FRAME_HEIGHT_RD":position=16:size=13:read_only=false\
      }\
    }\
    :Register.G_IPU_DMFC_IC_CTRL={\
      gui_name="DMFC_IC_CTRL":start=0x246001c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DMFC_IC_CTRL_DMFC_IC_I1590={\
        gui_name="DMFC_IC_IN_PORT":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_IC_CTRL_DMFC_IC_PPW_C={\
        gui_name="DMFC_IC_PPW_C":position=4:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_IC_CTRL_DMFC_IC_F1591={\
        gui_name="DMFC_IC_FRAME_WIDTH_RD":position=6:size=13:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_IC_CTRL_DMFC_IC_F1592={\
        gui_name="DMFC_IC_FRAME_HEIGHT_RD":position=19:size=13:read_only=false\
      }\
    }\
    :Register.G_IPU_DMFC_WR_CHAN_ALT={\
      gui_name="DMFC_WR_CHAN_ALT":start=0x2460020:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DMFC_WR_CHAN_ALT_DMFC_1593={\
        gui_name="DMFC_ST_ADDR_2_ALT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_ALT_DMFC_1594={\
        gui_name="DMFC_FIFO_SIZE_2_ALT":position=11:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_ALT_DMFC_1595={\
        gui_name="DMFC_BURST_SIZE_2_ALT":position=14:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DMFC_WR_CHAN_DEF_ALT={\
      gui_name="DMFC_WR_CHAN_DEF_ALT":start=0x2460024:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DEF_ALT_D1596={\
        gui_name="DMFC_WM_EN_2_ALT":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DEF_ALT_D1597={\
        gui_name="DMFC_WM_SET_2_ALT":position=10:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DEF_ALT_D1598={\
        gui_name="DMFC_WM_CLR_2_ALT":position=13:size=3:read_only=false\
      }\
    }\
    :Register.G_IPU_DMFC_DP_CHAN_ALT={\
      gui_name="DMFC_DP_CHAN_ALT":start=0x2460028:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DMFC_DP_CHAN_ALT_DMFC_1599={\
        gui_name="DMFC_ST_ADDR_5B_ALT":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_ALT_DMFC_1600={\
        gui_name="DMFC_FIFO_SIZE_5B_ALT":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_ALT_DMFC_1601={\
        gui_name="DMFC_BURST_SIZE_5B_ALT":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_ALT_DMFC_1602={\
        gui_name="DMFC_ST_ADDR_6B_ALT":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_ALT_DMFC_1603={\
        gui_name="DMFC_FIFO_SIZE_6B_ALT":position=19:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_ALT_DMFC_1604={\
        gui_name="DMFC_BURST_SIZE_6B_ALT":position=22:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_ALT_DMFC_1605={\
        gui_name="DMFC_ST_ADDR_6F_ALT":position=24:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_ALT_DMFC_1606={\
        gui_name="DMFC_FIFO_SIZE_6F_ALT":position=27:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_ALT_DMFC_1607={\
        gui_name="DMFC_BURST_SIZE_6F_ALT":position=30:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DMFC_DP_CHAN_DEF_ALT={\
      gui_name="DMFC_DP_CHAN_DEF_ALT":start=0x246002c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DEF_ALT_D1608={\
        gui_name="DMFC_WM_EN_5B_ALT":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DEF_ALT_D1609={\
        gui_name="DMFC_WM_SET_5B_ALT":position=2:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DEF_ALT_D1610={\
        gui_name="DMFC_WM_CLR_5B_ALT":position=5:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DEF_ALT_D1611={\
        gui_name="DMFC_WM_EN_6B_ALT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DEF_ALT_D1612={\
        gui_name="DMFC_WM_SET_6B_ALT":position=18:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DEF_ALT_D1613={\
        gui_name="DMFC_WM_CLR_6B_ALT":position=21:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DEF_ALT_D1614={\
        gui_name="DMFC_WM_EN_6F_ALT":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DEF_ALT_D1615={\
        gui_name="DMFC_WM_SET_6F_ALT":position=26:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DEF_ALT_D1616={\
        gui_name="DMFC_WM_CLR_6F_ALT":position=29:size=3:read_only=false\
      }\
    }\
    :Register.G_IPU_DMFC_GENERAL1_ALT={\
      gui_name="DMFC_GENERAL1_ALT":start=0x2460030:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DMFC_GENERAL1_ALT_WAIT1617={\
        gui_name="WAIT4EOT_2_ALT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_GENERAL1_ALT_WAIT1618={\
        gui_name="WAIT4EOT_5B_ALT":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_GENERAL1_ALT_WAIT1619={\
        gui_name="WAIT4EOT_6B_ALT":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_GENERAL1_ALT_WAIT1620={\
        gui_name="WAIT4EOT_6F_ALT":position=23:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_DMFC_STAT={\
      gui_name="DMFC_STAT":start=0x2460034:length=4:\
      read_only=true:write_only=false\
      :bit_fields.B_IPU_DMFC_STAT_DMFC_FIFO_FULL={\
        gui_name="DMFC_FIFO_FULL":position=0:size=12:read_only=true\
      }\
      :bit_fields.B_IPU_DMFC_STAT_DMFC_FIFO_EMPTY={\
        gui_name="DMFC_FIFO_EMPTY":position=12:size=12:read_only=true\
      }\
      :bit_fields.B_IPU_DMFC_STAT_DMFC_IC_BUFF1621={\
        gui_name="DMFC_IC_BUFFER_FULL":position=24:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_DMFC_STAT_DMFC_IC_BUFF1622={\
        gui_name="DMFC_IC_BUFFER_EMPTY":position=25:size=1:read_only=true\
      }\
    }\
    :Register.G_IPU_VDI_FSIZE={\
      gui_name="VDI_FSIZE":start=0x2468000:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_VDI_FSIZE_VDI_FWIDTH={\
        gui_name="VDI_FWIDTH":position=0:size=11:read_only=false\
      }\
      :bit_fields.B_IPU_VDI_FSIZE_VDI_FHEIGHT={\
        gui_name="VDI_FHEIGHT":position=16:size=11:read_only=false\
      }\
    }\
    :Register.G_IPU_VDI_C={\
      gui_name="VDI_C":start=0x2468004:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_VDI_C_VDI_CH_422={\
        gui_name="VDI_CH_422":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_VDI_C_VDI_MOT_SEL={\
        gui_name="VDI_MOT_SEL":position=2:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_VDI_C_VDI_BURST_SIZE1={\
        gui_name="VDI_BURST_SIZE1":position=4:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_VDI_C_VDI_BURST_SIZE2={\
        gui_name="VDI_BURST_SIZE2":position=8:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_VDI_C_VDI_BURST_SIZE3={\
        gui_name="VDI_BURST_SIZE3":position=12:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_VDI_C_VDI_VWM1_SET={\
        gui_name="VDI_VWM1_SET":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_VDI_C_VDI_VWM1_CLR={\
        gui_name="VDI_VWM1_CLR":position=19:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_VDI_C_VDI_VWM3_SET={\
        gui_name="VDI_VWM3_SET":position=22:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_VDI_C_VDI_VWM3_CLR={\
        gui_name="VDI_VWM3_CLR":position=25:size=3:read_only=false\
      }\
    }\
    :Register.G_IPU_VDI_C2={\
      gui_name="VDI_C2":start=0x2468008:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_VDI_C2_VDI_CMB_EN={\
        gui_name="VDI_CMB_EN":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_VDI_C2_VDI_KEY_COLOR_EN={\
        gui_name="VDI_KEY_COLOR_EN":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_VDI_C2_VDI_GLB_A_EN={\
        gui_name="VDI_GLB_A_EN":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_VDI_C2_VDI_PLANE_1_EN={\
        gui_name="VDI_PLANE_1_EN":position=3:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_VDI_CMDP_1={\
      gui_name="VDI_CMDP_1":start=0x246800c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_VDI_CMDP_1_VDI_KEY_COLOR_B={\
        gui_name="VDI_KEY_COLOR_B":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_VDI_CMDP_1_VDI_KEY_COLOR_G={\
        gui_name="VDI_KEY_COLOR_G":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_VDI_CMDP_1_VDI_KEY_COLOR_R={\
        gui_name="VDI_KEY_COLOR_R":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_VDI_CMDP_1_VDI_ALPHA={\
        gui_name="VDI_ALPHA":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_VDI_CMDP_2={\
      gui_name="VDI_CMDP_2":start=0x2468010:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_VDI_CMDP_2_VDI_KEY_COLOR_B={\
        gui_name="VDI_KEY_COLOR_B":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_VDI_CMDP_2_VDI_KEY_COLOR_G={\
        gui_name="VDI_KEY_COLOR_G":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_VDI_CMDP_2_VDI_KEY_COLOR_R={\
        gui_name="VDI_KEY_COLOR_R":position=16:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_VDI_PS_1={\
      gui_name="VDI_PS_1":start=0x2468014:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_VDI_PS_1_VDI_FWIDTH1={\
        gui_name="VDI_FWIDTH1":position=0:size=11:read_only=false\
      }\
      :bit_fields.B_IPU_VDI_PS_1_VDI_FHEIGHT1={\
        gui_name="VDI_FHEIGHT1":position=16:size=11:read_only=false\
      }\
    }\
    :Register.G_IPU_VDI_PS_2={\
      gui_name="VDI_PS_2":start=0x2468018:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_VDI_PS_2_VDI_OFFSET_HOR1={\
        gui_name="VDI_OFFSET_HOR1":position=0:size=11:read_only=false\
      }\
      :bit_fields.B_IPU_VDI_PS_2_VDI_OFFSET_VER1={\
        gui_name="VDI_OFFSET_VER1":position=16:size=11:read_only=false\
      }\
    }\
    :Register.G_IPU_VDI_PS_3={\
      gui_name="VDI_PS_3":start=0x246801c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_VDI_PS_3_VDI_FWIDTH3={\
        gui_name="VDI_FWIDTH3":position=0:size=11:read_only=false\
      }\
      :bit_fields.B_IPU_VDI_PS_3_VDI_FHEIGHT3={\
        gui_name="VDI_FHEIGHT3":position=16:size=11:read_only=false\
      }\
    }\
    :Register.G_IPU_VDI_PS_4={\
      gui_name="VDI_PS_4":start=0x2468020:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_VDI_PS_4_VDI_OFFSET_HOR3={\
        gui_name="VDI_OFFSET_HOR3":position=0:size=11:read_only=false\
      }\
      :bit_fields.B_IPU_VDI_PS_4_VDI_OFFSET_VER3={\
        gui_name="VDI_OFFSET_VER3":position=16:size=11:read_only=false\
      }\
    }\
    :Register.G_IPU_IDMAC_SUB_ADDR_0={\
      gui_name="IDMAC_SUB_ADDR_0":start=0x248028c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IDMAC_SUB_ADDR_0_IDMAC1623={\
        gui_name="IDMAC_SUB_ADDR":position=0:size=32:read_only=false\
      }\
    }\
    :Register.G_IPU_IDMAC_SUB_ADDR_4={\
      gui_name="IDMAC_SUB_ADDR_4":start=0x248030c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IDMAC_SUB_ADDR_4_IDMAC1624={\
        gui_name="IDMAC_SUB_ADDR_28":position=0:size=7:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_SUB_ADDR_4_IDMAC1625={\
        gui_name="IDMAC_SUB_ADDR_8":position=8:size=7:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_SUB_ADDR_4_IDMAC1626={\
        gui_name="IDMAC_SUB_ADDR_21":position=16:size=7:read_only=false\
      }\
    }\
    :Register.G_IPU_IDMAC_SUB_ADDR_1={\
      gui_name="IDMAC_SUB_ADDR_1":start=0x2c02c30:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IDMAC_SUB_ADDR_1_IDMAC1627={\
        gui_name="IDMAC_SUB_ADDR3":position=0:size=7:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_SUB_ADDR_1_IDMAC1628={\
        gui_name="IDMAC_SUB_ADDR2":position=8:size=7:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_SUB_ADDR_1_IDMAC1629={\
        gui_name="IDMAC_SUB_ADDR1":position=16:size=7:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_SUB_ADDR_1_IDMAC1630={\
        gui_name="IDMAC_SUB_ADDR":position=24:size=7:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_COM_CONF_SYNC={\
      gui_name="DP_COM_CONF_SYNC":start=0x3440000:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_COM_CONF_SYNC_DP_FG1631={\
        gui_name="DP_FG_EN_SYNC":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_SYNC_DP_GW1632={\
        gui_name="DP_GWSEL_SYNC":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_SYNC_DP_GW1633={\
        gui_name="DP_GWAM_SYNC":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_SYNC_DP_GW1634={\
        gui_name="DP_GWCKE_SYNC":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_SYNC_DP_CO1635={\
        gui_name="DP_COC_SYNC":position=4:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_SYNC_DP_CS1636={\
        gui_name="DP_CSC_DEF_SYNC":position=8:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_SYNC_DP_CS1637={\
        gui_name="DP_CSC_GAMUT_SAT_EN_SYNC":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_SYNC_DP_CS1638={\
        gui_name="DP_CSC_YUV_SAT_MODE_SYNC":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_SYNC_DP_GA1639={\
        gui_name="DP_GAMMA_EN_SYNC":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_SYNC_DP_GA1640={\
        gui_name="DP_GAMMA_YUV_EN_SYNC":position=13:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_GRAPH_WIND_CTRL_SYNC={\
      gui_name="DP_GRAPH_WIND_CTRL_SYNC":start=0x3440004:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_GRAPH_WIND_CTRL_SYN1641={\
        gui_name="DP_GWCKB_SYNC":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DP_GRAPH_WIND_CTRL_SYN1642={\
        gui_name="DP_GWCKG_SYNC":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DP_GRAPH_WIND_CTRL_SYN1643={\
        gui_name="DP_GWCKR_SYNC":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DP_GRAPH_WIND_CTRL_SYN1644={\
        gui_name="DP_GWAV_SYNC":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_FG_POS_SYNC={\
      gui_name="DP_FG_POS_SYNC":start=0x3440008:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_FG_POS_SYNC_DP_FGYP1645={\
        gui_name="DP_FGYP_SYNC":position=0:size=11:read_only=false\
      }\
      :bit_fields.B_IPU_DP_FG_POS_SYNC_DP_FGXP1646={\
        gui_name="DP_FGXP_SYNC":position=16:size=11:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_CUR_POS_SYNC={\
      gui_name="DP_CUR_POS_SYNC":start=0x344000c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_CUR_POS_SYNC_DP_CXW1647={\
        gui_name="DP_CXW_SYNC":position=0:size=11:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CUR_POS_SYNC_DP_CXP1648={\
        gui_name="DP_CXP_SYNC":position=11:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CUR_POS_SYNC_DP_CYH1649={\
        gui_name="DP_CYH_SYNC":position=16:size=11:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CUR_POS_SYNC_DP_CYP1650={\
        gui_name="DP_CYP_SYNC":position=27:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_CUR_MAP_SYNC={\
      gui_name="DP_CUR_MAP_SYNC":start=0x3440010:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_CUR_MAP_SYNC_DP_CUR1651={\
        gui_name="DP_CUR_COL_R_SYNC":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CUR_MAP_SYNC_DP_CUR1652={\
        gui_name="DP_CUR_COL_G_SYNC":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CUR_MAP_SYNC_DP_CUR1653={\
        gui_name="DP_CUR_COL_B_SYNC":position=16:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_GAMMA_C_SYNC_I={\
      gui_name="DP_GAMMA_C_SYNC_I":start=0x3440014:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_GAMMA_C_SYNC_I_DP_G1654={\
        gui_name="DP_GAMMA_C_SYNC1":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DP_GAMMA_C_SYNC_I_DP_G1655={\
        gui_name="DP_GAMMA_C_SYNC":position=16:size=9:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_GAMMA_S_SYNC_I={\
      gui_name="DP_GAMMA_S_SYNC_I":start=0x3440034:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_GAMMA_S_SYNC_I_DP_G1656={\
        gui_name="DP_GAMMA_S_SYNC3":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DP_GAMMA_S_SYNC_I_DP_G1657={\
        gui_name="DP_GAMMA_S_SYNC2":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DP_GAMMA_S_SYNC_I_DP_G1658={\
        gui_name="DP_GAMMA_S_SYNC1":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DP_GAMMA_S_SYNC_I_DP_G1659={\
        gui_name="DP_GAMMA_S_SYNC":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_CSCA_SYNC_I={\
      gui_name="DP_CSCA_SYNC_I":start=0x3440044:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_CSCA_SYNC_I_DP_CSC_1660={\
        gui_name="DP_CSC_A_SYNC1":position=0:size=10:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CSCA_SYNC_I_DP_CSC_1661={\
        gui_name="DP_CSC_A_SYNC":position=16:size=10:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_SCS_SYNC_0={\
      gui_name="DP_SCS_SYNC_0":start=0x3440054:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_SCS_SYNC_0_DP_CSC_A1662={\
        gui_name="DP_CSC_A8_SYNC":position=0:size=10:read_only=false\
      }\
      :bit_fields.B_IPU_DP_SCS_SYNC_0_DP_CSC_B1663={\
        gui_name="DP_CSC_B0_SYNC":position=16:size=14:read_only=false\
      }\
      :bit_fields.B_IPU_DP_SCS_SYNC_0_DP_CSC_S1664={\
        gui_name="DP_CSC_S0_SYNC":position=30:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_SCS_SYNC_1={\
      gui_name="DP_SCS_SYNC_1":start=0x3440058:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_SCS_SYNC_1_DP_CSC_B1665={\
        gui_name="DP_CSC_B1_SYNC":position=0:size=14:read_only=false\
      }\
      :bit_fields.B_IPU_DP_SCS_SYNC_1_DP_CSC_S1666={\
        gui_name="DP_CSC_S1_SYNC":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DP_SCS_SYNC_1_DP_CSC_B1667={\
        gui_name="DP_CSC_B2_SYNC":position=16:size=14:read_only=false\
      }\
      :bit_fields.B_IPU_DP_SCS_SYNC_1_DP_CSC_S1668={\
        gui_name="DP_CSC_S2_SYNC":position=30:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_CUR_POS_ALT={\
      gui_name="DP_CUR_POS_ALT":start=0x344005c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_CUR_POS_ALT_DP_CXW_1669={\
        gui_name="DP_CXW_SYNC_ALT":position=0:size=11:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CUR_POS_ALT_DP_CXP_1670={\
        gui_name="DP_CXP_SYNC_ALT":position=11:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CUR_POS_ALT_DP_CYH_1671={\
        gui_name="DP_CYH_SYNC_ALT":position=16:size=11:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CUR_POS_ALT_DP_CYP_1672={\
        gui_name="DP_CYP_SYNC_ALT":position=27:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_COM_CONF_ASYNC0={\
      gui_name="DP_COM_CONF_ASYNC0":start=0x3440060:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_COM_CONF_ASYNC0_DP_1673={\
        gui_name="DP_GWSEL_ASYNC0":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_ASYNC0_DP_1674={\
        gui_name="DP_GWAM_ASYNC0":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_ASYNC0_DP_1675={\
        gui_name="DP_GWCKE_ASYNC0":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_ASYNC0_DP_1676={\
        gui_name="DP_COC_ASYNC0":position=4:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_ASYNC0_DP_1677={\
        gui_name="DP_CSC_DEF_ASYNC0":position=8:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_ASYNC0_DP_1678={\
        gui_name="DP_CSC_GAMUT_SAT_EN_ASYNC0":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_ASYNC0_DP_1679={\
        gui_name="DP_CSC_YUV_SAT_MODE_ASYNC0":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_ASYNC0_DP_1680={\
        gui_name="DP_GAMMA_EN_ASYNC0":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_ASYNC0_DP_1681={\
        gui_name="DP_GAMMA_YUV_EN_ASYNC0":position=13:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_GRAPH_WIND_CTRL_ASYNC0={\
      gui_name="DP_GRAPH_WIND_CTRL_ASYNC0":start=0x3440064:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_GRAPH_WIND_CTRL_ASY1682={\
        gui_name="DP_GWCKB_ASYNC0":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DP_GRAPH_WIND_CTRL_ASY1683={\
        gui_name="DP_GWCKG_ASYNC0":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DP_GRAPH_WIND_CTRL_ASY1684={\
        gui_name="DP_GWCKR_ASYNC0":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DP_GRAPH_WIND_CTRL_ASY1685={\
        gui_name="DP_GWAV_ASYNC0":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_FG_POS_ASYNC0={\
      gui_name="DP_FG_POS_ASYNC0":start=0x3440068:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_FG_POS_ASYNC0_DP_FG1686={\
        gui_name="DP_FGYP_ASYNC0":position=0:size=11:read_only=false\
      }\
      :bit_fields.B_IPU_DP_FG_POS_ASYNC0_DP_FG1687={\
        gui_name="DP_FGXP_ASYNC0":position=16:size=11:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_CUR_POS_ASYNC0={\
      gui_name="DP_CUR_POS_ASYNC0":start=0x344006c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_CUR_POS_ASYNC0_DP_C1688={\
        gui_name="DP_CXW_ASYNC0":position=0:size=11:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CUR_POS_ASYNC0_DP_C1689={\
        gui_name="DP_CXP_ASYNC0":position=11:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CUR_POS_ASYNC0_DP_C1690={\
        gui_name="DP_CYH_ASYNC0":position=16:size=11:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CUR_POS_ASYNC0_DP_C1691={\
        gui_name="DP_CYP_ASYNC0":position=27:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_CUR_MAP_ASYNC0={\
      gui_name="DP_CUR_MAP_ASYNC0":start=0x3440070:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_CUR_MAP_ASYNC0_DP_C1692={\
        gui_name="DP_CUR_COL_R_ASYNC0":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CUR_MAP_ASYNC0_DP_C1693={\
        gui_name="DP_CUR_COL_G_ASYNC0":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CUR_MAP_ASYNC0_DP_C1694={\
        gui_name="DP_CUR_COL_B_ASYNC0":position=16:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_GAMMA_C_ASYNC0_I={\
      gui_name="DP_GAMMA_C_ASYNC0_I":start=0x3440074:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_GAMMA_C_ASYNC0_I_DP1695={\
        gui_name="DP_GAMMA_C_ASYNC01":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DP_GAMMA_C_ASYNC0_I_DP1696={\
        gui_name="DP_GAMMA_C_ASYNC0":position=16:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_GAMMA_S_ASYNC0_I={\
      gui_name="DP_GAMMA_S_ASYNC0_I":start=0x3440094:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_GAMMA_S_ASYNC0_I_DP1697={\
        gui_name="DP_GAMMA_S_ASYNC03":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DP_GAMMA_S_ASYNC0_I_DP1698={\
        gui_name="DP_GAMMA_S_ASYNC02":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DP_GAMMA_S_ASYNC0_I_DP1699={\
        gui_name="DP_GAMMA_S_ASYNC01":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DP_GAMMA_S_ASYNC0_I_DP1700={\
        gui_name="DP_GAMMA_S_ASYNC0":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_CSCA_ASYNC0_I={\
      gui_name="DP_CSCA_ASYNC0_I":start=0x34400a4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_CSCA_ASYNC0_I_DP_CS1701={\
        gui_name="DP_CSC_A_ASYNC01":position=0:size=10:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CSCA_ASYNC0_I_DP_CS1702={\
        gui_name="DP_CSC_A_ASYNC0":position=16:size=10:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_CSC_ASYNC0_0={\
      gui_name="DP_CSC_ASYNC0_0":start=0x34400b4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_CSC_ASYNC0_0_DP_CSC1703={\
        gui_name="DP_CSC_A8_ASYNC0":position=0:size=10:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CSC_ASYNC0_0_DP_CSC1704={\
        gui_name="DP_CSC_B0_ASYNC0":position=16:size=14:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CSC_ASYNC0_0_DP_CSC1705={\
        gui_name="DP_CSC_S0_ASYNC0":position=30:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_CSC_ASYNC_1={\
      gui_name="DP_CSC_ASYNC_1":start=0x34400b8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_CSC_ASYNC_1_DP_CSC_1706={\
        gui_name="DP_CSC_B1_ASYNC0":position=0:size=14:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CSC_ASYNC_1_DP_CSC_1707={\
        gui_name="DP_CSC_S1_ASYNC0":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CSC_ASYNC_1_DP_CSC_1708={\
        gui_name="DP_CSC_B2_ASYNC0":position=16:size=14:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CSC_ASYNC_1_DP_CSC_1709={\
        gui_name="DP_CSC_S2_ASYNC0":position=30:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_COM_CONF_ASYNC1={\
      gui_name="DP_COM_CONF_ASYNC1":start=0x34400bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_COM_CONF_ASYNC1_DP_1710={\
        gui_name="DP_GWSEL_ASYNC1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_ASYNC1_DP_1711={\
        gui_name="DP_GWAM_ASYNC1":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_ASYNC1_DP_1712={\
        gui_name="DP_GWCKE_ASYNC1":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_ASYNC1_DP_1713={\
        gui_name="DP_COC_ASYNC1":position=4:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_ASYNC1_DP_1714={\
        gui_name="DP_CSC_DEF_ASYNC1":position=8:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_ASYNC1_DP_1715={\
        gui_name="DP_CSC_GAMUT_SAT_EN_ASYNC1":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_ASYNC1_DP_1716={\
        gui_name="DP_CSC_YUV_SAT_MODE_ASYNC1":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_ASYNC1_DP_1717={\
        gui_name="DP_GAMMA_EN_ASYNC1":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_ASYNC1_DP_1718={\
        gui_name="DP_GAMMA_YUV_EN_ASYNC1":position=13:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_GRAPH_WIND_CTRL_ASYNC1={\
      gui_name="DP_GRAPH_WIND_CTRL_ASYNC1":start=0x34400c0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_GRAPH_WIND_CTRL_ASY1719={\
        gui_name="DP_GWCKB_ASYNC1":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DP_GRAPH_WIND_CTRL_ASY1720={\
        gui_name="DP_GWCKG_ASYNC1":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DP_GRAPH_WIND_CTRL_ASY1721={\
        gui_name="DP_GWCKR_ASYNC1":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DP_GRAPH_WIND_CTRL_ASY1722={\
        gui_name="DP_GWAV_ASYNC1":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_FG_POS_ASYNC1={\
      gui_name="DP_FG_POS_ASYNC1":start=0x34400c4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_FG_POS_ASYNC1_DP_FG1723={\
        gui_name="DP_FGYP_ASYNC1":position=0:size=11:read_only=false\
      }\
      :bit_fields.B_IPU_DP_FG_POS_ASYNC1_DP_FG1724={\
        gui_name="DP_FGXP_ASYNC1":position=16:size=11:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_CUR_POS_ASYNC1={\
      gui_name="DP_CUR_POS_ASYNC1":start=0x34400c8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_CUR_POS_ASYNC1_DP_C1725={\
        gui_name="DP_CXW_ASYNC1":position=0:size=11:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CUR_POS_ASYNC1_DP_C1726={\
        gui_name="DP_CXP_ASYNC1":position=11:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CUR_POS_ASYNC1_DP_C1727={\
        gui_name="DP_CYH_ASYNC1":position=16:size=11:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CUR_POS_ASYNC1_DP_C1728={\
        gui_name="DP_CYP_ASYNC1":position=27:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_CUR_MAP_ASYNC1={\
      gui_name="DP_CUR_MAP_ASYNC1":start=0x34400cc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_CUR_MAP_ASYNC1_DP_C1729={\
        gui_name="DP_CUR_COL_R_ASYNC1":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CUR_MAP_ASYNC1_DP_C1730={\
        gui_name="DP_CUR_COL_G_ASYNC1":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CUR_MAP_ASYNC1_DP_C1731={\
        gui_name="DP_CUR_COL_B_ASYNC1":position=16:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_GAMMA_C_ASYNC1_I={\
      gui_name="DP_GAMMA_C_ASYNC1_I":start=0x34400d0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_GAMMA_C_ASYNC1_I_DP1732={\
        gui_name="DP_GAMMA_C_ASYNC11":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DP_GAMMA_C_ASYNC1_I_DP1733={\
        gui_name="DP_GAMMA_C_ASYNC1":position=16:size=9:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_GAMMA_S_ASYN1_I={\
      gui_name="DP_GAMMA_S_ASYN1_I":start=0x34400f0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_GAMMA_S_ASYN1_I_DP_1734={\
        gui_name="DP_GAMMA_S_ASYNC13":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DP_GAMMA_S_ASYN1_I_DP_1735={\
        gui_name="DP_GAMMA_S_ASYNC12":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DP_GAMMA_S_ASYN1_I_DP_1736={\
        gui_name="DP_GAMMA_S_ASYNC11":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DP_GAMMA_S_ASYN1_I_DP_1737={\
        gui_name="DP_GAMMA_S_ASYNC1":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_CSCA_ASYNC1_I={\
      gui_name="DP_CSCA_ASYNC1_I":start=0x3440100:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_CSCA_ASYNC1_I_DP_CS1738={\
        gui_name="DP_CSC_A_ASYNC11":position=0:size=10:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CSCA_ASYNC1_I_DP_CS1739={\
        gui_name="DP_CSC_A_ASYNC1":position=16:size=10:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_CSC_ASYNC1_0={\
      gui_name="DP_CSC_ASYNC1_0":start=0x3440110:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_CSC_ASYNC1_0_DP_CSC1740={\
        gui_name="DP_CSC_A8_ASYNC1":position=0:size=10:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CSC_ASYNC1_0_DP_CSC1741={\
        gui_name="DP_CSC_B0_ASYNC1":position=16:size=14:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CSC_ASYNC1_0_DP_CSC1742={\
        gui_name="DP_CSC_S0_ASYNC1":position=30:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_CSC_ASYNC1_1={\
      gui_name="DP_CSC_ASYNC1_1":start=0x3440114:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_CSC_ASYNC1_1_DP_CSC1743={\
        gui_name="DP_CSC_B1_ASYNC1":position=0:size=14:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CSC_ASYNC1_1_DP_CSC1744={\
        gui_name="DP_CSC_S1_ASYNC1":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CSC_ASYNC1_1_DP_CSC1745={\
        gui_name="DP_CSC_B2_ASYNC1":position=16:size=14:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CSC_ASYNC1_1_DP_CSC1746={\
        gui_name="DP_CSC_S2_ASYNC1":position=30:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_IDMAC_BNDM_EN_2={\
      gui_name="IDMAC_BNDM_EN_2":start=0x70a91bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IDMAC_BNDM_EN_2_IDMAC_1747={\
        gui_name="IDMAC_BNDM_EN_45":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_BNDM_EN_2_IDMAC_1748={\
        gui_name="IDMAC_BNDM_EN_46":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_BNDM_EN_2_IDMAC_1749={\
        gui_name="IDMAC_BNDM_EN_47":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_BNDM_EN_2_IDMAC_1750={\
        gui_name="IDMAC_BNDM_EN_48":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_BNDM_EN_2_IDMAC_1751={\
        gui_name="IDMAC_BNDM_EN_49":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_BNDM_EN_2_IDMAC_1752={\
        gui_name="IDMAC_BNDM_EN_50":position=18:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_IDMAC_SC_CORD={\
      gui_name="IDMAC_SC_CORD":start=0x827c4848:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IDMAC_SC_CORD_SY0={\
        gui_name="SY0":position=0:size=11:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_SC_CORD_SX0={\
        gui_name="SX0":position=16:size=12:read_only=false\
      }\
    }\
  }\
  :Register_window.IPU={\
    line="$+":\
    line="=G_IPU_CONF":\
    line="B_IPU_CONF_CSI0_EN":\
    line="B_IPU_CONF_CSI1_EN":\
    line="B_IPU_CONF_IC_EN":\
    line="B_IPU_CONF_IRT_EN":\
    line="B_IPU_CONF_DP_EN":\
    line="B_IPU_CONF_DI0_EN":\
    line="B_IPU_CONF_DI1_EN":\
    line="B_IPU_CONF_SMFC_EN":\
    line="B_IPU_CONF_DC_EN":\
    line="B_IPU_CONF_DMFC_EN":\
    line="B_IPU_CONF_SISG_EN":\
    line="B_IPU_CONF_VDI_EN":\
    line="B_IPU_CONF_IPU_DIAGBUS_MODE":\
    line="B_IPU_CONF_IPU_DIAGBUS_ON":\
    line="B_IPU_CONF_IDMAC_DISABLE":\
    line="B_IPU_CONF_IC_DMFC_SEL":\
    line="B_IPU_CONF_IC_DMFC_SYNC":\
    line="B_IPU_CONF_VDI_DMFC_SYNC":\
    line="B_IPU_CONF_CSI0_DATA_SOURCE":\
    line="B_IPU_CONF_CSI1_DATA_SOURCE":\
    line="B_IPU_CONF_IC_INPUT":\
    line="B_IPU_CONF_CSI_SEL":\
    line="$$":\
    line="$+":\
    line="=G_IPU_SISG_CTRL0":\
    line="B_IPU_SISG_CTRL0_VSYNC_RST_CNT":\
    line="B_IPU_SISG_CTRL0_NO_VSYNC_2_STR1":\
    line="B_IPU_SISG_CTRL0_VAL_STOP_SISG_2":\
    line="B_IPU_SISG_CTRL0_MCU_ACTV_TRIG":\
    line="B_IPU_SISG_CTRL0_EXT_ACTV":\
    line="$$":\
    line="$+":\
    line="=G_IPU_SISG_CTRL1":\
    line="B_IPU_SISG_CTRL1_SISG_STROBE_CNT":\
    line="B_IPU_SISG_CTRL1_SISG_OUT_POL":\
    line="$$":\
    line="$+":\
    line="=G_IPU_SISG_SET_I":\
    line="B_IPU_SISG_SET_I_SISG_SET":\
    line="$$":\
    line="$+":\
    line="=G_IPU_SISG_CLR_I":\
    line="B_IPU_SISG_CLR_I_SISG_CLEAR":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_CTRL_1":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_0":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_1":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_2":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_3":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_5":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_8":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_9":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_10":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_11":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_12":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_13":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_14":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_15":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_17":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_18":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_19":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_20":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_21":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_22":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_23":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_24":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_25":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_26":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_27":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_28":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_29":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_31":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_CTRL_2":\
    line="B_IPU_INT_CTRL_2_IDMAC_EOF_EN_33":\
    line="B_IPU_INT_CTRL_2_IDMAC_EOF_EN_40":\
    line="B_IPU_INT_CTRL_2_IDMAC_EOF_EN_41":\
    line="B_IPU_INT_CTRL_2_IDMAC_EOF_EN_42":\
    line="B_IPU_INT_CTRL_2_IDMAC_EOF_EN_43":\
    line="B_IPU_INT_CTRL_2_IDMAC_EOF_EN_44":\
    line="B_IPU_INT_CTRL_2_IDMAC_EOF_EN_45":\
    line="B_IPU_INT_CTRL_2_IDMAC_EOF_EN_46":\
    line="B_IPU_INT_CTRL_2_IDMAC_EOF_EN_47":\
    line="B_IPU_INT_CTRL_2_IDMAC_EOF_EN_48":\
    line="B_IPU_INT_CTRL_2_IDMAC_EOF_EN_49":\
    line="B_IPU_INT_CTRL_2_IDMAC_EOF_EN_50":\
    line="B_IPU_INT_CTRL_2_IDMAC_EOF_EN_51":\
    line="B_IPU_INT_CTRL_2_IDMAC_EOF_EN_52":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_CTRL_3":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_EN3":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_EN4":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_EN5":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_EN6":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_EN7":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_EN8":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_EN9":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_E10":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_E11":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_E12":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_E13":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_E14":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_E15":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_E16":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_E17":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_E18":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_E19":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_E20":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_E21":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_E22":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_E23":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_E24":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_E25":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_E26":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_E27":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_E28":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_E29":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_CTRL_4":\
    line="B_IPU_INT_CTRL_4_IDMAC_NFACK_E30":\
    line="B_IPU_INT_CTRL_4_IDMAC_NFACK_E31":\
    line="B_IPU_INT_CTRL_4_IDMAC_NFACK_E32":\
    line="B_IPU_INT_CTRL_4_IDMAC_NFACK_E33":\
    line="B_IPU_INT_CTRL_4_IDMAC_NFACK_E34":\
    line="B_IPU_INT_CTRL_4_IDMAC_NFACK_E35":\
    line="B_IPU_INT_CTRL_4_IDMAC_NFACK_E36":\
    line="B_IPU_INT_CTRL_4_IDMAC_NFACK_E37":\
    line="B_IPU_INT_CTRL_4_IDMAC_NFACK_E38":\
    line="B_IPU_INT_CTRL_4_IDMAC_NFACK_E39":\
    line="B_IPU_INT_CTRL_4_IDMAC_NFACK_E40":\
    line="B_IPU_INT_CTRL_4_IDMAC_NFACK_E41":\
    line="B_IPU_INT_CTRL_4_IDMAC_NFACK_E42":\
    line="B_IPU_INT_CTRL_4_IDMAC_NFACK_E43":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_CTRL_5":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF44":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF45":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF46":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF47":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF48":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF49":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF50":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF51":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF52":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF53":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF54":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF55":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF56":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF57":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF58":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF59":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF60":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF61":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF62":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF63":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF64":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF65":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF66":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF67":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF68":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF69":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF70":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_CTRL_6":\
    line="B_IPU_INT_CTRL_6_IDMAC_NFB4EOF71":\
    line="B_IPU_INT_CTRL_6_IDMAC_NFB4EOF72":\
    line="B_IPU_INT_CTRL_6_IDMAC_NFB4EOF73":\
    line="B_IPU_INT_CTRL_6_IDMAC_NFB4EOF74":\
    line="B_IPU_INT_CTRL_6_IDMAC_NFB4EOF75":\
    line="B_IPU_INT_CTRL_6_IDMAC_NFB4EOF76":\
    line="B_IPU_INT_CTRL_6_IDMAC_NFB4EOF77":\
    line="B_IPU_INT_CTRL_6_IDMAC_NFB4EOF78":\
    line="B_IPU_INT_CTRL_6_IDMAC_NFB4EOF79":\
    line="B_IPU_INT_CTRL_6_IDMAC_NFB4EOF80":\
    line="B_IPU_INT_CTRL_6_IDMAC_NFB4EOF81":\
    line="B_IPU_INT_CTRL_6_IDMAC_NFB4EOF82":\
    line="B_IPU_INT_CTRL_6_IDMAC_NFB4EOF83":\
    line="B_IPU_INT_CTRL_6_IDMAC_NFB4EOF84":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_CTRL_7":\
    line="B_IPU_INT_CTRL_7_IDMAC_EOS_EN_19":\
    line="B_IPU_INT_CTRL_7_IDMAC_EOS_EN_23":\
    line="B_IPU_INT_CTRL_7_IDMAC_EOS_EN_24":\
    line="B_IPU_INT_CTRL_7_IDMAC_EOS_EN_25":\
    line="B_IPU_INT_CTRL_7_IDMAC_EOS_EN_26":\
    line="B_IPU_INT_CTRL_7_IDMAC_EOS_EN_27":\
    line="B_IPU_INT_CTRL_7_IDMAC_EOS_EN_28":\
    line="B_IPU_INT_CTRL_7_IDMAC_EOS_EN_29":\
    line="B_IPU_INT_CTRL_7_IDMAC_EOS_EN_31":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_CTRL_8":\
    line="B_IPU_INT_CTRL_8_IDMAC_EOS_EN_33":\
    line="B_IPU_INT_CTRL_8_IDMAC_EOS_EN_41":\
    line="B_IPU_INT_CTRL_8_IDMAC_EOS_EN_42":\
    line="B_IPU_INT_CTRL_8_IDMAC_EOS_EN_43":\
    line="B_IPU_INT_CTRL_8_IDMAC_EOS_EN_44":\
    line="B_IPU_INT_CTRL_8_IDMAC_EOS_EN_51":\
    line="B_IPU_INT_CTRL_8_IDMAC_EOS_EN_52":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_CTRL_9":\
    line="B_IPU_INT_CTRL_9_VDI_FIFO1_OVF85":\
    line="B_IPU_INT_CTRL_9_IC_BAYER_BUF_86":\
    line="B_IPU_INT_CTRL_9_IC_ENC_BUF_OV87":\
    line="B_IPU_INT_CTRL_9_IC_VF_BUF_OVF88":\
    line="B_IPU_INT_CTRL_9_CSI0_PUPE_EN":\
    line="B_IPU_INT_CTRL_9_CSI1_PUPE_EN":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_CTRL_10":\
    line="B_IPU_INT_CTRL_10_SMFC0_FRM_LO89":\
    line="B_IPU_INT_CTRL_10_SMFC1_FRM_LO90":\
    line="B_IPU_INT_CTRL_10_SMFC2_FRM_LO91":\
    line="B_IPU_INT_CTRL_10_SMFC3_FRM_LO92":\
    line="B_IPU_INT_CTRL_10_DC_TEARING_E93":\
    line="B_IPU_INT_CTRL_10_DC_TEARING_E94":\
    line="B_IPU_INT_CTRL_10_DC_TEARING_E95":\
    line="B_IPU_INT_CTRL_10_DI0_SYNC_DIS96":\
    line="B_IPU_INT_CTRL_10_DI1_SYNC_DIS97":\
    line="B_IPU_INT_CTRL_10_DI0_TIME_OUT98":\
    line="B_IPU_INT_CTRL_10_DI1_TIME_OUT99":\
    line="B_IPU_INT_CTRL_10_IC_VF_FRM_L100":\
    line="B_IPU_INT_CTRL_10_IC_ENC_FRM_101":\
    line="B_IPU_INT_CTRL_10_IC_BAYER_FR102":\
    line="B_IPU_INT_CTRL_10_NON_PRIVILE103":\
    line="B_IPU_INT_CTRL_10_AXIW_ERR_EN":\
    line="B_IPU_INT_CTRL_10_AXIR_ERR_EN":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_CTRL_11":\
    line="B_IPU_INT_CTRL_11_IDMAC_EOBND104":\
    line="B_IPU_INT_CTRL_11_IDMAC_EOBND105":\
    line="B_IPU_INT_CTRL_11_IDMAC_EOBND106":\
    line="B_IPU_INT_CTRL_11_IDMAC_EOBND107":\
    line="B_IPU_INT_CTRL_11_IDMAC_EOBND108":\
    line="B_IPU_INT_CTRL_11_IDMAC_EOBND109":\
    line="B_IPU_INT_CTRL_11_IDMAC_EOBND110":\
    line="B_IPU_INT_CTRL_11_IDMAC_EOBND111":\
    line="B_IPU_INT_CTRL_11_IDMAC_EOBND112":\
    line="B_IPU_INT_CTRL_11_IDMAC_EOBND113":\
    line="B_IPU_INT_CTRL_11_IDMAC_EOBND114":\
    line="B_IPU_INT_CTRL_11_IDMAC_EOBND115":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_CTRL_12":\
    line="B_IPU_INT_CTRL_12_IDMAC_EOBND116":\
    line="B_IPU_INT_CTRL_12_IDMAC_EOBND117":\
    line="B_IPU_INT_CTRL_12_IDMAC_EOBND118":\
    line="B_IPU_INT_CTRL_12_IDMAC_EOBND119":\
    line="B_IPU_INT_CTRL_12_IDMAC_EOBND120":\
    line="B_IPU_INT_CTRL_12_IDMAC_EOBND121":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_CTRL_13":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_0":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_1":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_2":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_3":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_5":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_8":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_9":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_10":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_11":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_12":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_13":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_14":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_15":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_17":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_18":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_19":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_20":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_21":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_22":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_23":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_24":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_25":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_26":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_27":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_28":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_29":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_31":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_CTRL_14":\
    line="B_IPU_INT_CTRL_14_IDMAC_TH_EN_33":\
    line="B_IPU_INT_CTRL_14_IDMAC_TH_EN_40":\
    line="B_IPU_INT_CTRL_14_IDMAC_TH_EN_41":\
    line="B_IPU_INT_CTRL_14_IDMAC_TH_EN_42":\
    line="B_IPU_INT_CTRL_14_IDMAC_TH_EN_43":\
    line="B_IPU_INT_CTRL_14_IDMAC_TH_EN_44":\
    line="B_IPU_INT_CTRL_14_IDMAC_TH_EN_45":\
    line="B_IPU_INT_CTRL_14_IDMAC_TH_EN_46":\
    line="B_IPU_INT_CTRL_14_IDMAC_TH_EN_47":\
    line="B_IPU_INT_CTRL_14_IDMAC_TH_EN_48":\
    line="B_IPU_INT_CTRL_14_IDMAC_TH_EN_49":\
    line="B_IPU_INT_CTRL_14_IDMAC_TH_EN_50":\
    line="B_IPU_INT_CTRL_14_IDMAC_TH_EN_51":\
    line="B_IPU_INT_CTRL_14_IDMAC_TH_EN_52":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_CTRL_15":\
    line="B_IPU_INT_CTRL_15_SNOOPING1_I122":\
    line="B_IPU_INT_CTRL_15_SNOOPING2_I123":\
    line="B_IPU_INT_CTRL_15_DP_SF_START_EN":\
    line="B_IPU_INT_CTRL_15_DP_SF_END_EN":\
    line="B_IPU_INT_CTRL_15_DP_ASF_STAR124":\
    line="B_IPU_INT_CTRL_15_DP_ASF_END_EN":\
    line="B_IPU_INT_CTRL_15_DP_SF_BRAKE_EN":\
    line="B_IPU_INT_CTRL_15_DP_ASF_BRAK125":\
    line="B_IPU_INT_CTRL_15_DC_FC_0_EN":\
    line="B_IPU_INT_CTRL_15_DC_FC_1_EN":\
    line="B_IPU_INT_CTRL_15_DC_FC_2_EN":\
    line="B_IPU_INT_CTRL_15_DC_FC_3_EN":\
    line="B_IPU_INT_CTRL_15_DC_FC_4_EN":\
    line="B_IPU_INT_CTRL_15_DC_FC_6_EN":\
    line="B_IPU_INT_CTRL_15_DI_VSYNC_PR126":\
    line="B_IPU_INT_CTRL_15_DI_VSYNC_PR127":\
    line="B_IPU_INT_CTRL_15_DC_DP_START_EN":\
    line="B_IPU_INT_CTRL_15_DC_ASYNC_ST128":\
    line="B_IPU_INT_CTRL_15_DI0_CNT_EN_129":\
    line="B_IPU_INT_CTRL_15_DI0_CNT_EN_130":\
    line="B_IPU_INT_CTRL_15_DI0_CNT_EN_131":\
    line="B_IPU_INT_CTRL_15_DI0_CNT_EN_132":\
    line="B_IPU_INT_CTRL_15_DI0_CNT_EN_133":\
    line="B_IPU_INT_CTRL_15_DI0_CNT_EN_134":\
    line="B_IPU_INT_CTRL_15_DI0_CNT_EN_135":\
    line="B_IPU_INT_CTRL_15_DI0_CNT_EN_136":\
    line="B_IPU_INT_CTRL_15_DI0_CNT_EN_137":\
    line="B_IPU_INT_CTRL_15_DI0_CNT_EN_138":\
    line="B_IPU_INT_CTRL_15_DI0_CNT_EN_139":\
    line="B_IPU_INT_CTRL_15_DI1_DISP_CL140":\
    line="B_IPU_INT_CTRL_15_DI1_CNT_EN_141":\
    line="B_IPU_INT_CTRL_15_DI1_CNT_EN_142":\
    line="$$":\
    line="$+":\
    line="=G_IPU_SDMA_EVENT_1":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_143":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_144":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_145":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_146":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_147":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_148":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_149":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_150":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_151":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_152":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_153":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_154":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_155":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_156":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_157":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_158":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_159":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_160":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_161":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_162":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_163":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_164":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_165":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_166":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_167":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_168":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_169":\
    line="$$":\
    line="$+":\
    line="=G_IPU_SDMA_EVENT_2":\
    line="B_IPU_SDMA_EVENT_2_IDMAC_EOF_170":\
    line="B_IPU_SDMA_EVENT_2_IDMAC_EOF_171":\
    line="B_IPU_SDMA_EVENT_2_IDMAC_EOF_172":\
    line="B_IPU_SDMA_EVENT_2_IDMAC_EOF_173":\
    line="B_IPU_SDMA_EVENT_2_IDMAC_EOF_174":\
    line="B_IPU_SDMA_EVENT_2_IDMAC_EOF_175":\
    line="B_IPU_SDMA_EVENT_2_IDMAC_EOF_176":\
    line="B_IPU_SDMA_EVENT_2_IDMAC_EOF_177":\
    line="B_IPU_SDMA_EVENT_2_IDMAC_EOF_178":\
    line="B_IPU_SDMA_EVENT_2_IDMAC_EOF_179":\
    line="B_IPU_SDMA_EVENT_2_IDMAC_EOF_180":\
    line="B_IPU_SDMA_EVENT_2_IDMAC_EOF_181":\
    line="B_IPU_SDMA_EVENT_2_IDMAC_EOF_182":\
    line="B_IPU_SDMA_EVENT_2_IDMAC_EOF_183":\
    line="$$":\
    line="$+":\
    line="=G_IPU_SDMA_EVENT_3":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC184":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC185":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC186":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC187":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC188":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC189":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC190":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC191":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC192":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC193":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC194":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC195":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC196":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC197":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC198":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC199":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC200":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC201":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC202":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC203":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC204":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC205":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC206":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC207":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC208":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC209":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC210":\
    line="$$":\
    line="$+":\
    line="=G_IPU_SDMA_EVENT_4":\
    line="B_IPU_SDMA_EVENT_4_IDMAC_NFAC211":\
    line="B_IPU_SDMA_EVENT_4_IDMAC_NFAC212":\
    line="B_IPU_SDMA_EVENT_4_IDMAC_NFAC213":\
    line="B_IPU_SDMA_EVENT_4_IDMAC_NFAC214":\
    line="B_IPU_SDMA_EVENT_4_IDMAC_NFAC215":\
    line="B_IPU_SDMA_EVENT_4_IDMAC_NFAC216":\
    line="B_IPU_SDMA_EVENT_4_IDMAC_NFAC217":\
    line="B_IPU_SDMA_EVENT_4_IDMAC_NFAC218":\
    line="B_IPU_SDMA_EVENT_4_IDMAC_NFAC219":\
    line="B_IPU_SDMA_EVENT_4_IDMAC_NFAC220":\
    line="B_IPU_SDMA_EVENT_4_IDMAC_NFAC221":\
    line="B_IPU_SDMA_EVENT_4_IDMAC_NFAC222":\
    line="B_IPU_SDMA_EVENT_4_IDMAC_NFAC223":\
    line="B_IPU_SDMA_EVENT_4_IDMAC_NFAC224":\
    line="$$":\
    line="$+":\
    line="=G_IPU_SDMA_EVENT_7":\
    line="B_IPU_SDMA_EVENT_7_IDMAC_EOS_225":\
    line="B_IPU_SDMA_EVENT_7_IDMAC_EOS_226":\
    line="B_IPU_SDMA_EVENT_7_IDMAC_EOS_227":\
    line="B_IPU_SDMA_EVENT_7_IDMAC_EOS_228":\
    line="B_IPU_SDMA_EVENT_7_IDMAC_EOS_229":\
    line="B_IPU_SDMA_EVENT_7_IDMAC_EOS_230":\
    line="B_IPU_SDMA_EVENT_7_IDMAC_EOS_231":\
    line="B_IPU_SDMA_EVENT_7_IDMAC_EOS_232":\
    line="B_IPU_SDMA_EVENT_7_IDMAC_EOS_233":\
    line="$$":\
    line="$+":\
    line="=G_IPU_SDMA_EVENT_8":\
    line="B_IPU_SDMA_EVENT_8_IDMAC_EOS_234":\
    line="B_IPU_SDMA_EVENT_8_IDMAC_EOS_235":\
    line="B_IPU_SDMA_EVENT_8_IDMAC_EOS_236":\
    line="B_IPU_SDMA_EVENT_8_IDMAC_EOS_237":\
    line="B_IPU_SDMA_EVENT_8_IDMAC_EOS_238":\
    line="B_IPU_SDMA_EVENT_8_IDMAC_EOS_239":\
    line="B_IPU_SDMA_EVENT_8_IDMAC_EOS_240":\
    line="$$":\
    line="$+":\
    line="=G_IPU_SDMA_EVENT_11":\
    line="B_IPU_SDMA_EVENT_11_IDMAC_EOB241":\
    line="B_IPU_SDMA_EVENT_11_IDMAC_EOB242":\
    line="B_IPU_SDMA_EVENT_11_IDMAC_EOB243":\
    line="B_IPU_SDMA_EVENT_11_IDMAC_EOB244":\
    line="B_IPU_SDMA_EVENT_11_IDMAC_EOB245":\
    line="B_IPU_SDMA_EVENT_11_IDMAC_EOB246":\
    line="B_IPU_SDMA_EVENT_11_IDMAC_EOB247":\
    line="B_IPU_SDMA_EVENT_11_IDMAC_EOB248":\
    line="B_IPU_SDMA_EVENT_11_IDMAC_EOB249":\
    line="B_IPU_SDMA_EVENT_11_IDMAC_EOB250":\
    line="B_IPU_SDMA_EVENT_11_IDMAC_EOB251":\
    line="B_IPU_SDMA_EVENT_11_IDMAC_EOB252":\
    line="$$":\
    line="$+":\
    line="=G_IPU_SDMA_EVENT_12":\
    line="B_IPU_SDMA_EVENT_12_IDMAC_EOB253":\
    line="B_IPU_SDMA_EVENT_12_IDMAC_EOB254":\
    line="B_IPU_SDMA_EVENT_12_IDMAC_EOB255":\
    line="B_IPU_SDMA_EVENT_12_IDMAC_EOB256":\
    line="B_IPU_SDMA_EVENT_12_IDMAC_EOB257":\
    line="B_IPU_SDMA_EVENT_12_IDMAC_EOB258":\
    line="$$":\
    line="$+":\
    line="=G_IPU_SDMA_EVENT_13":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_259":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_260":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_261":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_262":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_263":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_264":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_265":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_266":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_267":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_268":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_269":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_270":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_271":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_272":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_273":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_274":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_275":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_276":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_277":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_278":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_279":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_280":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_281":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_282":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_283":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_284":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_285":\
    line="$$":\
    line="$+":\
    line="=G_IPU_SDMA_EVENT_14":\
    line="B_IPU_SDMA_EVENT_14_IDMAC_TH_286":\
    line="B_IPU_SDMA_EVENT_14_IDMAC_TH_287":\
    line="B_IPU_SDMA_EVENT_14_IDMAC_TH_288":\
    line="B_IPU_SDMA_EVENT_14_IDMAC_TH_289":\
    line="B_IPU_SDMA_EVENT_14_IDMAC_TH_290":\
    line="B_IPU_SDMA_EVENT_14_IDMAC_TH_291":\
    line="B_IPU_SDMA_EVENT_14_IDMAC_TH_292":\
    line="B_IPU_SDMA_EVENT_14_IDMAC_TH_293":\
    line="B_IPU_SDMA_EVENT_14_IDMAC_TH_294":\
    line="B_IPU_SDMA_EVENT_14_IDMAC_TH_295":\
    line="B_IPU_SDMA_EVENT_14_IDMAC_TH_296":\
    line="B_IPU_SDMA_EVENT_14_IDMAC_TH_297":\
    line="B_IPU_SDMA_EVENT_14_IDMAC_TH_298":\
    line="B_IPU_SDMA_EVENT_14_IDMAC_TH_299":\
    line="$$":\
    line="$+":\
    line="=G_IPU_SRM_PRI1":\
    line="B_IPU_SRM_PRI1_CSI1_SRM_PRI":\
    line="B_IPU_SRM_PRI1_CSI1_SRM_MODE":\
    line="B_IPU_SRM_PRI1_CSI0_SRM_PRI":\
    line="B_IPU_SRM_PRI1_CSI0_SRM_MODE":\
    line="$$":\
    line="$+":\
    line="=G_IPU_SRM_PRI2":\
    line="B_IPU_SRM_PRI2_DP_SRM_PRI":\
    line="B_IPU_SRM_PRI2_DP_S_SRM_MODE":\
    line="B_IPU_SRM_PRI2_DP_A0_SRM_MODE":\
    line="B_IPU_SRM_PRI2_DP_A1_SRM_MODE":\
    line="B_IPU_SRM_PRI2_DC_SRM_PRI":\
    line="B_IPU_SRM_PRI2_DC_2_SRM_MODE":\
    line="B_IPU_SRM_PRI2_DC_6_SRM_MODE":\
    line="B_IPU_SRM_PRI2_DI0_SRM_PRI":\
    line="B_IPU_SRM_PRI2_DI0_SRM_MCU_USE":\
    line="B_IPU_SRM_PRI2_DI1_SRM_PRI":\
    line="B_IPU_SRM_PRI2_DI1_SRM_MODE":\
    line="$$":\
    line="$+":\
    line="=G_IPU_FS_PROC_FLOW1":\
    line="B_IPU_FS_PROC_FLOW1_PRPENC_RO300":\
    line="B_IPU_FS_PROC_FLOW1_PRPVF_ROT301":\
    line="B_IPU_FS_PROC_FLOW1_PP_SRC_SEL":\
    line="B_IPU_FS_PROC_FLOW1_PP_ROT_SR302":\
    line="B_IPU_FS_PROC_FLOW1_VDI1_SRC_SEL":\
    line="B_IPU_FS_PROC_FLOW1_VDI3_SRC_SEL":\
    line="B_IPU_FS_PROC_FLOW1_PRP_SRC_SEL":\
    line="B_IPU_FS_PROC_FLOW1_VDI_SRC_SEL":\
    line="B_IPU_FS_PROC_FLOW1_ENC_IN_VALID":\
    line="B_IPU_FS_PROC_FLOW1_VF_IN_VALID":\
    line="$$":\
    line="$+":\
    line="=G_IPU_FS_PROC_FLOW2":\
    line="B_IPU_FS_PROC_FLOW2_PRP_ENC_D303":\
    line="B_IPU_FS_PROC_FLOW2_PRPVF_DES304":\
    line="B_IPU_FS_PROC_FLOW2_PRPVF_ROT305":\
    line="B_IPU_FS_PROC_FLOW2_PP_DEST_SEL":\
    line="B_IPU_FS_PROC_FLOW2_PP_ROT_DE306":\
    line="B_IPU_FS_PROC_FLOW2_PRPENC_RO307":\
    line="B_IPU_FS_PROC_FLOW2_PRP_DEST_SEL":\
    line="$$":\
    line="$+":\
    line="=G_IPU_FS_PROC_FLOW3":\
    line="B_IPU_FS_PROC_FLOW3_SMFC0_DES308":\
    line="B_IPU_FS_PROC_FLOW3_SMFC1_DES309":\
    line="B_IPU_FS_PROC_FLOW3_SMFC2_DES310":\
    line="B_IPU_FS_PROC_FLOW3_SMFC3_DES311":\
    line="B_IPU_FS_PROC_FLOW3_VDOA_DEST312":\
    line="B_IPU_FS_PROC_FLOW3_EXT_SRC1_313":\
    line="B_IPU_FS_PROC_FLOW3_EXT_SRC2_314":\
    line="B_IPU_FS_PROC_FLOW3_VPU_DEST_SEL":\
    line="$$":\
    line="$+":\
    line="=G_IPU_FS_DISP_FLOW1":\
    line="B_IPU_FS_DISP_FLOW1_DP_SYNC0_315":\
    line="B_IPU_FS_DISP_FLOW1_DP_SYNC1_316":\
    line="B_IPU_FS_DISP_FLOW1_DP_ASYNC0317":\
    line="B_IPU_FS_DISP_FLOW1_DP_ASYNC1318":\
    line="B_IPU_FS_DISP_FLOW1_DC2_SRC_SEL":\
    line="B_IPU_FS_DISP_FLOW1_DC1_SRC_SEL":\
    line="$$":\
    line="$+":\
    line="=G_IPU_FS_DISP_FLOW2":\
    line="B_IPU_FS_DISP_FLOW2_DP_ASYNC0319":\
    line="B_IPU_FS_DISP_FLOW2_DP_ASYNC1320":\
    line="B_IPU_FS_DISP_FLOW2_DC2_ALT_S321":\
    line="$$":\
    line="$+":\
    line="=G_IPU_SKIP":\
    line="B_IPU_SKIP_CSI_MAX_RATIO_SKIP322":\
    line="B_IPU_SKIP_CSI_SKIP_IC_ENC":\
    line="B_IPU_SKIP_CSI_MAX_RATIO_SKIP323":\
    line="B_IPU_SKIP_CSI_SKIP_IC_VF":\
    line="B_IPU_SKIP_VDI_MAX_RATIO_SKIP":\
    line="B_IPU_SKIP_VDI_SKIP":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DISP_ALT_CONF":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DISP_GEN":\
    line="B_IPU_DISP_GEN_DI0_DUAL_MODE":\
    line="B_IPU_DISP_GEN_DI1_DUAL_MODE":\
    line="B_IPU_DISP_GEN_DC2_DOUBLE_FLOW":\
    line="B_IPU_DISP_GEN_DP_ASYNC_DOUBL324":\
    line="B_IPU_DISP_GEN_DP_FG_EN_ASYNC0":\
    line="B_IPU_DISP_GEN_DP_FG_EN_ASYNC1":\
    line="B_IPU_DISP_GEN_DP_PIPE_CLR":\
    line="B_IPU_DISP_GEN_MCU_DI_ID_8":\
    line="B_IPU_DISP_GEN_MCU_DI_ID_9":\
    line="B_IPU_DISP_GEN_MCU_T":\
    line="B_IPU_DISP_GEN_MCU_MAX_BURST_325":\
    line="B_IPU_DISP_GEN_CSI_VSYNC_DEST":\
    line="B_IPU_DISP_GEN_DI0_COUNTER_RE326":\
    line="B_IPU_DISP_GEN_DI1_COUNTER_RE327":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DISP_ALT1":\
    line="B_IPU_DISP_ALT1_RUN_VALUE_M1_328":\
    line="B_IPU_DISP_ALT1_CNT_CLR_SEL_A329":\
    line="B_IPU_DISP_ALT1_CNT_AUTO_RELO330":\
    line="B_IPU_DISP_ALT1_STEP_REPEAT_A331":\
    line="B_IPU_DISP_ALT1_SEL_ALT_0":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DISP_ALT2":\
    line="B_IPU_DISP_ALT2_OFFSET_VALUE_332":\
    line="B_IPU_DISP_ALT2_OFFSET_RESOLU333":\
    line="B_IPU_DISP_ALT2_RUN_RESOLUTIO334":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DISP_ALT3":\
    line="B_IPU_DISP_ALT3_RUN_VALUE_M1_335":\
    line="B_IPU_DISP_ALT3_CNT_CLR_SEL_A336":\
    line="B_IPU_DISP_ALT3_CNT_AUTO_RELO337":\
    line="B_IPU_DISP_ALT3_STEP_REPEAT_A338":\
    line="B_IPU_DISP_ALT3_SEL_ALT_1":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DISP_ALT4":\
    line="B_IPU_DISP_ALT4_OFFSET_VALUE_339":\
    line="B_IPU_DISP_ALT4_OFFSET_RESOLU340":\
    line="B_IPU_DISP_ALT4_RUN_RESOLUTIO341":\
    line="$$":\
    line="$+":\
    line="=G_IPU_SNOOP":\
    line="B_IPU_SNOOP_AUTOREF_PER":\
    line="B_IPU_SNOOP_SNOOP2_SYNC_BYP":\
    line="$$":\
    line="$+":\
    line="=G_IPU_MEM_RST":\
    line="B_IPU_MEM_RST_RST_MEM_EN":\
    line="B_IPU_MEM_RST_RST_MEM_START":\
    line="$$":\
    line="$+":\
    line="=G_IPU_PM":\
    line="B_IPU_PM_DI0_CLK_PERIOD_0":\
    line="B_IPU_PM_DI0_CLK_PERIOD_1":\
    line="B_IPU_PM_DI0_SRM_CLOCK_CHANGE342":\
    line="B_IPU_PM_CLCOK_MODE_STAT":\
    line="B_IPU_PM_DI1_CLK_PERIOD_0":\
    line="B_IPU_PM_DI1_CLK_PERIOD_1":\
    line="B_IPU_PM_DI1_SRM_CLOCK_CHANGE343":\
    line="B_IPU_PM_LPSR_MODE":\
    line="$$":\
    line="$+":\
    line="=G_IPU_GPR":\
    line="B_IPU_GPR_IPU_GPN":\
    line="B_IPU_GPR_VF_TSTAT_CLR":\
    line="B_IPU_GPR_IPU_CH_BUF2_RDY0_CLR":\
    line="B_IPU_GPR_IPU_CH_BUF2_RDY1_CLR":\
    line="B_IPU_GPR_IPU_DI0_CLK_CHANGE_344":\
    line="B_IPU_GPR_IPU_DI1_CLK_CHANGE_345":\
    line="B_IPU_GPR_IPU_ALT_CH_BUF0_RDY346":\
    line="B_IPU_GPR_IPU_ALT_CH_BUF0_RDY347":\
    line="B_IPU_GPR_IPU_ALT_CH_BUF1_RDY348":\
    line="B_IPU_GPR_IPU_ALT_CH_BUF1_RDY349":\
    line="B_IPU_GPR_IPU_CH_BUF0_RDY0_CLR":\
    line="B_IPU_GPR_IPU_CH_BUF0_RDY1_CLR":\
    line="B_IPU_GPR_IPU_CH_BUF1_RDY0_CLR":\
    line="B_IPU_GPR_IPU_CH_BUF1_RDY1_CLR":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CH_DB_MODE_SEL0":\
    line="B_IPU_CH_DB_MODE_SEL0_DMA_CH_350":\
    line="B_IPU_CH_DB_MODE_SEL0_DMA_CH_351":\
    line="B_IPU_CH_DB_MODE_SEL0_DMA_CH_352":\
    line="B_IPU_CH_DB_MODE_SEL0_DMA_CH_353":\
    line="B_IPU_CH_DB_MODE_SEL0_DMA_CH_354":\
    line="B_IPU_CH_DB_MODE_SEL0_DMA_CH_355":\
    line="B_IPU_CH_DB_MODE_SEL0_DMA_CH_356":\
    line="B_IPU_CH_DB_MODE_SEL0_DMA_CH_357":\
    line="B_IPU_CH_DB_MODE_SEL0_DMA_CH_358":\
    line="B_IPU_CH_DB_MODE_SEL0_DMA_CH_359":\
    line="B_IPU_CH_DB_MODE_SEL0_DMA_CH_360":\
    line="B_IPU_CH_DB_MODE_SEL0_DMA_CH_361":\
    line="B_IPU_CH_DB_MODE_SEL0_DMA_CH_362":\
    line="B_IPU_CH_DB_MODE_SEL0_DMA_CH_363":\
    line="B_IPU_CH_DB_MODE_SEL0_DMA_CH_364":\
    line="B_IPU_CH_DB_MODE_SEL0_DMA_CH_365":\
    line="B_IPU_CH_DB_MODE_SEL0_DMA_CH_366":\
    line="B_IPU_CH_DB_MODE_SEL0_DMA_CH_367":\
    line="B_IPU_CH_DB_MODE_SEL0_DMA_CH_368":\
    line="B_IPU_CH_DB_MODE_SEL0_DMA_CH_369":\
    line="B_IPU_CH_DB_MODE_SEL0_DMA_CH_370":\
    line="B_IPU_CH_DB_MODE_SEL0_DMA_CH_371":\
    line="B_IPU_CH_DB_MODE_SEL0_DMA_CH_372":\
    line="B_IPU_CH_DB_MODE_SEL0_DMA_CH_373":\
    line="B_IPU_CH_DB_MODE_SEL0_DMA_CH_374":\
    line="B_IPU_CH_DB_MODE_SEL0_DMA_CH_375":\
    line="B_IPU_CH_DB_MODE_SEL0_DMA_CH_376":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CH_DB_MODE_SEL1":\
    line="B_IPU_CH_DB_MODE_SEL1_DMA_CH_377":\
    line="B_IPU_CH_DB_MODE_SEL1_DMA_CH_378":\
    line="B_IPU_CH_DB_MODE_SEL1_DMA_CH_379":\
    line="B_IPU_CH_DB_MODE_SEL1_DMA_CH_380":\
    line="B_IPU_CH_DB_MODE_SEL1_DMA_CH_381":\
    line="B_IPU_CH_DB_MODE_SEL1_DMA_CH_382":\
    line="B_IPU_CH_DB_MODE_SEL1_DMA_CH_383":\
    line="B_IPU_CH_DB_MODE_SEL1_DMA_CH_384":\
    line="B_IPU_CH_DB_MODE_SEL1_DMA_CH_385":\
    line="B_IPU_CH_DB_MODE_SEL1_DMA_CH_386":\
    line="B_IPU_CH_DB_MODE_SEL1_DMA_CH_387":\
    line="B_IPU_CH_DB_MODE_SEL1_DMA_CH_388":\
    line="B_IPU_CH_DB_MODE_SEL1_DMA_CH_389":\
    line="B_IPU_CH_DB_MODE_SEL1_DMA_CH_390":\
    line="$$":\
    line="$+":\
    line="=G_IPU_ALT_CH_DB_MODE_SEL0":\
    line="B_IPU_ALT_CH_DB_MODE_SEL0_DMA391":\
    line="B_IPU_ALT_CH_DB_MODE_SEL0_DMA392":\
    line="B_IPU_ALT_CH_DB_MODE_SEL0_DMA393":\
    line="B_IPU_ALT_CH_DB_MODE_SEL0_DMA394":\
    line="B_IPU_ALT_CH_DB_MODE_SEL0_DMA395":\
    line="B_IPU_ALT_CH_DB_MODE_SEL0_DMA396":\
    line="$$":\
    line="$+":\
    line="=G_IPU_ALT_CH_DB_MODE_SEL1":\
    line="B_IPU_ALT_CH_DB_MODE_SEL1_DMA397":\
    line="B_IPU_ALT_CH_DB_MODE_SEL1_DMA398":\
    line="B_IPU_ALT_CH_DB_MODE_SEL1_DMA399":\
    line="$$":\
    line="$+":\
    line="=G_IPU_ALT_CH_TRB_MODE_SEL0":\
    line="B_IPU_ALT_CH_TRB_MODE_SEL0_DM400":\
    line="B_IPU_ALT_CH_TRB_MODE_SEL0_DM401":\
    line="B_IPU_ALT_CH_TRB_MODE_SEL0_DM402":\
    line="B_IPU_ALT_CH_TRB_MODE_SEL0_DM403":\
    line="B_IPU_ALT_CH_TRB_MODE_SEL0_DM404":\
    line="B_IPU_ALT_CH_TRB_MODE_SEL0_DM405":\
    line="B_IPU_ALT_CH_TRB_MODE_SEL0_DM406":\
    line="B_IPU_ALT_CH_TRB_MODE_SEL0_DM407":\
    line="$$":\
    line="$+":\
    line="=G_IPU_ALT_CH_TRB_MODE_SEL1":\
    line="B_IPU_ALT_CH_TRB_MODE_SEL1_DM408":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_STAT_1":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_0":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_1":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_2":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_3":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_5":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_8":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_9":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_10":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_11":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_12":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_13":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_14":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_15":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_17":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_18":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_19":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_20":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_21":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_22":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_23":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_24":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_25":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_26":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_27":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_28":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_29":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_31":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_STAT_2":\
    line="B_IPU_INT_STAT_2_IDMAC_EOF_33":\
    line="B_IPU_INT_STAT_2_IDMAC_EOF_40":\
    line="B_IPU_INT_STAT_2_IDMAC_EOF_41":\
    line="B_IPU_INT_STAT_2_IDMAC_EOF_42":\
    line="B_IPU_INT_STAT_2_IDMAC_EOF_43":\
    line="B_IPU_INT_STAT_2_IDMAC_EOF_44":\
    line="B_IPU_INT_STAT_2_IDMAC_EOF_45":\
    line="B_IPU_INT_STAT_2_IDMAC_EOF_46":\
    line="B_IPU_INT_STAT_2_IDMAC_EOF_47":\
    line="B_IPU_INT_STAT_2_IDMAC_EOF_48":\
    line="B_IPU_INT_STAT_2_IDMAC_EOF_49":\
    line="B_IPU_INT_STAT_2_IDMAC_EOF_50":\
    line="B_IPU_INT_STAT_2_IDMAC_EOF_51":\
    line="B_IPU_INT_STAT_2_IDMAC_EOF_52":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_STAT_3":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_0":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_1":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_2":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_3":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_5":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_8":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_9":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_10":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_11":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_12":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_13":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_14":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_15":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_17":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_18":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_19":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_20":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_21":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_22":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_23":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_24":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_25":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_26":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_27":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_28":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_29":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_31":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_STAT_4":\
    line="B_IPU_INT_STAT_4_IDMAC_NFACK_33":\
    line="B_IPU_INT_STAT_4_IDMAC_NFACK_40":\
    line="B_IPU_INT_STAT_4_IDMAC_NFACK_41":\
    line="B_IPU_INT_STAT_4_IDMAC_NFACK_42":\
    line="B_IPU_INT_STAT_4_IDMAC_NFACK_43":\
    line="B_IPU_INT_STAT_4_IDMAC_NFACK_44":\
    line="B_IPU_INT_STAT_4_IDMAC_NFACK_45":\
    line="B_IPU_INT_STAT_4_IDMAC_NFACK_46":\
    line="B_IPU_INT_STAT_4_IDMAC_NFACK_47":\
    line="B_IPU_INT_STAT_4_IDMAC_NFACK_48":\
    line="B_IPU_INT_STAT_4_IDMAC_NFACK_49":\
    line="B_IPU_INT_STAT_4_IDMAC_NFACK_50":\
    line="B_IPU_INT_STAT_4_IDMAC_NFACK_51":\
    line="B_IPU_INT_STAT_4_IDMAC_NFACK_52":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_STAT_5":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO409":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO410":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO411":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO412":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO413":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO414":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO415":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO416":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO417":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO418":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO419":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO420":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO421":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO422":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO423":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO424":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO425":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO426":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO427":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO428":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO429":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO430":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO431":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO432":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO433":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO434":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO435":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_STAT_6":\
    line="B_IPU_INT_STAT_6_IDMAC_NFB4EO436":\
    line="B_IPU_INT_STAT_6_IDMAC_NFB4EO437":\
    line="B_IPU_INT_STAT_6_IDMAC_NFB4EO438":\
    line="B_IPU_INT_STAT_6_IDMAC_NFB4EO439":\
    line="B_IPU_INT_STAT_6_IDMAC_NFB4EO440":\
    line="B_IPU_INT_STAT_6_IDMAC_NFB4EO441":\
    line="B_IPU_INT_STAT_6_IDMAC_NFB4EO442":\
    line="B_IPU_INT_STAT_6_IDMAC_NFB4EO443":\
    line="B_IPU_INT_STAT_6_IDMAC_NFB4EO444":\
    line="B_IPU_INT_STAT_6_IDMAC_NFB4EO445":\
    line="B_IPU_INT_STAT_6_IDMAC_NFB4EO446":\
    line="B_IPU_INT_STAT_6_IDMAC_NFB4EO447":\
    line="B_IPU_INT_STAT_6_IDMAC_NFB4EO448":\
    line="B_IPU_INT_STAT_6_IDMAC_NFB4EO449":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_STAT_7":\
    line="B_IPU_INT_STAT_7_IDMAC_EOS_EN_19":\
    line="B_IPU_INT_STAT_7_IDMAC_EOS_EN_23":\
    line="B_IPU_INT_STAT_7_IDMAC_EOS_EN_24":\
    line="B_IPU_INT_STAT_7_IDMAC_EOS_EN_25":\
    line="B_IPU_INT_STAT_7_IDMAC_EOS_EN_26":\
    line="B_IPU_INT_STAT_7_IDMAC_EOS_EN_27":\
    line="B_IPU_INT_STAT_7_IDMAC_EOS_EN_28":\
    line="B_IPU_INT_STAT_7_IDMAC_EOS_EN_29":\
    line="B_IPU_INT_STAT_7_IDMAC_EOS_EN_31":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_STAT_8":\
    line="B_IPU_INT_STAT_8_IDMAC_EOS_EN_33":\
    line="B_IPU_INT_STAT_8_IDMAC_EOS_EN_41":\
    line="B_IPU_INT_STAT_8_IDMAC_EOS_EN_42":\
    line="B_IPU_INT_STAT_8_IDMAC_EOS_EN_43":\
    line="B_IPU_INT_STAT_8_IDMAC_EOS_EN_44":\
    line="B_IPU_INT_STAT_8_IDMAC_EOS_EN_51":\
    line="B_IPU_INT_STAT_8_IDMAC_EOS_EN_52":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_STAT_9":\
    line="B_IPU_INT_STAT_9_VDI_FIFO1_OVF":\
    line="B_IPU_INT_STAT_9_IC_BAYER_BUF450":\
    line="B_IPU_INT_STAT_9_IC_ENC_BUF_OVF":\
    line="B_IPU_INT_STAT_9_IC_VF_BUF_OVF":\
    line="B_IPU_INT_STAT_9_CSI0_PUPE":\
    line="B_IPU_INT_STAT_9_CSI1_PUPE":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_STAT_10":\
    line="B_IPU_INT_STAT_10_SMFC0_FRM_LOST":\
    line="B_IPU_INT_STAT_10_SMFC1_FRM_LOST":\
    line="B_IPU_INT_STAT_10_SMFC2_FRM_LOST":\
    line="B_IPU_INT_STAT_10_SMFC3_FRM_LOST":\
    line="B_IPU_INT_STAT_10_DC_TEARING_451":\
    line="B_IPU_INT_STAT_10_DC_TEARING_452":\
    line="B_IPU_INT_STAT_10_DC_TEARING_453":\
    line="B_IPU_INT_STAT_10_DI0_SYNC_DI454":\
    line="B_IPU_INT_STAT_10_DI1_SYNC_DI455":\
    line="B_IPU_INT_STAT_10_DI0_TIME_OU456":\
    line="B_IPU_INT_STAT_10_DI1_TIME_OU457":\
    line="B_IPU_INT_STAT_10_IC_VF_FRM_L458":\
    line="B_IPU_INT_STAT_10_IC_ENC_FRM_459":\
    line="B_IPU_INT_STAT_10_IC_BAYER_FR460":\
    line="B_IPU_INT_STAT_10_NON_PRIVILE461":\
    line="B_IPU_INT_STAT_10_AXIW_ERR":\
    line="B_IPU_INT_STAT_10_AXIR_ERR":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_STAT_11":\
    line="B_IPU_INT_STAT_11_IDMAC_EOBND462":\
    line="B_IPU_INT_STAT_11_IDMAC_EOBND463":\
    line="B_IPU_INT_STAT_11_IDMAC_EOBND464":\
    line="B_IPU_INT_STAT_11_IDMAC_EOBND465":\
    line="B_IPU_INT_STAT_11_IDMAC_EOBND466":\
    line="B_IPU_INT_STAT_11_IDMAC_EOBND467":\
    line="B_IPU_INT_STAT_11_IDMAC_EOBND468":\
    line="B_IPU_INT_STAT_11_IDMAC_EOBND469":\
    line="B_IPU_INT_STAT_11_IDMAC_EOBND470":\
    line="B_IPU_INT_STAT_11_IDMAC_EOBND471":\
    line="B_IPU_INT_STAT_11_IDMAC_EOBND472":\
    line="B_IPU_INT_STAT_11_IDMAC_EOBND473":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_STAT_12":\
    line="B_IPU_INT_STAT_12_IDMAC_EOBND474":\
    line="B_IPU_INT_STAT_12_IDMAC_EOBND475":\
    line="B_IPU_INT_STAT_12_IDMAC_EOBND476":\
    line="B_IPU_INT_STAT_12_IDMAC_EOBND477":\
    line="B_IPU_INT_STAT_12_IDMAC_EOBND478":\
    line="B_IPU_INT_STAT_12_IDMAC_EOBND479":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_STAT_13":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_0":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_1":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_2":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_3":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_5":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_8":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_9":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_10":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_11":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_12":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_13":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_14":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_15":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_17":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_18":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_19":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_20":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_21":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_22":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_23":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_24":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_25":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_26":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_27":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_28":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_29":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_31":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_STAT_14":\
    line="B_IPU_INT_STAT_14_IDMAC_TH_33":\
    line="B_IPU_INT_STAT_14_IDMAC_TH_40":\
    line="B_IPU_INT_STAT_14_IDMAC_TH_41":\
    line="B_IPU_INT_STAT_14_IDMAC_TH_42":\
    line="B_IPU_INT_STAT_14_IDMAC_TH_43":\
    line="B_IPU_INT_STAT_14_IDMAC_TH_44":\
    line="B_IPU_INT_STAT_14_IDMAC_TH_45":\
    line="B_IPU_INT_STAT_14_IDMAC_TH_46":\
    line="B_IPU_INT_STAT_14_IDMAC_TH_47":\
    line="B_IPU_INT_STAT_14_IDMAC_TH_48":\
    line="B_IPU_INT_STAT_14_IDMAC_TH_49":\
    line="B_IPU_INT_STAT_14_IDMAC_TH_50":\
    line="B_IPU_INT_STAT_14_IDMAC_TH_51":\
    line="B_IPU_INT_STAT_14_IDMAC_TH_52":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_STAT_15":\
    line="B_IPU_INT_STAT_15_SNOOPING1_INT":\
    line="B_IPU_INT_STAT_15_SNOOPING2_INT":\
    line="B_IPU_INT_STAT_15_DP_SF_START":\
    line="B_IPU_INT_STAT_15_DP_SF_END":\
    line="B_IPU_INT_STAT_15_DP_ASF_START":\
    line="B_IPU_INT_STAT_15_DP_ASF_END":\
    line="B_IPU_INT_STAT_15_DP_SF_BRAKE":\
    line="B_IPU_INT_STAT_15_DP_ASF_BRAKE":\
    line="B_IPU_INT_STAT_15_DC_FC_0":\
    line="B_IPU_INT_STAT_15_DC_FC_1":\
    line="B_IPU_INT_STAT_15_DC_FC_2":\
    line="B_IPU_INT_STAT_15_DC_FC_3":\
    line="B_IPU_INT_STAT_15_DC_FC_4":\
    line="B_IPU_INT_STAT_15_DC_FC_6":\
    line="B_IPU_INT_STAT_15_DI_VSYNC_PRE_0":\
    line="B_IPU_INT_STAT_15_DI_VSYNC_PRE_1":\
    line="B_IPU_INT_STAT_15_DC_DP_START":\
    line="B_IPU_INT_STAT_15_DC_ASYNC_STOP":\
    line="B_IPU_INT_STAT_15_DI0_CNT_EN_480":\
    line="B_IPU_INT_STAT_15_DI0_CNT_EN_481":\
    line="B_IPU_INT_STAT_15_DI0_CNT_EN_482":\
    line="B_IPU_INT_STAT_15_DI0_CNT_EN_483":\
    line="B_IPU_INT_STAT_15_DI0_CNT_EN_484":\
    line="B_IPU_INT_STAT_15_DI0_CNT_EN_485":\
    line="B_IPU_INT_STAT_15_DI0_CNT_EN_486":\
    line="B_IPU_INT_STAT_15_DI0_CNT_EN_487":\
    line="B_IPU_INT_STAT_15_DI0_CNT_EN_488":\
    line="B_IPU_INT_STAT_15_DI0_CNT_EN_489":\
    line="B_IPU_INT_STAT_15_DI0_CNT_EN_490":\
    line="B_IPU_INT_STAT_15_DI1_DISP_CL491":\
    line="B_IPU_INT_STAT_15_DI1_CNT_EN_492":\
    line="B_IPU_INT_STAT_15_DI1_CNT_EN_493":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CUR_BUF_0":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BUF_0":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BUF_1":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BUF_2":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BUF_3":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BUF_5":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BUF_8":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BUF_9":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BU494":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BU495":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BU496":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BU497":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BU498":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BU499":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BU500":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BU501":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BU502":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BU503":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BU504":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BU505":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BU506":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BU507":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BU508":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BU509":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BU510":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BU511":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BU512":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BU513":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CUR_BUF_1":\
    line="B_IPU_CUR_BUF_1_DMA_CH_CUR_BU514":\
    line="B_IPU_CUR_BUF_1_DMA_CH_CUR_BU515":\
    line="B_IPU_CUR_BUF_1_DMA_CH_CUR_BU516":\
    line="B_IPU_CUR_BUF_1_DMA_CH_CUR_BU517":\
    line="B_IPU_CUR_BUF_1_DMA_CH_CUR_BU518":\
    line="B_IPU_CUR_BUF_1_DMA_CH_CUR_BU519":\
    line="B_IPU_CUR_BUF_1_DMA_CH_CUR_BU520":\
    line="B_IPU_CUR_BUF_1_DMA_CH_CUR_BU521":\
    line="B_IPU_CUR_BUF_1_DMA_CH_CUR_BU522":\
    line="B_IPU_CUR_BUF_1_DMA_CH_CUR_BU523":\
    line="B_IPU_CUR_BUF_1_DMA_CH_CUR_BU524":\
    line="B_IPU_CUR_BUF_1_DMA_CH_CUR_BU525":\
    line="B_IPU_CUR_BUF_1_DMA_CH_CUR_BU526":\
    line="B_IPU_CUR_BUF_1_DMA_CH_CUR_BU527":\
    line="$$":\
    line="$+":\
    line="=G_IPU_ALT_CUR_0":\
    line="B_IPU_ALT_CUR_0_DMA_CH_ALT_CU528":\
    line="B_IPU_ALT_CUR_0_DMA_CH_ALT_CU529":\
    line="$$":\
    line="$+":\
    line="=G_IPU_ALT_CUR_1":\
    line="B_IPU_ALT_CUR_1_DMA_CH_ALT_CU530":\
    line="B_IPU_ALT_CUR_1_DMA_CH_ALT_CU531":\
    line="B_IPU_ALT_CUR_1_DMA_CH_ALT_CU532":\
    line="$$":\
    line="$+":\
    line="=G_IPU_SRM_STAT":\
    line="B_IPU_SRM_STAT_DP_S_SRM_STAT":\
    line="B_IPU_SRM_STAT_DP_A0_SRM_STAT":\
    line="B_IPU_SRM_STAT_DP_A1_SRM_STAT":\
    line="B_IPU_SRM_STAT_DC_2_SRM_STAT":\
    line="B_IPU_SRM_STAT_DC_6_SRM_STAT":\
    line="B_IPU_SRM_STAT_CSI0_SRM_STAT":\
    line="B_IPU_SRM_STAT_CSI1_SRM_STAT":\
    line="B_IPU_SRM_STAT_DI0_SRM_STAT":\
    line="B_IPU_SRM_STAT_DI1_SRM_STAT":\
    line="$$":\
    line="$+":\
    line="=G_IPU_PROC_TASKS_STAT":\
    line="B_IPU_PROC_TASKS_STAT_ENC_TSTAT":\
    line="B_IPU_PROC_TASKS_STAT_VF_TSTAT":\
    line="B_IPU_PROC_TASKS_STAT_PP_TSTAT":\
    line="B_IPU_PROC_TASKS_STAT_ENC_ROT533":\
    line="B_IPU_PROC_TASKS_STAT_VF_ROT_534":\
    line="B_IPU_PROC_TASKS_STAT_PP_ROT_535":\
    line="B_IPU_PROC_TASKS_STAT_MEM2PRP536":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DISP_TASKS_STAT":\
    line="B_IPU_DISP_TASKS_STAT_DP_ASYN537":\
    line="B_IPU_DISP_TASKS_STAT_DP_ASYN538":\
    line="B_IPU_DISP_TASKS_STAT_DC_ASYN539":\
    line="B_IPU_DISP_TASKS_STAT_DC_ASYN540":\
    line="B_IPU_DISP_TASKS_STAT_DC_ASYN541":\
    line="$$":\
    line="$+":\
    line="=G_IPU_TRIPLE_CUR_BUF_0":\
    line="B_IPU_TRIPLE_CUR_BUF_0_DMA_CH542":\
    line="B_IPU_TRIPLE_CUR_BUF_0_DMA_CH543":\
    line="B_IPU_TRIPLE_CUR_BUF_0_DMA_CH544":\
    line="B_IPU_TRIPLE_CUR_BUF_0_DMA_CH545":\
    line="$$":\
    line="$+":\
    line="=G_IPU_TRIPLE_CUR_BUF_1":\
    line="B_IPU_TRIPLE_CUR_BUF_1_DMA_CH546":\
    line="B_IPU_TRIPLE_CUR_BUF_1_DMA_CH547":\
    line="B_IPU_TRIPLE_CUR_BUF_1_DMA_CH548":\
    line="B_IPU_TRIPLE_CUR_BUF_1_DMA_CH549":\
    line="$$":\
    line="$+":\
    line="=G_IPU_TRIPLE_CUR_BUF_2":\
    line="B_IPU_TRIPLE_CUR_BUF_2_DMA_CH550":\
    line="$$":\
    line="$+":\
    line="=G_IPU_TRIPLE_CUR_BUF_3":\
    line="B_IPU_TRIPLE_CUR_BUF_3_DMA_CH551":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CH_BUF0_RDY0":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF552":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF553":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF554":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF555":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF556":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF557":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF558":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF559":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF560":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF561":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF562":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF563":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF564":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF565":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF566":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF567":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF568":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF569":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF570":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF571":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF572":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF573":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF574":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF575":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF576":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF577":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF578":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CH_BUF0_RDY1":\
    line="B_IPU_CH_BUF0_RDY1_DMA_CH_BUF579":\
    line="B_IPU_CH_BUF0_RDY1_DMA_CH_BUF580":\
    line="B_IPU_CH_BUF0_RDY1_DMA_CH_BUF581":\
    line="B_IPU_CH_BUF0_RDY1_DMA_CH_BUF582":\
    line="B_IPU_CH_BUF0_RDY1_DMA_CH_BUF583":\
    line="B_IPU_CH_BUF0_RDY1_DMA_CH_BUF584":\
    line="B_IPU_CH_BUF0_RDY1_DMA_CH_BUF585":\
    line="B_IPU_CH_BUF0_RDY1_DMA_CH_BUF586":\
    line="B_IPU_CH_BUF0_RDY1_DMA_CH_BUF587":\
    line="B_IPU_CH_BUF0_RDY1_DMA_CH_BUF588":\
    line="B_IPU_CH_BUF0_RDY1_DMA_CH_BUF589":\
    line="B_IPU_CH_BUF0_RDY1_DMA_CH_BUF590":\
    line="B_IPU_CH_BUF0_RDY1_DMA_CH_BUF591":\
    line="B_IPU_CH_BUF0_RDY1_DMA_CH_BUF592":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CH_BUF1_RDY0":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF593":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF594":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF595":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF596":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF597":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF598":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF599":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF600":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF601":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF602":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF603":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF604":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF605":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF606":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF607":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF608":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF609":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF610":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF611":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF612":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF613":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF614":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF615":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF616":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF617":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF618":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF619":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CH_BUF1_RDY1":\
    line="B_IPU_CH_BUF1_RDY1_DMA_CH_BUF620":\
    line="B_IPU_CH_BUF1_RDY1_DMA_CH_BUF621":\
    line="B_IPU_CH_BUF1_RDY1_DMA_CH_BUF622":\
    line="B_IPU_CH_BUF1_RDY1_DMA_CH_BUF623":\
    line="B_IPU_CH_BUF1_RDY1_DMA_CH_BUF624":\
    line="B_IPU_CH_BUF1_RDY1_DMA_CH_BUF625":\
    line="B_IPU_CH_BUF1_RDY1_DMA_CH_BUF626":\
    line="B_IPU_CH_BUF1_RDY1_DMA_CH_BUF627":\
    line="B_IPU_CH_BUF1_RDY1_DMA_CH_BUF628":\
    line="B_IPU_CH_BUF1_RDY1_DMA_CH_BUF629":\
    line="B_IPU_CH_BUF1_RDY1_DMA_CH_BUF630":\
    line="B_IPU_CH_BUF1_RDY1_DMA_CH_BUF631":\
    line="B_IPU_CH_BUF1_RDY1_DMA_CH_BUF632":\
    line="B_IPU_CH_BUF1_RDY1_DMA_CH_BUF633":\
    line="$$":\
    line="$+":\
    line="=G_IPU_ALT_CH_BUF0_RDY0":\
    line="B_IPU_ALT_CH_BUF0_RDY0_DMA_CH634":\
    line="B_IPU_ALT_CH_BUF0_RDY0_DMA_CH635":\
    line="$$":\
    line="$+":\
    line="=G_IPU_ALT_CH_BUF0_RDY1":\
    line="B_IPU_ALT_CH_BUF0_RDY1_DMA_CH636":\
    line="B_IPU_ALT_CH_BUF0_RDY1_DMA_CH637":\
    line="B_IPU_ALT_CH_BUF0_RDY1_DMA_CH638":\
    line="$$":\
    line="$+":\
    line="=G_IPU_ALT_CH_BUF1_RDY0":\
    line="B_IPU_ALT_CH_BUF1_RDY0_DMA_CH639":\
    line="B_IPU_ALT_CH_BUF1_RDY0_DMA_CH640":\
    line="$$":\
    line="$+":\
    line="=G_IPU_ALT_CH_BUF1_RDY1":\
    line="B_IPU_ALT_CH_BUF1_RDY1_DMA_CH641":\
    line="B_IPU_ALT_CH_BUF1_RDY1_DMA_CH642":\
    line="B_IPU_ALT_CH_BUF1_RDY1_DMA_CH643":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CH_BUF2_RDY0":\
    line="B_IPU_CH_BUF2_RDY0_DMA_CH_BUF644":\
    line="B_IPU_CH_BUF2_RDY0_DMA_CH_BUF645":\
    line="B_IPU_CH_BUF2_RDY0_DMA_CH_BUF646":\
    line="B_IPU_CH_BUF2_RDY0_DMA_CH_BUF647":\
    line="B_IPU_CH_BUF2_RDY0_DMA_CH_BUF648":\
    line="B_IPU_CH_BUF2_RDY0_DMA_CH_BUF649":\
    line="B_IPU_CH_BUF2_RDY0_DMA_CH_BUF650":\
    line="B_IPU_CH_BUF2_RDY0_DMA_CH_BUF651":\
    line="B_IPU_CH_BUF2_RDY0_DMA_CH_ALT652":\
    line="B_IPU_CH_BUF2_RDY0_DMA_CH_BUF653":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CH_BUF2_RDY1":\
    line="B_IPU_CH_BUF2_RDY1_DMA_CH_BUF654":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IDMAC_CONF":\
    line="B_IPU_IDMAC_CONF_MAX_REQ_READ":\
    line="B_IPU_IDMAC_CONF_WIDPT":\
    line="B_IPU_IDMAC_CONF_RDI":\
    line="B_IPU_IDMAC_CONF_P_ENDIAN":\
    line="B_IPU_IDMAC_CONF_USED_BUFS_MAX_W":\
    line="B_IPU_IDMAC_CONF_USED_BUFS_EN_W":\
    line="B_IPU_IDMAC_CONF_USED_BUFS_MAX_R":\
    line="B_IPU_IDMAC_CONF_USED_BUFS_EN_R":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IDMAC_CH_EN_1":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_655":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_656":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_657":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_658":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_659":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_660":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_661":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_662":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_663":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_664":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_665":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_666":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_667":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_668":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_669":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_670":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_671":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_672":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_673":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_674":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_675":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_676":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_677":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_678":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_679":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_680":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_681":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IDMAC_ALT_SEP_ALPHA":\
    line="B_IPU_IDMAC_ALT_SEP_ALPHA_IDM682":\
    line="B_IPU_IDMAC_ALT_SEP_ALPHA_IDM683":\
    line="B_IPU_IDMAC_ALT_SEP_ALPHA_IDM684":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IDMAC_CH_PRI_1":\
    line="B_IPU_IDMAC_CH_PRI_1_IDMAC_CH685":\
    line="B_IPU_IDMAC_CH_PRI_1_IDMAC_CH686":\
    line="B_IPU_IDMAC_CH_PRI_1_IDMAC_CH687":\
    line="B_IPU_IDMAC_CH_PRI_1_IDMAC_CH688":\
    line="B_IPU_IDMAC_CH_PRI_1_IDMAC_CH689":\
    line="B_IPU_IDMAC_CH_PRI_1_IDMAC_CH690":\
    line="B_IPU_IDMAC_CH_PRI_1_IDMAC_CH691":\
    line="B_IPU_IDMAC_CH_PRI_1_IDMAC_CH692":\
    line="B_IPU_IDMAC_CH_PRI_1_IDMAC_CH693":\
    line="B_IPU_IDMAC_CH_PRI_1_IDMAC_CH694":\
    line="B_IPU_IDMAC_CH_PRI_1_IDMAC_CH695":\
    line="B_IPU_IDMAC_CH_PRI_1_IDMAC_CH696":\
    line="B_IPU_IDMAC_CH_PRI_1_IDMAC_CH697":\
    line="B_IPU_IDMAC_CH_PRI_1_IDMAC_CH698":\
    line="B_IPU_IDMAC_CH_PRI_1_IDMAC_CH699":\
    line="B_IPU_IDMAC_CH_PRI_1_IDMAC_CH700":\
    line="B_IPU_IDMAC_CH_PRI_1_IDMAC_CH701":\
    line="B_IPU_IDMAC_CH_PRI_1_IDMAC_CH702":\
    line="B_IPU_IDMAC_CH_PRI_1_IDMAC_CH703":\
    line="B_IPU_IDMAC_CH_PRI_1_IDMAC_CH704":\
    line="B_IPU_IDMAC_CH_PRI_1_IDMAC_CH705":\
    line="B_IPU_IDMAC_CH_PRI_1_IDMAC_CH706":\
    line="B_IPU_IDMAC_CH_PRI_1_IDMAC_CH707":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IDMAC_CH_PRI_2":\
    line="B_IPU_IDMAC_CH_PRI_2_IDMAC_CH708":\
    line="B_IPU_IDMAC_CH_PRI_2_IDMAC_CH709":\
    line="B_IPU_IDMAC_CH_PRI_2_IDMAC_CH710":\
    line="B_IPU_IDMAC_CH_PRI_2_IDMAC_CH711":\
    line="B_IPU_IDMAC_CH_PRI_2_IDMAC_CH712":\
    line="B_IPU_IDMAC_CH_PRI_2_IDMAC_CH713":\
    line="B_IPU_IDMAC_CH_PRI_2_IDMAC_CH714":\
    line="B_IPU_IDMAC_CH_PRI_2_IDMAC_CH715":\
    line="B_IPU_IDMAC_CH_PRI_2_IDMAC_CH716":\
    line="B_IPU_IDMAC_CH_PRI_2_IDMAC_CH717":\
    line="B_IPU_IDMAC_CH_PRI_2_IDMAC_CH718":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IDMAC_WM_EN_2":\
    line="B_IPU_IDMAC_WM_EN_2_IDMAC_WM_719":\
    line="B_IPU_IDMAC_WM_EN_2_IDMAC_WM_720":\
    line="B_IPU_IDMAC_WM_EN_2_IDMAC_WM_721":\
    line="B_IPU_IDMAC_WM_EN_2_IDMAC_WM_722":\
    line="B_IPU_IDMAC_WM_EN_2_IDMAC_WM_723":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IDMAC_LOCK_EN_1":\
    line="B_IPU_IDMAC_LOCK_EN_1_IDMAC_L724":\
    line="B_IPU_IDMAC_LOCK_EN_1_IDMAC_L725":\
    line="B_IPU_IDMAC_LOCK_EN_1_IDMAC_L726":\
    line="B_IPU_IDMAC_LOCK_EN_1_IDMAC_L727":\
    line="B_IPU_IDMAC_LOCK_EN_1_IDMAC_L728":\
    line="B_IPU_IDMAC_LOCK_EN_1_IDMAC_L729":\
    line="B_IPU_IDMAC_LOCK_EN_1_IDMAC_L730":\
    line="B_IPU_IDMAC_LOCK_EN_1_IDMAC_L731":\
    line="B_IPU_IDMAC_LOCK_EN_1_IDMAC_L732":\
    line="B_IPU_IDMAC_LOCK_EN_1_IDMAC_L733":\
    line="B_IPU_IDMAC_LOCK_EN_1_IDMAC_L734":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IDMAC_CH_BUSY_1":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C735":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C736":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C737":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C738":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C739":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C740":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C741":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C742":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C743":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C744":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C745":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C746":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C747":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C748":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C749":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C750":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C751":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C752":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C753":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C754":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C755":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C756":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C757":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C758":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C759":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C760":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IDMAC_CH_BUSY_2":\
    line="B_IPU_IDMAC_CH_BUSY_2_IDMAC_C761":\
    line="B_IPU_IDMAC_CH_BUSY_2_IDMAC_C762":\
    line="B_IPU_IDMAC_CH_BUSY_2_IDMAC_C763":\
    line="B_IPU_IDMAC_CH_BUSY_2_IDMAC_C764":\
    line="B_IPU_IDMAC_CH_BUSY_2_IDMAC_C765":\
    line="B_IPU_IDMAC_CH_BUSY_2_IDMAC_C766":\
    line="B_IPU_IDMAC_CH_BUSY_2_IDMAC_C767":\
    line="B_IPU_IDMAC_CH_BUSY_2_IDMAC_C768":\
    line="B_IPU_IDMAC_CH_BUSY_2_IDMAC_C769":\
    line="B_IPU_IDMAC_CH_BUSY_2_IDMAC_C770":\
    line="B_IPU_IDMAC_CH_BUSY_2_IDMAC_C771":\
    line="B_IPU_IDMAC_CH_BUSY_2_IDMAC_C772":\
    line="B_IPU_IDMAC_CH_BUSY_2_IDMAC_C773":\
    line="B_IPU_IDMAC_CH_BUSY_2_IDMAC_C774":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IDMAC_SEP_ALPHA":\
    line="B_IPU_IDMAC_SEP_ALPHA_IDMAC_S775":\
    line="B_IPU_IDMAC_SEP_ALPHA_IDMAC_S776":\
    line="B_IPU_IDMAC_SEP_ALPHA_IDMAC_S777":\
    line="B_IPU_IDMAC_SEP_ALPHA_IDMAC_S778":\
    line="B_IPU_IDMAC_SEP_ALPHA_IDMAC_S779":\
    line="B_IPU_IDMAC_SEP_ALPHA_IDMAC_S780":\
    line="B_IPU_IDMAC_SEP_ALPHA_IDMAC_S781":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IDMAC_WM_EN_1":\
    line="B_IPU_IDMAC_WM_EN_1_IDMAC_WM_782":\
    line="B_IPU_IDMAC_WM_EN_1_IDMAC_WM_783":\
    line="B_IPU_IDMAC_WM_EN_1_IDMAC_WM_784":\
    line="B_IPU_IDMAC_WM_EN_1_IDMAC_WM_785":\
    line="B_IPU_IDMAC_WM_EN_1_IDMAC_WM_786":\
    line="B_IPU_IDMAC_WM_EN_1_IDMAC_WM_787":\
    line="B_IPU_IDMAC_WM_EN_1_IDMAC_WM_788":\
    line="B_IPU_IDMAC_WM_EN_1_IDMAC_WM_789":\
    line="B_IPU_IDMAC_WM_EN_1_IDMAC_WM_790":\
    line="B_IPU_IDMAC_WM_EN_1_IDMAC_WM_791":\
    line="B_IPU_IDMAC_WM_EN_1_IDMAC_WM_792":\
    line="B_IPU_IDMAC_WM_EN_1_IDMAC_WM_793":\
    line="B_IPU_IDMAC_WM_EN_1_IDMAC_WM_794":\
    line="B_IPU_IDMAC_WM_EN_1_IDMAC_WM_795":\
    line="B_IPU_IDMAC_WM_EN_1_IDMAC_WM_796":\
    line="B_IPU_IDMAC_WM_EN_1_IDMAC_WM_797":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IDMAC_SC_CORD_1":\
    line="B_IPU_IDMAC_SC_CORD_1_SY1":\
    line="B_IPU_IDMAC_SC_CORD_1_SX1":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IDMAC_CH_EN_2":\
    line="B_IPU_IDMAC_CH_EN_2_IDMAC_CH_798":\
    line="B_IPU_IDMAC_CH_EN_2_IDMAC_CH_799":\
    line="B_IPU_IDMAC_CH_EN_2_IDMAC_CH_800":\
    line="B_IPU_IDMAC_CH_EN_2_IDMAC_CH_801":\
    line="B_IPU_IDMAC_CH_EN_2_IDMAC_CH_802":\
    line="B_IPU_IDMAC_CH_EN_2_IDMAC_CH_803":\
    line="B_IPU_IDMAC_CH_EN_2_IDMAC_CH_804":\
    line="B_IPU_IDMAC_CH_EN_2_IDMAC_CH_805":\
    line="B_IPU_IDMAC_CH_EN_2_IDMAC_CH_806":\
    line="B_IPU_IDMAC_CH_EN_2_IDMAC_CH_807":\
    line="B_IPU_IDMAC_CH_EN_2_IDMAC_CH_808":\
    line="B_IPU_IDMAC_CH_EN_2_IDMAC_CH_809":\
    line="B_IPU_IDMAC_CH_EN_2_IDMAC_CH_810":\
    line="B_IPU_IDMAC_CH_EN_2_IDMAC_CH_811":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IDMAC_LOCK_EN_2":\
    line="B_IPU_IDMAC_LOCK_EN_2_IDMAC_L812":\
    line="B_IPU_IDMAC_LOCK_EN_2_IDMAC_L813":\
    line="B_IPU_IDMAC_LOCK_EN_2_IDMAC_L814":\
    line="B_IPU_IDMAC_LOCK_EN_2_IDMAC_L815":\
    line="B_IPU_IDMAC_LOCK_EN_2_IDMAC_L816":\
    line="B_IPU_IDMAC_LOCK_EN_2_IDMAC_L817":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IDMAC_SUB_ADDR_2":\
    line="B_IPU_IDMAC_SUB_ADDR_2_IDMAC_818":\
    line="B_IPU_IDMAC_SUB_ADDR_2_IDMAC_819":\
    line="B_IPU_IDMAC_SUB_ADDR_2_IDMAC_820":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IDMAC_SUB_ADDR_3":\
    line="B_IPU_IDMAC_SUB_ADDR_3_IDMAC_821":\
    line="B_IPU_IDMAC_SUB_ADDR_3_IDMAC_822":\
    line="B_IPU_IDMAC_SUB_ADDR_3_IDMAC_823":\
    line="B_IPU_IDMAC_SUB_ADDR_3_IDMAC_824":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IDMAC_BNDM_EN_1":\
    line="B_IPU_IDMAC_BNDM_EN_1_IDMAC_B825":\
    line="B_IPU_IDMAC_BNDM_EN_1_IDMAC_B826":\
    line="B_IPU_IDMAC_BNDM_EN_1_IDMAC_B827":\
    line="B_IPU_IDMAC_BNDM_EN_1_IDMAC_B828":\
    line="B_IPU_IDMAC_BNDM_EN_1_IDMAC_B829":\
    line="B_IPU_IDMAC_BNDM_EN_1_IDMAC_B830":\
    line="B_IPU_IDMAC_BNDM_EN_1_IDMAC_B831":\
    line="B_IPU_IDMAC_BNDM_EN_1_IDMAC_B832":\
    line="B_IPU_IDMAC_BNDM_EN_1_IDMAC_B833":\
    line="B_IPU_IDMAC_BNDM_EN_1_IDMAC_B834":\
    line="B_IPU_IDMAC_BNDM_EN_1_IDMAC_B835":\
    line="B_IPU_IDMAC_BNDM_EN_1_IDMAC_B836":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_DEBUG_CNT":\
    line="B_IPU_DP_DEBUG_CNT_BRAKE_STAT837":\
    line="B_IPU_DP_DEBUG_CNT_BRAKE_CNT_0":\
    line="B_IPU_DP_DEBUG_CNT_BRAKE_STAT838":\
    line="B_IPU_DP_DEBUG_CNT_BRAKE_CNT_1":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_DEBUG_STAT":\
    line="B_IPU_DP_DEBUG_STAT_V_CNT_OLD_0":\
    line="B_IPU_DP_DEBUG_STAT_FG_ACTIVE_0":\
    line="B_IPU_DP_DEBUG_STAT_COMBYP_EN839":\
    line="B_IPU_DP_DEBUG_STAT_CYP_EN_OLD_0":\
    line="B_IPU_DP_DEBUG_STAT_V_CNT_OLD_1":\
    line="B_IPU_DP_DEBUG_STAT_FG_ACTIVE_1":\
    line="B_IPU_DP_DEBUG_STAT_COMBYP_EN840":\
    line="B_IPU_DP_DEBUG_STAT_CYP_EN_OLD_1":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IC_CONF":\
    line="B_IPU_IC_CONF_PRPENC_EN":\
    line="B_IPU_IC_CONF_PRPENC_CSC1":\
    line="B_IPU_IC_CONF_PRPENC_ROT_EN":\
    line="B_IPU_IC_CONF_PRPVF_EN":\
    line="B_IPU_IC_CONF_PRPVF_CSC1":\
    line="B_IPU_IC_CONF_PRPVF_CSC2":\
    line="B_IPU_IC_CONF_PRPVF_CMB":\
    line="B_IPU_IC_CONF_PRPVF_ROT_EN":\
    line="B_IPU_IC_CONF_PP_EN":\
    line="B_IPU_IC_CONF_PP_CSC1":\
    line="B_IPU_IC_CONF_PP_CSC2":\
    line="B_IPU_IC_CONF_PP_CMB":\
    line="B_IPU_IC_CONF_PP_ROT_EN":\
    line="B_IPU_IC_CONF_IC_GLB_LOC_A":\
    line="B_IPU_IC_CONF_IC_KEY_COLOR_EN":\
    line="B_IPU_IC_CONF_RWS_EN":\
    line="B_IPU_IC_CONF_CSI_MEM_WR_EN":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IC_PRP_ENC_RSC":\
    line="B_IPU_IC_PRP_ENC_RSC_PRPENC_R841":\
    line="B_IPU_IC_PRP_ENC_RSC_PRPENC_D842":\
    line="B_IPU_IC_PRP_ENC_RSC_PRPENC_R843":\
    line="B_IPU_IC_PRP_ENC_RSC_PRPENC_D844":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IC_PRP_VF_RSC":\
    line="B_IPU_IC_PRP_VF_RSC_PRPVF_RS_R_H":\
    line="B_IPU_IC_PRP_VF_RSC_PRPVF_DS_R_H":\
    line="B_IPU_IC_PRP_VF_RSC_PRPVF_RS_R_V":\
    line="B_IPU_IC_PRP_VF_RSC_PRPVF_DS_R_V":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IC_PP_RSC":\
    line="B_IPU_IC_PP_RSC_PP_RS_R_H":\
    line="B_IPU_IC_PP_RSC_PP_DS_R_H":\
    line="B_IPU_IC_PP_RSC_PP_RS_R_V":\
    line="B_IPU_IC_PP_RSC_PP_DS_R_V":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IC_CMBP_1":\
    line="B_IPU_IC_CMBP_1_IC_PRPVF_ALPHA_V":\
    line="B_IPU_IC_CMBP_1_IC_PP_ALPHA_V":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IC_CMBP_2":\
    line="B_IPU_IC_CMBP_2_IC_KEY_COLOR_B":\
    line="B_IPU_IC_CMBP_2_IC_KEY_COLOR_G":\
    line="B_IPU_IC_CMBP_2_IC_KEY_COLOR_R":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IC_IDMAC_1":\
    line="B_IPU_IC_IDMAC_1_CB0_BURST_16":\
    line="B_IPU_IC_IDMAC_1_CB1_BURST_16":\
    line="B_IPU_IC_IDMAC_1_CB2_BURST_16":\
    line="B_IPU_IC_IDMAC_1_CB3_BURST_16":\
    line="B_IPU_IC_IDMAC_1_CB4_BURST_16":\
    line="B_IPU_IC_IDMAC_1_CB5_BURST_16":\
    line="B_IPU_IC_IDMAC_1_CB6_BURST_16":\
    line="B_IPU_IC_IDMAC_1_CB7_BURST_16":\
    line="B_IPU_IC_IDMAC_1_T1_ROT":\
    line="B_IPU_IC_IDMAC_1_T1_FLIP_LR":\
    line="B_IPU_IC_IDMAC_1_T1_FLIP_UD":\
    line="B_IPU_IC_IDMAC_1_T2_ROT":\
    line="B_IPU_IC_IDMAC_1_T2_FLIP_LR":\
    line="B_IPU_IC_IDMAC_1_T2_FLIP_UD":\
    line="B_IPU_IC_IDMAC_1_T3_ROT":\
    line="B_IPU_IC_IDMAC_1_T3_FLIP_LR":\
    line="B_IPU_IC_IDMAC_1_T3_FLIP_UD":\
    line="B_IPU_IC_IDMAC_1_T1_FLIP_RS":\
    line="B_IPU_IC_IDMAC_1_T2_FLIP_RS":\
    line="B_IPU_IC_IDMAC_1_T3_FLIP_RS":\
    line="B_IPU_IC_IDMAC_1_ALT_CB6_BURS845":\
    line="B_IPU_IC_IDMAC_1_ALT_CB7_BURS846":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IC_IDMAC_2":\
    line="B_IPU_IC_IDMAC_2_T1_FR_HEIGHT":\
    line="B_IPU_IC_IDMAC_2_T2_FR_HEIGHT":\
    line="B_IPU_IC_IDMAC_2_T3_FR_HEIGHT":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IC_IDMAC_3":\
    line="B_IPU_IC_IDMAC_3_T1_FR_WIDTH":\
    line="B_IPU_IC_IDMAC_3_T2_FR_WIDTH":\
    line="B_IPU_IC_IDMAC_3_T3_FR_WIDTH":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IC_IDMAC_4":\
    line="B_IPU_IC_IDMAC_4_MPM_RW_BRDG_847":\
    line="B_IPU_IC_IDMAC_4_MPM_DMFC_BRD848":\
    line="B_IPU_IC_IDMAC_4_IBM_BRDG_MAX_RQ":\
    line="B_IPU_IC_IDMAC_4_RM_BRDG_MAX_RQ":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI0_SENS_CONF":\
    line="B_IPU_CSI0_SENS_CONF_CSI0_VSY849":\
    line="B_IPU_CSI0_SENS_CONF_CSI0_HSY850":\
    line="B_IPU_CSI0_SENS_CONF_CSI0_DAT851":\
    line="B_IPU_CSI0_SENS_CONF_CSI0_SEN852":\
    line="B_IPU_CSI0_SENS_CONF_CSI0_SEN853":\
    line="B_IPU_CSI0_SENS_CONF_CSI0_PAC854":\
    line="B_IPU_CSI0_SENS_CONF_CSI0_SEN855":\
    line="B_IPU_CSI0_SENS_CONF_CSI0_DAT856":\
    line="B_IPU_CSI0_SENS_CONF_CSI0_EXT857":\
    line="B_IPU_CSI0_SENS_CONF_CSI0_DIV858":\
    line="B_IPU_CSI0_SENS_CONF_CSI0_DAT859":\
    line="B_IPU_CSI0_SENS_CONF_CSI0_JPE860":\
    line="B_IPU_CSI0_SENS_CONF_CSI0_JPE861":\
    line="B_IPU_CSI0_SENS_CONF_CSI0_FOR862":\
    line="B_IPU_CSI0_SENS_CONF_CSI0_DAT863":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI0_SENS_FRM_SIZE":\
    line="B_IPU_CSI0_SENS_FRM_SIZE_CSI0864":\
    line="B_IPU_CSI0_SENS_FRM_SIZE_CSI0865":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI0_ACT_FRM_SIZE":\
    line="B_IPU_CSI0_ACT_FRM_SIZE_CSI0_866":\
    line="B_IPU_CSI0_ACT_FRM_SIZE_CSI0_867":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI0_OUT_FRM_CTRL":\
    line="B_IPU_CSI0_OUT_FRM_CTRL_CSI0_VSC":\
    line="B_IPU_CSI0_OUT_FRM_CTRL_CSI0_HSC":\
    line="B_IPU_CSI0_OUT_FRM_CTRL_CSI0_868":\
    line="B_IPU_CSI0_OUT_FRM_CTRL_CSI0_869":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI0_TST_CTRL":\
    line="B_IPU_CSI0_TST_CTRL_PG_R_VALUE":\
    line="B_IPU_CSI0_TST_CTRL_PG_G_VALUE":\
    line="B_IPU_CSI0_TST_CTRL_PG_B_VALUE":\
    line="B_IPU_CSI0_TST_CTRL_TEST_GEN_870":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI0_CCIR_CODE_1":\
    line="B_IPU_CSI0_CCIR_CODE_1_CSI0_E871":\
    line="B_IPU_CSI0_CCIR_CODE_1_CSI0_S872":\
    line="B_IPU_CSI0_CCIR_CODE_1_CSI0_E873":\
    line="B_IPU_CSI0_CCIR_CODE_1_CSI0_S874":\
    line="B_IPU_CSI0_CCIR_CODE_1_CSI0_E875":\
    line="B_IPU_CSI0_CCIR_CODE_1_CSI0_S876":\
    line="B_IPU_CSI0_CCIR_CODE_1_CSI0_C877":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI0_CCIR_CODE_2":\
    line="B_IPU_CSI0_CCIR_CODE_2_CSI0_E878":\
    line="B_IPU_CSI0_CCIR_CODE_2_CSI0_S879":\
    line="B_IPU_CSI0_CCIR_CODE_2_CSI0_E880":\
    line="B_IPU_CSI0_CCIR_CODE_2_CSI0_S881":\
    line="B_IPU_CSI0_CCIR_CODE_2_CSI0_E882":\
    line="B_IPU_CSI0_CCIR_CODE_2_CSI0_S883":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI0_CCIR_CODE_3":\
    line="B_IPU_CSI0_CCIR_CODE_3_CSI0_C884":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI0_DI":\
    line="B_IPU_CSI0_DI_CSI0_MIPI_DI0":\
    line="B_IPU_CSI0_DI_CSI0_MIPI_DI1":\
    line="B_IPU_CSI0_DI_CSI0_MIPI_DI2":\
    line="B_IPU_CSI0_DI_CSI0_MIPI_DI3":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI0_SKIP":\
    line="B_IPU_CSI0_SKIP_CSI0_MAX_RATI885":\
    line="B_IPU_CSI0_SKIP_CSI0_SKIP_SMFC":\
    line="B_IPU_CSI0_SKIP_CSI0_ID_2_SKIP":\
    line="B_IPU_CSI0_SKIP_CSI0_MAX_RATI886":\
    line="B_IPU_CSI0_SKIP_CSI0_SKIP_ISP":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSIO_CPD_CTRL":\
    line="B_IPU_CSIO_CPD_CTRL_CSI0_GREE887":\
    line="B_IPU_CSIO_CPD_CTRL_CSI0_RED_888":\
    line="B_IPU_CSIO_CPD_CTRL_CSI0_CPD":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSIO_CPD_RC_I":\
    line="B_IPU_CSIO_CPD_RC_I_CSI0_CPD_RC1":\
    line="B_IPU_CSIO_CPD_RC_I_CSI0_CPD_RC":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSIO_CPD_RS_I":\
    line="B_IPU_CSIO_CPD_RS_I_CSI0_CPD_RS3":\
    line="B_IPU_CSIO_CPD_RS_I_CSI0_CPD_RS2":\
    line="B_IPU_CSIO_CPD_RS_I_CSI0_CPD_RS1":\
    line="B_IPU_CSIO_CPD_RS_I_CSI0_CPD_RS":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSIO_CPD_GRC_I":\
    line="B_IPU_CSIO_CPD_GRC_I_CSI0_CPD889":\
    line="B_IPU_CSIO_CPD_GRC_I_CSI0_CPD890":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSIO_CPD_GRS_I":\
    line="B_IPU_CSIO_CPD_GRS_I_CSI0_CPD891":\
    line="B_IPU_CSIO_CPD_GRS_I_CSI0_CPD892":\
    line="B_IPU_CSIO_CPD_GRS_I_CSI0_CPD893":\
    line="B_IPU_CSIO_CPD_GRS_I_CSI0_CPD894":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSIO_CPD_GBC_I":\
    line="B_IPU_CSIO_CPD_GBC_I_CSI0_CPD895":\
    line="B_IPU_CSIO_CPD_GBC_I_CSI0_CPD896":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSIO_CPD_GBS_I":\
    line="B_IPU_CSIO_CPD_GBS_I_CSI0_CPD897":\
    line="B_IPU_CSIO_CPD_GBS_I_CSI0_CPD898":\
    line="B_IPU_CSIO_CPD_GBS_I_CSI0_CPD899":\
    line="B_IPU_CSIO_CPD_GBS_I_CSI0_CPD900":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSIO_CPD_BC_I":\
    line="B_IPU_CSIO_CPD_BC_I_CSI0_CPD_BC1":\
    line="B_IPU_CSIO_CPD_BC_I_CSI0_CPD_BC":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSIO_CPD_BS_I":\
    line="B_IPU_CSIO_CPD_BS_I_CSI0_CPD_BS3":\
    line="B_IPU_CSIO_CPD_BS_I_CSI0_CPD_BS2":\
    line="B_IPU_CSIO_CPD_BS_I_CSI0_CPD_BS1":\
    line="B_IPU_CSIO_CPD_BS_I_CSI0_CPD_BS":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI0_CPD_OFFSET1":\
    line="B_IPU_CSI0_CPD_OFFSET1_CSI0_G901":\
    line="B_IPU_CSI0_CPD_OFFSET1_CSI0_G902":\
    line="B_IPU_CSI0_CPD_OFFSET1_CSI0_C903":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI0_CPD_OFFSET2":\
    line="B_IPU_CSI0_CPD_OFFSET2_CSI0_C904":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI1_SENS_CONF":\
    line="B_IPU_CSI1_SENS_CONF_CSI1_VSY905":\
    line="B_IPU_CSI1_SENS_CONF_CSI1_HSY906":\
    line="B_IPU_CSI1_SENS_CONF_CSI1_DAT907":\
    line="B_IPU_CSI1_SENS_CONF_CSI1_SEN908":\
    line="B_IPU_CSI1_SENS_CONF_CSI1_SEN909":\
    line="B_IPU_CSI1_SENS_CONF_CSI1_PAC910":\
    line="B_IPU_CSI1_SENS_CONF_CSI1_SEN911":\
    line="B_IPU_CSI1_SENS_CONF_CSI1_DAT912":\
    line="B_IPU_CSI1_SENS_CONF_CSI1_EXT913":\
    line="B_IPU_CSI1_SENS_CONF_CSI1_DIV914":\
    line="B_IPU_CSI1_SENS_CONF_CSI1_DAT915":\
    line="B_IPU_CSI1_SENS_CONF_CSI1_JPE916":\
    line="B_IPU_CSI1_SENS_CONF_CSI1_JPE917":\
    line="B_IPU_CSI1_SENS_CONF_CSI1_FOR918":\
    line="B_IPU_CSI1_SENS_CONF_CSI0_DAT919":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI1_SENS_FRM_SIZE":\
    line="B_IPU_CSI1_SENS_FRM_SIZE_CSI1920":\
    line="B_IPU_CSI1_SENS_FRM_SIZE_CSI1921":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI1_ACT_FRM_SIZE":\
    line="B_IPU_CSI1_ACT_FRM_SIZE_CSI1_922":\
    line="B_IPU_CSI1_ACT_FRM_SIZE_CSI1_923":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI1_OUT_FRM_CTRL":\
    line="B_IPU_CSI1_OUT_FRM_CTRL_CSI1_VSC":\
    line="B_IPU_CSI1_OUT_FRM_CTRL_CSI1_HSC":\
    line="B_IPU_CSI1_OUT_FRM_CTRL_CSI1_924":\
    line="B_IPU_CSI1_OUT_FRM_CTRL_CSI1_925":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI1_TST_CTRL":\
    line="B_IPU_CSI1_TST_CTRL_PG_R_VALUE":\
    line="B_IPU_CSI1_TST_CTRL_PG_G_VALUE":\
    line="B_IPU_CSI1_TST_CTRL_PG_B_VALUE":\
    line="B_IPU_CSI1_TST_CTRL_TEST_GEN_926":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI1_CCIR_CODE_1":\
    line="B_IPU_CSI1_CCIR_CODE_1_CSI1_E927":\
    line="B_IPU_CSI1_CCIR_CODE_1_CSI1_S928":\
    line="B_IPU_CSI1_CCIR_CODE_1_CSI1_E929":\
    line="B_IPU_CSI1_CCIR_CODE_1_CSI1_S930":\
    line="B_IPU_CSI1_CCIR_CODE_1_CSI1_E931":\
    line="B_IPU_CSI1_CCIR_CODE_1_CSI1_S932":\
    line="B_IPU_CSI1_CCIR_CODE_1_CSI1_C933":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI1_CCIR_CODE_2":\
    line="B_IPU_CSI1_CCIR_CODE_2_CSI1_E934":\
    line="B_IPU_CSI1_CCIR_CODE_2_CSI1_S935":\
    line="B_IPU_CSI1_CCIR_CODE_2_CSI1_E936":\
    line="B_IPU_CSI1_CCIR_CODE_2_CSI1_S937":\
    line="B_IPU_CSI1_CCIR_CODE_2_CSI1_E938":\
    line="B_IPU_CSI1_CCIR_CODE_2_CSI1_S939":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI1_CCIR_CODE_3":\
    line="B_IPU_CSI1_CCIR_CODE_3_CSI1_C940":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI1_DI":\
    line="B_IPU_CSI1_DI_CSI1_MIPI_DI0":\
    line="B_IPU_CSI1_DI_CSI0_MIPI_DI1":\
    line="B_IPU_CSI1_DI_CSI1_MIPI_DI2":\
    line="B_IPU_CSI1_DI_CSI1_MIPI_DI3":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI1_SKIP":\
    line="B_IPU_CSI1_SKIP_CSI1_MAX_RATI941":\
    line="B_IPU_CSI1_SKIP_CSI1_SKIP_SMFC":\
    line="B_IPU_CSI1_SKIP_CSI1_ID_2_SKIP":\
    line="B_IPU_CSI1_SKIP_CSI1_MAX_RATI942":\
    line="B_IPU_CSI1_SKIP_CSI1_SKIP_ISP":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI1_CPD_CTRL":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI1_CPD_RC_I":\
    line="B_IPU_CSI1_CPD_RC_I_CSI1_CPD_RC1":\
    line="B_IPU_CSI1_CPD_RC_I_CSI1_CPD_RC":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI1_CPD_RS_I":\
    line="B_IPU_CSI1_CPD_RS_I_CSI1_CPD_RS3":\
    line="B_IPU_CSI1_CPD_RS_I_CSI1_CPD_RS2":\
    line="B_IPU_CSI1_CPD_RS_I_CSI1_CPD_RS1":\
    line="B_IPU_CSI1_CPD_RS_I_CSI1_CPD_RS":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI1_CPD_GRC_I":\
    line="B_IPU_CSI1_CPD_GRC_I_CSI1_CPD943":\
    line="B_IPU_CSI1_CPD_GRC_I_CSI1_CPD944":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI1_CPD_GRS_I":\
    line="B_IPU_CSI1_CPD_GRS_I_CSI1_CPD945":\
    line="B_IPU_CSI1_CPD_GRS_I_CSI1_CPD946":\
    line="B_IPU_CSI1_CPD_GRS_I_CSI1_CPD947":\
    line="B_IPU_CSI1_CPD_GRS_I_CSI1_CPD948":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI1_CPD_GBC_I":\
    line="B_IPU_CSI1_CPD_GBC_I_CSI1_CPD949":\
    line="B_IPU_CSI1_CPD_GBC_I_CSI1_CPD950":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI1_CPD_GBS_I":\
    line="B_IPU_CSI1_CPD_GBS_I_CSI1_CPD951":\
    line="B_IPU_CSI1_CPD_GBS_I_CSI1_CPD952":\
    line="B_IPU_CSI1_CPD_GBS_I_CSI1_CPD953":\
    line="B_IPU_CSI1_CPD_GBS_I_CSI1_CPD954":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI1_CPD_BC_I":\
    line="B_IPU_CSI1_CPD_BC_I_CSI1_CPD_BC1":\
    line="B_IPU_CSI1_CPD_BC_I_CSI1_CPD_BC":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI1_CPD_BS_I":\
    line="B_IPU_CSI1_CPD_BS_I_CSI1_CPD_BS3":\
    line="B_IPU_CSI1_CPD_BS_I_CSI1_CPD_BS2":\
    line="B_IPU_CSI1_CPD_BS_I_CSI1_CPD_BS1":\
    line="B_IPU_CSI1_CPD_BS_I_CSI1_CPD_BS":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI1_CPD_OFFSET1":\
    line="B_IPU_CSI1_CPD_OFFSET1_CSI1_C955":\
    line="B_IPU_CSI1_CPD_OFFSET1_CSI1_C956":\
    line="B_IPU_CSI1_CPD_OFFSET1_CSI1_C957":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI1_CPD_OFFSET2":\
    line="B_IPU_CSI1_CPD_OFFSET2_CSI1_C958":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_GENERAL":\
    line="B_IPU_DI0_GENERAL_DI0_POLARITY":\
    line="B_IPU_DI0_GENERAL_DI0_POLARIT959":\
    line="B_IPU_DI0_GENERAL_DI0_POLARIT960":\
    line="B_IPU_DI0_GENERAL_DI0_ERM_VSY961":\
    line="B_IPU_DI0_GENERAL_DI0_ERR_TRE962":\
    line="B_IPU_DI0_GENERAL_DI0_SYNC_CO963":\
    line="B_IPU_DI0_GENERAL_DI0_POLARIT964":\
    line="B_IPU_DI0_GENERAL_DI0_WATCHDO965":\
    line="B_IPU_DI0_GENERAL_DI0_CLK_EXT":\
    line="B_IPU_DI0_GENERAL_DI0_VSYNC_EXT":\
    line="B_IPU_DI0_GENERAL_DI0_MASK_SEL":\
    line="B_IPU_DI0_GENERAL_DI0_DISP_CL966":\
    line="B_IPU_DI0_GENERAL_DI0_CLOCK_S967":\
    line="B_IPU_DI0_GENERAL_DI0_DISP_Y_SEL":\
    line="B_IPU_DI0_GENERAL_DI0_PIN8_PI968":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_BS_CLKGEN0":\
    line="B_IPU_DI0_BS_CLKGEN0_DI0_DISP969":\
    line="B_IPU_DI0_BS_CLKGEN0_DI0_DISP970":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_BS_CLKGEN1":\
    line="B_IPU_DI0_BS_CLKGEN1_DI0_DISP971":\
    line="B_IPU_DI0_BS_CLKGEN1_DI0_DISP972":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_SW_GEN0_1":\
    line="B_IPU_DI0_SW_GEN0_1_DI0_OFFSE973":\
    line="B_IPU_DI0_SW_GEN0_1_DI0_OFFSE974":\
    line="B_IPU_DI0_SW_GEN0_1_DI0_RUN_R975":\
    line="B_IPU_DI0_SW_GEN0_1_DI0_RUN_V976":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_SW_GEN0_2":\
    line="B_IPU_DI0_SW_GEN0_2_DI0_OFFSE977":\
    line="B_IPU_DI0_SW_GEN0_2_DI0_OFFSE978":\
    line="B_IPU_DI0_SW_GEN0_2_DI0_RUN_R979":\
    line="B_IPU_DI0_SW_GEN0_2_DI0_RUN_V980":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_SW_GEN0_3":\
    line="B_IPU_DI0_SW_GEN0_3_DI0_OFFSE981":\
    line="B_IPU_DI0_SW_GEN0_3_DI0_OFFSE982":\
    line="B_IPU_DI0_SW_GEN0_3_DI0_RUN_R983":\
    line="B_IPU_DI0_SW_GEN0_3_DI0_RUN_V984":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_SW_GEN0_4":\
    line="B_IPU_DI0_SW_GEN0_4_DI0_OFFSE985":\
    line="B_IPU_DI0_SW_GEN0_4_DI0_OFFSE986":\
    line="B_IPU_DI0_SW_GEN0_4_DI0_RUN_R987":\
    line="B_IPU_DI0_SW_GEN0_4_DI0_RUN_V988":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_SW_GEN0_5":\
    line="B_IPU_DI0_SW_GEN0_5_DI0_OFFSE989":\
    line="B_IPU_DI0_SW_GEN0_5_DI0_OFFSE990":\
    line="B_IPU_DI0_SW_GEN0_5_DI0_RUN_R991":\
    line="B_IPU_DI0_SW_GEN0_5_DI0_RUN_V992":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_SW_GEN0_6":\
    line="B_IPU_DI0_SW_GEN0_6_DI0_OFFSE993":\
    line="B_IPU_DI0_SW_GEN0_6_DI0_OFFSE994":\
    line="B_IPU_DI0_SW_GEN0_6_DI0_RUN_R995":\
    line="B_IPU_DI0_SW_GEN0_6_DI0_RUN_V996":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_SW_GEN0_7":\
    line="B_IPU_DI0_SW_GEN0_7_DI0_OFFSE997":\
    line="B_IPU_DI0_SW_GEN0_7_DI0_OFFSE998":\
    line="B_IPU_DI0_SW_GEN0_7_DI0_RUN_R999":\
    line="B_IPU_DI0_SW_GEN0_7_DI0_RUN_1000":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_SW_GEN0_8":\
    line="B_IPU_DI0_SW_GEN0_8_DI0_OFFS1001":\
    line="B_IPU_DI0_SW_GEN0_8_DI0_OFFS1002":\
    line="B_IPU_DI0_SW_GEN0_8_DI0_RUN_1003":\
    line="B_IPU_DI0_SW_GEN0_8_DI0_RUN_1004":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_SW_GEN0_9":\
    line="B_IPU_DI0_SW_GEN0_9_DI0_OFFS1005":\
    line="B_IPU_DI0_SW_GEN0_9_DI0_OFFS1006":\
    line="B_IPU_DI0_SW_GEN0_9_DI0_RUN_1007":\
    line="B_IPU_DI0_SW_GEN0_9_DI0_RUN_1008":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_SW_GEN1_1":\
    line="B_IPU_DI0_SW_GEN1_1_DI0_CNT_UP_1":\
    line="B_IPU_DI0_SW_GEN1_1_DI0_CNT_1009":\
    line="B_IPU_DI0_SW_GEN1_1_DI0_CNT_1010":\
    line="B_IPU_DI0_SW_GEN1_1_DI0_CNT_1011":\
    line="B_IPU_DI0_SW_GEN1_1_DI0_CNT_1012":\
    line="B_IPU_DI0_SW_GEN1_1_DI0_CNT_1013":\
    line="B_IPU_DI0_SW_GEN1_1_DI0_CNT_1014":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_SW_GEN1_2":\
    line="B_IPU_DI0_SW_GEN1_2_DI0_CNT_UP_2":\
    line="B_IPU_DI0_SW_GEN1_2_DI0_CNT_1015":\
    line="B_IPU_DI0_SW_GEN1_2_DI0_CNT_1016":\
    line="B_IPU_DI0_SW_GEN1_2_DI0_CNT_1017":\
    line="B_IPU_DI0_SW_GEN1_2_DI0_CNT_1018":\
    line="B_IPU_DI0_SW_GEN1_2_DI0_CNT_1019":\
    line="B_IPU_DI0_SW_GEN1_2_DI0_CNT_1020":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_SW_GEN1_3":\
    line="B_IPU_DI0_SW_GEN1_3_DI0_CNT_UP_3":\
    line="B_IPU_DI0_SW_GEN1_3_DI0_CNT_1021":\
    line="B_IPU_DI0_SW_GEN1_3_DI0_CNT_1022":\
    line="B_IPU_DI0_SW_GEN1_3_DI0_CNT_1023":\
    line="B_IPU_DI0_SW_GEN1_3_DI0_CNT_1024":\
    line="B_IPU_DI0_SW_GEN1_3_DI0_CNT_1025":\
    line="B_IPU_DI0_SW_GEN1_3_DI0_CNT_1026":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_SW_GEN1_4":\
    line="B_IPU_DI0_SW_GEN1_4_DI0_CNT_UP_4":\
    line="B_IPU_DI0_SW_GEN1_4_DI0_CNT_1027":\
    line="B_IPU_DI0_SW_GEN1_4_DI0_CNT_1028":\
    line="B_IPU_DI0_SW_GEN1_4_DI0_CNT_1029":\
    line="B_IPU_DI0_SW_GEN1_4_DI0_CNT_1030":\
    line="B_IPU_DI0_SW_GEN1_4_DI0_CNT_1031":\
    line="B_IPU_DI0_SW_GEN1_4_DI0_CNT_1032":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_SW_GEN1_5":\
    line="B_IPU_DI0_SW_GEN1_5_DI0_CNT_UP_5":\
    line="B_IPU_DI0_SW_GEN1_5_DI0_CNT_1033":\
    line="B_IPU_DI0_SW_GEN1_5_DI0_CNT_1034":\
    line="B_IPU_DI0_SW_GEN1_5_DI0_CNT_1035":\
    line="B_IPU_DI0_SW_GEN1_5_DI0_CNT_1036":\
    line="B_IPU_DI0_SW_GEN1_5_DI0_CNT_1037":\
    line="B_IPU_DI0_SW_GEN1_5_DI0_CNT_1038":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_SW_GEN1_6":\
    line="B_IPU_DI0_SW_GEN1_6_DI0_CNT_UP_6":\
    line="B_IPU_DI0_SW_GEN1_6_DI0_CNT_1039":\
    line="B_IPU_DI0_SW_GEN1_6_DI0_CNT_1040":\
    line="B_IPU_DI0_SW_GEN1_6_DI0_CNT_1041":\
    line="B_IPU_DI0_SW_GEN1_6_DI0_CNT_1042":\
    line="B_IPU_DI0_SW_GEN1_6_DI0_CNT_1043":\
    line="B_IPU_DI0_SW_GEN1_6_DI0_CNT_1044":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_SW_GEN1_7":\
    line="B_IPU_DI0_SW_GEN1_7_DI0_CNT_UP_7":\
    line="B_IPU_DI0_SW_GEN1_7_DI0_CNT_1045":\
    line="B_IPU_DI0_SW_GEN1_7_DI0_CNT_1046":\
    line="B_IPU_DI0_SW_GEN1_7_DI0_CNT_1047":\
    line="B_IPU_DI0_SW_GEN1_7_DI0_CNT_1048":\
    line="B_IPU_DI0_SW_GEN1_7_DI0_CNT_1049":\
    line="B_IPU_DI0_SW_GEN1_7_DI0_CNT_1050":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_SW_GEN1_8":\
    line="B_IPU_DI0_SW_GEN1_8_DI0_CNT_UP_8":\
    line="B_IPU_DI0_SW_GEN1_8_DI0_CNT_1051":\
    line="B_IPU_DI0_SW_GEN1_8_DI0_CNT_1052":\
    line="B_IPU_DI0_SW_GEN1_8_DI0_CNT_1053":\
    line="B_IPU_DI0_SW_GEN1_8_DI0_CNT_1054":\
    line="B_IPU_DI0_SW_GEN1_8_DI0_CNT_1055":\
    line="B_IPU_DI0_SW_GEN1_8_DI0_CNT_1056":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_SW_GEN1_9":\
    line="B_IPU_DI0_SW_GEN1_9_DI0_CNT_UP_9":\
    line="B_IPU_DI0_SW_GEN1_9_DI0_TAG_1057":\
    line="B_IPU_DI0_SW_GEN1_9_DI0_CNT_1058":\
    line="B_IPU_DI0_SW_GEN1_9_DI0_CNT_1059":\
    line="B_IPU_DI0_SW_GEN1_9_DI0_CNT_1060":\
    line="B_IPU_DI0_SW_GEN1_9_DI0_GENT1061":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_SYNC_AS_GEN":\
    line="B_IPU_DI0_SYNC_AS_GEN_DI0_SY1062":\
    line="B_IPU_DI0_SYNC_AS_GEN_DI0_VS1063":\
    line="B_IPU_DI0_SYNC_AS_GEN_DI0_SY1064":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_DW_GEN_I":\
    line="B_IPU_DI0_DW_GEN_I_DI0_PT_0":\
    line="B_IPU_DI0_DW_GEN_I_DI0_PT_1":\
    line="B_IPU_DI0_DW_GEN_I_DI0_PT_2":\
    line="B_IPU_DI0_DW_GEN_I_DI0_PT_3":\
    line="B_IPU_DI0_DW_GEN_I_DI0_PT_4":\
    line="B_IPU_DI0_DW_GEN_I_DI0_PT_5":\
    line="B_IPU_DI0_DW_GEN_I_DI0_PT_6":\
    line="B_IPU_DI0_DW_GEN_I_DI0_CST":\
    line="B_IPU_DI0_DW_GEN_I_DI0_COMPO1065":\
    line="B_IPU_DI0_DW_GEN_I_DI0_ACCES1066":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_DW_SET0_I":\
    line="B_IPU_DI0_DW_SET0_I_DI0_DATA1067":\
    line="B_IPU_DI0_DW_SET0_I_DI0_DATA1068":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_DW_SET1_I":\
    line="B_IPU_DI0_DW_SET1_I_DI0_DATA1069":\
    line="B_IPU_DI0_DW_SET1_I_DI0_DATA1070":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_DW_SET2_I":\
    line="B_IPU_DI0_DW_SET2_I_DI0_DATA1071":\
    line="B_IPU_DI0_DW_SET2_I_DI0_DATA1072":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_DW_SET3_I":\
    line="B_IPU_DI0_DW_SET3_I_DI0_DATA1073":\
    line="B_IPU_DI0_DW_SET3_I_DI0_DATA1074":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_STP_REP_I":\
    line="B_IPU_DI0_STP_REP_I_DI0_STEP1075":\
    line="B_IPU_DI0_STP_REP_I_DI0_STEP1076":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_STP_REP_9":\
    line="B_IPU_DI0_STP_REP_9_DI0_STEP1077":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_SER_CONF":\
    line="B_IPU_DI0_SER_CONF_DI0_WAIT41078":\
    line="B_IPU_DI0_SER_CONF_DI0_SERIA1079":\
    line="B_IPU_DI0_SER_CONF_DI0_SERIA1080":\
    line="B_IPU_DI0_SER_CONF_DI0_SERIA1081":\
    line="B_IPU_DI0_SER_CONF_DI0_SER_C1082":\
    line="B_IPU_DI0_SER_CONF_DI0_LLA_S1083":\
    line="B_IPU_DI0_SER_CONF_DI0_SERIA1084":\
    line="B_IPU_DI0_SER_CONF_DI0_SERIA1085":\
    line="B_IPU_DI0_SER_CONF_DI0_SERIA1086":\
    line="B_IPU_DI0_SER_CONF_DI0_SERIA1087":\
    line="B_IPU_DI0_SER_CONF_DI0_SERIA1088":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_SSC":\
    line="B_IPU_DI0_SSC_DI0_BYTE_EN_PNTR":\
    line="B_IPU_DI0_SSC_DI0_BYTE_EN_RD_IN":\
    line="B_IPU_DI0_SSC_DI0_WAIT_ON":\
    line="B_IPU_DI0_SSC_DI0_CS_ERM":\
    line="B_IPU_DI0_SSC_DI0_PIN11_ERM":\
    line="B_IPU_DI0_SSC_DI0_PIN12_ERM":\
    line="B_IPU_DI0_SSC_DI0_PIN13_ERM":\
    line="B_IPU_DI0_SSC_DI0_PIN14_ERM":\
    line="B_IPU_DI0_SSC_DI0_PIN15_ERM":\
    line="B_IPU_DI0_SSC_DI0_PIN16_ERM":\
    line="B_IPU_DI0_SSC_DI0_PIN17_ERM":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_POL":\
    line="B_IPU_DI0_POL_DI0_DRDY_POLARITY":\
    line="B_IPU_DI0_POL_DI0_DRDY_DATA_1089":\
    line="B_IPU_DI0_POL_DI0_CS0_POLARITY":\
    line="B_IPU_DI0_POL_DI0_CS0_DATA_P1090":\
    line="B_IPU_DI0_POL_DI0_CS1_POLARITY":\
    line="B_IPU_DI0_POL_DI0_CS1_DATA_P1091":\
    line="B_IPU_DI0_POL_DI0_CS0_BYTE_E1092":\
    line="B_IPU_DI0_POL_DI0_CS1_BYTE_E1093":\
    line="B_IPU_DI0_POL_DI0_WAIT_POLARITY":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_AW0":\
    line="B_IPU_DI0_AW0_DI0_AW_HSTART":\
    line="B_IPU_DI0_AW0_DI0_AW_HCOUNT_SEL":\
    line="B_IPU_DI0_AW0_DI0_AW_HEND":\
    line="B_IPU_DI0_AW0_DI0_AW_TRIG_SEL":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_AW1":\
    line="B_IPU_DI0_AW1_DI0_AW_VSTART":\
    line="B_IPU_DI0_AW1_DI0_AW_VCOUNT_SEL":\
    line="B_IPU_DI0_AW1_DI0_AW_VEND":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_SCR_CONF":\
    line="B_IPU_DI0_SCR_CONF_DI0_SCREE1094":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_STAT":\
    line="B_IPU_DI0_STAT_DI0_READ_FIFO1095":\
    line="B_IPU_DI0_STAT_DI0_READ_FIFO1096":\
    line="B_IPU_DI0_STAT_DI0_READ_CNTR1097":\
    line="B_IPU_DI0_STAT_DI0_CNTR_FIFO1098":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_GENERAL":\
    line="B_IPU_DI1_GENERAL_DI1_POLARITY":\
    line="B_IPU_DI1_GENERAL_DI1_POLARI1099":\
    line="B_IPU_DI1_GENERAL_DI1_POLARI1100":\
    line="B_IPU_DI1_GENERAL_DI1_ERM_VS1101":\
    line="B_IPU_DI1_GENERAL_DI1_ERR_TR1102":\
    line="B_IPU_DI1_GENERAL_DI1_SYNC_C1103":\
    line="B_IPU_DI1_GENERAL_DI1_POLARI1104":\
    line="B_IPU_DI1_GENERAL_DI1_WATCHD1105":\
    line="B_IPU_DI1_GENERAL_DI1_CLK_EXT":\
    line="B_IPU_DI1_GENERAL_DI1_VSYNC_EXT":\
    line="B_IPU_DI1_GENERAL_DI1_MASK_SEL":\
    line="B_IPU_DI1_GENERAL_DI1_DISP_C1106":\
    line="B_IPU_DI1_GENERAL_DI1_CLOCK_1107":\
    line="B_IPU_DI1_GENERAL_DI1_DISP_Y_SEL":\
    line="B_IPU_DI1_GENERAL_DI1_PIN8_P1108":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_BS_CLKGEN0":\
    line="B_IPU_DI1_BS_CLKGEN0_DI1_DIS1109":\
    line="B_IPU_DI1_BS_CLKGEN0_DI1_DIS1110":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_BS_CLKGEN1":\
    line="B_IPU_DI1_BS_CLKGEN1_DI1_DIS1111":\
    line="B_IPU_DI1_BS_CLKGEN1_DI1_DIS1112":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_SW_GEN0_1":\
    line="B_IPU_DI1_SW_GEN0_1_DI1_OFFS1113":\
    line="B_IPU_DI1_SW_GEN0_1_DI1_OFFS1114":\
    line="B_IPU_DI1_SW_GEN0_1_DI1_RUN_1115":\
    line="B_IPU_DI1_SW_GEN0_1_DI1_RUN_1116":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_SW_GEN0_2":\
    line="B_IPU_DI1_SW_GEN0_2_DI1_OFFS1117":\
    line="B_IPU_DI1_SW_GEN0_2_DI1_OFFS1118":\
    line="B_IPU_DI1_SW_GEN0_2_DI1_RUN_1119":\
    line="B_IPU_DI1_SW_GEN0_2_DI1_RUN_1120":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_SW_GEN0_3":\
    line="B_IPU_DI1_SW_GEN0_3_DI1_OFFS1121":\
    line="B_IPU_DI1_SW_GEN0_3_DI1_OFFS1122":\
    line="B_IPU_DI1_SW_GEN0_3_DI1_RUN_1123":\
    line="B_IPU_DI1_SW_GEN0_3_DI1_RUN_1124":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_SW_GEN0_4":\
    line="B_IPU_DI1_SW_GEN0_4_DI1_OFFS1125":\
    line="B_IPU_DI1_SW_GEN0_4_DI1_OFFS1126":\
    line="B_IPU_DI1_SW_GEN0_4_DI1_RUN_1127":\
    line="B_IPU_DI1_SW_GEN0_4_DI1_RUN_1128":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_SW_GEN0_5":\
    line="B_IPU_DI1_SW_GEN0_5_DI1_OFFS1129":\
    line="B_IPU_DI1_SW_GEN0_5_DI1_OFFS1130":\
    line="B_IPU_DI1_SW_GEN0_5_DI1_RUN_1131":\
    line="B_IPU_DI1_SW_GEN0_5_DI1_RUN_1132":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_SW_GEN0_6":\
    line="B_IPU_DI1_SW_GEN0_6_DI1_OFFS1133":\
    line="B_IPU_DI1_SW_GEN0_6_DI1_OFFS1134":\
    line="B_IPU_DI1_SW_GEN0_6_DI1_RUN_1135":\
    line="B_IPU_DI1_SW_GEN0_6_DI1_RUN_1136":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_SW_GEN0_7":\
    line="B_IPU_DI1_SW_GEN0_7_DI1_OFFS1137":\
    line="B_IPU_DI1_SW_GEN0_7_DI1_OFFS1138":\
    line="B_IPU_DI1_SW_GEN0_7_DI1_RUN_1139":\
    line="B_IPU_DI1_SW_GEN0_7_DI1_RUN_1140":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_SW_GEN0_8":\
    line="B_IPU_DI1_SW_GEN0_8_DI1_OFFS1141":\
    line="B_IPU_DI1_SW_GEN0_8_DI1_OFFS1142":\
    line="B_IPU_DI1_SW_GEN0_8_DI1_RUN_1143":\
    line="B_IPU_DI1_SW_GEN0_8_DI1_RUN_1144":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_SW_GEN0_9":\
    line="B_IPU_DI1_SW_GEN0_9_DI1_OFFS1145":\
    line="B_IPU_DI1_SW_GEN0_9_DI1_OFFS1146":\
    line="B_IPU_DI1_SW_GEN0_9_DI1_RUN_1147":\
    line="B_IPU_DI1_SW_GEN0_9_DI1_RUN_1148":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_SW_GEN1_1":\
    line="B_IPU_DI1_SW_GEN1_1_DI1_CNT_UP_1":\
    line="B_IPU_DI1_SW_GEN1_1_DI1_CNT_1149":\
    line="B_IPU_DI1_SW_GEN1_1_DI1_CNT_1150":\
    line="B_IPU_DI1_SW_GEN1_1_DI1_CNT_1151":\
    line="B_IPU_DI1_SW_GEN1_1_DI1_CNT_1152":\
    line="B_IPU_DI1_SW_GEN1_1_DI1_CNT_1153":\
    line="B_IPU_DI1_SW_GEN1_1_DI1_CNT_1154":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_SW_GEN1_2":\
    line="B_IPU_DI1_SW_GEN1_2_DI1_CNT_UP_2":\
    line="B_IPU_DI1_SW_GEN1_2_DI1_CNT_1155":\
    line="B_IPU_DI1_SW_GEN1_2_DI1_CNT_1156":\
    line="B_IPU_DI1_SW_GEN1_2_DI1_CNT_1157":\
    line="B_IPU_DI1_SW_GEN1_2_DI1_CNT_1158":\
    line="B_IPU_DI1_SW_GEN1_2_DI1_CNT_1159":\
    line="B_IPU_DI1_SW_GEN1_2_DI1_CNT_1160":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_SW_GEN1_3":\
    line="B_IPU_DI1_SW_GEN1_3_DI1_CNT_UP_3":\
    line="B_IPU_DI1_SW_GEN1_3_DI1_CNT_1161":\
    line="B_IPU_DI1_SW_GEN1_3_DI1_CNT_1162":\
    line="B_IPU_DI1_SW_GEN1_3_DI1_CNT_1163":\
    line="B_IPU_DI1_SW_GEN1_3_DI1_CNT_1164":\
    line="B_IPU_DI1_SW_GEN1_3_DI1_CNT_1165":\
    line="B_IPU_DI1_SW_GEN1_3_DI1_CNT_1166":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_SW_GEN1_4":\
    line="B_IPU_DI1_SW_GEN1_4_DI1_CNT_UP_4":\
    line="B_IPU_DI1_SW_GEN1_4_DI1_CNT_1167":\
    line="B_IPU_DI1_SW_GEN1_4_DI1_CNT_1168":\
    line="B_IPU_DI1_SW_GEN1_4_DI1_CNT_1169":\
    line="B_IPU_DI1_SW_GEN1_4_DI1_CNT_1170":\
    line="B_IPU_DI1_SW_GEN1_4_DI1_CNT_1171":\
    line="B_IPU_DI1_SW_GEN1_4_DI1_CNT_1172":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_SW_GEN1_5":\
    line="B_IPU_DI1_SW_GEN1_5_DI1_CNT_UP_5":\
    line="B_IPU_DI1_SW_GEN1_5_DI1_CNT_1173":\
    line="B_IPU_DI1_SW_GEN1_5_DI1_CNT_1174":\
    line="B_IPU_DI1_SW_GEN1_5_DI1_CNT_1175":\
    line="B_IPU_DI1_SW_GEN1_5_DI1_CNT_1176":\
    line="B_IPU_DI1_SW_GEN1_5_DI1_CNT_1177":\
    line="B_IPU_DI1_SW_GEN1_5_DI1_CNT_1178":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_SW_GEN1_6":\
    line="B_IPU_DI1_SW_GEN1_6_DI1_CNT_UP_6":\
    line="B_IPU_DI1_SW_GEN1_6_DI1_CNT_1179":\
    line="B_IPU_DI1_SW_GEN1_6_DI1_CNT_1180":\
    line="B_IPU_DI1_SW_GEN1_6_DI1_CNT_1181":\
    line="B_IPU_DI1_SW_GEN1_6_DI1_CNT_1182":\
    line="B_IPU_DI1_SW_GEN1_6_DI1_CNT_1183":\
    line="B_IPU_DI1_SW_GEN1_6_DI1_CNT_1184":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_SW_GEN1_7":\
    line="B_IPU_DI1_SW_GEN1_7_DI1_CNT_UP_7":\
    line="B_IPU_DI1_SW_GEN1_7_DI1_CNT_1185":\
    line="B_IPU_DI1_SW_GEN1_7_DI1_CNT_1186":\
    line="B_IPU_DI1_SW_GEN1_7_DI1_CNT_1187":\
    line="B_IPU_DI1_SW_GEN1_7_DI1_CNT_1188":\
    line="B_IPU_DI1_SW_GEN1_7_DI1_CNT_1189":\
    line="B_IPU_DI1_SW_GEN1_7_DI1_CNT_1190":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_SW_GEN1_8":\
    line="B_IPU_DI1_SW_GEN1_8_DI1_CNT_UP_8":\
    line="B_IPU_DI1_SW_GEN1_8_DI1_CNT_1191":\
    line="B_IPU_DI1_SW_GEN1_8_DI1_CNT_1192":\
    line="B_IPU_DI1_SW_GEN1_8_DI1_CNT_1193":\
    line="B_IPU_DI1_SW_GEN1_8_DI1_CNT_1194":\
    line="B_IPU_DI1_SW_GEN1_8_DI1_CNT_1195":\
    line="B_IPU_DI1_SW_GEN1_8_DI1_CNT_1196":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_SW_GEN1_9":\
    line="B_IPU_DI1_SW_GEN1_9_DI1_CNT_UP_9":\
    line="B_IPU_DI1_SW_GEN1_9_DI1_TAG_1197":\
    line="B_IPU_DI1_SW_GEN1_9_DI1_CNT_1198":\
    line="B_IPU_DI1_SW_GEN1_9_DI1_CNT_1199":\
    line="B_IPU_DI1_SW_GEN1_9_DI1_CNT_1200":\
    line="B_IPU_DI1_SW_GEN1_9_DI1_GENT1201":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_SYNC_AS_GEN":\
    line="B_IPU_DI1_SYNC_AS_GEN_DI1_SY1202":\
    line="B_IPU_DI1_SYNC_AS_GEN_DI1_VS1203":\
    line="B_IPU_DI1_SYNC_AS_GEN_DI1_SY1204":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_DW_GEN_I":\
    line="B_IPU_DI1_DW_GEN_I_DI1_PT_0":\
    line="B_IPU_DI1_DW_GEN_I_DI1_PT_1":\
    line="B_IPU_DI1_DW_GEN_I_DI1_PT_2":\
    line="B_IPU_DI1_DW_GEN_I_DI1_PT_3":\
    line="B_IPU_DI1_DW_GEN_I_DI1_PT_4":\
    line="B_IPU_DI1_DW_GEN_I_DI1_PT_5":\
    line="B_IPU_DI1_DW_GEN_I_DI1_PT_6":\
    line="B_IPU_DI1_DW_GEN_I_DI1_CST":\
    line="B_IPU_DI1_DW_GEN_I_DI1_COMPO1205":\
    line="B_IPU_DI1_DW_GEN_I_DI1_ACCES1206":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_DW_SET0_I":\
    line="B_IPU_DI1_DW_SET0_I_DI1_DATA1207":\
    line="B_IPU_DI1_DW_SET0_I_DI1_DATA1208":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_DW_SET1_I":\
    line="B_IPU_DI1_DW_SET1_I_DI1_DATA1209":\
    line="B_IPU_DI1_DW_SET1_I_DI1_DATA1210":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_DW_SET2_I":\
    line="B_IPU_DI1_DW_SET2_I_DI1_DATA1211":\
    line="B_IPU_DI1_DW_SET2_I_DI1_DATA1212":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_DW_SET3_I":\
    line="B_IPU_DI1_DW_SET3_I_DI1_DATA1213":\
    line="B_IPU_DI1_DW_SET3_I_DI1_DATA1214":\
    line="$$":\
    line="$+":\
    line="=G_IPU_D1_STP_REP_I":\
    line="B_IPU_D1_STP_REP_I_DI1_STEP_1215":\
    line="B_IPU_D1_STP_REP_I_DI1_STEP_1216":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_STP_REP_9":\
    line="B_IPU_DI1_STP_REP_9_DI1_STEP1217":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_SER_CONF":\
    line="B_IPU_DI1_SER_CONF_DI1_WAIT41218":\
    line="B_IPU_DI1_SER_CONF_DI1_SERIA1219":\
    line="B_IPU_DI1_SER_CONF_DI1_SERIA1220":\
    line="B_IPU_DI1_SER_CONF_DI1_SERIA1221":\
    line="B_IPU_DI1_SER_CONF_DI1_SER_C1222":\
    line="B_IPU_DI1_SER_CONF_DI1_LLA_S1223":\
    line="B_IPU_DI1_SER_CONF_DI1_SERIA1224":\
    line="B_IPU_DI1_SER_CONF_DI1_SERIA1225":\
    line="B_IPU_DI1_SER_CONF_DI1_SERIA1226":\
    line="B_IPU_DI1_SER_CONF_DI1_SERIA1227":\
    line="B_IPU_DI1_SER_CONF_DI1_SERIA1228":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_SSC":\
    line="B_IPU_DI1_SSC_DI1_BYTE_EN_PNTR":\
    line="B_IPU_DI1_SSC_DI1_BYTE_EN_RD_IN":\
    line="B_IPU_DI1_SSC_DI1_BYTE_EN_PO1229":\
    line="B_IPU_DI1_SSC_DI1_WAIT_ON":\
    line="B_IPU_DI1_SSC_DI1_CS_ERM":\
    line="B_IPU_DI1_SSC_DI1_PIN11_ERM":\
    line="B_IPU_DI1_SSC_DI1_PIN12_ERM":\
    line="B_IPU_DI1_SSC_DI1_PIN13_ERM":\
    line="B_IPU_DI1_SSC_DI1_PIN14_ERM":\
    line="B_IPU_DI1_SSC_DI1_PIN15_ERM":\
    line="B_IPU_DI1_SSC_DI1_PIN16_ERM":\
    line="B_IPU_DI1_SSC_DI1_PIN17_ERM":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_POL":\
    line="B_IPU_DI1_POL_DI1_DRDY_POLARITY":\
    line="B_IPU_DI1_POL_DI1_DRDY_DATA_1230":\
    line="B_IPU_DI1_POL_DI1_CS0_POLARITY":\
    line="B_IPU_DI1_POL_DI1_CS0_DATA_P1231":\
    line="B_IPU_DI1_POL_DI1_CS1_POLARITY":\
    line="B_IPU_DI1_POL_DI1_CS1_DATA_P1232":\
    line="B_IPU_DI1_POL_DI1_CS0_BYTE_E1233":\
    line="B_IPU_DI1_POL_DI1_CS1_BYTE_E1234":\
    line="B_IPU_DI1_POL_DI1_WAIT_POLARITY":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_AW0":\
    line="B_IPU_DI1_AW0_DI1_AW_HSTART":\
    line="B_IPU_DI1_AW0_DI1_AW_HCOUNT_SEL":\
    line="B_IPU_DI1_AW0_DI1_AW_HEND":\
    line="B_IPU_DI1_AW0_DI1_AW_TRIG_SEL":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_AW1":\
    line="B_IPU_DI1_AW1_DI1_AW_VSTART":\
    line="B_IPU_DI1_AW1_DI1_AW_VCOUNT_SEL":\
    line="B_IPU_DI1_AW1_DI1_AW_VEND":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_SCR_CONF":\
    line="B_IPU_DI1_SCR_CONF_DI1_SCREE1235":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_STAT":\
    line="B_IPU_DI1_STAT_DI1_READ_FIFO1236":\
    line="B_IPU_DI1_STAT_DI1_READ_FIFO1237":\
    line="B_IPU_DI1_STAT_DI1_CNTR_FIFO1238":\
    line="B_IPU_DI1_STAT_DI1_CNTR_FIFO1239":\
    line="$$":\
    line="$+":\
    line="=G_IPU_SMFC_MAP":\
    line="B_IPU_SMFC_MAP_MAP_CH0":\
    line="B_IPU_SMFC_MAP_MAP_CH1":\
    line="B_IPU_SMFC_MAP_MAP_CH2":\
    line="B_IPU_SMFC_MAP_MAP_CH3":\
    line="$$":\
    line="$+":\
    line="=G_IPU_SMFC_WMC":\
    line="B_IPU_SMFC_WMC_WM0_SET":\
    line="B_IPU_SMFC_WMC_WM0_CLR":\
    line="B_IPU_SMFC_WMC_WM1_SET":\
    line="B_IPU_SMFC_WMC_WM1_CLR":\
    line="B_IPU_SMFC_WMC_WM2_SET":\
    line="B_IPU_SMFC_WMC_WM2_CLR":\
    line="B_IPU_SMFC_WMC_WM3_SET":\
    line="B_IPU_SMFC_WMC_WM3_CLR":\
    line="$$":\
    line="$+":\
    line="=G_IPU_SMFC_BS":\
    line="B_IPU_SMFC_BS_BURST0_SIZE":\
    line="B_IPU_SMFC_BS_BURST1_SIZE":\
    line="B_IPU_SMFC_BS_BURST2_SIZE":\
    line="B_IPU_SMFC_BS_BURST3_SIZE":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_READ_CH_CONF":\
    line="B_IPU_DC_READ_CH_CONF_RD_CHA1240":\
    line="B_IPU_DC_READ_CH_CONF_PROG_D1241":\
    line="B_IPU_DC_READ_CH_CONF_PROG_D1242":\
    line="B_IPU_DC_READ_CH_CONF_W_SIZE_0":\
    line="B_IPU_DC_READ_CH_CONF_CHAN_M1243":\
    line="B_IPU_DC_READ_CH_CONF_CS_ID_0":\
    line="B_IPU_DC_READ_CH_CONF_CS_ID_1":\
    line="B_IPU_DC_READ_CH_CONF_CS_ID_2":\
    line="B_IPU_DC_READ_CH_CONF_CS_ID_3":\
    line="B_IPU_DC_READ_CH_CONF_TIME_O1244":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_READ_SH_ADDR":\
    line="B_IPU_DC_READ_SH_ADDR_ST_ADDR_0":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL0_CH_0":\
    line="B_IPU_DC_RL0_CH_0_COD_NF_PRI1245":\
    line="B_IPU_DC_RL0_CH_0_COD_NF_STA1246":\
    line="B_IPU_DC_RL0_CH_0_COD_NL_PRI1247":\
    line="B_IPU_DC_RL0_CH_0_COD_NL_STA1248":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL1_CH_0":\
    line="B_IPU_DC_RL1_CH_0_COD_EOF_PR1249":\
    line="B_IPU_DC_RL1_CH_0_COD_EOF_ST1250":\
    line="B_IPU_DC_RL1_CH_0_COD_NFIELD1251":\
    line="B_IPU_DC_RL1_CH_0_COD_NFIELD1252":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL2_CH_0":\
    line="B_IPU_DC_RL2_CH_0_COD_EOL_PR1253":\
    line="B_IPU_DC_RL2_CH_0_COD_EOL_ST1254":\
    line="B_IPU_DC_RL2_CH_0_COD_EOFIEL1255":\
    line="B_IPU_DC_RL2_CH_0_COD_EOFIEL1256":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL3_CH_0":\
    line="B_IPU_DC_RL3_CH_0_COD_NEW_AD1257":\
    line="B_IPU_DC_RL3_CH_0_COD_NEW_AD1258":\
    line="B_IPU_DC_RL3_CH_0_COD_NEW_CH1259":\
    line="B_IPU_DC_RL3_CH_0_COD_NEW_CH1260":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL4_CH_0":\
    line="B_IPU_DC_RL4_CH_0_COD_NEW_DA1261":\
    line="B_IPU_DC_RL4_CH_0_COD_NEW_DA1262":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_WR_CH_CONF_1":\
    line="B_IPU_DC_WR_CH_CONF_1_W_SIZE_1":\
    line="B_IPU_DC_WR_CH_CONF_1_PROG_D1263":\
    line="B_IPU_DC_WR_CH_CONF_1_PROG_D1264":\
    line="B_IPU_DC_WR_CH_CONF_1_PROG_C1265":\
    line="B_IPU_DC_WR_CH_CONF_1_CHAN_M1266":\
    line="B_IPU_DC_WR_CH_CONF_1_FIELD_1267":\
    line="B_IPU_DC_WR_CH_CONF_1_PROG_S1268":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_WR_CH_ADDR_1":\
    line="B_IPU_DC_WR_CH_ADDR_1_ST_ADDR_1":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL0_CH_1":\
    line="B_IPU_DC_RL0_CH_1_COD_NF_PRI1269":\
    line="B_IPU_DC_RL0_CH_1_COD_NF_STA1270":\
    line="B_IPU_DC_RL0_CH_1_COD_NL_PRI1271":\
    line="B_IPU_DC_RL0_CH_1_COD_NL_STA1272":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL1_CH_1":\
    line="B_IPU_DC_RL1_CH_1_COD_EOF_PR1273":\
    line="B_IPU_DC_RL1_CH_1_COD_EOF_ST1274":\
    line="B_IPU_DC_RL1_CH_1_COD_NFIELD1275":\
    line="B_IPU_DC_RL1_CH_1_COD_NFIELD1276":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL2_CH_1":\
    line="B_IPU_DC_RL2_CH_1_COD_EOL_PR1277":\
    line="B_IPU_DC_RL2_CH_1_COD_EOL_ST1278":\
    line="B_IPU_DC_RL2_CH_1_COD_EOFIEL1279":\
    line="B_IPU_DC_RL2_CH_1_COD_EOFIEL1280":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL3_CH_1":\
    line="B_IPU_DC_RL3_CH_1_COD_NEW_AD1281":\
    line="B_IPU_DC_RL3_CH_1_COD_NEW_AD1282":\
    line="B_IPU_DC_RL3_CH_1_COD_NEW_CH1283":\
    line="B_IPU_DC_RL3_CH_1_COD_NEW_CH1284":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL4_CH_1":\
    line="B_IPU_DC_RL4_CH_1_COD_NEW_DA1285":\
    line="B_IPU_DC_RL4_CH_1_COD_NEW_DA1286":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_WR_CH_CONF_2":\
    line="B_IPU_DC_WR_CH_CONF_2_W_SIZE_2":\
    line="B_IPU_DC_WR_CH_CONF_2_PROG_D1287":\
    line="B_IPU_DC_WR_CH_CONF_2_PROG_D1288":\
    line="B_IPU_DC_WR_CH_CONF_2_PROG_C1289":\
    line="B_IPU_DC_WR_CH_CONF_2_CHAN_M1290":\
    line="B_IPU_DC_WR_CH_CONF_2_PROG_S1291":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_WR_CH_ADDR_2":\
    line="B_IPU_DC_WR_CH_ADDR_2_ST_ADDR_2":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL0_CH_2":\
    line="B_IPU_DC_RL0_CH_2_COD_NF_PRI1292":\
    line="B_IPU_DC_RL0_CH_2_COD_NF_STA1293":\
    line="B_IPU_DC_RL0_CH_2_COD_NL_PRI1294":\
    line="B_IPU_DC_RL0_CH_2_COD_NL_STA1295":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL1_CH_2":\
    line="B_IPU_DC_RL1_CH_2_COD_EOF_PR1296":\
    line="B_IPU_DC_RL1_CH_2_COD_EOF_ST1297":\
    line="B_IPU_DC_RL1_CH_2_COD_NFIELD1298":\
    line="B_IPU_DC_RL1_CH_2_COD_NFIELD1299":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL2_CH_2":\
    line="B_IPU_DC_RL2_CH_2_COD_EOL_PR1300":\
    line="B_IPU_DC_RL2_CH_2_COD_EOL_ST1301":\
    line="B_IPU_DC_RL2_CH_2_COD_EOFIEL1302":\
    line="B_IPU_DC_RL2_CH_2_COD_EOFIEL1303":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL3_CH_2":\
    line="B_IPU_DC_RL3_CH_2_COD_NEW_AD1304":\
    line="B_IPU_DC_RL3_CH_2_COD_NEW_AD1305":\
    line="B_IPU_DC_RL3_CH_2_COD_NEW_CH1306":\
    line="B_IPU_DC_RL3_CH_2_COD_NEW_CH1307":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL4_CH_2":\
    line="B_IPU_DC_RL4_CH_2_COD_NEW_DA1308":\
    line="B_IPU_DC_RL4_CH_2_COD_NEW_DA1309":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_CMD_CH_CONF_3":\
    line="B_IPU_DC_CMD_CH_CONF_3_W_SIZE_3":\
    line="B_IPU_DC_CMD_CH_CONF_3_COD_C1310":\
    line="B_IPU_DC_CMD_CH_CONF_3_COD_C1311":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_CMD_CH_CONF_4":\
    line="B_IPU_DC_CMD_CH_CONF_4_W_SIZE_4":\
    line="B_IPU_DC_CMD_CH_CONF_4_COD_C1312":\
    line="B_IPU_DC_CMD_CH_CONF_4_COD_C1313":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_WR_CH_CONF_5":\
    line="B_IPU_DC_WR_CH_CONF_5_W_SIZE_5":\
    line="B_IPU_DC_WR_CH_CONF_5_PROG_D1314":\
    line="B_IPU_DC_WR_CH_CONF_5_PROG_D1315":\
    line="B_IPU_DC_WR_CH_CONF_5_PROG_C1316":\
    line="B_IPU_DC_WR_CH_CONF_5_CHAN_M1317":\
    line="B_IPU_DC_WR_CH_CONF_5_FIELD_1318":\
    line="B_IPU_DC_WR_CH_CONF_5_PROG_S1319":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_WR_CH_ADDR_5":\
    line="B_IPU_DC_WR_CH_ADDR_5_ST_ADDR_5":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL0_CH_5":\
    line="B_IPU_DC_RL0_CH_5_COD_NF_PRI1320":\
    line="B_IPU_DC_RL0_CH_5_COD_NF_STA1321":\
    line="B_IPU_DC_RL0_CH_5_COD_NL_PRI1322":\
    line="B_IPU_DC_RL0_CH_5_COD_NL_STA1323":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL1_CH_5":\
    line="B_IPU_DC_RL1_CH_5_COD_EOF_PR1324":\
    line="B_IPU_DC_RL1_CH_5_COD_EOF_ST1325":\
    line="B_IPU_DC_RL1_CH_5_COD_NFIELD1326":\
    line="B_IPU_DC_RL1_CH_5_COD_NFIELD1327":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL2_CH_5":\
    line="B_IPU_DC_RL2_CH_5_COD_EOL_PR1328":\
    line="B_IPU_DC_RL2_CH_5_COD_EOL_ST1329":\
    line="B_IPU_DC_RL2_CH_5_COD_EOFIEL1330":\
    line="B_IPU_DC_RL2_CH_5_COD_EOFIEL1331":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL3_CH_5":\
    line="B_IPU_DC_RL3_CH_5_COD_NEW_AD1332":\
    line="B_IPU_DC_RL3_CH_5_COD_NEW_AD1333":\
    line="B_IPU_DC_RL3_CH_5_COD_NEW_CH1334":\
    line="B_IPU_DC_RL3_CH_5_COD_NEW_CH1335":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL4_CH_5":\
    line="B_IPU_DC_RL4_CH_5_COD_NEW_DA1336":\
    line="B_IPU_DC_RL4_CH_5_COD_NEW_DA1337":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_WR_CH_CONF_6":\
    line="B_IPU_DC_WR_CH_CONF_6_W_SIZE_6":\
    line="B_IPU_DC_WR_CH_CONF_6_PROG_D1338":\
    line="B_IPU_DC_WR_CH_CONF_6_PROG_D1339":\
    line="B_IPU_DC_WR_CH_CONF_6_PROG_C1340":\
    line="B_IPU_DC_WR_CH_CONF_6_CHAN_M1341":\
    line="B_IPU_DC_WR_CH_CONF_6_PROG_S1342":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_WR_CH_ADDR_6":\
    line="B_IPU_DC_WR_CH_ADDR_6_ST_ADDR_6":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL0_CH_6":\
    line="B_IPU_DC_RL0_CH_6_COD_NF_PRI1343":\
    line="B_IPU_DC_RL0_CH_6_COD_NF_STA1344":\
    line="B_IPU_DC_RL0_CH_6_COD_NL_PRI1345":\
    line="B_IPU_DC_RL0_CH_6_COD_NL_STA1346":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL1_CH_6":\
    line="B_IPU_DC_RL1_CH_6_COD_EOF_PR1347":\
    line="B_IPU_DC_RL1_CH_6_COD_EOF_ST1348":\
    line="B_IPU_DC_RL1_CH_6_COD_NFIELD1349":\
    line="B_IPU_DC_RL1_CH_6_COD_NFIELD1350":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL2_CH_6":\
    line="B_IPU_DC_RL2_CH_6_COD_EOL_PR1351":\
    line="B_IPU_DC_RL2_CH_6_COD_EOL_ST1352":\
    line="B_IPU_DC_RL2_CH_6_COD_EOFIEL1353":\
    line="B_IPU_DC_RL2_CH_6_COD_EOFIEL1354":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL3_CH_6":\
    line="B_IPU_DC_RL3_CH_6_COD_NEW_AD1355":\
    line="B_IPU_DC_RL3_CH_6_COD_NEW_AD1356":\
    line="B_IPU_DC_RL3_CH_6_COD_NEW_CH1357":\
    line="B_IPU_DC_RL3_CH_6_COD_NEW_CH1358":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL4_CH_6":\
    line="B_IPU_DC_RL4_CH_6_COD_NEW_DA1359":\
    line="B_IPU_DC_RL4_CH_6_COD_NEW_DA1360":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_WR_CH_CONF1_8":\
    line="B_IPU_DC_WR_CH_CONF1_8_W_SIZE_8":\
    line="B_IPU_DC_WR_CH_CONF1_8_CHAN_1361":\
    line="B_IPU_DC_WR_CH_CONF1_8_MCU_D1362":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_WR_CH_CONF2_8":\
    line="B_IPU_DC_WR_CH_CONF2_8_NEW_A1363":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL1_CH_8":\
    line="B_IPU_DC_RL1_CH_8_COD_NEW_AD1364":\
    line="B_IPU_DC_RL1_CH_8_COD_NEW_AD1365":\
    line="B_IPU_DC_RL1_CH_8_COD_NEW_AD1366":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL2_CH_8":\
    line="B_IPU_DC_RL2_CH_8_COD_NEW_CH1367":\
    line="B_IPU_DC_RL2_CH_8_COD_NEW_CH1368":\
    line="B_IPU_DC_RL2_CH_8_COD_NEW_CH1369":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL3_CH_8":\
    line="B_IPU_DC_RL3_CH_8_COD_NEW_DA1370":\
    line="B_IPU_DC_RL3_CH_8_COD_NEW_DA1371":\
    line="B_IPU_DC_RL3_CH_8_COD_NEW_DA1372":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL4_CH_8":\
    line="B_IPU_DC_RL4_CH_8_COD_NEW_AD1373":\
    line="B_IPU_DC_RL4_CH_8_COD_NEW_AD1374":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL5_CH_8":\
    line="B_IPU_DC_RL5_CH_8_COD_NEW_CH1375":\
    line="B_IPU_DC_RL5_CH_8_COD_NEW_CH1376":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL6_CH_8":\
    line="B_IPU_DC_RL6_CH_8_COD_NEW_DA1377":\
    line="B_IPU_DC_RL6_CH_8_COD_NEW_DA1378":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_WR_CH_CONF1_9":\
    line="B_IPU_DC_WR_CH_CONF1_9_W_SIZE_9":\
    line="B_IPU_DC_WR_CH_CONF1_9_CHAN_1379":\
    line="B_IPU_DC_WR_CH_CONF1_9_MCU_D1380":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_WR_CH_CONF2_9":\
    line="B_IPU_DC_WR_CH_CONF2_9_NEW_A1381":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL1_CH_9":\
    line="B_IPU_DC_RL1_CH_9_COD_NEW_AD1382":\
    line="B_IPU_DC_RL1_CH_9_COD_NEW_AD1383":\
    line="B_IPU_DC_RL1_CH_9_COD_NEW_AD1384":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL2_CH_9":\
    line="B_IPU_DC_RL2_CH_9_COD_NEW_CH1385":\
    line="B_IPU_DC_RL2_CH_9_COD_NEW_CH1386":\
    line="B_IPU_DC_RL2_CH_9_COD_NEW_CH1387":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL3_CH_9":\
    line="B_IPU_DC_RL3_CH_9_COD_NEW_DA1388":\
    line="B_IPU_DC_RL3_CH_9_COD_NEW_DA1389":\
    line="B_IPU_DC_RL3_CH_9_COD_NEW_DA1390":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL4_CH_9":\
    line="B_IPU_DC_RL4_CH_9_COD_NEW_AD1391":\
    line="B_IPU_DC_RL4_CH_9_COD_NEW_AD1392":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL5_CH_9":\
    line="B_IPU_DC_RL5_CH_9_COD_NEW_CH1393":\
    line="B_IPU_DC_RL5_CH_9_COD_NEW_CH1394":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL6_CH_9":\
    line="B_IPU_DC_RL6_CH_9_COD_NEW_DA1395":\
    line="B_IPU_DC_RL6_CH_9_COD_NEW_DA1396":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_GEN":\
    line="B_IPU_DC_GEN_SYNC_1_6":\
    line="B_IPU_DC_GEN_MASK_EN":\
    line="B_IPU_DC_GEN_MASK4CHAN_5":\
    line="B_IPU_DC_GEN_SYNC_PRIORITY_5":\
    line="B_IPU_DC_GEN_SYNC_PRIORITY_1":\
    line="B_IPU_DC_GEN_DC_CH5_TYPE":\
    line="B_IPU_DC_GEN_DC_BKDIV":\
    line="B_IPU_DC_GEN_DC_BK_EN":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_DISP_CONF1_0":\
    line="B_IPU_DC_DISP_CONF1_0_DISP_TYP_0":\
    line="B_IPU_DC_DISP_CONF1_0_ADDR_I1397":\
    line="B_IPU_DC_DISP_CONF1_0_ADDR_B1398":\
    line="B_IPU_DC_DISP_CONF1_0_MCU_AC1399":\
    line="B_IPU_DC_DISP_CONF1_0_DISP_R1400":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_DISP_CONF1_1":\
    line="B_IPU_DC_DISP_CONF1_1_DISP_TYP_1":\
    line="B_IPU_DC_DISP_CONF1_1_ADDR_I1401":\
    line="B_IPU_DC_DISP_CONF1_1_ADDR_B1402":\
    line="B_IPU_DC_DISP_CONF1_1_MCU_AC1403":\
    line="B_IPU_DC_DISP_CONF1_1_DISP_R1404":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_DISP_CONF1_2":\
    line="B_IPU_DC_DISP_CONF1_2_DISP_TYP_2":\
    line="B_IPU_DC_DISP_CONF1_2_ADDR_I1405":\
    line="B_IPU_DC_DISP_CONF1_2_ADDR_B1406":\
    line="B_IPU_DC_DISP_CONF1_2_MCU_AC1407":\
    line="B_IPU_DC_DISP_CONF1_2_DISP_R1408":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_DISP_CONF1_3":\
    line="B_IPU_DC_DISP_CONF1_3_DISP_TYP_3":\
    line="B_IPU_DC_DISP_CONF1_3_ADDR_I1409":\
    line="B_IPU_DC_DISP_CONF1_3_ADDR_B1410":\
    line="B_IPU_DC_DISP_CONF1_3_MCU_AC1411":\
    line="B_IPU_DC_DISP_CONF1_3_DISP_R1412":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_DISP_CONF2_0":\
    line="B_IPU_DC_DISP_CONF2_0_SL_0":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_DISP_CONF2_1":\
    line="B_IPU_DC_DISP_CONF2_1_SL_1":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_DISP_CONF2_2":\
    line="B_IPU_DC_DISP_CONF2_2_SL_2":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_DISP_CONF2_3":\
    line="B_IPU_DC_DISP_CONF2_3_SL_3":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_DI0_CONF_1":\
    line="B_IPU_DC_DI0_CONF_1_DI_READ_1413":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_DI0_CONF_2":\
    line="B_IPU_DC_DI0_CONF_2_DI_READ_1414":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_DI1_CONF_1":\
    line="B_IPU_DC_DI1_CONF_1_DI_READ_1415":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_DI1_CONF_2":\
    line="B_IPU_DC_DI1_CONF_2_DI_READ_1416":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_0":\
    line="B_IPU_DC_MAP_CONF_0_MAPPING_1417":\
    line="B_IPU_DC_MAP_CONF_0_MAPPING_1418":\
    line="B_IPU_DC_MAP_CONF_0_MAPPING_1419":\
    line="B_IPU_DC_MAP_CONF_0_MAPPING_1420":\
    line="B_IPU_DC_MAP_CONF_0_MAPPING_1421":\
    line="B_IPU_DC_MAP_CONF_0_MAPPING_1422":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_1":\
    line="B_IPU_DC_MAP_CONF_1_MAPPING_1423":\
    line="B_IPU_DC_MAP_CONF_1_MAPPING_1424":\
    line="B_IPU_DC_MAP_CONF_1_MAPPING_1425":\
    line="B_IPU_DC_MAP_CONF_1_MAPPING_1426":\
    line="B_IPU_DC_MAP_CONF_1_MAPPING_1427":\
    line="B_IPU_DC_MAP_CONF_1_MAPPING_1428":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_2":\
    line="B_IPU_DC_MAP_CONF_2_MAPPING_1429":\
    line="B_IPU_DC_MAP_CONF_2_MAPPING_1430":\
    line="B_IPU_DC_MAP_CONF_2_MAPPING_1431":\
    line="B_IPU_DC_MAP_CONF_2_MAPPING_1432":\
    line="B_IPU_DC_MAP_CONF_2_MAPPING_1433":\
    line="B_IPU_DC_MAP_CONF_2_MAPPING_1434":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_3":\
    line="B_IPU_DC_MAP_CONF_3_MAPPING_1435":\
    line="B_IPU_DC_MAP_CONF_3_MAPPING_1436":\
    line="B_IPU_DC_MAP_CONF_3_MAPPING_1437":\
    line="B_IPU_DC_MAP_CONF_3_MAPPING_1438":\
    line="B_IPU_DC_MAP_CONF_3_MAPPING_1439":\
    line="B_IPU_DC_MAP_CONF_3_MAPPING_1440":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_4":\
    line="B_IPU_DC_MAP_CONF_4_MAPPING_1441":\
    line="B_IPU_DC_MAP_CONF_4_MAPPING_1442":\
    line="B_IPU_DC_MAP_CONF_4_MAPPING_1443":\
    line="B_IPU_DC_MAP_CONF_4_MAPPING_1444":\
    line="B_IPU_DC_MAP_CONF_4_MAPPING_1445":\
    line="B_IPU_DC_MAP_CONF_4_MAPPING_1446":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_5":\
    line="B_IPU_DC_MAP_CONF_5_MAPPING_1447":\
    line="B_IPU_DC_MAP_CONF_5_MAPPING_1448":\
    line="B_IPU_DC_MAP_CONF_5_MAPPING_1449":\
    line="B_IPU_DC_MAP_CONF_5_MAPPING_1450":\
    line="B_IPU_DC_MAP_CONF_5_MAPPING_1451":\
    line="B_IPU_DC_MAP_CONF_5_MAPPING_1452":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_6":\
    line="B_IPU_DC_MAP_CONF_6_MAPPING_1453":\
    line="B_IPU_DC_MAP_CONF_6_MAPPING_1454":\
    line="B_IPU_DC_MAP_CONF_6_MAPPING_1455":\
    line="B_IPU_DC_MAP_CONF_6_MAPPING_1456":\
    line="B_IPU_DC_MAP_CONF_6_MAPPING_1457":\
    line="B_IPU_DC_MAP_CONF_6_MAPPING_1458":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_7":\
    line="B_IPU_DC_MAP_CONF_7_MAPPING_1459":\
    line="B_IPU_DC_MAP_CONF_7_MAPPING_1460":\
    line="B_IPU_DC_MAP_CONF_7_MAPPING_1461":\
    line="B_IPU_DC_MAP_CONF_7_MAPPING_1462":\
    line="B_IPU_DC_MAP_CONF_7_MAPPING_1463":\
    line="B_IPU_DC_MAP_CONF_7_MAPPING_1464":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_8":\
    line="B_IPU_DC_MAP_CONF_8_MAPPING_1465":\
    line="B_IPU_DC_MAP_CONF_8_MAPPING_1466":\
    line="B_IPU_DC_MAP_CONF_8_MAPPING_1467":\
    line="B_IPU_DC_MAP_CONF_8_MAPPING_1468":\
    line="B_IPU_DC_MAP_CONF_8_MAPPING_1469":\
    line="B_IPU_DC_MAP_CONF_8_MAPPING_1470":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_9":\
    line="B_IPU_DC_MAP_CONF_9_MAPPING_1471":\
    line="B_IPU_DC_MAP_CONF_9_MAPPING_1472":\
    line="B_IPU_DC_MAP_CONF_9_MAPPING_1473":\
    line="B_IPU_DC_MAP_CONF_9_MAPPING_1474":\
    line="B_IPU_DC_MAP_CONF_9_MAPPING_1475":\
    line="B_IPU_DC_MAP_CONF_9_MAPPING_1476":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_10":\
    line="B_IPU_DC_MAP_CONF_10_MAPPING1477":\
    line="B_IPU_DC_MAP_CONF_10_MAPPING1478":\
    line="B_IPU_DC_MAP_CONF_10_MAPPING1479":\
    line="B_IPU_DC_MAP_CONF_10_MAPPING1480":\
    line="B_IPU_DC_MAP_CONF_10_MAPPING1481":\
    line="B_IPU_DC_MAP_CONF_10_MAPPING1482":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_11":\
    line="B_IPU_DC_MAP_CONF_11_MAPPING1483":\
    line="B_IPU_DC_MAP_CONF_11_MAPPING1484":\
    line="B_IPU_DC_MAP_CONF_11_MAPPING1485":\
    line="B_IPU_DC_MAP_CONF_11_MAPPING1486":\
    line="B_IPU_DC_MAP_CONF_11_MAPPING1487":\
    line="B_IPU_DC_MAP_CONF_11_MAPPING1488":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_12":\
    line="B_IPU_DC_MAP_CONF_12_MAPPING1489":\
    line="B_IPU_DC_MAP_CONF_12_MAPPING1490":\
    line="B_IPU_DC_MAP_CONF_12_MAPPING1491":\
    line="B_IPU_DC_MAP_CONF_12_MAPPING1492":\
    line="B_IPU_DC_MAP_CONF_12_MAPPING1493":\
    line="B_IPU_DC_MAP_CONF_12_MAPPING1494":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_13":\
    line="B_IPU_DC_MAP_CONF_13_MAPPING1495":\
    line="B_IPU_DC_MAP_CONF_13_MAPPING1496":\
    line="B_IPU_DC_MAP_CONF_13_MAPPING1497":\
    line="B_IPU_DC_MAP_CONF_13_MAPPING1498":\
    line="B_IPU_DC_MAP_CONF_13_MAPPING1499":\
    line="B_IPU_DC_MAP_CONF_13_MAPPING1500":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_14":\
    line="B_IPU_DC_MAP_CONF_14_MAPPING1501":\
    line="B_IPU_DC_MAP_CONF_14_MAPPING1502":\
    line="B_IPU_DC_MAP_CONF_14_MAPPING1503":\
    line="B_IPU_DC_MAP_CONF_14_MAPPING1504":\
    line="B_IPU_DC_MAP_CONF_14_MAPPING1505":\
    line="B_IPU_DC_MAP_CONF_14_MAPPING1506":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_15":\
    line="B_IPU_DC_MAP_CONF_15_MD_MASK_0":\
    line="B_IPU_DC_MAP_CONF_15_MD_OFFSET_0":\
    line="B_IPU_DC_MAP_CONF_15_MD_MASK_1":\
    line="B_IPU_DC_MAP_CONF_15_MD_OFFSET_1":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_16":\
    line="B_IPU_DC_MAP_CONF_16_MD_MASK_0":\
    line="B_IPU_DC_MAP_CONF_16_MD_OFFSET_2":\
    line="B_IPU_DC_MAP_CONF_16_MD_MASK_3":\
    line="B_IPU_DC_MAP_CONF_16_MD_OFFSET_3":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_17":\
    line="B_IPU_DC_MAP_CONF_17_MD_MASK_4":\
    line="B_IPU_DC_MAP_CONF_17_MD_OFFSET_4":\
    line="B_IPU_DC_MAP_CONF_17_MD_MASK_5":\
    line="B_IPU_DC_MAP_CONF_17_MD_OFFSET_5":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_18":\
    line="B_IPU_DC_MAP_CONF_18_MD_MASK_6":\
    line="B_IPU_DC_MAP_CONF_18_MD_OFFSET_6":\
    line="B_IPU_DC_MAP_CONF_18_MD_MASK_7":\
    line="B_IPU_DC_MAP_CONF_18_MD_OFFSET_7":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_19":\
    line="B_IPU_DC_MAP_CONF_19_MD_MASK_8":\
    line="B_IPU_DC_MAP_CONF_19_MD_OFFSET_8":\
    line="B_IPU_DC_MAP_CONF_19_MD_MASK_9":\
    line="B_IPU_DC_MAP_CONF_19_MD_OFFSET_9":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_20":\
    line="B_IPU_DC_MAP_CONF_20_MD_MASK_10":\
    line="B_IPU_DC_MAP_CONF_20_MD_OFFS1507":\
    line="B_IPU_DC_MAP_CONF_20_MD_MASK_11":\
    line="B_IPU_DC_MAP_CONF_20_MD_OFFS1508":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_21":\
    line="B_IPU_DC_MAP_CONF_21_MD_MASK_12":\
    line="B_IPU_DC_MAP_CONF_21_MD_OFFS1509":\
    line="B_IPU_DC_MAP_CONF_21_MD_MASK_13":\
    line="B_IPU_DC_MAP_CONF_21_MD_OFFS1510":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_22":\
    line="B_IPU_DC_MAP_CONF_22_MD_MASK_14":\
    line="B_IPU_DC_MAP_CONF_22_MD_OFFS1511":\
    line="B_IPU_DC_MAP_CONF_22_MD_MASK_15":\
    line="B_IPU_DC_MAP_CONF_22_MD_OFFS1512":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_23":\
    line="B_IPU_DC_MAP_CONF_23_MD_MASK_16":\
    line="B_IPU_DC_MAP_CONF_23_MD_OFFS1513":\
    line="B_IPU_DC_MAP_CONF_23_MD_MASK_17":\
    line="B_IPU_DC_MAP_CONF_23_MD_OFFS1514":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_24":\
    line="B_IPU_DC_MAP_CONF_24_MD_MASK_18":\
    line="B_IPU_DC_MAP_CONF_24_MD_OFFS1515":\
    line="B_IPU_DC_MAP_CONF_24_MD_MASK_19":\
    line="B_IPU_DC_MAP_CONF_24_MD_OFFS1516":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_25":\
    line="B_IPU_DC_MAP_CONF_25_MD_MASK_20":\
    line="B_IPU_DC_MAP_CONF_25_MD_OFFS1517":\
    line="B_IPU_DC_MAP_CONF_25_MD_MASK_21":\
    line="B_IPU_DC_MAP_CONF_25_MD_OFFS1518":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_26":\
    line="B_IPU_DC_MAP_CONF_26_MD_MASK_22":\
    line="B_IPU_DC_MAP_CONF_26_MD_OFFS1519":\
    line="B_IPU_DC_MAP_CONF_26_MD_MASK_23":\
    line="B_IPU_DC_MAP_CONF_26_MD_OFFS1520":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_UGDE0_0":\
    line="B_IPU_DC_UGDE0_0_ID_CODED_0":\
    line="B_IPU_DC_UGDE0_0_COD_EV_PRIO1521":\
    line="B_IPU_DC_UGDE0_0_COD_EV_START_0":\
    line="B_IPU_DC_UGDE0_0_COD_ODD_START_0":\
    line="B_IPU_DC_UGDE0_0_ODD_EN_0":\
    line="B_IPU_DC_UGDE0_0_AUTORESTART_0":\
    line="B_IPU_DC_UGDE0_0_NF_NL_0":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_UGDE0_1":\
    line="B_IPU_DC_UGDE0_1_STEP_0":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_UGDE0_2":\
    line="B_IPU_DC_UGDE0_2_OFFSET_DT_0":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_UGDE0_3":\
    line="B_IPU_DC_UGDE0_3_STEP_REPEAT_0":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_UGDE1_0":\
    line="B_IPU_DC_UGDE1_0_ID_CODED_1":\
    line="B_IPU_DC_UGDE1_0_COD_EV_PRIO1522":\
    line="B_IPU_DC_UGDE1_0_COD_EV_START_1":\
    line="B_IPU_DC_UGDE1_0_COD_ODD_START_1":\
    line="B_IPU_DC_UGDE1_0_ODD_EN_1":\
    line="B_IPU_DC_UGDE1_0_AUTORESTART_1":\
    line="B_IPU_DC_UGDE1_0_NF_NL_1":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_UGDE1_1":\
    line="B_IPU_DC_UGDE1_1_STEP_1":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_UGDE1_2":\
    line="B_IPU_DC_UGDE1_2_OFFSET_DT_1":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_UGDE1_3":\
    line="B_IPU_DC_UGDE1_3_STEP_REPEAT_1":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_UGDE2_0":\
    line="B_IPU_DC_UGDE2_0_ID_CODED_2":\
    line="B_IPU_DC_UGDE2_0_COD_EV_PRIO1523":\
    line="B_IPU_DC_UGDE2_0_COD_EV_START_2":\
    line="B_IPU_DC_UGDE2_0_COD_ODD_START_2":\
    line="B_IPU_DC_UGDE2_0_ODD_EN_2":\
    line="B_IPU_DC_UGDE2_0_AUTORESTART_2":\
    line="B_IPU_DC_UGDE2_0_NF_NL_2":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_UGDE2_1":\
    line="B_IPU_DC_UGDE2_1_STEP_2":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_UGDE2_2":\
    line="B_IPU_DC_UGDE2_2_OFFSET_DT_2":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_UGDE2_3":\
    line="B_IPU_DC_UGDE2_3_STEP_REPEAT_2":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_UGDE3_0":\
    line="B_IPU_DC_UGDE3_0_ID_CODED_3":\
    line="B_IPU_DC_UGDE3_0_COD_EV_PRIO1524":\
    line="B_IPU_DC_UGDE3_0_COD_EV_START_3":\
    line="B_IPU_DC_UGDE3_0_COD_ODD_START_3":\
    line="B_IPU_DC_UGDE3_0_ODD_EN_3":\
    line="B_IPU_DC_UGDE3_0_AUTORESTART_3":\
    line="B_IPU_DC_UGDE3_0_NF_NL_3":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_UGDE3_1":\
    line="B_IPU_DC_UGDE3_1_STEP_3":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_UGDE3_2":\
    line="B_IPU_DC_UGDE3_2_OFFSET_DT_3":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_UGDE3_3":\
    line="B_IPU_DC_UGDE3_3_STEP_REPEAT_3":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_LLA0":\
    line="B_IPU_DC_LLA0_MCU_RS_0_0":\
    line="B_IPU_DC_LLA0_MCU_RS_1_0":\
    line="B_IPU_DC_LLA0_MCU_RS_2_0":\
    line="B_IPU_DC_LLA0_MCU_RS_3_0":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_LLA1":\
    line="B_IPU_DC_LLA1_MCU_RS_0_1":\
    line="B_IPU_DC_LLA1_MCU_RS_1_1":\
    line="B_IPU_DC_LLA1_MCU_RS_2_1":\
    line="B_IPU_DC_LLA1_MCU_RS_3_1":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_R_LLA0":\
    line="B_IPU_DC_R_LLA0_MCU_RS_R_0_0":\
    line="B_IPU_DC_R_LLA0_MCU_RS_R_1_0":\
    line="B_IPU_DC_R_LLA0_MCU_RS_2_0":\
    line="B_IPU_DC_R_LLA0_MCU_RS_3_0":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_R_LLA1":\
    line="B_IPU_DC_R_LLA1_MCU_RS_R_0_1":\
    line="B_IPU_DC_R_LLA1_MCU_RS_R_1_1":\
    line="B_IPU_DC_R_LLA1_MCU_RS_R_2_1":\
    line="B_IPU_DC_R_LLA1_MCU_RS_R_3_1":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_WR_CH_ADDR_5_ALT":\
    line="B_IPU_DC_WR_CH_ADDR_5_ALT_ST1525":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_STAT":\
    line="B_IPU_DC_STAT_DC_TRIPLE_BUF_1526":\
    line="B_IPU_DC_STAT_DC_TRIPLE_BUF_1527":\
    line="B_IPU_DC_STAT_DC_TRIPLE_BUF_1528":\
    line="B_IPU_DC_STAT_DC_TRIPLE_BUF_1529":\
    line="B_IPU_DC_STAT_DC_TRIPLE_BUF_1530":\
    line="B_IPU_DC_STAT_DC_TRIPLE_BUF_1531":\
    line="B_IPU_DC_STAT_DC_TRIPLE_BUF_1532":\
    line="B_IPU_DC_STAT_DC_TRIPLE_BUF_1533":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DMFC_RD_CHAN":\
    line="B_IPU_DMFC_RD_CHAN_DMFC_BURS1534":\
    line="B_IPU_DMFC_RD_CHAN_DMFC_WM_EN_0":\
    line="B_IPU_DMFC_RD_CHAN_DMFC_WM_SET_0":\
    line="B_IPU_DMFC_RD_CHAN_DMFC_WM_CLR_0":\
    line="B_IPU_DMFC_RD_CHAN_DMFC_PPW_C":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DMFC_WR_CHAN":\
    line="B_IPU_DMFC_WR_CHAN_DMFC_ST_A1535":\
    line="B_IPU_DMFC_WR_CHAN_DMFC_FIFO1536":\
    line="B_IPU_DMFC_WR_CHAN_DMFC_BURS1537":\
    line="B_IPU_DMFC_WR_CHAN_DMFC_ST_A1538":\
    line="B_IPU_DMFC_WR_CHAN_DMFC_FIFO1539":\
    line="B_IPU_DMFC_WR_CHAN_DMFC_BURS1540":\
    line="B_IPU_DMFC_WR_CHAN_DMFC_ST_A1541":\
    line="B_IPU_DMFC_WR_CHAN_DMFC_FIFO1542":\
    line="B_IPU_DMFC_WR_CHAN_DMFC_BURS1543":\
    line="B_IPU_DMFC_WR_CHAN_DMFC_ST_A1544":\
    line="B_IPU_DMFC_WR_CHAN_DMFC_FIFO1545":\
    line="B_IPU_DMFC_WR_CHAN_DMFC_BURS1546":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DMFC_WR_CHAN_DEF":\
    line="B_IPU_DMFC_WR_CHAN_DEF_DMFC_1547":\
    line="B_IPU_DMFC_WR_CHAN_DEF_DMFC_1548":\
    line="B_IPU_DMFC_WR_CHAN_DEF_DMFC_1549":\
    line="B_IPU_DMFC_WR_CHAN_DEF_DMFC_1550":\
    line="B_IPU_DMFC_WR_CHAN_DEF_DMFC_1551":\
    line="B_IPU_DMFC_WR_CHAN_DEF_DMFC_1552":\
    line="B_IPU_DMFC_WR_CHAN_DEF_DMFC_1553":\
    line="B_IPU_DMFC_WR_CHAN_DEF_DMFC_1554":\
    line="B_IPU_DMFC_WR_CHAN_DEF_DMFC_1555":\
    line="B_IPU_DMFC_WR_CHAN_DEF_DMFC_1556":\
    line="B_IPU_DMFC_WR_CHAN_DEF_DMFC_1557":\
    line="B_IPU_DMFC_WR_CHAN_DEF_DMFC_1558":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DMFC_DP_CHAN":\
    line="B_IPU_DMFC_DP_CHAN_DMFC_ST_A1559":\
    line="B_IPU_DMFC_DP_CHAN_DMFC_FIFO1560":\
    line="B_IPU_DMFC_DP_CHAN_DMFC_BURS1561":\
    line="B_IPU_DMFC_DP_CHAN_DMFC_ST_A1562":\
    line="B_IPU_DMFC_DP_CHAN_DMFC_FIFO1563":\
    line="B_IPU_DMFC_DP_CHAN_DMFC_BURS1564":\
    line="B_IPU_DMFC_DP_CHAN_DMFC_ST_A1565":\
    line="B_IPU_DMFC_DP_CHAN_DMFC_FIFO1566":\
    line="B_IPU_DMFC_DP_CHAN_DMFC_BURS1567":\
    line="B_IPU_DMFC_DP_CHAN_DMFC_ST_A1568":\
    line="B_IPU_DMFC_DP_CHAN_DMFC_FIFO1569":\
    line="B_IPU_DMFC_DP_CHAN_DMFC_BURS1570":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DMFC_DP_CHAN_DEF":\
    line="B_IPU_DMFC_DP_CHAN_DEF_DMFC_1571":\
    line="B_IPU_DMFC_DP_CHAN_DEF_DMFC_1572":\
    line="B_IPU_DMFC_DP_CHAN_DEF_DMFC_1573":\
    line="B_IPU_DMFC_DP_CHAN_DEF_DMFC_1574":\
    line="B_IPU_DMFC_DP_CHAN_DEF_DMFC_1575":\
    line="B_IPU_DMFC_DP_CHAN_DEF_DMFC_1576":\
    line="B_IPU_DMFC_DP_CHAN_DEF_DMFC_1577":\
    line="B_IPU_DMFC_DP_CHAN_DEF_DMFC_1578":\
    line="B_IPU_DMFC_DP_CHAN_DEF_DMFC_1579":\
    line="B_IPU_DMFC_DP_CHAN_DEF_DMFC_1580":\
    line="B_IPU_DMFC_DP_CHAN_DEF_DMFC_1581":\
    line="B_IPU_DMFC_DP_CHAN_DEF_DMFC_1582":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DMFC_GENERAL_1":\
    line="B_IPU_DMFC_GENERAL_1_DMFC_DC1583":\
    line="B_IPU_DMFC_GENERAL_1_DMFC_BU1584":\
    line="B_IPU_DMFC_GENERAL_1_DMFC_WM1585":\
    line="B_IPU_DMFC_GENERAL_1_DMFC_WM1586":\
    line="B_IPU_DMFC_GENERAL_1_DMFC_WM1587":\
    line="B_IPU_DMFC_GENERAL_1_WAIT4EOT_1":\
    line="B_IPU_DMFC_GENERAL_1_WAIT4EOT_2":\
    line="B_IPU_DMFC_GENERAL_1_WAIT4EOT_3":\
    line="B_IPU_DMFC_GENERAL_1_WAIT4EOT_4":\
    line="B_IPU_DMFC_GENERAL_1_WAIT4EOT_5B":\
    line="B_IPU_DMFC_GENERAL_1_WAIT4EOT_5F":\
    line="B_IPU_DMFC_GENERAL_1_WAIT4EOT_6B":\
    line="B_IPU_DMFC_GENERAL_1_WAIT4EOT_6F":\
    line="B_IPU_DMFC_GENERAL_1_WAIT4EOT_9":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DMFC_GENERAL_2":\
    line="B_IPU_DMFC_GENERAL_2_DMFC_FR1588":\
    line="B_IPU_DMFC_GENERAL_2_DMFC_FR1589":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DMFC_IC_CTRL":\
    line="B_IPU_DMFC_IC_CTRL_DMFC_IC_I1590":\
    line="B_IPU_DMFC_IC_CTRL_DMFC_IC_PPW_C":\
    line="B_IPU_DMFC_IC_CTRL_DMFC_IC_F1591":\
    line="B_IPU_DMFC_IC_CTRL_DMFC_IC_F1592":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DMFC_WR_CHAN_ALT":\
    line="B_IPU_DMFC_WR_CHAN_ALT_DMFC_1593":\
    line="B_IPU_DMFC_WR_CHAN_ALT_DMFC_1594":\
    line="B_IPU_DMFC_WR_CHAN_ALT_DMFC_1595":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DMFC_WR_CHAN_DEF_ALT":\
    line="B_IPU_DMFC_WR_CHAN_DEF_ALT_D1596":\
    line="B_IPU_DMFC_WR_CHAN_DEF_ALT_D1597":\
    line="B_IPU_DMFC_WR_CHAN_DEF_ALT_D1598":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DMFC_DP_CHAN_ALT":\
    line="B_IPU_DMFC_DP_CHAN_ALT_DMFC_1599":\
    line="B_IPU_DMFC_DP_CHAN_ALT_DMFC_1600":\
    line="B_IPU_DMFC_DP_CHAN_ALT_DMFC_1601":\
    line="B_IPU_DMFC_DP_CHAN_ALT_DMFC_1602":\
    line="B_IPU_DMFC_DP_CHAN_ALT_DMFC_1603":\
    line="B_IPU_DMFC_DP_CHAN_ALT_DMFC_1604":\
    line="B_IPU_DMFC_DP_CHAN_ALT_DMFC_1605":\
    line="B_IPU_DMFC_DP_CHAN_ALT_DMFC_1606":\
    line="B_IPU_DMFC_DP_CHAN_ALT_DMFC_1607":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DMFC_DP_CHAN_DEF_ALT":\
    line="B_IPU_DMFC_DP_CHAN_DEF_ALT_D1608":\
    line="B_IPU_DMFC_DP_CHAN_DEF_ALT_D1609":\
    line="B_IPU_DMFC_DP_CHAN_DEF_ALT_D1610":\
    line="B_IPU_DMFC_DP_CHAN_DEF_ALT_D1611":\
    line="B_IPU_DMFC_DP_CHAN_DEF_ALT_D1612":\
    line="B_IPU_DMFC_DP_CHAN_DEF_ALT_D1613":\
    line="B_IPU_DMFC_DP_CHAN_DEF_ALT_D1614":\
    line="B_IPU_DMFC_DP_CHAN_DEF_ALT_D1615":\
    line="B_IPU_DMFC_DP_CHAN_DEF_ALT_D1616":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DMFC_GENERAL1_ALT":\
    line="B_IPU_DMFC_GENERAL1_ALT_WAIT1617":\
    line="B_IPU_DMFC_GENERAL1_ALT_WAIT1618":\
    line="B_IPU_DMFC_GENERAL1_ALT_WAIT1619":\
    line="B_IPU_DMFC_GENERAL1_ALT_WAIT1620":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DMFC_STAT":\
    line="B_IPU_DMFC_STAT_DMFC_FIFO_FULL":\
    line="B_IPU_DMFC_STAT_DMFC_FIFO_EMPTY":\
    line="B_IPU_DMFC_STAT_DMFC_IC_BUFF1621":\
    line="B_IPU_DMFC_STAT_DMFC_IC_BUFF1622":\
    line="$$":\
    line="$+":\
    line="=G_IPU_VDI_FSIZE":\
    line="B_IPU_VDI_FSIZE_VDI_FWIDTH":\
    line="B_IPU_VDI_FSIZE_VDI_FHEIGHT":\
    line="$$":\
    line="$+":\
    line="=G_IPU_VDI_C":\
    line="B_IPU_VDI_C_VDI_CH_422":\
    line="B_IPU_VDI_C_VDI_MOT_SEL":\
    line="B_IPU_VDI_C_VDI_BURST_SIZE1":\
    line="B_IPU_VDI_C_VDI_BURST_SIZE2":\
    line="B_IPU_VDI_C_VDI_BURST_SIZE3":\
    line="B_IPU_VDI_C_VDI_VWM1_SET":\
    line="B_IPU_VDI_C_VDI_VWM1_CLR":\
    line="B_IPU_VDI_C_VDI_VWM3_SET":\
    line="B_IPU_VDI_C_VDI_VWM3_CLR":\
    line="$$":\
    line="$+":\
    line="=G_IPU_VDI_C2":\
    line="B_IPU_VDI_C2_VDI_CMB_EN":\
    line="B_IPU_VDI_C2_VDI_KEY_COLOR_EN":\
    line="B_IPU_VDI_C2_VDI_GLB_A_EN":\
    line="B_IPU_VDI_C2_VDI_PLANE_1_EN":\
    line="$$":\
    line="$+":\
    line="=G_IPU_VDI_CMDP_1":\
    line="B_IPU_VDI_CMDP_1_VDI_KEY_COLOR_B":\
    line="B_IPU_VDI_CMDP_1_VDI_KEY_COLOR_G":\
    line="B_IPU_VDI_CMDP_1_VDI_KEY_COLOR_R":\
    line="B_IPU_VDI_CMDP_1_VDI_ALPHA":\
    line="$$":\
    line="$+":\
    line="=G_IPU_VDI_CMDP_2":\
    line="B_IPU_VDI_CMDP_2_VDI_KEY_COLOR_B":\
    line="B_IPU_VDI_CMDP_2_VDI_KEY_COLOR_G":\
    line="B_IPU_VDI_CMDP_2_VDI_KEY_COLOR_R":\
    line="$$":\
    line="$+":\
    line="=G_IPU_VDI_PS_1":\
    line="B_IPU_VDI_PS_1_VDI_FWIDTH1":\
    line="B_IPU_VDI_PS_1_VDI_FHEIGHT1":\
    line="$$":\
    line="$+":\
    line="=G_IPU_VDI_PS_2":\
    line="B_IPU_VDI_PS_2_VDI_OFFSET_HOR1":\
    line="B_IPU_VDI_PS_2_VDI_OFFSET_VER1":\
    line="$$":\
    line="$+":\
    line="=G_IPU_VDI_PS_3":\
    line="B_IPU_VDI_PS_3_VDI_FWIDTH3":\
    line="B_IPU_VDI_PS_3_VDI_FHEIGHT3":\
    line="$$":\
    line="$+":\
    line="=G_IPU_VDI_PS_4":\
    line="B_IPU_VDI_PS_4_VDI_OFFSET_HOR3":\
    line="B_IPU_VDI_PS_4_VDI_OFFSET_VER3":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IDMAC_SUB_ADDR_0":\
    line="B_IPU_IDMAC_SUB_ADDR_0_IDMAC1623":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IDMAC_SUB_ADDR_4":\
    line="B_IPU_IDMAC_SUB_ADDR_4_IDMAC1624":\
    line="B_IPU_IDMAC_SUB_ADDR_4_IDMAC1625":\
    line="B_IPU_IDMAC_SUB_ADDR_4_IDMAC1626":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IDMAC_SUB_ADDR_1":\
    line="B_IPU_IDMAC_SUB_ADDR_1_IDMAC1627":\
    line="B_IPU_IDMAC_SUB_ADDR_1_IDMAC1628":\
    line="B_IPU_IDMAC_SUB_ADDR_1_IDMAC1629":\
    line="B_IPU_IDMAC_SUB_ADDR_1_IDMAC1630":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_COM_CONF_SYNC":\
    line="B_IPU_DP_COM_CONF_SYNC_DP_FG1631":\
    line="B_IPU_DP_COM_CONF_SYNC_DP_GW1632":\
    line="B_IPU_DP_COM_CONF_SYNC_DP_GW1633":\
    line="B_IPU_DP_COM_CONF_SYNC_DP_GW1634":\
    line="B_IPU_DP_COM_CONF_SYNC_DP_CO1635":\
    line="B_IPU_DP_COM_CONF_SYNC_DP_CS1636":\
    line="B_IPU_DP_COM_CONF_SYNC_DP_CS1637":\
    line="B_IPU_DP_COM_CONF_SYNC_DP_CS1638":\
    line="B_IPU_DP_COM_CONF_SYNC_DP_GA1639":\
    line="B_IPU_DP_COM_CONF_SYNC_DP_GA1640":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_GRAPH_WIND_CTRL_SYNC":\
    line="B_IPU_DP_GRAPH_WIND_CTRL_SYN1641":\
    line="B_IPU_DP_GRAPH_WIND_CTRL_SYN1642":\
    line="B_IPU_DP_GRAPH_WIND_CTRL_SYN1643":\
    line="B_IPU_DP_GRAPH_WIND_CTRL_SYN1644":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_FG_POS_SYNC":\
    line="B_IPU_DP_FG_POS_SYNC_DP_FGYP1645":\
    line="B_IPU_DP_FG_POS_SYNC_DP_FGXP1646":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_CUR_POS_SYNC":\
    line="B_IPU_DP_CUR_POS_SYNC_DP_CXW1647":\
    line="B_IPU_DP_CUR_POS_SYNC_DP_CXP1648":\
    line="B_IPU_DP_CUR_POS_SYNC_DP_CYH1649":\
    line="B_IPU_DP_CUR_POS_SYNC_DP_CYP1650":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_CUR_MAP_SYNC":\
    line="B_IPU_DP_CUR_MAP_SYNC_DP_CUR1651":\
    line="B_IPU_DP_CUR_MAP_SYNC_DP_CUR1652":\
    line="B_IPU_DP_CUR_MAP_SYNC_DP_CUR1653":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_GAMMA_C_SYNC_I":\
    line="B_IPU_DP_GAMMA_C_SYNC_I_DP_G1654":\
    line="B_IPU_DP_GAMMA_C_SYNC_I_DP_G1655":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_GAMMA_S_SYNC_I":\
    line="B_IPU_DP_GAMMA_S_SYNC_I_DP_G1656":\
    line="B_IPU_DP_GAMMA_S_SYNC_I_DP_G1657":\
    line="B_IPU_DP_GAMMA_S_SYNC_I_DP_G1658":\
    line="B_IPU_DP_GAMMA_S_SYNC_I_DP_G1659":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_CSCA_SYNC_I":\
    line="B_IPU_DP_CSCA_SYNC_I_DP_CSC_1660":\
    line="B_IPU_DP_CSCA_SYNC_I_DP_CSC_1661":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_SCS_SYNC_0":\
    line="B_IPU_DP_SCS_SYNC_0_DP_CSC_A1662":\
    line="B_IPU_DP_SCS_SYNC_0_DP_CSC_B1663":\
    line="B_IPU_DP_SCS_SYNC_0_DP_CSC_S1664":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_SCS_SYNC_1":\
    line="B_IPU_DP_SCS_SYNC_1_DP_CSC_B1665":\
    line="B_IPU_DP_SCS_SYNC_1_DP_CSC_S1666":\
    line="B_IPU_DP_SCS_SYNC_1_DP_CSC_B1667":\
    line="B_IPU_DP_SCS_SYNC_1_DP_CSC_S1668":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_CUR_POS_ALT":\
    line="B_IPU_DP_CUR_POS_ALT_DP_CXW_1669":\
    line="B_IPU_DP_CUR_POS_ALT_DP_CXP_1670":\
    line="B_IPU_DP_CUR_POS_ALT_DP_CYH_1671":\
    line="B_IPU_DP_CUR_POS_ALT_DP_CYP_1672":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_COM_CONF_ASYNC0":\
    line="B_IPU_DP_COM_CONF_ASYNC0_DP_1673":\
    line="B_IPU_DP_COM_CONF_ASYNC0_DP_1674":\
    line="B_IPU_DP_COM_CONF_ASYNC0_DP_1675":\
    line="B_IPU_DP_COM_CONF_ASYNC0_DP_1676":\
    line="B_IPU_DP_COM_CONF_ASYNC0_DP_1677":\
    line="B_IPU_DP_COM_CONF_ASYNC0_DP_1678":\
    line="B_IPU_DP_COM_CONF_ASYNC0_DP_1679":\
    line="B_IPU_DP_COM_CONF_ASYNC0_DP_1680":\
    line="B_IPU_DP_COM_CONF_ASYNC0_DP_1681":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_GRAPH_WIND_CTRL_ASYNC0":\
    line="B_IPU_DP_GRAPH_WIND_CTRL_ASY1682":\
    line="B_IPU_DP_GRAPH_WIND_CTRL_ASY1683":\
    line="B_IPU_DP_GRAPH_WIND_CTRL_ASY1684":\
    line="B_IPU_DP_GRAPH_WIND_CTRL_ASY1685":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_FG_POS_ASYNC0":\
    line="B_IPU_DP_FG_POS_ASYNC0_DP_FG1686":\
    line="B_IPU_DP_FG_POS_ASYNC0_DP_FG1687":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_CUR_POS_ASYNC0":\
    line="B_IPU_DP_CUR_POS_ASYNC0_DP_C1688":\
    line="B_IPU_DP_CUR_POS_ASYNC0_DP_C1689":\
    line="B_IPU_DP_CUR_POS_ASYNC0_DP_C1690":\
    line="B_IPU_DP_CUR_POS_ASYNC0_DP_C1691":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_CUR_MAP_ASYNC0":\
    line="B_IPU_DP_CUR_MAP_ASYNC0_DP_C1692":\
    line="B_IPU_DP_CUR_MAP_ASYNC0_DP_C1693":\
    line="B_IPU_DP_CUR_MAP_ASYNC0_DP_C1694":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_GAMMA_C_ASYNC0_I":\
    line="B_IPU_DP_GAMMA_C_ASYNC0_I_DP1695":\
    line="B_IPU_DP_GAMMA_C_ASYNC0_I_DP1696":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_GAMMA_S_ASYNC0_I":\
    line="B_IPU_DP_GAMMA_S_ASYNC0_I_DP1697":\
    line="B_IPU_DP_GAMMA_S_ASYNC0_I_DP1698":\
    line="B_IPU_DP_GAMMA_S_ASYNC0_I_DP1699":\
    line="B_IPU_DP_GAMMA_S_ASYNC0_I_DP1700":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_CSCA_ASYNC0_I":\
    line="B_IPU_DP_CSCA_ASYNC0_I_DP_CS1701":\
    line="B_IPU_DP_CSCA_ASYNC0_I_DP_CS1702":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_CSC_ASYNC0_0":\
    line="B_IPU_DP_CSC_ASYNC0_0_DP_CSC1703":\
    line="B_IPU_DP_CSC_ASYNC0_0_DP_CSC1704":\
    line="B_IPU_DP_CSC_ASYNC0_0_DP_CSC1705":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_CSC_ASYNC_1":\
    line="B_IPU_DP_CSC_ASYNC_1_DP_CSC_1706":\
    line="B_IPU_DP_CSC_ASYNC_1_DP_CSC_1707":\
    line="B_IPU_DP_CSC_ASYNC_1_DP_CSC_1708":\
    line="B_IPU_DP_CSC_ASYNC_1_DP_CSC_1709":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_COM_CONF_ASYNC1":\
    line="B_IPU_DP_COM_CONF_ASYNC1_DP_1710":\
    line="B_IPU_DP_COM_CONF_ASYNC1_DP_1711":\
    line="B_IPU_DP_COM_CONF_ASYNC1_DP_1712":\
    line="B_IPU_DP_COM_CONF_ASYNC1_DP_1713":\
    line="B_IPU_DP_COM_CONF_ASYNC1_DP_1714":\
    line="B_IPU_DP_COM_CONF_ASYNC1_DP_1715":\
    line="B_IPU_DP_COM_CONF_ASYNC1_DP_1716":\
    line="B_IPU_DP_COM_CONF_ASYNC1_DP_1717":\
    line="B_IPU_DP_COM_CONF_ASYNC1_DP_1718":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_GRAPH_WIND_CTRL_ASYNC1":\
    line="B_IPU_DP_GRAPH_WIND_CTRL_ASY1719":\
    line="B_IPU_DP_GRAPH_WIND_CTRL_ASY1720":\
    line="B_IPU_DP_GRAPH_WIND_CTRL_ASY1721":\
    line="B_IPU_DP_GRAPH_WIND_CTRL_ASY1722":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_FG_POS_ASYNC1":\
    line="B_IPU_DP_FG_POS_ASYNC1_DP_FG1723":\
    line="B_IPU_DP_FG_POS_ASYNC1_DP_FG1724":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_CUR_POS_ASYNC1":\
    line="B_IPU_DP_CUR_POS_ASYNC1_DP_C1725":\
    line="B_IPU_DP_CUR_POS_ASYNC1_DP_C1726":\
    line="B_IPU_DP_CUR_POS_ASYNC1_DP_C1727":\
    line="B_IPU_DP_CUR_POS_ASYNC1_DP_C1728":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_CUR_MAP_ASYNC1":\
    line="B_IPU_DP_CUR_MAP_ASYNC1_DP_C1729":\
    line="B_IPU_DP_CUR_MAP_ASYNC1_DP_C1730":\
    line="B_IPU_DP_CUR_MAP_ASYNC1_DP_C1731":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_GAMMA_C_ASYNC1_I":\
    line="B_IPU_DP_GAMMA_C_ASYNC1_I_DP1732":\
    line="B_IPU_DP_GAMMA_C_ASYNC1_I_DP1733":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_GAMMA_S_ASYN1_I":\
    line="B_IPU_DP_GAMMA_S_ASYN1_I_DP_1734":\
    line="B_IPU_DP_GAMMA_S_ASYN1_I_DP_1735":\
    line="B_IPU_DP_GAMMA_S_ASYN1_I_DP_1736":\
    line="B_IPU_DP_GAMMA_S_ASYN1_I_DP_1737":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_CSCA_ASYNC1_I":\
    line="B_IPU_DP_CSCA_ASYNC1_I_DP_CS1738":\
    line="B_IPU_DP_CSCA_ASYNC1_I_DP_CS1739":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_CSC_ASYNC1_0":\
    line="B_IPU_DP_CSC_ASYNC1_0_DP_CSC1740":\
    line="B_IPU_DP_CSC_ASYNC1_0_DP_CSC1741":\
    line="B_IPU_DP_CSC_ASYNC1_0_DP_CSC1742":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_CSC_ASYNC1_1":\
    line="B_IPU_DP_CSC_ASYNC1_1_DP_CSC1743":\
    line="B_IPU_DP_CSC_ASYNC1_1_DP_CSC1744":\
    line="B_IPU_DP_CSC_ASYNC1_1_DP_CSC1745":\
    line="B_IPU_DP_CSC_ASYNC1_1_DP_CSC1746":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IDMAC_BNDM_EN_2":\
    line="B_IPU_IDMAC_BNDM_EN_2_IDMAC_1747":\
    line="B_IPU_IDMAC_BNDM_EN_2_IDMAC_1748":\
    line="B_IPU_IDMAC_BNDM_EN_2_IDMAC_1749":\
    line="B_IPU_IDMAC_BNDM_EN_2_IDMAC_1750":\
    line="B_IPU_IDMAC_BNDM_EN_2_IDMAC_1751":\
    line="B_IPU_IDMAC_BNDM_EN_2_IDMAC_1752":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IDMAC_SC_CORD":\
    line="B_IPU_IDMAC_SC_CORD_SY0":\
    line="B_IPU_IDMAC_SC_CORD_SX0":\
    line="$$":\
  }\
  :ARM_config={}\
}
