# do breg_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/gastd/intelFPGA_lite/18.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/gastd/sandbox/vhdl/trabalho_breg/breg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:18:27 on Jun 06,2018
# vcom -reportprogress 300 -93 -work work /home/gastd/sandbox/vhdl/trabalho_breg/breg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity breg
# -- Compiling architecture arch of breg
# End time: 18:18:27 on Jun 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/gastd/sandbox/vhdl/trabalho_breg/simulation/modelsim/breg_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:18:27 on Jun 06,2018
# vcom -reportprogress 300 -93 -work work /home/gastd/sandbox/vhdl/trabalho_breg/simulation/modelsim/breg_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity breg_tb
# -- Compiling architecture breg_arch of breg_tb
# End time: 18:18:27 on Jun 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  breg_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" breg_tb 
# Start time: 18:18:27 on Jun 06,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.breg_tb(breg_arch)
# Loading work.breg(arch)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10 ns
# 
# stdin: <EOF>
force -freeze sim:/breg_tb/clk 1 0, 0 {50 ps} -r 100
restart -f
force -freeze sim:/breg_tb/clk 1 0, 0 {50 ps} -r 100
run
# End time: 18:21:35 on Jun 06,2018, Elapsed time: 0:03:08
# Errors: 0, Warnings: 0
