
---------- Begin Simulation Statistics ----------
final_tick                                   46500500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  50922                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707860                       # Number of bytes of host memory used
host_op_rate                                    58760                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.17                       # Real time elapsed on the host
host_tick_rate                              266566946                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                        8876                       # Number of instructions simulated
sim_ops                                         10249                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000047                       # Number of seconds simulated
sim_ticks                                    46500500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             24.619086                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                     614                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 2494                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               575                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              1957                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 18                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             151                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              133                       # Number of indirect misses.
system.cpu.branchPred.lookups                    3064                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     270                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           64                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                        8876                       # Number of instructions committed
system.cpu.committedOps                         10249                       # Number of ops (including micro ops) committed
system.cpu.cpi                              10.477805                       # CPI: cycles per instruction
system.cpu.discardedOps                          1849                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions               9663                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions              2173                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             1388                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           75020                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.095440                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                            93001                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                    7092     69.20%     69.20% # Class of committed instruction
system.cpu.op_class_0::IntMult                     45      0.44%     69.64% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               21      0.20%     69.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.84% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.84% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.84% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.84% # Class of committed instruction
system.cpu.op_class_0::MemRead                   1460     14.25%     84.09% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  1631     15.91%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    10249                       # Class of committed instruction
system.cpu.tickCycles                           17981                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           607                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests           56                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          670                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     46500500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                528                       # Transaction distribution
system.membus.trans_dist::ReadExReq                79                       # Transaction distribution
system.membus.trans_dist::ReadExResp               79                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           528                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1214                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1214                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        38848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   38848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               607                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     607    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 607                       # Request fanout histogram
system.membus.respLayer1.occupancy            3244000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy              711500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.5                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED     46500500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               555                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           28                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               5                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               79                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              79                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           428                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          127                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          884                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          420                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1304                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        29184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        13376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  42560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              634                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.039432                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.194775                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    609     96.06%     96.06% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     25      3.94%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                634                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             366000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            309998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            642499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED     46500500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                    9                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   15                       # number of demand (read+write) hits
system.l2.demand_hits::total                       24                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   9                       # number of overall hits
system.l2.overall_hits::.cpu.data                  15                       # number of overall hits
system.l2.overall_hits::total                      24                       # number of overall hits
system.l2.demand_misses::.cpu.inst                419                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                191                       # number of demand (read+write) misses
system.l2.demand_misses::total                    610                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               419                       # number of overall misses
system.l2.overall_misses::.cpu.data               191                       # number of overall misses
system.l2.overall_misses::total                   610                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     31521000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     16400000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         47921000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     31521000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     16400000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        47921000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              428                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              206                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  634                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             428                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             206                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 634                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.978972                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.927184                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.962145                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.978972                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.927184                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.962145                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75229.116945                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85863.874346                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78559.016393                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75229.116945                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85863.874346                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78559.016393                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           418                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           189                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               607                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          418                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          189                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              607                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     27272000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     14375500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     41647500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     27272000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     14375500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     41647500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.976636                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.917476                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.957413                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.976636                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.917476                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.957413                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65244.019139                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76060.846561                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68612.026359                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65244.019139                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76060.846561                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68612.026359                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks            3                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                3                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks            3                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            3                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           25                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               25                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           25                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           25                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data              79                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  79                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      6604500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       6604500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            79                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                79                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83601.265823                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83601.265823                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           79                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             79                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      5814500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      5814500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73601.265823                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73601.265823                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              9                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  9                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          419                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              419                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     31521000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     31521000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          428                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            428                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.978972                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.978972                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75229.116945                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75229.116945                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          418                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          418                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     27272000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     27272000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.976636                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.976636                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65244.019139                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65244.019139                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            15                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                15                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          112                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             112                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      9795500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9795500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          127                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           127                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.881890                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.881890                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87459.821429                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87459.821429                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          110                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          110                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8561000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8561000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.866142                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.866142                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77827.272727                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77827.272727                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED     46500500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   308.616935                       # Cycle average of tags in use
system.l2.tags.total_refs                         662                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       607                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.090610                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       206.128175                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       102.488760                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.003145                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001564                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.004709                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           607                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          129                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          478                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.009262                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      5927                       # Number of tag accesses
system.l2.tags.data_accesses                     5927                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     46500500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          26752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          12096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              38848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        26752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         26752                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             418                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             189                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 607                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         575305642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         260126235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             835431877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    575305642                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        575305642                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        575305642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        260126235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            835431877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       418.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       189.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000551500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1214                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         607                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       607                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                59                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                61                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                51                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                56                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               52                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               89                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      5347250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3035000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                16728500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8809.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27559.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      454                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   607                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          143                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    259.580420                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   177.210415                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   255.974785                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           41     28.67%     28.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           47     32.87%     61.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           26     18.18%     79.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            8      5.59%     85.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      4.90%     90.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            2      1.40%     91.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      2.10%     93.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.70%     94.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            8      5.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          143                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  38848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   38848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       835.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    835.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      46421000                       # Total gap between requests
system.mem_ctrls.avgGap                      76476.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        26752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        12096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 575305641.874818563461                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 260126235.201772034168                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          418                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          189                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     10146250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      6582250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24273.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34826.72                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    74.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               585480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               296010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2299080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         20495490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy           597120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           27346380                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        588.087870                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      1374500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      1300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     43826000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               506940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               246675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2034900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         20950920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy           213600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           27026235                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        581.203105                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE       404000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      1300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     44796500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON        46500500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     46500500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         3233                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3233                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3233                       # number of overall hits
system.cpu.icache.overall_hits::total            3233                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          428                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            428                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          428                       # number of overall misses
system.cpu.icache.overall_misses::total           428                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     32695000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     32695000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     32695000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     32695000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         3661                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         3661                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         3661                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         3661                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.116908                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.116908                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.116908                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.116908                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76390.186916                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76390.186916                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76390.186916                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76390.186916                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           28                       # number of writebacks
system.cpu.icache.writebacks::total                28                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          428                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          428                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          428                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          428                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     32267000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32267000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     32267000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32267000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.116908                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.116908                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.116908                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.116908                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75390.186916                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75390.186916                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75390.186916                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75390.186916                       # average overall mshr miss latency
system.cpu.icache.replacements                     28                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3233                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3233                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          428                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           428                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     32695000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     32695000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         3661                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         3661                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.116908                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.116908                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76390.186916                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76390.186916                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          428                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          428                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     32267000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32267000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.116908                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.116908                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75390.186916                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75390.186916                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     46500500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           202.139282                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                3661                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               428                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.553738                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   202.139282                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.197402                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.197402                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          400                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          311                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.390625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              7750                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             7750                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     46500500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     46500500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     46500500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         2974                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             2974                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         2997                       # number of overall hits
system.cpu.dcache.overall_hits::total            2997                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          251                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            251                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          271                       # number of overall misses
system.cpu.dcache.overall_misses::total           271                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     20346000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     20346000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     20346000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     20346000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         3225                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         3225                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         3268                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         3268                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.077829                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.077829                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.082925                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.082925                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 81059.760956                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81059.760956                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75077.490775                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75077.490775                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.dcache.writebacks::total                 3                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           60                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           60                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           60                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           60                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          191                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          191                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          205                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          205                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     15652000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     15652000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     16809000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     16809000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.059225                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059225                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.062729                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.062729                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 81947.643979                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81947.643979                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 81995.121951                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81995.121951                       # average overall mshr miss latency
system.cpu.dcache.replacements                      8                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1523                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1523                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          119                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           119                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      9556000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      9556000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1642                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1642                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.072473                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.072473                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 80302.521008                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80302.521008                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          112                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          112                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8927500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8927500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.068210                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.068210                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 79709.821429                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79709.821429                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1451                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1451                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          132                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          132                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     10790000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     10790000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1583                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1583                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.083386                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.083386                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81742.424242                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81742.424242                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           53                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           53                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           79                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           79                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      6724500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6724500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049905                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049905                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 85120.253165                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85120.253165                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           23                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            23                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           20                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           20                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           43                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           43                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.465116                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.465116                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           14                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           14                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1157000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1157000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.325581                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.325581                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 82642.857143                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 82642.857143                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           19                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           19                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        74500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        74500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.050000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.050000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        74500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        74500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        73500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        73500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.050000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.050000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        73500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        73500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     46500500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           108.074571                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                3242                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               206                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.737864                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   108.074571                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.105542                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.105542                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          198                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          154                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.193359                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              6822                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             6822                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     46500500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     46500500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
