
build/debug/TPU_Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008148  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  080083e0  080083e0  000093e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800847c  0800847c  0000a010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800847c  0800847c  0000947c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008484  08008484  0000a010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008484  08008484  00009484  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008488  08008488  00009488  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  0800848c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a28  20000010  0800849c  0000a010  2**2
                  ALLOC
 10 ._user_heap_stack 00008000  20000a38  0800849c  0000aa38  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000a010  2**0
                  CONTENTS, READONLY
 12 .comment      00000039  00000000  00000000  0000a03e  2**0
                  CONTENTS, READONLY
 13 .debug_info   00031cb6  00000000  00000000  0000a077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000048f2  00000000  00000000  0003bd2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 00018c0d  00000000  00000000  0004061f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001fe8  00000000  00000000  00059230  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001940  00000000  00000000  0005b218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00025c87  00000000  00000000  0005cb58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0000b918  00000000  00000000  000827df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000055a4  00000000  00000000  0008e0f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000183  00000000  00000000  0009369c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__aeabi_uldivmod>:
 8000298:	b953      	cbnz	r3, 80002b0 <__aeabi_uldivmod+0x18>
 800029a:	b94a      	cbnz	r2, 80002b0 <__aeabi_uldivmod+0x18>
 800029c:	2900      	cmp	r1, #0
 800029e:	bf08      	it	eq
 80002a0:	2800      	cmpeq	r0, #0
 80002a2:	bf1c      	itt	ne
 80002a4:	f04f 31ff 	movne.w	r1, #4294967295
 80002a8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ac:	f000 b80c 	b.w	80002c8 <__aeabi_idiv0>
 80002b0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002b4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b8:	f007 ff0a 	bl	80080d0 <__udivmoddi4>
 80002bc:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002c4:	b004      	add	sp, #16
 80002c6:	4770      	bx	lr

080002c8 <__aeabi_idiv0>:
 80002c8:	4770      	bx	lr
 80002ca:	bf00      	nop

080002cc <__do_global_dtors_aux>:
 80002cc:	b510      	push	{r4, lr}
 80002ce:	4c05      	ldr	r4, [pc, #20]	@ (80002e4 <__do_global_dtors_aux+0x18>)
 80002d0:	7823      	ldrb	r3, [r4, #0]
 80002d2:	b933      	cbnz	r3, 80002e2 <__do_global_dtors_aux+0x16>
 80002d4:	4b04      	ldr	r3, [pc, #16]	@ (80002e8 <__do_global_dtors_aux+0x1c>)
 80002d6:	b113      	cbz	r3, 80002de <__do_global_dtors_aux+0x12>
 80002d8:	4804      	ldr	r0, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x20>)
 80002da:	f3af 8000 	nop.w
 80002de:	2301      	movs	r3, #1
 80002e0:	7023      	strb	r3, [r4, #0]
 80002e2:	bd10      	pop	{r4, pc}
 80002e4:	20000010 	.word	0x20000010
 80002e8:	00000000 	.word	0x00000000
 80002ec:	080083c8 	.word	0x080083c8

080002f0 <frame_dummy>:
 80002f0:	b508      	push	{r3, lr}
 80002f2:	4b03      	ldr	r3, [pc, #12]	@ (8000300 <frame_dummy+0x10>)
 80002f4:	b11b      	cbz	r3, 80002fe <frame_dummy+0xe>
 80002f6:	4903      	ldr	r1, [pc, #12]	@ (8000304 <frame_dummy+0x14>)
 80002f8:	4803      	ldr	r0, [pc, #12]	@ (8000308 <frame_dummy+0x18>)
 80002fa:	f3af 8000 	nop.w
 80002fe:	bd08      	pop	{r3, pc}
 8000300:	00000000 	.word	0x00000000
 8000304:	20000014 	.word	0x20000014
 8000308:	080083c8 	.word	0x080083c8

0800030c <Athena_Init>:
extern void HAL_Delay(uint32_t Delay);
/* Forward Declaration End */

Athena_LED_PinConfig led_config;

void Athena_Init(Athena_LED_PinConfig* config) {
 800030c:	b410      	push	{r4}
    led_config = *config;
 800030e:	4c06      	ldr	r4, [pc, #24]	@ (8000328 <Athena_Init+0x1c>)
 8000310:	4684      	mov	ip, r0
 8000312:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8000316:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000318:	e89c 0003 	ldmia.w	ip, {r0, r1}
 800031c:	e884 0003 	stmia.w	r4, {r0, r1}
}
 8000320:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000324:	4770      	bx	lr
 8000326:	bf00      	nop
 8000328:	2000002c 	.word	0x2000002c

0800032c <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 800032c:	b530      	push	{r4, r5, lr}
 800032e:	b085      	sub	sp, #20
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000330:	2400      	movs	r4, #0
 8000332:	9400      	str	r4, [sp, #0]
 8000334:	9401      	str	r4, [sp, #4]
 8000336:	9402      	str	r4, [sp, #8]
 8000338:	9403      	str	r4, [sp, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800033a:	f000 fc27 	bl	8000b8c <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800033e:	2301      	movs	r3, #1
 8000340:	f88d 3000 	strb.w	r3, [sp]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000344:	f88d 4001 	strb.w	r4, [sp, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000348:	9401      	str	r4, [sp, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800034a:	221f      	movs	r2, #31
 800034c:	f88d 2008 	strb.w	r2, [sp, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000350:	2287      	movs	r2, #135	@ 0x87
 8000352:	f88d 2009 	strb.w	r2, [sp, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000356:	f88d 400a 	strb.w	r4, [sp, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800035a:	f88d 400b 	strb.w	r4, [sp, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800035e:	f88d 300c 	strb.w	r3, [sp, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000362:	f88d 300d 	strb.w	r3, [sp, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000366:	f88d 400e 	strb.w	r4, [sp, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800036a:	f88d 400f 	strb.w	r4, [sp, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800036e:	4668      	mov	r0, sp
 8000370:	f000 fc2a 	bl	8000bc8 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000374:	2004      	movs	r0, #4
 8000376:	f000 fc17 	bl	8000ba8 <HAL_MPU_Enable>

}
 800037a:	b005      	add	sp, #20
 800037c:	bd30      	pop	{r4, r5, pc}
	...

08000380 <MX_GPIO_Init>:
{
 8000380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000384:	b08d      	sub	sp, #52	@ 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000386:	ad07      	add	r5, sp, #28
 8000388:	2400      	movs	r4, #0
 800038a:	9407      	str	r4, [sp, #28]
 800038c:	9408      	str	r4, [sp, #32]
 800038e:	9409      	str	r4, [sp, #36]	@ 0x24
 8000390:	940a      	str	r4, [sp, #40]	@ 0x28
 8000392:	940b      	str	r4, [sp, #44]	@ 0x2c
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000394:	4b62      	ldr	r3, [pc, #392]	@ (8000520 <MX_GPIO_Init+0x1a0>)
 8000396:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800039a:	f042 0210 	orr.w	r2, r2, #16
 800039e:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80003a2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80003a6:	f002 0210 	and.w	r2, r2, #16
 80003aa:	9201      	str	r2, [sp, #4]
 80003ac:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003ae:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80003b2:	f042 0204 	orr.w	r2, r2, #4
 80003b6:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80003ba:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80003be:	f002 0204 	and.w	r2, r2, #4
 80003c2:	9202      	str	r2, [sp, #8]
 80003c4:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80003c6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80003ca:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80003ce:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80003d2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80003d6:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 80003da:	9203      	str	r2, [sp, #12]
 80003dc:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003de:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80003e2:	f042 0201 	orr.w	r2, r2, #1
 80003e6:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80003ea:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80003ee:	f002 0201 	and.w	r2, r2, #1
 80003f2:	9204      	str	r2, [sp, #16]
 80003f4:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003f6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80003fa:	f042 0202 	orr.w	r2, r2, #2
 80003fe:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000402:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000406:	f002 0202 	and.w	r2, r2, #2
 800040a:	9205      	str	r2, [sp, #20]
 800040c:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800040e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000412:	f042 0208 	orr.w	r2, r2, #8
 8000416:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800041a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800041e:	f003 0308 	and.w	r3, r3, #8
 8000422:	9306      	str	r3, [sp, #24]
 8000424:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOA, RF_RESET_Pin|RF_DIO4_Pin|RF_DIO5_Pin|RF_CS_Pin, GPIO_PIN_RESET);
 8000426:	f8df b100 	ldr.w	fp, [pc, #256]	@ 8000528 <MX_GPIO_Init+0x1a8>
 800042a:	4622      	mov	r2, r4
 800042c:	211d      	movs	r1, #29
 800042e:	4658      	mov	r0, fp
 8000430:	f000 ff3a 	bl	80012a8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, RF_DIO3_Pin|RF_DIO2_Pin, GPIO_PIN_RESET);
 8000434:	f8df a0f4 	ldr.w	sl, [pc, #244]	@ 800052c <MX_GPIO_Init+0x1ac>
 8000438:	4622      	mov	r2, r4
 800043a:	2130      	movs	r1, #48	@ 0x30
 800043c:	4650      	mov	r0, sl
 800043e:	f000 ff33 	bl	80012a8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, RF_DIO1_Pin|RF_DIO0_Pin|TPU_CAN_S_Pin|GPS_RESET_Pin, GPIO_PIN_RESET);
 8000442:	4f38      	ldr	r7, [pc, #224]	@ (8000524 <MX_GPIO_Init+0x1a4>)
 8000444:	4622      	mov	r2, r4
 8000446:	f244 0143 	movw	r1, #16451	@ 0x4043
 800044a:	4638      	mov	r0, r7
 800044c:	f000 ff2c 	bl	80012a8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(BT_RESET_GPIO_Port, BT_RESET_Pin, GPIO_PIN_RESET);
 8000450:	f8df 90dc 	ldr.w	r9, [pc, #220]	@ 8000530 <MX_GPIO_Init+0x1b0>
 8000454:	4622      	mov	r2, r4
 8000456:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800045a:	4648      	mov	r0, r9
 800045c:	f000 ff24 	bl	80012a8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(TPU_R_GPIO_Port, TPU_R_Pin, GPIO_PIN_SET);
 8000460:	2201      	movs	r2, #1
 8000462:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000466:	4638      	mov	r0, r7
 8000468:	f000 ff1e 	bl	80012a8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, TPU_G_Pin|TPU_B_Pin, GPIO_PIN_SET);
 800046c:	f8df 80c4 	ldr.w	r8, [pc, #196]	@ 8000534 <MX_GPIO_Init+0x1b4>
 8000470:	2201      	movs	r2, #1
 8000472:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8000476:	4640      	mov	r0, r8
 8000478:	f000 ff16 	bl	80012a8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, SD_CD_Pin|GPS_SEL_Pin|GPS_SAFEBOOT_Pin|GPS_LNA_EN_Pin
 800047c:	4622      	mov	r2, r4
 800047e:	21ba      	movs	r1, #186	@ 0xba
 8000480:	4640      	mov	r0, r8
 8000482:	f000 ff11 	bl	80012a8 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = RF_RESET_Pin|RF_DIO4_Pin|RF_DIO5_Pin|RF_CS_Pin;
 8000486:	231d      	movs	r3, #29
 8000488:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800048a:	2601      	movs	r6, #1
 800048c:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800048e:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000490:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000492:	4629      	mov	r1, r5
 8000494:	4658      	mov	r0, fp
 8000496:	f000 fdf7 	bl	8001088 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = RF_DIO3_Pin|RF_DIO2_Pin;
 800049a:	2330      	movs	r3, #48	@ 0x30
 800049c:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800049e:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004a0:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004a2:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80004a4:	4629      	mov	r1, r5
 80004a6:	4650      	mov	r0, sl
 80004a8:	f000 fdee 	bl	8001088 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = RF_DIO1_Pin|RF_DIO0_Pin|TPU_CAN_S_Pin|TPU_R_Pin
 80004ac:	f24c 0343 	movw	r3, #49219	@ 0xc043
 80004b0:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004b2:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004b4:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004b6:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004b8:	4629      	mov	r1, r5
 80004ba:	4638      	mov	r0, r7
 80004bc:	f000 fde4 	bl	8001088 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = BT_RESET_Pin;
 80004c0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80004c4:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004c6:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004c8:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004ca:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(BT_RESET_GPIO_Port, &GPIO_InitStruct);
 80004cc:	4629      	mov	r1, r5
 80004ce:	4648      	mov	r0, r9
 80004d0:	f000 fdda 	bl	8001088 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = TPU_SELECT_Pin;
 80004d4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80004d8:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004da:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004dc:	9409      	str	r4, [sp, #36]	@ 0x24
  HAL_GPIO_Init(TPU_SELECT_GPIO_Port, &GPIO_InitStruct);
 80004de:	4629      	mov	r1, r5
 80004e0:	4648      	mov	r0, r9
 80004e2:	f000 fdd1 	bl	8001088 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = TPU_G_Pin|TPU_B_Pin|SD_CD_Pin|GPS_SEL_Pin
 80004e6:	f240 33ba 	movw	r3, #954	@ 0x3ba
 80004ea:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004ec:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004ee:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004f0:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80004f2:	4629      	mov	r1, r5
 80004f4:	4640      	mov	r0, r8
 80004f6:	f000 fdc7 	bl	8001088 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPS_EXTINT_Pin;
 80004fa:	2320      	movs	r3, #32
 80004fc:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80004fe:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000502:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000504:	9409      	str	r4, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPS_EXTINT_GPIO_Port, &GPIO_InitStruct);
 8000506:	4629      	mov	r1, r5
 8000508:	4638      	mov	r0, r7
 800050a:	f000 fdbd 	bl	8001088 <HAL_GPIO_Init>
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA0, SYSCFG_SWITCH_PA0_CLOSE);
 800050e:	4621      	mov	r1, r4
 8000510:	f04f 7080 	mov.w	r0, #16777216	@ 0x1000000
 8000514:	f000 fac8 	bl	8000aa8 <HAL_SYSCFG_AnalogSwitchConfig>
}
 8000518:	b00d      	add	sp, #52	@ 0x34
 800051a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800051e:	bf00      	nop
 8000520:	58024400 	.word	0x58024400
 8000524:	58020400 	.word	0x58020400
 8000528:	58020000 	.word	0x58020000
 800052c:	58020800 	.word	0x58020800
 8000530:	58021000 	.word	0x58021000
 8000534:	58020c00 	.word	0x58020c00

08000538 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000538:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800053a:	e7fe      	b.n	800053a <Error_Handler+0x2>

0800053c <MX_QUADSPI_Init>:
{
 800053c:	b508      	push	{r3, lr}
  hqspi.Instance = QUADSPI;
 800053e:	480a      	ldr	r0, [pc, #40]	@ (8000568 <MX_QUADSPI_Init+0x2c>)
 8000540:	4b0a      	ldr	r3, [pc, #40]	@ (800056c <MX_QUADSPI_Init+0x30>)
 8000542:	6003      	str	r3, [r0, #0]
  hqspi.Init.ClockPrescaler = 255;
 8000544:	23ff      	movs	r3, #255	@ 0xff
 8000546:	6043      	str	r3, [r0, #4]
  hqspi.Init.FifoThreshold = 1;
 8000548:	2201      	movs	r2, #1
 800054a:	6082      	str	r2, [r0, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 800054c:	2300      	movs	r3, #0
 800054e:	60c3      	str	r3, [r0, #12]
  hqspi.Init.FlashSize = 1;
 8000550:	6102      	str	r2, [r0, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8000552:	6143      	str	r3, [r0, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000554:	6183      	str	r3, [r0, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8000556:	61c3      	str	r3, [r0, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8000558:	6203      	str	r3, [r0, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 800055a:	f001 ff8d 	bl	8002478 <HAL_QSPI_Init>
 800055e:	b900      	cbnz	r0, 8000562 <MX_QUADSPI_Init+0x26>
}
 8000560:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000562:	f7ff ffe9 	bl	8000538 <Error_Handler>
 8000566:	bf00      	nop
 8000568:	20000460 	.word	0x20000460
 800056c:	52005000 	.word	0x52005000

08000570 <MX_SPI1_Init>:
{
 8000570:	b508      	push	{r3, lr}
  hspi1.Instance = SPI1;
 8000572:	4813      	ldr	r0, [pc, #76]	@ (80005c0 <MX_SPI1_Init+0x50>)
 8000574:	4b13      	ldr	r3, [pc, #76]	@ (80005c4 <MX_SPI1_Init+0x54>)
 8000576:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000578:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800057c:	6043      	str	r3, [r0, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800057e:	2300      	movs	r3, #0
 8000580:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8000582:	2203      	movs	r2, #3
 8000584:	60c2      	str	r2, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000586:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000588:	6143      	str	r3, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800058a:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800058e:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000590:	61c3      	str	r3, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000592:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000594:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000596:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8000598:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800059a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800059e:	6342      	str	r2, [r0, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80005a0:	6383      	str	r3, [r0, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80005a2:	63c3      	str	r3, [r0, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80005a4:	6403      	str	r3, [r0, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80005a6:	6443      	str	r3, [r0, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80005a8:	6483      	str	r3, [r0, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80005aa:	64c3      	str	r3, [r0, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80005ac:	6503      	str	r3, [r0, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80005ae:	6543      	str	r3, [r0, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80005b0:	6583      	str	r3, [r0, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80005b2:	f004 ff97 	bl	80054e4 <HAL_SPI_Init>
 80005b6:	b900      	cbnz	r0, 80005ba <MX_SPI1_Init+0x4a>
}
 80005b8:	bd08      	pop	{r3, pc}
    Error_Handler();
 80005ba:	f7ff ffbd 	bl	8000538 <Error_Handler>
 80005be:	bf00      	nop
 80005c0:	2000035c 	.word	0x2000035c
 80005c4:	40013000 	.word	0x40013000

080005c8 <MX_SPI3_Init>:
{
 80005c8:	b508      	push	{r3, lr}
  hspi3.Instance = SPI3;
 80005ca:	4813      	ldr	r0, [pc, #76]	@ (8000618 <MX_SPI3_Init+0x50>)
 80005cc:	4b13      	ldr	r3, [pc, #76]	@ (800061c <MX_SPI3_Init+0x54>)
 80005ce:	6003      	str	r3, [r0, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80005d0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80005d4:	6043      	str	r3, [r0, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80005d6:	2300      	movs	r3, #0
 80005d8:	6083      	str	r3, [r0, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 80005da:	2203      	movs	r2, #3
 80005dc:	60c2      	str	r2, [r0, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80005de:	6103      	str	r3, [r0, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80005e0:	6143      	str	r3, [r0, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80005e2:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80005e6:	6182      	str	r2, [r0, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80005e8:	61c3      	str	r3, [r0, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80005ea:	6203      	str	r3, [r0, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80005ec:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80005ee:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 80005f0:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80005f2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80005f6:	6342      	str	r2, [r0, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80005f8:	6383      	str	r3, [r0, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80005fa:	63c3      	str	r3, [r0, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80005fc:	6403      	str	r3, [r0, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80005fe:	6443      	str	r3, [r0, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000600:	6483      	str	r3, [r0, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000602:	64c3      	str	r3, [r0, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000604:	6503      	str	r3, [r0, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000606:	6543      	str	r3, [r0, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000608:	6583      	str	r3, [r0, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800060a:	f004 ff6b 	bl	80054e4 <HAL_SPI_Init>
 800060e:	b900      	cbnz	r0, 8000612 <MX_SPI3_Init+0x4a>
}
 8000610:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000612:	f7ff ff91 	bl	8000538 <Error_Handler>
 8000616:	bf00      	nop
 8000618:	200002d4 	.word	0x200002d4
 800061c:	40003c00 	.word	0x40003c00

08000620 <MX_SPI4_Init>:
{
 8000620:	b508      	push	{r3, lr}
  hspi4.Instance = SPI4;
 8000622:	4810      	ldr	r0, [pc, #64]	@ (8000664 <MX_SPI4_Init+0x44>)
 8000624:	4b10      	ldr	r3, [pc, #64]	@ (8000668 <MX_SPI4_Init+0x48>)
 8000626:	6003      	str	r3, [r0, #0]
  hspi4.Init.Mode = SPI_MODE_SLAVE;
 8000628:	2300      	movs	r3, #0
 800062a:	6043      	str	r3, [r0, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 800062c:	6083      	str	r3, [r0, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_4BIT;
 800062e:	2203      	movs	r2, #3
 8000630:	60c2      	str	r2, [r0, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000632:	6103      	str	r3, [r0, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000634:	6143      	str	r3, [r0, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8000636:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800063a:	6182      	str	r2, [r0, #24]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800063c:	6203      	str	r3, [r0, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 800063e:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000640:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 8000642:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000644:	6343      	str	r3, [r0, #52]	@ 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000646:	6383      	str	r3, [r0, #56]	@ 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000648:	63c3      	str	r3, [r0, #60]	@ 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800064a:	6403      	str	r3, [r0, #64]	@ 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800064c:	6443      	str	r3, [r0, #68]	@ 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800064e:	6483      	str	r3, [r0, #72]	@ 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000650:	64c3      	str	r3, [r0, #76]	@ 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000652:	6503      	str	r3, [r0, #80]	@ 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000654:	6543      	str	r3, [r0, #84]	@ 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000656:	6583      	str	r3, [r0, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8000658:	f004 ff44 	bl	80054e4 <HAL_SPI_Init>
 800065c:	b900      	cbnz	r0, 8000660 <MX_SPI4_Init+0x40>
}
 800065e:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000660:	f7ff ff6a 	bl	8000538 <Error_Handler>
 8000664:	2000024c 	.word	0x2000024c
 8000668:	40013400 	.word	0x40013400

0800066c <MX_UART7_Init>:
{
 800066c:	b508      	push	{r3, lr}
  huart7.Instance = UART7;
 800066e:	4815      	ldr	r0, [pc, #84]	@ (80006c4 <MX_UART7_Init+0x58>)
 8000670:	4b15      	ldr	r3, [pc, #84]	@ (80006c8 <MX_UART7_Init+0x5c>)
 8000672:	6003      	str	r3, [r0, #0]
  huart7.Init.BaudRate = 115200;
 8000674:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8000678:	6043      	str	r3, [r0, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 800067a:	2300      	movs	r3, #0
 800067c:	6083      	str	r3, [r0, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 800067e:	60c3      	str	r3, [r0, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 8000680:	6103      	str	r3, [r0, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8000682:	220c      	movs	r2, #12
 8000684:	6142      	str	r2, [r0, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000686:	6183      	str	r3, [r0, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8000688:	61c3      	str	r3, [r0, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800068a:	6203      	str	r3, [r0, #32]
  huart7.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800068c:	6243      	str	r3, [r0, #36]	@ 0x24
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800068e:	6283      	str	r3, [r0, #40]	@ 0x28
  if (HAL_UART_Init(&huart7) != HAL_OK)
 8000690:	f005 fe37 	bl	8006302 <HAL_UART_Init>
 8000694:	b970      	cbnz	r0, 80006b4 <MX_UART7_Init+0x48>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart7, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000696:	2100      	movs	r1, #0
 8000698:	480a      	ldr	r0, [pc, #40]	@ (80006c4 <MX_UART7_Init+0x58>)
 800069a:	f005 fef2 	bl	8006482 <HAL_UARTEx_SetTxFifoThreshold>
 800069e:	b958      	cbnz	r0, 80006b8 <MX_UART7_Init+0x4c>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart7, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80006a0:	2100      	movs	r1, #0
 80006a2:	4808      	ldr	r0, [pc, #32]	@ (80006c4 <MX_UART7_Init+0x58>)
 80006a4:	f005 ff12 	bl	80064cc <HAL_UARTEx_SetRxFifoThreshold>
 80006a8:	b940      	cbnz	r0, 80006bc <MX_UART7_Init+0x50>
  if (HAL_UARTEx_DisableFifoMode(&huart7) != HAL_OK)
 80006aa:	4806      	ldr	r0, [pc, #24]	@ (80006c4 <MX_UART7_Init+0x58>)
 80006ac:	f005 feca 	bl	8006444 <HAL_UARTEx_DisableFifoMode>
 80006b0:	b930      	cbnz	r0, 80006c0 <MX_UART7_Init+0x54>
}
 80006b2:	bd08      	pop	{r3, pc}
    Error_Handler();
 80006b4:	f7ff ff40 	bl	8000538 <Error_Handler>
    Error_Handler();
 80006b8:	f7ff ff3e 	bl	8000538 <Error_Handler>
    Error_Handler();
 80006bc:	f7ff ff3c 	bl	8000538 <Error_Handler>
    Error_Handler();
 80006c0:	f7ff ff3a 	bl	8000538 <Error_Handler>
 80006c4:	2000016c 	.word	0x2000016c
 80006c8:	40007800 	.word	0x40007800

080006cc <MX_UART8_Init>:
{
 80006cc:	b508      	push	{r3, lr}
  huart8.Instance = UART8;
 80006ce:	4816      	ldr	r0, [pc, #88]	@ (8000728 <MX_UART8_Init+0x5c>)
 80006d0:	4b16      	ldr	r3, [pc, #88]	@ (800072c <MX_UART8_Init+0x60>)
 80006d2:	6003      	str	r3, [r0, #0]
  huart8.Init.BaudRate = 115200;
 80006d4:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 80006d8:	6043      	str	r3, [r0, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 80006da:	2100      	movs	r1, #0
 80006dc:	6081      	str	r1, [r0, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 80006de:	60c1      	str	r1, [r0, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 80006e0:	6101      	str	r1, [r0, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 80006e2:	230c      	movs	r3, #12
 80006e4:	6143      	str	r3, [r0, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006e6:	6181      	str	r1, [r0, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 80006e8:	61c1      	str	r1, [r0, #28]
  huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006ea:	6201      	str	r1, [r0, #32]
  huart8.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80006ec:	6241      	str	r1, [r0, #36]	@ 0x24
  huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006ee:	6281      	str	r1, [r0, #40]	@ 0x28
  if (HAL_MultiProcessor_Init(&huart8, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 80006f0:	460a      	mov	r2, r1
 80006f2:	f005 fe39 	bl	8006368 <HAL_MultiProcessor_Init>
 80006f6:	b970      	cbnz	r0, 8000716 <MX_UART8_Init+0x4a>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart8, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80006f8:	2100      	movs	r1, #0
 80006fa:	480b      	ldr	r0, [pc, #44]	@ (8000728 <MX_UART8_Init+0x5c>)
 80006fc:	f005 fec1 	bl	8006482 <HAL_UARTEx_SetTxFifoThreshold>
 8000700:	b958      	cbnz	r0, 800071a <MX_UART8_Init+0x4e>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart8, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000702:	2100      	movs	r1, #0
 8000704:	4808      	ldr	r0, [pc, #32]	@ (8000728 <MX_UART8_Init+0x5c>)
 8000706:	f005 fee1 	bl	80064cc <HAL_UARTEx_SetRxFifoThreshold>
 800070a:	b940      	cbnz	r0, 800071e <MX_UART8_Init+0x52>
  if (HAL_UARTEx_DisableFifoMode(&huart8) != HAL_OK)
 800070c:	4806      	ldr	r0, [pc, #24]	@ (8000728 <MX_UART8_Init+0x5c>)
 800070e:	f005 fe99 	bl	8006444 <HAL_UARTEx_DisableFifoMode>
 8000712:	b930      	cbnz	r0, 8000722 <MX_UART8_Init+0x56>
}
 8000714:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000716:	f7ff ff0f 	bl	8000538 <Error_Handler>
    Error_Handler();
 800071a:	f7ff ff0d 	bl	8000538 <Error_Handler>
    Error_Handler();
 800071e:	f7ff ff0b 	bl	8000538 <Error_Handler>
    Error_Handler();
 8000722:	f7ff ff09 	bl	8000538 <Error_Handler>
 8000726:	bf00      	nop
 8000728:	200000d8 	.word	0x200000d8
 800072c:	40007c00 	.word	0x40007c00

08000730 <MX_FDCAN2_Init>:
{
 8000730:	b508      	push	{r3, lr}
  hfdcan2.Instance = FDCAN2;
 8000732:	4814      	ldr	r0, [pc, #80]	@ (8000784 <MX_FDCAN2_Init+0x54>)
 8000734:	4b14      	ldr	r3, [pc, #80]	@ (8000788 <MX_FDCAN2_Init+0x58>)
 8000736:	6003      	str	r3, [r0, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000738:	2300      	movs	r3, #0
 800073a:	6083      	str	r3, [r0, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 800073c:	60c3      	str	r3, [r0, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 800073e:	7403      	strb	r3, [r0, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8000740:	7443      	strb	r3, [r0, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 8000742:	7483      	strb	r3, [r0, #18]
  hfdcan2.Init.NominalPrescaler = 16;
 8000744:	2210      	movs	r2, #16
 8000746:	6142      	str	r2, [r0, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 8000748:	2201      	movs	r2, #1
 800074a:	6182      	str	r2, [r0, #24]
  hfdcan2.Init.NominalTimeSeg1 = 1;
 800074c:	61c2      	str	r2, [r0, #28]
  hfdcan2.Init.NominalTimeSeg2 = 1;
 800074e:	6202      	str	r2, [r0, #32]
  hfdcan2.Init.DataPrescaler = 1;
 8000750:	6242      	str	r2, [r0, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 8000752:	6282      	str	r2, [r0, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 8000754:	62c2      	str	r2, [r0, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 8000756:	6302      	str	r2, [r0, #48]	@ 0x30
  hfdcan2.Init.MessageRAMOffset = 0;
 8000758:	6343      	str	r3, [r0, #52]	@ 0x34
  hfdcan2.Init.StdFiltersNbr = 0;
 800075a:	6383      	str	r3, [r0, #56]	@ 0x38
  hfdcan2.Init.ExtFiltersNbr = 0;
 800075c:	63c3      	str	r3, [r0, #60]	@ 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 0;
 800075e:	6403      	str	r3, [r0, #64]	@ 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000760:	2204      	movs	r2, #4
 8000762:	6442      	str	r2, [r0, #68]	@ 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 0;
 8000764:	6483      	str	r3, [r0, #72]	@ 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000766:	64c2      	str	r2, [r0, #76]	@ 0x4c
  hfdcan2.Init.RxBuffersNbr = 0;
 8000768:	6503      	str	r3, [r0, #80]	@ 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 800076a:	6542      	str	r2, [r0, #84]	@ 0x54
  hfdcan2.Init.TxEventsNbr = 0;
 800076c:	6583      	str	r3, [r0, #88]	@ 0x58
  hfdcan2.Init.TxBuffersNbr = 0;
 800076e:	65c3      	str	r3, [r0, #92]	@ 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 0;
 8000770:	6603      	str	r3, [r0, #96]	@ 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000772:	6643      	str	r3, [r0, #100]	@ 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000774:	6682      	str	r2, [r0, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8000776:	f000 fb3d 	bl	8000df4 <HAL_FDCAN_Init>
 800077a:	b900      	cbnz	r0, 800077e <MX_FDCAN2_Init+0x4e>
}
 800077c:	bd08      	pop	{r3, pc}
    Error_Handler();
 800077e:	f7ff fedb 	bl	8000538 <Error_Handler>
 8000782:	bf00      	nop
 8000784:	200004ac 	.word	0x200004ac
 8000788:	4000a400 	.word	0x4000a400

0800078c <MX_USART1_UART_Init>:
{
 800078c:	b508      	push	{r3, lr}
  huart1.Instance = USART1;
 800078e:	4815      	ldr	r0, [pc, #84]	@ (80007e4 <MX_USART1_UART_Init+0x58>)
 8000790:	4b15      	ldr	r3, [pc, #84]	@ (80007e8 <MX_USART1_UART_Init+0x5c>)
 8000792:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 8000794:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8000798:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800079a:	2300      	movs	r3, #0
 800079c:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800079e:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80007a0:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80007a2:	220c      	movs	r2, #12
 80007a4:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007a6:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80007a8:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007aa:	6203      	str	r3, [r0, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80007ac:	6243      	str	r3, [r0, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007ae:	6283      	str	r3, [r0, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80007b0:	f005 fda7 	bl	8006302 <HAL_UART_Init>
 80007b4:	b970      	cbnz	r0, 80007d4 <MX_USART1_UART_Init+0x48>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80007b6:	2100      	movs	r1, #0
 80007b8:	480a      	ldr	r0, [pc, #40]	@ (80007e4 <MX_USART1_UART_Init+0x58>)
 80007ba:	f005 fe62 	bl	8006482 <HAL_UARTEx_SetTxFifoThreshold>
 80007be:	b958      	cbnz	r0, 80007d8 <MX_USART1_UART_Init+0x4c>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80007c0:	2100      	movs	r1, #0
 80007c2:	4808      	ldr	r0, [pc, #32]	@ (80007e4 <MX_USART1_UART_Init+0x58>)
 80007c4:	f005 fe82 	bl	80064cc <HAL_UARTEx_SetRxFifoThreshold>
 80007c8:	b940      	cbnz	r0, 80007dc <MX_USART1_UART_Init+0x50>
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80007ca:	4806      	ldr	r0, [pc, #24]	@ (80007e4 <MX_USART1_UART_Init+0x58>)
 80007cc:	f005 fe3a 	bl	8006444 <HAL_UARTEx_DisableFifoMode>
 80007d0:	b930      	cbnz	r0, 80007e0 <MX_USART1_UART_Init+0x54>
}
 80007d2:	bd08      	pop	{r3, pc}
    Error_Handler();
 80007d4:	f7ff feb0 	bl	8000538 <Error_Handler>
    Error_Handler();
 80007d8:	f7ff feae 	bl	8000538 <Error_Handler>
    Error_Handler();
 80007dc:	f7ff feac 	bl	8000538 <Error_Handler>
    Error_Handler();
 80007e0:	f7ff feaa 	bl	8000538 <Error_Handler>
 80007e4:	20000044 	.word	0x20000044
 80007e8:	40011000 	.word	0x40011000

080007ec <MX_TIM2_Init>:
{
 80007ec:	b500      	push	{lr}
 80007ee:	b089      	sub	sp, #36	@ 0x24
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007f0:	2300      	movs	r3, #0
 80007f2:	9305      	str	r3, [sp, #20]
 80007f4:	9306      	str	r3, [sp, #24]
 80007f6:	9307      	str	r3, [sp, #28]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80007f8:	9301      	str	r3, [sp, #4]
 80007fa:	9302      	str	r3, [sp, #8]
 80007fc:	9303      	str	r3, [sp, #12]
 80007fe:	9304      	str	r3, [sp, #16]
  htim2.Instance = TIM2;
 8000800:	4814      	ldr	r0, [pc, #80]	@ (8000854 <MX_TIM2_Init+0x68>)
 8000802:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000806:	6002      	str	r2, [r0, #0]
  htim2.Init.Prescaler = 0;
 8000808:	6043      	str	r3, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800080a:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 4294967295;
 800080c:	f04f 32ff 	mov.w	r2, #4294967295
 8000810:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000812:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000814:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8000816:	f005 f801 	bl	800581c <HAL_TIM_IC_Init>
 800081a:	b9a8      	cbnz	r0, 8000848 <MX_TIM2_Init+0x5c>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800081c:	2300      	movs	r3, #0
 800081e:	9305      	str	r3, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000820:	9307      	str	r3, [sp, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000822:	a905      	add	r1, sp, #20
 8000824:	480b      	ldr	r0, [pc, #44]	@ (8000854 <MX_TIM2_Init+0x68>)
 8000826:	f005 f8d9 	bl	80059dc <HAL_TIMEx_MasterConfigSynchronization>
 800082a:	b978      	cbnz	r0, 800084c <MX_TIM2_Init+0x60>
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800082c:	2200      	movs	r2, #0
 800082e:	9201      	str	r2, [sp, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000830:	2301      	movs	r3, #1
 8000832:	9302      	str	r3, [sp, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000834:	9203      	str	r2, [sp, #12]
  sConfigIC.ICFilter = 0;
 8000836:	9204      	str	r2, [sp, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000838:	a901      	add	r1, sp, #4
 800083a:	4806      	ldr	r0, [pc, #24]	@ (8000854 <MX_TIM2_Init+0x68>)
 800083c:	f005 f868 	bl	8005910 <HAL_TIM_IC_ConfigChannel>
 8000840:	b930      	cbnz	r0, 8000850 <MX_TIM2_Init+0x64>
}
 8000842:	b009      	add	sp, #36	@ 0x24
 8000844:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000848:	f7ff fe76 	bl	8000538 <Error_Handler>
    Error_Handler();
 800084c:	f7ff fe74 	bl	8000538 <Error_Handler>
    Error_Handler();
 8000850:	f7ff fe72 	bl	8000538 <Error_Handler>
 8000854:	20000200 	.word	0x20000200

08000858 <MX_SDMMC1_SD_Init>:
{
 8000858:	b508      	push	{r3, lr}
  hsd1.Instance = SDMMC1;
 800085a:	4808      	ldr	r0, [pc, #32]	@ (800087c <MX_SDMMC1_SD_Init+0x24>)
 800085c:	4b08      	ldr	r3, [pc, #32]	@ (8000880 <MX_SDMMC1_SD_Init+0x28>)
 800085e:	6003      	str	r3, [r0, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8000860:	2300      	movs	r3, #0
 8000862:	6043      	str	r3, [r0, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8000864:	6083      	str	r3, [r0, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 8000866:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800086a:	60c2      	str	r2, [r0, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800086c:	6103      	str	r3, [r0, #16]
  hsd1.Init.ClockDiv = 0;
 800086e:	6143      	str	r3, [r0, #20]
  if (HAL_SD_Init(&hsd1) != HAL_OK)
 8000870:	f004 fdd3 	bl	800541a <HAL_SD_Init>
 8000874:	b900      	cbnz	r0, 8000878 <MX_SDMMC1_SD_Init+0x20>
}
 8000876:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000878:	f7ff fe5e 	bl	8000538 <Error_Handler>
 800087c:	200003e4 	.word	0x200003e4
 8000880:	52007000 	.word	0x52007000

08000884 <SystemClock_Config>:
{
 8000884:	b500      	push	{lr}
 8000886:	b09d      	sub	sp, #116	@ 0x74
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000888:	224c      	movs	r2, #76	@ 0x4c
 800088a:	2100      	movs	r1, #0
 800088c:	a809      	add	r0, sp, #36	@ 0x24
 800088e:	f007 fbe4 	bl	800805a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000892:	2220      	movs	r2, #32
 8000894:	2100      	movs	r1, #0
 8000896:	a801      	add	r0, sp, #4
 8000898:	f007 fbdf 	bl	800805a <memset>
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800089c:	2002      	movs	r0, #2
 800089e:	f001 fd93 	bl	80023c8 <HAL_PWREx_ConfigSupply>
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80008a2:	2300      	movs	r3, #0
 80008a4:	9300      	str	r3, [sp, #0]
 80008a6:	4b25      	ldr	r3, [pc, #148]	@ (800093c <SystemClock_Config+0xb8>)
 80008a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80008aa:	f022 0201 	bic.w	r2, r2, #1
 80008ae:	62da      	str	r2, [r3, #44]	@ 0x2c
 80008b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008b2:	f003 0301 	and.w	r3, r3, #1
 80008b6:	9300      	str	r3, [sp, #0]
 80008b8:	4a21      	ldr	r2, [pc, #132]	@ (8000940 <SystemClock_Config+0xbc>)
 80008ba:	6993      	ldr	r3, [r2, #24]
 80008bc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80008c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008c4:	6193      	str	r3, [r2, #24]
 80008c6:	6993      	ldr	r3, [r2, #24]
 80008c8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80008cc:	9300      	str	r3, [sp, #0]
 80008ce:	9b00      	ldr	r3, [sp, #0]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80008d0:	4b1b      	ldr	r3, [pc, #108]	@ (8000940 <SystemClock_Config+0xbc>)
 80008d2:	699b      	ldr	r3, [r3, #24]
 80008d4:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 80008d8:	d0fa      	beq.n	80008d0 <SystemClock_Config+0x4c>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80008da:	2301      	movs	r3, #1
 80008dc:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80008de:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80008e2:	930a      	str	r3, [sp, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008e4:	2302      	movs	r3, #2
 80008e6:	9312      	str	r3, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80008e8:	9313      	str	r3, [sp, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 80008ea:	9314      	str	r3, [sp, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 80008ec:	220c      	movs	r2, #12
 80008ee:	9215      	str	r2, [sp, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80008f0:	9316      	str	r3, [sp, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80008f2:	2103      	movs	r1, #3
 80008f4:	9117      	str	r1, [sp, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80008f6:	9318      	str	r3, [sp, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80008f8:	9219      	str	r2, [sp, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 80008fa:	931a      	str	r3, [sp, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80008fc:	2300      	movs	r3, #0
 80008fe:	931b      	str	r3, [sp, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000900:	a809      	add	r0, sp, #36	@ 0x24
 8000902:	f001 fe0d 	bl	8002520 <HAL_RCC_OscConfig>
 8000906:	b9a8      	cbnz	r0, 8000934 <SystemClock_Config+0xb0>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000908:	233f      	movs	r3, #63	@ 0x3f
 800090a:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800090c:	2303      	movs	r3, #3
 800090e:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000910:	2300      	movs	r3, #0
 8000912:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000914:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000916:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000918:	2240      	movs	r2, #64	@ 0x40
 800091a:	9206      	str	r2, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800091c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000920:	9207      	str	r2, [sp, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000922:	9308      	str	r3, [sp, #32]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000924:	2101      	movs	r1, #1
 8000926:	a801      	add	r0, sp, #4
 8000928:	f002 fa4e 	bl	8002dc8 <HAL_RCC_ClockConfig>
 800092c:	b920      	cbnz	r0, 8000938 <SystemClock_Config+0xb4>
}
 800092e:	b01d      	add	sp, #116	@ 0x74
 8000930:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000934:	f7ff fe00 	bl	8000538 <Error_Handler>
    Error_Handler();
 8000938:	f7ff fdfe 	bl	8000538 <Error_Handler>
 800093c:	58000400 	.word	0x58000400
 8000940:	58024800 	.word	0x58024800

08000944 <main>:
{
 8000944:	b500      	push	{lr}
 8000946:	b087      	sub	sp, #28
  MPU_Config();
 8000948:	f7ff fcf0 	bl	800032c <MPU_Config>
  HAL_Init();
 800094c:	f000 f852 	bl	80009f4 <HAL_Init>
  SystemClock_Config();
 8000950:	f7ff ff98 	bl	8000884 <SystemClock_Config>
  Athena_LED_PinConfig led_pins = {
 8000954:	46ec      	mov	ip, sp
 8000956:	f8df e048 	ldr.w	lr, [pc, #72]	@ 80009a0 <main+0x5c>
 800095a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800095e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8000962:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8000966:	e88c 0003 	stmia.w	ip, {r0, r1}
  Athena_Init(&led_pins);
 800096a:	4668      	mov	r0, sp
 800096c:	f7ff fcce 	bl	800030c <Athena_Init>
  MX_GPIO_Init();
 8000970:	f7ff fd06 	bl	8000380 <MX_GPIO_Init>
  MX_QUADSPI_Init();
 8000974:	f7ff fde2 	bl	800053c <MX_QUADSPI_Init>
  MX_SPI1_Init();
 8000978:	f7ff fdfa 	bl	8000570 <MX_SPI1_Init>
  MX_SPI3_Init();
 800097c:	f7ff fe24 	bl	80005c8 <MX_SPI3_Init>
  MX_SPI4_Init();
 8000980:	f7ff fe4e 	bl	8000620 <MX_SPI4_Init>
  MX_UART7_Init();
 8000984:	f7ff fe72 	bl	800066c <MX_UART7_Init>
  MX_UART8_Init();
 8000988:	f7ff fea0 	bl	80006cc <MX_UART8_Init>
  MX_FDCAN2_Init();
 800098c:	f7ff fed0 	bl	8000730 <MX_FDCAN2_Init>
  MX_USART1_UART_Init();
 8000990:	f7ff fefc 	bl	800078c <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8000994:	f7ff ff2a 	bl	80007ec <MX_TIM2_Init>
  MX_SDMMC1_SD_Init();
 8000998:	f7ff ff5e 	bl	8000858 <MX_SDMMC1_SD_Init>
  while (1)
 800099c:	e7fe      	b.n	800099c <main+0x58>
 800099e:	bf00      	nop
 80009a0:	080083e0 	.word	0x080083e0

080009a4 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80009a4:	4b10      	ldr	r3, [pc, #64]	@ (80009e8 <HAL_InitTick+0x44>)
 80009a6:	781b      	ldrb	r3, [r3, #0]
 80009a8:	b90b      	cbnz	r3, 80009ae <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
 80009aa:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80009ac:	4770      	bx	lr
{
 80009ae:	b510      	push	{r4, lr}
 80009b0:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80009b2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80009b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80009ba:	4a0c      	ldr	r2, [pc, #48]	@ (80009ec <HAL_InitTick+0x48>)
 80009bc:	6810      	ldr	r0, [r2, #0]
 80009be:	fbb0 f0f3 	udiv	r0, r0, r3
 80009c2:	f000 f8cf 	bl	8000b64 <HAL_SYSTICK_Config>
 80009c6:	b968      	cbnz	r0, 80009e4 <HAL_InitTick+0x40>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009c8:	2c0f      	cmp	r4, #15
 80009ca:	d901      	bls.n	80009d0 <HAL_InitTick+0x2c>
    return HAL_ERROR;
 80009cc:	2001      	movs	r0, #1
 80009ce:	e00a      	b.n	80009e6 <HAL_InitTick+0x42>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009d0:	2200      	movs	r2, #0
 80009d2:	4621      	mov	r1, r4
 80009d4:	f04f 30ff 	mov.w	r0, #4294967295
 80009d8:	f000 f8b4 	bl	8000b44 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80009dc:	4b04      	ldr	r3, [pc, #16]	@ (80009f0 <HAL_InitTick+0x4c>)
 80009de:	601c      	str	r4, [r3, #0]
  return HAL_OK;
 80009e0:	2000      	movs	r0, #0
 80009e2:	e000      	b.n	80009e6 <HAL_InitTick+0x42>
      return HAL_ERROR;
 80009e4:	2001      	movs	r0, #1
}
 80009e6:	bd10      	pop	{r4, pc}
 80009e8:	20000000 	.word	0x20000000
 80009ec:	2000000c 	.word	0x2000000c
 80009f0:	20000004 	.word	0x20000004

080009f4 <HAL_Init>:
{
 80009f4:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009f6:	2003      	movs	r0, #3
 80009f8:	f000 f892 	bl	8000b20 <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80009fc:	f002 f8e8 	bl	8002bd0 <HAL_RCC_GetSysClockFreq>
 8000a00:	490f      	ldr	r1, [pc, #60]	@ (8000a40 <HAL_Init+0x4c>)
 8000a02:	698b      	ldr	r3, [r1, #24]
 8000a04:	f3c3 2303 	ubfx	r3, r3, #8, #4
 8000a08:	4a0e      	ldr	r2, [pc, #56]	@ (8000a44 <HAL_Init+0x50>)
 8000a0a:	5cd3      	ldrb	r3, [r2, r3]
 8000a0c:	f003 031f 	and.w	r3, r3, #31
 8000a10:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000a12:	698b      	ldr	r3, [r1, #24]
 8000a14:	f003 030f 	and.w	r3, r3, #15
 8000a18:	5cd3      	ldrb	r3, [r2, r3]
 8000a1a:	f003 031f 	and.w	r3, r3, #31
 8000a1e:	fa20 f303 	lsr.w	r3, r0, r3
 8000a22:	4a09      	ldr	r2, [pc, #36]	@ (8000a48 <HAL_Init+0x54>)
 8000a24:	6013      	str	r3, [r2, #0]
  SystemCoreClock = common_system_clock;
 8000a26:	4b09      	ldr	r3, [pc, #36]	@ (8000a4c <HAL_Init+0x58>)
 8000a28:	6018      	str	r0, [r3, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000a2a:	200f      	movs	r0, #15
 8000a2c:	f7ff ffba 	bl	80009a4 <HAL_InitTick>
 8000a30:	b110      	cbz	r0, 8000a38 <HAL_Init+0x44>
    return HAL_ERROR;
 8000a32:	2401      	movs	r4, #1
}
 8000a34:	4620      	mov	r0, r4
 8000a36:	bd10      	pop	{r4, pc}
 8000a38:	4604      	mov	r4, r0
  HAL_MspInit();
 8000a3a:	f000 fc3b 	bl	80012b4 <HAL_MspInit>
  return HAL_OK;
 8000a3e:	e7f9      	b.n	8000a34 <HAL_Init+0x40>
 8000a40:	58024400 	.word	0x58024400
 8000a44:	0800846c 	.word	0x0800846c
 8000a48:	20000008 	.word	0x20000008
 8000a4c:	2000000c 	.word	0x2000000c

08000a50 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8000a50:	4b03      	ldr	r3, [pc, #12]	@ (8000a60 <HAL_IncTick+0x10>)
 8000a52:	781b      	ldrb	r3, [r3, #0]
 8000a54:	4a03      	ldr	r2, [pc, #12]	@ (8000a64 <HAL_IncTick+0x14>)
 8000a56:	6811      	ldr	r1, [r2, #0]
 8000a58:	440b      	add	r3, r1
 8000a5a:	6013      	str	r3, [r2, #0]
}
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop
 8000a60:	20000000 	.word	0x20000000
 8000a64:	2000054c 	.word	0x2000054c

08000a68 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000a68:	4b01      	ldr	r3, [pc, #4]	@ (8000a70 <HAL_GetTick+0x8>)
 8000a6a:	6818      	ldr	r0, [r3, #0]
}
 8000a6c:	4770      	bx	lr
 8000a6e:	bf00      	nop
 8000a70:	2000054c 	.word	0x2000054c

08000a74 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a74:	b538      	push	{r3, r4, r5, lr}
 8000a76:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000a78:	f7ff fff6 	bl	8000a68 <HAL_GetTick>
 8000a7c:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a7e:	f1b4 3fff 	cmp.w	r4, #4294967295
 8000a82:	d002      	beq.n	8000a8a <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a84:	4b04      	ldr	r3, [pc, #16]	@ (8000a98 <HAL_Delay+0x24>)
 8000a86:	781b      	ldrb	r3, [r3, #0]
 8000a88:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000a8a:	f7ff ffed 	bl	8000a68 <HAL_GetTick>
 8000a8e:	1b40      	subs	r0, r0, r5
 8000a90:	42a0      	cmp	r0, r4
 8000a92:	d3fa      	bcc.n	8000a8a <HAL_Delay+0x16>
  {
  }
}
 8000a94:	bd38      	pop	{r3, r4, r5, pc}
 8000a96:	bf00      	nop
 8000a98:	20000000 	.word	0x20000000

08000a9c <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 8000a9c:	4b01      	ldr	r3, [pc, #4]	@ (8000aa4 <HAL_GetREVID+0x8>)
 8000a9e:	6818      	ldr	r0, [r3, #0]
}
 8000aa0:	0c00      	lsrs	r0, r0, #16
 8000aa2:	4770      	bx	lr
 8000aa4:	5c001000 	.word	0x5c001000

08000aa8 <HAL_SYSCFG_AnalogSwitchConfig>:
{
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8000aa8:	4a03      	ldr	r2, [pc, #12]	@ (8000ab8 <HAL_SYSCFG_AnalogSwitchConfig+0x10>)
 8000aaa:	6853      	ldr	r3, [r2, #4]
 8000aac:	ea23 0300 	bic.w	r3, r3, r0
 8000ab0:	430b      	orrs	r3, r1
 8000ab2:	6053      	str	r3, [r2, #4]
}
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop
 8000ab8:	58000400 	.word	0x58000400

08000abc <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8000abc:	2800      	cmp	r0, #0
 8000abe:	db04      	blt.n	8000aca <__NVIC_SetPriority+0xe>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ac0:	0109      	lsls	r1, r1, #4
 8000ac2:	b2c9      	uxtb	r1, r1
 8000ac4:	4b04      	ldr	r3, [pc, #16]	@ (8000ad8 <__NVIC_SetPriority+0x1c>)
 8000ac6:	5419      	strb	r1, [r3, r0]
 8000ac8:	4770      	bx	lr
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000aca:	f000 000f 	and.w	r0, r0, #15
 8000ace:	0109      	lsls	r1, r1, #4
 8000ad0:	b2c9      	uxtb	r1, r1
 8000ad2:	4b02      	ldr	r3, [pc, #8]	@ (8000adc <__NVIC_SetPriority+0x20>)
 8000ad4:	5419      	strb	r1, [r3, r0]
  }
}
 8000ad6:	4770      	bx	lr
 8000ad8:	e000e400 	.word	0xe000e400
 8000adc:	e000ed14 	.word	0xe000ed14

08000ae0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ae0:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ae2:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ae6:	f1c0 0c07 	rsb	ip, r0, #7
 8000aea:	f1bc 0f04 	cmp.w	ip, #4
 8000aee:	bf28      	it	cs
 8000af0:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000af4:	1d03      	adds	r3, r0, #4
 8000af6:	2b06      	cmp	r3, #6
 8000af8:	d90f      	bls.n	8000b1a <NVIC_EncodePriority+0x3a>
 8000afa:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000afc:	f04f 3eff 	mov.w	lr, #4294967295
 8000b00:	fa0e f00c 	lsl.w	r0, lr, ip
 8000b04:	ea21 0100 	bic.w	r1, r1, r0
 8000b08:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b0a:	fa0e fe03 	lsl.w	lr, lr, r3
 8000b0e:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 8000b12:	ea41 0002 	orr.w	r0, r1, r2
 8000b16:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	e7ee      	b.n	8000afc <NVIC_EncodePriority+0x1c>
	...

08000b20 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b20:	4906      	ldr	r1, [pc, #24]	@ (8000b3c <HAL_NVIC_SetPriorityGrouping+0x1c>)
 8000b22:	68cb      	ldr	r3, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b24:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8000b28:	041b      	lsls	r3, r3, #16
 8000b2a:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b2c:	0200      	lsls	r0, r0, #8
 8000b2e:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b32:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8000b34:	4a02      	ldr	r2, [pc, #8]	@ (8000b40 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000b36:	431a      	orrs	r2, r3
  SCB->AIRCR =  reg_value;
 8000b38:	60ca      	str	r2, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000b3a:	4770      	bx	lr
 8000b3c:	e000ed00 	.word	0xe000ed00
 8000b40:	05fa0000 	.word	0x05fa0000

08000b44 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b44:	b510      	push	{r4, lr}
 8000b46:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b48:	4b05      	ldr	r3, [pc, #20]	@ (8000b60 <HAL_NVIC_SetPriority+0x1c>)
 8000b4a:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b4c:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8000b50:	f7ff ffc6 	bl	8000ae0 <NVIC_EncodePriority>
 8000b54:	4601      	mov	r1, r0
 8000b56:	4620      	mov	r0, r4
 8000b58:	f7ff ffb0 	bl	8000abc <__NVIC_SetPriority>
}
 8000b5c:	bd10      	pop	{r4, pc}
 8000b5e:	bf00      	nop
 8000b60:	e000ed00 	.word	0xe000ed00

08000b64 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b64:	3801      	subs	r0, #1
 8000b66:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b6a:	d20b      	bcs.n	8000b84 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b6c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8000b70:	6158      	str	r0, [r3, #20]
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b72:	4a05      	ldr	r2, [pc, #20]	@ (8000b88 <HAL_SYSTICK_Config+0x24>)
 8000b74:	21f0      	movs	r1, #240	@ 0xf0
 8000b76:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b7a:	2000      	movs	r0, #0
 8000b7c:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b7e:	2207      	movs	r2, #7
 8000b80:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b82:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000b84:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000b86:	4770      	bx	lr
 8000b88:	e000ed00 	.word	0xe000ed00

08000b8c <HAL_MPU_Disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8000b8c:	f3bf 8f5f 	dmb	sy
{
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8000b90:	4b04      	ldr	r3, [pc, #16]	@ (8000ba4 <HAL_MPU_Disable+0x18>)
 8000b92:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000b94:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8000b98:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8000ba0:	4770      	bx	lr
 8000ba2:	bf00      	nop
 8000ba4:	e000ed00 	.word	0xe000ed00

08000ba8 <HAL_MPU_Enable>:
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8000ba8:	f040 0001 	orr.w	r0, r0, #1
 8000bac:	4b05      	ldr	r3, [pc, #20]	@ (8000bc4 <HAL_MPU_Enable+0x1c>)
 8000bae:	f8c3 0094 	str.w	r0, [r3, #148]	@ 0x94

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8000bb2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000bb4:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000bb8:	625a      	str	r2, [r3, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8000bba:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000bbe:	f3bf 8f6f 	isb	sy

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8000bc2:	4770      	bx	lr
 8000bc4:	e000ed00 	.word	0xe000ed00

08000bc8 <HAL_MPU_ConfigRegion>:
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8000bc8:	7843      	ldrb	r3, [r0, #1]
 8000bca:	4a14      	ldr	r2, [pc, #80]	@ (8000c1c <HAL_MPU_ConfigRegion+0x54>)
 8000bcc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8000bd0:	f8d2 30a0 	ldr.w	r3, [r2, #160]	@ 0xa0
 8000bd4:	f023 0301 	bic.w	r3, r3, #1
 8000bd8:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8000bdc:	6843      	ldr	r3, [r0, #4]
 8000bde:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000be2:	7b01      	ldrb	r1, [r0, #12]
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000be4:	7ac3      	ldrb	r3, [r0, #11]
 8000be6:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000be8:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000bec:	7a81      	ldrb	r1, [r0, #10]
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000bee:	ea43 43c1 	orr.w	r3, r3, r1, lsl #19
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000bf2:	7b41      	ldrb	r1, [r0, #13]
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000bf4:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000bf8:	7b81      	ldrb	r1, [r0, #14]
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000bfa:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000bfe:	7bc1      	ldrb	r1, [r0, #15]
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000c00:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000c04:	7a41      	ldrb	r1, [r0, #9]
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000c06:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000c0a:	7a01      	ldrb	r1, [r0, #8]
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000c0c:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8000c10:	7801      	ldrb	r1, [r0, #0]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000c12:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000c14:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
}
 8000c18:	4770      	bx	lr
 8000c1a:	bf00      	nop
 8000c1c:	e000ed00 	.word	0xe000ed00

08000c20 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8000c20:	b430      	push	{r4, r5}
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8000c22:	6b41      	ldr	r1, [r0, #52]	@ 0x34

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8000c24:	6804      	ldr	r4, [r0, #0]
 8000c26:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8000c2a:	4a6f      	ldr	r2, [pc, #444]	@ (8000de8 <FDCAN_CalcultateRamBlockAddresses+0x1c8>)
 8000c2c:	4013      	ands	r3, r2
 8000c2e:	ea43 0381 	orr.w	r3, r3, r1, lsl #2
 8000c32:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8000c36:	6804      	ldr	r4, [r0, #0]
 8000c38:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8000c3c:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 8000c40:	6b85      	ldr	r5, [r0, #56]	@ 0x38
 8000c42:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 8000c46:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8000c4a:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8000c4c:	440b      	add	r3, r1
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8000c4e:	6804      	ldr	r4, [r0, #0]
 8000c50:	f8d4 1088 	ldr.w	r1, [r4, #136]	@ 0x88
 8000c54:	4011      	ands	r1, r2
 8000c56:	ea41 0183 	orr.w	r1, r1, r3, lsl #2
 8000c5a:	f8c4 1088 	str.w	r1, [r4, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8000c5e:	6804      	ldr	r4, [r0, #0]
 8000c60:	f8d4 1088 	ldr.w	r1, [r4, #136]	@ 0x88
 8000c64:	f421 01fe 	bic.w	r1, r1, #8323072	@ 0x7f0000
 8000c68:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
 8000c6a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000c6e:	f8c4 1088 	str.w	r1, [r4, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8000c72:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8000c74:	eb03 0341 	add.w	r3, r3, r1, lsl #1
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8000c78:	6804      	ldr	r4, [r0, #0]
 8000c7a:	f8d4 10a0 	ldr.w	r1, [r4, #160]	@ 0xa0
 8000c7e:	4011      	ands	r1, r2
 8000c80:	ea41 0183 	orr.w	r1, r1, r3, lsl #2
 8000c84:	f8c4 10a0 	str.w	r1, [r4, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8000c88:	6804      	ldr	r4, [r0, #0]
 8000c8a:	f8d4 10a0 	ldr.w	r1, [r4, #160]	@ 0xa0
 8000c8e:	f421 01fe 	bic.w	r1, r1, #8323072	@ 0x7f0000
 8000c92:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 8000c94:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000c98:	f8c4 10a0 	str.w	r1, [r4, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8000c9c:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8000c9e:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8000ca0:	fb04 3301 	mla	r3, r4, r1, r3
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8000ca4:	6804      	ldr	r4, [r0, #0]
 8000ca6:	f8d4 10b0 	ldr.w	r1, [r4, #176]	@ 0xb0
 8000caa:	4011      	ands	r1, r2
 8000cac:	ea41 0183 	orr.w	r1, r1, r3, lsl #2
 8000cb0:	f8c4 10b0 	str.w	r1, [r4, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8000cb4:	6804      	ldr	r4, [r0, #0]
 8000cb6:	f8d4 10b0 	ldr.w	r1, [r4, #176]	@ 0xb0
 8000cba:	f421 01fe 	bic.w	r1, r1, #8323072	@ 0x7f0000
 8000cbe:	6c85      	ldr	r5, [r0, #72]	@ 0x48
 8000cc0:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000cc4:	f8c4 10b0 	str.w	r1, [r4, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8000cc8:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8000cca:	6cc4      	ldr	r4, [r0, #76]	@ 0x4c
 8000ccc:	fb04 3301 	mla	r3, r4, r1, r3
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8000cd0:	6804      	ldr	r4, [r0, #0]
 8000cd2:	f8d4 10ac 	ldr.w	r1, [r4, #172]	@ 0xac
 8000cd6:	4011      	ands	r1, r2
 8000cd8:	ea41 0183 	orr.w	r1, r1, r3, lsl #2
 8000cdc:	f8c4 10ac 	str.w	r1, [r4, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8000ce0:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 8000ce2:	6d44      	ldr	r4, [r0, #84]	@ 0x54
 8000ce4:	fb04 3301 	mla	r3, r4, r1, r3
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8000ce8:	6804      	ldr	r4, [r0, #0]
 8000cea:	f8d4 10f0 	ldr.w	r1, [r4, #240]	@ 0xf0
 8000cee:	4011      	ands	r1, r2
 8000cf0:	ea41 0183 	orr.w	r1, r1, r3, lsl #2
 8000cf4:	f8c4 10f0 	str.w	r1, [r4, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8000cf8:	6804      	ldr	r4, [r0, #0]
 8000cfa:	f8d4 10f0 	ldr.w	r1, [r4, #240]	@ 0xf0
 8000cfe:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
 8000d02:	6d85      	ldr	r5, [r0, #88]	@ 0x58
 8000d04:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000d08:	f8c4 10f0 	str.w	r1, [r4, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8000d0c:	6d81      	ldr	r1, [r0, #88]	@ 0x58
 8000d0e:	eb03 0341 	add.w	r3, r3, r1, lsl #1
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8000d12:	6804      	ldr	r4, [r0, #0]
 8000d14:	f8d4 10c0 	ldr.w	r1, [r4, #192]	@ 0xc0
 8000d18:	400a      	ands	r2, r1
 8000d1a:	ea42 0383 	orr.w	r3, r2, r3, lsl #2
 8000d1e:	f8c4 30c0 	str.w	r3, [r4, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8000d22:	6802      	ldr	r2, [r0, #0]
 8000d24:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 8000d28:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 8000d2c:	6dc1      	ldr	r1, [r0, #92]	@ 0x5c
 8000d2e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d32:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8000d36:	6802      	ldr	r2, [r0, #0]
 8000d38:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 8000d3c:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 8000d40:	6e01      	ldr	r1, [r0, #96]	@ 0x60
 8000d42:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8000d46:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8000d4a:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8000d4c:	4a27      	ldr	r2, [pc, #156]	@ (8000dec <FDCAN_CalcultateRamBlockAddresses+0x1cc>)
 8000d4e:	441a      	add	r2, r3
 8000d50:	0092      	lsls	r2, r2, #2
 8000d52:	66c2      	str	r2, [r0, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8000d54:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8000d56:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8000d5a:	6703      	str	r3, [r0, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8000d5c:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8000d5e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8000d62:	6743      	str	r3, [r0, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8000d64:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8000d66:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8000d68:	fb04 f101 	mul.w	r1, r4, r1
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8000d6c:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8000d70:	6783      	str	r3, [r0, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8000d72:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8000d74:	6cc4      	ldr	r4, [r0, #76]	@ 0x4c
 8000d76:	fb04 f101 	mul.w	r1, r4, r1
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8000d7a:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8000d7e:	67c3      	str	r3, [r0, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8000d80:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 8000d82:	6d44      	ldr	r4, [r0, #84]	@ 0x54
 8000d84:	fb04 f101 	mul.w	r1, r4, r1
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8000d88:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8000d8c:	f8c0 3080 	str.w	r3, [r0, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8000d90:	6d81      	ldr	r1, [r0, #88]	@ 0x58
 8000d92:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8000d96:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8000d9a:	6e81      	ldr	r1, [r0, #104]	@ 0x68
 8000d9c:	6dc4      	ldr	r4, [r0, #92]	@ 0x5c
 8000d9e:	fb01 fc04 	mul.w	ip, r1, r4
 8000da2:	eb03 038c 	add.w	r3, r3, ip, lsl #2
 8000da6:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8000daa:	6e04      	ldr	r4, [r0, #96]	@ 0x60
 8000dac:	fb04 f101 	mul.w	r1, r4, r1
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8000db0:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8000db4:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8000db8:	490d      	ldr	r1, [pc, #52]	@ (8000df0 <FDCAN_CalcultateRamBlockAddresses+0x1d0>)
 8000dba:	428b      	cmp	r3, r1
 8000dbc:	d90d      	bls.n	8000dda <FDCAN_CalcultateRamBlockAddresses+0x1ba>
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8000dbe:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 8000dc2:	f043 0320 	orr.w	r3, r3, #32
 8000dc6:	f8c0 309c 	str.w	r3, [r0, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8000dca:	2303      	movs	r3, #3
 8000dcc:	f880 3098 	strb.w	r3, [r0, #152]	@ 0x98

    return HAL_ERROR;
 8000dd0:	2001      	movs	r0, #1
 8000dd2:	e007      	b.n	8000de4 <FDCAN_CalcultateRamBlockAddresses+0x1c4>
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	f842 3b04 	str.w	r3, [r2], #4
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8000dda:	f8d0 3090 	ldr.w	r3, [r0, #144]	@ 0x90
 8000dde:	4293      	cmp	r3, r2
 8000de0:	d8f8      	bhi.n	8000dd4 <FDCAN_CalcultateRamBlockAddresses+0x1b4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8000de2:	2000      	movs	r0, #0
}
 8000de4:	bc30      	pop	{r4, r5}
 8000de6:	4770      	bx	lr
 8000de8:	ffff0003 	.word	0xffff0003
 8000dec:	10002b00 	.word	0x10002b00
 8000df0:	4000d3fc 	.word	0x4000d3fc

08000df4 <HAL_FDCAN_Init>:
{
 8000df4:	b530      	push	{r4, r5, lr}
 8000df6:	b095      	sub	sp, #84	@ 0x54
 8000df8:	4604      	mov	r4, r0
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8000dfa:	224c      	movs	r2, #76	@ 0x4c
 8000dfc:	49a0      	ldr	r1, [pc, #640]	@ (8001080 <HAL_FDCAN_Init+0x28c>)
 8000dfe:	a801      	add	r0, sp, #4
 8000e00:	f007 f958 	bl	80080b4 <memcpy>
  if (hfdcan == NULL)
 8000e04:	2c00      	cmp	r4, #0
 8000e06:	f000 8138 	beq.w	800107a <HAL_FDCAN_Init+0x286>
  if (hfdcan->Instance == FDCAN1)
 8000e0a:	6823      	ldr	r3, [r4, #0]
 8000e0c:	4a9d      	ldr	r2, [pc, #628]	@ (8001084 <HAL_FDCAN_Init+0x290>)
 8000e0e:	4293      	cmp	r3, r2
 8000e10:	d020      	beq.n	8000e54 <HAL_FDCAN_Init+0x60>
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8000e12:	f894 3098 	ldrb.w	r3, [r4, #152]	@ 0x98
 8000e16:	b30b      	cbz	r3, 8000e5c <HAL_FDCAN_Init+0x68>
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8000e18:	6822      	ldr	r2, [r4, #0]
 8000e1a:	6993      	ldr	r3, [r2, #24]
 8000e1c:	f023 0310 	bic.w	r3, r3, #16
 8000e20:	6193      	str	r3, [r2, #24]
  tickstart = HAL_GetTick();
 8000e22:	f7ff fe21 	bl	8000a68 <HAL_GetTick>
 8000e26:	4605      	mov	r5, r0
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8000e28:	6823      	ldr	r3, [r4, #0]
 8000e2a:	699a      	ldr	r2, [r3, #24]
 8000e2c:	f012 0f08 	tst.w	r2, #8
 8000e30:	d01a      	beq.n	8000e68 <HAL_FDCAN_Init+0x74>
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8000e32:	f7ff fe19 	bl	8000a68 <HAL_GetTick>
 8000e36:	1b43      	subs	r3, r0, r5
 8000e38:	2b0a      	cmp	r3, #10
 8000e3a:	d9f5      	bls.n	8000e28 <HAL_FDCAN_Init+0x34>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8000e3c:	f8d4 309c 	ldr.w	r3, [r4, #156]	@ 0x9c
 8000e40:	f043 0301 	orr.w	r3, r3, #1
 8000e44:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8000e48:	2303      	movs	r3, #3
 8000e4a:	f884 3098 	strb.w	r3, [r4, #152]	@ 0x98
      return HAL_ERROR;
 8000e4e:	2001      	movs	r0, #1
}
 8000e50:	b015      	add	sp, #84	@ 0x54
 8000e52:	bd30      	pop	{r4, r5, pc}
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8000e54:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8000e58:	6063      	str	r3, [r4, #4]
 8000e5a:	e7da      	b.n	8000e12 <HAL_FDCAN_Init+0x1e>
    hfdcan->Lock = HAL_UNLOCKED;
 8000e5c:	f884 3099 	strb.w	r3, [r4, #153]	@ 0x99
    HAL_FDCAN_MspInit(hfdcan);
 8000e60:	4620      	mov	r0, r4
 8000e62:	f000 fa39 	bl	80012d8 <HAL_FDCAN_MspInit>
 8000e66:	e7d7      	b.n	8000e18 <HAL_FDCAN_Init+0x24>
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8000e68:	699a      	ldr	r2, [r3, #24]
 8000e6a:	f042 0201 	orr.w	r2, r2, #1
 8000e6e:	619a      	str	r2, [r3, #24]
  tickstart = HAL_GetTick();
 8000e70:	f7ff fdfa 	bl	8000a68 <HAL_GetTick>
 8000e74:	4605      	mov	r5, r0
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8000e76:	6823      	ldr	r3, [r4, #0]
 8000e78:	699a      	ldr	r2, [r3, #24]
 8000e7a:	f012 0f01 	tst.w	r2, #1
 8000e7e:	d10f      	bne.n	8000ea0 <HAL_FDCAN_Init+0xac>
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8000e80:	f7ff fdf2 	bl	8000a68 <HAL_GetTick>
 8000e84:	1b40      	subs	r0, r0, r5
 8000e86:	280a      	cmp	r0, #10
 8000e88:	d9f5      	bls.n	8000e76 <HAL_FDCAN_Init+0x82>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8000e8a:	f8d4 309c 	ldr.w	r3, [r4, #156]	@ 0x9c
 8000e8e:	f043 0301 	orr.w	r3, r3, #1
 8000e92:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8000e96:	2303      	movs	r3, #3
 8000e98:	f884 3098 	strb.w	r3, [r4, #152]	@ 0x98
      return HAL_ERROR;
 8000e9c:	2001      	movs	r0, #1
 8000e9e:	e7d7      	b.n	8000e50 <HAL_FDCAN_Init+0x5c>
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8000ea0:	699a      	ldr	r2, [r3, #24]
 8000ea2:	f042 0202 	orr.w	r2, r2, #2
 8000ea6:	619a      	str	r2, [r3, #24]
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8000ea8:	7c23      	ldrb	r3, [r4, #16]
 8000eaa:	2b01      	cmp	r3, #1
 8000eac:	d040      	beq.n	8000f30 <HAL_FDCAN_Init+0x13c>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8000eae:	6822      	ldr	r2, [r4, #0]
 8000eb0:	6993      	ldr	r3, [r2, #24]
 8000eb2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000eb6:	6193      	str	r3, [r2, #24]
  if (hfdcan->Init.TransmitPause == ENABLE)
 8000eb8:	7c63      	ldrb	r3, [r4, #17]
 8000eba:	2b01      	cmp	r3, #1
 8000ebc:	d03e      	beq.n	8000f3c <HAL_FDCAN_Init+0x148>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8000ebe:	6822      	ldr	r2, [r4, #0]
 8000ec0:	6993      	ldr	r3, [r2, #24]
 8000ec2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000ec6:	6193      	str	r3, [r2, #24]
  if (hfdcan->Init.ProtocolException == ENABLE)
 8000ec8:	7ca3      	ldrb	r3, [r4, #18]
 8000eca:	2b01      	cmp	r3, #1
 8000ecc:	d03c      	beq.n	8000f48 <HAL_FDCAN_Init+0x154>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8000ece:	6822      	ldr	r2, [r4, #0]
 8000ed0:	6993      	ldr	r3, [r2, #24]
 8000ed2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000ed6:	6193      	str	r3, [r2, #24]
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8000ed8:	6822      	ldr	r2, [r4, #0]
 8000eda:	6993      	ldr	r3, [r2, #24]
 8000edc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8000ee0:	68a1      	ldr	r1, [r4, #8]
 8000ee2:	430b      	orrs	r3, r1
 8000ee4:	6193      	str	r3, [r2, #24]
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8000ee6:	6822      	ldr	r2, [r4, #0]
 8000ee8:	6993      	ldr	r3, [r2, #24]
 8000eea:	f023 03a4 	bic.w	r3, r3, #164	@ 0xa4
 8000eee:	6193      	str	r3, [r2, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8000ef0:	6822      	ldr	r2, [r4, #0]
 8000ef2:	6913      	ldr	r3, [r2, #16]
 8000ef4:	f023 0310 	bic.w	r3, r3, #16
 8000ef8:	6113      	str	r3, [r2, #16]
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8000efa:	68e3      	ldr	r3, [r4, #12]
 8000efc:	2b01      	cmp	r3, #1
 8000efe:	d029      	beq.n	8000f54 <HAL_FDCAN_Init+0x160>
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d02c      	beq.n	8000f5e <HAL_FDCAN_Init+0x16a>
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8000f04:	2b02      	cmp	r3, #2
 8000f06:	f000 809b 	beq.w	8001040 <HAL_FDCAN_Init+0x24c>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8000f0a:	6822      	ldr	r2, [r4, #0]
 8000f0c:	6993      	ldr	r3, [r2, #24]
 8000f0e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f12:	6193      	str	r3, [r2, #24]
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8000f14:	6822      	ldr	r2, [r4, #0]
 8000f16:	6913      	ldr	r3, [r2, #16]
 8000f18:	f043 0310 	orr.w	r3, r3, #16
 8000f1c:	6113      	str	r3, [r2, #16]
      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8000f1e:	68e3      	ldr	r3, [r4, #12]
 8000f20:	2b03      	cmp	r3, #3
 8000f22:	d11c      	bne.n	8000f5e <HAL_FDCAN_Init+0x16a>
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8000f24:	6822      	ldr	r2, [r4, #0]
 8000f26:	6993      	ldr	r3, [r2, #24]
 8000f28:	f043 0320 	orr.w	r3, r3, #32
 8000f2c:	6193      	str	r3, [r2, #24]
 8000f2e:	e016      	b.n	8000f5e <HAL_FDCAN_Init+0x16a>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8000f30:	6822      	ldr	r2, [r4, #0]
 8000f32:	6993      	ldr	r3, [r2, #24]
 8000f34:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000f38:	6193      	str	r3, [r2, #24]
 8000f3a:	e7bd      	b.n	8000eb8 <HAL_FDCAN_Init+0xc4>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8000f3c:	6822      	ldr	r2, [r4, #0]
 8000f3e:	6993      	ldr	r3, [r2, #24]
 8000f40:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f44:	6193      	str	r3, [r2, #24]
 8000f46:	e7bf      	b.n	8000ec8 <HAL_FDCAN_Init+0xd4>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8000f48:	6822      	ldr	r2, [r4, #0]
 8000f4a:	6993      	ldr	r3, [r2, #24]
 8000f4c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000f50:	6193      	str	r3, [r2, #24]
 8000f52:	e7c1      	b.n	8000ed8 <HAL_FDCAN_Init+0xe4>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8000f54:	6822      	ldr	r2, [r4, #0]
 8000f56:	6993      	ldr	r3, [r2, #24]
 8000f58:	f043 0304 	orr.w	r3, r3, #4
 8000f5c:	6193      	str	r3, [r2, #24]
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000f5e:	69a3      	ldr	r3, [r4, #24]
 8000f60:	1e5a      	subs	r2, r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8000f62:	69e3      	ldr	r3, [r4, #28]
 8000f64:	3b01      	subs	r3, #1
 8000f66:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000f68:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8000f6c:	6a22      	ldr	r2, [r4, #32]
 8000f6e:	3a01      	subs	r2, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8000f70:	4313      	orrs	r3, r2
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8000f72:	6962      	ldr	r2, [r4, #20]
 8000f74:	3a01      	subs	r2, #1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000f76:	6821      	ldr	r1, [r4, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8000f78:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000f7c:	61cb      	str	r3, [r1, #28]
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8000f7e:	68a3      	ldr	r3, [r4, #8]
 8000f80:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8000f84:	d062      	beq.n	800104c <HAL_FDCAN_Init+0x258>
  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8000f86:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8000f88:	b133      	cbz	r3, 8000f98 <HAL_FDCAN_Init+0x1a4>
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8000f8a:	6822      	ldr	r2, [r4, #0]
 8000f8c:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 8000f90:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 8000f92:	430b      	orrs	r3, r1
 8000f94:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8000f98:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8000f9a:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8000f9c:	42d3      	cmn	r3, r2
 8000f9e:	d00d      	beq.n	8000fbc <HAL_FDCAN_Init+0x1c8>
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8000fa0:	6821      	ldr	r1, [r4, #0]
 8000fa2:	f8d1 30c8 	ldr.w	r3, [r1, #200]	@ 0xc8
 8000fa6:	f023 0307 	bic.w	r3, r3, #7
 8000faa:	6ea2      	ldr	r2, [r4, #104]	@ 0x68
 8000fac:	a814      	add	r0, sp, #80	@ 0x50
 8000fae:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8000fb2:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 8000fb6:	4313      	orrs	r3, r2
 8000fb8:	f8c1 30c8 	str.w	r3, [r1, #200]	@ 0xc8
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8000fbc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8000fbe:	b16b      	cbz	r3, 8000fdc <HAL_FDCAN_Init+0x1e8>
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8000fc0:	6821      	ldr	r1, [r4, #0]
 8000fc2:	f8d1 30bc 	ldr.w	r3, [r1, #188]	@ 0xbc
 8000fc6:	f023 0307 	bic.w	r3, r3, #7
 8000fca:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8000fcc:	a814      	add	r0, sp, #80	@ 0x50
 8000fce:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8000fd2:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 8000fd6:	4313      	orrs	r3, r2
 8000fd8:	f8c1 30bc 	str.w	r3, [r1, #188]	@ 0xbc
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8000fdc:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8000fde:	b173      	cbz	r3, 8000ffe <HAL_FDCAN_Init+0x20a>
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8000fe0:	6821      	ldr	r1, [r4, #0]
 8000fe2:	f8d1 30bc 	ldr.w	r3, [r1, #188]	@ 0xbc
 8000fe6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8000fea:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
 8000fec:	a814      	add	r0, sp, #80	@ 0x50
 8000fee:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8000ff2:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 8000ff6:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8000ffa:	f8c1 30bc 	str.w	r3, [r1, #188]	@ 0xbc
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8000ffe:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8001000:	b173      	cbz	r3, 8001020 <HAL_FDCAN_Init+0x22c>
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8001002:	6821      	ldr	r1, [r4, #0]
 8001004:	f8d1 30bc 	ldr.w	r3, [r1, #188]	@ 0xbc
 8001008:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800100c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800100e:	a814      	add	r0, sp, #80	@ 0x50
 8001010:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8001014:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 8001018:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800101c:	f8c1 30bc 	str.w	r3, [r1, #188]	@ 0xbc
  if (hfdcan->Instance == FDCAN1)
 8001020:	6822      	ldr	r2, [r4, #0]
 8001022:	4b18      	ldr	r3, [pc, #96]	@ (8001084 <HAL_FDCAN_Init+0x290>)
 8001024:	429a      	cmp	r2, r3
 8001026:	d022      	beq.n	800106e <HAL_FDCAN_Init+0x27a>
  hfdcan->LatestTxFifoQRequest = 0U;
 8001028:	2300      	movs	r3, #0
 800102a:	f8c4 3094 	str.w	r3, [r4, #148]	@ 0x94
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800102e:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8001032:	2301      	movs	r3, #1
 8001034:	f884 3098 	strb.w	r3, [r4, #152]	@ 0x98
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8001038:	4620      	mov	r0, r4
 800103a:	f7ff fdf1 	bl	8000c20 <FDCAN_CalcultateRamBlockAddresses>
  return status;
 800103e:	e707      	b.n	8000e50 <HAL_FDCAN_Init+0x5c>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001040:	6822      	ldr	r2, [r4, #0]
 8001042:	6993      	ldr	r3, [r2, #24]
 8001044:	f043 0320 	orr.w	r3, r3, #32
 8001048:	6193      	str	r3, [r2, #24]
 800104a:	e788      	b.n	8000f5e <HAL_FDCAN_Init+0x16a>
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800104c:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800104e:	3b01      	subs	r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001050:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8001052:	3a01      	subs	r2, #1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001054:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001058:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800105a:	3a01      	subs	r2, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800105c:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8001060:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8001062:	3a01      	subs	r2, #1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001064:	6821      	ldr	r1, [r4, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001066:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800106a:	60cb      	str	r3, [r1, #12]
 800106c:	e78b      	b.n	8000f86 <HAL_FDCAN_Init+0x192>
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 800106e:	6862      	ldr	r2, [r4, #4]
 8001070:	6893      	ldr	r3, [r2, #8]
 8001072:	f023 0303 	bic.w	r3, r3, #3
 8001076:	6093      	str	r3, [r2, #8]
 8001078:	e7d6      	b.n	8001028 <HAL_FDCAN_Init+0x234>
    return HAL_ERROR;
 800107a:	2001      	movs	r0, #1
 800107c:	e6e8      	b.n	8000e50 <HAL_FDCAN_Init+0x5c>
 800107e:	bf00      	nop
 8001080:	080083f8 	.word	0x080083f8
 8001084:	4000a000 	.word	0x4000a000

08001088 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001088:	b5f0      	push	{r4, r5, r6, r7, lr}
 800108a:	b083      	sub	sp, #12
  uint32_t position = 0x00U;
 800108c:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800108e:	e06b      	b.n	8001168 <HAL_GPIO_Init+0xe0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001090:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001092:	005e      	lsls	r6, r3, #1
 8001094:	2403      	movs	r4, #3
 8001096:	40b4      	lsls	r4, r6
 8001098:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 800109c:	68cc      	ldr	r4, [r1, #12]
 800109e:	40b4      	lsls	r4, r6
 80010a0:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 80010a2:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010a4:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80010a6:	ea25 050c 	bic.w	r5, r5, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80010aa:	684c      	ldr	r4, [r1, #4]
 80010ac:	f3c4 1400 	ubfx	r4, r4, #4, #1
 80010b0:	409c      	lsls	r4, r3
 80010b2:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 80010b4:	6044      	str	r4, [r0, #4]
 80010b6:	e069      	b.n	800118c <HAL_GPIO_Init+0x104>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80010b8:	08dd      	lsrs	r5, r3, #3
 80010ba:	3508      	adds	r5, #8
 80010bc:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80010c0:	f003 0c07 	and.w	ip, r3, #7
 80010c4:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80010c8:	f04f 0e0f 	mov.w	lr, #15
 80010cc:	fa0e fe0c 	lsl.w	lr, lr, ip
 80010d0:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80010d4:	690c      	ldr	r4, [r1, #16]
 80010d6:	fa04 f40c 	lsl.w	r4, r4, ip
 80010da:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3U] = temp;
 80010de:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 80010e2:	e06b      	b.n	80011bc <HAL_GPIO_Init+0x134>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80010e4:	2409      	movs	r4, #9
 80010e6:	e000      	b.n	80010ea <HAL_GPIO_Init+0x62>
 80010e8:	2400      	movs	r4, #0
 80010ea:	fa04 f40e 	lsl.w	r4, r4, lr
 80010ee:	432c      	orrs	r4, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 80010f0:	f10c 0c02 	add.w	ip, ip, #2
 80010f4:	4d69      	ldr	r5, [pc, #420]	@ (800129c <HAL_GPIO_Init+0x214>)
 80010f6:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80010fa:	f04f 44b0 	mov.w	r4, #1476395008	@ 0x58000000
 80010fe:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8001100:	43d4      	mvns	r4, r2
 8001102:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001106:	684f      	ldr	r7, [r1, #4]
 8001108:	f417 1f80 	tst.w	r7, #1048576	@ 0x100000
 800110c:	d001      	beq.n	8001112 <HAL_GPIO_Init+0x8a>
        {
          temp |= iocurrent;
 800110e:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 8001112:	f04f 45b0 	mov.w	r5, #1476395008	@ 0x58000000
 8001116:	602e      	str	r6, [r5, #0]

        temp = EXTI->FTSR1;
 8001118:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 800111a:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800111e:	684f      	ldr	r7, [r1, #4]
 8001120:	f417 1f00 	tst.w	r7, #2097152	@ 0x200000
 8001124:	d001      	beq.n	800112a <HAL_GPIO_Init+0xa2>
        {
          temp |= iocurrent;
 8001126:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 800112a:	f04f 45b0 	mov.w	r5, #1476395008	@ 0x58000000
 800112e:	606e      	str	r6, [r5, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001130:	f8d5 5084 	ldr.w	r5, [r5, #132]	@ 0x84
        temp &= ~(iocurrent);
 8001134:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001138:	684f      	ldr	r7, [r1, #4]
 800113a:	f417 3f00 	tst.w	r7, #131072	@ 0x20000
 800113e:	d001      	beq.n	8001144 <HAL_GPIO_Init+0xbc>
        {
          temp |= iocurrent;
 8001140:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001144:	f04f 45b0 	mov.w	r5, #1476395008	@ 0x58000000
 8001148:	f8c5 6084 	str.w	r6, [r5, #132]	@ 0x84

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800114c:	f8d5 5080 	ldr.w	r5, [r5, #128]	@ 0x80
        temp &= ~(iocurrent);
 8001150:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001152:	684e      	ldr	r6, [r1, #4]
 8001154:	f416 3f80 	tst.w	r6, #65536	@ 0x10000
 8001158:	d001      	beq.n	800115e <HAL_GPIO_Init+0xd6>
        {
          temp |= iocurrent;
 800115a:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800115e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001162:	f8c2 4080 	str.w	r4, [r2, #128]	@ 0x80
      }
    }

    position++;
 8001166:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001168:	680a      	ldr	r2, [r1, #0]
 800116a:	fa32 f403 	lsrs.w	r4, r2, r3
 800116e:	f000 8092 	beq.w	8001296 <HAL_GPIO_Init+0x20e>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001172:	f04f 0c01 	mov.w	ip, #1
 8001176:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0x00U)
 800117a:	ea1c 0202 	ands.w	r2, ip, r2
 800117e:	d0f2      	beq.n	8001166 <HAL_GPIO_Init+0xde>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001180:	684c      	ldr	r4, [r1, #4]
 8001182:	f004 0403 	and.w	r4, r4, #3
 8001186:	3c01      	subs	r4, #1
 8001188:	2c01      	cmp	r4, #1
 800118a:	d981      	bls.n	8001090 <HAL_GPIO_Init+0x8>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800118c:	684c      	ldr	r4, [r1, #4]
 800118e:	f004 0403 	and.w	r4, r4, #3
 8001192:	2c03      	cmp	r4, #3
 8001194:	d00c      	beq.n	80011b0 <HAL_GPIO_Init+0x128>
      temp = GPIOx->PUPDR;
 8001196:	68c4      	ldr	r4, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001198:	005d      	lsls	r5, r3, #1
 800119a:	f04f 0c03 	mov.w	ip, #3
 800119e:	fa0c fc05 	lsl.w	ip, ip, r5
 80011a2:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80011a6:	688c      	ldr	r4, [r1, #8]
 80011a8:	40ac      	lsls	r4, r5
 80011aa:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->PUPDR = temp;
 80011ae:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011b0:	684c      	ldr	r4, [r1, #4]
 80011b2:	f004 0403 	and.w	r4, r4, #3
 80011b6:	2c02      	cmp	r4, #2
 80011b8:	f43f af7e 	beq.w	80010b8 <HAL_GPIO_Init+0x30>
      temp = GPIOx->MODER;
 80011bc:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80011be:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 80011c2:	f04f 0c03 	mov.w	ip, #3
 80011c6:	fa0c fc0e 	lsl.w	ip, ip, lr
 80011ca:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80011ce:	684c      	ldr	r4, [r1, #4]
 80011d0:	f004 0403 	and.w	r4, r4, #3
 80011d4:	fa04 f40e 	lsl.w	r4, r4, lr
 80011d8:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 80011dc:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80011de:	684c      	ldr	r4, [r1, #4]
 80011e0:	f414 3f40 	tst.w	r4, #196608	@ 0x30000
 80011e4:	d0bf      	beq.n	8001166 <HAL_GPIO_Init+0xde>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011e6:	4c2e      	ldr	r4, [pc, #184]	@ (80012a0 <HAL_GPIO_Init+0x218>)
 80011e8:	f8d4 50f4 	ldr.w	r5, [r4, #244]	@ 0xf4
 80011ec:	f045 0502 	orr.w	r5, r5, #2
 80011f0:	f8c4 50f4 	str.w	r5, [r4, #244]	@ 0xf4
 80011f4:	f8d4 40f4 	ldr.w	r4, [r4, #244]	@ 0xf4
 80011f8:	f004 0402 	and.w	r4, r4, #2
 80011fc:	9401      	str	r4, [sp, #4]
 80011fe:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8001200:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 8001204:	f10c 0502 	add.w	r5, ip, #2
 8001208:	4c24      	ldr	r4, [pc, #144]	@ (800129c <HAL_GPIO_Init+0x214>)
 800120a:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800120e:	f003 0e03 	and.w	lr, r3, #3
 8001212:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8001216:	240f      	movs	r4, #15
 8001218:	fa04 f40e 	lsl.w	r4, r4, lr
 800121c:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001220:	4c20      	ldr	r4, [pc, #128]	@ (80012a4 <HAL_GPIO_Init+0x21c>)
 8001222:	42a0      	cmp	r0, r4
 8001224:	f43f af60 	beq.w	80010e8 <HAL_GPIO_Init+0x60>
 8001228:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800122c:	42a0      	cmp	r0, r4
 800122e:	d022      	beq.n	8001276 <HAL_GPIO_Init+0x1ee>
 8001230:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8001234:	42a0      	cmp	r0, r4
 8001236:	d020      	beq.n	800127a <HAL_GPIO_Init+0x1f2>
 8001238:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800123c:	42a0      	cmp	r0, r4
 800123e:	d01e      	beq.n	800127e <HAL_GPIO_Init+0x1f6>
 8001240:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8001244:	42a0      	cmp	r0, r4
 8001246:	d01c      	beq.n	8001282 <HAL_GPIO_Init+0x1fa>
 8001248:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800124c:	42a0      	cmp	r0, r4
 800124e:	d01a      	beq.n	8001286 <HAL_GPIO_Init+0x1fe>
 8001250:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8001254:	42a0      	cmp	r0, r4
 8001256:	d018      	beq.n	800128a <HAL_GPIO_Init+0x202>
 8001258:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800125c:	42a0      	cmp	r0, r4
 800125e:	d016      	beq.n	800128e <HAL_GPIO_Init+0x206>
 8001260:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8001264:	42a0      	cmp	r0, r4
 8001266:	d014      	beq.n	8001292 <HAL_GPIO_Init+0x20a>
 8001268:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800126c:	42a0      	cmp	r0, r4
 800126e:	f43f af39 	beq.w	80010e4 <HAL_GPIO_Init+0x5c>
 8001272:	240a      	movs	r4, #10
 8001274:	e739      	b.n	80010ea <HAL_GPIO_Init+0x62>
 8001276:	2401      	movs	r4, #1
 8001278:	e737      	b.n	80010ea <HAL_GPIO_Init+0x62>
 800127a:	2402      	movs	r4, #2
 800127c:	e735      	b.n	80010ea <HAL_GPIO_Init+0x62>
 800127e:	2403      	movs	r4, #3
 8001280:	e733      	b.n	80010ea <HAL_GPIO_Init+0x62>
 8001282:	2404      	movs	r4, #4
 8001284:	e731      	b.n	80010ea <HAL_GPIO_Init+0x62>
 8001286:	2405      	movs	r4, #5
 8001288:	e72f      	b.n	80010ea <HAL_GPIO_Init+0x62>
 800128a:	2406      	movs	r4, #6
 800128c:	e72d      	b.n	80010ea <HAL_GPIO_Init+0x62>
 800128e:	2407      	movs	r4, #7
 8001290:	e72b      	b.n	80010ea <HAL_GPIO_Init+0x62>
 8001292:	2408      	movs	r4, #8
 8001294:	e729      	b.n	80010ea <HAL_GPIO_Init+0x62>
  }
}
 8001296:	b003      	add	sp, #12
 8001298:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800129a:	bf00      	nop
 800129c:	58000400 	.word	0x58000400
 80012a0:	58024400 	.word	0x58024400
 80012a4:	58020000 	.word	0x58020000

080012a8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80012a8:	b10a      	cbz	r2, 80012ae <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 80012aa:	6181      	str	r1, [r0, #24]
 80012ac:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80012ae:	0409      	lsls	r1, r1, #16
 80012b0:	6181      	str	r1, [r0, #24]
  }
}
 80012b2:	4770      	bx	lr

080012b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012b4:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012b6:	4b07      	ldr	r3, [pc, #28]	@ (80012d4 <HAL_MspInit+0x20>)
 80012b8:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 80012bc:	f042 0202 	orr.w	r2, r2, #2
 80012c0:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
 80012c4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80012c8:	f003 0302 	and.w	r3, r3, #2
 80012cc:	9301      	str	r3, [sp, #4]
 80012ce:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012d0:	b002      	add	sp, #8
 80012d2:	4770      	bx	lr
 80012d4:	58024400 	.word	0x58024400

080012d8 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 80012d8:	b510      	push	{r4, lr}
 80012da:	b0b8      	sub	sp, #224	@ 0xe0
 80012dc:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012de:	2100      	movs	r1, #0
 80012e0:	9133      	str	r1, [sp, #204]	@ 0xcc
 80012e2:	9134      	str	r1, [sp, #208]	@ 0xd0
 80012e4:	9135      	str	r1, [sp, #212]	@ 0xd4
 80012e6:	9136      	str	r1, [sp, #216]	@ 0xd8
 80012e8:	9137      	str	r1, [sp, #220]	@ 0xdc
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80012ea:	22c0      	movs	r2, #192	@ 0xc0
 80012ec:	a802      	add	r0, sp, #8
 80012ee:	f006 feb4 	bl	800805a <memset>
  if(hfdcan->Instance==FDCAN2)
 80012f2:	6822      	ldr	r2, [r4, #0]
 80012f4:	4b1d      	ldr	r3, [pc, #116]	@ (800136c <HAL_FDCAN_MspInit+0x94>)
 80012f6:	429a      	cmp	r2, r3
 80012f8:	d001      	beq.n	80012fe <HAL_FDCAN_MspInit+0x26>

    /* USER CODE END FDCAN2_MspInit 1 */

  }

}
 80012fa:	b038      	add	sp, #224	@ 0xe0
 80012fc:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80012fe:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001302:	2300      	movs	r3, #0
 8001304:	e9cd 2302 	strd	r2, r3, [sp, #8]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8001308:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800130c:	931e      	str	r3, [sp, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800130e:	a802      	add	r0, sp, #8
 8001310:	f001 fff2 	bl	80032f8 <HAL_RCCEx_PeriphCLKConfig>
 8001314:	bb38      	cbnz	r0, 8001366 <HAL_FDCAN_MspInit+0x8e>
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001316:	4b16      	ldr	r3, [pc, #88]	@ (8001370 <HAL_FDCAN_MspInit+0x98>)
 8001318:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
 800131c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001320:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
 8001324:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
 8001328:	f402 7280 	and.w	r2, r2, #256	@ 0x100
 800132c:	9200      	str	r2, [sp, #0]
 800132e:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001330:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001334:	f042 0202 	orr.w	r2, r2, #2
 8001338:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800133c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001340:	f003 0302 	and.w	r3, r3, #2
 8001344:	9301      	str	r3, [sp, #4]
 8001346:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = TPU_CAN_RX_Pin|TPU_CAN_TX_Pin;
 8001348:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800134c:	9333      	str	r3, [sp, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800134e:	2302      	movs	r3, #2
 8001350:	9334      	str	r3, [sp, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001352:	2300      	movs	r3, #0
 8001354:	9335      	str	r3, [sp, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001356:	9336      	str	r3, [sp, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8001358:	2309      	movs	r3, #9
 800135a:	9337      	str	r3, [sp, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800135c:	a933      	add	r1, sp, #204	@ 0xcc
 800135e:	4805      	ldr	r0, [pc, #20]	@ (8001374 <HAL_FDCAN_MspInit+0x9c>)
 8001360:	f7ff fe92 	bl	8001088 <HAL_GPIO_Init>
}
 8001364:	e7c9      	b.n	80012fa <HAL_FDCAN_MspInit+0x22>
      Error_Handler();
 8001366:	f7ff f8e7 	bl	8000538 <Error_Handler>
 800136a:	e7d4      	b.n	8001316 <HAL_FDCAN_MspInit+0x3e>
 800136c:	4000a400 	.word	0x4000a400
 8001370:	58024400 	.word	0x58024400
 8001374:	58020400 	.word	0x58020400

08001378 <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8001378:	b5f0      	push	{r4, r5, r6, r7, lr}
 800137a:	b0bd      	sub	sp, #244	@ 0xf4
 800137c:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800137e:	2100      	movs	r1, #0
 8001380:	9137      	str	r1, [sp, #220]	@ 0xdc
 8001382:	9138      	str	r1, [sp, #224]	@ 0xe0
 8001384:	9139      	str	r1, [sp, #228]	@ 0xe4
 8001386:	913a      	str	r1, [sp, #232]	@ 0xe8
 8001388:	913b      	str	r1, [sp, #236]	@ 0xec
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800138a:	22c0      	movs	r2, #192	@ 0xc0
 800138c:	a806      	add	r0, sp, #24
 800138e:	f006 fe64 	bl	800805a <memset>
  if(hqspi->Instance==QUADSPI)
 8001392:	6822      	ldr	r2, [r4, #0]
 8001394:	4b3e      	ldr	r3, [pc, #248]	@ (8001490 <HAL_QSPI_MspInit+0x118>)
 8001396:	429a      	cmp	r2, r3
 8001398:	d001      	beq.n	800139e <HAL_QSPI_MspInit+0x26>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 800139a:	b03d      	add	sp, #244	@ 0xf4
 800139c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
 800139e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80013a2:	2300      	movs	r3, #0
 80013a4:	e9cd 2306 	strd	r2, r3, [sp, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80013a8:	a806      	add	r0, sp, #24
 80013aa:	f001 ffa5 	bl	80032f8 <HAL_RCCEx_PeriphCLKConfig>
 80013ae:	2800      	cmp	r0, #0
 80013b0:	d16a      	bne.n	8001488 <HAL_QSPI_MspInit+0x110>
    __HAL_RCC_QSPI_CLK_ENABLE();
 80013b2:	4b38      	ldr	r3, [pc, #224]	@ (8001494 <HAL_QSPI_MspInit+0x11c>)
 80013b4:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 80013b8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80013bc:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
 80013c0:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 80013c4:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 80013c8:	9201      	str	r2, [sp, #4]
 80013ca:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80013cc:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80013d0:	f042 0210 	orr.w	r2, r2, #16
 80013d4:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80013d8:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80013dc:	f002 0210 	and.w	r2, r2, #16
 80013e0:	9202      	str	r2, [sp, #8]
 80013e2:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013e4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80013e8:	f042 0201 	orr.w	r2, r2, #1
 80013ec:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80013f0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80013f4:	f002 0201 	and.w	r2, r2, #1
 80013f8:	9203      	str	r2, [sp, #12]
 80013fa:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013fc:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001400:	f042 0202 	orr.w	r2, r2, #2
 8001404:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001408:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800140c:	f002 0202 	and.w	r2, r2, #2
 8001410:	9204      	str	r2, [sp, #16]
 8001412:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001414:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001418:	f042 0208 	orr.w	r2, r2, #8
 800141c:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001420:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001424:	f003 0308 	and.w	r3, r3, #8
 8001428:	9305      	str	r3, [sp, #20]
 800142a:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Pin = FLASH_IO2_Pin;
 800142c:	2304      	movs	r3, #4
 800142e:	9337      	str	r3, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001430:	2502      	movs	r5, #2
 8001432:	9538      	str	r5, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001434:	2400      	movs	r4, #0
 8001436:	9439      	str	r4, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001438:	943a      	str	r4, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 800143a:	2709      	movs	r7, #9
 800143c:	973b      	str	r7, [sp, #236]	@ 0xec
    HAL_GPIO_Init(FLASH_IO2_GPIO_Port, &GPIO_InitStruct);
 800143e:	ae37      	add	r6, sp, #220	@ 0xdc
 8001440:	4631      	mov	r1, r6
 8001442:	4815      	ldr	r0, [pc, #84]	@ (8001498 <HAL_QSPI_MspInit+0x120>)
 8001444:	f7ff fe20 	bl	8001088 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = FLASH_IO3_Pin;
 8001448:	9537      	str	r5, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800144a:	9538      	str	r5, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144c:	9439      	str	r4, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800144e:	943a      	str	r4, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001450:	973b      	str	r7, [sp, #236]	@ 0xec
    HAL_GPIO_Init(FLASH_IO3_GPIO_Port, &GPIO_InitStruct);
 8001452:	4631      	mov	r1, r6
 8001454:	4811      	ldr	r0, [pc, #68]	@ (800149c <HAL_QSPI_MspInit+0x124>)
 8001456:	f7ff fe17 	bl	8001088 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = FLASH_SCK_Pin|FLASH_CS_Pin;
 800145a:	f240 4304 	movw	r3, #1028	@ 0x404
 800145e:	9337      	str	r3, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001460:	9538      	str	r5, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001462:	9439      	str	r4, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001464:	943a      	str	r4, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001466:	973b      	str	r7, [sp, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001468:	4631      	mov	r1, r6
 800146a:	480d      	ldr	r0, [pc, #52]	@ (80014a0 <HAL_QSPI_MspInit+0x128>)
 800146c:	f7ff fe0c 	bl	8001088 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = FLASH_IO0_Pin|FLASH_IO1_Pin;
 8001470:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001474:	9337      	str	r3, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001476:	9538      	str	r5, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001478:	9439      	str	r4, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800147a:	943a      	str	r4, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 800147c:	973b      	str	r7, [sp, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800147e:	4631      	mov	r1, r6
 8001480:	4808      	ldr	r0, [pc, #32]	@ (80014a4 <HAL_QSPI_MspInit+0x12c>)
 8001482:	f7ff fe01 	bl	8001088 <HAL_GPIO_Init>
}
 8001486:	e788      	b.n	800139a <HAL_QSPI_MspInit+0x22>
      Error_Handler();
 8001488:	f7ff f856 	bl	8000538 <Error_Handler>
 800148c:	e791      	b.n	80013b2 <HAL_QSPI_MspInit+0x3a>
 800148e:	bf00      	nop
 8001490:	52005000 	.word	0x52005000
 8001494:	58024400 	.word	0x58024400
 8001498:	58021000 	.word	0x58021000
 800149c:	58020000 	.word	0x58020000
 80014a0:	58020400 	.word	0x58020400
 80014a4:	58020c00 	.word	0x58020c00

080014a8 <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 80014a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80014ac:	b0ba      	sub	sp, #232	@ 0xe8
 80014ae:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014b0:	2100      	movs	r1, #0
 80014b2:	9135      	str	r1, [sp, #212]	@ 0xd4
 80014b4:	9136      	str	r1, [sp, #216]	@ 0xd8
 80014b6:	9137      	str	r1, [sp, #220]	@ 0xdc
 80014b8:	9138      	str	r1, [sp, #224]	@ 0xe0
 80014ba:	9139      	str	r1, [sp, #228]	@ 0xe4
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80014bc:	22c0      	movs	r2, #192	@ 0xc0
 80014be:	a804      	add	r0, sp, #16
 80014c0:	f006 fdcb 	bl	800805a <memset>
  if(hsd->Instance==SDMMC1)
 80014c4:	6822      	ldr	r2, [r4, #0]
 80014c6:	4b2b      	ldr	r3, [pc, #172]	@ (8001574 <HAL_SD_MspInit+0xcc>)
 80014c8:	429a      	cmp	r2, r3
 80014ca:	d002      	beq.n	80014d2 <HAL_SD_MspInit+0x2a>

    /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 80014cc:	b03a      	add	sp, #232	@ 0xe8
 80014ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 80014d2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80014d6:	2300      	movs	r3, #0
 80014d8:	e9cd 2304 	strd	r2, r3, [sp, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80014dc:	a804      	add	r0, sp, #16
 80014de:	f001 ff0b 	bl	80032f8 <HAL_RCCEx_PeriphCLKConfig>
 80014e2:	2800      	cmp	r0, #0
 80014e4:	d142      	bne.n	800156c <HAL_SD_MspInit+0xc4>
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 80014e6:	4b24      	ldr	r3, [pc, #144]	@ (8001578 <HAL_SD_MspInit+0xd0>)
 80014e8:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 80014ec:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80014f0:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
 80014f4:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 80014f8:	f402 3280 	and.w	r2, r2, #65536	@ 0x10000
 80014fc:	9201      	str	r2, [sp, #4]
 80014fe:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001500:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001504:	f042 0204 	orr.w	r2, r2, #4
 8001508:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800150c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001510:	f002 0204 	and.w	r2, r2, #4
 8001514:	9202      	str	r2, [sp, #8]
 8001516:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001518:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800151c:	f042 0208 	orr.w	r2, r2, #8
 8001520:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001524:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001528:	f003 0308 	and.w	r3, r3, #8
 800152c:	9303      	str	r3, [sp, #12]
 800152e:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = SD_DAT0_Pin|SD_DAT1_Pin|SD_DAT2_Pin|SD_DAT3_Pin
 8001530:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8001534:	9335      	str	r3, [sp, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001536:	f04f 0802 	mov.w	r8, #2
 800153a:	f8cd 80d8 	str.w	r8, [sp, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800153e:	2700      	movs	r7, #0
 8001540:	9737      	str	r7, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001542:	2603      	movs	r6, #3
 8001544:	9638      	str	r6, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8001546:	250c      	movs	r5, #12
 8001548:	9539      	str	r5, [sp, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800154a:	ac35      	add	r4, sp, #212	@ 0xd4
 800154c:	4621      	mov	r1, r4
 800154e:	480b      	ldr	r0, [pc, #44]	@ (800157c <HAL_SD_MspInit+0xd4>)
 8001550:	f7ff fd9a 	bl	8001088 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SD_CMD_Pin;
 8001554:	2304      	movs	r3, #4
 8001556:	9335      	str	r3, [sp, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001558:	f8cd 80d8 	str.w	r8, [sp, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800155c:	9737      	str	r7, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800155e:	9638      	str	r6, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8001560:	9539      	str	r5, [sp, #228]	@ 0xe4
    HAL_GPIO_Init(SD_CMD_GPIO_Port, &GPIO_InitStruct);
 8001562:	4621      	mov	r1, r4
 8001564:	4806      	ldr	r0, [pc, #24]	@ (8001580 <HAL_SD_MspInit+0xd8>)
 8001566:	f7ff fd8f 	bl	8001088 <HAL_GPIO_Init>
}
 800156a:	e7af      	b.n	80014cc <HAL_SD_MspInit+0x24>
      Error_Handler();
 800156c:	f7fe ffe4 	bl	8000538 <Error_Handler>
 8001570:	e7b9      	b.n	80014e6 <HAL_SD_MspInit+0x3e>
 8001572:	bf00      	nop
 8001574:	52007000 	.word	0x52007000
 8001578:	58024400 	.word	0x58024400
 800157c:	58020800 	.word	0x58020800
 8001580:	58020c00 	.word	0x58020c00

08001584 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001584:	b570      	push	{r4, r5, r6, lr}
 8001586:	b0be      	sub	sp, #248	@ 0xf8
 8001588:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800158a:	2100      	movs	r1, #0
 800158c:	9139      	str	r1, [sp, #228]	@ 0xe4
 800158e:	913a      	str	r1, [sp, #232]	@ 0xe8
 8001590:	913b      	str	r1, [sp, #236]	@ 0xec
 8001592:	913c      	str	r1, [sp, #240]	@ 0xf0
 8001594:	913d      	str	r1, [sp, #244]	@ 0xf4
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001596:	22c0      	movs	r2, #192	@ 0xc0
 8001598:	a808      	add	r0, sp, #32
 800159a:	f006 fd5e 	bl	800805a <memset>
  if(hspi->Instance==SPI1)
 800159e:	6823      	ldr	r3, [r4, #0]
 80015a0:	4a5f      	ldr	r2, [pc, #380]	@ (8001720 <HAL_SPI_MspInit+0x19c>)
 80015a2:	4293      	cmp	r3, r2
 80015a4:	d008      	beq.n	80015b8 <HAL_SPI_MspInit+0x34>

    /* USER CODE BEGIN SPI1_MspInit 1 */

    /* USER CODE END SPI1_MspInit 1 */
  }
  else if(hspi->Instance==SPI3)
 80015a6:	4a5f      	ldr	r2, [pc, #380]	@ (8001724 <HAL_SPI_MspInit+0x1a0>)
 80015a8:	4293      	cmp	r3, r2
 80015aa:	d038      	beq.n	800161e <HAL_SPI_MspInit+0x9a>

    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }
  else if(hspi->Instance==SPI4)
 80015ac:	4a5e      	ldr	r2, [pc, #376]	@ (8001728 <HAL_SPI_MspInit+0x1a4>)
 80015ae:	4293      	cmp	r3, r2
 80015b0:	f000 8081 	beq.w	80016b6 <HAL_SPI_MspInit+0x132>
    /* USER CODE BEGIN SPI4_MspInit 1 */

    /* USER CODE END SPI4_MspInit 1 */
  }

}
 80015b4:	b03e      	add	sp, #248	@ 0xf8
 80015b6:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 80015b8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80015bc:	2300      	movs	r3, #0
 80015be:	e9cd 2308 	strd	r2, r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80015c2:	a808      	add	r0, sp, #32
 80015c4:	f001 fe98 	bl	80032f8 <HAL_RCCEx_PeriphCLKConfig>
 80015c8:	bb30      	cbnz	r0, 8001618 <HAL_SPI_MspInit+0x94>
    __HAL_RCC_SPI1_CLK_ENABLE();
 80015ca:	4b58      	ldr	r3, [pc, #352]	@ (800172c <HAL_SPI_MspInit+0x1a8>)
 80015cc:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80015d0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80015d4:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 80015d8:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80015dc:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80015e0:	9201      	str	r2, [sp, #4]
 80015e2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015e4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80015e8:	f042 0201 	orr.w	r2, r2, #1
 80015ec:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80015f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015f4:	f003 0301 	and.w	r3, r3, #1
 80015f8:	9302      	str	r3, [sp, #8]
 80015fa:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = RF_SCK_Pin|RF_MISO_Pin|RF_MOSI_Pin;
 80015fc:	23e0      	movs	r3, #224	@ 0xe0
 80015fe:	9339      	str	r3, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001600:	2302      	movs	r3, #2
 8001602:	933a      	str	r3, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001604:	2300      	movs	r3, #0
 8001606:	933b      	str	r3, [sp, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001608:	933c      	str	r3, [sp, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800160a:	2305      	movs	r3, #5
 800160c:	933d      	str	r3, [sp, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800160e:	a939      	add	r1, sp, #228	@ 0xe4
 8001610:	4847      	ldr	r0, [pc, #284]	@ (8001730 <HAL_SPI_MspInit+0x1ac>)
 8001612:	f7ff fd39 	bl	8001088 <HAL_GPIO_Init>
 8001616:	e7cd      	b.n	80015b4 <HAL_SPI_MspInit+0x30>
      Error_Handler();
 8001618:	f7fe ff8e 	bl	8000538 <Error_Handler>
 800161c:	e7d5      	b.n	80015ca <HAL_SPI_MspInit+0x46>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 800161e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001622:	2300      	movs	r3, #0
 8001624:	e9cd 2308 	strd	r2, r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001628:	a808      	add	r0, sp, #32
 800162a:	f001 fe65 	bl	80032f8 <HAL_RCCEx_PeriphCLKConfig>
 800162e:	2800      	cmp	r0, #0
 8001630:	d13e      	bne.n	80016b0 <HAL_SPI_MspInit+0x12c>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001632:	4b3e      	ldr	r3, [pc, #248]	@ (800172c <HAL_SPI_MspInit+0x1a8>)
 8001634:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8001638:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800163c:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 8001640:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8001644:	f402 4200 	and.w	r2, r2, #32768	@ 0x8000
 8001648:	9203      	str	r2, [sp, #12]
 800164a:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800164c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001650:	f042 0208 	orr.w	r2, r2, #8
 8001654:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001658:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800165c:	f002 0208 	and.w	r2, r2, #8
 8001660:	9204      	str	r2, [sp, #16]
 8001662:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001664:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001668:	f042 0202 	orr.w	r2, r2, #2
 800166c:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001670:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001674:	f003 0302 	and.w	r3, r3, #2
 8001678:	9305      	str	r3, [sp, #20]
 800167a:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Pin = GPS_MOSI_Pin;
 800167c:	2340      	movs	r3, #64	@ 0x40
 800167e:	9339      	str	r3, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001680:	2602      	movs	r6, #2
 8001682:	963a      	str	r6, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001684:	2400      	movs	r4, #0
 8001686:	943b      	str	r4, [sp, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001688:	943c      	str	r4, [sp, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI3;
 800168a:	2305      	movs	r3, #5
 800168c:	933d      	str	r3, [sp, #244]	@ 0xf4
    HAL_GPIO_Init(GPS_MOSI_GPIO_Port, &GPIO_InitStruct);
 800168e:	ad39      	add	r5, sp, #228	@ 0xe4
 8001690:	4629      	mov	r1, r5
 8001692:	4828      	ldr	r0, [pc, #160]	@ (8001734 <HAL_SPI_MspInit+0x1b0>)
 8001694:	f7ff fcf8 	bl	8001088 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPS_SCK_Pin|GPS_MISO_Pin;
 8001698:	2318      	movs	r3, #24
 800169a:	9339      	str	r3, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800169c:	963a      	str	r6, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800169e:	943b      	str	r4, [sp, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016a0:	943c      	str	r4, [sp, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80016a2:	2306      	movs	r3, #6
 80016a4:	933d      	str	r3, [sp, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016a6:	4629      	mov	r1, r5
 80016a8:	4823      	ldr	r0, [pc, #140]	@ (8001738 <HAL_SPI_MspInit+0x1b4>)
 80016aa:	f7ff fced 	bl	8001088 <HAL_GPIO_Init>
 80016ae:	e781      	b.n	80015b4 <HAL_SPI_MspInit+0x30>
      Error_Handler();
 80016b0:	f7fe ff42 	bl	8000538 <Error_Handler>
 80016b4:	e7bd      	b.n	8001632 <HAL_SPI_MspInit+0xae>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 80016b6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80016ba:	2300      	movs	r3, #0
 80016bc:	e9cd 2308 	strd	r2, r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80016c0:	a808      	add	r0, sp, #32
 80016c2:	f001 fe19 	bl	80032f8 <HAL_RCCEx_PeriphCLKConfig>
 80016c6:	bb38      	cbnz	r0, 8001718 <HAL_SPI_MspInit+0x194>
    __HAL_RCC_SPI4_CLK_ENABLE();
 80016c8:	4b18      	ldr	r3, [pc, #96]	@ (800172c <HAL_SPI_MspInit+0x1a8>)
 80016ca:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80016ce:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80016d2:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 80016d6:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80016da:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80016de:	9206      	str	r2, [sp, #24]
 80016e0:	9a06      	ldr	r2, [sp, #24]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80016e2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80016e6:	f042 0210 	orr.w	r2, r2, #16
 80016ea:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80016ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016f2:	f003 0310 	and.w	r3, r3, #16
 80016f6:	9307      	str	r3, [sp, #28]
 80016f8:	9b07      	ldr	r3, [sp, #28]
    GPIO_InitStruct.Pin = MCU_MISO_Pin|MCU_MOSI_Pin|MCU_SCK_Pin;
 80016fa:	f44f 5383 	mov.w	r3, #4192	@ 0x1060
 80016fe:	9339      	str	r3, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001700:	2302      	movs	r3, #2
 8001702:	933a      	str	r3, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001704:	2300      	movs	r3, #0
 8001706:	933b      	str	r3, [sp, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001708:	933c      	str	r3, [sp, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 800170a:	2305      	movs	r3, #5
 800170c:	933d      	str	r3, [sp, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800170e:	a939      	add	r1, sp, #228	@ 0xe4
 8001710:	480a      	ldr	r0, [pc, #40]	@ (800173c <HAL_SPI_MspInit+0x1b8>)
 8001712:	f7ff fcb9 	bl	8001088 <HAL_GPIO_Init>
}
 8001716:	e74d      	b.n	80015b4 <HAL_SPI_MspInit+0x30>
      Error_Handler();
 8001718:	f7fe ff0e 	bl	8000538 <Error_Handler>
 800171c:	e7d4      	b.n	80016c8 <HAL_SPI_MspInit+0x144>
 800171e:	bf00      	nop
 8001720:	40013000 	.word	0x40013000
 8001724:	40003c00 	.word	0x40003c00
 8001728:	40013400 	.word	0x40013400
 800172c:	58024400 	.word	0x58024400
 8001730:	58020000 	.word	0x58020000
 8001734:	58020c00 	.word	0x58020c00
 8001738:	58020400 	.word	0x58020400
 800173c:	58021000 	.word	0x58021000

08001740 <HAL_TIM_IC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_ic: TIM_IC handle pointer
  * @retval None
  */
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8001740:	b500      	push	{lr}
 8001742:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001744:	2300      	movs	r3, #0
 8001746:	9303      	str	r3, [sp, #12]
 8001748:	9304      	str	r3, [sp, #16]
 800174a:	9305      	str	r3, [sp, #20]
 800174c:	9306      	str	r3, [sp, #24]
 800174e:	9307      	str	r3, [sp, #28]
  if(htim_ic->Instance==TIM2)
 8001750:	6803      	ldr	r3, [r0, #0]
 8001752:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001756:	d002      	beq.n	800175e <HAL_TIM_IC_MspInit+0x1e>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001758:	b009      	add	sp, #36	@ 0x24
 800175a:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM2_CLK_ENABLE();
 800175e:	4b12      	ldr	r3, [pc, #72]	@ (80017a8 <HAL_TIM_IC_MspInit+0x68>)
 8001760:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8001764:	f042 0201 	orr.w	r2, r2, #1
 8001768:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 800176c:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8001770:	f002 0201 	and.w	r2, r2, #1
 8001774:	9201      	str	r2, [sp, #4]
 8001776:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001778:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800177c:	f042 0201 	orr.w	r2, r2, #1
 8001780:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001784:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001788:	f003 0301 	and.w	r3, r3, #1
 800178c:	9302      	str	r3, [sp, #8]
 800178e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPS_TIMEPULSE_Pin;
 8001790:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001794:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001796:	2302      	movs	r3, #2
 8001798:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800179a:	2301      	movs	r3, #1
 800179c:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPS_TIMEPULSE_GPIO_Port, &GPIO_InitStruct);
 800179e:	a903      	add	r1, sp, #12
 80017a0:	4802      	ldr	r0, [pc, #8]	@ (80017ac <HAL_TIM_IC_MspInit+0x6c>)
 80017a2:	f7ff fc71 	bl	8001088 <HAL_GPIO_Init>
}
 80017a6:	e7d7      	b.n	8001758 <HAL_TIM_IC_MspInit+0x18>
 80017a8:	58024400 	.word	0x58024400
 80017ac:	58020000 	.word	0x58020000

080017b0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80017b0:	b510      	push	{r4, lr}
 80017b2:	b0bc      	sub	sp, #240	@ 0xf0
 80017b4:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017b6:	2100      	movs	r1, #0
 80017b8:	9137      	str	r1, [sp, #220]	@ 0xdc
 80017ba:	9138      	str	r1, [sp, #224]	@ 0xe0
 80017bc:	9139      	str	r1, [sp, #228]	@ 0xe4
 80017be:	913a      	str	r1, [sp, #232]	@ 0xe8
 80017c0:	913b      	str	r1, [sp, #236]	@ 0xec
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80017c2:	22c0      	movs	r2, #192	@ 0xc0
 80017c4:	a806      	add	r0, sp, #24
 80017c6:	f006 fc48 	bl	800805a <memset>
  if(huart->Instance==UART7)
 80017ca:	6823      	ldr	r3, [r4, #0]
 80017cc:	4a51      	ldr	r2, [pc, #324]	@ (8001914 <HAL_UART_MspInit+0x164>)
 80017ce:	4293      	cmp	r3, r2
 80017d0:	d007      	beq.n	80017e2 <HAL_UART_MspInit+0x32>

    /* USER CODE BEGIN UART7_MspInit 1 */

    /* USER CODE END UART7_MspInit 1 */
  }
  else if(huart->Instance==UART8)
 80017d2:	4a51      	ldr	r2, [pc, #324]	@ (8001918 <HAL_UART_MspInit+0x168>)
 80017d4:	4293      	cmp	r3, r2
 80017d6:	d037      	beq.n	8001848 <HAL_UART_MspInit+0x98>

    /* USER CODE BEGIN UART8_MspInit 1 */

    /* USER CODE END UART8_MspInit 1 */
  }
  else if(huart->Instance==USART1)
 80017d8:	4a50      	ldr	r2, [pc, #320]	@ (800191c <HAL_UART_MspInit+0x16c>)
 80017da:	4293      	cmp	r3, r2
 80017dc:	d066      	beq.n	80018ac <HAL_UART_MspInit+0xfc>
    /* USER CODE BEGIN USART1_MspInit 1 */

    /* USER CODE END USART1_MspInit 1 */
  }

}
 80017de:	b03c      	add	sp, #240	@ 0xf0
 80017e0:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 80017e2:	2202      	movs	r2, #2
 80017e4:	2300      	movs	r3, #0
 80017e6:	e9cd 2306 	strd	r2, r3, [sp, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80017ea:	a806      	add	r0, sp, #24
 80017ec:	f001 fd84 	bl	80032f8 <HAL_RCCEx_PeriphCLKConfig>
 80017f0:	bb38      	cbnz	r0, 8001842 <HAL_UART_MspInit+0x92>
    __HAL_RCC_UART7_CLK_ENABLE();
 80017f2:	4b4b      	ldr	r3, [pc, #300]	@ (8001920 <HAL_UART_MspInit+0x170>)
 80017f4:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 80017f8:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80017fc:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 8001800:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8001804:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8001808:	9200      	str	r2, [sp, #0]
 800180a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800180c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001810:	f042 0210 	orr.w	r2, r2, #16
 8001814:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001818:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800181c:	f003 0310 	and.w	r3, r3, #16
 8001820:	9301      	str	r3, [sp, #4]
 8001822:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = BT_RX_Pin|BT_TX_Pin;
 8001824:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001828:	9337      	str	r3, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800182a:	2302      	movs	r3, #2
 800182c:	9338      	str	r3, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800182e:	2300      	movs	r3, #0
 8001830:	9339      	str	r3, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001832:	933a      	str	r3, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_UART7;
 8001834:	2307      	movs	r3, #7
 8001836:	933b      	str	r3, [sp, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001838:	a937      	add	r1, sp, #220	@ 0xdc
 800183a:	483a      	ldr	r0, [pc, #232]	@ (8001924 <HAL_UART_MspInit+0x174>)
 800183c:	f7ff fc24 	bl	8001088 <HAL_GPIO_Init>
 8001840:	e7cd      	b.n	80017de <HAL_UART_MspInit+0x2e>
      Error_Handler();
 8001842:	f7fe fe79 	bl	8000538 <Error_Handler>
 8001846:	e7d4      	b.n	80017f2 <HAL_UART_MspInit+0x42>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART8;
 8001848:	2202      	movs	r2, #2
 800184a:	2300      	movs	r3, #0
 800184c:	e9cd 2306 	strd	r2, r3, [sp, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001850:	a806      	add	r0, sp, #24
 8001852:	f001 fd51 	bl	80032f8 <HAL_RCCEx_PeriphCLKConfig>
 8001856:	bb30      	cbnz	r0, 80018a6 <HAL_UART_MspInit+0xf6>
    __HAL_RCC_UART8_CLK_ENABLE();
 8001858:	4b31      	ldr	r3, [pc, #196]	@ (8001920 <HAL_UART_MspInit+0x170>)
 800185a:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 800185e:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001862:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 8001866:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 800186a:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800186e:	9202      	str	r2, [sp, #8]
 8001870:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001872:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001876:	f042 0210 	orr.w	r2, r2, #16
 800187a:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800187e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001882:	f003 0310 	and.w	r3, r3, #16
 8001886:	9303      	str	r3, [sp, #12]
 8001888:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = TPU_TX_Pin|TPU_RX_Pin;
 800188a:	2303      	movs	r3, #3
 800188c:	9337      	str	r3, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800188e:	2312      	movs	r3, #18
 8001890:	9338      	str	r3, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001892:	2300      	movs	r3, #0
 8001894:	9339      	str	r3, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001896:	933a      	str	r3, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 8001898:	2308      	movs	r3, #8
 800189a:	933b      	str	r3, [sp, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800189c:	a937      	add	r1, sp, #220	@ 0xdc
 800189e:	4821      	ldr	r0, [pc, #132]	@ (8001924 <HAL_UART_MspInit+0x174>)
 80018a0:	f7ff fbf2 	bl	8001088 <HAL_GPIO_Init>
 80018a4:	e79b      	b.n	80017de <HAL_UART_MspInit+0x2e>
      Error_Handler();
 80018a6:	f7fe fe47 	bl	8000538 <Error_Handler>
 80018aa:	e7d5      	b.n	8001858 <HAL_UART_MspInit+0xa8>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80018ac:	2201      	movs	r2, #1
 80018ae:	2300      	movs	r3, #0
 80018b0:	e9cd 2306 	strd	r2, r3, [sp, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80018b4:	a806      	add	r0, sp, #24
 80018b6:	f001 fd1f 	bl	80032f8 <HAL_RCCEx_PeriphCLKConfig>
 80018ba:	bb38      	cbnz	r0, 800190c <HAL_UART_MspInit+0x15c>
    __HAL_RCC_USART1_CLK_ENABLE();
 80018bc:	4b18      	ldr	r3, [pc, #96]	@ (8001920 <HAL_UART_MspInit+0x170>)
 80018be:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80018c2:	f042 0210 	orr.w	r2, r2, #16
 80018c6:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 80018ca:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80018ce:	f002 0210 	and.w	r2, r2, #16
 80018d2:	9204      	str	r2, [sp, #16]
 80018d4:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018d6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80018da:	f042 0201 	orr.w	r2, r2, #1
 80018de:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80018e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018e6:	f003 0301 	and.w	r3, r3, #1
 80018ea:	9305      	str	r3, [sp, #20]
 80018ec:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Pin = TPU_TX_EX_Pin|TPU_RX_EX_Pin;
 80018ee:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80018f2:	9337      	str	r3, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018f4:	2302      	movs	r3, #2
 80018f6:	9338      	str	r3, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f8:	2300      	movs	r3, #0
 80018fa:	9339      	str	r3, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018fc:	933a      	str	r3, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80018fe:	2307      	movs	r3, #7
 8001900:	933b      	str	r3, [sp, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001902:	a937      	add	r1, sp, #220	@ 0xdc
 8001904:	4808      	ldr	r0, [pc, #32]	@ (8001928 <HAL_UART_MspInit+0x178>)
 8001906:	f7ff fbbf 	bl	8001088 <HAL_GPIO_Init>
}
 800190a:	e768      	b.n	80017de <HAL_UART_MspInit+0x2e>
      Error_Handler();
 800190c:	f7fe fe14 	bl	8000538 <Error_Handler>
 8001910:	e7d4      	b.n	80018bc <HAL_UART_MspInit+0x10c>
 8001912:	bf00      	nop
 8001914:	40007800 	.word	0x40007800
 8001918:	40007c00 	.word	0x40007c00
 800191c:	40011000 	.word	0x40011000
 8001920:	58024400 	.word	0x58024400
 8001924:	58021000 	.word	0x58021000
 8001928:	58020000 	.word	0x58020000

0800192c <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800192c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001930:	b083      	sub	sp, #12
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001932:	f8d0 8000 	ldr.w	r8, [r0]
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];

  if (ep->xfer_count > ep->xfer_len)
 8001936:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 800193a:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800193e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001940:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001942:	429a      	cmp	r2, r3
 8001944:	d854      	bhi.n	80019f0 <PCD_WriteEmptyTxFifo+0xc4>
 8001946:	4607      	mov	r7, r0
 8001948:	460c      	mov	r4, r1
  {
    return HAL_ERROR;
  }

  len = ep->xfer_len - ep->xfer_count;
 800194a:	1a9b      	subs	r3, r3, r2

  if (len > ep->maxpacket)
 800194c:	eb01 02c1 	add.w	r2, r1, r1, lsl #3
 8001950:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8001954:	69d2      	ldr	r2, [r2, #28]
 8001956:	429a      	cmp	r2, r3
 8001958:	d300      	bcc.n	800195c <PCD_WriteEmptyTxFifo+0x30>
  len = ep->xfer_len - ep->xfer_count;
 800195a:	461a      	mov	r2, r3
  {
    len = ep->maxpacket;
  }

  len32b = (len + 3U) / 4U;
 800195c:	f102 0903 	add.w	r9, r2, #3
 8001960:	ea4f 0999 	mov.w	r9, r9, lsr #2

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8001964:	e015      	b.n	8001992 <PCD_WriteEmptyTxFifo+0x66>

    if (len > ep->maxpacket)
    {
      len = ep->maxpacket;
    }
    len32b = (len + 3U) / 4U;
 8001966:	f106 0903 	add.w	r9, r6, #3
 800196a:	ea4f 0999 	mov.w	r9, r9, lsr #2

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
                          (uint8_t)hpcd->Init.dma_enable);
 800196e:	79bb      	ldrb	r3, [r7, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8001970:	eb04 05c4 	add.w	r5, r4, r4, lsl #3
 8001974:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8001978:	6a29      	ldr	r1, [r5, #32]
 800197a:	9300      	str	r3, [sp, #0]
 800197c:	b2b3      	uxth	r3, r6
 800197e:	b2e2      	uxtb	r2, r4
 8001980:	4640      	mov	r0, r8
 8001982:	f005 fa62 	bl	8006e4a <USB_WritePacket>

    ep->xfer_buff  += len;
 8001986:	6a2b      	ldr	r3, [r5, #32]
 8001988:	4433      	add	r3, r6
 800198a:	622b      	str	r3, [r5, #32]
    ep->xfer_count += len;
 800198c:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 800198e:	4433      	add	r3, r6
 8001990:	62ab      	str	r3, [r5, #40]	@ 0x28
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8001992:	eb08 1344 	add.w	r3, r8, r4, lsl #5
 8001996:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800199a:	699b      	ldr	r3, [r3, #24]
 800199c:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800199e:	454b      	cmp	r3, r9
 80019a0:	d312      	bcc.n	80019c8 <PCD_WriteEmptyTxFifo+0x9c>
 80019a2:	eb04 03c4 	add.w	r3, r4, r4, lsl #3
 80019a6:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 80019aa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80019ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80019ae:	429a      	cmp	r2, r3
 80019b0:	d20a      	bcs.n	80019c8 <PCD_WriteEmptyTxFifo+0x9c>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80019b2:	b14b      	cbz	r3, 80019c8 <PCD_WriteEmptyTxFifo+0x9c>
    len = ep->xfer_len - ep->xfer_count;
 80019b4:	1a9b      	subs	r3, r3, r2
    if (len > ep->maxpacket)
 80019b6:	eb04 02c4 	add.w	r2, r4, r4, lsl #3
 80019ba:	eb07 0282 	add.w	r2, r7, r2, lsl #2
 80019be:	69d6      	ldr	r6, [r2, #28]
 80019c0:	429e      	cmp	r6, r3
 80019c2:	d3d0      	bcc.n	8001966 <PCD_WriteEmptyTxFifo+0x3a>
    len = ep->xfer_len - ep->xfer_count;
 80019c4:	461e      	mov	r6, r3
 80019c6:	e7ce      	b.n	8001966 <PCD_WriteEmptyTxFifo+0x3a>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80019c8:	eb04 03c4 	add.w	r3, r4, r4, lsl #3
 80019cc:	eb07 0783 	add.w	r7, r7, r3, lsl #2
 80019d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80019d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019d4:	429a      	cmp	r2, r3
 80019d6:	d80f      	bhi.n	80019f8 <PCD_WriteEmptyTxFifo+0xcc>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80019d8:	f004 040f 	and.w	r4, r4, #15
 80019dc:	2201      	movs	r2, #1
 80019de:	40a2      	lsls	r2, r4
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80019e0:	f8d8 3834 	ldr.w	r3, [r8, #2100]	@ 0x834
 80019e4:	ea23 0302 	bic.w	r3, r3, r2
 80019e8:	f8c8 3834 	str.w	r3, [r8, #2100]	@ 0x834
  }

  return HAL_OK;
 80019ec:	2000      	movs	r0, #0
 80019ee:	e000      	b.n	80019f2 <PCD_WriteEmptyTxFifo+0xc6>
    return HAL_ERROR;
 80019f0:	2001      	movs	r0, #1
}
 80019f2:	b003      	add	sp, #12
 80019f4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  return HAL_OK;
 80019f8:	2000      	movs	r0, #0
 80019fa:	e7fa      	b.n	80019f2 <PCD_WriteEmptyTxFifo+0xc6>

080019fc <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80019fc:	b570      	push	{r4, r5, r6, lr}
 80019fe:	4604      	mov	r4, r0
 8001a00:	460d      	mov	r5, r1
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001a02:	6800      	ldr	r0, [r0, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8001a04:	6c06      	ldr	r6, [r0, #64]	@ 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8001a06:	eb00 1341 	add.w	r3, r0, r1, lsl #5
 8001a0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001a0e:	689a      	ldr	r2, [r3, #8]

  if (hpcd->Init.dma_enable == 1U)
 8001a10:	79a1      	ldrb	r1, [r4, #6]
 8001a12:	2901      	cmp	r1, #1
 8001a14:	d011      	beq.n	8001a3a <PCD_EP_OutXfrComplete_int+0x3e>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8001a16:	4938      	ldr	r1, [pc, #224]	@ (8001af8 <PCD_EP_OutXfrComplete_int+0xfc>)
 8001a18:	428e      	cmp	r6, r1
 8001a1a:	d056      	beq.n	8001aca <PCD_EP_OutXfrComplete_int+0xce>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8001a1c:	b93d      	cbnz	r5, 8001a2e <PCD_EP_OutXfrComplete_int+0x32>
 8001a1e:	eb05 03c5 	add.w	r3, r5, r5, lsl #3
 8001a22:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8001a26:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d05e      	beq.n	8001aec <PCD_EP_OutXfrComplete_int+0xf0>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8001a2e:	b2e9      	uxtb	r1, r5
 8001a30:	4620      	mov	r0, r4
 8001a32:	f005 fcd1 	bl	80073d8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
}
 8001a36:	2000      	movs	r0, #0
 8001a38:	bd70      	pop	{r4, r5, r6, pc}
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8001a3a:	f012 0f08 	tst.w	r2, #8
 8001a3e:	d009      	beq.n	8001a54 <PCD_EP_OutXfrComplete_int+0x58>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8001a40:	492e      	ldr	r1, [pc, #184]	@ (8001afc <PCD_EP_OutXfrComplete_int+0x100>)
 8001a42:	428e      	cmp	r6, r1
 8001a44:	d9f7      	bls.n	8001a36 <PCD_EP_OutXfrComplete_int+0x3a>
 8001a46:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 8001a4a:	d0f4      	beq.n	8001a36 <PCD_EP_OutXfrComplete_int+0x3a>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8001a4c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001a50:	609a      	str	r2, [r3, #8]
 8001a52:	e7f0      	b.n	8001a36 <PCD_EP_OutXfrComplete_int+0x3a>
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8001a54:	f012 0f20 	tst.w	r2, #32
 8001a58:	d002      	beq.n	8001a60 <PCD_EP_OutXfrComplete_int+0x64>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001a5a:	2220      	movs	r2, #32
 8001a5c:	609a      	str	r2, [r3, #8]
 8001a5e:	e7ea      	b.n	8001a36 <PCD_EP_OutXfrComplete_int+0x3a>
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8001a60:	f012 0f28 	tst.w	r2, #40	@ 0x28
 8001a64:	d1e7      	bne.n	8001a36 <PCD_EP_OutXfrComplete_int+0x3a>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8001a66:	4925      	ldr	r1, [pc, #148]	@ (8001afc <PCD_EP_OutXfrComplete_int+0x100>)
 8001a68:	428e      	cmp	r6, r1
 8001a6a:	d906      	bls.n	8001a7a <PCD_EP_OutXfrComplete_int+0x7e>
 8001a6c:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 8001a70:	d003      	beq.n	8001a7a <PCD_EP_OutXfrComplete_int+0x7e>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8001a72:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001a76:	609a      	str	r2, [r3, #8]
 8001a78:	e7dd      	b.n	8001a36 <PCD_EP_OutXfrComplete_int+0x3a>
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8001a7a:	eb05 02c5 	add.w	r2, r5, r5, lsl #3
 8001a7e:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8001a82:	f8d2 1274 	ldr.w	r1, [r2, #628]	@ 0x274
 8001a86:	691b      	ldr	r3, [r3, #16]
 8001a88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a8c:	1acb      	subs	r3, r1, r3
 8001a8e:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        if (epnum == 0U)
 8001a92:	b97d      	cbnz	r5, 8001ab4 <PCD_EP_OutXfrComplete_int+0xb8>
          if (ep->xfer_len == 0U)
 8001a94:	eb05 02c5 	add.w	r2, r5, r5, lsl #3
 8001a98:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8001a9c:	f8d2 2264 	ldr.w	r2, [r2, #612]	@ 0x264
 8001aa0:	b16a      	cbz	r2, 8001abe <PCD_EP_OutXfrComplete_int+0xc2>
            ep->xfer_buff += ep->xfer_count;
 8001aa2:	eb05 02c5 	add.w	r2, r5, r5, lsl #3
 8001aa6:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8001aaa:	f8d2 1260 	ldr.w	r1, [r2, #608]	@ 0x260
 8001aae:	4419      	add	r1, r3
 8001ab0:	f8c2 1260 	str.w	r1, [r2, #608]	@ 0x260
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8001ab4:	b2e9      	uxtb	r1, r5
 8001ab6:	4620      	mov	r0, r4
 8001ab8:	f005 fc8e 	bl	80073d8 <HAL_PCD_DataOutStageCallback>
 8001abc:	e7bb      	b.n	8001a36 <PCD_EP_OutXfrComplete_int+0x3a>
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001abe:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8001ac2:	2101      	movs	r1, #1
 8001ac4:	f005 fbca 	bl	800725c <USB_EP0_OutStart>
 8001ac8:	e7f4      	b.n	8001ab4 <PCD_EP_OutXfrComplete_int+0xb8>
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8001aca:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 8001ace:	d003      	beq.n	8001ad8 <PCD_EP_OutXfrComplete_int+0xdc>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8001ad0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001ad4:	609a      	str	r2, [r3, #8]
 8001ad6:	e7ae      	b.n	8001a36 <PCD_EP_OutXfrComplete_int+0x3a>
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001ad8:	f012 0f20 	tst.w	r2, #32
 8001adc:	d001      	beq.n	8001ae2 <PCD_EP_OutXfrComplete_int+0xe6>
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001ade:	2220      	movs	r2, #32
 8001ae0:	609a      	str	r2, [r3, #8]
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8001ae2:	b2e9      	uxtb	r1, r5
 8001ae4:	4620      	mov	r0, r4
 8001ae6:	f005 fc77 	bl	80073d8 <HAL_PCD_DataOutStageCallback>
 8001aea:	e7a4      	b.n	8001a36 <PCD_EP_OutXfrComplete_int+0x3a>
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8001aec:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8001af0:	2100      	movs	r1, #0
 8001af2:	f005 fbb3 	bl	800725c <USB_EP0_OutStart>
 8001af6:	e79a      	b.n	8001a2e <PCD_EP_OutXfrComplete_int+0x32>
 8001af8:	4f54310a 	.word	0x4f54310a
 8001afc:	4f54300a 	.word	0x4f54300a

08001b00 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8001b00:	b538      	push	{r3, r4, r5, lr}
 8001b02:	4604      	mov	r4, r0
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001b04:	6803      	ldr	r3, [r0, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8001b06:	6c1d      	ldr	r5, [r3, #64]	@ 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8001b08:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8001b0c:	f8d3 1b08 	ldr.w	r1, [r3, #2824]	@ 0xb08

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8001b10:	4a0e      	ldr	r2, [pc, #56]	@ (8001b4c <PCD_EP_OutSetupPacket_int+0x4c>)
 8001b12:	4295      	cmp	r5, r2
 8001b14:	d907      	bls.n	8001b26 <PCD_EP_OutSetupPacket_int+0x26>
 8001b16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001b1a:	f411 4f00 	tst.w	r1, #32768	@ 0x8000
 8001b1e:	d002      	beq.n	8001b26 <PCD_EP_OutSetupPacket_int+0x26>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8001b20:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001b24:	609a      	str	r2, [r3, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8001b26:	4620      	mov	r0, r4
 8001b28:	f005 fc4e 	bl	80073c8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8001b2c:	4b07      	ldr	r3, [pc, #28]	@ (8001b4c <PCD_EP_OutSetupPacket_int+0x4c>)
 8001b2e:	429d      	cmp	r5, r3
 8001b30:	d902      	bls.n	8001b38 <PCD_EP_OutSetupPacket_int+0x38>
 8001b32:	79a3      	ldrb	r3, [r4, #6]
 8001b34:	2b01      	cmp	r3, #1
 8001b36:	d001      	beq.n	8001b3c <PCD_EP_OutSetupPacket_int+0x3c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
  }

  return HAL_OK;
}
 8001b38:	2000      	movs	r0, #0
 8001b3a:	bd38      	pop	{r3, r4, r5, pc}
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001b3c:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8001b40:	2101      	movs	r1, #1
 8001b42:	6820      	ldr	r0, [r4, #0]
 8001b44:	f005 fb8a 	bl	800725c <USB_EP0_OutStart>
 8001b48:	e7f6      	b.n	8001b38 <PCD_EP_OutSetupPacket_int+0x38>
 8001b4a:	bf00      	nop
 8001b4c:	4f54300a 	.word	0x4f54300a

08001b50 <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 8001b50:	f890 3494 	ldrb.w	r3, [r0, #1172]	@ 0x494
 8001b54:	2b01      	cmp	r3, #1
 8001b56:	d00c      	beq.n	8001b72 <HAL_PCD_SetAddress+0x22>
{
 8001b58:	b510      	push	{r4, lr}
 8001b5a:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	f880 3494 	strb.w	r3, [r0, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8001b62:	7441      	strb	r1, [r0, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001b64:	6800      	ldr	r0, [r0, #0]
 8001b66:	f005 fb27 	bl	80071b8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001b6a:	2000      	movs	r0, #0
 8001b6c:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 8001b70:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8001b72:	2002      	movs	r0, #2
}
 8001b74:	4770      	bx	lr

08001b76 <HAL_PCD_EP_Open>:
{
 8001b76:	b538      	push	{r3, r4, r5, lr}
 8001b78:	4605      	mov	r5, r0
 8001b7a:	468c      	mov	ip, r1
  if ((ep_addr & 0x80U) == 0x80U)
 8001b7c:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8001b80:	d12b      	bne.n	8001bda <HAL_PCD_EP_Open+0x64>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001b82:	f001 0e0f 	and.w	lr, r1, #15
 8001b86:	eb0e 04ce 	add.w	r4, lr, lr, lsl #3
 8001b8a:	00a4      	lsls	r4, r4, #2
 8001b8c:	f504 7414 	add.w	r4, r4, #592	@ 0x250
 8001b90:	4404      	add	r4, r0
 8001b92:	1d21      	adds	r1, r4, #4
    ep->is_in = 0U;
 8001b94:	eb0e 0ece 	add.w	lr, lr, lr, lsl #3
 8001b98:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8001b9c:	2000      	movs	r0, #0
 8001b9e:	f88e 0255 	strb.w	r0, [lr, #597]	@ 0x255
  ep->num = ep_addr & EP_ADDR_MSK;
 8001ba2:	f00c 0c0f 	and.w	ip, ip, #15
 8001ba6:	f881 c000 	strb.w	ip, [r1]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8001baa:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8001bae:	608a      	str	r2, [r1, #8]
  ep->type = ep_type;
 8001bb0:	710b      	strb	r3, [r1, #4]
  if (ep->is_in != 0U)
 8001bb2:	784a      	ldrb	r2, [r1, #1]
 8001bb4:	b10a      	cbz	r2, 8001bba <HAL_PCD_EP_Open+0x44>
    ep->tx_fifo_num = ep->num;
 8001bb6:	f8a1 c01a 	strh.w	ip, [r1, #26]
  if (ep_type == EP_TYPE_BULK)
 8001bba:	2b02      	cmp	r3, #2
 8001bbc:	d01c      	beq.n	8001bf8 <HAL_PCD_EP_Open+0x82>
  __HAL_LOCK(hpcd);
 8001bbe:	f895 3494 	ldrb.w	r3, [r5, #1172]	@ 0x494
 8001bc2:	2b01      	cmp	r3, #1
 8001bc4:	d01b      	beq.n	8001bfe <HAL_PCD_EP_Open+0x88>
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	f885 3494 	strb.w	r3, [r5, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001bcc:	6828      	ldr	r0, [r5, #0]
 8001bce:	f005 f891 	bl	8006cf4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001bd2:	2000      	movs	r0, #0
 8001bd4:	f885 0494 	strb.w	r0, [r5, #1172]	@ 0x494
}
 8001bd8:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001bda:	f001 000f 	and.w	r0, r1, #15
 8001bde:	eb00 01c0 	add.w	r1, r0, r0, lsl #3
 8001be2:	0089      	lsls	r1, r1, #2
 8001be4:	3110      	adds	r1, #16
 8001be6:	4429      	add	r1, r5
 8001be8:	3104      	adds	r1, #4
    ep->is_in = 1U;
 8001bea:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
 8001bee:	eb05 0080 	add.w	r0, r5, r0, lsl #2
 8001bf2:	2401      	movs	r4, #1
 8001bf4:	7544      	strb	r4, [r0, #21]
 8001bf6:	e7d4      	b.n	8001ba2 <HAL_PCD_EP_Open+0x2c>
    ep->data_pid_start = 0U;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	714b      	strb	r3, [r1, #5]
 8001bfc:	e7df      	b.n	8001bbe <HAL_PCD_EP_Open+0x48>
  __HAL_LOCK(hpcd);
 8001bfe:	2002      	movs	r0, #2
 8001c00:	e7ea      	b.n	8001bd8 <HAL_PCD_EP_Open+0x62>

08001c02 <HAL_PCD_EP_Receive>:
{
 8001c02:	b510      	push	{r4, lr}
 8001c04:	4614      	mov	r4, r2
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001c06:	f001 0c0f 	and.w	ip, r1, #15
 8001c0a:	eb0c 01cc 	add.w	r1, ip, ip, lsl #3
 8001c0e:	0089      	lsls	r1, r1, #2
 8001c10:	f501 7114 	add.w	r1, r1, #592	@ 0x250
 8001c14:	4401      	add	r1, r0
 8001c16:	3104      	adds	r1, #4
  ep->xfer_buff = pBuf;
 8001c18:	eb0c 0ecc 	add.w	lr, ip, ip, lsl #3
 8001c1c:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8001c20:	f8ce 2260 	str.w	r2, [lr, #608]	@ 0x260
  ep->xfer_len = len;
 8001c24:	f8ce 3264 	str.w	r3, [lr, #612]	@ 0x264
  ep->xfer_count = 0U;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	f8ce 3268 	str.w	r3, [lr, #616]	@ 0x268
  ep->is_in = 0U;
 8001c2e:	f88e 3255 	strb.w	r3, [lr, #597]	@ 0x255
  ep->num = ep_addr & EP_ADDR_MSK;
 8001c32:	f88e c254 	strb.w	ip, [lr, #596]	@ 0x254
  if (hpcd->Init.dma_enable == 1U)
 8001c36:	7982      	ldrb	r2, [r0, #6]
 8001c38:	2a01      	cmp	r2, #1
 8001c3a:	d004      	beq.n	8001c46 <HAL_PCD_EP_Receive+0x44>
  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001c3c:	6800      	ldr	r0, [r0, #0]
 8001c3e:	f005 f91b 	bl	8006e78 <USB_EPStartXfer>
}
 8001c42:	2000      	movs	r0, #0
 8001c44:	bd10      	pop	{r4, pc}
    ep->dma_addr = (uint32_t)pBuf;
 8001c46:	f8ce 4270 	str.w	r4, [lr, #624]	@ 0x270
 8001c4a:	e7f7      	b.n	8001c3c <HAL_PCD_EP_Receive+0x3a>

08001c4c <HAL_PCD_EP_Transmit>:
{
 8001c4c:	b510      	push	{r4, lr}
 8001c4e:	4614      	mov	r4, r2
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001c50:	f001 0c0f 	and.w	ip, r1, #15
 8001c54:	eb0c 01cc 	add.w	r1, ip, ip, lsl #3
 8001c58:	0089      	lsls	r1, r1, #2
 8001c5a:	3110      	adds	r1, #16
 8001c5c:	4401      	add	r1, r0
 8001c5e:	3104      	adds	r1, #4
  ep->xfer_buff = pBuf;
 8001c60:	eb0c 0ecc 	add.w	lr, ip, ip, lsl #3
 8001c64:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8001c68:	f8ce 2020 	str.w	r2, [lr, #32]
  ep->xfer_len = len;
 8001c6c:	f8ce 3024 	str.w	r3, [lr, #36]	@ 0x24
  ep->xfer_count = 0U;
 8001c70:	2300      	movs	r3, #0
 8001c72:	f8ce 3028 	str.w	r3, [lr, #40]	@ 0x28
  ep->is_in = 1U;
 8001c76:	2301      	movs	r3, #1
 8001c78:	f88e 3015 	strb.w	r3, [lr, #21]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001c7c:	f88e c014 	strb.w	ip, [lr, #20]
  if (hpcd->Init.dma_enable == 1U)
 8001c80:	7982      	ldrb	r2, [r0, #6]
 8001c82:	429a      	cmp	r2, r3
 8001c84:	d004      	beq.n	8001c90 <HAL_PCD_EP_Transmit+0x44>
  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001c86:	6800      	ldr	r0, [r0, #0]
 8001c88:	f005 f8f6 	bl	8006e78 <USB_EPStartXfer>
}
 8001c8c:	2000      	movs	r0, #0
 8001c8e:	bd10      	pop	{r4, pc}
    ep->dma_addr = (uint32_t)pBuf;
 8001c90:	f8ce 4030 	str.w	r4, [lr, #48]	@ 0x30
 8001c94:	e7f7      	b.n	8001c86 <HAL_PCD_EP_Transmit+0x3a>

08001c96 <HAL_PCD_EP_SetStall>:
{
 8001c96:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001c98:	f001 050f 	and.w	r5, r1, #15
 8001c9c:	7902      	ldrb	r2, [r0, #4]
 8001c9e:	42aa      	cmp	r2, r5
 8001ca0:	d338      	bcc.n	8001d14 <HAL_PCD_EP_SetStall+0x7e>
 8001ca2:	4604      	mov	r4, r0
 8001ca4:	460b      	mov	r3, r1
  if ((0x80U & ep_addr) == 0x80U)
 8001ca6:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8001caa:	d11f      	bne.n	8001cec <HAL_PCD_EP_SetStall+0x56>
    ep = &hpcd->OUT_ep[ep_addr];
 8001cac:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8001cb0:	0089      	lsls	r1, r1, #2
 8001cb2:	f501 7114 	add.w	r1, r1, #592	@ 0x250
 8001cb6:	4401      	add	r1, r0
 8001cb8:	3104      	adds	r1, #4
    ep->is_in = 0U;
 8001cba:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 8001cbe:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	f883 2255 	strb.w	r2, [r3, #597]	@ 0x255
  ep->is_stall = 1U;
 8001cc8:	2301      	movs	r3, #1
 8001cca:	708b      	strb	r3, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001ccc:	700d      	strb	r5, [r1, #0]
  __HAL_LOCK(hpcd);
 8001cce:	f894 3494 	ldrb.w	r3, [r4, #1172]	@ 0x494
 8001cd2:	2b01      	cmp	r3, #1
 8001cd4:	d020      	beq.n	8001d18 <HAL_PCD_EP_SetStall+0x82>
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494
  (void)USB_EPSetStall(hpcd->Instance, ep);
 8001cdc:	6820      	ldr	r0, [r4, #0]
 8001cde:	f005 fa10 	bl	8007102 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001ce2:	b185      	cbz	r5, 8001d06 <HAL_PCD_EP_SetStall+0x70>
  __HAL_UNLOCK(hpcd);
 8001ce4:	2000      	movs	r0, #0
 8001ce6:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 8001cea:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001cec:	eb05 01c5 	add.w	r1, r5, r5, lsl #3
 8001cf0:	0089      	lsls	r1, r1, #2
 8001cf2:	3110      	adds	r1, #16
 8001cf4:	4401      	add	r1, r0
 8001cf6:	3104      	adds	r1, #4
    ep->is_in = 1U;
 8001cf8:	eb05 03c5 	add.w	r3, r5, r5, lsl #3
 8001cfc:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8001d00:	2201      	movs	r2, #1
 8001d02:	755a      	strb	r2, [r3, #21]
 8001d04:	e7e0      	b.n	8001cc8 <HAL_PCD_EP_SetStall+0x32>
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8001d06:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8001d0a:	79a1      	ldrb	r1, [r4, #6]
 8001d0c:	6820      	ldr	r0, [r4, #0]
 8001d0e:	f005 faa5 	bl	800725c <USB_EP0_OutStart>
 8001d12:	e7e7      	b.n	8001ce4 <HAL_PCD_EP_SetStall+0x4e>
    return HAL_ERROR;
 8001d14:	2001      	movs	r0, #1
 8001d16:	e7e8      	b.n	8001cea <HAL_PCD_EP_SetStall+0x54>
  __HAL_LOCK(hpcd);
 8001d18:	2002      	movs	r0, #2
 8001d1a:	e7e6      	b.n	8001cea <HAL_PCD_EP_SetStall+0x54>

08001d1c <HAL_PCD_EP_ClrStall>:
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001d1c:	f001 030f 	and.w	r3, r1, #15
 8001d20:	7902      	ldrb	r2, [r0, #4]
 8001d22:	429a      	cmp	r2, r3
 8001d24:	d330      	bcc.n	8001d88 <HAL_PCD_EP_ClrStall+0x6c>
{
 8001d26:	b510      	push	{r4, lr}
 8001d28:	4604      	mov	r4, r0
  if ((0x80U & ep_addr) == 0x80U)
 8001d2a:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8001d2e:	d11e      	bne.n	8001d6e <HAL_PCD_EP_ClrStall+0x52>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001d30:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
 8001d34:	0089      	lsls	r1, r1, #2
 8001d36:	f501 7114 	add.w	r1, r1, #592	@ 0x250
 8001d3a:	4401      	add	r1, r0
 8001d3c:	3104      	adds	r1, #4
    ep->is_in = 0U;
 8001d3e:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 8001d42:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8001d46:	2000      	movs	r0, #0
 8001d48:	f882 0255 	strb.w	r0, [r2, #597]	@ 0x255
  ep->is_stall = 0U;
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	708a      	strb	r2, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001d50:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 8001d52:	f894 3494 	ldrb.w	r3, [r4, #1172]	@ 0x494
 8001d56:	2b01      	cmp	r3, #1
 8001d58:	d018      	beq.n	8001d8c <HAL_PCD_EP_ClrStall+0x70>
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8001d60:	6820      	ldr	r0, [r4, #0]
 8001d62:	f005 f9fb 	bl	800715c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8001d66:	2000      	movs	r0, #0
 8001d68:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 8001d6c:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001d6e:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
 8001d72:	0089      	lsls	r1, r1, #2
 8001d74:	3110      	adds	r1, #16
 8001d76:	4401      	add	r1, r0
 8001d78:	3104      	adds	r1, #4
    ep->is_in = 1U;
 8001d7a:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 8001d7e:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8001d82:	2001      	movs	r0, #1
 8001d84:	7550      	strb	r0, [r2, #21]
 8001d86:	e7e1      	b.n	8001d4c <HAL_PCD_EP_ClrStall+0x30>
    return HAL_ERROR;
 8001d88:	2001      	movs	r0, #1
}
 8001d8a:	4770      	bx	lr
  __HAL_LOCK(hpcd);
 8001d8c:	2002      	movs	r0, #2
 8001d8e:	e7ed      	b.n	8001d6c <HAL_PCD_EP_ClrStall+0x50>

08001d90 <HAL_PCD_EP_Abort>:
{
 8001d90:	b508      	push	{r3, lr}
  if ((0x80U & ep_addr) == 0x80U)
 8001d92:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8001d96:	d10c      	bne.n	8001db2 <HAL_PCD_EP_Abort+0x22>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001d98:	f001 010f 	and.w	r1, r1, #15
 8001d9c:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8001da0:	0089      	lsls	r1, r1, #2
 8001da2:	f501 7114 	add.w	r1, r1, #592	@ 0x250
 8001da6:	4401      	add	r1, r0
 8001da8:	3104      	adds	r1, #4
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8001daa:	6800      	ldr	r0, [r0, #0]
 8001dac:	f004 ffee 	bl	8006d8c <USB_EPStopXfer>
}
 8001db0:	bd08      	pop	{r3, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001db2:	f001 010f 	and.w	r1, r1, #15
 8001db6:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8001dba:	0089      	lsls	r1, r1, #2
 8001dbc:	3110      	adds	r1, #16
 8001dbe:	4401      	add	r1, r0
 8001dc0:	3104      	adds	r1, #4
 8001dc2:	e7f2      	b.n	8001daa <HAL_PCD_EP_Abort+0x1a>

08001dc4 <HAL_PCD_IRQHandler>:
{
 8001dc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001dc8:	b083      	sub	sp, #12
 8001dca:	4604      	mov	r4, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001dcc:	6805      	ldr	r5, [r0, #0]
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001dce:	4628      	mov	r0, r5
 8001dd0:	f005 fa31 	bl	8007236 <USB_GetMode>
 8001dd4:	b110      	cbz	r0, 8001ddc <HAL_PCD_IRQHandler+0x18>
}
 8001dd6:	b003      	add	sp, #12
 8001dd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001ddc:	4606      	mov	r6, r0
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001dde:	6820      	ldr	r0, [r4, #0]
 8001de0:	f005 f9fa 	bl	80071d8 <USB_ReadInterrupts>
 8001de4:	2800      	cmp	r0, #0
 8001de6:	d0f6      	beq.n	8001dd6 <HAL_PCD_IRQHandler+0x12>
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8001de8:	f505 6700 	add.w	r7, r5, #2048	@ 0x800
 8001dec:	68bb      	ldr	r3, [r7, #8]
 8001dee:	f3c3 230d 	ubfx	r3, r3, #8, #14
 8001df2:	f8c4 34d4 	str.w	r3, [r4, #1236]	@ 0x4d4
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001df6:	6820      	ldr	r0, [r4, #0]
 8001df8:	f005 f9ee 	bl	80071d8 <USB_ReadInterrupts>
 8001dfc:	f010 0f02 	tst.w	r0, #2
 8001e00:	d004      	beq.n	8001e0c <HAL_PCD_IRQHandler+0x48>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001e02:	6822      	ldr	r2, [r4, #0]
 8001e04:	6953      	ldr	r3, [r2, #20]
 8001e06:	f003 0302 	and.w	r3, r3, #2
 8001e0a:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001e0c:	6820      	ldr	r0, [r4, #0]
 8001e0e:	f005 f9e3 	bl	80071d8 <USB_ReadInterrupts>
 8001e12:	f010 0f10 	tst.w	r0, #16
 8001e16:	d016      	beq.n	8001e46 <HAL_PCD_IRQHandler+0x82>
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001e18:	6822      	ldr	r2, [r4, #0]
 8001e1a:	6993      	ldr	r3, [r2, #24]
 8001e1c:	f023 0310 	bic.w	r3, r3, #16
 8001e20:	6193      	str	r3, [r2, #24]
      RegVal = USBx->GRXSTSP;
 8001e22:	f8d5 8020 	ldr.w	r8, [r5, #32]
      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8001e26:	f008 090f 	and.w	r9, r8, #15
      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8001e2a:	f408 13f0 	and.w	r3, r8, #1966080	@ 0x1e0000
 8001e2e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001e32:	d06a      	beq.n	8001f0a <HAL_PCD_IRQHandler+0x146>
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8001e34:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8001e38:	f000 808d 	beq.w	8001f56 <HAL_PCD_IRQHandler+0x192>
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001e3c:	6822      	ldr	r2, [r4, #0]
 8001e3e:	6993      	ldr	r3, [r2, #24]
 8001e40:	f043 0310 	orr.w	r3, r3, #16
 8001e44:	6193      	str	r3, [r2, #24]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001e46:	6820      	ldr	r0, [r4, #0]
 8001e48:	f005 f9c6 	bl	80071d8 <USB_ReadInterrupts>
 8001e4c:	f410 2f00 	tst.w	r0, #524288	@ 0x80000
 8001e50:	f040 8093 	bne.w	8001f7a <HAL_PCD_IRQHandler+0x1b6>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8001e54:	6820      	ldr	r0, [r4, #0]
 8001e56:	f005 f9bf 	bl	80071d8 <USB_ReadInterrupts>
 8001e5a:	f410 2f80 	tst.w	r0, #262144	@ 0x40000
 8001e5e:	f040 80fc 	bne.w	800205a <HAL_PCD_IRQHandler+0x296>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8001e62:	6820      	ldr	r0, [r4, #0]
 8001e64:	f005 f9b8 	bl	80071d8 <USB_ReadInterrupts>
 8001e68:	2800      	cmp	r0, #0
 8001e6a:	f2c0 817d 	blt.w	8002168 <HAL_PCD_IRQHandler+0x3a4>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8001e6e:	6820      	ldr	r0, [r4, #0]
 8001e70:	f005 f9b2 	bl	80071d8 <USB_ReadInterrupts>
 8001e74:	f410 6f00 	tst.w	r0, #2048	@ 0x800
 8001e78:	d009      	beq.n	8001e8e <HAL_PCD_IRQHandler+0xca>
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8001e7a:	68bb      	ldr	r3, [r7, #8]
 8001e7c:	f013 0f01 	tst.w	r3, #1
 8001e80:	f040 818a 	bne.w	8002198 <HAL_PCD_IRQHandler+0x3d4>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8001e84:	6822      	ldr	r2, [r4, #0]
 8001e86:	6953      	ldr	r3, [r2, #20]
 8001e88:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001e8c:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8001e8e:	6820      	ldr	r0, [r4, #0]
 8001e90:	f005 f9a2 	bl	80071d8 <USB_ReadInterrupts>
 8001e94:	f010 6f00 	tst.w	r0, #134217728	@ 0x8000000
 8001e98:	d015      	beq.n	8001ec6 <HAL_PCD_IRQHandler+0x102>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8001e9a:	6822      	ldr	r2, [r4, #0]
 8001e9c:	6953      	ldr	r3, [r2, #20]
 8001e9e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001ea2:	6153      	str	r3, [r2, #20]
      if (hpcd->LPM_State == LPM_L0)
 8001ea4:	f894 34cc 	ldrb.w	r3, [r4, #1228]	@ 0x4cc
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	f040 8179 	bne.w	80021a0 <HAL_PCD_IRQHandler+0x3dc>
        hpcd->LPM_State = LPM_L1;
 8001eae:	2101      	movs	r1, #1
 8001eb0:	f884 14cc 	strb.w	r1, [r4, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8001eb4:	6823      	ldr	r3, [r4, #0]
 8001eb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001eb8:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8001ebc:	f8c4 34d0 	str.w	r3, [r4, #1232]	@ 0x4d0
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8001ec0:	4620      	mov	r0, r4
 8001ec2:	f000 fa7f 	bl	80023c4 <HAL_PCDEx_LPM_Callback>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8001ec6:	6820      	ldr	r0, [r4, #0]
 8001ec8:	f005 f986 	bl	80071d8 <USB_ReadInterrupts>
 8001ecc:	f410 5f80 	tst.w	r0, #4096	@ 0x1000
 8001ed0:	f040 816a 	bne.w	80021a8 <HAL_PCD_IRQHandler+0x3e4>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8001ed4:	6820      	ldr	r0, [r4, #0]
 8001ed6:	f005 f97f 	bl	80071d8 <USB_ReadInterrupts>
 8001eda:	f410 5f00 	tst.w	r0, #8192	@ 0x2000
 8001ede:	f040 81b6 	bne.w	800224e <HAL_PCD_IRQHandler+0x48a>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8001ee2:	6820      	ldr	r0, [r4, #0]
 8001ee4:	f005 f978 	bl	80071d8 <USB_ReadInterrupts>
 8001ee8:	f010 0f08 	tst.w	r0, #8
 8001eec:	f040 81c7 	bne.w	800227e <HAL_PCD_IRQHandler+0x4ba>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8001ef0:	6820      	ldr	r0, [r4, #0]
 8001ef2:	f005 f971 	bl	80071d8 <USB_ReadInterrupts>
 8001ef6:	f010 0f80 	tst.w	r0, #128	@ 0x80
 8001efa:	f000 81da 	beq.w	80022b2 <HAL_PCD_IRQHandler+0x4ee>
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8001efe:	69ab      	ldr	r3, [r5, #24]
 8001f00:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001f04:	61ab      	str	r3, [r5, #24]
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001f06:	2601      	movs	r6, #1
 8001f08:	e1c3      	b.n	8002292 <HAL_PCD_IRQHandler+0x4ce>
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8001f0a:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8001f0e:	ea18 0f03 	tst.w	r8, r3
 8001f12:	d093      	beq.n	8001e3c <HAL_PCD_IRQHandler+0x78>
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8001f14:	ea4f 1a18 	mov.w	sl, r8, lsr #4
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001f18:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001f1c:	9301      	str	r3, [sp, #4]
 8001f1e:	eb09 0bc9 	add.w	fp, r9, r9, lsl #3
 8001f22:	eb04 0b8b 	add.w	fp, r4, fp, lsl #2
 8001f26:	f3c8 120a 	ubfx	r2, r8, #4, #11
 8001f2a:	f8db 1260 	ldr.w	r1, [fp, #608]	@ 0x260
 8001f2e:	4628      	mov	r0, r5
 8001f30:	f005 f8c4 	bl	80070bc <USB_ReadPacket>
          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001f34:	f8db 3260 	ldr.w	r3, [fp, #608]	@ 0x260
 8001f38:	f3ca 0a0a 	ubfx	sl, sl, #0, #11
 8001f3c:	4453      	add	r3, sl
 8001f3e:	f8cb 3260 	str.w	r3, [fp, #608]	@ 0x260
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001f42:	f8db 3268 	ldr.w	r3, [fp, #616]	@ 0x268
 8001f46:	9a01      	ldr	r2, [sp, #4]
 8001f48:	444a      	add	r2, r9
 8001f4a:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8001f4e:	4453      	add	r3, sl
 8001f50:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
 8001f54:	e772      	b.n	8001e3c <HAL_PCD_IRQHandler+0x78>
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001f56:	2208      	movs	r2, #8
 8001f58:	f204 419c 	addw	r1, r4, #1180	@ 0x49c
 8001f5c:	4628      	mov	r0, r5
 8001f5e:	f005 f8ad 	bl	80070bc <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001f62:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 8001f66:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8001f6a:	f8d3 2268 	ldr.w	r2, [r3, #616]	@ 0x268
 8001f6e:	f3c8 180a 	ubfx	r8, r8, #4, #11
 8001f72:	4442      	add	r2, r8
 8001f74:	f8c3 2268 	str.w	r2, [r3, #616]	@ 0x268
 8001f78:	e760      	b.n	8001e3c <HAL_PCD_IRQHandler+0x78>
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8001f7a:	6820      	ldr	r0, [r4, #0]
 8001f7c:	f005 f930 	bl	80071e0 <USB_ReadDevAllOutEpInterrupt>
 8001f80:	4680      	mov	r8, r0
      epnum = 0U;
 8001f82:	46b1      	mov	r9, r6
      while (ep_intr != 0U)
 8001f84:	e035      	b.n	8001ff2 <HAL_PCD_IRQHandler+0x22e>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8001f86:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8001f90:	4649      	mov	r1, r9
 8001f92:	4620      	mov	r0, r4
 8001f94:	f7ff fd32 	bl	80019fc <PCD_EP_OutXfrComplete_int>
 8001f98:	e03c      	b.n	8002014 <HAL_PCD_IRQHandler+0x250>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8001f9a:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8001f9e:	2208      	movs	r2, #8
 8001fa0:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8001fa4:	4649      	mov	r1, r9
 8001fa6:	4620      	mov	r0, r4
 8001fa8:	f7ff fdaa 	bl	8001b00 <PCD_EP_OutSetupPacket_int>
 8001fac:	e035      	b.n	800201a <HAL_PCD_IRQHandler+0x256>
            if (ep->is_iso_incomplete == 1U)
 8001fae:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 8001fb2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8001fb6:	f893 3257 	ldrb.w	r3, [r3, #599]	@ 0x257
 8001fba:	2b01      	cmp	r3, #1
 8001fbc:	d041      	beq.n	8002042 <HAL_PCD_IRQHandler+0x27e>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8001fbe:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8001fc2:	2202      	movs	r2, #2
 8001fc4:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001fc8:	f01a 0f20 	tst.w	sl, #32
 8001fcc:	d004      	beq.n	8001fd8 <HAL_PCD_IRQHandler+0x214>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001fce:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8001fd2:	2220      	movs	r2, #32
 8001fd4:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8001fd8:	f41a 5f00 	tst.w	sl, #8192	@ 0x2000
 8001fdc:	d005      	beq.n	8001fea <HAL_PCD_IRQHandler+0x226>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8001fde:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8001fe2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001fe6:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
        epnum++;
 8001fea:	f109 0901 	add.w	r9, r9, #1
        ep_intr >>= 1U;
 8001fee:	ea4f 0858 	mov.w	r8, r8, lsr #1
      while (ep_intr != 0U)
 8001ff2:	f1b8 0f00 	cmp.w	r8, #0
 8001ff6:	f43f af2d 	beq.w	8001e54 <HAL_PCD_IRQHandler+0x90>
        if ((ep_intr & 0x1U) != 0U)
 8001ffa:	f018 0f01 	tst.w	r8, #1
 8001ffe:	d0f4      	beq.n	8001fea <HAL_PCD_IRQHandler+0x226>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002000:	fa5f fb89 	uxtb.w	fp, r9
 8002004:	4659      	mov	r1, fp
 8002006:	6820      	ldr	r0, [r4, #0]
 8002008:	f005 f8fa 	bl	8007200 <USB_ReadDevOutEPInterrupt>
 800200c:	4682      	mov	sl, r0
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800200e:	f010 0f01 	tst.w	r0, #1
 8002012:	d1b8      	bne.n	8001f86 <HAL_PCD_IRQHandler+0x1c2>
          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002014:	f01a 0f08 	tst.w	sl, #8
 8002018:	d1bf      	bne.n	8001f9a <HAL_PCD_IRQHandler+0x1d6>
          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800201a:	f01a 0f10 	tst.w	sl, #16
 800201e:	d004      	beq.n	800202a <HAL_PCD_IRQHandler+0x266>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002020:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8002024:	2210      	movs	r2, #16
 8002026:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800202a:	f01a 0f02 	tst.w	sl, #2
 800202e:	d0cb      	beq.n	8001fc8 <HAL_PCD_IRQHandler+0x204>
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002030:	696b      	ldr	r3, [r5, #20]
 8002032:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8002036:	d0ba      	beq.n	8001fae <HAL_PCD_IRQHandler+0x1ea>
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800203e:	607b      	str	r3, [r7, #4]
 8002040:	e7b5      	b.n	8001fae <HAL_PCD_IRQHandler+0x1ea>
              ep->is_iso_incomplete = 0U;
 8002042:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 8002046:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800204a:	2200      	movs	r2, #0
 800204c:	f883 2257 	strb.w	r2, [r3, #599]	@ 0x257
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002050:	4659      	mov	r1, fp
 8002052:	4620      	mov	r0, r4
 8002054:	f005 fa10 	bl	8007478 <HAL_PCD_ISOOUTIncompleteCallback>
 8002058:	e7b1      	b.n	8001fbe <HAL_PCD_IRQHandler+0x1fa>
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800205a:	6820      	ldr	r0, [r4, #0]
 800205c:	f005 f8c8 	bl	80071f0 <USB_ReadDevAllInEpInterrupt>
 8002060:	4680      	mov	r8, r0
      epnum = 0U;
 8002062:	46b1      	mov	r9, r6
      while (ep_intr != 0U)
 8002064:	e025      	b.n	80020b2 <HAL_PCD_IRQHandler+0x2ee>
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002066:	4659      	mov	r1, fp
 8002068:	4620      	mov	r0, r4
 800206a:	f005 f9c1 	bl	80073f0 <HAL_PCD_DataInStageCallback>
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800206e:	f01a 0f08 	tst.w	sl, #8
 8002072:	d004      	beq.n	800207e <HAL_PCD_IRQHandler+0x2ba>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002074:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8002078:	2208      	movs	r2, #8
 800207a:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800207e:	f01a 0f10 	tst.w	sl, #16
 8002082:	d004      	beq.n	800208e <HAL_PCD_IRQHandler+0x2ca>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002084:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8002088:	2210      	movs	r2, #16
 800208a:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800208e:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 8002092:	d004      	beq.n	800209e <HAL_PCD_IRQHandler+0x2da>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002094:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8002098:	2240      	movs	r2, #64	@ 0x40
 800209a:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800209e:	f01a 0f02 	tst.w	sl, #2
 80020a2:	d140      	bne.n	8002126 <HAL_PCD_IRQHandler+0x362>
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80020a4:	f01a 0f80 	tst.w	sl, #128	@ 0x80
 80020a8:	d159      	bne.n	800215e <HAL_PCD_IRQHandler+0x39a>
        epnum++;
 80020aa:	f109 0901 	add.w	r9, r9, #1
        ep_intr >>= 1U;
 80020ae:	ea4f 0858 	mov.w	r8, r8, lsr #1
      while (ep_intr != 0U)
 80020b2:	f1b8 0f00 	cmp.w	r8, #0
 80020b6:	f43f aed4 	beq.w	8001e62 <HAL_PCD_IRQHandler+0x9e>
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80020ba:	f018 0f01 	tst.w	r8, #1
 80020be:	d0f4      	beq.n	80020aa <HAL_PCD_IRQHandler+0x2e6>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80020c0:	fa5f fb89 	uxtb.w	fp, r9
 80020c4:	4659      	mov	r1, fp
 80020c6:	6820      	ldr	r0, [r4, #0]
 80020c8:	f005 f8a3 	bl	8007212 <USB_ReadDevInEPInterrupt>
 80020cc:	4682      	mov	sl, r0
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80020ce:	f010 0f01 	tst.w	r0, #1
 80020d2:	d0cc      	beq.n	800206e <HAL_PCD_IRQHandler+0x2aa>
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80020d4:	f009 020f 	and.w	r2, r9, #15
 80020d8:	2101      	movs	r1, #1
 80020da:	fa01 f202 	lsl.w	r2, r1, r2
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80020de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80020e0:	ea23 0302 	bic.w	r3, r3, r2
 80020e4:	637b      	str	r3, [r7, #52]	@ 0x34
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80020e6:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 80020ea:	f8c3 1908 	str.w	r1, [r3, #2312]	@ 0x908
            if (hpcd->Init.dma_enable == 1U)
 80020ee:	79a3      	ldrb	r3, [r4, #6]
 80020f0:	428b      	cmp	r3, r1
 80020f2:	d1b8      	bne.n	8002066 <HAL_PCD_IRQHandler+0x2a2>
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80020f4:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 80020f8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80020fc:	6a1a      	ldr	r2, [r3, #32]
 80020fe:	69d9      	ldr	r1, [r3, #28]
 8002100:	440a      	add	r2, r1
 8002102:	621a      	str	r2, [r3, #32]
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002104:	f1b9 0f00 	cmp.w	r9, #0
 8002108:	d1ad      	bne.n	8002066 <HAL_PCD_IRQHandler+0x2a2>
 800210a:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 800210e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8002112:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002114:	2b00      	cmp	r3, #0
 8002116:	d1a6      	bne.n	8002066 <HAL_PCD_IRQHandler+0x2a2>
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002118:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 800211c:	2101      	movs	r1, #1
 800211e:	6820      	ldr	r0, [r4, #0]
 8002120:	f005 f89c 	bl	800725c <USB_EP0_OutStart>
 8002124:	e79f      	b.n	8002066 <HAL_PCD_IRQHandler+0x2a2>
            (void)USB_FlushTxFifo(USBx, epnum);
 8002126:	4649      	mov	r1, r9
 8002128:	4628      	mov	r0, r5
 800212a:	f004 fdad 	bl	8006c88 <USB_FlushTxFifo>
            if (ep->is_iso_incomplete == 1U)
 800212e:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 8002132:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8002136:	7ddb      	ldrb	r3, [r3, #23]
 8002138:	2b01      	cmp	r3, #1
 800213a:	d005      	beq.n	8002148 <HAL_PCD_IRQHandler+0x384>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800213c:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8002140:	2202      	movs	r2, #2
 8002142:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
 8002146:	e7ad      	b.n	80020a4 <HAL_PCD_IRQHandler+0x2e0>
              ep->is_iso_incomplete = 0U;
 8002148:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 800214c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8002150:	2200      	movs	r2, #0
 8002152:	75da      	strb	r2, [r3, #23]
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002154:	4659      	mov	r1, fp
 8002156:	4620      	mov	r0, r4
 8002158:	f005 f994 	bl	8007484 <HAL_PCD_ISOINIncompleteCallback>
 800215c:	e7ee      	b.n	800213c <HAL_PCD_IRQHandler+0x378>
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800215e:	4649      	mov	r1, r9
 8002160:	4620      	mov	r0, r4
 8002162:	f7ff fbe3 	bl	800192c <PCD_WriteEmptyTxFifo>
 8002166:	e7a0      	b.n	80020aa <HAL_PCD_IRQHandler+0x2e6>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	f023 0301 	bic.w	r3, r3, #1
 800216e:	607b      	str	r3, [r7, #4]
      if (hpcd->LPM_State == LPM_L1)
 8002170:	f894 34cc 	ldrb.w	r3, [r4, #1228]	@ 0x4cc
 8002174:	2b01      	cmp	r3, #1
 8002176:	d008      	beq.n	800218a <HAL_PCD_IRQHandler+0x3c6>
        HAL_PCD_ResumeCallback(hpcd);
 8002178:	4620      	mov	r0, r4
 800217a:	f005 f977 	bl	800746c <HAL_PCD_ResumeCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800217e:	6822      	ldr	r2, [r4, #0]
 8002180:	6953      	ldr	r3, [r2, #20]
 8002182:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002186:	6153      	str	r3, [r2, #20]
 8002188:	e671      	b.n	8001e6e <HAL_PCD_IRQHandler+0xaa>
        hpcd->LPM_State = LPM_L0;
 800218a:	2100      	movs	r1, #0
 800218c:	f884 14cc 	strb.w	r1, [r4, #1228]	@ 0x4cc
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002190:	4620      	mov	r0, r4
 8002192:	f000 f917 	bl	80023c4 <HAL_PCDEx_LPM_Callback>
 8002196:	e7f2      	b.n	800217e <HAL_PCD_IRQHandler+0x3ba>
        HAL_PCD_SuspendCallback(hpcd);
 8002198:	4620      	mov	r0, r4
 800219a:	f005 f94f 	bl	800743c <HAL_PCD_SuspendCallback>
 800219e:	e671      	b.n	8001e84 <HAL_PCD_IRQHandler+0xc0>
        HAL_PCD_SuspendCallback(hpcd);
 80021a0:	4620      	mov	r0, r4
 80021a2:	f005 f94b 	bl	800743c <HAL_PCD_SuspendCallback>
 80021a6:	e68e      	b.n	8001ec6 <HAL_PCD_IRQHandler+0x102>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	f023 0301 	bic.w	r3, r3, #1
 80021ae:	607b      	str	r3, [r7, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80021b0:	2110      	movs	r1, #16
 80021b2:	6820      	ldr	r0, [r4, #0]
 80021b4:	f004 fd68 	bl	8006c88 <USB_FlushTxFifo>
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80021b8:	e01a      	b.n	80021f0 <HAL_PCD_IRQHandler+0x42c>
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80021ba:	eb05 1346 	add.w	r3, r5, r6, lsl #5
 80021be:	f64f 317f 	movw	r1, #64383	@ 0xfb7f
 80021c2:	f8c3 1908 	str.w	r1, [r3, #2312]	@ 0x908
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80021c6:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 80021ca:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 80021ce:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80021d2:	f8c3 1b08 	str.w	r1, [r3, #2824]	@ 0xb08
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80021d6:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 80021da:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 80021de:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80021e2:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 80021e6:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 80021ea:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80021ee:	3601      	adds	r6, #1
 80021f0:	7923      	ldrb	r3, [r4, #4]
 80021f2:	42b3      	cmp	r3, r6
 80021f4:	d8e1      	bhi.n	80021ba <HAL_PCD_IRQHandler+0x3f6>
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80021f6:	69fb      	ldr	r3, [r7, #28]
 80021f8:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80021fc:	61fb      	str	r3, [r7, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80021fe:	7be3      	ldrb	r3, [r4, #15]
 8002200:	b1db      	cbz	r3, 800223a <HAL_PCD_IRQHandler+0x476>
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002202:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002206:	f043 030b 	orr.w	r3, r3, #11
 800220a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800220e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002210:	f043 030b 	orr.w	r3, r3, #11
 8002214:	647b      	str	r3, [r7, #68]	@ 0x44
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002216:	f8d5 3800 	ldr.w	r3, [r5, #2048]	@ 0x800
 800221a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800221e:	f8c5 3800 	str.w	r3, [r5, #2048]	@ 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002222:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8002226:	79a1      	ldrb	r1, [r4, #6]
 8002228:	6820      	ldr	r0, [r4, #0]
 800222a:	f005 f817 	bl	800725c <USB_EP0_OutStart>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800222e:	6822      	ldr	r2, [r4, #0]
 8002230:	6953      	ldr	r3, [r2, #20]
 8002232:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002236:	6153      	str	r3, [r2, #20]
 8002238:	e64c      	b.n	8001ed4 <HAL_PCD_IRQHandler+0x110>
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800223a:	697a      	ldr	r2, [r7, #20]
 800223c:	f242 032b 	movw	r3, #8235	@ 0x202b
 8002240:	4313      	orrs	r3, r2
 8002242:	617b      	str	r3, [r7, #20]
        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002244:	693b      	ldr	r3, [r7, #16]
 8002246:	f043 030b 	orr.w	r3, r3, #11
 800224a:	613b      	str	r3, [r7, #16]
 800224c:	e7e3      	b.n	8002216 <HAL_PCD_IRQHandler+0x452>
      (void)USB_ActivateSetup(hpcd->Instance);
 800224e:	6820      	ldr	r0, [r4, #0]
 8002250:	f004 fff5 	bl	800723e <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002254:	6820      	ldr	r0, [r4, #0]
 8002256:	f004 fd3c 	bl	8006cd2 <USB_GetDevSpeed>
 800225a:	71e0      	strb	r0, [r4, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800225c:	6826      	ldr	r6, [r4, #0]
 800225e:	f000 fefd 	bl	800305c <HAL_RCC_GetHCLKFreq>
 8002262:	4601      	mov	r1, r0
 8002264:	79e2      	ldrb	r2, [r4, #7]
 8002266:	4630      	mov	r0, r6
 8002268:	f004 fc9c 	bl	8006ba4 <USB_SetTurnaroundTime>
      HAL_PCD_ResetCallback(hpcd);
 800226c:	4620      	mov	r0, r4
 800226e:	f005 f8d0 	bl	8007412 <HAL_PCD_ResetCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002272:	6822      	ldr	r2, [r4, #0]
 8002274:	6953      	ldr	r3, [r2, #20]
 8002276:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800227a:	6153      	str	r3, [r2, #20]
 800227c:	e631      	b.n	8001ee2 <HAL_PCD_IRQHandler+0x11e>
      HAL_PCD_SOFCallback(hpcd);
 800227e:	4620      	mov	r0, r4
 8002280:	f005 f8c1 	bl	8007406 <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002284:	6822      	ldr	r2, [r4, #0]
 8002286:	6953      	ldr	r3, [r2, #20]
 8002288:	f003 0308 	and.w	r3, r3, #8
 800228c:	6153      	str	r3, [r2, #20]
 800228e:	e62f      	b.n	8001ef0 <HAL_PCD_IRQHandler+0x12c>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002290:	3601      	adds	r6, #1
 8002292:	7923      	ldrb	r3, [r4, #4]
 8002294:	42b3      	cmp	r3, r6
 8002296:	d90c      	bls.n	80022b2 <HAL_PCD_IRQHandler+0x4ee>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002298:	eb06 03c6 	add.w	r3, r6, r6, lsl #3
 800229c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80022a0:	f893 3257 	ldrb.w	r3, [r3, #599]	@ 0x257
 80022a4:	2b01      	cmp	r3, #1
 80022a6:	d1f3      	bne.n	8002290 <HAL_PCD_IRQHandler+0x4cc>
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80022a8:	b2f1      	uxtb	r1, r6
 80022aa:	4620      	mov	r0, r4
 80022ac:	f7ff fd70 	bl	8001d90 <HAL_PCD_EP_Abort>
 80022b0:	e7ee      	b.n	8002290 <HAL_PCD_IRQHandler+0x4cc>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80022b2:	6820      	ldr	r0, [r4, #0]
 80022b4:	f004 ff90 	bl	80071d8 <USB_ReadInterrupts>
 80022b8:	f410 1f80 	tst.w	r0, #1048576	@ 0x100000
 80022bc:	d125      	bne.n	800230a <HAL_PCD_IRQHandler+0x546>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80022be:	6820      	ldr	r0, [r4, #0]
 80022c0:	f004 ff8a 	bl	80071d8 <USB_ReadInterrupts>
 80022c4:	f410 1f00 	tst.w	r0, #2097152	@ 0x200000
 80022c8:	d058      	beq.n	800237c <HAL_PCD_IRQHandler+0x5b8>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80022ca:	2301      	movs	r3, #1
 80022cc:	e026      	b.n	800231c <HAL_PCD_IRQHandler+0x558>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80022ce:	3601      	adds	r6, #1
 80022d0:	7923      	ldrb	r3, [r4, #4]
 80022d2:	42b3      	cmp	r3, r6
 80022d4:	d91b      	bls.n	800230e <HAL_PCD_IRQHandler+0x54a>
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80022d6:	eb05 1346 	add.w	r3, r5, r6, lsl #5
 80022da:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80022de:	eb06 03c6 	add.w	r3, r6, r6, lsl #3
 80022e2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80022e6:	7e1b      	ldrb	r3, [r3, #24]
 80022e8:	2b01      	cmp	r3, #1
 80022ea:	d1f0      	bne.n	80022ce <HAL_PCD_IRQHandler+0x50a>
 80022ec:	2a00      	cmp	r2, #0
 80022ee:	daee      	bge.n	80022ce <HAL_PCD_IRQHandler+0x50a>
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80022f0:	eb06 03c6 	add.w	r3, r6, r6, lsl #3
 80022f4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80022f8:	2201      	movs	r2, #1
 80022fa:	75da      	strb	r2, [r3, #23]
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80022fc:	f066 017f 	orn	r1, r6, #127	@ 0x7f
 8002300:	b2c9      	uxtb	r1, r1
 8002302:	4620      	mov	r0, r4
 8002304:	f7ff fd44 	bl	8001d90 <HAL_PCD_EP_Abort>
 8002308:	e7e1      	b.n	80022ce <HAL_PCD_IRQHandler+0x50a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800230a:	2601      	movs	r6, #1
 800230c:	e7e0      	b.n	80022d0 <HAL_PCD_IRQHandler+0x50c>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800230e:	6822      	ldr	r2, [r4, #0]
 8002310:	6953      	ldr	r3, [r2, #20]
 8002312:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002316:	6153      	str	r3, [r2, #20]
 8002318:	e7d1      	b.n	80022be <HAL_PCD_IRQHandler+0x4fa>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800231a:	3301      	adds	r3, #1
 800231c:	7922      	ldrb	r2, [r4, #4]
 800231e:	429a      	cmp	r2, r3
 8002320:	d927      	bls.n	8002372 <HAL_PCD_IRQHandler+0x5ae>
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002322:	eb05 1243 	add.w	r2, r5, r3, lsl #5
 8002326:	f8d2 1b00 	ldr.w	r1, [r2, #2816]	@ 0xb00
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800232a:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 800232e:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8002332:	f892 2258 	ldrb.w	r2, [r2, #600]	@ 0x258
 8002336:	2a01      	cmp	r2, #1
 8002338:	d1ef      	bne.n	800231a <HAL_PCD_IRQHandler+0x556>
 800233a:	2900      	cmp	r1, #0
 800233c:	daed      	bge.n	800231a <HAL_PCD_IRQHandler+0x556>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800233e:	f8d4 24d4 	ldr.w	r2, [r4, #1236]	@ 0x4d4
 8002342:	ea82 4211 	eor.w	r2, r2, r1, lsr #16
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002346:	f012 0f01 	tst.w	r2, #1
 800234a:	d1e6      	bne.n	800231a <HAL_PCD_IRQHandler+0x556>
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800234c:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 8002350:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8002354:	2101      	movs	r1, #1
 8002356:	f882 1257 	strb.w	r1, [r2, #599]	@ 0x257
          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800235a:	69aa      	ldr	r2, [r5, #24]
 800235c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002360:	61aa      	str	r2, [r5, #24]
          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002362:	696a      	ldr	r2, [r5, #20]
 8002364:	f012 0f80 	tst.w	r2, #128	@ 0x80
 8002368:	d1d7      	bne.n	800231a <HAL_PCD_IRQHandler+0x556>
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002370:	607b      	str	r3, [r7, #4]
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002372:	6822      	ldr	r2, [r4, #0]
 8002374:	6953      	ldr	r3, [r2, #20]
 8002376:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800237a:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800237c:	6820      	ldr	r0, [r4, #0]
 800237e:	f004 ff2b 	bl	80071d8 <USB_ReadInterrupts>
 8002382:	f010 4f80 	tst.w	r0, #1073741824	@ 0x40000000
 8002386:	d110      	bne.n	80023aa <HAL_PCD_IRQHandler+0x5e6>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002388:	6820      	ldr	r0, [r4, #0]
 800238a:	f004 ff25 	bl	80071d8 <USB_ReadInterrupts>
 800238e:	f010 0f04 	tst.w	r0, #4
 8002392:	f43f ad20 	beq.w	8001dd6 <HAL_PCD_IRQHandler+0x12>
      RegVal = hpcd->Instance->GOTGINT;
 8002396:	6823      	ldr	r3, [r4, #0]
 8002398:	685d      	ldr	r5, [r3, #4]
      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800239a:	f015 0f04 	tst.w	r5, #4
 800239e:	d10d      	bne.n	80023bc <HAL_PCD_IRQHandler+0x5f8>
      hpcd->Instance->GOTGINT |= RegVal;
 80023a0:	6822      	ldr	r2, [r4, #0]
 80023a2:	6853      	ldr	r3, [r2, #4]
 80023a4:	432b      	orrs	r3, r5
 80023a6:	6053      	str	r3, [r2, #4]
 80023a8:	e515      	b.n	8001dd6 <HAL_PCD_IRQHandler+0x12>
      HAL_PCD_ConnectCallback(hpcd);
 80023aa:	4620      	mov	r0, r4
 80023ac:	f005 f870 	bl	8007490 <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80023b0:	6822      	ldr	r2, [r4, #0]
 80023b2:	6953      	ldr	r3, [r2, #20]
 80023b4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80023b8:	6153      	str	r3, [r2, #20]
 80023ba:	e7e5      	b.n	8002388 <HAL_PCD_IRQHandler+0x5c4>
        HAL_PCD_DisconnectCallback(hpcd);
 80023bc:	4620      	mov	r0, r4
 80023be:	f005 f86d 	bl	800749c <HAL_PCD_DisconnectCallback>
 80023c2:	e7ed      	b.n	80023a0 <HAL_PCD_IRQHandler+0x5dc>

080023c4 <HAL_PCDEx_LPM_Callback>:
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80023c4:	4770      	bx	lr
	...

080023c8 <HAL_PWREx_ConfigSupply>:
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80023c8:	4b13      	ldr	r3, [pc, #76]	@ (8002418 <HAL_PWREx_ConfigSupply+0x50>)
 80023ca:	68db      	ldr	r3, [r3, #12]
 80023cc:	f013 0f04 	tst.w	r3, #4
 80023d0:	d107      	bne.n	80023e2 <HAL_PWREx_ConfigSupply+0x1a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80023d2:	4b11      	ldr	r3, [pc, #68]	@ (8002418 <HAL_PWREx_ConfigSupply+0x50>)
 80023d4:	68db      	ldr	r3, [r3, #12]
 80023d6:	f003 0307 	and.w	r3, r3, #7
 80023da:	4283      	cmp	r3, r0
 80023dc:	d01a      	beq.n	8002414 <HAL_PWREx_ConfigSupply+0x4c>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80023de:	2001      	movs	r0, #1
 80023e0:	4770      	bx	lr
{
 80023e2:	b510      	push	{r4, lr}
      return HAL_OK;
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80023e4:	4a0c      	ldr	r2, [pc, #48]	@ (8002418 <HAL_PWREx_ConfigSupply+0x50>)
 80023e6:	68d3      	ldr	r3, [r2, #12]
 80023e8:	f023 0307 	bic.w	r3, r3, #7
 80023ec:	4303      	orrs	r3, r0
 80023ee:	60d3      	str	r3, [r2, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80023f0:	f7fe fb3a 	bl	8000a68 <HAL_GetTick>
 80023f4:	4604      	mov	r4, r0

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80023f6:	4b08      	ldr	r3, [pc, #32]	@ (8002418 <HAL_PWREx_ConfigSupply+0x50>)
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 80023fe:	d107      	bne.n	8002410 <HAL_PWREx_ConfigSupply+0x48>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002400:	f7fe fb32 	bl	8000a68 <HAL_GetTick>
 8002404:	1b00      	subs	r0, r0, r4
 8002406:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 800240a:	d9f4      	bls.n	80023f6 <HAL_PWREx_ConfigSupply+0x2e>
    {
      return HAL_ERROR;
 800240c:	2001      	movs	r0, #1
 800240e:	e000      	b.n	8002412 <HAL_PWREx_ConfigSupply+0x4a>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002410:	2000      	movs	r0, #0
}
 8002412:	bd10      	pop	{r4, pc}
      return HAL_OK;
 8002414:	2000      	movs	r0, #0
}
 8002416:	4770      	bx	lr
 8002418:	58024800 	.word	0x58024800

0800241c <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800241c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002420:	4605      	mov	r5, r0
 8002422:	460f      	mov	r7, r1
 8002424:	4616      	mov	r6, r2
 8002426:	4699      	mov	r9, r3
 8002428:	f8dd 8020 	ldr.w	r8, [sp, #32]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800242c:	682b      	ldr	r3, [r5, #0]
 800242e:	689c      	ldr	r4, [r3, #8]
 8002430:	ea04 0c07 	and.w	ip, r4, r7
 8002434:	f1bc 0c00 	subs.w	ip, ip, #0
 8002438:	bf18      	it	ne
 800243a:	f04f 0c01 	movne.w	ip, #1
 800243e:	45b4      	cmp	ip, r6
 8002440:	d014      	beq.n	800246c <QSPI_WaitFlagStateUntilTimeout+0x50>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002442:	f1b8 3fff 	cmp.w	r8, #4294967295
 8002446:	d0f1      	beq.n	800242c <QSPI_WaitFlagStateUntilTimeout+0x10>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002448:	f7fe fb0e 	bl	8000a68 <HAL_GetTick>
 800244c:	eba0 0009 	sub.w	r0, r0, r9
 8002450:	4540      	cmp	r0, r8
 8002452:	d802      	bhi.n	800245a <QSPI_WaitFlagStateUntilTimeout+0x3e>
 8002454:	f1b8 0f00 	cmp.w	r8, #0
 8002458:	d1e8      	bne.n	800242c <QSPI_WaitFlagStateUntilTimeout+0x10>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 800245a:	2304      	movs	r3, #4
 800245c:	f885 3041 	strb.w	r3, [r5, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8002460:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 8002462:	f043 0301 	orr.w	r3, r3, #1
 8002466:	646b      	str	r3, [r5, #68]	@ 0x44

        return HAL_ERROR;
 8002468:	2001      	movs	r0, #1
 800246a:	e000      	b.n	800246e <QSPI_WaitFlagStateUntilTimeout+0x52>
      }
    }
  }
  return HAL_OK;
 800246c:	2000      	movs	r0, #0
}
 800246e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08002472 <HAL_QSPI_SetTimeout>:
  hqspi->Timeout = Timeout;
 8002472:	6481      	str	r1, [r0, #72]	@ 0x48
}
 8002474:	4770      	bx	lr
	...

08002478 <HAL_QSPI_Init>:
{
 8002478:	b570      	push	{r4, r5, r6, lr}
 800247a:	b082      	sub	sp, #8
 800247c:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800247e:	f7fe faf3 	bl	8000a68 <HAL_GetTick>
  if(hqspi == NULL)
 8002482:	2c00      	cmp	r4, #0
 8002484:	d045      	beq.n	8002512 <HAL_QSPI_Init+0x9a>
 8002486:	4606      	mov	r6, r0
  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8002488:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 800248c:	2b00      	cmp	r3, #0
 800248e:	d037      	beq.n	8002500 <HAL_QSPI_Init+0x88>
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8002490:	6825      	ldr	r5, [r4, #0]
 8002492:	682a      	ldr	r2, [r5, #0]
 8002494:	f422 52f8 	bic.w	r2, r2, #7936	@ 0x1f00
 8002498:	68a1      	ldr	r1, [r4, #8]
 800249a:	3901      	subs	r1, #1
 800249c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80024a0:	602a      	str	r2, [r5, #0]
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 80024a2:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 80024a4:	9300      	str	r3, [sp, #0]
 80024a6:	4633      	mov	r3, r6
 80024a8:	2200      	movs	r2, #0
 80024aa:	2120      	movs	r1, #32
 80024ac:	4620      	mov	r0, r4
 80024ae:	f7ff ffb5 	bl	800241c <QSPI_WaitFlagStateUntilTimeout>
  if(status == HAL_OK)
 80024b2:	bb18      	cbnz	r0, 80024fc <HAL_QSPI_Init+0x84>
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 80024b4:	6821      	ldr	r1, [r4, #0]
 80024b6:	680b      	ldr	r3, [r1, #0]
 80024b8:	4a17      	ldr	r2, [pc, #92]	@ (8002518 <HAL_QSPI_Init+0xa0>)
 80024ba:	401a      	ands	r2, r3
 80024bc:	6865      	ldr	r5, [r4, #4]
 80024be:	68e3      	ldr	r3, [r4, #12]
 80024c0:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
 80024c4:	69e5      	ldr	r5, [r4, #28]
 80024c6:	432b      	orrs	r3, r5
 80024c8:	6a25      	ldr	r5, [r4, #32]
 80024ca:	432b      	orrs	r3, r5
 80024cc:	431a      	orrs	r2, r3
 80024ce:	600a      	str	r2, [r1, #0]
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 80024d0:	6821      	ldr	r1, [r4, #0]
 80024d2:	684a      	ldr	r2, [r1, #4]
 80024d4:	4b11      	ldr	r3, [pc, #68]	@ (800251c <HAL_QSPI_Init+0xa4>)
 80024d6:	4013      	ands	r3, r2
 80024d8:	6925      	ldr	r5, [r4, #16]
 80024da:	6962      	ldr	r2, [r4, #20]
 80024dc:	ea42 4205 	orr.w	r2, r2, r5, lsl #16
 80024e0:	69a5      	ldr	r5, [r4, #24]
 80024e2:	432a      	orrs	r2, r5
 80024e4:	4313      	orrs	r3, r2
 80024e6:	604b      	str	r3, [r1, #4]
    __HAL_QSPI_ENABLE(hqspi);
 80024e8:	6822      	ldr	r2, [r4, #0]
 80024ea:	6813      	ldr	r3, [r2, #0]
 80024ec:	f043 0301 	orr.w	r3, r3, #1
 80024f0:	6013      	str	r3, [r2, #0]
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80024f2:	2300      	movs	r3, #0
 80024f4:	6463      	str	r3, [r4, #68]	@ 0x44
    hqspi->State = HAL_QSPI_STATE_READY;
 80024f6:	2301      	movs	r3, #1
 80024f8:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
}
 80024fc:	b002      	add	sp, #8
 80024fe:	bd70      	pop	{r4, r5, r6, pc}
    HAL_QSPI_MspInit(hqspi);
 8002500:	4620      	mov	r0, r4
 8002502:	f7fe ff39 	bl	8001378 <HAL_QSPI_MspInit>
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8002506:	f241 3188 	movw	r1, #5000	@ 0x1388
 800250a:	4620      	mov	r0, r4
 800250c:	f7ff ffb1 	bl	8002472 <HAL_QSPI_SetTimeout>
 8002510:	e7be      	b.n	8002490 <HAL_QSPI_Init+0x18>
    return HAL_ERROR;
 8002512:	2001      	movs	r0, #1
 8002514:	e7f2      	b.n	80024fc <HAL_QSPI_Init+0x84>
 8002516:	bf00      	nop
 8002518:	00ffff2f 	.word	0x00ffff2f
 800251c:	ffe0f8fe 	.word	0xffe0f8fe

08002520 <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002520:	2800      	cmp	r0, #0
 8002522:	f000 8339 	beq.w	8002b98 <HAL_RCC_OscConfig+0x678>
{
 8002526:	b538      	push	{r3, r4, r5, lr}
 8002528:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800252a:	6803      	ldr	r3, [r0, #0]
 800252c:	f013 0f01 	tst.w	r3, #1
 8002530:	d025      	beq.n	800257e <HAL_RCC_OscConfig+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002532:	4a94      	ldr	r2, [pc, #592]	@ (8002784 <HAL_RCC_OscConfig+0x264>)
 8002534:	6913      	ldr	r3, [r2, #16]
 8002536:	f003 0338 	and.w	r3, r3, #56	@ 0x38
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800253a:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800253c:	2b10      	cmp	r3, #16
 800253e:	d015      	beq.n	800256c <HAL_RCC_OscConfig+0x4c>
 8002540:	2b18      	cmp	r3, #24
 8002542:	d00f      	beq.n	8002564 <HAL_RCC_OscConfig+0x44>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002544:	6863      	ldr	r3, [r4, #4]
 8002546:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800254a:	d03f      	beq.n	80025cc <HAL_RCC_OscConfig+0xac>
 800254c:	2b00      	cmp	r3, #0
 800254e:	d153      	bne.n	80025f8 <HAL_RCC_OscConfig+0xd8>
 8002550:	4b8c      	ldr	r3, [pc, #560]	@ (8002784 <HAL_RCC_OscConfig+0x264>)
 8002552:	681a      	ldr	r2, [r3, #0]
 8002554:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002558:	601a      	str	r2, [r3, #0]
 800255a:	681a      	ldr	r2, [r3, #0]
 800255c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002560:	601a      	str	r2, [r3, #0]
 8002562:	e038      	b.n	80025d6 <HAL_RCC_OscConfig+0xb6>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002564:	f002 0203 	and.w	r2, r2, #3
 8002568:	2a02      	cmp	r2, #2
 800256a:	d1eb      	bne.n	8002544 <HAL_RCC_OscConfig+0x24>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800256c:	4b85      	ldr	r3, [pc, #532]	@ (8002784 <HAL_RCC_OscConfig+0x264>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8002574:	d003      	beq.n	800257e <HAL_RCC_OscConfig+0x5e>
 8002576:	6863      	ldr	r3, [r4, #4]
 8002578:	2b00      	cmp	r3, #0
 800257a:	f000 830f 	beq.w	8002b9c <HAL_RCC_OscConfig+0x67c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800257e:	6823      	ldr	r3, [r4, #0]
 8002580:	f013 0f02 	tst.w	r3, #2
 8002584:	f000 80a1 	beq.w	80026ca <HAL_RCC_OscConfig+0x1aa>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002588:	4a7e      	ldr	r2, [pc, #504]	@ (8002784 <HAL_RCC_OscConfig+0x264>)
 800258a:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800258c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800258e:	f013 0338 	ands.w	r3, r3, #56	@ 0x38
 8002592:	d05a      	beq.n	800264a <HAL_RCC_OscConfig+0x12a>
 8002594:	2b18      	cmp	r3, #24
 8002596:	d055      	beq.n	8002644 <HAL_RCC_OscConfig+0x124>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002598:	68e3      	ldr	r3, [r4, #12]
 800259a:	2b00      	cmp	r3, #0
 800259c:	f000 80de 	beq.w	800275c <HAL_RCC_OscConfig+0x23c>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80025a0:	4978      	ldr	r1, [pc, #480]	@ (8002784 <HAL_RCC_OscConfig+0x264>)
 80025a2:	680a      	ldr	r2, [r1, #0]
 80025a4:	f022 0219 	bic.w	r2, r2, #25
 80025a8:	4313      	orrs	r3, r2
 80025aa:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025ac:	f7fe fa5c 	bl	8000a68 <HAL_GetTick>
 80025b0:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80025b2:	4b74      	ldr	r3, [pc, #464]	@ (8002784 <HAL_RCC_OscConfig+0x264>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f013 0f04 	tst.w	r3, #4
 80025ba:	f040 80ad 	bne.w	8002718 <HAL_RCC_OscConfig+0x1f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025be:	f7fe fa53 	bl	8000a68 <HAL_GetTick>
 80025c2:	1b40      	subs	r0, r0, r5
 80025c4:	2802      	cmp	r0, #2
 80025c6:	d9f4      	bls.n	80025b2 <HAL_RCC_OscConfig+0x92>
          {
            return HAL_TIMEOUT;
 80025c8:	2003      	movs	r0, #3
 80025ca:	e2ee      	b.n	8002baa <HAL_RCC_OscConfig+0x68a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025cc:	4a6d      	ldr	r2, [pc, #436]	@ (8002784 <HAL_RCC_OscConfig+0x264>)
 80025ce:	6813      	ldr	r3, [r2, #0]
 80025d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025d4:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80025d6:	6863      	ldr	r3, [r4, #4]
 80025d8:	b32b      	cbz	r3, 8002626 <HAL_RCC_OscConfig+0x106>
        tickstart = HAL_GetTick();
 80025da:	f7fe fa45 	bl	8000a68 <HAL_GetTick>
 80025de:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80025e0:	4b68      	ldr	r3, [pc, #416]	@ (8002784 <HAL_RCC_OscConfig+0x264>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80025e8:	d1c9      	bne.n	800257e <HAL_RCC_OscConfig+0x5e>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025ea:	f7fe fa3d 	bl	8000a68 <HAL_GetTick>
 80025ee:	1b40      	subs	r0, r0, r5
 80025f0:	2864      	cmp	r0, #100	@ 0x64
 80025f2:	d9f5      	bls.n	80025e0 <HAL_RCC_OscConfig+0xc0>
            return HAL_TIMEOUT;
 80025f4:	2003      	movs	r0, #3
 80025f6:	e2d8      	b.n	8002baa <HAL_RCC_OscConfig+0x68a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025f8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80025fc:	d009      	beq.n	8002612 <HAL_RCC_OscConfig+0xf2>
 80025fe:	4b61      	ldr	r3, [pc, #388]	@ (8002784 <HAL_RCC_OscConfig+0x264>)
 8002600:	681a      	ldr	r2, [r3, #0]
 8002602:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002606:	601a      	str	r2, [r3, #0]
 8002608:	681a      	ldr	r2, [r3, #0]
 800260a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800260e:	601a      	str	r2, [r3, #0]
 8002610:	e7e1      	b.n	80025d6 <HAL_RCC_OscConfig+0xb6>
 8002612:	4b5c      	ldr	r3, [pc, #368]	@ (8002784 <HAL_RCC_OscConfig+0x264>)
 8002614:	681a      	ldr	r2, [r3, #0]
 8002616:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800261a:	601a      	str	r2, [r3, #0]
 800261c:	681a      	ldr	r2, [r3, #0]
 800261e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002622:	601a      	str	r2, [r3, #0]
 8002624:	e7d7      	b.n	80025d6 <HAL_RCC_OscConfig+0xb6>
        tickstart = HAL_GetTick();
 8002626:	f7fe fa1f 	bl	8000a68 <HAL_GetTick>
 800262a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800262c:	4b55      	ldr	r3, [pc, #340]	@ (8002784 <HAL_RCC_OscConfig+0x264>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8002634:	d0a3      	beq.n	800257e <HAL_RCC_OscConfig+0x5e>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002636:	f7fe fa17 	bl	8000a68 <HAL_GetTick>
 800263a:	1b40      	subs	r0, r0, r5
 800263c:	2864      	cmp	r0, #100	@ 0x64
 800263e:	d9f5      	bls.n	800262c <HAL_RCC_OscConfig+0x10c>
            return HAL_TIMEOUT;
 8002640:	2003      	movs	r0, #3
 8002642:	e2b2      	b.n	8002baa <HAL_RCC_OscConfig+0x68a>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002644:	f012 0f03 	tst.w	r2, #3
 8002648:	d1a6      	bne.n	8002598 <HAL_RCC_OscConfig+0x78>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800264a:	4b4e      	ldr	r3, [pc, #312]	@ (8002784 <HAL_RCC_OscConfig+0x264>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f013 0f04 	tst.w	r3, #4
 8002652:	d003      	beq.n	800265c <HAL_RCC_OscConfig+0x13c>
 8002654:	68e3      	ldr	r3, [r4, #12]
 8002656:	2b00      	cmp	r3, #0
 8002658:	f000 82a2 	beq.w	8002ba0 <HAL_RCC_OscConfig+0x680>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800265c:	4a49      	ldr	r2, [pc, #292]	@ (8002784 <HAL_RCC_OscConfig+0x264>)
 800265e:	6813      	ldr	r3, [r2, #0]
 8002660:	f023 0319 	bic.w	r3, r3, #25
 8002664:	68e1      	ldr	r1, [r4, #12]
 8002666:	430b      	orrs	r3, r1
 8002668:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800266a:	f7fe f9fd 	bl	8000a68 <HAL_GetTick>
 800266e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002670:	4b44      	ldr	r3, [pc, #272]	@ (8002784 <HAL_RCC_OscConfig+0x264>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f013 0f04 	tst.w	r3, #4
 8002678:	d106      	bne.n	8002688 <HAL_RCC_OscConfig+0x168>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800267a:	f7fe f9f5 	bl	8000a68 <HAL_GetTick>
 800267e:	1b40      	subs	r0, r0, r5
 8002680:	2802      	cmp	r0, #2
 8002682:	d9f5      	bls.n	8002670 <HAL_RCC_OscConfig+0x150>
            return HAL_TIMEOUT;
 8002684:	2003      	movs	r0, #3
 8002686:	e290      	b.n	8002baa <HAL_RCC_OscConfig+0x68a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002688:	f7fe fa08 	bl	8000a9c <HAL_GetREVID>
 800268c:	f241 0303 	movw	r3, #4099	@ 0x1003
 8002690:	4298      	cmp	r0, r3
 8002692:	d812      	bhi.n	80026ba <HAL_RCC_OscConfig+0x19a>
 8002694:	6922      	ldr	r2, [r4, #16]
 8002696:	2a40      	cmp	r2, #64	@ 0x40
 8002698:	d007      	beq.n	80026aa <HAL_RCC_OscConfig+0x18a>
 800269a:	493a      	ldr	r1, [pc, #232]	@ (8002784 <HAL_RCC_OscConfig+0x264>)
 800269c:	684b      	ldr	r3, [r1, #4]
 800269e:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80026a2:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 80026a6:	604b      	str	r3, [r1, #4]
 80026a8:	e00f      	b.n	80026ca <HAL_RCC_OscConfig+0x1aa>
 80026aa:	4a36      	ldr	r2, [pc, #216]	@ (8002784 <HAL_RCC_OscConfig+0x264>)
 80026ac:	6853      	ldr	r3, [r2, #4]
 80026ae:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80026b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80026b6:	6053      	str	r3, [r2, #4]
 80026b8:	e007      	b.n	80026ca <HAL_RCC_OscConfig+0x1aa>
 80026ba:	4a32      	ldr	r2, [pc, #200]	@ (8002784 <HAL_RCC_OscConfig+0x264>)
 80026bc:	6853      	ldr	r3, [r2, #4]
 80026be:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80026c2:	6921      	ldr	r1, [r4, #16]
 80026c4:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80026c8:	6053      	str	r3, [r2, #4]
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80026ca:	6823      	ldr	r3, [r4, #0]
 80026cc:	f013 0f10 	tst.w	r3, #16
 80026d0:	f000 8088 	beq.w	80027e4 <HAL_RCC_OscConfig+0x2c4>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026d4:	4a2b      	ldr	r2, [pc, #172]	@ (8002784 <HAL_RCC_OscConfig+0x264>)
 80026d6:	6913      	ldr	r3, [r2, #16]
 80026d8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80026dc:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80026de:	2b08      	cmp	r3, #8
 80026e0:	d056      	beq.n	8002790 <HAL_RCC_OscConfig+0x270>
 80026e2:	2b18      	cmp	r3, #24
 80026e4:	d050      	beq.n	8002788 <HAL_RCC_OscConfig+0x268>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80026e6:	69e3      	ldr	r3, [r4, #28]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	f000 80b8 	beq.w	800285e <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80026ee:	4a25      	ldr	r2, [pc, #148]	@ (8002784 <HAL_RCC_OscConfig+0x264>)
 80026f0:	6813      	ldr	r3, [r2, #0]
 80026f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80026f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026f8:	f7fe f9b6 	bl	8000a68 <HAL_GetTick>
 80026fc:	4605      	mov	r5, r0

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80026fe:	4b21      	ldr	r3, [pc, #132]	@ (8002784 <HAL_RCC_OscConfig+0x264>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002706:	f040 8088 	bne.w	800281a <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800270a:	f7fe f9ad 	bl	8000a68 <HAL_GetTick>
 800270e:	1b40      	subs	r0, r0, r5
 8002710:	2802      	cmp	r0, #2
 8002712:	d9f4      	bls.n	80026fe <HAL_RCC_OscConfig+0x1de>
          {
            return HAL_TIMEOUT;
 8002714:	2003      	movs	r0, #3
 8002716:	e248      	b.n	8002baa <HAL_RCC_OscConfig+0x68a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002718:	f7fe f9c0 	bl	8000a9c <HAL_GetREVID>
 800271c:	f241 0303 	movw	r3, #4099	@ 0x1003
 8002720:	4298      	cmp	r0, r3
 8002722:	d812      	bhi.n	800274a <HAL_RCC_OscConfig+0x22a>
 8002724:	6922      	ldr	r2, [r4, #16]
 8002726:	2a40      	cmp	r2, #64	@ 0x40
 8002728:	d007      	beq.n	800273a <HAL_RCC_OscConfig+0x21a>
 800272a:	4916      	ldr	r1, [pc, #88]	@ (8002784 <HAL_RCC_OscConfig+0x264>)
 800272c:	684b      	ldr	r3, [r1, #4]
 800272e:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002732:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8002736:	604b      	str	r3, [r1, #4]
 8002738:	e7c7      	b.n	80026ca <HAL_RCC_OscConfig+0x1aa>
 800273a:	4a12      	ldr	r2, [pc, #72]	@ (8002784 <HAL_RCC_OscConfig+0x264>)
 800273c:	6853      	ldr	r3, [r2, #4]
 800273e:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002742:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002746:	6053      	str	r3, [r2, #4]
 8002748:	e7bf      	b.n	80026ca <HAL_RCC_OscConfig+0x1aa>
 800274a:	4a0e      	ldr	r2, [pc, #56]	@ (8002784 <HAL_RCC_OscConfig+0x264>)
 800274c:	6853      	ldr	r3, [r2, #4]
 800274e:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8002752:	6921      	ldr	r1, [r4, #16]
 8002754:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8002758:	6053      	str	r3, [r2, #4]
 800275a:	e7b6      	b.n	80026ca <HAL_RCC_OscConfig+0x1aa>
        __HAL_RCC_HSI_DISABLE();
 800275c:	4a09      	ldr	r2, [pc, #36]	@ (8002784 <HAL_RCC_OscConfig+0x264>)
 800275e:	6813      	ldr	r3, [r2, #0]
 8002760:	f023 0301 	bic.w	r3, r3, #1
 8002764:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002766:	f7fe f97f 	bl	8000a68 <HAL_GetTick>
 800276a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800276c:	4b05      	ldr	r3, [pc, #20]	@ (8002784 <HAL_RCC_OscConfig+0x264>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f013 0f04 	tst.w	r3, #4
 8002774:	d0a9      	beq.n	80026ca <HAL_RCC_OscConfig+0x1aa>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002776:	f7fe f977 	bl	8000a68 <HAL_GetTick>
 800277a:	1b40      	subs	r0, r0, r5
 800277c:	2802      	cmp	r0, #2
 800277e:	d9f5      	bls.n	800276c <HAL_RCC_OscConfig+0x24c>
            return HAL_TIMEOUT;
 8002780:	2003      	movs	r0, #3
 8002782:	e212      	b.n	8002baa <HAL_RCC_OscConfig+0x68a>
 8002784:	58024400 	.word	0x58024400
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002788:	f002 0203 	and.w	r2, r2, #3
 800278c:	2a01      	cmp	r2, #1
 800278e:	d1aa      	bne.n	80026e6 <HAL_RCC_OscConfig+0x1c6>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002790:	4ba1      	ldr	r3, [pc, #644]	@ (8002a18 <HAL_RCC_OscConfig+0x4f8>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002798:	d003      	beq.n	80027a2 <HAL_RCC_OscConfig+0x282>
 800279a:	69e3      	ldr	r3, [r4, #28]
 800279c:	2b80      	cmp	r3, #128	@ 0x80
 800279e:	f040 8201 	bne.w	8002ba4 <HAL_RCC_OscConfig+0x684>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80027a2:	f7fe f97b 	bl	8000a9c <HAL_GetREVID>
 80027a6:	f241 0303 	movw	r3, #4099	@ 0x1003
 80027aa:	4298      	cmp	r0, r3
 80027ac:	d812      	bhi.n	80027d4 <HAL_RCC_OscConfig+0x2b4>
 80027ae:	6a22      	ldr	r2, [r4, #32]
 80027b0:	2a20      	cmp	r2, #32
 80027b2:	d007      	beq.n	80027c4 <HAL_RCC_OscConfig+0x2a4>
 80027b4:	4998      	ldr	r1, [pc, #608]	@ (8002a18 <HAL_RCC_OscConfig+0x4f8>)
 80027b6:	684b      	ldr	r3, [r1, #4]
 80027b8:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80027bc:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 80027c0:	604b      	str	r3, [r1, #4]
 80027c2:	e00f      	b.n	80027e4 <HAL_RCC_OscConfig+0x2c4>
 80027c4:	4a94      	ldr	r2, [pc, #592]	@ (8002a18 <HAL_RCC_OscConfig+0x4f8>)
 80027c6:	6853      	ldr	r3, [r2, #4]
 80027c8:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80027cc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80027d0:	6053      	str	r3, [r2, #4]
 80027d2:	e007      	b.n	80027e4 <HAL_RCC_OscConfig+0x2c4>
 80027d4:	4a90      	ldr	r2, [pc, #576]	@ (8002a18 <HAL_RCC_OscConfig+0x4f8>)
 80027d6:	68d3      	ldr	r3, [r2, #12]
 80027d8:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 80027dc:	6a21      	ldr	r1, [r4, #32]
 80027de:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80027e2:	60d3      	str	r3, [r2, #12]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027e4:	6823      	ldr	r3, [r4, #0]
 80027e6:	f013 0f08 	tst.w	r3, #8
 80027ea:	d060      	beq.n	80028ae <HAL_RCC_OscConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80027ec:	6963      	ldr	r3, [r4, #20]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d049      	beq.n	8002886 <HAL_RCC_OscConfig+0x366>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80027f2:	4a89      	ldr	r2, [pc, #548]	@ (8002a18 <HAL_RCC_OscConfig+0x4f8>)
 80027f4:	6f53      	ldr	r3, [r2, #116]	@ 0x74
 80027f6:	f043 0301 	orr.w	r3, r3, #1
 80027fa:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027fc:	f7fe f934 	bl	8000a68 <HAL_GetTick>
 8002800:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002802:	4b85      	ldr	r3, [pc, #532]	@ (8002a18 <HAL_RCC_OscConfig+0x4f8>)
 8002804:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002806:	f013 0f02 	tst.w	r3, #2
 800280a:	d150      	bne.n	80028ae <HAL_RCC_OscConfig+0x38e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800280c:	f7fe f92c 	bl	8000a68 <HAL_GetTick>
 8002810:	1b40      	subs	r0, r0, r5
 8002812:	2802      	cmp	r0, #2
 8002814:	d9f5      	bls.n	8002802 <HAL_RCC_OscConfig+0x2e2>
        {
          return HAL_TIMEOUT;
 8002816:	2003      	movs	r0, #3
 8002818:	e1c7      	b.n	8002baa <HAL_RCC_OscConfig+0x68a>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800281a:	f7fe f93f 	bl	8000a9c <HAL_GetREVID>
 800281e:	f241 0303 	movw	r3, #4099	@ 0x1003
 8002822:	4298      	cmp	r0, r3
 8002824:	d812      	bhi.n	800284c <HAL_RCC_OscConfig+0x32c>
 8002826:	6a22      	ldr	r2, [r4, #32]
 8002828:	2a20      	cmp	r2, #32
 800282a:	d007      	beq.n	800283c <HAL_RCC_OscConfig+0x31c>
 800282c:	497a      	ldr	r1, [pc, #488]	@ (8002a18 <HAL_RCC_OscConfig+0x4f8>)
 800282e:	684b      	ldr	r3, [r1, #4]
 8002830:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002834:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 8002838:	604b      	str	r3, [r1, #4]
 800283a:	e7d3      	b.n	80027e4 <HAL_RCC_OscConfig+0x2c4>
 800283c:	4a76      	ldr	r2, [pc, #472]	@ (8002a18 <HAL_RCC_OscConfig+0x4f8>)
 800283e:	6853      	ldr	r3, [r2, #4]
 8002840:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002844:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002848:	6053      	str	r3, [r2, #4]
 800284a:	e7cb      	b.n	80027e4 <HAL_RCC_OscConfig+0x2c4>
 800284c:	4a72      	ldr	r2, [pc, #456]	@ (8002a18 <HAL_RCC_OscConfig+0x4f8>)
 800284e:	68d3      	ldr	r3, [r2, #12]
 8002850:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 8002854:	6a21      	ldr	r1, [r4, #32]
 8002856:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800285a:	60d3      	str	r3, [r2, #12]
 800285c:	e7c2      	b.n	80027e4 <HAL_RCC_OscConfig+0x2c4>
        __HAL_RCC_CSI_DISABLE();
 800285e:	4a6e      	ldr	r2, [pc, #440]	@ (8002a18 <HAL_RCC_OscConfig+0x4f8>)
 8002860:	6813      	ldr	r3, [r2, #0]
 8002862:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002866:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002868:	f7fe f8fe 	bl	8000a68 <HAL_GetTick>
 800286c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800286e:	4b6a      	ldr	r3, [pc, #424]	@ (8002a18 <HAL_RCC_OscConfig+0x4f8>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002876:	d0b5      	beq.n	80027e4 <HAL_RCC_OscConfig+0x2c4>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002878:	f7fe f8f6 	bl	8000a68 <HAL_GetTick>
 800287c:	1b40      	subs	r0, r0, r5
 800287e:	2802      	cmp	r0, #2
 8002880:	d9f5      	bls.n	800286e <HAL_RCC_OscConfig+0x34e>
            return HAL_TIMEOUT;
 8002882:	2003      	movs	r0, #3
 8002884:	e191      	b.n	8002baa <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002886:	4a64      	ldr	r2, [pc, #400]	@ (8002a18 <HAL_RCC_OscConfig+0x4f8>)
 8002888:	6f53      	ldr	r3, [r2, #116]	@ 0x74
 800288a:	f023 0301 	bic.w	r3, r3, #1
 800288e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002890:	f7fe f8ea 	bl	8000a68 <HAL_GetTick>
 8002894:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002896:	4b60      	ldr	r3, [pc, #384]	@ (8002a18 <HAL_RCC_OscConfig+0x4f8>)
 8002898:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800289a:	f013 0f02 	tst.w	r3, #2
 800289e:	d006      	beq.n	80028ae <HAL_RCC_OscConfig+0x38e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028a0:	f7fe f8e2 	bl	8000a68 <HAL_GetTick>
 80028a4:	1b40      	subs	r0, r0, r5
 80028a6:	2802      	cmp	r0, #2
 80028a8:	d9f5      	bls.n	8002896 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80028aa:	2003      	movs	r0, #3
 80028ac:	e17d      	b.n	8002baa <HAL_RCC_OscConfig+0x68a>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80028ae:	6823      	ldr	r3, [r4, #0]
 80028b0:	f013 0f20 	tst.w	r3, #32
 80028b4:	d029      	beq.n	800290a <HAL_RCC_OscConfig+0x3ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80028b6:	69a3      	ldr	r3, [r4, #24]
 80028b8:	b19b      	cbz	r3, 80028e2 <HAL_RCC_OscConfig+0x3c2>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80028ba:	4a57      	ldr	r2, [pc, #348]	@ (8002a18 <HAL_RCC_OscConfig+0x4f8>)
 80028bc:	6813      	ldr	r3, [r2, #0]
 80028be:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80028c2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80028c4:	f7fe f8d0 	bl	8000a68 <HAL_GetTick>
 80028c8:	4605      	mov	r5, r0

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80028ca:	4b53      	ldr	r3, [pc, #332]	@ (8002a18 <HAL_RCC_OscConfig+0x4f8>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 80028d2:	d11a      	bne.n	800290a <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80028d4:	f7fe f8c8 	bl	8000a68 <HAL_GetTick>
 80028d8:	1b40      	subs	r0, r0, r5
 80028da:	2802      	cmp	r0, #2
 80028dc:	d9f5      	bls.n	80028ca <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80028de:	2003      	movs	r0, #3
 80028e0:	e163      	b.n	8002baa <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80028e2:	4a4d      	ldr	r2, [pc, #308]	@ (8002a18 <HAL_RCC_OscConfig+0x4f8>)
 80028e4:	6813      	ldr	r3, [r2, #0]
 80028e6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80028ea:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80028ec:	f7fe f8bc 	bl	8000a68 <HAL_GetTick>
 80028f0:	4605      	mov	r5, r0

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80028f2:	4b49      	ldr	r3, [pc, #292]	@ (8002a18 <HAL_RCC_OscConfig+0x4f8>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 80028fa:	d006      	beq.n	800290a <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80028fc:	f7fe f8b4 	bl	8000a68 <HAL_GetTick>
 8002900:	1b40      	subs	r0, r0, r5
 8002902:	2802      	cmp	r0, #2
 8002904:	d9f5      	bls.n	80028f2 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 8002906:	2003      	movs	r0, #3
 8002908:	e14f      	b.n	8002baa <HAL_RCC_OscConfig+0x68a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800290a:	6823      	ldr	r3, [r4, #0]
 800290c:	f013 0f04 	tst.w	r3, #4
 8002910:	d121      	bne.n	8002956 <HAL_RCC_OscConfig+0x436>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002912:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002914:	2b00      	cmp	r3, #0
 8002916:	f000 8147 	beq.w	8002ba8 <HAL_RCC_OscConfig+0x688>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800291a:	4a3f      	ldr	r2, [pc, #252]	@ (8002a18 <HAL_RCC_OscConfig+0x4f8>)
 800291c:	6912      	ldr	r2, [r2, #16]
 800291e:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8002922:	2a18      	cmp	r2, #24
 8002924:	f000 80ee 	beq.w	8002b04 <HAL_RCC_OscConfig+0x5e4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002928:	2b02      	cmp	r3, #2
 800292a:	d079      	beq.n	8002a20 <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800292c:	4a3a      	ldr	r2, [pc, #232]	@ (8002a18 <HAL_RCC_OscConfig+0x4f8>)
 800292e:	6813      	ldr	r3, [r2, #0]
 8002930:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002934:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002936:	f7fe f897 	bl	8000a68 <HAL_GetTick>
 800293a:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800293c:	4b36      	ldr	r3, [pc, #216]	@ (8002a18 <HAL_RCC_OscConfig+0x4f8>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002944:	f000 80dc 	beq.w	8002b00 <HAL_RCC_OscConfig+0x5e0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002948:	f7fe f88e 	bl	8000a68 <HAL_GetTick>
 800294c:	1b00      	subs	r0, r0, r4
 800294e:	2802      	cmp	r0, #2
 8002950:	d9f4      	bls.n	800293c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002952:	2003      	movs	r0, #3
 8002954:	e129      	b.n	8002baa <HAL_RCC_OscConfig+0x68a>
    PWR->CR1 |= PWR_CR1_DBP;
 8002956:	4a31      	ldr	r2, [pc, #196]	@ (8002a1c <HAL_RCC_OscConfig+0x4fc>)
 8002958:	6813      	ldr	r3, [r2, #0]
 800295a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800295e:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8002960:	f7fe f882 	bl	8000a68 <HAL_GetTick>
 8002964:	4605      	mov	r5, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002966:	4b2d      	ldr	r3, [pc, #180]	@ (8002a1c <HAL_RCC_OscConfig+0x4fc>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800296e:	d106      	bne.n	800297e <HAL_RCC_OscConfig+0x45e>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002970:	f7fe f87a 	bl	8000a68 <HAL_GetTick>
 8002974:	1b40      	subs	r0, r0, r5
 8002976:	2864      	cmp	r0, #100	@ 0x64
 8002978:	d9f5      	bls.n	8002966 <HAL_RCC_OscConfig+0x446>
        return HAL_TIMEOUT;
 800297a:	2003      	movs	r0, #3
 800297c:	e115      	b.n	8002baa <HAL_RCC_OscConfig+0x68a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800297e:	68a3      	ldr	r3, [r4, #8]
 8002980:	2b01      	cmp	r3, #1
 8002982:	d00a      	beq.n	800299a <HAL_RCC_OscConfig+0x47a>
 8002984:	bb0b      	cbnz	r3, 80029ca <HAL_RCC_OscConfig+0x4aa>
 8002986:	4b24      	ldr	r3, [pc, #144]	@ (8002a18 <HAL_RCC_OscConfig+0x4f8>)
 8002988:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800298a:	f022 0201 	bic.w	r2, r2, #1
 800298e:	671a      	str	r2, [r3, #112]	@ 0x70
 8002990:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002992:	f022 0204 	bic.w	r2, r2, #4
 8002996:	671a      	str	r2, [r3, #112]	@ 0x70
 8002998:	e004      	b.n	80029a4 <HAL_RCC_OscConfig+0x484>
 800299a:	4a1f      	ldr	r2, [pc, #124]	@ (8002a18 <HAL_RCC_OscConfig+0x4f8>)
 800299c:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 800299e:	f043 0301 	orr.w	r3, r3, #1
 80029a2:	6713      	str	r3, [r2, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80029a4:	68a3      	ldr	r3, [r4, #8]
 80029a6:	b333      	cbz	r3, 80029f6 <HAL_RCC_OscConfig+0x4d6>
      tickstart = HAL_GetTick();
 80029a8:	f7fe f85e 	bl	8000a68 <HAL_GetTick>
 80029ac:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80029ae:	4b1a      	ldr	r3, [pc, #104]	@ (8002a18 <HAL_RCC_OscConfig+0x4f8>)
 80029b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029b2:	f013 0f02 	tst.w	r3, #2
 80029b6:	d1ac      	bne.n	8002912 <HAL_RCC_OscConfig+0x3f2>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029b8:	f7fe f856 	bl	8000a68 <HAL_GetTick>
 80029bc:	1b40      	subs	r0, r0, r5
 80029be:	f241 3388 	movw	r3, #5000	@ 0x1388
 80029c2:	4298      	cmp	r0, r3
 80029c4:	d9f3      	bls.n	80029ae <HAL_RCC_OscConfig+0x48e>
          return HAL_TIMEOUT;
 80029c6:	2003      	movs	r0, #3
 80029c8:	e0ef      	b.n	8002baa <HAL_RCC_OscConfig+0x68a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029ca:	2b05      	cmp	r3, #5
 80029cc:	d009      	beq.n	80029e2 <HAL_RCC_OscConfig+0x4c2>
 80029ce:	4b12      	ldr	r3, [pc, #72]	@ (8002a18 <HAL_RCC_OscConfig+0x4f8>)
 80029d0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80029d2:	f022 0201 	bic.w	r2, r2, #1
 80029d6:	671a      	str	r2, [r3, #112]	@ 0x70
 80029d8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80029da:	f022 0204 	bic.w	r2, r2, #4
 80029de:	671a      	str	r2, [r3, #112]	@ 0x70
 80029e0:	e7e0      	b.n	80029a4 <HAL_RCC_OscConfig+0x484>
 80029e2:	4b0d      	ldr	r3, [pc, #52]	@ (8002a18 <HAL_RCC_OscConfig+0x4f8>)
 80029e4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80029e6:	f042 0204 	orr.w	r2, r2, #4
 80029ea:	671a      	str	r2, [r3, #112]	@ 0x70
 80029ec:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80029ee:	f042 0201 	orr.w	r2, r2, #1
 80029f2:	671a      	str	r2, [r3, #112]	@ 0x70
 80029f4:	e7d6      	b.n	80029a4 <HAL_RCC_OscConfig+0x484>
      tickstart = HAL_GetTick();
 80029f6:	f7fe f837 	bl	8000a68 <HAL_GetTick>
 80029fa:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80029fc:	4b06      	ldr	r3, [pc, #24]	@ (8002a18 <HAL_RCC_OscConfig+0x4f8>)
 80029fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a00:	f013 0f02 	tst.w	r3, #2
 8002a04:	d085      	beq.n	8002912 <HAL_RCC_OscConfig+0x3f2>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a06:	f7fe f82f 	bl	8000a68 <HAL_GetTick>
 8002a0a:	1b40      	subs	r0, r0, r5
 8002a0c:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002a10:	4298      	cmp	r0, r3
 8002a12:	d9f3      	bls.n	80029fc <HAL_RCC_OscConfig+0x4dc>
          return HAL_TIMEOUT;
 8002a14:	2003      	movs	r0, #3
 8002a16:	e0c8      	b.n	8002baa <HAL_RCC_OscConfig+0x68a>
 8002a18:	58024400 	.word	0x58024400
 8002a1c:	58024800 	.word	0x58024800
        __HAL_RCC_PLL_DISABLE();
 8002a20:	4a69      	ldr	r2, [pc, #420]	@ (8002bc8 <HAL_RCC_OscConfig+0x6a8>)
 8002a22:	6813      	ldr	r3, [r2, #0]
 8002a24:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002a28:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002a2a:	f7fe f81d 	bl	8000a68 <HAL_GetTick>
 8002a2e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002a30:	4b65      	ldr	r3, [pc, #404]	@ (8002bc8 <HAL_RCC_OscConfig+0x6a8>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002a38:	d006      	beq.n	8002a48 <HAL_RCC_OscConfig+0x528>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a3a:	f7fe f815 	bl	8000a68 <HAL_GetTick>
 8002a3e:	1b40      	subs	r0, r0, r5
 8002a40:	2802      	cmp	r0, #2
 8002a42:	d9f5      	bls.n	8002a30 <HAL_RCC_OscConfig+0x510>
            return HAL_TIMEOUT;
 8002a44:	2003      	movs	r0, #3
 8002a46:	e0b0      	b.n	8002baa <HAL_RCC_OscConfig+0x68a>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a48:	4b5f      	ldr	r3, [pc, #380]	@ (8002bc8 <HAL_RCC_OscConfig+0x6a8>)
 8002a4a:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8002a4c:	4a5f      	ldr	r2, [pc, #380]	@ (8002bcc <HAL_RCC_OscConfig+0x6ac>)
 8002a4e:	400a      	ands	r2, r1
 8002a50:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8002a52:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8002a54:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
 8002a58:	430a      	orrs	r2, r1
 8002a5a:	629a      	str	r2, [r3, #40]	@ 0x28
 8002a5c:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8002a5e:	3a01      	subs	r2, #1
 8002a60:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002a64:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002a66:	3901      	subs	r1, #1
 8002a68:	0249      	lsls	r1, r1, #9
 8002a6a:	b289      	uxth	r1, r1
 8002a6c:	430a      	orrs	r2, r1
 8002a6e:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8002a70:	3901      	subs	r1, #1
 8002a72:	0409      	lsls	r1, r1, #16
 8002a74:	f401 01fe 	and.w	r1, r1, #8323072	@ 0x7f0000
 8002a78:	430a      	orrs	r2, r1
 8002a7a:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8002a7c:	3901      	subs	r1, #1
 8002a7e:	0609      	lsls	r1, r1, #24
 8002a80:	f001 41fe 	and.w	r1, r1, #2130706432	@ 0x7f000000
 8002a84:	430a      	orrs	r2, r1
 8002a86:	631a      	str	r2, [r3, #48]	@ 0x30
        __HAL_RCC_PLLFRACN_DISABLE();
 8002a88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a8a:	f022 0201 	bic.w	r2, r2, #1
 8002a8e:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002a90:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002a92:	f36f 02cf 	bfc	r2, #3, #13
 8002a96:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8002a98:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8002a9c:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002a9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002aa0:	f022 020c 	bic.w	r2, r2, #12
 8002aa4:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8002aa6:	430a      	orrs	r2, r1
 8002aa8:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002aaa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002aac:	f022 0202 	bic.w	r2, r2, #2
 8002ab0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8002ab2:	430a      	orrs	r2, r1
 8002ab4:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002ab6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ab8:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002abc:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002abe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ac0:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8002ac4:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002ac6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ac8:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8002acc:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_ENABLE();
 8002ace:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ad0:	f042 0201 	orr.w	r2, r2, #1
 8002ad4:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLL_ENABLE();
 8002ad6:	681a      	ldr	r2, [r3, #0]
 8002ad8:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8002adc:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002ade:	f7fd ffc3 	bl	8000a68 <HAL_GetTick>
 8002ae2:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002ae4:	4b38      	ldr	r3, [pc, #224]	@ (8002bc8 <HAL_RCC_OscConfig+0x6a8>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002aec:	d106      	bne.n	8002afc <HAL_RCC_OscConfig+0x5dc>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002aee:	f7fd ffbb 	bl	8000a68 <HAL_GetTick>
 8002af2:	1b00      	subs	r0, r0, r4
 8002af4:	2802      	cmp	r0, #2
 8002af6:	d9f5      	bls.n	8002ae4 <HAL_RCC_OscConfig+0x5c4>
            return HAL_TIMEOUT;
 8002af8:	2003      	movs	r0, #3
 8002afa:	e056      	b.n	8002baa <HAL_RCC_OscConfig+0x68a>
          __HAL_RCC_PLLFRACN_ENABLE();
        }
      }
    }
  }
  return HAL_OK;
 8002afc:	2000      	movs	r0, #0
 8002afe:	e054      	b.n	8002baa <HAL_RCC_OscConfig+0x68a>
 8002b00:	2000      	movs	r0, #0
 8002b02:	e052      	b.n	8002baa <HAL_RCC_OscConfig+0x68a>
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002b04:	4a30      	ldr	r2, [pc, #192]	@ (8002bc8 <HAL_RCC_OscConfig+0x6a8>)
 8002b06:	6a91      	ldr	r1, [r2, #40]	@ 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002b08:	6b10      	ldr	r0, [r2, #48]	@ 0x30
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b0a:	2b01      	cmp	r3, #1
 8002b0c:	d04e      	beq.n	8002bac <HAL_RCC_OscConfig+0x68c>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b0e:	f001 0303 	and.w	r3, r1, #3
 8002b12:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b14:	4293      	cmp	r3, r2
 8002b16:	d14b      	bne.n	8002bb0 <HAL_RCC_OscConfig+0x690>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002b18:	f3c1 1105 	ubfx	r1, r1, #4, #6
 8002b1c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b1e:	4299      	cmp	r1, r3
 8002b20:	d148      	bne.n	8002bb4 <HAL_RCC_OscConfig+0x694>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002b22:	f3c0 0208 	ubfx	r2, r0, #0, #9
 8002b26:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8002b28:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002b2a:	429a      	cmp	r2, r3
 8002b2c:	d144      	bne.n	8002bb8 <HAL_RCC_OscConfig+0x698>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002b2e:	f3c0 2246 	ubfx	r2, r0, #9, #7
 8002b32:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002b34:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002b36:	429a      	cmp	r2, r3
 8002b38:	d140      	bne.n	8002bbc <HAL_RCC_OscConfig+0x69c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002b3a:	f3c0 4206 	ubfx	r2, r0, #16, #7
 8002b3e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002b40:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002b42:	429a      	cmp	r2, r3
 8002b44:	d13c      	bne.n	8002bc0 <HAL_RCC_OscConfig+0x6a0>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002b46:	f3c0 6006 	ubfx	r0, r0, #24, #7
 8002b4a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8002b4c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002b4e:	4298      	cmp	r0, r3
 8002b50:	d138      	bne.n	8002bc4 <HAL_RCC_OscConfig+0x6a4>
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002b52:	4b1d      	ldr	r3, [pc, #116]	@ (8002bc8 <HAL_RCC_OscConfig+0x6a8>)
 8002b54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b56:	f3c3 03cc 	ubfx	r3, r3, #3, #13
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002b5a:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8002b5c:	429a      	cmp	r2, r3
 8002b5e:	d101      	bne.n	8002b64 <HAL_RCC_OscConfig+0x644>
  return HAL_OK;
 8002b60:	2000      	movs	r0, #0
 8002b62:	e022      	b.n	8002baa <HAL_RCC_OscConfig+0x68a>
          __HAL_RCC_PLLFRACN_DISABLE();
 8002b64:	4a18      	ldr	r2, [pc, #96]	@ (8002bc8 <HAL_RCC_OscConfig+0x6a8>)
 8002b66:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8002b68:	f023 0301 	bic.w	r3, r3, #1
 8002b6c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          tickstart = HAL_GetTick();
 8002b6e:	f7fd ff7b 	bl	8000a68 <HAL_GetTick>
 8002b72:	4605      	mov	r5, r0
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002b74:	f7fd ff78 	bl	8000a68 <HAL_GetTick>
 8002b78:	42a8      	cmp	r0, r5
 8002b7a:	d0fb      	beq.n	8002b74 <HAL_RCC_OscConfig+0x654>
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002b7c:	4a12      	ldr	r2, [pc, #72]	@ (8002bc8 <HAL_RCC_OscConfig+0x6a8>)
 8002b7e:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 8002b80:	f36f 03cf 	bfc	r3, #3, #13
 8002b84:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8002b86:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002b8a:	6353      	str	r3, [r2, #52]	@ 0x34
          __HAL_RCC_PLLFRACN_ENABLE();
 8002b8c:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8002b8e:	f043 0301 	orr.w	r3, r3, #1
 8002b92:	62d3      	str	r3, [r2, #44]	@ 0x2c
  return HAL_OK;
 8002b94:	2000      	movs	r0, #0
 8002b96:	e008      	b.n	8002baa <HAL_RCC_OscConfig+0x68a>
    return HAL_ERROR;
 8002b98:	2001      	movs	r0, #1
}
 8002b9a:	4770      	bx	lr
        return HAL_ERROR;
 8002b9c:	2001      	movs	r0, #1
 8002b9e:	e004      	b.n	8002baa <HAL_RCC_OscConfig+0x68a>
        return HAL_ERROR;
 8002ba0:	2001      	movs	r0, #1
 8002ba2:	e002      	b.n	8002baa <HAL_RCC_OscConfig+0x68a>
        return HAL_ERROR;
 8002ba4:	2001      	movs	r0, #1
 8002ba6:	e000      	b.n	8002baa <HAL_RCC_OscConfig+0x68a>
  return HAL_OK;
 8002ba8:	2000      	movs	r0, #0
}
 8002baa:	bd38      	pop	{r3, r4, r5, pc}
        return HAL_ERROR;
 8002bac:	2001      	movs	r0, #1
 8002bae:	e7fc      	b.n	8002baa <HAL_RCC_OscConfig+0x68a>
 8002bb0:	2001      	movs	r0, #1
 8002bb2:	e7fa      	b.n	8002baa <HAL_RCC_OscConfig+0x68a>
 8002bb4:	2001      	movs	r0, #1
 8002bb6:	e7f8      	b.n	8002baa <HAL_RCC_OscConfig+0x68a>
 8002bb8:	2001      	movs	r0, #1
 8002bba:	e7f6      	b.n	8002baa <HAL_RCC_OscConfig+0x68a>
 8002bbc:	2001      	movs	r0, #1
 8002bbe:	e7f4      	b.n	8002baa <HAL_RCC_OscConfig+0x68a>
 8002bc0:	2001      	movs	r0, #1
 8002bc2:	e7f2      	b.n	8002baa <HAL_RCC_OscConfig+0x68a>
 8002bc4:	2001      	movs	r0, #1
 8002bc6:	e7f0      	b.n	8002baa <HAL_RCC_OscConfig+0x68a>
 8002bc8:	58024400 	.word	0x58024400
 8002bcc:	fffffc0c 	.word	0xfffffc0c

08002bd0 <HAL_RCC_GetSysClockFreq>:
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002bd0:	4b75      	ldr	r3, [pc, #468]	@ (8002da8 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8002bd2:	691b      	ldr	r3, [r3, #16]
 8002bd4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002bd8:	2b10      	cmp	r3, #16
 8002bda:	f000 80de 	beq.w	8002d9a <HAL_RCC_GetSysClockFreq+0x1ca>
 8002bde:	2b18      	cmp	r3, #24
 8002be0:	d00f      	beq.n	8002c02 <HAL_RCC_GetSysClockFreq+0x32>
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	f040 80db 	bne.w	8002d9e <HAL_RCC_GetSysClockFreq+0x1ce>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002be8:	4b6f      	ldr	r3, [pc, #444]	@ (8002da8 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f013 0f20 	tst.w	r3, #32
 8002bf0:	f000 80d7 	beq.w	8002da2 <HAL_RCC_GetSysClockFreq+0x1d2>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002bf4:	4b6c      	ldr	r3, [pc, #432]	@ (8002da8 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8002bfc:	486b      	ldr	r0, [pc, #428]	@ (8002dac <HAL_RCC_GetSysClockFreq+0x1dc>)
 8002bfe:	40d8      	lsrs	r0, r3
 8002c00:	4770      	bx	lr
{
 8002c02:	b410      	push	{r4}
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002c04:	4b68      	ldr	r3, [pc, #416]	@ (8002da8 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8002c06:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002c08:	f002 0203 	and.w	r2, r2, #3
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002c0c:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 8002c0e:	f3c4 1005 	ubfx	r0, r4, #4, #6
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002c12:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002c14:	f001 0101 	and.w	r1, r1, #1
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002c18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c1a:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 8002c1e:	fb01 f303 	mul.w	r3, r1, r3
 8002c22:	ee07 3a90 	vmov	s15, r3
 8002c26:	eef8 7a67 	vcvt.f32.u32	s15, s15

      if (pllm != 0U)
 8002c2a:	f414 7f7c 	tst.w	r4, #1008	@ 0x3f0
 8002c2e:	d077      	beq.n	8002d20 <HAL_RCC_GetSysClockFreq+0x150>
      {
        switch (pllsource)
 8002c30:	2a01      	cmp	r2, #1
 8002c32:	d04a      	beq.n	8002cca <HAL_RCC_GetSysClockFreq+0xfa>
 8002c34:	2a02      	cmp	r2, #2
 8002c36:	d076      	beq.n	8002d26 <HAL_RCC_GetSysClockFreq+0x156>
 8002c38:	2a00      	cmp	r2, #0
 8002c3a:	f040 8091 	bne.w	8002d60 <HAL_RCC_GetSysClockFreq+0x190>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002c3e:	4b5a      	ldr	r3, [pc, #360]	@ (8002da8 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f013 0f20 	tst.w	r3, #32
 8002c46:	d023      	beq.n	8002c90 <HAL_RCC_GetSysClockFreq+0xc0>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002c48:	4957      	ldr	r1, [pc, #348]	@ (8002da8 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8002c4a:	680a      	ldr	r2, [r1, #0]
 8002c4c:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8002c50:	4b56      	ldr	r3, [pc, #344]	@ (8002dac <HAL_RCC_GetSysClockFreq+0x1dc>)
 8002c52:	40d3      	lsrs	r3, r2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002c54:	ee07 3a10 	vmov	s14, r3
 8002c58:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8002c5c:	ee07 0a10 	vmov	s14, r0
 8002c60:	eeb8 6a47 	vcvt.f32.u32	s12, s14
 8002c64:	ee86 7a86 	vdiv.f32	s14, s13, s12
 8002c68:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 8002c6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c6e:	ee06 3a90 	vmov	s13, r3
 8002c72:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8002c76:	ed9f 6a4e 	vldr	s12, [pc, #312]	@ 8002db0 <HAL_RCC_GetSysClockFreq+0x1e0>
 8002c7a:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002c7e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002c82:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002c86:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002c8a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002c8e:	e038      	b.n	8002d02 <HAL_RCC_GetSysClockFreq+0x132>
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002c90:	ee07 0a10 	vmov	s14, r0
 8002c94:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8002c98:	ed9f 6a46 	vldr	s12, [pc, #280]	@ 8002db4 <HAL_RCC_GetSysClockFreq+0x1e4>
 8002c9c:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8002ca0:	4b41      	ldr	r3, [pc, #260]	@ (8002da8 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8002ca2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ca4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ca8:	ee06 3a90 	vmov	s13, r3
 8002cac:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8002cb0:	ed9f 6a3f 	vldr	s12, [pc, #252]	@ 8002db0 <HAL_RCC_GetSysClockFreq+0x1e0>
 8002cb4:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002cb8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002cbc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002cc0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002cc4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002cc8:	e01b      	b.n	8002d02 <HAL_RCC_GetSysClockFreq+0x132>
            }
            break;

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002cca:	ee07 0a10 	vmov	s14, r0
 8002cce:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8002cd2:	ed9f 6a39 	vldr	s12, [pc, #228]	@ 8002db8 <HAL_RCC_GetSysClockFreq+0x1e8>
 8002cd6:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8002cda:	4b33      	ldr	r3, [pc, #204]	@ (8002da8 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8002cdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cde:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ce2:	ee06 3a90 	vmov	s13, r3
 8002ce6:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8002cea:	ed9f 6a31 	vldr	s12, [pc, #196]	@ 8002db0 <HAL_RCC_GetSysClockFreq+0x1e0>
 8002cee:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002cf2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002cf6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002cfa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002cfe:	ee27 7a27 	vmul.f32	s14, s14, s15

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            break;
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8002d02:	4b29      	ldr	r3, [pc, #164]	@ (8002da8 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8002d04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d06:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8002d0a:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8002d0c:	ee07 3a90 	vmov	s15, r3
 8002d10:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d14:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002d18:	eefc 7ae6 	vcvt.u32.f32	s15, s13
 8002d1c:	ee17 0a90 	vmov	r0, s15
      sysclockfreq = CSI_VALUE;
      break;
  }

  return sysclockfreq;
}
 8002d20:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002d24:	4770      	bx	lr
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002d26:	ee07 0a10 	vmov	s14, r0
 8002d2a:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8002d2e:	ed9f 6a23 	vldr	s12, [pc, #140]	@ 8002dbc <HAL_RCC_GetSysClockFreq+0x1ec>
 8002d32:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8002d36:	4b1c      	ldr	r3, [pc, #112]	@ (8002da8 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8002d38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d3e:	ee06 3a90 	vmov	s13, r3
 8002d42:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8002d46:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8002db0 <HAL_RCC_GetSysClockFreq+0x1e0>
 8002d4a:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002d4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002d52:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002d56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002d5a:	ee27 7a27 	vmul.f32	s14, s14, s15
            break;
 8002d5e:	e7d0      	b.n	8002d02 <HAL_RCC_GetSysClockFreq+0x132>
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002d60:	ee07 0a10 	vmov	s14, r0
 8002d64:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8002d68:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8002db8 <HAL_RCC_GetSysClockFreq+0x1e8>
 8002d6c:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8002d70:	4b0d      	ldr	r3, [pc, #52]	@ (8002da8 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8002d72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d78:	ee06 3a90 	vmov	s13, r3
 8002d7c:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8002d80:	ed9f 6a0b 	vldr	s12, [pc, #44]	@ 8002db0 <HAL_RCC_GetSysClockFreq+0x1e0>
 8002d84:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002d88:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002d8c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002d90:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002d94:	ee27 7a27 	vmul.f32	s14, s14, s15
            break;
 8002d98:	e7b3      	b.n	8002d02 <HAL_RCC_GetSysClockFreq+0x132>
      sysclockfreq = HSE_VALUE;
 8002d9a:	4809      	ldr	r0, [pc, #36]	@ (8002dc0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002d9c:	4770      	bx	lr
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002d9e:	4809      	ldr	r0, [pc, #36]	@ (8002dc4 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8002da0:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002da2:	4802      	ldr	r0, [pc, #8]	@ (8002dac <HAL_RCC_GetSysClockFreq+0x1dc>)
}
 8002da4:	4770      	bx	lr
 8002da6:	bf00      	nop
 8002da8:	58024400 	.word	0x58024400
 8002dac:	03d09000 	.word	0x03d09000
 8002db0:	39000000 	.word	0x39000000
 8002db4:	4c742400 	.word	0x4c742400
 8002db8:	4a742400 	.word	0x4a742400
 8002dbc:	4bbebc20 	.word	0x4bbebc20
 8002dc0:	017d7840 	.word	0x017d7840
 8002dc4:	003d0900 	.word	0x003d0900

08002dc8 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8002dc8:	2800      	cmp	r0, #0
 8002dca:	f000 8132 	beq.w	8003032 <HAL_RCC_ClockConfig+0x26a>
{
 8002dce:	b570      	push	{r4, r5, r6, lr}
 8002dd0:	460d      	mov	r5, r1
 8002dd2:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002dd4:	4b9b      	ldr	r3, [pc, #620]	@ (8003044 <HAL_RCC_ClockConfig+0x27c>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f003 030f 	and.w	r3, r3, #15
 8002ddc:	428b      	cmp	r3, r1
 8002dde:	d20b      	bcs.n	8002df8 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002de0:	4a98      	ldr	r2, [pc, #608]	@ (8003044 <HAL_RCC_ClockConfig+0x27c>)
 8002de2:	6813      	ldr	r3, [r2, #0]
 8002de4:	f023 030f 	bic.w	r3, r3, #15
 8002de8:	430b      	orrs	r3, r1
 8002dea:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dec:	6813      	ldr	r3, [r2, #0]
 8002dee:	f003 030f 	and.w	r3, r3, #15
 8002df2:	428b      	cmp	r3, r1
 8002df4:	f040 811f 	bne.w	8003036 <HAL_RCC_ClockConfig+0x26e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002df8:	6823      	ldr	r3, [r4, #0]
 8002dfa:	f013 0f04 	tst.w	r3, #4
 8002dfe:	d00c      	beq.n	8002e1a <HAL_RCC_ClockConfig+0x52>
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002e00:	6922      	ldr	r2, [r4, #16]
 8002e02:	4b91      	ldr	r3, [pc, #580]	@ (8003048 <HAL_RCC_ClockConfig+0x280>)
 8002e04:	699b      	ldr	r3, [r3, #24]
 8002e06:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002e0a:	429a      	cmp	r2, r3
 8002e0c:	d905      	bls.n	8002e1a <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002e0e:	498e      	ldr	r1, [pc, #568]	@ (8003048 <HAL_RCC_ClockConfig+0x280>)
 8002e10:	698b      	ldr	r3, [r1, #24]
 8002e12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002e16:	431a      	orrs	r2, r3
 8002e18:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e1a:	6823      	ldr	r3, [r4, #0]
 8002e1c:	f013 0f08 	tst.w	r3, #8
 8002e20:	d00c      	beq.n	8002e3c <HAL_RCC_ClockConfig+0x74>
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002e22:	6962      	ldr	r2, [r4, #20]
 8002e24:	4b88      	ldr	r3, [pc, #544]	@ (8003048 <HAL_RCC_ClockConfig+0x280>)
 8002e26:	69db      	ldr	r3, [r3, #28]
 8002e28:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002e2c:	429a      	cmp	r2, r3
 8002e2e:	d905      	bls.n	8002e3c <HAL_RCC_ClockConfig+0x74>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002e30:	4985      	ldr	r1, [pc, #532]	@ (8003048 <HAL_RCC_ClockConfig+0x280>)
 8002e32:	69cb      	ldr	r3, [r1, #28]
 8002e34:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002e38:	431a      	orrs	r2, r3
 8002e3a:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e3c:	6823      	ldr	r3, [r4, #0]
 8002e3e:	f013 0f10 	tst.w	r3, #16
 8002e42:	d00c      	beq.n	8002e5e <HAL_RCC_ClockConfig+0x96>
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002e44:	69a2      	ldr	r2, [r4, #24]
 8002e46:	4b80      	ldr	r3, [pc, #512]	@ (8003048 <HAL_RCC_ClockConfig+0x280>)
 8002e48:	69db      	ldr	r3, [r3, #28]
 8002e4a:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002e4e:	429a      	cmp	r2, r3
 8002e50:	d905      	bls.n	8002e5e <HAL_RCC_ClockConfig+0x96>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002e52:	497d      	ldr	r1, [pc, #500]	@ (8003048 <HAL_RCC_ClockConfig+0x280>)
 8002e54:	69cb      	ldr	r3, [r1, #28]
 8002e56:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002e5a:	431a      	orrs	r2, r3
 8002e5c:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002e5e:	6823      	ldr	r3, [r4, #0]
 8002e60:	f013 0f20 	tst.w	r3, #32
 8002e64:	d00c      	beq.n	8002e80 <HAL_RCC_ClockConfig+0xb8>
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002e66:	69e2      	ldr	r2, [r4, #28]
 8002e68:	4b77      	ldr	r3, [pc, #476]	@ (8003048 <HAL_RCC_ClockConfig+0x280>)
 8002e6a:	6a1b      	ldr	r3, [r3, #32]
 8002e6c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002e70:	429a      	cmp	r2, r3
 8002e72:	d905      	bls.n	8002e80 <HAL_RCC_ClockConfig+0xb8>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002e74:	4974      	ldr	r1, [pc, #464]	@ (8003048 <HAL_RCC_ClockConfig+0x280>)
 8002e76:	6a0b      	ldr	r3, [r1, #32]
 8002e78:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002e7c:	431a      	orrs	r2, r3
 8002e7e:	620a      	str	r2, [r1, #32]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e80:	6823      	ldr	r3, [r4, #0]
 8002e82:	f013 0f02 	tst.w	r3, #2
 8002e86:	d00c      	beq.n	8002ea2 <HAL_RCC_ClockConfig+0xda>
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002e88:	68e2      	ldr	r2, [r4, #12]
 8002e8a:	4b6f      	ldr	r3, [pc, #444]	@ (8003048 <HAL_RCC_ClockConfig+0x280>)
 8002e8c:	699b      	ldr	r3, [r3, #24]
 8002e8e:	f003 030f 	and.w	r3, r3, #15
 8002e92:	429a      	cmp	r2, r3
 8002e94:	d905      	bls.n	8002ea2 <HAL_RCC_ClockConfig+0xda>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e96:	496c      	ldr	r1, [pc, #432]	@ (8003048 <HAL_RCC_ClockConfig+0x280>)
 8002e98:	698b      	ldr	r3, [r1, #24]
 8002e9a:	f023 030f 	bic.w	r3, r3, #15
 8002e9e:	431a      	orrs	r2, r3
 8002ea0:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ea2:	6823      	ldr	r3, [r4, #0]
 8002ea4:	f013 0f01 	tst.w	r3, #1
 8002ea8:	d041      	beq.n	8002f2e <HAL_RCC_ClockConfig+0x166>
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002eaa:	4a67      	ldr	r2, [pc, #412]	@ (8003048 <HAL_RCC_ClockConfig+0x280>)
 8002eac:	6993      	ldr	r3, [r2, #24]
 8002eae:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002eb2:	68a1      	ldr	r1, [r4, #8]
 8002eb4:	430b      	orrs	r3, r1
 8002eb6:	6193      	str	r3, [r2, #24]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002eb8:	6863      	ldr	r3, [r4, #4]
 8002eba:	2b02      	cmp	r3, #2
 8002ebc:	d00a      	beq.n	8002ed4 <HAL_RCC_ClockConfig+0x10c>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ebe:	2b03      	cmp	r3, #3
 8002ec0:	d027      	beq.n	8002f12 <HAL_RCC_ClockConfig+0x14a>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002ec2:	2b01      	cmp	r3, #1
 8002ec4:	d02c      	beq.n	8002f20 <HAL_RCC_ClockConfig+0x158>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002ec6:	4a60      	ldr	r2, [pc, #384]	@ (8003048 <HAL_RCC_ClockConfig+0x280>)
 8002ec8:	6812      	ldr	r2, [r2, #0]
 8002eca:	f012 0f04 	tst.w	r2, #4
 8002ece:	d106      	bne.n	8002ede <HAL_RCC_ClockConfig+0x116>
        return HAL_ERROR;
 8002ed0:	2001      	movs	r0, #1
 8002ed2:	e0ad      	b.n	8003030 <HAL_RCC_ClockConfig+0x268>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002ed4:	6812      	ldr	r2, [r2, #0]
 8002ed6:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8002eda:	f000 80ae 	beq.w	800303a <HAL_RCC_ClockConfig+0x272>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002ede:	495a      	ldr	r1, [pc, #360]	@ (8003048 <HAL_RCC_ClockConfig+0x280>)
 8002ee0:	690a      	ldr	r2, [r1, #16]
 8002ee2:	f022 0207 	bic.w	r2, r2, #7
 8002ee6:	4313      	orrs	r3, r2
 8002ee8:	610b      	str	r3, [r1, #16]
    tickstart = HAL_GetTick();
 8002eea:	f7fd fdbd 	bl	8000a68 <HAL_GetTick>
 8002eee:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ef0:	4b55      	ldr	r3, [pc, #340]	@ (8003048 <HAL_RCC_ClockConfig+0x280>)
 8002ef2:	691b      	ldr	r3, [r3, #16]
 8002ef4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002ef8:	6862      	ldr	r2, [r4, #4]
 8002efa:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 8002efe:	d016      	beq.n	8002f2e <HAL_RCC_ClockConfig+0x166>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f00:	f7fd fdb2 	bl	8000a68 <HAL_GetTick>
 8002f04:	1b80      	subs	r0, r0, r6
 8002f06:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002f0a:	4298      	cmp	r0, r3
 8002f0c:	d9f0      	bls.n	8002ef0 <HAL_RCC_ClockConfig+0x128>
        return HAL_TIMEOUT;
 8002f0e:	2003      	movs	r0, #3
 8002f10:	e08e      	b.n	8003030 <HAL_RCC_ClockConfig+0x268>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002f12:	4a4d      	ldr	r2, [pc, #308]	@ (8003048 <HAL_RCC_ClockConfig+0x280>)
 8002f14:	6812      	ldr	r2, [r2, #0]
 8002f16:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 8002f1a:	d1e0      	bne.n	8002ede <HAL_RCC_ClockConfig+0x116>
        return HAL_ERROR;
 8002f1c:	2001      	movs	r0, #1
 8002f1e:	e087      	b.n	8003030 <HAL_RCC_ClockConfig+0x268>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002f20:	4a49      	ldr	r2, [pc, #292]	@ (8003048 <HAL_RCC_ClockConfig+0x280>)
 8002f22:	6812      	ldr	r2, [r2, #0]
 8002f24:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8002f28:	d1d9      	bne.n	8002ede <HAL_RCC_ClockConfig+0x116>
        return HAL_ERROR;
 8002f2a:	2001      	movs	r0, #1
 8002f2c:	e080      	b.n	8003030 <HAL_RCC_ClockConfig+0x268>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f2e:	6823      	ldr	r3, [r4, #0]
 8002f30:	f013 0f02 	tst.w	r3, #2
 8002f34:	d00c      	beq.n	8002f50 <HAL_RCC_ClockConfig+0x188>
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002f36:	68e2      	ldr	r2, [r4, #12]
 8002f38:	4b43      	ldr	r3, [pc, #268]	@ (8003048 <HAL_RCC_ClockConfig+0x280>)
 8002f3a:	699b      	ldr	r3, [r3, #24]
 8002f3c:	f003 030f 	and.w	r3, r3, #15
 8002f40:	429a      	cmp	r2, r3
 8002f42:	d205      	bcs.n	8002f50 <HAL_RCC_ClockConfig+0x188>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f44:	4940      	ldr	r1, [pc, #256]	@ (8003048 <HAL_RCC_ClockConfig+0x280>)
 8002f46:	698b      	ldr	r3, [r1, #24]
 8002f48:	f023 030f 	bic.w	r3, r3, #15
 8002f4c:	431a      	orrs	r2, r3
 8002f4e:	618a      	str	r2, [r1, #24]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002f50:	4b3c      	ldr	r3, [pc, #240]	@ (8003044 <HAL_RCC_ClockConfig+0x27c>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f003 030f 	and.w	r3, r3, #15
 8002f58:	42ab      	cmp	r3, r5
 8002f5a:	d90a      	bls.n	8002f72 <HAL_RCC_ClockConfig+0x1aa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f5c:	4a39      	ldr	r2, [pc, #228]	@ (8003044 <HAL_RCC_ClockConfig+0x27c>)
 8002f5e:	6813      	ldr	r3, [r2, #0]
 8002f60:	f023 030f 	bic.w	r3, r3, #15
 8002f64:	432b      	orrs	r3, r5
 8002f66:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f68:	6813      	ldr	r3, [r2, #0]
 8002f6a:	f003 030f 	and.w	r3, r3, #15
 8002f6e:	42ab      	cmp	r3, r5
 8002f70:	d165      	bne.n	800303e <HAL_RCC_ClockConfig+0x276>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002f72:	6823      	ldr	r3, [r4, #0]
 8002f74:	f013 0f04 	tst.w	r3, #4
 8002f78:	d00c      	beq.n	8002f94 <HAL_RCC_ClockConfig+0x1cc>
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002f7a:	6922      	ldr	r2, [r4, #16]
 8002f7c:	4b32      	ldr	r3, [pc, #200]	@ (8003048 <HAL_RCC_ClockConfig+0x280>)
 8002f7e:	699b      	ldr	r3, [r3, #24]
 8002f80:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002f84:	429a      	cmp	r2, r3
 8002f86:	d205      	bcs.n	8002f94 <HAL_RCC_ClockConfig+0x1cc>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002f88:	492f      	ldr	r1, [pc, #188]	@ (8003048 <HAL_RCC_ClockConfig+0x280>)
 8002f8a:	698b      	ldr	r3, [r1, #24]
 8002f8c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002f90:	431a      	orrs	r2, r3
 8002f92:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f94:	6823      	ldr	r3, [r4, #0]
 8002f96:	f013 0f08 	tst.w	r3, #8
 8002f9a:	d00c      	beq.n	8002fb6 <HAL_RCC_ClockConfig+0x1ee>
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002f9c:	6962      	ldr	r2, [r4, #20]
 8002f9e:	4b2a      	ldr	r3, [pc, #168]	@ (8003048 <HAL_RCC_ClockConfig+0x280>)
 8002fa0:	69db      	ldr	r3, [r3, #28]
 8002fa2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002fa6:	429a      	cmp	r2, r3
 8002fa8:	d205      	bcs.n	8002fb6 <HAL_RCC_ClockConfig+0x1ee>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002faa:	4927      	ldr	r1, [pc, #156]	@ (8003048 <HAL_RCC_ClockConfig+0x280>)
 8002fac:	69cb      	ldr	r3, [r1, #28]
 8002fae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002fb2:	431a      	orrs	r2, r3
 8002fb4:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fb6:	6823      	ldr	r3, [r4, #0]
 8002fb8:	f013 0f10 	tst.w	r3, #16
 8002fbc:	d00c      	beq.n	8002fd8 <HAL_RCC_ClockConfig+0x210>
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002fbe:	69a2      	ldr	r2, [r4, #24]
 8002fc0:	4b21      	ldr	r3, [pc, #132]	@ (8003048 <HAL_RCC_ClockConfig+0x280>)
 8002fc2:	69db      	ldr	r3, [r3, #28]
 8002fc4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002fc8:	429a      	cmp	r2, r3
 8002fca:	d205      	bcs.n	8002fd8 <HAL_RCC_ClockConfig+0x210>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002fcc:	491e      	ldr	r1, [pc, #120]	@ (8003048 <HAL_RCC_ClockConfig+0x280>)
 8002fce:	69cb      	ldr	r3, [r1, #28]
 8002fd0:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002fd4:	431a      	orrs	r2, r3
 8002fd6:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002fd8:	6823      	ldr	r3, [r4, #0]
 8002fda:	f013 0f20 	tst.w	r3, #32
 8002fde:	d00c      	beq.n	8002ffa <HAL_RCC_ClockConfig+0x232>
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002fe0:	69e2      	ldr	r2, [r4, #28]
 8002fe2:	4b19      	ldr	r3, [pc, #100]	@ (8003048 <HAL_RCC_ClockConfig+0x280>)
 8002fe4:	6a1b      	ldr	r3, [r3, #32]
 8002fe6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002fea:	429a      	cmp	r2, r3
 8002fec:	d205      	bcs.n	8002ffa <HAL_RCC_ClockConfig+0x232>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002fee:	4916      	ldr	r1, [pc, #88]	@ (8003048 <HAL_RCC_ClockConfig+0x280>)
 8002ff0:	6a0b      	ldr	r3, [r1, #32]
 8002ff2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002ff6:	431a      	orrs	r2, r3
 8002ff8:	620a      	str	r2, [r1, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002ffa:	f7ff fde9 	bl	8002bd0 <HAL_RCC_GetSysClockFreq>
 8002ffe:	4912      	ldr	r1, [pc, #72]	@ (8003048 <HAL_RCC_ClockConfig+0x280>)
 8003000:	698b      	ldr	r3, [r1, #24]
 8003002:	f3c3 2303 	ubfx	r3, r3, #8, #4
 8003006:	4a11      	ldr	r2, [pc, #68]	@ (800304c <HAL_RCC_ClockConfig+0x284>)
 8003008:	5cd3      	ldrb	r3, [r2, r3]
 800300a:	f003 031f 	and.w	r3, r3, #31
 800300e:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003010:	698b      	ldr	r3, [r1, #24]
 8003012:	f003 030f 	and.w	r3, r3, #15
 8003016:	5cd3      	ldrb	r3, [r2, r3]
 8003018:	f003 031f 	and.w	r3, r3, #31
 800301c:	fa20 f303 	lsr.w	r3, r0, r3
 8003020:	4a0b      	ldr	r2, [pc, #44]	@ (8003050 <HAL_RCC_ClockConfig+0x288>)
 8003022:	6013      	str	r3, [r2, #0]
  SystemCoreClock = common_system_clock;
 8003024:	4b0b      	ldr	r3, [pc, #44]	@ (8003054 <HAL_RCC_ClockConfig+0x28c>)
 8003026:	6018      	str	r0, [r3, #0]
  halstatus = HAL_InitTick(uwTickPrio);
 8003028:	4b0b      	ldr	r3, [pc, #44]	@ (8003058 <HAL_RCC_ClockConfig+0x290>)
 800302a:	6818      	ldr	r0, [r3, #0]
 800302c:	f7fd fcba 	bl	80009a4 <HAL_InitTick>
}
 8003030:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8003032:	2001      	movs	r0, #1
}
 8003034:	4770      	bx	lr
      return HAL_ERROR;
 8003036:	2001      	movs	r0, #1
 8003038:	e7fa      	b.n	8003030 <HAL_RCC_ClockConfig+0x268>
        return HAL_ERROR;
 800303a:	2001      	movs	r0, #1
 800303c:	e7f8      	b.n	8003030 <HAL_RCC_ClockConfig+0x268>
      return HAL_ERROR;
 800303e:	2001      	movs	r0, #1
 8003040:	e7f6      	b.n	8003030 <HAL_RCC_ClockConfig+0x268>
 8003042:	bf00      	nop
 8003044:	52002000 	.word	0x52002000
 8003048:	58024400 	.word	0x58024400
 800304c:	0800846c 	.word	0x0800846c
 8003050:	20000008 	.word	0x20000008
 8003054:	2000000c 	.word	0x2000000c
 8003058:	20000004 	.word	0x20000004

0800305c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800305c:	b508      	push	{r3, lr}
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800305e:	f7ff fdb7 	bl	8002bd0 <HAL_RCC_GetSysClockFreq>
 8003062:	4a0b      	ldr	r2, [pc, #44]	@ (8003090 <HAL_RCC_GetHCLKFreq+0x34>)
 8003064:	6993      	ldr	r3, [r2, #24]
 8003066:	f3c3 2303 	ubfx	r3, r3, #8, #4
 800306a:	490a      	ldr	r1, [pc, #40]	@ (8003094 <HAL_RCC_GetHCLKFreq+0x38>)
 800306c:	5ccb      	ldrb	r3, [r1, r3]
 800306e:	f003 031f 	and.w	r3, r3, #31
 8003072:	fa20 f303 	lsr.w	r3, r0, r3
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003076:	6992      	ldr	r2, [r2, #24]
 8003078:	f002 020f 	and.w	r2, r2, #15
 800307c:	5c88      	ldrb	r0, [r1, r2]
 800307e:	f000 001f 	and.w	r0, r0, #31
 8003082:	fa23 f000 	lsr.w	r0, r3, r0
 8003086:	4a04      	ldr	r2, [pc, #16]	@ (8003098 <HAL_RCC_GetHCLKFreq+0x3c>)
 8003088:	6010      	str	r0, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800308a:	4a04      	ldr	r2, [pc, #16]	@ (800309c <HAL_RCC_GetHCLKFreq+0x40>)
 800308c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 800308e:	bd08      	pop	{r3, pc}
 8003090:	58024400 	.word	0x58024400
 8003094:	0800846c 	.word	0x0800846c
 8003098:	20000008 	.word	0x20000008
 800309c:	2000000c 	.word	0x2000000c

080030a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030a0:	b508      	push	{r3, lr}
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80030a2:	f7ff ffdb 	bl	800305c <HAL_RCC_GetHCLKFreq>
 80030a6:	4b05      	ldr	r3, [pc, #20]	@ (80030bc <HAL_RCC_GetPCLK1Freq+0x1c>)
 80030a8:	69db      	ldr	r3, [r3, #28]
 80030aa:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80030ae:	4a04      	ldr	r2, [pc, #16]	@ (80030c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80030b0:	5cd3      	ldrb	r3, [r2, r3]
 80030b2:	f003 031f 	and.w	r3, r3, #31
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80030b6:	40d8      	lsrs	r0, r3
 80030b8:	bd08      	pop	{r3, pc}
 80030ba:	bf00      	nop
 80030bc:	58024400 	.word	0x58024400
 80030c0:	0800846c 	.word	0x0800846c

080030c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80030c4:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80030c6:	f7ff ffc9 	bl	800305c <HAL_RCC_GetHCLKFreq>
 80030ca:	4b05      	ldr	r3, [pc, #20]	@ (80030e0 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80030cc:	69db      	ldr	r3, [r3, #28]
 80030ce:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80030d2:	4a04      	ldr	r2, [pc, #16]	@ (80030e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80030d4:	5cd3      	ldrb	r3, [r2, r3]
 80030d6:	f003 031f 	and.w	r3, r3, #31
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80030da:	40d8      	lsrs	r0, r3
 80030dc:	bd08      	pop	{r3, pc}
 80030de:	bf00      	nop
 80030e0:	58024400 	.word	0x58024400
 80030e4:	0800846c 	.word	0x0800846c

080030e8 <RCCEx_PLL2_Config>:
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80030e8:	4b40      	ldr	r3, [pc, #256]	@ (80031ec <RCCEx_PLL2_Config+0x104>)
 80030ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030ec:	f003 0303 	and.w	r3, r3, #3
 80030f0:	2b03      	cmp	r3, #3
 80030f2:	d079      	beq.n	80031e8 <RCCEx_PLL2_Config+0x100>
{
 80030f4:	b570      	push	{r4, r5, r6, lr}
 80030f6:	4605      	mov	r5, r0
 80030f8:	460e      	mov	r6, r1


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80030fa:	4a3c      	ldr	r2, [pc, #240]	@ (80031ec <RCCEx_PLL2_Config+0x104>)
 80030fc:	6813      	ldr	r3, [r2, #0]
 80030fe:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003102:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003104:	f7fd fcb0 	bl	8000a68 <HAL_GetTick>
 8003108:	4604      	mov	r4, r0

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800310a:	4b38      	ldr	r3, [pc, #224]	@ (80031ec <RCCEx_PLL2_Config+0x104>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8003112:	d006      	beq.n	8003122 <RCCEx_PLL2_Config+0x3a>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003114:	f7fd fca8 	bl	8000a68 <HAL_GetTick>
 8003118:	1b03      	subs	r3, r0, r4
 800311a:	2b02      	cmp	r3, #2
 800311c:	d9f5      	bls.n	800310a <RCCEx_PLL2_Config+0x22>
      {
        return HAL_TIMEOUT;
 800311e:	2003      	movs	r0, #3

  }


  return status;
}
 8003120:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8003122:	4b32      	ldr	r3, [pc, #200]	@ (80031ec <RCCEx_PLL2_Config+0x104>)
 8003124:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003126:	f422 327c 	bic.w	r2, r2, #258048	@ 0x3f000
 800312a:	6829      	ldr	r1, [r5, #0]
 800312c:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
 8003130:	629a      	str	r2, [r3, #40]	@ 0x28
 8003132:	686a      	ldr	r2, [r5, #4]
 8003134:	3a01      	subs	r2, #1
 8003136:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800313a:	68a9      	ldr	r1, [r5, #8]
 800313c:	3901      	subs	r1, #1
 800313e:	0249      	lsls	r1, r1, #9
 8003140:	b289      	uxth	r1, r1
 8003142:	430a      	orrs	r2, r1
 8003144:	68e9      	ldr	r1, [r5, #12]
 8003146:	3901      	subs	r1, #1
 8003148:	0409      	lsls	r1, r1, #16
 800314a:	f401 01fe 	and.w	r1, r1, #8323072	@ 0x7f0000
 800314e:	430a      	orrs	r2, r1
 8003150:	6929      	ldr	r1, [r5, #16]
 8003152:	3901      	subs	r1, #1
 8003154:	0609      	lsls	r1, r1, #24
 8003156:	f001 41fe 	and.w	r1, r1, #2130706432	@ 0x7f000000
 800315a:	430a      	orrs	r2, r1
 800315c:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800315e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003160:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 8003164:	6969      	ldr	r1, [r5, #20]
 8003166:	430a      	orrs	r2, r1
 8003168:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800316a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800316c:	f022 0220 	bic.w	r2, r2, #32
 8003170:	69a9      	ldr	r1, [r5, #24]
 8003172:	430a      	orrs	r2, r1
 8003174:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL2FRACN_DISABLE();
 8003176:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003178:	f022 0210 	bic.w	r2, r2, #16
 800317c:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800317e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003180:	f36f 02cf 	bfc	r2, #3, #13
 8003184:	69e9      	ldr	r1, [r5, #28]
 8003186:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 800318a:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_RCC_PLL2FRACN_ENABLE();
 800318c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800318e:	f042 0210 	orr.w	r2, r2, #16
 8003192:	62da      	str	r2, [r3, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 8003194:	b9c6      	cbnz	r6, 80031c8 <RCCEx_PLL2_Config+0xe0>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8003196:	461a      	mov	r2, r3
 8003198:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800319a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800319e:	62d3      	str	r3, [r2, #44]	@ 0x2c
    __HAL_RCC_PLL2_ENABLE();
 80031a0:	4a12      	ldr	r2, [pc, #72]	@ (80031ec <RCCEx_PLL2_Config+0x104>)
 80031a2:	6813      	ldr	r3, [r2, #0]
 80031a4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80031a8:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80031aa:	f7fd fc5d 	bl	8000a68 <HAL_GetTick>
 80031ae:	4604      	mov	r4, r0
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80031b0:	4b0e      	ldr	r3, [pc, #56]	@ (80031ec <RCCEx_PLL2_Config+0x104>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 80031b8:	d114      	bne.n	80031e4 <RCCEx_PLL2_Config+0xfc>
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80031ba:	f7fd fc55 	bl	8000a68 <HAL_GetTick>
 80031be:	1b00      	subs	r0, r0, r4
 80031c0:	2802      	cmp	r0, #2
 80031c2:	d9f5      	bls.n	80031b0 <RCCEx_PLL2_Config+0xc8>
        return HAL_TIMEOUT;
 80031c4:	2003      	movs	r0, #3
 80031c6:	e7ab      	b.n	8003120 <RCCEx_PLL2_Config+0x38>
    else if (Divider == DIVIDER_Q_UPDATE)
 80031c8:	2e01      	cmp	r6, #1
 80031ca:	d005      	beq.n	80031d8 <RCCEx_PLL2_Config+0xf0>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80031cc:	4a07      	ldr	r2, [pc, #28]	@ (80031ec <RCCEx_PLL2_Config+0x104>)
 80031ce:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80031d0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80031d4:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80031d6:	e7e3      	b.n	80031a0 <RCCEx_PLL2_Config+0xb8>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80031d8:	4a04      	ldr	r2, [pc, #16]	@ (80031ec <RCCEx_PLL2_Config+0x104>)
 80031da:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80031dc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80031e0:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80031e2:	e7dd      	b.n	80031a0 <RCCEx_PLL2_Config+0xb8>
  return status;
 80031e4:	2000      	movs	r0, #0
 80031e6:	e79b      	b.n	8003120 <RCCEx_PLL2_Config+0x38>
    return HAL_ERROR;
 80031e8:	2001      	movs	r0, #1
}
 80031ea:	4770      	bx	lr
 80031ec:	58024400 	.word	0x58024400

080031f0 <RCCEx_PLL3_Config>:
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80031f0:	4b40      	ldr	r3, [pc, #256]	@ (80032f4 <RCCEx_PLL3_Config+0x104>)
 80031f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031f4:	f003 0303 	and.w	r3, r3, #3
 80031f8:	2b03      	cmp	r3, #3
 80031fa:	d079      	beq.n	80032f0 <RCCEx_PLL3_Config+0x100>
{
 80031fc:	b570      	push	{r4, r5, r6, lr}
 80031fe:	4605      	mov	r5, r0
 8003200:	460e      	mov	r6, r1


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8003202:	4a3c      	ldr	r2, [pc, #240]	@ (80032f4 <RCCEx_PLL3_Config+0x104>)
 8003204:	6813      	ldr	r3, [r2, #0]
 8003206:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800320a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800320c:	f7fd fc2c 	bl	8000a68 <HAL_GetTick>
 8003210:	4604      	mov	r4, r0
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003212:	4b38      	ldr	r3, [pc, #224]	@ (80032f4 <RCCEx_PLL3_Config+0x104>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 800321a:	d006      	beq.n	800322a <RCCEx_PLL3_Config+0x3a>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800321c:	f7fd fc24 	bl	8000a68 <HAL_GetTick>
 8003220:	1b03      	subs	r3, r0, r4
 8003222:	2b02      	cmp	r3, #2
 8003224:	d9f5      	bls.n	8003212 <RCCEx_PLL3_Config+0x22>
      {
        return HAL_TIMEOUT;
 8003226:	2003      	movs	r0, #3

  }


  return status;
}
 8003228:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800322a:	4b32      	ldr	r3, [pc, #200]	@ (80032f4 <RCCEx_PLL3_Config+0x104>)
 800322c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800322e:	f022 727c 	bic.w	r2, r2, #66060288	@ 0x3f00000
 8003232:	6829      	ldr	r1, [r5, #0]
 8003234:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 8003238:	629a      	str	r2, [r3, #40]	@ 0x28
 800323a:	686a      	ldr	r2, [r5, #4]
 800323c:	3a01      	subs	r2, #1
 800323e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003242:	68a9      	ldr	r1, [r5, #8]
 8003244:	3901      	subs	r1, #1
 8003246:	0249      	lsls	r1, r1, #9
 8003248:	b289      	uxth	r1, r1
 800324a:	430a      	orrs	r2, r1
 800324c:	68e9      	ldr	r1, [r5, #12]
 800324e:	3901      	subs	r1, #1
 8003250:	0409      	lsls	r1, r1, #16
 8003252:	f401 01fe 	and.w	r1, r1, #8323072	@ 0x7f0000
 8003256:	430a      	orrs	r2, r1
 8003258:	6929      	ldr	r1, [r5, #16]
 800325a:	3901      	subs	r1, #1
 800325c:	0609      	lsls	r1, r1, #24
 800325e:	f001 41fe 	and.w	r1, r1, #2130706432	@ 0x7f000000
 8003262:	430a      	orrs	r2, r1
 8003264:	641a      	str	r2, [r3, #64]	@ 0x40
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8003266:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003268:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800326c:	6969      	ldr	r1, [r5, #20]
 800326e:	430a      	orrs	r2, r1
 8003270:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8003272:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003274:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003278:	69a9      	ldr	r1, [r5, #24]
 800327a:	430a      	orrs	r2, r1
 800327c:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL3FRACN_DISABLE();
 800327e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003280:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003284:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8003286:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003288:	f36f 02cf 	bfc	r2, #3, #13
 800328c:	69e9      	ldr	r1, [r5, #28]
 800328e:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8003292:	645a      	str	r2, [r3, #68]	@ 0x44
    __HAL_RCC_PLL3FRACN_ENABLE();
 8003294:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003296:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800329a:	62da      	str	r2, [r3, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 800329c:	b9c6      	cbnz	r6, 80032d0 <RCCEx_PLL3_Config+0xe0>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800329e:	461a      	mov	r2, r3
 80032a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032a2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80032a6:	62d3      	str	r3, [r2, #44]	@ 0x2c
    __HAL_RCC_PLL3_ENABLE();
 80032a8:	4a12      	ldr	r2, [pc, #72]	@ (80032f4 <RCCEx_PLL3_Config+0x104>)
 80032aa:	6813      	ldr	r3, [r2, #0]
 80032ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80032b0:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80032b2:	f7fd fbd9 	bl	8000a68 <HAL_GetTick>
 80032b6:	4604      	mov	r4, r0
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80032b8:	4b0e      	ldr	r3, [pc, #56]	@ (80032f4 <RCCEx_PLL3_Config+0x104>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 80032c0:	d114      	bne.n	80032ec <RCCEx_PLL3_Config+0xfc>
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80032c2:	f7fd fbd1 	bl	8000a68 <HAL_GetTick>
 80032c6:	1b00      	subs	r0, r0, r4
 80032c8:	2802      	cmp	r0, #2
 80032ca:	d9f5      	bls.n	80032b8 <RCCEx_PLL3_Config+0xc8>
        return HAL_TIMEOUT;
 80032cc:	2003      	movs	r0, #3
 80032ce:	e7ab      	b.n	8003228 <RCCEx_PLL3_Config+0x38>
    else if (Divider == DIVIDER_Q_UPDATE)
 80032d0:	2e01      	cmp	r6, #1
 80032d2:	d005      	beq.n	80032e0 <RCCEx_PLL3_Config+0xf0>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80032d4:	4a07      	ldr	r2, [pc, #28]	@ (80032f4 <RCCEx_PLL3_Config+0x104>)
 80032d6:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80032d8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80032dc:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80032de:	e7e3      	b.n	80032a8 <RCCEx_PLL3_Config+0xb8>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80032e0:	4a04      	ldr	r2, [pc, #16]	@ (80032f4 <RCCEx_PLL3_Config+0x104>)
 80032e2:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80032e4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80032e8:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80032ea:	e7dd      	b.n	80032a8 <RCCEx_PLL3_Config+0xb8>
  return status;
 80032ec:	2000      	movs	r0, #0
 80032ee:	e79b      	b.n	8003228 <RCCEx_PLL3_Config+0x38>
    return HAL_ERROR;
 80032f0:	2001      	movs	r0, #1
}
 80032f2:	4770      	bx	lr
 80032f4:	58024400 	.word	0x58024400

080032f8 <HAL_RCCEx_PeriphCLKConfig>:
{
 80032f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032fa:	4604      	mov	r4, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80032fc:	6803      	ldr	r3, [r0, #0]
 80032fe:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8003302:	d030      	beq.n	8003366 <HAL_RCCEx_PeriphCLKConfig+0x6e>
    switch (PeriphClkInit->SpdifrxClockSelection)
 8003304:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 8003306:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800330a:	d026      	beq.n	800335a <HAL_RCCEx_PeriphCLKConfig+0x62>
 800330c:	d80e      	bhi.n	800332c <HAL_RCCEx_PeriphCLKConfig+0x34>
 800330e:	b1ab      	cbz	r3, 800333c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003310:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003314:	d107      	bne.n	8003326 <HAL_RCCEx_PeriphCLKConfig+0x2e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003316:	2102      	movs	r1, #2
 8003318:	3008      	adds	r0, #8
 800331a:	f7ff fee5 	bl	80030e8 <RCCEx_PLL2_Config>
 800331e:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003320:	b195      	cbz	r5, 8003348 <HAL_RCCEx_PeriphCLKConfig+0x50>
      status = ret;
 8003322:	462e      	mov	r6, r5
 8003324:	e021      	b.n	800336a <HAL_RCCEx_PeriphCLKConfig+0x72>
    switch (PeriphClkInit->SpdifrxClockSelection)
 8003326:	2601      	movs	r6, #1
 8003328:	4635      	mov	r5, r6
 800332a:	e01e      	b.n	800336a <HAL_RCCEx_PeriphCLKConfig+0x72>
 800332c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003330:	d101      	bne.n	8003336 <HAL_RCCEx_PeriphCLKConfig+0x3e>
 8003332:	2500      	movs	r5, #0
 8003334:	e008      	b.n	8003348 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8003336:	2601      	movs	r6, #1
 8003338:	4635      	mov	r5, r6
 800333a:	e016      	b.n	800336a <HAL_RCCEx_PeriphCLKConfig+0x72>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800333c:	4a9a      	ldr	r2, [pc, #616]	@ (80035a8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 800333e:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003340:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003344:	62d3      	str	r3, [r2, #44]	@ 0x2c
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003346:	2500      	movs	r5, #0
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003348:	4a97      	ldr	r2, [pc, #604]	@ (80035a8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 800334a:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800334c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8003350:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 8003352:	430b      	orrs	r3, r1
 8003354:	6513      	str	r3, [r2, #80]	@ 0x50
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003356:	2600      	movs	r6, #0
 8003358:	e007      	b.n	800336a <HAL_RCCEx_PeriphCLKConfig+0x72>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800335a:	2102      	movs	r1, #2
 800335c:	3028      	adds	r0, #40	@ 0x28
 800335e:	f7ff ff47 	bl	80031f0 <RCCEx_PLL3_Config>
 8003362:	4605      	mov	r5, r0
        break;
 8003364:	e7dc      	b.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x28>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003366:	2600      	movs	r6, #0
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003368:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800336a:	6823      	ldr	r3, [r4, #0]
 800336c:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8003370:	d014      	beq.n	800339c <HAL_RCCEx_PeriphCLKConfig+0xa4>
    switch (PeriphClkInit->Sai1ClockSelection)
 8003372:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003374:	2b04      	cmp	r3, #4
 8003376:	d831      	bhi.n	80033dc <HAL_RCCEx_PeriphCLKConfig+0xe4>
 8003378:	e8df f003 	tbb	[pc, r3]
 800337c:	08292203 	.word	0x08292203
 8003380:	08          	.byte	0x08
 8003381:	00          	.byte	0x00
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003382:	4a89      	ldr	r2, [pc, #548]	@ (80035a8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8003384:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003386:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800338a:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 800338c:	bb4d      	cbnz	r5, 80033e2 <HAL_RCCEx_PeriphCLKConfig+0xea>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800338e:	4a86      	ldr	r2, [pc, #536]	@ (80035a8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8003390:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8003392:	f023 0307 	bic.w	r3, r3, #7
 8003396:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 8003398:	430b      	orrs	r3, r1
 800339a:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800339c:	6823      	ldr	r3, [r4, #0]
 800339e:	f413 7f00 	tst.w	r3, #512	@ 0x200
 80033a2:	d03f      	beq.n	8003424 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    switch (PeriphClkInit->Sai23ClockSelection)
 80033a4:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80033a6:	2b80      	cmp	r3, #128	@ 0x80
 80033a8:	d02e      	beq.n	8003408 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80033aa:	d81f      	bhi.n	80033ec <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80033ac:	b333      	cbz	r3, 80033fc <HAL_RCCEx_PeriphCLKConfig+0x104>
 80033ae:	2b40      	cmp	r3, #64	@ 0x40
 80033b0:	d119      	bne.n	80033e6 <HAL_RCCEx_PeriphCLKConfig+0xee>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80033b2:	2100      	movs	r1, #0
 80033b4:	f104 0008 	add.w	r0, r4, #8
 80033b8:	f7ff fe96 	bl	80030e8 <RCCEx_PLL2_Config>
 80033bc:	4605      	mov	r5, r0
        break;
 80033be:	e029      	b.n	8003414 <HAL_RCCEx_PeriphCLKConfig+0x11c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80033c0:	2100      	movs	r1, #0
 80033c2:	f104 0008 	add.w	r0, r4, #8
 80033c6:	f7ff fe8f 	bl	80030e8 <RCCEx_PLL2_Config>
 80033ca:	4605      	mov	r5, r0
        break;
 80033cc:	e7de      	b.n	800338c <HAL_RCCEx_PeriphCLKConfig+0x94>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80033ce:	2100      	movs	r1, #0
 80033d0:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80033d4:	f7ff ff0c 	bl	80031f0 <RCCEx_PLL3_Config>
 80033d8:	4605      	mov	r5, r0
        break;
 80033da:	e7d7      	b.n	800338c <HAL_RCCEx_PeriphCLKConfig+0x94>
    switch (PeriphClkInit->Sai1ClockSelection)
 80033dc:	2601      	movs	r6, #1
 80033de:	4635      	mov	r5, r6
 80033e0:	e7dc      	b.n	800339c <HAL_RCCEx_PeriphCLKConfig+0xa4>
      status = ret;
 80033e2:	462e      	mov	r6, r5
 80033e4:	e7da      	b.n	800339c <HAL_RCCEx_PeriphCLKConfig+0xa4>
    switch (PeriphClkInit->Sai23ClockSelection)
 80033e6:	2601      	movs	r6, #1
 80033e8:	4635      	mov	r5, r6
 80033ea:	e01b      	b.n	8003424 <HAL_RCCEx_PeriphCLKConfig+0x12c>
 80033ec:	2bc0      	cmp	r3, #192	@ 0xc0
 80033ee:	d011      	beq.n	8003414 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 80033f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80033f4:	d00e      	beq.n	8003414 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 80033f6:	2601      	movs	r6, #1
 80033f8:	4635      	mov	r5, r6
 80033fa:	e013      	b.n	8003424 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80033fc:	4a6a      	ldr	r2, [pc, #424]	@ (80035a8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 80033fe:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003400:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003404:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 8003406:	e005      	b.n	8003414 <HAL_RCCEx_PeriphCLKConfig+0x11c>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003408:	2100      	movs	r1, #0
 800340a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800340e:	f7ff feef 	bl	80031f0 <RCCEx_PLL3_Config>
 8003412:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003414:	b9dd      	cbnz	r5, 800344e <HAL_RCCEx_PeriphCLKConfig+0x156>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003416:	4a64      	ldr	r2, [pc, #400]	@ (80035a8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8003418:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800341a:	f423 73e0 	bic.w	r3, r3, #448	@ 0x1c0
 800341e:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 8003420:	430b      	orrs	r3, r1
 8003422:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003424:	6823      	ldr	r3, [r4, #0]
 8003426:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 800342a:	d033      	beq.n	8003494 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    switch (PeriphClkInit->Sai4AClockSelection)
 800342c:	f8d4 30a8 	ldr.w	r3, [r4, #168]	@ 0xa8
 8003430:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003434:	d01f      	beq.n	8003476 <HAL_RCCEx_PeriphCLKConfig+0x17e>
 8003436:	d80f      	bhi.n	8003458 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8003438:	b1bb      	cbz	r3, 800346a <HAL_RCCEx_PeriphCLKConfig+0x172>
 800343a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800343e:	d108      	bne.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003440:	2100      	movs	r1, #0
 8003442:	f104 0008 	add.w	r0, r4, #8
 8003446:	f7ff fe4f 	bl	80030e8 <RCCEx_PLL2_Config>
 800344a:	4605      	mov	r5, r0
        break;
 800344c:	e019      	b.n	8003482 <HAL_RCCEx_PeriphCLKConfig+0x18a>
      status = ret;
 800344e:	462e      	mov	r6, r5
 8003450:	e7e8      	b.n	8003424 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    switch (PeriphClkInit->Sai4AClockSelection)
 8003452:	2601      	movs	r6, #1
 8003454:	4635      	mov	r5, r6
 8003456:	e01d      	b.n	8003494 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8003458:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800345c:	d011      	beq.n	8003482 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800345e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003462:	d00e      	beq.n	8003482 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8003464:	2601      	movs	r6, #1
 8003466:	4635      	mov	r5, r6
 8003468:	e014      	b.n	8003494 <HAL_RCCEx_PeriphCLKConfig+0x19c>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800346a:	4a4f      	ldr	r2, [pc, #316]	@ (80035a8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 800346c:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800346e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003472:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 8003474:	e005      	b.n	8003482 <HAL_RCCEx_PeriphCLKConfig+0x18a>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003476:	2100      	movs	r1, #0
 8003478:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800347c:	f7ff feb8 	bl	80031f0 <RCCEx_PLL3_Config>
 8003480:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003482:	b9e5      	cbnz	r5, 80034be <HAL_RCCEx_PeriphCLKConfig+0x1c6>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003484:	4a48      	ldr	r2, [pc, #288]	@ (80035a8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8003486:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8003488:	f423 0360 	bic.w	r3, r3, #14680064	@ 0xe00000
 800348c:	f8d4 10a8 	ldr.w	r1, [r4, #168]	@ 0xa8
 8003490:	430b      	orrs	r3, r1
 8003492:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003494:	6823      	ldr	r3, [r4, #0]
 8003496:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 800349a:	d034      	beq.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    switch (PeriphClkInit->Sai4BClockSelection)
 800349c:	f8d4 30ac 	ldr.w	r3, [r4, #172]	@ 0xac
 80034a0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80034a4:	d01f      	beq.n	80034e6 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80034a6:	d80f      	bhi.n	80034c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
 80034a8:	b1bb      	cbz	r3, 80034da <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80034aa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80034ae:	d108      	bne.n	80034c2 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80034b0:	2100      	movs	r1, #0
 80034b2:	f104 0008 	add.w	r0, r4, #8
 80034b6:	f7ff fe17 	bl	80030e8 <RCCEx_PLL2_Config>
 80034ba:	4605      	mov	r5, r0
        break;
 80034bc:	e019      	b.n	80034f2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
      status = ret;
 80034be:	462e      	mov	r6, r5
 80034c0:	e7e8      	b.n	8003494 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    switch (PeriphClkInit->Sai4BClockSelection)
 80034c2:	2601      	movs	r6, #1
 80034c4:	4635      	mov	r5, r6
 80034c6:	e01e      	b.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0x20e>
 80034c8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80034cc:	d011      	beq.n	80034f2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80034ce:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80034d2:	d00e      	beq.n	80034f2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80034d4:	2601      	movs	r6, #1
 80034d6:	4635      	mov	r5, r6
 80034d8:	e015      	b.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0x20e>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80034da:	4a33      	ldr	r2, [pc, #204]	@ (80035a8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 80034dc:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80034de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80034e2:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 80034e4:	e005      	b.n	80034f2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80034e6:	2100      	movs	r1, #0
 80034e8:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80034ec:	f7ff fe80 	bl	80031f0 <RCCEx_PLL3_Config>
 80034f0:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80034f2:	2d00      	cmp	r5, #0
 80034f4:	d133      	bne.n	800355e <HAL_RCCEx_PeriphCLKConfig+0x266>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80034f6:	4a2c      	ldr	r2, [pc, #176]	@ (80035a8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 80034f8:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 80034fa:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80034fe:	f8d4 10ac 	ldr.w	r1, [r4, #172]	@ 0xac
 8003502:	430b      	orrs	r3, r1
 8003504:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003506:	6823      	ldr	r3, [r4, #0]
 8003508:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800350c:	d013      	beq.n	8003536 <HAL_RCCEx_PeriphCLKConfig+0x23e>
    switch (PeriphClkInit->QspiClockSelection)
 800350e:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8003510:	2b20      	cmp	r3, #32
 8003512:	d02e      	beq.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0x27a>
 8003514:	d828      	bhi.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0x270>
 8003516:	b133      	cbz	r3, 8003526 <HAL_RCCEx_PeriphCLKConfig+0x22e>
 8003518:	2b10      	cmp	r3, #16
 800351a:	d122      	bne.n	8003562 <HAL_RCCEx_PeriphCLKConfig+0x26a>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800351c:	4a22      	ldr	r2, [pc, #136]	@ (80035a8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 800351e:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003520:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003524:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8003526:	bb5d      	cbnz	r5, 8003580 <HAL_RCCEx_PeriphCLKConfig+0x288>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003528:	4a1f      	ldr	r2, [pc, #124]	@ (80035a8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 800352a:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 800352c:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003530:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 8003532:	430b      	orrs	r3, r1
 8003534:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003536:	6823      	ldr	r3, [r4, #0]
 8003538:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 800353c:	d046      	beq.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0x2d4>
    switch (PeriphClkInit->Spi123ClockSelection)
 800353e:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8003540:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003544:	d032      	beq.n	80035ac <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8003546:	d820      	bhi.n	800358a <HAL_RCCEx_PeriphCLKConfig+0x292>
 8003548:	b343      	cbz	r3, 800359c <HAL_RCCEx_PeriphCLKConfig+0x2a4>
 800354a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800354e:	d119      	bne.n	8003584 <HAL_RCCEx_PeriphCLKConfig+0x28c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003550:	2100      	movs	r1, #0
 8003552:	f104 0008 	add.w	r0, r4, #8
 8003556:	f7ff fdc7 	bl	80030e8 <RCCEx_PLL2_Config>
 800355a:	4605      	mov	r5, r0
        break;
 800355c:	e02c      	b.n	80035b8 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
      status = ret;
 800355e:	462e      	mov	r6, r5
 8003560:	e7d1      	b.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    switch (PeriphClkInit->QspiClockSelection)
 8003562:	2601      	movs	r6, #1
 8003564:	4635      	mov	r5, r6
 8003566:	e7e6      	b.n	8003536 <HAL_RCCEx_PeriphCLKConfig+0x23e>
 8003568:	2b30      	cmp	r3, #48	@ 0x30
 800356a:	d0dc      	beq.n	8003526 <HAL_RCCEx_PeriphCLKConfig+0x22e>
 800356c:	2601      	movs	r6, #1
 800356e:	4635      	mov	r5, r6
 8003570:	e7e1      	b.n	8003536 <HAL_RCCEx_PeriphCLKConfig+0x23e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003572:	2102      	movs	r1, #2
 8003574:	f104 0008 	add.w	r0, r4, #8
 8003578:	f7ff fdb6 	bl	80030e8 <RCCEx_PLL2_Config>
 800357c:	4605      	mov	r5, r0
        break;
 800357e:	e7d2      	b.n	8003526 <HAL_RCCEx_PeriphCLKConfig+0x22e>
      status = ret;
 8003580:	462e      	mov	r6, r5
 8003582:	e7d8      	b.n	8003536 <HAL_RCCEx_PeriphCLKConfig+0x23e>
    switch (PeriphClkInit->Spi123ClockSelection)
 8003584:	2601      	movs	r6, #1
 8003586:	4635      	mov	r5, r6
 8003588:	e020      	b.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 800358a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800358e:	d013      	beq.n	80035b8 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 8003590:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003594:	d010      	beq.n	80035b8 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 8003596:	2601      	movs	r6, #1
 8003598:	4635      	mov	r5, r6
 800359a:	e017      	b.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800359c:	4a02      	ldr	r2, [pc, #8]	@ (80035a8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 800359e:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80035a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80035a4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 80035a6:	e007      	b.n	80035b8 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 80035a8:	58024400 	.word	0x58024400
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80035ac:	2100      	movs	r1, #0
 80035ae:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80035b2:	f7ff fe1d 	bl	80031f0 <RCCEx_PLL3_Config>
 80035b6:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80035b8:	b93d      	cbnz	r5, 80035ca <HAL_RCCEx_PeriphCLKConfig+0x2d2>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80035ba:	4a70      	ldr	r2, [pc, #448]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80035bc:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 80035be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80035c2:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 80035c4:	430b      	orrs	r3, r1
 80035c6:	6513      	str	r3, [r2, #80]	@ 0x50
 80035c8:	e000      	b.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0x2d4>
      status = ret;
 80035ca:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80035cc:	6823      	ldr	r3, [r4, #0]
 80035ce:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 80035d2:	d017      	beq.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x30c>
    switch (PeriphClkInit->Spi45ClockSelection)
 80035d4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80035d6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80035da:	d04f      	beq.n	800367c <HAL_RCCEx_PeriphCLKConfig+0x384>
 80035dc:	d842      	bhi.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0x36c>
 80035de:	b143      	cbz	r3, 80035f2 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
 80035e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035e4:	d13b      	bne.n	800365e <HAL_RCCEx_PeriphCLKConfig+0x366>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80035e6:	2101      	movs	r1, #1
 80035e8:	f104 0008 	add.w	r0, r4, #8
 80035ec:	f7ff fd7c 	bl	80030e8 <RCCEx_PLL2_Config>
 80035f0:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80035f2:	2d00      	cmp	r5, #0
 80035f4:	d149      	bne.n	800368a <HAL_RCCEx_PeriphCLKConfig+0x392>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80035f6:	4a61      	ldr	r2, [pc, #388]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80035f8:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 80035fa:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 80035fe:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 8003600:	430b      	orrs	r3, r1
 8003602:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003604:	6823      	ldr	r3, [r4, #0]
 8003606:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 800360a:	d019      	beq.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x348>
    switch (PeriphClkInit->Spi6ClockSelection)
 800360c:	f8d4 30b0 	ldr.w	r3, [r4, #176]	@ 0xb0
 8003610:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003614:	d04a      	beq.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0x3b4>
 8003616:	d83d      	bhi.n	8003694 <HAL_RCCEx_PeriphCLKConfig+0x39c>
 8003618:	b143      	cbz	r3, 800362c <HAL_RCCEx_PeriphCLKConfig+0x334>
 800361a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800361e:	d136      	bne.n	800368e <HAL_RCCEx_PeriphCLKConfig+0x396>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003620:	2101      	movs	r1, #1
 8003622:	f104 0008 	add.w	r0, r4, #8
 8003626:	f7ff fd5f 	bl	80030e8 <RCCEx_PLL2_Config>
 800362a:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 800362c:	2d00      	cmp	r5, #0
 800362e:	d144      	bne.n	80036ba <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003630:	4a52      	ldr	r2, [pc, #328]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8003632:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8003634:	f023 43e0 	bic.w	r3, r3, #1879048192	@ 0x70000000
 8003638:	f8d4 10b0 	ldr.w	r1, [r4, #176]	@ 0xb0
 800363c:	430b      	orrs	r3, r1
 800363e:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003640:	6823      	ldr	r3, [r4, #0]
 8003642:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8003646:	d047      	beq.n	80036d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    switch (PeriphClkInit->FdcanClockSelection)
 8003648:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800364a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800364e:	d036      	beq.n	80036be <HAL_RCCEx_PeriphCLKConfig+0x3c6>
 8003650:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003654:	d04b      	beq.n	80036ee <HAL_RCCEx_PeriphCLKConfig+0x3f6>
 8003656:	b3bb      	cbz	r3, 80036c8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8003658:	2601      	movs	r6, #1
 800365a:	4635      	mov	r5, r6
 800365c:	e03c      	b.n	80036d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    switch (PeriphClkInit->Spi45ClockSelection)
 800365e:	2601      	movs	r6, #1
 8003660:	4635      	mov	r5, r6
 8003662:	e7cf      	b.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x30c>
 8003664:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003668:	d0c3      	beq.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
 800366a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800366e:	d0c0      	beq.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
 8003670:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003674:	d0bd      	beq.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
 8003676:	2601      	movs	r6, #1
 8003678:	4635      	mov	r5, r6
 800367a:	e7c3      	b.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x30c>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800367c:	2101      	movs	r1, #1
 800367e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003682:	f7ff fdb5 	bl	80031f0 <RCCEx_PLL3_Config>
 8003686:	4605      	mov	r5, r0
        break;
 8003688:	e7b3      	b.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
      status = ret;
 800368a:	462e      	mov	r6, r5
 800368c:	e7ba      	b.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x30c>
    switch (PeriphClkInit->Spi6ClockSelection)
 800368e:	2601      	movs	r6, #1
 8003690:	4635      	mov	r5, r6
 8003692:	e7d5      	b.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x348>
 8003694:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003698:	d0c8      	beq.n	800362c <HAL_RCCEx_PeriphCLKConfig+0x334>
 800369a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800369e:	d0c5      	beq.n	800362c <HAL_RCCEx_PeriphCLKConfig+0x334>
 80036a0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80036a4:	d0c2      	beq.n	800362c <HAL_RCCEx_PeriphCLKConfig+0x334>
 80036a6:	2601      	movs	r6, #1
 80036a8:	4635      	mov	r5, r6
 80036aa:	e7c9      	b.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x348>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80036ac:	2101      	movs	r1, #1
 80036ae:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80036b2:	f7ff fd9d 	bl	80031f0 <RCCEx_PLL3_Config>
 80036b6:	4605      	mov	r5, r0
        break;
 80036b8:	e7b8      	b.n	800362c <HAL_RCCEx_PeriphCLKConfig+0x334>
      status = ret;
 80036ba:	462e      	mov	r6, r5
 80036bc:	e7c0      	b.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x348>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80036be:	4a2f      	ldr	r2, [pc, #188]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80036c0:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80036c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80036c6:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 80036c8:	b9c5      	cbnz	r5, 80036fc <HAL_RCCEx_PeriphCLKConfig+0x404>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80036ca:	4a2c      	ldr	r2, [pc, #176]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80036cc:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 80036ce:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 80036d2:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 80036d4:	430b      	orrs	r3, r1
 80036d6:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80036d8:	6823      	ldr	r3, [r4, #0]
 80036da:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 80036de:	d01c      	beq.n	800371a <HAL_RCCEx_PeriphCLKConfig+0x422>
    switch (PeriphClkInit->FmcClockSelection)
 80036e0:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 80036e2:	2b03      	cmp	r3, #3
 80036e4:	d844      	bhi.n	8003770 <HAL_RCCEx_PeriphCLKConfig+0x478>
 80036e6:	e8df f003 	tbb	[pc, r3]
 80036ea:	0b10      	.short	0x0b10
 80036ec:	103c      	.short	0x103c
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80036ee:	2101      	movs	r1, #1
 80036f0:	f104 0008 	add.w	r0, r4, #8
 80036f4:	f7ff fcf8 	bl	80030e8 <RCCEx_PLL2_Config>
 80036f8:	4605      	mov	r5, r0
        break;
 80036fa:	e7e5      	b.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
      status = ret;
 80036fc:	462e      	mov	r6, r5
 80036fe:	e7eb      	b.n	80036d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003700:	4a1e      	ldr	r2, [pc, #120]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8003702:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003704:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003708:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 800370a:	bba5      	cbnz	r5, 8003776 <HAL_RCCEx_PeriphCLKConfig+0x47e>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800370c:	4a1b      	ldr	r2, [pc, #108]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 800370e:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8003710:	f023 0303 	bic.w	r3, r3, #3
 8003714:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8003716:	430b      	orrs	r3, r1
 8003718:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800371a:	6823      	ldr	r3, [r4, #0]
 800371c:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8003720:	d12e      	bne.n	8003780 <HAL_RCCEx_PeriphCLKConfig+0x488>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003722:	6823      	ldr	r3, [r4, #0]
 8003724:	f013 0f01 	tst.w	r3, #1
 8003728:	f000 80a6 	beq.w	8003878 <HAL_RCCEx_PeriphCLKConfig+0x580>
    switch (PeriphClkInit->Usart16ClockSelection)
 800372c:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 800372e:	2b28      	cmp	r3, #40	@ 0x28
 8003730:	f200 80a0 	bhi.w	8003874 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8003734:	e8df f003 	tbb	[pc, r3]
 8003738:	9e9e9e8e 	.word	0x9e9e9e8e
 800373c:	9e9e9e9e 	.word	0x9e9e9e9e
 8003740:	9e9e9e88 	.word	0x9e9e9e88
 8003744:	9e9e9e9e 	.word	0x9e9e9e9e
 8003748:	9e9e9e97 	.word	0x9e9e9e97
 800374c:	9e9e9e9e 	.word	0x9e9e9e9e
 8003750:	9e9e9e8e 	.word	0x9e9e9e8e
 8003754:	9e9e9e9e 	.word	0x9e9e9e9e
 8003758:	9e9e9e8e 	.word	0x9e9e9e8e
 800375c:	9e9e9e9e 	.word	0x9e9e9e9e
 8003760:	8e          	.byte	0x8e
 8003761:	00          	.byte	0x00
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003762:	2102      	movs	r1, #2
 8003764:	f104 0008 	add.w	r0, r4, #8
 8003768:	f7ff fcbe 	bl	80030e8 <RCCEx_PLL2_Config>
 800376c:	4605      	mov	r5, r0
        break;
 800376e:	e7cc      	b.n	800370a <HAL_RCCEx_PeriphCLKConfig+0x412>
    switch (PeriphClkInit->FmcClockSelection)
 8003770:	2601      	movs	r6, #1
 8003772:	4635      	mov	r5, r6
 8003774:	e7d1      	b.n	800371a <HAL_RCCEx_PeriphCLKConfig+0x422>
      status = ret;
 8003776:	462e      	mov	r6, r5
 8003778:	e7cf      	b.n	800371a <HAL_RCCEx_PeriphCLKConfig+0x422>
 800377a:	bf00      	nop
 800377c:	58024400 	.word	0x58024400
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003780:	4a5a      	ldr	r2, [pc, #360]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8003782:	6813      	ldr	r3, [r2, #0]
 8003784:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003788:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800378a:	f7fd f96d 	bl	8000a68 <HAL_GetTick>
 800378e:	4607      	mov	r7, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003790:	4b56      	ldr	r3, [pc, #344]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8003798:	d105      	bne.n	80037a6 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800379a:	f7fd f965 	bl	8000a68 <HAL_GetTick>
 800379e:	1bc0      	subs	r0, r0, r7
 80037a0:	2864      	cmp	r0, #100	@ 0x64
 80037a2:	d9f5      	bls.n	8003790 <HAL_RCCEx_PeriphCLKConfig+0x498>
        ret = HAL_TIMEOUT;
 80037a4:	2503      	movs	r5, #3
    if (ret == HAL_OK)
 80037a6:	2d00      	cmp	r5, #0
 80037a8:	d14a      	bne.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0x548>
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80037aa:	4b51      	ldr	r3, [pc, #324]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80037ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037ae:	f8d4 20b4 	ldr.w	r2, [r4, #180]	@ 0xb4
 80037b2:	4053      	eors	r3, r2
 80037b4:	f413 7f40 	tst.w	r3, #768	@ 0x300
 80037b8:	d00c      	beq.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80037ba:	4b4d      	ldr	r3, [pc, #308]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80037bc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80037be:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 80037c2:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80037c4:	f441 3180 	orr.w	r1, r1, #65536	@ 0x10000
 80037c8:	6719      	str	r1, [r3, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80037ca:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80037cc:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 80037d0:	6719      	str	r1, [r3, #112]	@ 0x70
        RCC->BDCR = tmpreg;
 80037d2:	671a      	str	r2, [r3, #112]	@ 0x70
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80037d4:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
 80037d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80037dc:	d015      	beq.n	800380a <HAL_RCCEx_PeriphCLKConfig+0x512>
      if (ret == HAL_OK)
 80037de:	bb8d      	cbnz	r5, 8003844 <HAL_RCCEx_PeriphCLKConfig+0x54c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80037e0:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
 80037e4:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 80037e8:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 80037ec:	d01e      	beq.n	800382c <HAL_RCCEx_PeriphCLKConfig+0x534>
 80037ee:	4a40      	ldr	r2, [pc, #256]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80037f0:	6913      	ldr	r3, [r2, #16]
 80037f2:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80037f6:	6113      	str	r3, [r2, #16]
 80037f8:	493d      	ldr	r1, [pc, #244]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80037fa:	6f0b      	ldr	r3, [r1, #112]	@ 0x70
 80037fc:	f8d4 20b4 	ldr.w	r2, [r4, #180]	@ 0xb4
 8003800:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8003804:	4313      	orrs	r3, r2
 8003806:	670b      	str	r3, [r1, #112]	@ 0x70
 8003808:	e78b      	b.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0x42a>
        tickstart = HAL_GetTick();
 800380a:	f7fd f92d 	bl	8000a68 <HAL_GetTick>
 800380e:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003810:	4b37      	ldr	r3, [pc, #220]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003812:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003814:	f013 0f02 	tst.w	r3, #2
 8003818:	d1e1      	bne.n	80037de <HAL_RCCEx_PeriphCLKConfig+0x4e6>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800381a:	f7fd f925 	bl	8000a68 <HAL_GetTick>
 800381e:	1bc0      	subs	r0, r0, r7
 8003820:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003824:	4298      	cmp	r0, r3
 8003826:	d9f3      	bls.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0x518>
            ret = HAL_TIMEOUT;
 8003828:	2503      	movs	r5, #3
 800382a:	e7d8      	b.n	80037de <HAL_RCCEx_PeriphCLKConfig+0x4e6>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800382c:	4830      	ldr	r0, [pc, #192]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800382e:	6902      	ldr	r2, [r0, #16]
 8003830:	f422 527c 	bic.w	r2, r2, #16128	@ 0x3f00
 8003834:	492f      	ldr	r1, [pc, #188]	@ (80038f4 <HAL_RCCEx_PeriphCLKConfig+0x5fc>)
 8003836:	ea01 1313 	and.w	r3, r1, r3, lsr #4
 800383a:	4313      	orrs	r3, r2
 800383c:	6103      	str	r3, [r0, #16]
 800383e:	e7db      	b.n	80037f8 <HAL_RCCEx_PeriphCLKConfig+0x500>
      status = ret;
 8003840:	462e      	mov	r6, r5
 8003842:	e76e      	b.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0x42a>
        status = ret;
 8003844:	462e      	mov	r6, r5
 8003846:	e76c      	b.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0x42a>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003848:	2101      	movs	r1, #1
 800384a:	f104 0008 	add.w	r0, r4, #8
 800384e:	f7ff fc4b 	bl	80030e8 <RCCEx_PLL2_Config>
 8003852:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003854:	b9e5      	cbnz	r5, 8003890 <HAL_RCCEx_PeriphCLKConfig+0x598>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003856:	4a26      	ldr	r2, [pc, #152]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003858:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800385a:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 800385e:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
 8003860:	430b      	orrs	r3, r1
 8003862:	6553      	str	r3, [r2, #84]	@ 0x54
 8003864:	e008      	b.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0x580>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003866:	2101      	movs	r1, #1
 8003868:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800386c:	f7ff fcc0 	bl	80031f0 <RCCEx_PLL3_Config>
 8003870:	4605      	mov	r5, r0
        break;
 8003872:	e7ef      	b.n	8003854 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    switch (PeriphClkInit->Usart16ClockSelection)
 8003874:	2601      	movs	r6, #1
 8003876:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003878:	6823      	ldr	r3, [r4, #0]
 800387a:	f013 0f02 	tst.w	r3, #2
 800387e:	d017      	beq.n	80038b0 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003880:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8003882:	2b05      	cmp	r3, #5
 8003884:	d82c      	bhi.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
 8003886:	e8df f003 	tbb	[pc, r3]
 800388a:	050b      	.short	0x050b
 800388c:	0b0b0b24 	.word	0x0b0b0b24
      status = ret;
 8003890:	462e      	mov	r6, r5
 8003892:	e7f1      	b.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0x580>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003894:	2101      	movs	r1, #1
 8003896:	f104 0008 	add.w	r0, r4, #8
 800389a:	f7ff fc25 	bl	80030e8 <RCCEx_PLL2_Config>
 800389e:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80038a0:	bb0d      	cbnz	r5, 80038e6 <HAL_RCCEx_PeriphCLKConfig+0x5ee>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80038a2:	4a13      	ldr	r2, [pc, #76]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80038a4:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 80038a6:	f023 0307 	bic.w	r3, r3, #7
 80038aa:	6fa1      	ldr	r1, [r4, #120]	@ 0x78
 80038ac:	430b      	orrs	r3, r1
 80038ae:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80038b0:	6823      	ldr	r3, [r4, #0]
 80038b2:	f013 0f04 	tst.w	r3, #4
 80038b6:	d030      	beq.n	800391a <HAL_RCCEx_PeriphCLKConfig+0x622>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80038b8:	f8d4 3094 	ldr.w	r3, [r4, #148]	@ 0x94
 80038bc:	2b05      	cmp	r3, #5
 80038be:	f200 810f 	bhi.w	8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x7e8>
 80038c2:	e8df f013 	tbh	[pc, r3, lsl #1]
 80038c6:	001f      	.short	0x001f
 80038c8:	01060019 	.word	0x01060019
 80038cc:	001f001f 	.word	0x001f001f
 80038d0:	001f      	.short	0x001f
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80038d2:	2101      	movs	r1, #1
 80038d4:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80038d8:	f7ff fc8a 	bl	80031f0 <RCCEx_PLL3_Config>
 80038dc:	4605      	mov	r5, r0
        break;
 80038de:	e7df      	b.n	80038a0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
    switch (PeriphClkInit->Usart234578ClockSelection)
 80038e0:	2601      	movs	r6, #1
 80038e2:	4635      	mov	r5, r6
 80038e4:	e7e4      	b.n	80038b0 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
      status = ret;
 80038e6:	462e      	mov	r6, r5
 80038e8:	e7e2      	b.n	80038b0 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 80038ea:	bf00      	nop
 80038ec:	58024800 	.word	0x58024800
 80038f0:	58024400 	.word	0x58024400
 80038f4:	00ffffcf 	.word	0x00ffffcf
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80038f8:	2101      	movs	r1, #1
 80038fa:	f104 0008 	add.w	r0, r4, #8
 80038fe:	f7ff fbf3 	bl	80030e8 <RCCEx_PLL2_Config>
 8003902:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003904:	2d00      	cmp	r5, #0
 8003906:	f040 80ee 	bne.w	8003ae6 <HAL_RCCEx_PeriphCLKConfig+0x7ee>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800390a:	4ab6      	ldr	r2, [pc, #728]	@ (8003be4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800390c:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 800390e:	f023 0307 	bic.w	r3, r3, #7
 8003912:	f8d4 1094 	ldr.w	r1, [r4, #148]	@ 0x94
 8003916:	430b      	orrs	r3, r1
 8003918:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800391a:	6823      	ldr	r3, [r4, #0]
 800391c:	f013 0f20 	tst.w	r3, #32
 8003920:	d01d      	beq.n	800395e <HAL_RCCEx_PeriphCLKConfig+0x666>
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003922:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8003926:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800392a:	f000 80f0 	beq.w	8003b0e <HAL_RCCEx_PeriphCLKConfig+0x816>
 800392e:	f200 80df 	bhi.w	8003af0 <HAL_RCCEx_PeriphCLKConfig+0x7f8>
 8003932:	b14b      	cbz	r3, 8003948 <HAL_RCCEx_PeriphCLKConfig+0x650>
 8003934:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003938:	f040 80d7 	bne.w	8003aea <HAL_RCCEx_PeriphCLKConfig+0x7f2>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800393c:	2100      	movs	r1, #0
 800393e:	f104 0008 	add.w	r0, r4, #8
 8003942:	f7ff fbd1 	bl	80030e8 <RCCEx_PLL2_Config>
 8003946:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003948:	2d00      	cmp	r5, #0
 800394a:	f040 80e7 	bne.w	8003b1c <HAL_RCCEx_PeriphCLKConfig+0x824>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800394e:	4aa5      	ldr	r2, [pc, #660]	@ (8003be4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003950:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003952:	f023 43e0 	bic.w	r3, r3, #1879048192	@ 0x70000000
 8003956:	f8d4 1090 	ldr.w	r1, [r4, #144]	@ 0x90
 800395a:	430b      	orrs	r3, r1
 800395c:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800395e:	6823      	ldr	r3, [r4, #0]
 8003960:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8003964:	d01d      	beq.n	80039a2 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
    switch (PeriphClkInit->Lptim2ClockSelection)
 8003966:	f8d4 309c 	ldr.w	r3, [r4, #156]	@ 0x9c
 800396a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800396e:	f000 80e9 	beq.w	8003b44 <HAL_RCCEx_PeriphCLKConfig+0x84c>
 8003972:	f200 80d8 	bhi.w	8003b26 <HAL_RCCEx_PeriphCLKConfig+0x82e>
 8003976:	b14b      	cbz	r3, 800398c <HAL_RCCEx_PeriphCLKConfig+0x694>
 8003978:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800397c:	f040 80d0 	bne.w	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x828>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003980:	2100      	movs	r1, #0
 8003982:	f104 0008 	add.w	r0, r4, #8
 8003986:	f7ff fbaf 	bl	80030e8 <RCCEx_PLL2_Config>
 800398a:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 800398c:	2d00      	cmp	r5, #0
 800398e:	f040 80e0 	bne.w	8003b52 <HAL_RCCEx_PeriphCLKConfig+0x85a>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003992:	4a94      	ldr	r2, [pc, #592]	@ (8003be4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003994:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8003996:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 800399a:	f8d4 109c 	ldr.w	r1, [r4, #156]	@ 0x9c
 800399e:	430b      	orrs	r3, r1
 80039a0:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80039a2:	6823      	ldr	r3, [r4, #0]
 80039a4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80039a8:	d01d      	beq.n	80039e6 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
    switch (PeriphClkInit->Lptim345ClockSelection)
 80039aa:	f8d4 30a0 	ldr.w	r3, [r4, #160]	@ 0xa0
 80039ae:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80039b2:	f000 80e2 	beq.w	8003b7a <HAL_RCCEx_PeriphCLKConfig+0x882>
 80039b6:	f200 80d1 	bhi.w	8003b5c <HAL_RCCEx_PeriphCLKConfig+0x864>
 80039ba:	b14b      	cbz	r3, 80039d0 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
 80039bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80039c0:	f040 80c9 	bne.w	8003b56 <HAL_RCCEx_PeriphCLKConfig+0x85e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80039c4:	2100      	movs	r1, #0
 80039c6:	f104 0008 	add.w	r0, r4, #8
 80039ca:	f7ff fb8d 	bl	80030e8 <RCCEx_PLL2_Config>
 80039ce:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80039d0:	2d00      	cmp	r5, #0
 80039d2:	f040 80d9 	bne.w	8003b88 <HAL_RCCEx_PeriphCLKConfig+0x890>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80039d6:	4a83      	ldr	r2, [pc, #524]	@ (8003be4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80039d8:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 80039da:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 80039de:	f8d4 10a0 	ldr.w	r1, [r4, #160]	@ 0xa0
 80039e2:	430b      	orrs	r3, r1
 80039e4:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80039e6:	6823      	ldr	r3, [r4, #0]
 80039e8:	f013 0f08 	tst.w	r3, #8
 80039ec:	d00d      	beq.n	8003a0a <HAL_RCCEx_PeriphCLKConfig+0x712>
    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80039ee:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 80039f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80039f6:	f000 80c9 	beq.w	8003b8c <HAL_RCCEx_PeriphCLKConfig+0x894>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80039fa:	4a7a      	ldr	r2, [pc, #488]	@ (8003be4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80039fc:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 80039fe:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003a02:	f8d4 1084 	ldr.w	r1, [r4, #132]	@ 0x84
 8003a06:	430b      	orrs	r3, r1
 8003a08:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003a0a:	6823      	ldr	r3, [r4, #0]
 8003a0c:	f013 0f10 	tst.w	r3, #16
 8003a10:	d00d      	beq.n	8003a2e <HAL_RCCEx_PeriphCLKConfig+0x736>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8003a12:	f8d4 3098 	ldr.w	r3, [r4, #152]	@ 0x98
 8003a16:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a1a:	f000 80c1 	beq.w	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003a1e:	4a71      	ldr	r2, [pc, #452]	@ (8003be4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003a20:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8003a22:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a26:	f8d4 1098 	ldr.w	r1, [r4, #152]	@ 0x98
 8003a2a:	430b      	orrs	r3, r1
 8003a2c:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003a2e:	6823      	ldr	r3, [r4, #0]
 8003a30:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 8003a34:	d01c      	beq.n	8003a70 <HAL_RCCEx_PeriphCLKConfig+0x778>
    switch (PeriphClkInit->AdcClockSelection)
 8003a36:	f8d4 30a4 	ldr.w	r3, [r4, #164]	@ 0xa4
 8003a3a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a3e:	f000 80b9 	beq.w	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 8003a42:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003a46:	d008      	beq.n	8003a5a <HAL_RCCEx_PeriphCLKConfig+0x762>
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	f040 80ba 	bne.w	8003bc2 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003a4e:	2100      	movs	r1, #0
 8003a50:	f104 0008 	add.w	r0, r4, #8
 8003a54:	f7ff fb48 	bl	80030e8 <RCCEx_PLL2_Config>
 8003a58:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003a5a:	2d00      	cmp	r5, #0
 8003a5c:	f040 80b4 	bne.w	8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x8d0>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003a60:	4a60      	ldr	r2, [pc, #384]	@ (8003be4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003a62:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8003a64:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8003a68:	f8d4 10a4 	ldr.w	r1, [r4, #164]	@ 0xa4
 8003a6c:	430b      	orrs	r3, r1
 8003a6e:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003a70:	6823      	ldr	r3, [r4, #0]
 8003a72:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
 8003a76:	d01c      	beq.n	8003ab2 <HAL_RCCEx_PeriphCLKConfig+0x7ba>
    switch (PeriphClkInit->UsbClockSelection)
 8003a78:	f8d4 3088 	ldr.w	r3, [r4, #136]	@ 0x88
 8003a7c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003a80:	f000 80a4 	beq.w	8003bcc <HAL_RCCEx_PeriphCLKConfig+0x8d4>
 8003a84:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003a88:	d008      	beq.n	8003a9c <HAL_RCCEx_PeriphCLKConfig+0x7a4>
 8003a8a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003a8e:	f040 80a4 	bne.w	8003bda <HAL_RCCEx_PeriphCLKConfig+0x8e2>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a92:	4a54      	ldr	r2, [pc, #336]	@ (8003be4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003a94:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003a96:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a9a:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8003a9c:	2d00      	cmp	r5, #0
 8003a9e:	f040 809f 	bne.w	8003be0 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003aa2:	4a50      	ldr	r2, [pc, #320]	@ (8003be4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003aa4:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003aa6:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8003aaa:	f8d4 1088 	ldr.w	r1, [r4, #136]	@ 0x88
 8003aae:	430b      	orrs	r3, r1
 8003ab0:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003ab2:	6823      	ldr	r3, [r4, #0]
 8003ab4:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8003ab8:	f000 80ac 	beq.w	8003c14 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    switch (PeriphClkInit->SdmmcClockSelection)
 8003abc:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	f000 8092 	beq.w	8003be8 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
 8003ac4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ac8:	f000 809c 	beq.w	8003c04 <HAL_RCCEx_PeriphCLKConfig+0x90c>
 8003acc:	2601      	movs	r6, #1
 8003ace:	4635      	mov	r5, r6
 8003ad0:	e0a0      	b.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0x91c>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003ad2:	2101      	movs	r1, #1
 8003ad4:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003ad8:	f7ff fb8a 	bl	80031f0 <RCCEx_PLL3_Config>
 8003adc:	4605      	mov	r5, r0
        break;
 8003ade:	e711      	b.n	8003904 <HAL_RCCEx_PeriphCLKConfig+0x60c>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003ae0:	2601      	movs	r6, #1
 8003ae2:	4635      	mov	r5, r6
 8003ae4:	e719      	b.n	800391a <HAL_RCCEx_PeriphCLKConfig+0x622>
      status = ret;
 8003ae6:	462e      	mov	r6, r5
 8003ae8:	e717      	b.n	800391a <HAL_RCCEx_PeriphCLKConfig+0x622>
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003aea:	2601      	movs	r6, #1
 8003aec:	4635      	mov	r5, r6
 8003aee:	e736      	b.n	800395e <HAL_RCCEx_PeriphCLKConfig+0x666>
 8003af0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003af4:	f43f af28 	beq.w	8003948 <HAL_RCCEx_PeriphCLKConfig+0x650>
 8003af8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003afc:	f43f af24 	beq.w	8003948 <HAL_RCCEx_PeriphCLKConfig+0x650>
 8003b00:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003b04:	f43f af20 	beq.w	8003948 <HAL_RCCEx_PeriphCLKConfig+0x650>
 8003b08:	2601      	movs	r6, #1
 8003b0a:	4635      	mov	r5, r6
 8003b0c:	e727      	b.n	800395e <HAL_RCCEx_PeriphCLKConfig+0x666>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003b0e:	2102      	movs	r1, #2
 8003b10:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003b14:	f7ff fb6c 	bl	80031f0 <RCCEx_PLL3_Config>
 8003b18:	4605      	mov	r5, r0
        break;
 8003b1a:	e715      	b.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x650>
      status = ret;
 8003b1c:	462e      	mov	r6, r5
 8003b1e:	e71e      	b.n	800395e <HAL_RCCEx_PeriphCLKConfig+0x666>
    switch (PeriphClkInit->Lptim2ClockSelection)
 8003b20:	2601      	movs	r6, #1
 8003b22:	4635      	mov	r5, r6
 8003b24:	e73d      	b.n	80039a2 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
 8003b26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b2a:	f43f af2f 	beq.w	800398c <HAL_RCCEx_PeriphCLKConfig+0x694>
 8003b2e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003b32:	f43f af2b 	beq.w	800398c <HAL_RCCEx_PeriphCLKConfig+0x694>
 8003b36:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003b3a:	f43f af27 	beq.w	800398c <HAL_RCCEx_PeriphCLKConfig+0x694>
 8003b3e:	2601      	movs	r6, #1
 8003b40:	4635      	mov	r5, r6
 8003b42:	e72e      	b.n	80039a2 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003b44:	2102      	movs	r1, #2
 8003b46:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003b4a:	f7ff fb51 	bl	80031f0 <RCCEx_PLL3_Config>
 8003b4e:	4605      	mov	r5, r0
        break;
 8003b50:	e71c      	b.n	800398c <HAL_RCCEx_PeriphCLKConfig+0x694>
      status = ret;
 8003b52:	462e      	mov	r6, r5
 8003b54:	e725      	b.n	80039a2 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
    switch (PeriphClkInit->Lptim345ClockSelection)
 8003b56:	2601      	movs	r6, #1
 8003b58:	4635      	mov	r5, r6
 8003b5a:	e744      	b.n	80039e6 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 8003b5c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b60:	f43f af36 	beq.w	80039d0 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
 8003b64:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003b68:	f43f af32 	beq.w	80039d0 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
 8003b6c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003b70:	f43f af2e 	beq.w	80039d0 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
 8003b74:	2601      	movs	r6, #1
 8003b76:	4635      	mov	r5, r6
 8003b78:	e735      	b.n	80039e6 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003b7a:	2102      	movs	r1, #2
 8003b7c:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003b80:	f7ff fb36 	bl	80031f0 <RCCEx_PLL3_Config>
 8003b84:	4605      	mov	r5, r0
        break;
 8003b86:	e723      	b.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      status = ret;
 8003b88:	462e      	mov	r6, r5
 8003b8a:	e72c      	b.n	80039e6 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003b8c:	2102      	movs	r1, #2
 8003b8e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003b92:	f7ff fb2d 	bl	80031f0 <RCCEx_PLL3_Config>
 8003b96:	2800      	cmp	r0, #0
 8003b98:	f43f af2f 	beq.w	80039fa <HAL_RCCEx_PeriphCLKConfig+0x702>
        status = HAL_ERROR;
 8003b9c:	2601      	movs	r6, #1
 8003b9e:	e72c      	b.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x702>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003ba0:	2102      	movs	r1, #2
 8003ba2:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003ba6:	f7ff fb23 	bl	80031f0 <RCCEx_PLL3_Config>
 8003baa:	2800      	cmp	r0, #0
 8003bac:	f43f af37 	beq.w	8003a1e <HAL_RCCEx_PeriphCLKConfig+0x726>
        status = HAL_ERROR;
 8003bb0:	2601      	movs	r6, #1
 8003bb2:	e734      	b.n	8003a1e <HAL_RCCEx_PeriphCLKConfig+0x726>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003bb4:	2102      	movs	r1, #2
 8003bb6:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003bba:	f7ff fb19 	bl	80031f0 <RCCEx_PLL3_Config>
 8003bbe:	4605      	mov	r5, r0
        break;
 8003bc0:	e74b      	b.n	8003a5a <HAL_RCCEx_PeriphCLKConfig+0x762>
    switch (PeriphClkInit->AdcClockSelection)
 8003bc2:	2601      	movs	r6, #1
 8003bc4:	4635      	mov	r5, r6
 8003bc6:	e753      	b.n	8003a70 <HAL_RCCEx_PeriphCLKConfig+0x778>
      status = ret;
 8003bc8:	462e      	mov	r6, r5
 8003bca:	e751      	b.n	8003a70 <HAL_RCCEx_PeriphCLKConfig+0x778>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003bcc:	2101      	movs	r1, #1
 8003bce:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003bd2:	f7ff fb0d 	bl	80031f0 <RCCEx_PLL3_Config>
 8003bd6:	4605      	mov	r5, r0
        break;
 8003bd8:	e760      	b.n	8003a9c <HAL_RCCEx_PeriphCLKConfig+0x7a4>
    switch (PeriphClkInit->UsbClockSelection)
 8003bda:	2601      	movs	r6, #1
 8003bdc:	4635      	mov	r5, r6
 8003bde:	e768      	b.n	8003ab2 <HAL_RCCEx_PeriphCLKConfig+0x7ba>
      status = ret;
 8003be0:	462e      	mov	r6, r5
 8003be2:	e766      	b.n	8003ab2 <HAL_RCCEx_PeriphCLKConfig+0x7ba>
 8003be4:	58024400 	.word	0x58024400
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003be8:	4a70      	ldr	r2, [pc, #448]	@ (8003dac <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 8003bea:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003bec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003bf0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8003bf2:	b975      	cbnz	r5, 8003c12 <HAL_RCCEx_PeriphCLKConfig+0x91a>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8003bf4:	4a6d      	ldr	r2, [pc, #436]	@ (8003dac <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 8003bf6:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8003bf8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003bfc:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 8003bfe:	430b      	orrs	r3, r1
 8003c00:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003c02:	e007      	b.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0x91c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003c04:	2102      	movs	r1, #2
 8003c06:	f104 0008 	add.w	r0, r4, #8
 8003c0a:	f7ff fa6d 	bl	80030e8 <RCCEx_PLL2_Config>
 8003c0e:	4605      	mov	r5, r0
        break;
 8003c10:	e7ef      	b.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x8fa>
      status = ret;
 8003c12:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003c14:	6823      	ldr	r3, [r4, #0]
 8003c16:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 8003c1a:	d111      	bne.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x948>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003c1c:	6823      	ldr	r3, [r4, #0]
 8003c1e:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8003c22:	d028      	beq.n	8003c76 <HAL_RCCEx_PeriphCLKConfig+0x97e>
    switch (PeriphClkInit->RngClockSelection)
 8003c24:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 8003c28:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c2c:	d014      	beq.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8003c2e:	d910      	bls.n	8003c52 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8003c30:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003c34:	d015      	beq.n	8003c62 <HAL_RCCEx_PeriphCLKConfig+0x96a>
 8003c36:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003c3a:	d012      	beq.n	8003c62 <HAL_RCCEx_PeriphCLKConfig+0x96a>
 8003c3c:	2601      	movs	r6, #1
 8003c3e:	e01a      	b.n	8003c76 <HAL_RCCEx_PeriphCLKConfig+0x97e>
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003c40:	2102      	movs	r1, #2
 8003c42:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003c46:	f7ff fad3 	bl	80031f0 <RCCEx_PLL3_Config>
 8003c4a:	2800      	cmp	r0, #0
 8003c4c:	d0e6      	beq.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x924>
      status = HAL_ERROR;
 8003c4e:	2601      	movs	r6, #1
 8003c50:	e7e4      	b.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x924>
    switch (PeriphClkInit->RngClockSelection)
 8003c52:	b133      	cbz	r3, 8003c62 <HAL_RCCEx_PeriphCLKConfig+0x96a>
 8003c54:	2601      	movs	r6, #1
 8003c56:	e00e      	b.n	8003c76 <HAL_RCCEx_PeriphCLKConfig+0x97e>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c58:	4a54      	ldr	r2, [pc, #336]	@ (8003dac <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 8003c5a:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003c5c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c60:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8003c62:	2d00      	cmp	r5, #0
 8003c64:	d169      	bne.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0xa42>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003c66:	4a51      	ldr	r2, [pc, #324]	@ (8003dac <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 8003c68:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003c6a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c6e:	f8d4 1080 	ldr.w	r1, [r4, #128]	@ 0x80
 8003c72:	430b      	orrs	r3, r1
 8003c74:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003c76:	6823      	ldr	r3, [r4, #0]
 8003c78:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8003c7c:	d006      	beq.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0x994>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003c7e:	4a4b      	ldr	r2, [pc, #300]	@ (8003dac <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 8003c80:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8003c82:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003c86:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 8003c88:	430b      	orrs	r3, r1
 8003c8a:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8003c8c:	6823      	ldr	r3, [r4, #0]
 8003c8e:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8003c92:	d007      	beq.n	8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x9ac>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8003c94:	4a45      	ldr	r2, [pc, #276]	@ (8003dac <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 8003c96:	6913      	ldr	r3, [r2, #16]
 8003c98:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003c9c:	f8d4 10b8 	ldr.w	r1, [r4, #184]	@ 0xb8
 8003ca0:	430b      	orrs	r3, r1
 8003ca2:	6113      	str	r3, [r2, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003ca4:	6823      	ldr	r3, [r4, #0]
 8003ca6:	f413 1f00 	tst.w	r3, #2097152	@ 0x200000
 8003caa:	d006      	beq.n	8003cba <HAL_RCCEx_PeriphCLKConfig+0x9c2>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003cac:	4a3f      	ldr	r2, [pc, #252]	@ (8003dac <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 8003cae:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8003cb0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003cb4:	6ee1      	ldr	r1, [r4, #108]	@ 0x6c
 8003cb6:	430b      	orrs	r3, r1
 8003cb8:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003cba:	6823      	ldr	r3, [r4, #0]
 8003cbc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8003cc0:	d009      	beq.n	8003cd6 <HAL_RCCEx_PeriphCLKConfig+0x9de>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003cc2:	4b3a      	ldr	r3, [pc, #232]	@ (8003dac <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 8003cc4:	691a      	ldr	r2, [r3, #16]
 8003cc6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003cca:	611a      	str	r2, [r3, #16]
 8003ccc:	691a      	ldr	r2, [r3, #16]
 8003cce:	f8d4 10bc 	ldr.w	r1, [r4, #188]	@ 0xbc
 8003cd2:	430a      	orrs	r2, r1
 8003cd4:	611a      	str	r2, [r3, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003cd6:	6823      	ldr	r3, [r4, #0]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	da06      	bge.n	8003cea <HAL_RCCEx_PeriphCLKConfig+0x9f2>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8003cdc:	4a33      	ldr	r2, [pc, #204]	@ (8003dac <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 8003cde:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8003ce0:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 8003ce4:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 8003ce6:	430b      	orrs	r3, r1
 8003ce8:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003cea:	6823      	ldr	r3, [r4, #0]
 8003cec:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 8003cf0:	d007      	beq.n	8003d02 <HAL_RCCEx_PeriphCLKConfig+0xa0a>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003cf2:	4a2e      	ldr	r2, [pc, #184]	@ (8003dac <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 8003cf4:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003cf6:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8003cfa:	f8d4 108c 	ldr.w	r1, [r4, #140]	@ 0x8c
 8003cfe:	430b      	orrs	r3, r1
 8003d00:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8003d02:	6863      	ldr	r3, [r4, #4]
 8003d04:	f013 0f01 	tst.w	r3, #1
 8003d08:	d119      	bne.n	8003d3e <HAL_RCCEx_PeriphCLKConfig+0xa46>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8003d0a:	6863      	ldr	r3, [r4, #4]
 8003d0c:	f013 0f02 	tst.w	r3, #2
 8003d10:	d11e      	bne.n	8003d50 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8003d12:	6863      	ldr	r3, [r4, #4]
 8003d14:	f013 0f04 	tst.w	r3, #4
 8003d18:	d123      	bne.n	8003d62 <HAL_RCCEx_PeriphCLKConfig+0xa6a>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8003d1a:	6863      	ldr	r3, [r4, #4]
 8003d1c:	f013 0f08 	tst.w	r3, #8
 8003d20:	d128      	bne.n	8003d74 <HAL_RCCEx_PeriphCLKConfig+0xa7c>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8003d22:	6863      	ldr	r3, [r4, #4]
 8003d24:	f013 0f10 	tst.w	r3, #16
 8003d28:	d12d      	bne.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0xa8e>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8003d2a:	6863      	ldr	r3, [r4, #4]
 8003d2c:	f013 0f20 	tst.w	r3, #32
 8003d30:	d132      	bne.n	8003d98 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
  if (status == HAL_OK)
 8003d32:	b106      	cbz	r6, 8003d36 <HAL_RCCEx_PeriphCLKConfig+0xa3e>
  return HAL_ERROR;
 8003d34:	2601      	movs	r6, #1
}
 8003d36:	4630      	mov	r0, r6
 8003d38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      status = ret;
 8003d3a:	462e      	mov	r6, r5
 8003d3c:	e79b      	b.n	8003c76 <HAL_RCCEx_PeriphCLKConfig+0x97e>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003d3e:	2100      	movs	r1, #0
 8003d40:	f104 0008 	add.w	r0, r4, #8
 8003d44:	f7ff f9d0 	bl	80030e8 <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 8003d48:	2800      	cmp	r0, #0
 8003d4a:	d0de      	beq.n	8003d0a <HAL_RCCEx_PeriphCLKConfig+0xa12>
      status = ret;
 8003d4c:	4606      	mov	r6, r0
 8003d4e:	e7dc      	b.n	8003d0a <HAL_RCCEx_PeriphCLKConfig+0xa12>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003d50:	2101      	movs	r1, #1
 8003d52:	f104 0008 	add.w	r0, r4, #8
 8003d56:	f7ff f9c7 	bl	80030e8 <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 8003d5a:	2800      	cmp	r0, #0
 8003d5c:	d0d9      	beq.n	8003d12 <HAL_RCCEx_PeriphCLKConfig+0xa1a>
      status = ret;
 8003d5e:	4606      	mov	r6, r0
 8003d60:	e7d7      	b.n	8003d12 <HAL_RCCEx_PeriphCLKConfig+0xa1a>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003d62:	2102      	movs	r1, #2
 8003d64:	f104 0008 	add.w	r0, r4, #8
 8003d68:	f7ff f9be 	bl	80030e8 <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 8003d6c:	2800      	cmp	r0, #0
 8003d6e:	d0d4      	beq.n	8003d1a <HAL_RCCEx_PeriphCLKConfig+0xa22>
      status = ret;
 8003d70:	4606      	mov	r6, r0
 8003d72:	e7d2      	b.n	8003d1a <HAL_RCCEx_PeriphCLKConfig+0xa22>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003d74:	2100      	movs	r1, #0
 8003d76:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003d7a:	f7ff fa39 	bl	80031f0 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 8003d7e:	2800      	cmp	r0, #0
 8003d80:	d0cf      	beq.n	8003d22 <HAL_RCCEx_PeriphCLKConfig+0xa2a>
      status = ret;
 8003d82:	4606      	mov	r6, r0
 8003d84:	e7cd      	b.n	8003d22 <HAL_RCCEx_PeriphCLKConfig+0xa2a>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003d86:	2101      	movs	r1, #1
 8003d88:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003d8c:	f7ff fa30 	bl	80031f0 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 8003d90:	2800      	cmp	r0, #0
 8003d92:	d0ca      	beq.n	8003d2a <HAL_RCCEx_PeriphCLKConfig+0xa32>
      status = ret;
 8003d94:	4606      	mov	r6, r0
 8003d96:	e7c8      	b.n	8003d2a <HAL_RCCEx_PeriphCLKConfig+0xa32>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003d98:	2102      	movs	r1, #2
 8003d9a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003d9e:	f7ff fa27 	bl	80031f0 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 8003da2:	2800      	cmp	r0, #0
 8003da4:	d0c5      	beq.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
  return HAL_ERROR;
 8003da6:	2601      	movs	r6, #1
 8003da8:	e7c5      	b.n	8003d36 <HAL_RCCEx_PeriphCLKConfig+0xa3e>
 8003daa:	bf00      	nop
 8003dac:	58024400 	.word	0x58024400

08003db0 <HAL_RCCEx_GetD3PCLK1Freq>:
{
 8003db0:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8003db2:	f7ff f953 	bl	800305c <HAL_RCC_GetHCLKFreq>
 8003db6:	4b05      	ldr	r3, [pc, #20]	@ (8003dcc <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 8003db8:	6a1b      	ldr	r3, [r3, #32]
 8003dba:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8003dbe:	4a04      	ldr	r2, [pc, #16]	@ (8003dd0 <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 8003dc0:	5cd3      	ldrb	r3, [r2, r3]
 8003dc2:	f003 031f 	and.w	r3, r3, #31
}
 8003dc6:	40d8      	lsrs	r0, r3
 8003dc8:	bd08      	pop	{r3, pc}
 8003dca:	bf00      	nop
 8003dcc:	58024400 	.word	0x58024400
 8003dd0:	0800846c 	.word	0x0800846c

08003dd4 <HAL_RCCEx_GetPLL2ClockFreq>:
{
 8003dd4:	b410      	push	{r4}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003dd6:	4b79      	ldr	r3, [pc, #484]	@ (8003fbc <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8003dd8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8003dda:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 8003ddc:	f3c4 3c05 	ubfx	ip, r4, #12, #6
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8003de0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003de2:	f3c1 1100 	ubfx	r1, r1, #4, #1
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8003de6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003de8:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 8003dec:	fb01 f303 	mul.w	r3, r1, r3
  if (pll2m != 0U)
 8003df0:	f414 3f7c 	tst.w	r4, #258048	@ 0x3f000
 8003df4:	f000 80dd 	beq.w	8003fb2 <HAL_RCCEx_GetPLL2ClockFreq+0x1de>
 8003df8:	f002 0203 	and.w	r2, r2, #3
 8003dfc:	ee07 3a90 	vmov	s15, r3
 8003e00:	eef8 7a67 	vcvt.f32.u32	s15, s15
    switch (pllsource)
 8003e04:	2a01      	cmp	r2, #1
 8003e06:	d04b      	beq.n	8003ea0 <HAL_RCCEx_GetPLL2ClockFreq+0xcc>
 8003e08:	2a02      	cmp	r2, #2
 8003e0a:	f000 8098 	beq.w	8003f3e <HAL_RCCEx_GetPLL2ClockFreq+0x16a>
 8003e0e:	2a00      	cmp	r2, #0
 8003e10:	f040 80b2 	bne.w	8003f78 <HAL_RCCEx_GetPLL2ClockFreq+0x1a4>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003e14:	4b69      	ldr	r3, [pc, #420]	@ (8003fbc <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f013 0f20 	tst.w	r3, #32
 8003e1c:	d023      	beq.n	8003e66 <HAL_RCCEx_GetPLL2ClockFreq+0x92>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003e1e:	4967      	ldr	r1, [pc, #412]	@ (8003fbc <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8003e20:	680a      	ldr	r2, [r1, #0]
 8003e22:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8003e26:	4b66      	ldr	r3, [pc, #408]	@ (8003fc0 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>)
 8003e28:	40d3      	lsrs	r3, r2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003e2a:	ee07 3a10 	vmov	s14, r3
 8003e2e:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8003e32:	ee07 ca10 	vmov	s14, ip
 8003e36:	eeb8 6a47 	vcvt.f32.u32	s12, s14
 8003e3a:	ee86 7a86 	vdiv.f32	s14, s13, s12
 8003e3e:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
 8003e40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e44:	ee06 3a90 	vmov	s13, r3
 8003e48:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8003e4c:	ed9f 6a5d 	vldr	s12, [pc, #372]	@ 8003fc4 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 8003e50:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003e54:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003e58:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003e5c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003e60:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003e64:	e038      	b.n	8003ed8 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003e66:	ee07 ca10 	vmov	s14, ip
 8003e6a:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8003e6e:	ed9f 6a56 	vldr	s12, [pc, #344]	@ 8003fc8 <HAL_RCCEx_GetPLL2ClockFreq+0x1f4>
 8003e72:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8003e76:	4b51      	ldr	r3, [pc, #324]	@ (8003fbc <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8003e78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e7e:	ee06 3a90 	vmov	s13, r3
 8003e82:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8003e86:	ed9f 6a4f 	vldr	s12, [pc, #316]	@ 8003fc4 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 8003e8a:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003e8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003e92:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003e96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003e9a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003e9e:	e01b      	b.n	8003ed8 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003ea0:	ee07 ca10 	vmov	s14, ip
 8003ea4:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8003ea8:	ed9f 6a48 	vldr	s12, [pc, #288]	@ 8003fcc <HAL_RCCEx_GetPLL2ClockFreq+0x1f8>
 8003eac:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8003eb0:	4b42      	ldr	r3, [pc, #264]	@ (8003fbc <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8003eb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003eb4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003eb8:	ee06 3a90 	vmov	s13, r3
 8003ebc:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8003ec0:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 8003fc4 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 8003ec4:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003ec8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003ecc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003ed0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003ed4:	ee27 7a27 	vmul.f32	s14, s14, s15
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8003ed8:	4a38      	ldr	r2, [pc, #224]	@ (8003fbc <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8003eda:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8003edc:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8003ee0:	ee07 3a90 	vmov	s15, r3
 8003ee4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ee8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003eec:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003ef0:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8003ef4:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 8003ef8:	ed80 6a00 	vstr	s12, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8003efc:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8003efe:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8003f02:	ee07 3a90 	vmov	s15, r3
 8003f06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003f0e:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8003f12:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 8003f16:	ed80 6a01 	vstr	s12, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8003f1a:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8003f1c:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8003f20:	ee07 3a90 	vmov	s15, r3
 8003f24:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f28:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003f2c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003f30:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8003f34:	edc0 6a02 	vstr	s13, [r0, #8]
}
 8003f38:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003f3c:	4770      	bx	lr
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003f3e:	ee07 ca10 	vmov	s14, ip
 8003f42:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8003f46:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 8003fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x1fc>
 8003f4a:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8003f4e:	4b1b      	ldr	r3, [pc, #108]	@ (8003fbc <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8003f50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f56:	ee06 3a90 	vmov	s13, r3
 8003f5a:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8003f5e:	ed9f 6a19 	vldr	s12, [pc, #100]	@ 8003fc4 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 8003f62:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003f66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003f6a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003f6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003f72:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 8003f76:	e7af      	b.n	8003ed8 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003f78:	ee07 ca10 	vmov	s14, ip
 8003f7c:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8003f80:	ed9f 6a12 	vldr	s12, [pc, #72]	@ 8003fcc <HAL_RCCEx_GetPLL2ClockFreq+0x1f8>
 8003f84:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8003f88:	4b0c      	ldr	r3, [pc, #48]	@ (8003fbc <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8003f8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f90:	ee06 3a90 	vmov	s13, r3
 8003f94:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8003f98:	ed9f 6a0a 	vldr	s12, [pc, #40]	@ 8003fc4 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 8003f9c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003fa0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003fa4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003fa8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003fac:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 8003fb0:	e792      	b.n	8003ed8 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	6003      	str	r3, [r0, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8003fb6:	6043      	str	r3, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8003fb8:	6083      	str	r3, [r0, #8]
}
 8003fba:	e7bd      	b.n	8003f38 <HAL_RCCEx_GetPLL2ClockFreq+0x164>
 8003fbc:	58024400 	.word	0x58024400
 8003fc0:	03d09000 	.word	0x03d09000
 8003fc4:	39000000 	.word	0x39000000
 8003fc8:	4c742400 	.word	0x4c742400
 8003fcc:	4a742400 	.word	0x4a742400
 8003fd0:	4bbebc20 	.word	0x4bbebc20

08003fd4 <HAL_RCCEx_GetPLL3ClockFreq>:
{
 8003fd4:	b410      	push	{r4}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003fd6:	4b79      	ldr	r3, [pc, #484]	@ (80041bc <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 8003fd8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8003fda:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 8003fdc:	f3c4 5c05 	ubfx	ip, r4, #20, #6
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8003fe0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003fe2:	f3c1 2100 	ubfx	r1, r1, #8, #1
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8003fe6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fe8:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 8003fec:	fb01 f303 	mul.w	r3, r1, r3
  if (pll3m != 0U)
 8003ff0:	f014 7f7c 	tst.w	r4, #66060288	@ 0x3f00000
 8003ff4:	f000 80dd 	beq.w	80041b2 <HAL_RCCEx_GetPLL3ClockFreq+0x1de>
 8003ff8:	f002 0203 	and.w	r2, r2, #3
 8003ffc:	ee07 3a90 	vmov	s15, r3
 8004000:	eef8 7a67 	vcvt.f32.u32	s15, s15
    switch (pllsource)
 8004004:	2a01      	cmp	r2, #1
 8004006:	d04b      	beq.n	80040a0 <HAL_RCCEx_GetPLL3ClockFreq+0xcc>
 8004008:	2a02      	cmp	r2, #2
 800400a:	f000 8098 	beq.w	800413e <HAL_RCCEx_GetPLL3ClockFreq+0x16a>
 800400e:	2a00      	cmp	r2, #0
 8004010:	f040 80b2 	bne.w	8004178 <HAL_RCCEx_GetPLL3ClockFreq+0x1a4>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004014:	4b69      	ldr	r3, [pc, #420]	@ (80041bc <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f013 0f20 	tst.w	r3, #32
 800401c:	d023      	beq.n	8004066 <HAL_RCCEx_GetPLL3ClockFreq+0x92>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800401e:	4967      	ldr	r1, [pc, #412]	@ (80041bc <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 8004020:	680a      	ldr	r2, [r1, #0]
 8004022:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8004026:	4b66      	ldr	r3, [pc, #408]	@ (80041c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>)
 8004028:	40d3      	lsrs	r3, r2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800402a:	ee07 3a10 	vmov	s14, r3
 800402e:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8004032:	ee07 ca10 	vmov	s14, ip
 8004036:	eeb8 6a47 	vcvt.f32.u32	s12, s14
 800403a:	ee86 7a86 	vdiv.f32	s14, s13, s12
 800403e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004040:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004044:	ee06 3a90 	vmov	s13, r3
 8004048:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800404c:	ed9f 6a5d 	vldr	s12, [pc, #372]	@ 80041c4 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 8004050:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004054:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004058:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800405c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004060:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004064:	e038      	b.n	80040d8 <HAL_RCCEx_GetPLL3ClockFreq+0x104>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004066:	ee07 ca10 	vmov	s14, ip
 800406a:	eef8 6a47 	vcvt.f32.u32	s13, s14
 800406e:	ed9f 6a56 	vldr	s12, [pc, #344]	@ 80041c8 <HAL_RCCEx_GetPLL3ClockFreq+0x1f4>
 8004072:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8004076:	4b51      	ldr	r3, [pc, #324]	@ (80041bc <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 8004078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800407a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800407e:	ee06 3a90 	vmov	s13, r3
 8004082:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004086:	ed9f 6a4f 	vldr	s12, [pc, #316]	@ 80041c4 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 800408a:	ee67 7a86 	vmul.f32	s15, s15, s12
 800408e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004092:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004096:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800409a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800409e:	e01b      	b.n	80040d8 <HAL_RCCEx_GetPLL3ClockFreq+0x104>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80040a0:	ee07 ca10 	vmov	s14, ip
 80040a4:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80040a8:	ed9f 6a48 	vldr	s12, [pc, #288]	@ 80041cc <HAL_RCCEx_GetPLL3ClockFreq+0x1f8>
 80040ac:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80040b0:	4b42      	ldr	r3, [pc, #264]	@ (80041bc <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 80040b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040b8:	ee06 3a90 	vmov	s13, r3
 80040bc:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80040c0:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 80041c4 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 80040c4:	ee67 7a86 	vmul.f32	s15, s15, s12
 80040c8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80040cc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80040d0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80040d4:	ee27 7a27 	vmul.f32	s14, s14, s15
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80040d8:	4a38      	ldr	r2, [pc, #224]	@ (80041bc <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 80040da:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 80040dc:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80040e0:	ee07 3a90 	vmov	s15, r3
 80040e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040e8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80040ec:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80040f0:	ee87 6a27 	vdiv.f32	s12, s14, s15
 80040f4:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 80040f8:	ed80 6a00 	vstr	s12, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80040fc:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 80040fe:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8004102:	ee07 3a90 	vmov	s15, r3
 8004106:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800410a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800410e:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8004112:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 8004116:	ed80 6a01 	vstr	s12, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800411a:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800411c:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8004120:	ee07 3a90 	vmov	s15, r3
 8004124:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004128:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800412c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004130:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8004134:	edc0 6a02 	vstr	s13, [r0, #8]
}
 8004138:	f85d 4b04 	ldr.w	r4, [sp], #4
 800413c:	4770      	bx	lr
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800413e:	ee07 ca10 	vmov	s14, ip
 8004142:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8004146:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 80041d0 <HAL_RCCEx_GetPLL3ClockFreq+0x1fc>
 800414a:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800414e:	4b1b      	ldr	r3, [pc, #108]	@ (80041bc <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 8004150:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004152:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004156:	ee06 3a90 	vmov	s13, r3
 800415a:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800415e:	ed9f 6a19 	vldr	s12, [pc, #100]	@ 80041c4 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 8004162:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004166:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800416a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800416e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004172:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 8004176:	e7af      	b.n	80040d8 <HAL_RCCEx_GetPLL3ClockFreq+0x104>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004178:	ee07 ca10 	vmov	s14, ip
 800417c:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8004180:	ed9f 6a12 	vldr	s12, [pc, #72]	@ 80041cc <HAL_RCCEx_GetPLL3ClockFreq+0x1f8>
 8004184:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8004188:	4b0c      	ldr	r3, [pc, #48]	@ (80041bc <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 800418a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800418c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004190:	ee06 3a90 	vmov	s13, r3
 8004194:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004198:	ed9f 6a0a 	vldr	s12, [pc, #40]	@ 80041c4 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 800419c:	ee67 7a86 	vmul.f32	s15, s15, s12
 80041a0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80041a4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80041a8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80041ac:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 80041b0:	e792      	b.n	80040d8 <HAL_RCCEx_GetPLL3ClockFreq+0x104>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80041b2:	2300      	movs	r3, #0
 80041b4:	6003      	str	r3, [r0, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80041b6:	6043      	str	r3, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80041b8:	6083      	str	r3, [r0, #8]
}
 80041ba:	e7bd      	b.n	8004138 <HAL_RCCEx_GetPLL3ClockFreq+0x164>
 80041bc:	58024400 	.word	0x58024400
 80041c0:	03d09000 	.word	0x03d09000
 80041c4:	39000000 	.word	0x39000000
 80041c8:	4c742400 	.word	0x4c742400
 80041cc:	4a742400 	.word	0x4a742400
 80041d0:	4bbebc20 	.word	0x4bbebc20

080041d4 <HAL_RCCEx_GetPLL1ClockFreq>:
{
 80041d4:	b410      	push	{r4}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80041d6:	4b79      	ldr	r3, [pc, #484]	@ (80043bc <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>)
 80041d8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 80041da:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 80041dc:	f3c4 1c05 	ubfx	ip, r4, #4, #6
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80041e0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80041e2:	f001 0101 	and.w	r1, r1, #1
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80041e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041e8:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 80041ec:	fb01 f303 	mul.w	r3, r1, r3
  if (pll1m != 0U)
 80041f0:	f414 7f7c 	tst.w	r4, #1008	@ 0x3f0
 80041f4:	f000 80dd 	beq.w	80043b2 <HAL_RCCEx_GetPLL1ClockFreq+0x1de>
 80041f8:	f002 0203 	and.w	r2, r2, #3
 80041fc:	ee07 3a90 	vmov	s15, r3
 8004200:	eef8 7a67 	vcvt.f32.u32	s15, s15
    switch (pllsource)
 8004204:	2a01      	cmp	r2, #1
 8004206:	d04b      	beq.n	80042a0 <HAL_RCCEx_GetPLL1ClockFreq+0xcc>
 8004208:	2a02      	cmp	r2, #2
 800420a:	f000 8098 	beq.w	800433e <HAL_RCCEx_GetPLL1ClockFreq+0x16a>
 800420e:	2a00      	cmp	r2, #0
 8004210:	f040 80b2 	bne.w	8004378 <HAL_RCCEx_GetPLL1ClockFreq+0x1a4>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004214:	4b69      	ldr	r3, [pc, #420]	@ (80043bc <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f013 0f20 	tst.w	r3, #32
 800421c:	d023      	beq.n	8004266 <HAL_RCCEx_GetPLL1ClockFreq+0x92>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800421e:	4967      	ldr	r1, [pc, #412]	@ (80043bc <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>)
 8004220:	680a      	ldr	r2, [r1, #0]
 8004222:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8004226:	4b66      	ldr	r3, [pc, #408]	@ (80043c0 <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>)
 8004228:	40d3      	lsrs	r3, r2
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800422a:	ee07 3a10 	vmov	s14, r3
 800422e:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8004232:	ee07 ca10 	vmov	s14, ip
 8004236:	eeb8 6a47 	vcvt.f32.u32	s12, s14
 800423a:	ee86 7a86 	vdiv.f32	s14, s13, s12
 800423e:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 8004240:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004244:	ee06 3a90 	vmov	s13, r3
 8004248:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800424c:	ed9f 6a5d 	vldr	s12, [pc, #372]	@ 80043c4 <HAL_RCCEx_GetPLL1ClockFreq+0x1f0>
 8004250:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004254:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004258:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800425c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004260:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004264:	e038      	b.n	80042d8 <HAL_RCCEx_GetPLL1ClockFreq+0x104>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004266:	ee07 ca10 	vmov	s14, ip
 800426a:	eef8 6a47 	vcvt.f32.u32	s13, s14
 800426e:	ed9f 6a56 	vldr	s12, [pc, #344]	@ 80043c8 <HAL_RCCEx_GetPLL1ClockFreq+0x1f4>
 8004272:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8004276:	4b51      	ldr	r3, [pc, #324]	@ (80043bc <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>)
 8004278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800427a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800427e:	ee06 3a90 	vmov	s13, r3
 8004282:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004286:	ed9f 6a4f 	vldr	s12, [pc, #316]	@ 80043c4 <HAL_RCCEx_GetPLL1ClockFreq+0x1f0>
 800428a:	ee67 7a86 	vmul.f32	s15, s15, s12
 800428e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004292:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004296:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800429a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800429e:	e01b      	b.n	80042d8 <HAL_RCCEx_GetPLL1ClockFreq+0x104>
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80042a0:	ee07 ca10 	vmov	s14, ip
 80042a4:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80042a8:	ed9f 6a48 	vldr	s12, [pc, #288]	@ 80043cc <HAL_RCCEx_GetPLL1ClockFreq+0x1f8>
 80042ac:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80042b0:	4b42      	ldr	r3, [pc, #264]	@ (80043bc <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>)
 80042b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042b8:	ee06 3a90 	vmov	s13, r3
 80042bc:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80042c0:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 80043c4 <HAL_RCCEx_GetPLL1ClockFreq+0x1f0>
 80042c4:	ee67 7a86 	vmul.f32	s15, s15, s12
 80042c8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80042cc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80042d0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80042d4:	ee27 7a27 	vmul.f32	s14, s14, s15
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 80042d8:	4a38      	ldr	r2, [pc, #224]	@ (80043bc <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>)
 80042da:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 80042dc:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80042e0:	ee07 3a90 	vmov	s15, r3
 80042e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042e8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80042ec:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80042f0:	ee87 6a27 	vdiv.f32	s12, s14, s15
 80042f4:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 80042f8:	ed80 6a00 	vstr	s12, [r0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 80042fc:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 80042fe:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8004302:	ee07 3a90 	vmov	s15, r3
 8004306:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800430a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800430e:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8004312:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 8004316:	ed80 6a01 	vstr	s12, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800431a:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 800431c:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8004320:	ee07 3a90 	vmov	s15, r3
 8004324:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004328:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800432c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004330:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8004334:	edc0 6a02 	vstr	s13, [r0, #8]
}
 8004338:	f85d 4b04 	ldr.w	r4, [sp], #4
 800433c:	4770      	bx	lr
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800433e:	ee07 ca10 	vmov	s14, ip
 8004342:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8004346:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 80043d0 <HAL_RCCEx_GetPLL1ClockFreq+0x1fc>
 800434a:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800434e:	4b1b      	ldr	r3, [pc, #108]	@ (80043bc <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>)
 8004350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004352:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004356:	ee06 3a90 	vmov	s13, r3
 800435a:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800435e:	ed9f 6a19 	vldr	s12, [pc, #100]	@ 80043c4 <HAL_RCCEx_GetPLL1ClockFreq+0x1f0>
 8004362:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004366:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800436a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800436e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004372:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 8004376:	e7af      	b.n	80042d8 <HAL_RCCEx_GetPLL1ClockFreq+0x104>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004378:	ee07 ca10 	vmov	s14, ip
 800437c:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8004380:	ed9f 6a11 	vldr	s12, [pc, #68]	@ 80043c8 <HAL_RCCEx_GetPLL1ClockFreq+0x1f4>
 8004384:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8004388:	4b0c      	ldr	r3, [pc, #48]	@ (80043bc <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>)
 800438a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800438c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004390:	ee06 3a90 	vmov	s13, r3
 8004394:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004398:	ed9f 6a0a 	vldr	s12, [pc, #40]	@ 80043c4 <HAL_RCCEx_GetPLL1ClockFreq+0x1f0>
 800439c:	ee67 7a86 	vmul.f32	s15, s15, s12
 80043a0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80043a4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80043a8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80043ac:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 80043b0:	e792      	b.n	80042d8 <HAL_RCCEx_GetPLL1ClockFreq+0x104>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 80043b2:	2300      	movs	r3, #0
 80043b4:	6003      	str	r3, [r0, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 80043b6:	6043      	str	r3, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 80043b8:	6083      	str	r3, [r0, #8]
}
 80043ba:	e7bd      	b.n	8004338 <HAL_RCCEx_GetPLL1ClockFreq+0x164>
 80043bc:	58024400 	.word	0x58024400
 80043c0:	03d09000 	.word	0x03d09000
 80043c4:	39000000 	.word	0x39000000
 80043c8:	4c742400 	.word	0x4c742400
 80043cc:	4a742400 	.word	0x4a742400
 80043d0:	4bbebc20 	.word	0x4bbebc20

080043d4 <HAL_RCCEx_GetPeriphCLKFreq>:
{
 80043d4:	b500      	push	{lr}
 80043d6:	b08b      	sub	sp, #44	@ 0x2c
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80043d8:	f5a0 7380 	sub.w	r3, r0, #256	@ 0x100
 80043dc:	430b      	orrs	r3, r1
 80043de:	d02d      	beq.n	800443c <HAL_RCCEx_GetPeriphCLKFreq+0x68>
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 80043e0:	f5a0 7300 	sub.w	r3, r0, #512	@ 0x200
 80043e4:	430b      	orrs	r3, r1
 80043e6:	d07c      	beq.n	80044e2 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 80043e8:	f5a0 6380 	sub.w	r3, r0, #1024	@ 0x400
 80043ec:	430b      	orrs	r3, r1
 80043ee:	f000 80d0 	beq.w	8004592 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 80043f2:	f5a0 6300 	sub.w	r3, r0, #2048	@ 0x800
 80043f6:	430b      	orrs	r3, r1
 80043f8:	f000 8128 	beq.w	800464c <HAL_RCCEx_GetPeriphCLKFreq+0x278>
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 80043fc:	f5a0 5380 	sub.w	r3, r0, #4096	@ 0x1000
 8004400:	430b      	orrs	r3, r1
 8004402:	f000 8187 	beq.w	8004714 <HAL_RCCEx_GetPeriphCLKFreq+0x340>
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8004406:	f5a0 5300 	sub.w	r3, r0, #8192	@ 0x2000
 800440a:	430b      	orrs	r3, r1
 800440c:	f000 81df 	beq.w	80047ce <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8004410:	f5a0 2300 	sub.w	r3, r0, #524288	@ 0x80000
 8004414:	430b      	orrs	r3, r1
 8004416:	f000 8228 	beq.w	800486a <HAL_RCCEx_GetPeriphCLKFreq+0x496>
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800441a:	f5a0 3380 	sub.w	r3, r0, #65536	@ 0x10000
 800441e:	430b      	orrs	r3, r1
 8004420:	f000 826b 	beq.w	80048fa <HAL_RCCEx_GetPeriphCLKFreq+0x526>
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8004424:	f5a0 4380 	sub.w	r3, r0, #16384	@ 0x4000
 8004428:	430b      	orrs	r3, r1
 800442a:	f000 828d 	beq.w	8004948 <HAL_RCCEx_GetPeriphCLKFreq+0x574>
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800442e:	f5a0 4000 	sub.w	r0, r0, #32768	@ 0x8000
 8004432:	4308      	orrs	r0, r1
 8004434:	f000 82d6 	beq.w	80049e4 <HAL_RCCEx_GetPeriphCLKFreq+0x610>
    frequency = 0;
 8004438:	2000      	movs	r0, #0
 800443a:	e00c      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800443c:	4b93      	ldr	r3, [pc, #588]	@ (800468c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800443e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004440:	f003 0307 	and.w	r3, r3, #7
    switch (saiclocksource)
 8004444:	2b04      	cmp	r3, #4
 8004446:	f200 82f7 	bhi.w	8004a38 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 800444a:	e8df f003 	tbb	[pc, r3]
 800444e:	1107      	.short	0x1107
 8004450:	031b      	.short	0x031b
 8004452:	25          	.byte	0x25
 8004453:	00          	.byte	0x00
 8004454:	488e      	ldr	r0, [pc, #568]	@ (8004690 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
}
 8004456:	b00b      	add	sp, #44	@ 0x2c
 8004458:	f85d fb04 	ldr.w	pc, [sp], #4
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800445c:	4b8b      	ldr	r3, [pc, #556]	@ (800468c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800445e:	6818      	ldr	r0, [r3, #0]
 8004460:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 8004464:	d0f7      	beq.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004466:	a807      	add	r0, sp, #28
 8004468:	f7ff feb4 	bl	80041d4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800446c:	9808      	ldr	r0, [sp, #32]
 800446e:	e7f2      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004470:	4b86      	ldr	r3, [pc, #536]	@ (800468c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8004472:	6818      	ldr	r0, [r3, #0]
 8004474:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8004478:	d0ed      	beq.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800447a:	a804      	add	r0, sp, #16
 800447c:	f7ff fcaa 	bl	8003dd4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8004480:	9804      	ldr	r0, [sp, #16]
 8004482:	e7e8      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004484:	4b81      	ldr	r3, [pc, #516]	@ (800468c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8004486:	6818      	ldr	r0, [r3, #0]
 8004488:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 800448c:	d0e3      	beq.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800448e:	a801      	add	r0, sp, #4
 8004490:	f7ff fda0 	bl	8003fd4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8004494:	9801      	ldr	r0, [sp, #4]
 8004496:	e7de      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004498:	4a7c      	ldr	r2, [pc, #496]	@ (800468c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800449a:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 800449c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80044a0:	6812      	ldr	r2, [r2, #0]
 80044a2:	f012 0f04 	tst.w	r2, #4
 80044a6:	d007      	beq.n	80044b8 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
 80044a8:	b933      	cbnz	r3, 80044b8 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80044aa:	4b78      	ldr	r3, [pc, #480]	@ (800468c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80044b2:	4878      	ldr	r0, [pc, #480]	@ (8004694 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 80044b4:	40d8      	lsrs	r0, r3
 80044b6:	e7ce      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80044b8:	4a74      	ldr	r2, [pc, #464]	@ (800468c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80044ba:	6812      	ldr	r2, [r2, #0]
 80044bc:	f412 7f80 	tst.w	r2, #256	@ 0x100
 80044c0:	d003      	beq.n	80044ca <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 80044c2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80044c6:	f000 82b9 	beq.w	8004a3c <HAL_RCCEx_GetPeriphCLKFreq+0x668>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80044ca:	4a70      	ldr	r2, [pc, #448]	@ (800468c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80044cc:	6812      	ldr	r2, [r2, #0]
 80044ce:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 80044d2:	f000 82b5 	beq.w	8004a40 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 80044d6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80044da:	f000 82b3 	beq.w	8004a44 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
          frequency = 0;
 80044de:	2000      	movs	r0, #0
 80044e0:	e7b9      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 80044e2:	4b6a      	ldr	r3, [pc, #424]	@ (800468c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80044e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044e6:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
    switch (saiclocksource)
 80044ea:	2b80      	cmp	r3, #128	@ 0x80
 80044ec:	d031      	beq.n	8004552 <HAL_RCCEx_GetPeriphCLKFreq+0x17e>
 80044ee:	d915      	bls.n	800451c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
 80044f0:	2bc0      	cmp	r3, #192	@ 0xc0
 80044f2:	f000 82a9 	beq.w	8004a48 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
 80044f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80044fa:	d11e      	bne.n	800453a <HAL_RCCEx_GetPeriphCLKFreq+0x166>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80044fc:	4a63      	ldr	r2, [pc, #396]	@ (800468c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80044fe:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8004500:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004504:	6812      	ldr	r2, [r2, #0]
 8004506:	f012 0f04 	tst.w	r2, #4
 800450a:	d02d      	beq.n	8004568 <HAL_RCCEx_GetPeriphCLKFreq+0x194>
 800450c:	bb63      	cbnz	r3, 8004568 <HAL_RCCEx_GetPeriphCLKFreq+0x194>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800450e:	4b5f      	ldr	r3, [pc, #380]	@ (800468c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8004516:	485f      	ldr	r0, [pc, #380]	@ (8004694 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8004518:	40d8      	lsrs	r0, r3
 800451a:	e79c      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (saiclocksource)
 800451c:	b17b      	cbz	r3, 800453e <HAL_RCCEx_GetPeriphCLKFreq+0x16a>
 800451e:	2b40      	cmp	r3, #64	@ 0x40
 8004520:	d109      	bne.n	8004536 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004522:	4b5a      	ldr	r3, [pc, #360]	@ (800468c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8004524:	6818      	ldr	r0, [r3, #0]
 8004526:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 800452a:	d094      	beq.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800452c:	a804      	add	r0, sp, #16
 800452e:	f7ff fc51 	bl	8003dd4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8004532:	9804      	ldr	r0, [sp, #16]
 8004534:	e78f      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        frequency = 0;
 8004536:	2000      	movs	r0, #0
 8004538:	e78d      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
 800453a:	2000      	movs	r0, #0
 800453c:	e78b      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800453e:	4b53      	ldr	r3, [pc, #332]	@ (800468c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8004540:	6818      	ldr	r0, [r3, #0]
 8004542:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 8004546:	d086      	beq.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004548:	a807      	add	r0, sp, #28
 800454a:	f7ff fe43 	bl	80041d4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800454e:	9808      	ldr	r0, [sp, #32]
 8004550:	e781      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004552:	4b4e      	ldr	r3, [pc, #312]	@ (800468c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8004554:	6818      	ldr	r0, [r3, #0]
 8004556:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 800455a:	f43f af7c 	beq.w	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800455e:	a801      	add	r0, sp, #4
 8004560:	f7ff fd38 	bl	8003fd4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8004564:	9801      	ldr	r0, [sp, #4]
 8004566:	e776      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004568:	4a48      	ldr	r2, [pc, #288]	@ (800468c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800456a:	6812      	ldr	r2, [r2, #0]
 800456c:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8004570:	d003      	beq.n	800457a <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
 8004572:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004576:	f000 8269 	beq.w	8004a4c <HAL_RCCEx_GetPeriphCLKFreq+0x678>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800457a:	4a44      	ldr	r2, [pc, #272]	@ (800468c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800457c:	6812      	ldr	r2, [r2, #0]
 800457e:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8004582:	f000 8265 	beq.w	8004a50 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8004586:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800458a:	f000 8263 	beq.w	8004a54 <HAL_RCCEx_GetPeriphCLKFreq+0x680>
          frequency = 0;
 800458e:	2000      	movs	r0, #0
 8004590:	e761      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8004592:	4b3e      	ldr	r3, [pc, #248]	@ (800468c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8004594:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004596:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
    switch (saiclocksource)
 800459a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800459e:	d035      	beq.n	800460c <HAL_RCCEx_GetPeriphCLKFreq+0x238>
 80045a0:	d916      	bls.n	80045d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1fc>
 80045a2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80045a6:	f000 8257 	beq.w	8004a58 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 80045aa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80045ae:	d120      	bne.n	80045f2 <HAL_RCCEx_GetPeriphCLKFreq+0x21e>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80045b0:	4a36      	ldr	r2, [pc, #216]	@ (800468c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80045b2:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 80045b4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80045b8:	6812      	ldr	r2, [r2, #0]
 80045ba:	f012 0f04 	tst.w	r2, #4
 80045be:	d030      	beq.n	8004622 <HAL_RCCEx_GetPeriphCLKFreq+0x24e>
 80045c0:	bb7b      	cbnz	r3, 8004622 <HAL_RCCEx_GetPeriphCLKFreq+0x24e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80045c2:	4b32      	ldr	r3, [pc, #200]	@ (800468c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80045ca:	4832      	ldr	r0, [pc, #200]	@ (8004694 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 80045cc:	40d8      	lsrs	r0, r3
 80045ce:	e742      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (saiclocksource)
 80045d0:	b18b      	cbz	r3, 80045f6 <HAL_RCCEx_GetPeriphCLKFreq+0x222>
 80045d2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80045d6:	d10a      	bne.n	80045ee <HAL_RCCEx_GetPeriphCLKFreq+0x21a>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80045d8:	4b2c      	ldr	r3, [pc, #176]	@ (800468c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80045da:	6818      	ldr	r0, [r3, #0]
 80045dc:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 80045e0:	f43f af39 	beq.w	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80045e4:	a804      	add	r0, sp, #16
 80045e6:	f7ff fbf5 	bl	8003dd4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80045ea:	9804      	ldr	r0, [sp, #16]
 80045ec:	e733      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        frequency = 0;
 80045ee:	2000      	movs	r0, #0
 80045f0:	e731      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
 80045f2:	2000      	movs	r0, #0
 80045f4:	e72f      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80045f6:	4b25      	ldr	r3, [pc, #148]	@ (800468c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80045f8:	6818      	ldr	r0, [r3, #0]
 80045fa:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 80045fe:	f43f af2a 	beq.w	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004602:	a807      	add	r0, sp, #28
 8004604:	f7ff fde6 	bl	80041d4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004608:	9808      	ldr	r0, [sp, #32]
 800460a:	e724      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800460c:	4b1f      	ldr	r3, [pc, #124]	@ (800468c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800460e:	6818      	ldr	r0, [r3, #0]
 8004610:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 8004614:	f43f af1f 	beq.w	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004618:	a801      	add	r0, sp, #4
 800461a:	f7ff fcdb 	bl	8003fd4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800461e:	9801      	ldr	r0, [sp, #4]
 8004620:	e719      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004622:	4a1a      	ldr	r2, [pc, #104]	@ (800468c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8004624:	6812      	ldr	r2, [r2, #0]
 8004626:	f412 7f80 	tst.w	r2, #256	@ 0x100
 800462a:	d003      	beq.n	8004634 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
 800462c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004630:	f000 8214 	beq.w	8004a5c <HAL_RCCEx_GetPeriphCLKFreq+0x688>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004634:	4a15      	ldr	r2, [pc, #84]	@ (800468c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8004636:	6812      	ldr	r2, [r2, #0]
 8004638:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 800463c:	f000 8210 	beq.w	8004a60 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 8004640:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004644:	f000 820e 	beq.w	8004a64 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
          frequency = 0;
 8004648:	2000      	movs	r0, #0
 800464a:	e704      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800464c:	4b0f      	ldr	r3, [pc, #60]	@ (800468c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800464e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004650:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
    switch (saiclocksource)
 8004654:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004658:	d03c      	beq.n	80046d4 <HAL_RCCEx_GetPeriphCLKFreq+0x300>
 800465a:	d91d      	bls.n	8004698 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 800465c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004660:	f000 8202 	beq.w	8004a68 <HAL_RCCEx_GetPeriphCLKFreq+0x694>
 8004664:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004668:	d127      	bne.n	80046ba <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800466a:	4a08      	ldr	r2, [pc, #32]	@ (800468c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800466c:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 800466e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004672:	6812      	ldr	r2, [r2, #0]
 8004674:	f012 0f04 	tst.w	r2, #4
 8004678:	d037      	beq.n	80046ea <HAL_RCCEx_GetPeriphCLKFreq+0x316>
 800467a:	2b00      	cmp	r3, #0
 800467c:	d135      	bne.n	80046ea <HAL_RCCEx_GetPeriphCLKFreq+0x316>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800467e:	4b03      	ldr	r3, [pc, #12]	@ (800468c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8004686:	4803      	ldr	r0, [pc, #12]	@ (8004694 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8004688:	40d8      	lsrs	r0, r3
 800468a:	e6e4      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
 800468c:	58024400 	.word	0x58024400
 8004690:	00bb8000 	.word	0x00bb8000
 8004694:	03d09000 	.word	0x03d09000
    switch (saiclocksource)
 8004698:	b18b      	cbz	r3, 80046be <HAL_RCCEx_GetPeriphCLKFreq+0x2ea>
 800469a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800469e:	d10a      	bne.n	80046b6 <HAL_RCCEx_GetPeriphCLKFreq+0x2e2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80046a0:	4b9a      	ldr	r3, [pc, #616]	@ (800490c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80046a2:	6818      	ldr	r0, [r3, #0]
 80046a4:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 80046a8:	f43f aed5 	beq.w	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80046ac:	a804      	add	r0, sp, #16
 80046ae:	f7ff fb91 	bl	8003dd4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80046b2:	9804      	ldr	r0, [sp, #16]
 80046b4:	e6cf      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        frequency = 0;
 80046b6:	2000      	movs	r0, #0
 80046b8:	e6cd      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
 80046ba:	2000      	movs	r0, #0
 80046bc:	e6cb      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80046be:	4b93      	ldr	r3, [pc, #588]	@ (800490c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80046c0:	6818      	ldr	r0, [r3, #0]
 80046c2:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 80046c6:	f43f aec6 	beq.w	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80046ca:	a807      	add	r0, sp, #28
 80046cc:	f7ff fd82 	bl	80041d4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80046d0:	9808      	ldr	r0, [sp, #32]
 80046d2:	e6c0      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80046d4:	4b8d      	ldr	r3, [pc, #564]	@ (800490c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80046d6:	6818      	ldr	r0, [r3, #0]
 80046d8:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 80046dc:	f43f aebb 	beq.w	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80046e0:	a801      	add	r0, sp, #4
 80046e2:	f7ff fc77 	bl	8003fd4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80046e6:	9801      	ldr	r0, [sp, #4]
 80046e8:	e6b5      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80046ea:	4a88      	ldr	r2, [pc, #544]	@ (800490c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80046ec:	6812      	ldr	r2, [r2, #0]
 80046ee:	f412 7f80 	tst.w	r2, #256	@ 0x100
 80046f2:	d003      	beq.n	80046fc <HAL_RCCEx_GetPeriphCLKFreq+0x328>
 80046f4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80046f8:	f000 81b8 	beq.w	8004a6c <HAL_RCCEx_GetPeriphCLKFreq+0x698>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80046fc:	4a83      	ldr	r2, [pc, #524]	@ (800490c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80046fe:	6812      	ldr	r2, [r2, #0]
 8004700:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8004704:	f000 81b4 	beq.w	8004a70 <HAL_RCCEx_GetPeriphCLKFreq+0x69c>
 8004708:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800470c:	f000 81b2 	beq.w	8004a74 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          frequency = 0;
 8004710:	2000      	movs	r0, #0
 8004712:	e6a0      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8004714:	4b7d      	ldr	r3, [pc, #500]	@ (800490c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004716:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004718:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
    switch (srcclk)
 800471c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004720:	d035      	beq.n	800478e <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
 8004722:	d916      	bls.n	8004752 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
 8004724:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004728:	f000 81a6 	beq.w	8004a78 <HAL_RCCEx_GetPeriphCLKFreq+0x6a4>
 800472c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004730:	d120      	bne.n	8004774 <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004732:	4a76      	ldr	r2, [pc, #472]	@ (800490c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004734:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8004736:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800473a:	6812      	ldr	r2, [r2, #0]
 800473c:	f012 0f04 	tst.w	r2, #4
 8004740:	d030      	beq.n	80047a4 <HAL_RCCEx_GetPeriphCLKFreq+0x3d0>
 8004742:	bb7b      	cbnz	r3, 80047a4 <HAL_RCCEx_GetPeriphCLKFreq+0x3d0>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004744:	4b71      	ldr	r3, [pc, #452]	@ (800490c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800474c:	4870      	ldr	r0, [pc, #448]	@ (8004910 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800474e:	40d8      	lsrs	r0, r3
 8004750:	e681      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (srcclk)
 8004752:	b18b      	cbz	r3, 8004778 <HAL_RCCEx_GetPeriphCLKFreq+0x3a4>
 8004754:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004758:	d10a      	bne.n	8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x39c>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800475a:	4b6c      	ldr	r3, [pc, #432]	@ (800490c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800475c:	6818      	ldr	r0, [r3, #0]
 800475e:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8004762:	f43f ae78 	beq.w	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004766:	a804      	add	r0, sp, #16
 8004768:	f7ff fb34 	bl	8003dd4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800476c:	9804      	ldr	r0, [sp, #16]
 800476e:	e672      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        frequency = 0;
 8004770:	2000      	movs	r0, #0
 8004772:	e670      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
 8004774:	2000      	movs	r0, #0
 8004776:	e66e      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004778:	4b64      	ldr	r3, [pc, #400]	@ (800490c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800477a:	6818      	ldr	r0, [r3, #0]
 800477c:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 8004780:	f43f ae69 	beq.w	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004784:	a807      	add	r0, sp, #28
 8004786:	f7ff fd25 	bl	80041d4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800478a:	9808      	ldr	r0, [sp, #32]
 800478c:	e663      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800478e:	4b5f      	ldr	r3, [pc, #380]	@ (800490c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004790:	6818      	ldr	r0, [r3, #0]
 8004792:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 8004796:	f43f ae5e 	beq.w	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800479a:	a801      	add	r0, sp, #4
 800479c:	f7ff fc1a 	bl	8003fd4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80047a0:	9801      	ldr	r0, [sp, #4]
 80047a2:	e658      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80047a4:	4a59      	ldr	r2, [pc, #356]	@ (800490c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80047a6:	6812      	ldr	r2, [r2, #0]
 80047a8:	f412 7f80 	tst.w	r2, #256	@ 0x100
 80047ac:	d003      	beq.n	80047b6 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 80047ae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80047b2:	f000 8163 	beq.w	8004a7c <HAL_RCCEx_GetPeriphCLKFreq+0x6a8>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80047b6:	4a55      	ldr	r2, [pc, #340]	@ (800490c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80047b8:	6812      	ldr	r2, [r2, #0]
 80047ba:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 80047be:	f000 815f 	beq.w	8004a80 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
 80047c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80047c6:	f000 815d 	beq.w	8004a84 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
          frequency = 0;
 80047ca:	2000      	movs	r0, #0
 80047cc:	e643      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 80047ce:	4b4f      	ldr	r3, [pc, #316]	@ (800490c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80047d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047d2:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
    switch (srcclk)
 80047d6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80047da:	d032      	beq.n	8004842 <HAL_RCCEx_GetPeriphCLKFreq+0x46e>
 80047dc:	d80b      	bhi.n	80047f6 <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 80047de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047e2:	d018      	beq.n	8004816 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 80047e4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80047e8:	d020      	beq.n	800482c <HAL_RCCEx_GetPeriphCLKFreq+0x458>
 80047ea:	b913      	cbnz	r3, 80047f2 <HAL_RCCEx_GetPeriphCLKFreq+0x41e>
        frequency = HAL_RCC_GetPCLK1Freq();
 80047ec:	f7fe fc58 	bl	80030a0 <HAL_RCC_GetPCLK1Freq>
        break;
 80047f0:	e631      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (srcclk)
 80047f2:	2000      	movs	r0, #0
 80047f4:	e62f      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
 80047f6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80047fa:	d02e      	beq.n	800485a <HAL_RCCEx_GetPeriphCLKFreq+0x486>
 80047fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004800:	d107      	bne.n	8004812 <HAL_RCCEx_GetPeriphCLKFreq+0x43e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004802:	4b42      	ldr	r3, [pc, #264]	@ (800490c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004804:	6818      	ldr	r0, [r3, #0]
 8004806:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 800480a:	f43f ae24 	beq.w	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = HSE_VALUE;
 800480e:	4841      	ldr	r0, [pc, #260]	@ (8004914 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8004810:	e621      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (srcclk)
 8004812:	2000      	movs	r0, #0
 8004814:	e61f      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004816:	4b3d      	ldr	r3, [pc, #244]	@ (800490c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004818:	6818      	ldr	r0, [r3, #0]
 800481a:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 800481e:	f43f ae1a 	beq.w	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004822:	a804      	add	r0, sp, #16
 8004824:	f7ff fad6 	bl	8003dd4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004828:	9805      	ldr	r0, [sp, #20]
 800482a:	e614      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800482c:	4b37      	ldr	r3, [pc, #220]	@ (800490c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800482e:	6818      	ldr	r0, [r3, #0]
 8004830:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 8004834:	f43f ae0f 	beq.w	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004838:	a801      	add	r0, sp, #4
 800483a:	f7ff fbcb 	bl	8003fd4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800483e:	9802      	ldr	r0, [sp, #8]
 8004840:	e609      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004842:	4b32      	ldr	r3, [pc, #200]	@ (800490c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004844:	6818      	ldr	r0, [r3, #0]
 8004846:	f010 0004 	ands.w	r0, r0, #4
 800484a:	f43f ae04 	beq.w	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8004854:	482e      	ldr	r0, [pc, #184]	@ (8004910 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8004856:	40d8      	lsrs	r0, r3
 8004858:	e5fd      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800485a:	4b2c      	ldr	r3, [pc, #176]	@ (800490c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800485c:	6818      	ldr	r0, [r3, #0]
 800485e:	f410 7080 	ands.w	r0, r0, #256	@ 0x100
 8004862:	f43f adf8 	beq.w	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = CSI_VALUE;
 8004866:	482c      	ldr	r0, [pc, #176]	@ (8004918 <HAL_RCCEx_GetPeriphCLKFreq+0x544>)
 8004868:	e5f5      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800486a:	4b28      	ldr	r3, [pc, #160]	@ (800490c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800486c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800486e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
    switch (srcclk)
 8004872:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004876:	d010      	beq.n	800489a <HAL_RCCEx_GetPeriphCLKFreq+0x4c6>
 8004878:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800487c:	d018      	beq.n	80048b0 <HAL_RCCEx_GetPeriphCLKFreq+0x4dc>
 800487e:	2b00      	cmp	r3, #0
 8004880:	f040 8102 	bne.w	8004a88 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004884:	4b21      	ldr	r3, [pc, #132]	@ (800490c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004886:	6818      	ldr	r0, [r3, #0]
 8004888:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 800488c:	f43f ade3 	beq.w	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004890:	a804      	add	r0, sp, #16
 8004892:	f7ff fa9f 	bl	8003dd4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8004896:	9804      	ldr	r0, [sp, #16]
 8004898:	e5dd      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800489a:	4b1c      	ldr	r3, [pc, #112]	@ (800490c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800489c:	6818      	ldr	r0, [r3, #0]
 800489e:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 80048a2:	f43f add8 	beq.w	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80048a6:	a801      	add	r0, sp, #4
 80048a8:	f7ff fb94 	bl	8003fd4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80048ac:	9803      	ldr	r0, [sp, #12]
 80048ae:	e5d2      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80048b0:	4a16      	ldr	r2, [pc, #88]	@ (800490c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80048b2:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 80048b4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80048b8:	6812      	ldr	r2, [r2, #0]
 80048ba:	f012 0f04 	tst.w	r2, #4
 80048be:	d007      	beq.n	80048d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
 80048c0:	b933      	cbnz	r3, 80048d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80048c2:	4b12      	ldr	r3, [pc, #72]	@ (800490c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80048ca:	4811      	ldr	r0, [pc, #68]	@ (8004910 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 80048cc:	40d8      	lsrs	r0, r3
 80048ce:	e5c2      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80048d0:	4a0e      	ldr	r2, [pc, #56]	@ (800490c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80048d2:	6812      	ldr	r2, [r2, #0]
 80048d4:	f412 7f80 	tst.w	r2, #256	@ 0x100
 80048d8:	d003      	beq.n	80048e2 <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
 80048da:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80048de:	f000 80d5 	beq.w	8004a8c <HAL_RCCEx_GetPeriphCLKFreq+0x6b8>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80048e2:	4a0a      	ldr	r2, [pc, #40]	@ (800490c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80048e4:	6812      	ldr	r2, [r2, #0]
 80048e6:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 80048ea:	f000 80d1 	beq.w	8004a90 <HAL_RCCEx_GetPeriphCLKFreq+0x6bc>
 80048ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80048f2:	f000 80cf 	beq.w	8004a94 <HAL_RCCEx_GetPeriphCLKFreq+0x6c0>
          frequency = 0;
 80048f6:	2000      	movs	r0, #0
 80048f8:	e5ad      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 80048fa:	4b04      	ldr	r3, [pc, #16]	@ (800490c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80048fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    switch (srcclk)
 80048fe:	f413 3380 	ands.w	r3, r3, #65536	@ 0x10000
 8004902:	d00b      	beq.n	800491c <HAL_RCCEx_GetPeriphCLKFreq+0x548>
 8004904:	b9ab      	cbnz	r3, 8004932 <HAL_RCCEx_GetPeriphCLKFreq+0x55e>
 8004906:	2000      	movs	r0, #0
 8004908:	e5a5      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
 800490a:	bf00      	nop
 800490c:	58024400 	.word	0x58024400
 8004910:	03d09000 	.word	0x03d09000
 8004914:	017d7840 	.word	0x017d7840
 8004918:	003d0900 	.word	0x003d0900
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800491c:	4b5f      	ldr	r3, [pc, #380]	@ (8004a9c <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>)
 800491e:	6818      	ldr	r0, [r3, #0]
 8004920:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 8004924:	f43f ad97 	beq.w	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004928:	a807      	add	r0, sp, #28
 800492a:	f7ff fc53 	bl	80041d4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800492e:	9808      	ldr	r0, [sp, #32]
 8004930:	e591      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004932:	4b5a      	ldr	r3, [pc, #360]	@ (8004a9c <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>)
 8004934:	6818      	ldr	r0, [r3, #0]
 8004936:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 800493a:	f43f ad8c 	beq.w	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800493e:	a804      	add	r0, sp, #16
 8004940:	f7ff fa48 	bl	8003dd4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8004944:	9806      	ldr	r0, [sp, #24]
 8004946:	e586      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8004948:	4b54      	ldr	r3, [pc, #336]	@ (8004a9c <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>)
 800494a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800494c:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
    switch (srcclk)
 8004950:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004954:	d032      	beq.n	80049bc <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>
 8004956:	d80b      	bhi.n	8004970 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
 8004958:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800495c:	d018      	beq.n	8004990 <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>
 800495e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004962:	d020      	beq.n	80049a6 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 8004964:	b913      	cbnz	r3, 800496c <HAL_RCCEx_GetPeriphCLKFreq+0x598>
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8004966:	f7ff fa23 	bl	8003db0 <HAL_RCCEx_GetD3PCLK1Freq>
        break;
 800496a:	e574      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (srcclk)
 800496c:	2000      	movs	r0, #0
 800496e:	e572      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
 8004970:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004974:	d02e      	beq.n	80049d4 <HAL_RCCEx_GetPeriphCLKFreq+0x600>
 8004976:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800497a:	d107      	bne.n	800498c <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800497c:	4b47      	ldr	r3, [pc, #284]	@ (8004a9c <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>)
 800497e:	6818      	ldr	r0, [r3, #0]
 8004980:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 8004984:	f43f ad67 	beq.w	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = HSE_VALUE;
 8004988:	4845      	ldr	r0, [pc, #276]	@ (8004aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>)
 800498a:	e564      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (srcclk)
 800498c:	2000      	movs	r0, #0
 800498e:	e562      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004990:	4b42      	ldr	r3, [pc, #264]	@ (8004a9c <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>)
 8004992:	6818      	ldr	r0, [r3, #0]
 8004994:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8004998:	f43f ad5d 	beq.w	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800499c:	a804      	add	r0, sp, #16
 800499e:	f7ff fa19 	bl	8003dd4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80049a2:	9805      	ldr	r0, [sp, #20]
 80049a4:	e557      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80049a6:	4b3d      	ldr	r3, [pc, #244]	@ (8004a9c <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>)
 80049a8:	6818      	ldr	r0, [r3, #0]
 80049aa:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 80049ae:	f43f ad52 	beq.w	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80049b2:	a801      	add	r0, sp, #4
 80049b4:	f7ff fb0e 	bl	8003fd4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80049b8:	9802      	ldr	r0, [sp, #8]
 80049ba:	e54c      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80049bc:	4b37      	ldr	r3, [pc, #220]	@ (8004a9c <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>)
 80049be:	6818      	ldr	r0, [r3, #0]
 80049c0:	f010 0004 	ands.w	r0, r0, #4
 80049c4:	f43f ad47 	beq.w	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80049ce:	4835      	ldr	r0, [pc, #212]	@ (8004aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x6d0>)
 80049d0:	40d8      	lsrs	r0, r3
 80049d2:	e540      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80049d4:	4b31      	ldr	r3, [pc, #196]	@ (8004a9c <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>)
 80049d6:	6818      	ldr	r0, [r3, #0]
 80049d8:	f410 7080 	ands.w	r0, r0, #256	@ 0x100
 80049dc:	f43f ad3b 	beq.w	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = CSI_VALUE;
 80049e0:	4831      	ldr	r0, [pc, #196]	@ (8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>)
 80049e2:	e538      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 80049e4:	4b2d      	ldr	r3, [pc, #180]	@ (8004a9c <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>)
 80049e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049e8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
    switch (srcclk)
 80049ec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80049f0:	d00c      	beq.n	8004a0c <HAL_RCCEx_GetPeriphCLKFreq+0x638>
 80049f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80049f6:	d014      	beq.n	8004a22 <HAL_RCCEx_GetPeriphCLKFreq+0x64e>
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d14d      	bne.n	8004a98 <HAL_RCCEx_GetPeriphCLKFreq+0x6c4>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80049fc:	4b27      	ldr	r3, [pc, #156]	@ (8004a9c <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>)
 80049fe:	6818      	ldr	r0, [r3, #0]
 8004a00:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 8004a04:	f43f ad27 	beq.w	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = HSE_VALUE;
 8004a08:	4825      	ldr	r0, [pc, #148]	@ (8004aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>)
 8004a0a:	e524      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004a0c:	4b23      	ldr	r3, [pc, #140]	@ (8004a9c <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>)
 8004a0e:	6818      	ldr	r0, [r3, #0]
 8004a10:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 8004a14:	f43f ad1f 	beq.w	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004a18:	a807      	add	r0, sp, #28
 8004a1a:	f7ff fbdb 	bl	80041d4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004a1e:	9808      	ldr	r0, [sp, #32]
 8004a20:	e519      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004a22:	4b1e      	ldr	r3, [pc, #120]	@ (8004a9c <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>)
 8004a24:	6818      	ldr	r0, [r3, #0]
 8004a26:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8004a2a:	f43f ad14 	beq.w	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004a2e:	a804      	add	r0, sp, #16
 8004a30:	f7ff f9d0 	bl	8003dd4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004a34:	9805      	ldr	r0, [sp, #20]
 8004a36:	e50e      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        frequency = 0;
 8004a38:	2000      	movs	r0, #0
 8004a3a:	e50c      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = CSI_VALUE;
 8004a3c:	481a      	ldr	r0, [pc, #104]	@ (8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>)
 8004a3e:	e50a      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = 0;
 8004a40:	2000      	movs	r0, #0
 8004a42:	e508      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = HSE_VALUE;
 8004a44:	4816      	ldr	r0, [pc, #88]	@ (8004aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>)
 8004a46:	e506      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (saiclocksource)
 8004a48:	4818      	ldr	r0, [pc, #96]	@ (8004aac <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>)
 8004a4a:	e504      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = CSI_VALUE;
 8004a4c:	4816      	ldr	r0, [pc, #88]	@ (8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>)
 8004a4e:	e502      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = 0;
 8004a50:	2000      	movs	r0, #0
 8004a52:	e500      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = HSE_VALUE;
 8004a54:	4812      	ldr	r0, [pc, #72]	@ (8004aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>)
 8004a56:	e4fe      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (saiclocksource)
 8004a58:	4814      	ldr	r0, [pc, #80]	@ (8004aac <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>)
 8004a5a:	e4fc      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = CSI_VALUE;
 8004a5c:	4812      	ldr	r0, [pc, #72]	@ (8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>)
 8004a5e:	e4fa      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = 0;
 8004a60:	2000      	movs	r0, #0
 8004a62:	e4f8      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = HSE_VALUE;
 8004a64:	480e      	ldr	r0, [pc, #56]	@ (8004aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>)
 8004a66:	e4f6      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (saiclocksource)
 8004a68:	4810      	ldr	r0, [pc, #64]	@ (8004aac <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>)
 8004a6a:	e4f4      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = CSI_VALUE;
 8004a6c:	480e      	ldr	r0, [pc, #56]	@ (8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>)
 8004a6e:	e4f2      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = 0;
 8004a70:	2000      	movs	r0, #0
 8004a72:	e4f0      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = HSE_VALUE;
 8004a74:	480a      	ldr	r0, [pc, #40]	@ (8004aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>)
 8004a76:	e4ee      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (srcclk)
 8004a78:	480c      	ldr	r0, [pc, #48]	@ (8004aac <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>)
 8004a7a:	e4ec      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = CSI_VALUE;
 8004a7c:	480a      	ldr	r0, [pc, #40]	@ (8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>)
 8004a7e:	e4ea      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = 0;
 8004a80:	2000      	movs	r0, #0
 8004a82:	e4e8      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = HSE_VALUE;
 8004a84:	4806      	ldr	r0, [pc, #24]	@ (8004aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>)
 8004a86:	e4e6      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (srcclk)
 8004a88:	2000      	movs	r0, #0
 8004a8a:	e4e4      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = CSI_VALUE;
 8004a8c:	4806      	ldr	r0, [pc, #24]	@ (8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>)
 8004a8e:	e4e2      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = 0;
 8004a90:	2000      	movs	r0, #0
 8004a92:	e4e0      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = HSE_VALUE;
 8004a94:	4802      	ldr	r0, [pc, #8]	@ (8004aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>)
 8004a96:	e4de      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (srcclk)
 8004a98:	2000      	movs	r0, #0
  return frequency;
 8004a9a:	e4dc      	b.n	8004456 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
 8004a9c:	58024400 	.word	0x58024400
 8004aa0:	017d7840 	.word	0x017d7840
 8004aa4:	03d09000 	.word	0x03d09000
 8004aa8:	003d0900 	.word	0x003d0900
 8004aac:	00bb8000 	.word	0x00bb8000

08004ab0 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8004ab0:	b570      	push	{r4, r5, r6, lr}
 8004ab2:	b082      	sub	sp, #8
 8004ab4:	4604      	mov	r4, r0
  __IO uint32_t count = 0U;
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	9301      	str	r3, [sp, #4]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004aba:	6800      	ldr	r0, [r0, #0]
 8004abc:	f001 fdae 	bl	800661c <SDMMC_CmdGoIdleState>
  if (errorstate != HAL_SD_ERROR_NONE)
 8004ac0:	4605      	mov	r5, r0
 8004ac2:	b110      	cbz	r0, 8004aca <SD_PowerON+0x1a>
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
}
 8004ac4:	4628      	mov	r0, r5
 8004ac6:	b002      	add	sp, #8
 8004ac8:	bd70      	pop	{r4, r5, r6, pc}
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8004aca:	6820      	ldr	r0, [r4, #0]
 8004acc:	f002 f852 	bl	8006b74 <SDMMC_CmdOperCond>
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 8004ad0:	f1b0 4f00 	cmp.w	r0, #2147483648	@ 0x80000000
 8004ad4:	d007      	beq.n	8004ae6 <SD_PowerON+0x36>
    hsd->SdCard.CardVersion = CARD_V2_X;
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	63e3      	str	r3, [r4, #60]	@ 0x3c
  if (hsd->SdCard.CardVersion == CARD_V2_X)
 8004ada:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8004adc:	2b01      	cmp	r3, #1
 8004ade:	d00b      	beq.n	8004af8 <SD_PowerON+0x48>
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8004ae0:	462e      	mov	r6, r5
 8004ae2:	4628      	mov	r0, r5
 8004ae4:	e014      	b.n	8004b10 <SD_PowerON+0x60>
    hsd->SdCard.CardVersion = CARD_V1_X;
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	63e3      	str	r3, [r4, #60]	@ 0x3c
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004aea:	6820      	ldr	r0, [r4, #0]
 8004aec:	f001 fd96 	bl	800661c <SDMMC_CmdGoIdleState>
    if (errorstate != HAL_SD_ERROR_NONE)
 8004af0:	2800      	cmp	r0, #0
 8004af2:	d0f2      	beq.n	8004ada <SD_PowerON+0x2a>
      return errorstate;
 8004af4:	4605      	mov	r5, r0
 8004af6:	e7e5      	b.n	8004ac4 <SD_PowerON+0x14>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8004af8:	2100      	movs	r1, #0
 8004afa:	6820      	ldr	r0, [r4, #0]
 8004afc:	f001 fe84 	bl	8006808 <SDMMC_CmdAppCommand>
    if (errorstate != HAL_SD_ERROR_NONE)
 8004b00:	2800      	cmp	r0, #0
 8004b02:	d0ed      	beq.n	8004ae0 <SD_PowerON+0x30>
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004b04:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8004b08:	e7dc      	b.n	8004ac4 <SD_PowerON+0x14>
    count++;
 8004b0a:	9b01      	ldr	r3, [sp, #4]
 8004b0c:	3301      	adds	r3, #1
 8004b0e:	9301      	str	r3, [sp, #4]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8004b10:	9a01      	ldr	r2, [sp, #4]
 8004b12:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 8004b16:	429a      	cmp	r2, r3
 8004b18:	d813      	bhi.n	8004b42 <SD_PowerON+0x92>
 8004b1a:	b996      	cbnz	r6, 8004b42 <SD_PowerON+0x92>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8004b1c:	2100      	movs	r1, #0
 8004b1e:	6820      	ldr	r0, [r4, #0]
 8004b20:	f001 fe72 	bl	8006808 <SDMMC_CmdAppCommand>
    if (errorstate != HAL_SD_ERROR_NONE)
 8004b24:	b9d0      	cbnz	r0, 8004b5c <SD_PowerON+0xac>
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 8004b26:	4912      	ldr	r1, [pc, #72]	@ (8004b70 <SD_PowerON+0xc0>)
 8004b28:	6820      	ldr	r0, [r4, #0]
 8004b2a:	f001 ff6f 	bl	8006a0c <SDMMC_CmdAppOperCommand>
    if (errorstate != HAL_SD_ERROR_NONE)
 8004b2e:	4606      	mov	r6, r0
 8004b30:	b9b0      	cbnz	r0, 8004b60 <SD_PowerON+0xb0>
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8004b32:	2100      	movs	r1, #0
 8004b34:	6820      	ldr	r0, [r4, #0]
 8004b36:	f001 fd5c 	bl	80065f2 <SDMMC_GetResponse>
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8004b3a:	0fc3      	lsrs	r3, r0, #31
 8004b3c:	d0e5      	beq.n	8004b0a <SD_PowerON+0x5a>
 8004b3e:	461e      	mov	r6, r3
 8004b40:	e7e3      	b.n	8004b0a <SD_PowerON+0x5a>
  if (count >= SDMMC_MAX_VOLT_TRIAL)
 8004b42:	9a01      	ldr	r2, [sp, #4]
 8004b44:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 8004b48:	429a      	cmp	r2, r3
 8004b4a:	d80c      	bhi.n	8004b66 <SD_PowerON+0xb6>
  hsd->SdCard.CardType = CARD_SDSC;
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	63a3      	str	r3, [r4, #56]	@ 0x38
  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 8004b50:	f010 4380 	ands.w	r3, r0, #1073741824	@ 0x40000000
 8004b54:	d00a      	beq.n	8004b6c <SD_PowerON+0xbc>
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8004b56:	2301      	movs	r3, #1
 8004b58:	63a3      	str	r3, [r4, #56]	@ 0x38
 8004b5a:	e7b3      	b.n	8004ac4 <SD_PowerON+0x14>
      return errorstate;
 8004b5c:	4605      	mov	r5, r0
 8004b5e:	e7b1      	b.n	8004ac4 <SD_PowerON+0x14>
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004b60:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8004b64:	e7ae      	b.n	8004ac4 <SD_PowerON+0x14>
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8004b66:	f04f 7580 	mov.w	r5, #16777216	@ 0x1000000
 8004b6a:	e7ab      	b.n	8004ac4 <SD_PowerON+0x14>
  return HAL_SD_ERROR_NONE;
 8004b6c:	461d      	mov	r5, r3
 8004b6e:	e7a9      	b.n	8004ac4 <SD_PowerON+0x14>
 8004b70:	c1100000 	.word	0xc1100000

08004b74 <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 8004b74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004b76:	b087      	sub	sp, #28
 8004b78:	4605      	mov	r5, r0
 8004b7a:	460e      	mov	r6, r1
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8004b7c:	f7fb ff74 	bl	8000a68 <HAL_GetTick>
 8004b80:	4607      	mov	r7, r0
  uint32_t count;
  uint32_t *pData = pSDstatus;

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8004b82:	2100      	movs	r1, #0
 8004b84:	6828      	ldr	r0, [r5, #0]
 8004b86:	f001 fd34 	bl	80065f2 <SDMMC_GetResponse>
 8004b8a:	f010 7f00 	tst.w	r0, #33554432	@ 0x2000000
 8004b8e:	d164      	bne.n	8004c5a <SD_SendSDStatus+0xe6>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 8004b90:	2140      	movs	r1, #64	@ 0x40
 8004b92:	6828      	ldr	r0, [r5, #0]
 8004b94:	f001 fe06 	bl	80067a4 <SDMMC_CmdBlockLength>
  if (errorstate != HAL_SD_ERROR_NONE)
 8004b98:	4603      	mov	r3, r0
 8004b9a:	b110      	cbz	r0, 8004ba2 <SD_SendSDStatus+0x2e>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8004b9c:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 8004b9e:	636a      	str	r2, [r5, #52]	@ 0x34
    return errorstate;
 8004ba0:	e05d      	b.n	8004c5e <SD_SendSDStatus+0xea>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004ba2:	6c69      	ldr	r1, [r5, #68]	@ 0x44
 8004ba4:	0409      	lsls	r1, r1, #16
 8004ba6:	6828      	ldr	r0, [r5, #0]
 8004ba8:	f001 fe2e 	bl	8006808 <SDMMC_CmdAppCommand>
  if (errorstate != HAL_SD_ERROR_NONE)
 8004bac:	4603      	mov	r3, r0
 8004bae:	b110      	cbz	r0, 8004bb6 <SD_SendSDStatus+0x42>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8004bb0:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 8004bb2:	636a      	str	r2, [r5, #52]	@ 0x34
    return errorstate;
 8004bb4:	e053      	b.n	8004c5e <SD_SendSDStatus+0xea>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8004bb6:	f04f 33ff 	mov.w	r3, #4294967295
 8004bba:	9300      	str	r3, [sp, #0]
  config.DataLength    = 64U;
 8004bbc:	2340      	movs	r3, #64	@ 0x40
 8004bbe:	9301      	str	r3, [sp, #4]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 8004bc0:	2360      	movs	r3, #96	@ 0x60
 8004bc2:	9302      	str	r3, [sp, #8]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8004bc4:	2302      	movs	r3, #2
 8004bc6:	9303      	str	r3, [sp, #12]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8004bc8:	2300      	movs	r3, #0
 8004bca:	9304      	str	r3, [sp, #16]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8004bcc:	2301      	movs	r3, #1
 8004bce:	9305      	str	r3, [sp, #20]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8004bd0:	4669      	mov	r1, sp
 8004bd2:	6828      	ldr	r0, [r5, #0]
 8004bd4:	f001 fd10 	bl	80065f8 <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 8004bd8:	6828      	ldr	r0, [r5, #0]
 8004bda:	f001 fe79 	bl	80068d0 <SDMMC_CmdStatusRegister>
  if (errorstate != HAL_SD_ERROR_NONE)
 8004bde:	4603      	mov	r3, r0
 8004be0:	b180      	cbz	r0, 8004c04 <SD_SendSDStatus+0x90>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8004be2:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 8004be4:	636a      	str	r2, [r5, #52]	@ 0x34
    return errorstate;
 8004be6:	e03a      	b.n	8004c5e <SD_SendSDStatus+0xea>
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
    {
      for (count = 0U; count < 8U; count++)
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 8004be8:	6828      	ldr	r0, [r5, #0]
 8004bea:	f001 fcdf 	bl	80065ac <SDMMC_ReadFIFO>
 8004bee:	f846 0b04 	str.w	r0, [r6], #4
      for (count = 0U; count < 8U; count++)
 8004bf2:	3401      	adds	r4, #1
 8004bf4:	2c07      	cmp	r4, #7
 8004bf6:	d9f7      	bls.n	8004be8 <SD_SendSDStatus+0x74>
        pData++;
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8004bf8:	f7fb ff36 	bl	8000a68 <HAL_GetTick>
 8004bfc:	1bc0      	subs	r0, r0, r7
 8004bfe:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004c02:	d02f      	beq.n	8004c64 <SD_SendSDStatus+0xf0>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8004c04:	682b      	ldr	r3, [r5, #0]
 8004c06:	6b5c      	ldr	r4, [r3, #52]	@ 0x34
 8004c08:	f414 7495 	ands.w	r4, r4, #298	@ 0x12a
 8004c0c:	d104      	bne.n	8004c18 <SD_SendSDStatus+0xa4>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 8004c0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c10:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8004c14:	d0f0      	beq.n	8004bf8 <SD_SendSDStatus+0x84>
 8004c16:	e7ed      	b.n	8004bf4 <SD_SendSDStatus+0x80>
    {
      return HAL_SD_ERROR_TIMEOUT;
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8004c18:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004c1a:	f012 0f08 	tst.w	r2, #8
 8004c1e:	d124      	bne.n	8004c6a <SD_SendSDStatus+0xf6>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8004c20:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004c22:	f012 0f02 	tst.w	r2, #2
 8004c26:	d122      	bne.n	8004c6e <SD_SendSDStatus+0xfa>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8004c28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c2a:	f013 0f20 	tst.w	r3, #32
 8004c2e:	d120      	bne.n	8004c72 <SD_SendSDStatus+0xfe>
  else
  {
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 8004c30:	6828      	ldr	r0, [r5, #0]
 8004c32:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8004c34:	f413 5380 	ands.w	r3, r3, #4096	@ 0x1000
 8004c38:	d00c      	beq.n	8004c54 <SD_SendSDStatus+0xe0>
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 8004c3a:	f001 fcb7 	bl	80065ac <SDMMC_ReadFIFO>
 8004c3e:	f846 0b04 	str.w	r0, [r6], #4
    pData++;

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8004c42:	f7fb ff11 	bl	8000a68 <HAL_GetTick>
 8004c46:	1bc0      	subs	r0, r0, r7
 8004c48:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004c4c:	d1f0      	bne.n	8004c30 <SD_SendSDStatus+0xbc>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8004c4e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8004c52:	e004      	b.n	8004c5e <SD_SendSDStatus+0xea>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8004c54:	4a08      	ldr	r2, [pc, #32]	@ (8004c78 <SD_SendSDStatus+0x104>)
 8004c56:	6382      	str	r2, [r0, #56]	@ 0x38

  return HAL_SD_ERROR_NONE;
 8004c58:	e001      	b.n	8004c5e <SD_SendSDStatus+0xea>
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8004c5a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
}
 8004c5e:	4618      	mov	r0, r3
 8004c60:	b007      	add	sp, #28
 8004c62:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return HAL_SD_ERROR_TIMEOUT;
 8004c64:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8004c68:	e7f9      	b.n	8004c5e <SD_SendSDStatus+0xea>
    return HAL_SD_ERROR_DATA_TIMEOUT;
 8004c6a:	2308      	movs	r3, #8
 8004c6c:	e7f7      	b.n	8004c5e <SD_SendSDStatus+0xea>
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8004c6e:	2302      	movs	r3, #2
 8004c70:	e7f5      	b.n	8004c5e <SD_SendSDStatus+0xea>
    return HAL_SD_ERROR_RX_OVERRUN;
 8004c72:	2320      	movs	r3, #32
 8004c74:	e7f3      	b.n	8004c5e <SD_SendSDStatus+0xea>
 8004c76:	bf00      	nop
 8004c78:	18000f3a 	.word	0x18000f3a

08004c7c <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8004c7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c7e:	b089      	sub	sp, #36	@ 0x24
 8004c80:	4604      	mov	r4, r0
 8004c82:	460f      	mov	r7, r1
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8004c84:	f7fb fef0 	bl	8000a68 <HAL_GetTick>
 8004c88:	4605      	mov	r5, r0
  uint32_t index = 0U;
  uint32_t tempscr[2U] = {0UL, 0UL};
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	9300      	str	r3, [sp, #0]
 8004c8e:	9301      	str	r3, [sp, #4]
  uint32_t *scr = pSCR;

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8004c90:	2108      	movs	r1, #8
 8004c92:	6820      	ldr	r0, [r4, #0]
 8004c94:	f001 fd86 	bl	80067a4 <SDMMC_CmdBlockLength>
  if (errorstate != HAL_SD_ERROR_NONE)
 8004c98:	4606      	mov	r6, r0
 8004c9a:	b110      	cbz	r0, 8004ca2 <SD_FindSCR+0x26>
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));

  }

  return HAL_SD_ERROR_NONE;
}
 8004c9c:	4630      	mov	r0, r6
 8004c9e:	b009      	add	sp, #36	@ 0x24
 8004ca0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8004ca2:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8004ca4:	0409      	lsls	r1, r1, #16
 8004ca6:	6820      	ldr	r0, [r4, #0]
 8004ca8:	f001 fdae 	bl	8006808 <SDMMC_CmdAppCommand>
  if (errorstate != HAL_SD_ERROR_NONE)
 8004cac:	4606      	mov	r6, r0
 8004cae:	2800      	cmp	r0, #0
 8004cb0:	d1f4      	bne.n	8004c9c <SD_FindSCR+0x20>
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8004cb2:	f04f 33ff 	mov.w	r3, #4294967295
 8004cb6:	9302      	str	r3, [sp, #8]
  config.DataLength    = 8U;
 8004cb8:	2308      	movs	r3, #8
 8004cba:	9303      	str	r3, [sp, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 8004cbc:	2330      	movs	r3, #48	@ 0x30
 8004cbe:	9304      	str	r3, [sp, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8004cc0:	2302      	movs	r3, #2
 8004cc2:	9305      	str	r3, [sp, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	9306      	str	r3, [sp, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8004cc8:	2301      	movs	r3, #1
 8004cca:	9307      	str	r3, [sp, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8004ccc:	a902      	add	r1, sp, #8
 8004cce:	6820      	ldr	r0, [r4, #0]
 8004cd0:	f001 fc92 	bl	80065f8 <SDMMC_ConfigData>
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8004cd4:	6820      	ldr	r0, [r4, #0]
 8004cd6:	f001 fdc9 	bl	800686c <SDMMC_CmdSendSCR>
  if (errorstate != HAL_SD_ERROR_NONE)
 8004cda:	4606      	mov	r6, r0
 8004cdc:	b130      	cbz	r0, 8004cec <SD_FindSCR+0x70>
 8004cde:	e7dd      	b.n	8004c9c <SD_FindSCR+0x20>
    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8004ce0:	f7fb fec2 	bl	8000a68 <HAL_GetTick>
 8004ce4:	1b43      	subs	r3, r0, r5
 8004ce6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cea:	d046      	beq.n	8004d7a <SD_FindSCR+0xfe>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 8004cec:	6820      	ldr	r0, [r4, #0]
 8004cee:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 8004cf0:	f240 532a 	movw	r3, #1322	@ 0x52a
 8004cf4:	421a      	tst	r2, r3
 8004cf6:	d10e      	bne.n	8004d16 <SD_FindSCR+0x9a>
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 8004cf8:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8004cfa:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 8004cfe:	d1ef      	bne.n	8004ce0 <SD_FindSCR+0x64>
 8004d00:	2e00      	cmp	r6, #0
 8004d02:	d1ed      	bne.n	8004ce0 <SD_FindSCR+0x64>
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 8004d04:	f001 fc52 	bl	80065ac <SDMMC_ReadFIFO>
 8004d08:	9000      	str	r0, [sp, #0]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 8004d0a:	6820      	ldr	r0, [r4, #0]
 8004d0c:	f001 fc4e 	bl	80065ac <SDMMC_ReadFIFO>
 8004d10:	9001      	str	r0, [sp, #4]
      index++;
 8004d12:	3601      	adds	r6, #1
 8004d14:	e7e4      	b.n	8004ce0 <SD_FindSCR+0x64>
  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8004d16:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8004d18:	f013 0f08 	tst.w	r3, #8
 8004d1c:	d124      	bne.n	8004d68 <SD_FindSCR+0xec>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8004d1e:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8004d20:	f013 0f02 	tst.w	r3, #2
 8004d24:	d123      	bne.n	8004d6e <SD_FindSCR+0xf2>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8004d26:	6b46      	ldr	r6, [r0, #52]	@ 0x34
 8004d28:	f016 0620 	ands.w	r6, r6, #32
 8004d2c:	d122      	bne.n	8004d74 <SD_FindSCR+0xf8>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8004d2e:	4b14      	ldr	r3, [pc, #80]	@ (8004d80 <SD_FindSCR+0x104>)
 8004d30:	6383      	str	r3, [r0, #56]	@ 0x38
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 8004d32:	9a01      	ldr	r2, [sp, #4]
 8004d34:	0213      	lsls	r3, r2, #8
 8004d36:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8004d3a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 8004d3e:	0a11      	lsrs	r1, r2, #8
 8004d40:	f401 417f 	and.w	r1, r1, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 8004d44:	430b      	orrs	r3, r1
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 8004d46:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 8004d4a:	603b      	str	r3, [r7, #0]
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 8004d4c:	9a00      	ldr	r2, [sp, #0]
 8004d4e:	0213      	lsls	r3, r2, #8
 8004d50:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8004d54:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 8004d58:	0a11      	lsrs	r1, r2, #8
 8004d5a:	f401 417f 	and.w	r1, r1, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 8004d5e:	430b      	orrs	r3, r1
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 8004d60:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 8004d64:	607b      	str	r3, [r7, #4]
  return HAL_SD_ERROR_NONE;
 8004d66:	e799      	b.n	8004c9c <SD_FindSCR+0x20>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 8004d68:	2608      	movs	r6, #8
 8004d6a:	6386      	str	r6, [r0, #56]	@ 0x38
    return HAL_SD_ERROR_DATA_TIMEOUT;
 8004d6c:	e796      	b.n	8004c9c <SD_FindSCR+0x20>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 8004d6e:	2602      	movs	r6, #2
 8004d70:	6386      	str	r6, [r0, #56]	@ 0x38
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8004d72:	e793      	b.n	8004c9c <SD_FindSCR+0x20>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 8004d74:	2620      	movs	r6, #32
 8004d76:	6386      	str	r6, [r0, #56]	@ 0x38
    return HAL_SD_ERROR_RX_OVERRUN;
 8004d78:	e790      	b.n	8004c9c <SD_FindSCR+0x20>
      return HAL_SD_ERROR_TIMEOUT;
 8004d7a:	f04f 4600 	mov.w	r6, #2147483648	@ 0x80000000
 8004d7e:	e78d      	b.n	8004c9c <SD_FindSCR+0x20>
 8004d80:	18000f3a 	.word	0x18000f3a

08004d84 <SD_WideBus_Enable>:
{
 8004d84:	b510      	push	{r4, lr}
 8004d86:	b082      	sub	sp, #8
 8004d88:	4604      	mov	r4, r0
  uint32_t scr[2U] = {0UL, 0UL};
 8004d8a:	2100      	movs	r1, #0
 8004d8c:	9100      	str	r1, [sp, #0]
 8004d8e:	9101      	str	r1, [sp, #4]
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8004d90:	6800      	ldr	r0, [r0, #0]
 8004d92:	f001 fc2e 	bl	80065f2 <SDMMC_GetResponse>
 8004d96:	f010 7f00 	tst.w	r0, #33554432	@ 0x2000000
 8004d9a:	d113      	bne.n	8004dc4 <SD_WideBus_Enable+0x40>
  errorstate = SD_FindSCR(hsd, scr);
 8004d9c:	4669      	mov	r1, sp
 8004d9e:	4620      	mov	r0, r4
 8004da0:	f7ff ff6c 	bl	8004c7c <SD_FindSCR>
  if (errorstate != HAL_SD_ERROR_NONE)
 8004da4:	b980      	cbnz	r0, 8004dc8 <SD_WideBus_Enable+0x44>
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8004da6:	9b01      	ldr	r3, [sp, #4]
 8004da8:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
 8004dac:	d00e      	beq.n	8004dcc <SD_WideBus_Enable+0x48>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004dae:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8004db0:	0409      	lsls	r1, r1, #16
 8004db2:	6820      	ldr	r0, [r4, #0]
 8004db4:	f001 fd28 	bl	8006808 <SDMMC_CmdAppCommand>
    if (errorstate != HAL_SD_ERROR_NONE)
 8004db8:	b930      	cbnz	r0, 8004dc8 <SD_WideBus_Enable+0x44>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8004dba:	2102      	movs	r1, #2
 8004dbc:	6820      	ldr	r0, [r4, #0]
 8004dbe:	f001 fd3c 	bl	800683a <SDMMC_CmdBusWidth>
    if (errorstate != HAL_SD_ERROR_NONE)
 8004dc2:	e001      	b.n	8004dc8 <SD_WideBus_Enable+0x44>
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8004dc4:	f44f 6000 	mov.w	r0, #2048	@ 0x800
}
 8004dc8:	b002      	add	sp, #8
 8004dca:	bd10      	pop	{r4, pc}
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004dcc:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 8004dd0:	e7fa      	b.n	8004dc8 <SD_WideBus_Enable+0x44>

08004dd2 <SD_WideBus_Disable>:
{
 8004dd2:	b510      	push	{r4, lr}
 8004dd4:	b082      	sub	sp, #8
 8004dd6:	4604      	mov	r4, r0
  uint32_t scr[2U] = {0UL, 0UL};
 8004dd8:	2100      	movs	r1, #0
 8004dda:	9100      	str	r1, [sp, #0]
 8004ddc:	9101      	str	r1, [sp, #4]
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8004dde:	6800      	ldr	r0, [r0, #0]
 8004de0:	f001 fc07 	bl	80065f2 <SDMMC_GetResponse>
 8004de4:	f010 7f00 	tst.w	r0, #33554432	@ 0x2000000
 8004de8:	d113      	bne.n	8004e12 <SD_WideBus_Disable+0x40>
  errorstate = SD_FindSCR(hsd, scr);
 8004dea:	4669      	mov	r1, sp
 8004dec:	4620      	mov	r0, r4
 8004dee:	f7ff ff45 	bl	8004c7c <SD_FindSCR>
  if (errorstate != HAL_SD_ERROR_NONE)
 8004df2:	b980      	cbnz	r0, 8004e16 <SD_WideBus_Disable+0x44>
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8004df4:	9b01      	ldr	r3, [sp, #4]
 8004df6:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8004dfa:	d00e      	beq.n	8004e1a <SD_WideBus_Disable+0x48>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004dfc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8004dfe:	0409      	lsls	r1, r1, #16
 8004e00:	6820      	ldr	r0, [r4, #0]
 8004e02:	f001 fd01 	bl	8006808 <SDMMC_CmdAppCommand>
    if (errorstate != HAL_SD_ERROR_NONE)
 8004e06:	b930      	cbnz	r0, 8004e16 <SD_WideBus_Disable+0x44>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8004e08:	2100      	movs	r1, #0
 8004e0a:	6820      	ldr	r0, [r4, #0]
 8004e0c:	f001 fd15 	bl	800683a <SDMMC_CmdBusWidth>
    if (errorstate != HAL_SD_ERROR_NONE)
 8004e10:	e001      	b.n	8004e16 <SD_WideBus_Disable+0x44>
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8004e12:	f44f 6000 	mov.w	r0, #2048	@ 0x800
}
 8004e16:	b002      	add	sp, #8
 8004e18:	bd10      	pop	{r4, pc}
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004e1a:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 8004e1e:	e7fa      	b.n	8004e16 <SD_WideBus_Disable+0x44>

08004e20 <SD_SendStatus>:
{
 8004e20:	b570      	push	{r4, r5, r6, lr}
  if (pCardStatus == NULL)
 8004e22:	b181      	cbz	r1, 8004e46 <SD_SendStatus+0x26>
 8004e24:	4604      	mov	r4, r0
 8004e26:	460e      	mov	r6, r1
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004e28:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 8004e2a:	0409      	lsls	r1, r1, #16
 8004e2c:	6800      	ldr	r0, [r0, #0]
 8004e2e:	f001 fd36 	bl	800689e <SDMMC_CmdSendStatus>
  if (errorstate != HAL_SD_ERROR_NONE)
 8004e32:	4605      	mov	r5, r0
 8004e34:	b108      	cbz	r0, 8004e3a <SD_SendStatus+0x1a>
}
 8004e36:	4628      	mov	r0, r5
 8004e38:	bd70      	pop	{r4, r5, r6, pc}
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8004e3a:	2100      	movs	r1, #0
 8004e3c:	6820      	ldr	r0, [r4, #0]
 8004e3e:	f001 fbd8 	bl	80065f2 <SDMMC_GetResponse>
 8004e42:	6030      	str	r0, [r6, #0]
  return HAL_SD_ERROR_NONE;
 8004e44:	e7f7      	b.n	8004e36 <SD_SendStatus+0x16>
    return HAL_SD_ERROR_PARAM;
 8004e46:	f04f 6500 	mov.w	r5, #134217728	@ 0x8000000
 8004e4a:	e7f4      	b.n	8004e36 <SD_SendStatus+0x16>

08004e4c <HAL_SD_GetCardCSD>:
{
 8004e4c:	4603      	mov	r3, r0
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8004e4e:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 8004e50:	0f92      	lsrs	r2, r2, #30
 8004e52:	700a      	strb	r2, [r1, #0]
  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8004e54:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 8004e56:	f3c2 6283 	ubfx	r2, r2, #26, #4
 8004e5a:	704a      	strb	r2, [r1, #1]
  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8004e5c:	f890 205f 	ldrb.w	r2, [r0, #95]	@ 0x5f
 8004e60:	f002 0203 	and.w	r2, r2, #3
 8004e64:	708a      	strb	r2, [r1, #2]
  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8004e66:	f890 205e 	ldrb.w	r2, [r0, #94]	@ 0x5e
 8004e6a:	70ca      	strb	r2, [r1, #3]
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8004e6c:	f890 205d 	ldrb.w	r2, [r0, #93]	@ 0x5d
 8004e70:	710a      	strb	r2, [r1, #4]
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8004e72:	f890 205c 	ldrb.w	r2, [r0, #92]	@ 0x5c
 8004e76:	714a      	strb	r2, [r1, #5]
  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8004e78:	6e02      	ldr	r2, [r0, #96]	@ 0x60
 8004e7a:	0d12      	lsrs	r2, r2, #20
 8004e7c:	80ca      	strh	r2, [r1, #6]
  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8004e7e:	f8b0 2062 	ldrh.w	r2, [r0, #98]	@ 0x62
 8004e82:	f002 020f 	and.w	r2, r2, #15
 8004e86:	720a      	strb	r2, [r1, #8]
  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8004e88:	6e02      	ldr	r2, [r0, #96]	@ 0x60
 8004e8a:	f3c2 32c0 	ubfx	r2, r2, #15, #1
 8004e8e:	724a      	strb	r2, [r1, #9]
  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8004e90:	6e02      	ldr	r2, [r0, #96]	@ 0x60
 8004e92:	f3c2 3280 	ubfx	r2, r2, #14, #1
 8004e96:	728a      	strb	r2, [r1, #10]
  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8004e98:	6e02      	ldr	r2, [r0, #96]	@ 0x60
 8004e9a:	f3c2 3240 	ubfx	r2, r2, #13, #1
 8004e9e:	72ca      	strb	r2, [r1, #11]
  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8004ea0:	6e02      	ldr	r2, [r0, #96]	@ 0x60
 8004ea2:	f3c2 3200 	ubfx	r2, r2, #12, #1
 8004ea6:	730a      	strb	r2, [r1, #12]
  pCSD->Reserved2 = 0U; /*!< Reserved */
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	734a      	strb	r2, [r1, #13]
  if (hsd->SdCard.CardType == CARD_SDSC)
 8004eac:	6b82      	ldr	r2, [r0, #56]	@ 0x38
 8004eae:	2a00      	cmp	r2, #0
 8004eb0:	f040 8086 	bne.w	8004fc0 <HAL_SD_GetCardCSD+0x174>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8004eb4:	6e00      	ldr	r0, [r0, #96]	@ 0x60
 8004eb6:	f640 72fc 	movw	r2, #4092	@ 0xffc
 8004eba:	ea02 0280 	and.w	r2, r2, r0, lsl #2
 8004ebe:	6e58      	ldr	r0, [r3, #100]	@ 0x64
 8004ec0:	ea42 7290 	orr.w	r2, r2, r0, lsr #30
 8004ec4:	610a      	str	r2, [r1, #16]
    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8004ec6:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004ec8:	f3c2 62c2 	ubfx	r2, r2, #27, #3
 8004ecc:	750a      	strb	r2, [r1, #20]
    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8004ece:	f893 2067 	ldrb.w	r2, [r3, #103]	@ 0x67
 8004ed2:	f002 0207 	and.w	r2, r2, #7
 8004ed6:	754a      	strb	r2, [r1, #21]
    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8004ed8:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004eda:	f3c2 5242 	ubfx	r2, r2, #21, #3
 8004ede:	758a      	strb	r2, [r1, #22]
    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8004ee0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004ee2:	f3c2 4282 	ubfx	r2, r2, #18, #3
 8004ee6:	75ca      	strb	r2, [r1, #23]
    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8004ee8:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004eea:	f3c2 32c2 	ubfx	r2, r2, #15, #3
 8004eee:	760a      	strb	r2, [r1, #24]
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8004ef0:	690a      	ldr	r2, [r1, #16]
 8004ef2:	3201      	adds	r2, #1
 8004ef4:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8004ef6:	7e08      	ldrb	r0, [r1, #24]
 8004ef8:	f000 0007 	and.w	r0, r0, #7
 8004efc:	3002      	adds	r0, #2
 8004efe:	4082      	lsls	r2, r0
 8004f00:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8004f02:	f891 c008 	ldrb.w	ip, [r1, #8]
 8004f06:	f00c 0c0f 	and.w	ip, ip, #15
 8004f0a:	2001      	movs	r0, #1
 8004f0c:	fa00 f00c 	lsl.w	r0, r0, ip
 8004f10:	64d8      	str	r0, [r3, #76]	@ 0x4c
    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / BLOCKSIZE);
 8004f12:	0a40      	lsrs	r0, r0, #9
 8004f14:	fb00 f202 	mul.w	r2, r0, r2
 8004f18:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.LogBlockSize = BLOCKSIZE;
 8004f1a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004f1e:	655a      	str	r2, [r3, #84]	@ 0x54
  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8004f20:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004f22:	f3c2 3280 	ubfx	r2, r2, #14, #1
 8004f26:	764a      	strb	r2, [r1, #25]
  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8004f28:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004f2a:	f3c2 12c6 	ubfx	r2, r2, #7, #7
 8004f2e:	768a      	strb	r2, [r1, #26]
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8004f30:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004f32:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004f36:	76ca      	strb	r2, [r1, #27]
  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8004f38:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8004f3a:	0fd2      	lsrs	r2, r2, #31
 8004f3c:	770a      	strb	r2, [r1, #28]
  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8004f3e:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8004f40:	f3c2 7241 	ubfx	r2, r2, #29, #2
 8004f44:	774a      	strb	r2, [r1, #29]
  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8004f46:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8004f48:	f3c2 6282 	ubfx	r2, r2, #26, #3
 8004f4c:	778a      	strb	r2, [r1, #30]
  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8004f4e:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8004f50:	f3c2 5283 	ubfx	r2, r2, #22, #4
 8004f54:	77ca      	strb	r2, [r1, #31]
  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8004f56:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8004f58:	f3c2 5240 	ubfx	r2, r2, #21, #1
 8004f5c:	f881 2020 	strb.w	r2, [r1, #32]
  pCSD->Reserved3 = 0;
 8004f60:	2000      	movs	r0, #0
 8004f62:	f881 0021 	strb.w	r0, [r1, #33]	@ 0x21
  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8004f66:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8004f6a:	f002 0201 	and.w	r2, r2, #1
 8004f6e:	f881 2022 	strb.w	r2, [r1, #34]	@ 0x22
  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8004f72:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8004f74:	f3c2 32c0 	ubfx	r2, r2, #15, #1
 8004f78:	f881 2023 	strb.w	r2, [r1, #35]	@ 0x23
  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8004f7c:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8004f7e:	f3c2 3280 	ubfx	r2, r2, #14, #1
 8004f82:	f881 2024 	strb.w	r2, [r1, #36]	@ 0x24
  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8004f86:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8004f88:	f3c2 3240 	ubfx	r2, r2, #13, #1
 8004f8c:	f881 2025 	strb.w	r2, [r1, #37]	@ 0x25
  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8004f90:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8004f92:	f3c2 3200 	ubfx	r2, r2, #12, #1
 8004f96:	f881 2026 	strb.w	r2, [r1, #38]	@ 0x26
  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8004f9a:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8004f9c:	f3c2 2281 	ubfx	r2, r2, #10, #2
 8004fa0:	f881 2027 	strb.w	r2, [r1, #39]	@ 0x27
  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8004fa4:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8004fa6:	f3c2 2201 	ubfx	r2, r2, #8, #2
 8004faa:	f881 2028 	strb.w	r2, [r1, #40]	@ 0x28
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8004fae:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004fb0:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8004fb4:	f881 3029 	strb.w	r3, [r1, #41]	@ 0x29
  pCSD->Reserved4 = 1;
 8004fb8:	2301      	movs	r3, #1
 8004fba:	f881 302a 	strb.w	r3, [r1, #42]	@ 0x2a
}
 8004fbe:	4770      	bx	lr
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8004fc0:	2a01      	cmp	r2, #1
 8004fc2:	d111      	bne.n	8004fe8 <HAL_SD_GetCardCSD+0x19c>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8004fc4:	6e02      	ldr	r2, [r0, #96]	@ 0x60
 8004fc6:	0412      	lsls	r2, r2, #16
 8004fc8:	f402 127c 	and.w	r2, r2, #4128768	@ 0x3f0000
 8004fcc:	f8b0 0066 	ldrh.w	r0, [r0, #102]	@ 0x66
 8004fd0:	4302      	orrs	r2, r0
 8004fd2:	610a      	str	r2, [r1, #16]
    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8004fd4:	690a      	ldr	r2, [r1, #16]
 8004fd6:	3201      	adds	r2, #1
 8004fd8:	0292      	lsls	r2, r2, #10
 8004fda:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8004fdc:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.BlockSize = BLOCKSIZE;
 8004fde:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004fe2:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8004fe4:	655a      	str	r2, [r3, #84]	@ 0x54
 8004fe6:	e79b      	b.n	8004f20 <HAL_SD_GetCardCSD+0xd4>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004fe8:	6802      	ldr	r2, [r0, #0]
 8004fea:	4905      	ldr	r1, [pc, #20]	@ (8005000 <HAL_SD_GetCardCSD+0x1b4>)
 8004fec:	6391      	str	r1, [r2, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004fee:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 8004ff0:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8004ff4:	6342      	str	r2, [r0, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8004ff6:	2001      	movs	r0, #1
 8004ff8:	f883 0030 	strb.w	r0, [r3, #48]	@ 0x30
    return HAL_ERROR;
 8004ffc:	4770      	bx	lr
 8004ffe:	bf00      	nop
 8005000:	1fe00fff 	.word	0x1fe00fff

08005004 <SD_InitCard>:
{
 8005004:	b530      	push	{r4, r5, lr}
 8005006:	b08d      	sub	sp, #52	@ 0x34
 8005008:	4604      	mov	r4, r0
  uint16_t sd_rca = 0U;
 800500a:	2300      	movs	r3, #0
 800500c:	f8ad 3002 	strh.w	r3, [sp, #2]
  uint32_t tickstart = HAL_GetTick();
 8005010:	f7fb fd2a 	bl	8000a68 <HAL_GetTick>
 8005014:	4605      	mov	r5, r0
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 8005016:	6820      	ldr	r0, [r4, #0]
 8005018:	f001 fad1 	bl	80065be <SDMMC_GetPowerState>
 800501c:	2800      	cmp	r0, #0
 800501e:	d067      	beq.n	80050f0 <SD_InitCard+0xec>
  if (hsd->SdCard.CardType != CARD_SECURED)
 8005020:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8005022:	2b03      	cmp	r3, #3
 8005024:	d117      	bne.n	8005056 <SD_InitCard+0x52>
  if (hsd->SdCard.CardType != CARD_SECURED)
 8005026:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8005028:	2b03      	cmp	r3, #3
 800502a:	d02f      	beq.n	800508c <SD_InitCard+0x88>
    while (sd_rca == 0U)
 800502c:	f8bd 3002 	ldrh.w	r3, [sp, #2]
 8005030:	bb63      	cbnz	r3, 800508c <SD_InitCard+0x88>
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8005032:	f10d 0102 	add.w	r1, sp, #2
 8005036:	6820      	ldr	r0, [r4, #0]
 8005038:	f001 fd50 	bl	8006adc <SDMMC_CmdSetRelAdd>
      if (errorstate != HAL_SD_ERROR_NONE)
 800503c:	4603      	mov	r3, r0
 800503e:	2800      	cmp	r0, #0
 8005040:	d158      	bne.n	80050f4 <SD_InitCard+0xf0>
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 8005042:	f7fb fd11 	bl	8000a68 <HAL_GetTick>
 8005046:	1b43      	subs	r3, r0, r5
 8005048:	f241 3287 	movw	r2, #4999	@ 0x1387
 800504c:	4293      	cmp	r3, r2
 800504e:	d9ed      	bls.n	800502c <SD_InitCard+0x28>
        return HAL_SD_ERROR_TIMEOUT;
 8005050:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8005054:	e04e      	b.n	80050f4 <SD_InitCard+0xf0>
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8005056:	6820      	ldr	r0, [r4, #0]
 8005058:	f001 fc84 	bl	8006964 <SDMMC_CmdSendCID>
    if (errorstate != HAL_SD_ERROR_NONE)
 800505c:	4603      	mov	r3, r0
 800505e:	2800      	cmp	r0, #0
 8005060:	d148      	bne.n	80050f4 <SD_InitCard+0xf0>
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8005062:	2100      	movs	r1, #0
 8005064:	6820      	ldr	r0, [r4, #0]
 8005066:	f001 fac4 	bl	80065f2 <SDMMC_GetResponse>
 800506a:	66e0      	str	r0, [r4, #108]	@ 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800506c:	2104      	movs	r1, #4
 800506e:	6820      	ldr	r0, [r4, #0]
 8005070:	f001 fabf 	bl	80065f2 <SDMMC_GetResponse>
 8005074:	6720      	str	r0, [r4, #112]	@ 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8005076:	2108      	movs	r1, #8
 8005078:	6820      	ldr	r0, [r4, #0]
 800507a:	f001 faba 	bl	80065f2 <SDMMC_GetResponse>
 800507e:	6760      	str	r0, [r4, #116]	@ 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8005080:	210c      	movs	r1, #12
 8005082:	6820      	ldr	r0, [r4, #0]
 8005084:	f001 fab5 	bl	80065f2 <SDMMC_GetResponse>
 8005088:	67a0      	str	r0, [r4, #120]	@ 0x78
 800508a:	e7cc      	b.n	8005026 <SD_InitCard+0x22>
  if (hsd->SdCard.CardType != CARD_SECURED)
 800508c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800508e:	2b03      	cmp	r3, #3
 8005090:	d01c      	beq.n	80050cc <SD_InitCard+0xc8>
    hsd->SdCard.RelCardAdd = sd_rca;
 8005092:	f8bd 1002 	ldrh.w	r1, [sp, #2]
 8005096:	6461      	str	r1, [r4, #68]	@ 0x44
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005098:	0409      	lsls	r1, r1, #16
 800509a:	6820      	ldr	r0, [r4, #0]
 800509c:	f001 fc78 	bl	8006990 <SDMMC_CmdSendCSD>
    if (errorstate != HAL_SD_ERROR_NONE)
 80050a0:	4603      	mov	r3, r0
 80050a2:	bb38      	cbnz	r0, 80050f4 <SD_InitCard+0xf0>
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80050a4:	2100      	movs	r1, #0
 80050a6:	6820      	ldr	r0, [r4, #0]
 80050a8:	f001 faa3 	bl	80065f2 <SDMMC_GetResponse>
 80050ac:	65e0      	str	r0, [r4, #92]	@ 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80050ae:	2104      	movs	r1, #4
 80050b0:	6820      	ldr	r0, [r4, #0]
 80050b2:	f001 fa9e 	bl	80065f2 <SDMMC_GetResponse>
 80050b6:	6620      	str	r0, [r4, #96]	@ 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 80050b8:	2108      	movs	r1, #8
 80050ba:	6820      	ldr	r0, [r4, #0]
 80050bc:	f001 fa99 	bl	80065f2 <SDMMC_GetResponse>
 80050c0:	6660      	str	r0, [r4, #100]	@ 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 80050c2:	210c      	movs	r1, #12
 80050c4:	6820      	ldr	r0, [r4, #0]
 80050c6:	f001 fa94 	bl	80065f2 <SDMMC_GetResponse>
 80050ca:	66a0      	str	r0, [r4, #104]	@ 0x68
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 80050cc:	2104      	movs	r1, #4
 80050ce:	6820      	ldr	r0, [r4, #0]
 80050d0:	f001 fa8f 	bl	80065f2 <SDMMC_GetResponse>
 80050d4:	0d00      	lsrs	r0, r0, #20
 80050d6:	6420      	str	r0, [r4, #64]	@ 0x40
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 80050d8:	a901      	add	r1, sp, #4
 80050da:	4620      	mov	r0, r4
 80050dc:	f7ff feb6 	bl	8004e4c <HAL_SD_GetCardCSD>
 80050e0:	b958      	cbnz	r0, 80050fa <SD_InitCard+0xf6>
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 80050e2:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80050e4:	0409      	lsls	r1, r1, #16
 80050e6:	6820      	ldr	r0, [r4, #0]
 80050e8:	f001 fb75 	bl	80067d6 <SDMMC_CmdSelDesel>
 80050ec:	4603      	mov	r3, r0
  if (errorstate != HAL_SD_ERROR_NONE)
 80050ee:	e001      	b.n	80050f4 <SD_InitCard+0xf0>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80050f0:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
}
 80050f4:	4618      	mov	r0, r3
 80050f6:	b00d      	add	sp, #52	@ 0x34
 80050f8:	bd30      	pop	{r4, r5, pc}
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80050fa:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80050fe:	e7f9      	b.n	80050f4 <SD_InitCard+0xf0>

08005100 <HAL_SD_InitCard>:
{
 8005100:	b570      	push	{r4, r5, r6, lr}
 8005102:	b088      	sub	sp, #32
 8005104:	4604      	mov	r4, r0
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8005106:	2300      	movs	r3, #0
 8005108:	9303      	str	r3, [sp, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800510a:	9304      	str	r3, [sp, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800510c:	9305      	str	r3, [sp, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800510e:	9306      	str	r3, [sp, #24]
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 8005110:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8005114:	2100      	movs	r1, #0
 8005116:	f7ff f95d 	bl	80043d4 <HAL_RCCEx_GetPeriphCLKFreq>
  if (sdmmc_clk == 0U)
 800511a:	b938      	cbnz	r0, 800512c <HAL_SD_InitCard+0x2c>
    hsd->State = HAL_SD_STATE_READY;
 800511c:	2001      	movs	r0, #1
 800511e:	f884 0030 	strb.w	r0, [r4, #48]	@ 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 8005122:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005126:	6363      	str	r3, [r4, #52]	@ 0x34
}
 8005128:	b008      	add	sp, #32
 800512a:	bd70      	pop	{r4, r5, r6, pc}
 800512c:	4606      	mov	r6, r0
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 800512e:	0a05      	lsrs	r5, r0, #8
 8005130:	4b24      	ldr	r3, [pc, #144]	@ (80051c4 <HAL_SD_InitCard+0xc4>)
 8005132:	fba3 3505 	umull	r3, r5, r3, r5
 8005136:	092d      	lsrs	r5, r5, #4
 8005138:	9507      	str	r5, [sp, #28]
  (void)SDMMC_Init(hsd->Instance, Init);
 800513a:	ab08      	add	r3, sp, #32
 800513c:	e913 0003 	ldmdb	r3, {r0, r1}
 8005140:	e88d 0003 	stmia.w	sp, {r0, r1}
 8005144:	ab03      	add	r3, sp, #12
 8005146:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005148:	6820      	ldr	r0, [r4, #0]
 800514a:	f001 fa17 	bl	800657c <SDMMC_Init>
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800514e:	6820      	ldr	r0, [r4, #0]
 8005150:	f001 fa2f 	bl	80065b2 <SDMMC_PowerState_ON>
  if (Init.ClockDiv != 0U)
 8005154:	4b1c      	ldr	r3, [pc, #112]	@ (80051c8 <HAL_SD_InitCard+0xc8>)
 8005156:	429e      	cmp	r6, r3
 8005158:	d902      	bls.n	8005160 <HAL_SD_InitCard+0x60>
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 800515a:	006d      	lsls	r5, r5, #1
 800515c:	fbb6 f6f5 	udiv	r6, r6, r5
  if (sdmmc_clk != 0U)
 8005160:	b95e      	cbnz	r6, 800517a <HAL_SD_InitCard+0x7a>
  errorstate = SD_PowerON(hsd);
 8005162:	4620      	mov	r0, r4
 8005164:	f7ff fca4 	bl	8004ab0 <SD_PowerON>
  if (errorstate != HAL_SD_ERROR_NONE)
 8005168:	4602      	mov	r2, r0
 800516a:	b168      	cbz	r0, 8005188 <HAL_SD_InitCard+0x88>
    hsd->State = HAL_SD_STATE_READY;
 800516c:	2001      	movs	r0, #1
 800516e:	f884 0030 	strb.w	r0, [r4, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 8005172:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005174:	4313      	orrs	r3, r2
 8005176:	6363      	str	r3, [r4, #52]	@ 0x34
    return HAL_ERROR;
 8005178:	e7d6      	b.n	8005128 <HAL_SD_InitCard+0x28>
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 800517a:	4814      	ldr	r0, [pc, #80]	@ (80051cc <HAL_SD_InitCard+0xcc>)
 800517c:	fbb0 f0f6 	udiv	r0, r0, r6
 8005180:	3001      	adds	r0, #1
 8005182:	f7fb fc77 	bl	8000a74 <HAL_Delay>
 8005186:	e7ec      	b.n	8005162 <HAL_SD_InitCard+0x62>
  errorstate = SD_InitCard(hsd);
 8005188:	4620      	mov	r0, r4
 800518a:	f7ff ff3b 	bl	8005004 <SD_InitCard>
  if (errorstate != HAL_SD_ERROR_NONE)
 800518e:	4602      	mov	r2, r0
 8005190:	b130      	cbz	r0, 80051a0 <HAL_SD_InitCard+0xa0>
    hsd->State = HAL_SD_STATE_READY;
 8005192:	2001      	movs	r0, #1
 8005194:	f884 0030 	strb.w	r0, [r4, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 8005198:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800519a:	4313      	orrs	r3, r2
 800519c:	6363      	str	r3, [r4, #52]	@ 0x34
    return HAL_ERROR;
 800519e:	e7c3      	b.n	8005128 <HAL_SD_InitCard+0x28>
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80051a0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80051a4:	6820      	ldr	r0, [r4, #0]
 80051a6:	f001 fafd 	bl	80067a4 <SDMMC_CmdBlockLength>
  if (errorstate != HAL_SD_ERROR_NONE)
 80051aa:	b908      	cbnz	r0, 80051b0 <HAL_SD_InitCard+0xb0>
  return HAL_OK;
 80051ac:	2000      	movs	r0, #0
 80051ae:	e7bb      	b.n	8005128 <HAL_SD_InitCard+0x28>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80051b0:	6823      	ldr	r3, [r4, #0]
 80051b2:	4907      	ldr	r1, [pc, #28]	@ (80051d0 <HAL_SD_InitCard+0xd0>)
 80051b4:	6399      	str	r1, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 80051b6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80051b8:	4303      	orrs	r3, r0
 80051ba:	6363      	str	r3, [r4, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 80051bc:	2001      	movs	r0, #1
 80051be:	f884 0030 	strb.w	r0, [r4, #48]	@ 0x30
    return HAL_ERROR;
 80051c2:	e7b1      	b.n	8005128 <HAL_SD_InitCard+0x28>
 80051c4:	014f8b59 	.word	0x014f8b59
 80051c8:	000c34ff 	.word	0x000c34ff
 80051cc:	00012110 	.word	0x00012110
 80051d0:	1fe00fff 	.word	0x1fe00fff

080051d4 <HAL_SD_GetCardStatus>:
{
 80051d4:	b530      	push	{r4, r5, lr}
 80051d6:	b091      	sub	sp, #68	@ 0x44
  if (hsd->State == HAL_SD_STATE_BUSY)
 80051d8:	f890 3030 	ldrb.w	r3, [r0, #48]	@ 0x30
 80051dc:	2b03      	cmp	r3, #3
 80051de:	d059      	beq.n	8005294 <HAL_SD_GetCardStatus+0xc0>
 80051e0:	4604      	mov	r4, r0
 80051e2:	460d      	mov	r5, r1
  errorstate = SD_SendSDStatus(hsd, sd_status);
 80051e4:	4669      	mov	r1, sp
 80051e6:	f7ff fcc5 	bl	8004b74 <SD_SendSDStatus>
  if (errorstate != HAL_SD_ERROR_NONE)
 80051ea:	b1b8      	cbz	r0, 800521c <HAL_SD_GetCardStatus+0x48>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80051ec:	6823      	ldr	r3, [r4, #0]
 80051ee:	492b      	ldr	r1, [pc, #172]	@ (800529c <HAL_SD_GetCardStatus+0xc8>)
 80051f0:	6399      	str	r1, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 80051f2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80051f4:	4303      	orrs	r3, r0
 80051f6:	6363      	str	r3, [r4, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 80051f8:	2501      	movs	r5, #1
 80051fa:	f884 5030 	strb.w	r5, [r4, #48]	@ 0x30
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80051fe:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005202:	6820      	ldr	r0, [r4, #0]
 8005204:	f001 face 	bl	80067a4 <SDMMC_CmdBlockLength>
  if (errorstate != HAL_SD_ERROR_NONE)
 8005208:	2800      	cmp	r0, #0
 800520a:	d044      	beq.n	8005296 <HAL_SD_GetCardStatus+0xc2>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800520c:	6822      	ldr	r2, [r4, #0]
 800520e:	4923      	ldr	r1, [pc, #140]	@ (800529c <HAL_SD_GetCardStatus+0xc8>)
 8005210:	6391      	str	r1, [r2, #56]	@ 0x38
    hsd->ErrorCode = errorstate;
 8005212:	6360      	str	r0, [r4, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8005214:	2501      	movs	r5, #1
 8005216:	f884 5030 	strb.w	r5, [r4, #48]	@ 0x30
    status = HAL_ERROR;
 800521a:	e03c      	b.n	8005296 <HAL_SD_GetCardStatus+0xc2>
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800521c:	9a00      	ldr	r2, [sp, #0]
 800521e:	f3c2 1381 	ubfx	r3, r2, #6, #2
 8005222:	702b      	strb	r3, [r5, #0]
    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 8005224:	f3c2 1340 	ubfx	r3, r2, #5, #1
 8005228:	706b      	strb	r3, [r5, #1]
    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800522a:	0a13      	lsrs	r3, r2, #8
 800522c:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005230:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8005234:	b29b      	uxth	r3, r3
 8005236:	806b      	strh	r3, [r5, #2]
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8005238:	9a01      	ldr	r2, [sp, #4]
 800523a:	0213      	lsls	r3, r2, #8
 800523c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8005240:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 8005244:	0a11      	lsrs	r1, r2, #8
 8005246:	f401 417f 	and.w	r1, r1, #65280	@ 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800524a:	430b      	orrs	r3, r1
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800524c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8005250:	606b      	str	r3, [r5, #4]
    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 8005252:	9b02      	ldr	r3, [sp, #8]
 8005254:	b2da      	uxtb	r2, r3
 8005256:	722a      	strb	r2, [r5, #8]
    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 8005258:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800525c:	726a      	strb	r2, [r5, #9]
    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800525e:	f3c3 5203 	ubfx	r2, r3, #20, #4
 8005262:	72aa      	strb	r2, [r5, #10]
    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 8005264:	0c1b      	lsrs	r3, r3, #16
 8005266:	9a03      	ldr	r2, [sp, #12]
 8005268:	b2d1      	uxtb	r1, r2
 800526a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800526e:	430b      	orrs	r3, r1
 8005270:	81ab      	strh	r3, [r5, #12]
    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 8005272:	f3c2 2385 	ubfx	r3, r2, #10, #6
 8005276:	73ab      	strb	r3, [r5, #14]
    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 8005278:	f3c2 2301 	ubfx	r3, r2, #8, #2
 800527c:	73eb      	strb	r3, [r5, #15]
    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 800527e:	f3c2 1303 	ubfx	r3, r2, #4, #4
 8005282:	742b      	strb	r3, [r5, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 8005284:	f002 020f 	and.w	r2, r2, #15
 8005288:	746a      	strb	r2, [r5, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 800528a:	f89d 3013 	ldrb.w	r3, [sp, #19]
 800528e:	74ab      	strb	r3, [r5, #18]
  HAL_StatusTypeDef status = HAL_OK;
 8005290:	2500      	movs	r5, #0
 8005292:	e7b4      	b.n	80051fe <HAL_SD_GetCardStatus+0x2a>
    return HAL_ERROR;
 8005294:	2501      	movs	r5, #1
}
 8005296:	4628      	mov	r0, r5
 8005298:	b011      	add	sp, #68	@ 0x44
 800529a:	bd30      	pop	{r4, r5, pc}
 800529c:	1fe00fff 	.word	0x1fe00fff

080052a0 <HAL_SD_ConfigWideBusOperation>:
{
 80052a0:	b530      	push	{r4, r5, lr}
 80052a2:	b089      	sub	sp, #36	@ 0x24
 80052a4:	4604      	mov	r4, r0
 80052a6:	460d      	mov	r5, r1
  hsd->State = HAL_SD_STATE_BUSY;
 80052a8:	2303      	movs	r3, #3
 80052aa:	f880 3030 	strb.w	r3, [r0, #48]	@ 0x30
  if (hsd->SdCard.CardType != CARD_SECURED)
 80052ae:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 80052b0:	2b03      	cmp	r3, #3
 80052b2:	d01c      	beq.n	80052ee <HAL_SD_ConfigWideBusOperation+0x4e>
    if (WideMode == SDMMC_BUS_WIDE_8B)
 80052b4:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 80052b8:	d008      	beq.n	80052cc <HAL_SD_ConfigWideBusOperation+0x2c>
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 80052ba:	f5b1 4f80 	cmp.w	r1, #16384	@ 0x4000
 80052be:	d00a      	beq.n	80052d6 <HAL_SD_ConfigWideBusOperation+0x36>
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 80052c0:	b179      	cbz	r1, 80052e2 <HAL_SD_ConfigWideBusOperation+0x42>
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80052c2:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80052c4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80052c8:	6343      	str	r3, [r0, #52]	@ 0x34
 80052ca:	e014      	b.n	80052f6 <HAL_SD_ConfigWideBusOperation+0x56>
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80052cc:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80052ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80052d2:	6343      	str	r3, [r0, #52]	@ 0x34
 80052d4:	e00f      	b.n	80052f6 <HAL_SD_ConfigWideBusOperation+0x56>
      errorstate = SD_WideBus_Enable(hsd);
 80052d6:	f7ff fd55 	bl	8004d84 <SD_WideBus_Enable>
      hsd->ErrorCode |= errorstate;
 80052da:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80052dc:	4303      	orrs	r3, r0
 80052de:	6363      	str	r3, [r4, #52]	@ 0x34
 80052e0:	e009      	b.n	80052f6 <HAL_SD_ConfigWideBusOperation+0x56>
      errorstate = SD_WideBus_Disable(hsd);
 80052e2:	f7ff fd76 	bl	8004dd2 <SD_WideBus_Disable>
      hsd->ErrorCode |= errorstate;
 80052e6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80052e8:	4303      	orrs	r3, r0
 80052ea:	6363      	str	r3, [r4, #52]	@ 0x34
 80052ec:	e003      	b.n	80052f6 <HAL_SD_ConfigWideBusOperation+0x56>
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80052ee:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80052f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80052f4:	6343      	str	r3, [r0, #52]	@ 0x34
  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80052f6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80052f8:	b1b3      	cbz	r3, 8005328 <HAL_SD_ConfigWideBusOperation+0x88>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80052fa:	6823      	ldr	r3, [r4, #0]
 80052fc:	4a3a      	ldr	r2, [pc, #232]	@ (80053e8 <HAL_SD_ConfigWideBusOperation+0x148>)
 80052fe:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 8005300:	2501      	movs	r5, #1
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8005302:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005306:	6820      	ldr	r0, [r4, #0]
 8005308:	f001 fa4c 	bl	80067a4 <SDMMC_CmdBlockLength>
  if (errorstate != HAL_SD_ERROR_NONE)
 800530c:	b130      	cbz	r0, 800531c <HAL_SD_ConfigWideBusOperation+0x7c>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800530e:	6823      	ldr	r3, [r4, #0]
 8005310:	4935      	ldr	r1, [pc, #212]	@ (80053e8 <HAL_SD_ConfigWideBusOperation+0x148>)
 8005312:	6399      	str	r1, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8005314:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005316:	4303      	orrs	r3, r0
 8005318:	6363      	str	r3, [r4, #52]	@ 0x34
    status = HAL_ERROR;
 800531a:	2501      	movs	r5, #1
  hsd->State = HAL_SD_STATE_READY;
 800531c:	2301      	movs	r3, #1
 800531e:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
}
 8005322:	4628      	mov	r0, r5
 8005324:	b009      	add	sp, #36	@ 0x24
 8005326:	bd30      	pop	{r4, r5, pc}
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 8005328:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 800532c:	2100      	movs	r1, #0
 800532e:	f7ff f851 	bl	80043d4 <HAL_RCCEx_GetPeriphCLKFreq>
    if (sdmmc_clk != 0U)
 8005332:	4602      	mov	r2, r0
 8005334:	2800      	cmp	r0, #0
 8005336:	d050      	beq.n	80053da <HAL_SD_ConfigWideBusOperation+0x13a>
      Init.ClockEdge           = hsd->Init.ClockEdge;
 8005338:	6863      	ldr	r3, [r4, #4]
 800533a:	9303      	str	r3, [sp, #12]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800533c:	68a3      	ldr	r3, [r4, #8]
 800533e:	9304      	str	r3, [sp, #16]
      Init.BusWide             = WideMode;
 8005340:	9505      	str	r5, [sp, #20]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8005342:	6923      	ldr	r3, [r4, #16]
 8005344:	9306      	str	r3, [sp, #24]
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 8005346:	6961      	ldr	r1, [r4, #20]
 8005348:	4b28      	ldr	r3, [pc, #160]	@ (80053ec <HAL_SD_ConfigWideBusOperation+0x14c>)
 800534a:	fba3 0302 	umull	r0, r3, r3, r2
 800534e:	0e18      	lsrs	r0, r3, #24
 8005350:	ebb1 6f13 	cmp.w	r1, r3, lsr #24
 8005354:	d30c      	bcc.n	8005370 <HAL_SD_ConfigWideBusOperation+0xd0>
        Init.ClockDiv = hsd->Init.ClockDiv;
 8005356:	9107      	str	r1, [sp, #28]
      (void)SDMMC_Init(hsd->Instance, Init);
 8005358:	ab08      	add	r3, sp, #32
 800535a:	e913 0003 	ldmdb	r3, {r0, r1}
 800535e:	e88d 0003 	stmia.w	sp, {r0, r1}
 8005362:	ab03      	add	r3, sp, #12
 8005364:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005366:	6820      	ldr	r0, [r4, #0]
 8005368:	f001 f908 	bl	800657c <SDMMC_Init>
  HAL_StatusTypeDef status = HAL_OK;
 800536c:	2500      	movs	r5, #0
 800536e:	e7c8      	b.n	8005302 <HAL_SD_ConfigWideBusOperation+0x62>
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 8005370:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005372:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005376:	d008      	beq.n	800538a <HAL_SD_ConfigWideBusOperation+0xea>
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 8005378:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800537c:	d007      	beq.n	800538e <HAL_SD_ConfigWideBusOperation+0xee>
        if (hsd->Init.ClockDiv == 0U)
 800537e:	bb11      	cbnz	r1, 80053c6 <HAL_SD_ConfigWideBusOperation+0x126>
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 8005380:	4b1b      	ldr	r3, [pc, #108]	@ (80053f0 <HAL_SD_ConfigWideBusOperation+0x150>)
 8005382:	429a      	cmp	r2, r3
 8005384:	d91d      	bls.n	80053c2 <HAL_SD_ConfigWideBusOperation+0x122>
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 8005386:	9007      	str	r0, [sp, #28]
 8005388:	e7e6      	b.n	8005358 <HAL_SD_ConfigWideBusOperation+0xb8>
        Init.ClockDiv = hsd->Init.ClockDiv;
 800538a:	9107      	str	r1, [sp, #28]
 800538c:	e7e4      	b.n	8005358 <HAL_SD_ConfigWideBusOperation+0xb8>
        if (hsd->Init.ClockDiv == 0U)
 800538e:	b951      	cbnz	r1, 80053a6 <HAL_SD_ConfigWideBusOperation+0x106>
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 8005390:	4b18      	ldr	r3, [pc, #96]	@ (80053f4 <HAL_SD_ConfigWideBusOperation+0x154>)
 8005392:	429a      	cmp	r2, r3
 8005394:	d905      	bls.n	80053a2 <HAL_SD_ConfigWideBusOperation+0x102>
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 8005396:	4b15      	ldr	r3, [pc, #84]	@ (80053ec <HAL_SD_ConfigWideBusOperation+0x14c>)
 8005398:	fba3 2302 	umull	r2, r3, r3, r2
 800539c:	0e5b      	lsrs	r3, r3, #25
 800539e:	9307      	str	r3, [sp, #28]
 80053a0:	e7da      	b.n	8005358 <HAL_SD_ConfigWideBusOperation+0xb8>
            Init.ClockDiv = hsd->Init.ClockDiv;
 80053a2:	9107      	str	r1, [sp, #28]
 80053a4:	e7d8      	b.n	8005358 <HAL_SD_ConfigWideBusOperation+0xb8>
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 80053a6:	004b      	lsls	r3, r1, #1
 80053a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80053ac:	4811      	ldr	r0, [pc, #68]	@ (80053f4 <HAL_SD_ConfigWideBusOperation+0x154>)
 80053ae:	4283      	cmp	r3, r0
 80053b0:	d905      	bls.n	80053be <HAL_SD_ConfigWideBusOperation+0x11e>
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 80053b2:	4b0e      	ldr	r3, [pc, #56]	@ (80053ec <HAL_SD_ConfigWideBusOperation+0x14c>)
 80053b4:	fba3 2302 	umull	r2, r3, r3, r2
 80053b8:	0e5b      	lsrs	r3, r3, #25
 80053ba:	9307      	str	r3, [sp, #28]
 80053bc:	e7cc      	b.n	8005358 <HAL_SD_ConfigWideBusOperation+0xb8>
            Init.ClockDiv = hsd->Init.ClockDiv;
 80053be:	9107      	str	r1, [sp, #28]
 80053c0:	e7ca      	b.n	8005358 <HAL_SD_ConfigWideBusOperation+0xb8>
            Init.ClockDiv = hsd->Init.ClockDiv;
 80053c2:	9107      	str	r1, [sp, #28]
 80053c4:	e7c8      	b.n	8005358 <HAL_SD_ConfigWideBusOperation+0xb8>
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 80053c6:	004b      	lsls	r3, r1, #1
 80053c8:	fbb2 f2f3 	udiv	r2, r2, r3
 80053cc:	4b08      	ldr	r3, [pc, #32]	@ (80053f0 <HAL_SD_ConfigWideBusOperation+0x150>)
 80053ce:	429a      	cmp	r2, r3
 80053d0:	d901      	bls.n	80053d6 <HAL_SD_ConfigWideBusOperation+0x136>
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 80053d2:	9007      	str	r0, [sp, #28]
 80053d4:	e7c0      	b.n	8005358 <HAL_SD_ConfigWideBusOperation+0xb8>
            Init.ClockDiv = hsd->Init.ClockDiv;
 80053d6:	9107      	str	r1, [sp, #28]
 80053d8:	e7be      	b.n	8005358 <HAL_SD_ConfigWideBusOperation+0xb8>
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 80053da:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80053dc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80053e0:	6363      	str	r3, [r4, #52]	@ 0x34
      status = HAL_ERROR;
 80053e2:	2501      	movs	r5, #1
 80053e4:	e78d      	b.n	8005302 <HAL_SD_ConfigWideBusOperation+0x62>
 80053e6:	bf00      	nop
 80053e8:	1fe00fff 	.word	0x1fe00fff
 80053ec:	55e63b89 	.word	0x55e63b89
 80053f0:	017d7840 	.word	0x017d7840
 80053f4:	02faf080 	.word	0x02faf080

080053f8 <HAL_SD_GetCardState>:
{
 80053f8:	b510      	push	{r4, lr}
 80053fa:	b082      	sub	sp, #8
 80053fc:	4604      	mov	r4, r0
  uint32_t resp1 = 0;
 80053fe:	2300      	movs	r3, #0
 8005400:	9301      	str	r3, [sp, #4]
  errorstate = SD_SendStatus(hsd, &resp1);
 8005402:	a901      	add	r1, sp, #4
 8005404:	f7ff fd0c 	bl	8004e20 <SD_SendStatus>
  if (errorstate != HAL_SD_ERROR_NONE)
 8005408:	b110      	cbz	r0, 8005410 <HAL_SD_GetCardState+0x18>
    hsd->ErrorCode |= errorstate;
 800540a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800540c:	4303      	orrs	r3, r0
 800540e:	6363      	str	r3, [r4, #52]	@ 0x34
}
 8005410:	9801      	ldr	r0, [sp, #4]
 8005412:	f3c0 2043 	ubfx	r0, r0, #9, #4
 8005416:	b002      	add	sp, #8
 8005418:	bd10      	pop	{r4, pc}

0800541a <HAL_SD_Init>:
{
 800541a:	b570      	push	{r4, r5, r6, lr}
 800541c:	b086      	sub	sp, #24
  if (hsd == NULL)
 800541e:	2800      	cmp	r0, #0
 8005420:	d054      	beq.n	80054cc <HAL_SD_Init+0xb2>
 8005422:	4604      	mov	r4, r0
  if (hsd->State == HAL_SD_STATE_RESET)
 8005424:	f890 3030 	ldrb.w	r3, [r0, #48]	@ 0x30
 8005428:	b153      	cbz	r3, 8005440 <HAL_SD_Init+0x26>
  hsd->State = HAL_SD_STATE_PROGRAMMING;
 800542a:	2304      	movs	r3, #4
 800542c:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8005430:	4620      	mov	r0, r4
 8005432:	f7ff fe65 	bl	8005100 <HAL_SD_InitCard>
 8005436:	b138      	cbz	r0, 8005448 <HAL_SD_Init+0x2e>
    return HAL_ERROR;
 8005438:	2501      	movs	r5, #1
}
 800543a:	4628      	mov	r0, r5
 800543c:	b006      	add	sp, #24
 800543e:	bd70      	pop	{r4, r5, r6, pc}
    hsd->Lock = HAL_UNLOCKED;
 8005440:	7603      	strb	r3, [r0, #24]
    HAL_SD_MspInit(hsd);
 8005442:	f7fc f831 	bl	80014a8 <HAL_SD_MspInit>
 8005446:	e7f0      	b.n	800542a <HAL_SD_Init+0x10>
  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 8005448:	a901      	add	r1, sp, #4
 800544a:	4620      	mov	r0, r4
 800544c:	f7ff fec2 	bl	80051d4 <HAL_SD_GetCardStatus>
 8005450:	2800      	cmp	r0, #0
 8005452:	d13d      	bne.n	80054d0 <HAL_SD_Init+0xb6>
  speedgrade = CardStatus.UhsSpeedGrade;
 8005454:	f89d 3014 	ldrb.w	r3, [sp, #20]
 8005458:	b2db      	uxtb	r3, r3
  unitsize = CardStatus.UhsAllocationUnitSize;
 800545a:	f89d 2015 	ldrb.w	r2, [sp, #21]
 800545e:	b2d2      	uxtb	r2, r2
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 8005460:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8005462:	2901      	cmp	r1, #1
 8005464:	d00b      	beq.n	800547e <HAL_SD_Init+0x64>
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8005466:	2901      	cmp	r1, #1
 8005468:	d00f      	beq.n	800548a <HAL_SD_Init+0x70>
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 800546a:	2300      	movs	r3, #0
 800546c:	65a3      	str	r3, [r4, #88]	@ 0x58
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 800546e:	68e1      	ldr	r1, [r4, #12]
 8005470:	4620      	mov	r0, r4
 8005472:	f7ff ff15 	bl	80052a0 <HAL_SD_ConfigWideBusOperation>
 8005476:	4605      	mov	r5, r0
 8005478:	b158      	cbz	r0, 8005492 <HAL_SD_Init+0x78>
    return HAL_ERROR;
 800547a:	2501      	movs	r5, #1
 800547c:	e7dd      	b.n	800543a <HAL_SD_Init+0x20>
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800547e:	4313      	orrs	r3, r2
 8005480:	d0f1      	beq.n	8005466 <HAL_SD_Init+0x4c>
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 8005482:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005486:	65a3      	str	r3, [r4, #88]	@ 0x58
 8005488:	e7f1      	b.n	800546e <HAL_SD_Init+0x54>
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 800548a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800548e:	65a3      	str	r3, [r4, #88]	@ 0x58
 8005490:	e7ed      	b.n	800546e <HAL_SD_Init+0x54>
  tickstart = HAL_GetTick();
 8005492:	f7fb fae9 	bl	8000a68 <HAL_GetTick>
 8005496:	4606      	mov	r6, r0
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 8005498:	4620      	mov	r0, r4
 800549a:	f7ff ffad 	bl	80053f8 <HAL_SD_GetCardState>
 800549e:	2804      	cmp	r0, #4
 80054a0:	d00d      	beq.n	80054be <HAL_SD_Init+0xa4>
    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 80054a2:	f7fb fae1 	bl	8000a68 <HAL_GetTick>
 80054a6:	1b80      	subs	r0, r0, r6
 80054a8:	f1b0 3fff 	cmp.w	r0, #4294967295
 80054ac:	d1f4      	bne.n	8005498 <HAL_SD_Init+0x7e>
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 80054ae:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80054b2:	6363      	str	r3, [r4, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 80054b4:	2301      	movs	r3, #1
 80054b6:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
      return HAL_TIMEOUT;
 80054ba:	2503      	movs	r5, #3
 80054bc:	e7bd      	b.n	800543a <HAL_SD_Init+0x20>
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80054be:	2300      	movs	r3, #0
 80054c0:	6363      	str	r3, [r4, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80054c2:	62e3      	str	r3, [r4, #44]	@ 0x2c
  hsd->State = HAL_SD_STATE_READY;
 80054c4:	2301      	movs	r3, #1
 80054c6:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
  return HAL_OK;
 80054ca:	e7b6      	b.n	800543a <HAL_SD_Init+0x20>
    return HAL_ERROR;
 80054cc:	2501      	movs	r5, #1
 80054ce:	e7b4      	b.n	800543a <HAL_SD_Init+0x20>
    return HAL_ERROR;
 80054d0:	2501      	movs	r5, #1
 80054d2:	e7b2      	b.n	800543a <HAL_SD_Init+0x20>

080054d4 <SPI_GetPacketSize>:
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80054d4:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 80054d6:	095b      	lsrs	r3, r3, #5
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 80054d8:	68c0      	ldr	r0, [r0, #12]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 80054da:	3008      	adds	r0, #8
 80054dc:	08c0      	lsrs	r0, r0, #3

  return data_size * fifo_threashold;
}
 80054de:	fb03 0000 	mla	r0, r3, r0, r0
 80054e2:	4770      	bx	lr

080054e4 <HAL_SPI_Init>:
  if (hspi == NULL)
 80054e4:	2800      	cmp	r0, #0
 80054e6:	f000 80b7 	beq.w	8005658 <HAL_SPI_Init+0x174>
{
 80054ea:	b570      	push	{r4, r5, r6, lr}
 80054ec:	4604      	mov	r4, r0
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80054ee:	2300      	movs	r3, #0
 80054f0:	6283      	str	r3, [r0, #40]	@ 0x28
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80054f2:	6805      	ldr	r5, [r0, #0]
 80054f4:	4b5c      	ldr	r3, [pc, #368]	@ (8005668 <HAL_SPI_Init+0x184>)
 80054f6:	4e5d      	ldr	r6, [pc, #372]	@ (800566c <HAL_SPI_Init+0x188>)
 80054f8:	429d      	cmp	r5, r3
 80054fa:	bf18      	it	ne
 80054fc:	42b5      	cmpne	r5, r6
 80054fe:	bf14      	ite	ne
 8005500:	2601      	movne	r6, #1
 8005502:	2600      	moveq	r6, #0
 8005504:	d007      	beq.n	8005516 <HAL_SPI_Init+0x32>
 8005506:	f5a3 4374 	sub.w	r3, r3, #62464	@ 0xf400
 800550a:	429d      	cmp	r5, r3
 800550c:	d003      	beq.n	8005516 <HAL_SPI_Init+0x32>
 800550e:	68c3      	ldr	r3, [r0, #12]
 8005510:	2b0f      	cmp	r3, #15
 8005512:	f200 80a3 	bhi.w	800565c <HAL_SPI_Init+0x178>
  packet_length = SPI_GetPacketSize(hspi);
 8005516:	4620      	mov	r0, r4
 8005518:	f7ff ffdc 	bl	80054d4 <SPI_GetPacketSize>
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800551c:	b12e      	cbz	r6, 800552a <HAL_SPI_Init+0x46>
 800551e:	4b54      	ldr	r3, [pc, #336]	@ (8005670 <HAL_SPI_Init+0x18c>)
 8005520:	429d      	cmp	r5, r3
 8005522:	d002      	beq.n	800552a <HAL_SPI_Init+0x46>
 8005524:	2808      	cmp	r0, #8
 8005526:	f200 809b 	bhi.w	8005660 <HAL_SPI_Init+0x17c>
 800552a:	4a4f      	ldr	r2, [pc, #316]	@ (8005668 <HAL_SPI_Init+0x184>)
 800552c:	4b4f      	ldr	r3, [pc, #316]	@ (800566c <HAL_SPI_Init+0x188>)
 800552e:	429d      	cmp	r5, r3
 8005530:	bf18      	it	ne
 8005532:	4295      	cmpne	r5, r2
 8005534:	d003      	beq.n	800553e <HAL_SPI_Init+0x5a>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8005536:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800553a:	429d      	cmp	r5, r3
 800553c:	d102      	bne.n	8005544 <HAL_SPI_Init+0x60>
 800553e:	2810      	cmp	r0, #16
 8005540:	f200 8090 	bhi.w	8005664 <HAL_SPI_Init+0x180>
  if (hspi->State == HAL_SPI_STATE_RESET)
 8005544:	f894 3081 	ldrb.w	r3, [r4, #129]	@ 0x81
 8005548:	b1f3      	cbz	r3, 8005588 <HAL_SPI_Init+0xa4>
  hspi->State = HAL_SPI_STATE_BUSY;
 800554a:	2302      	movs	r3, #2
 800554c:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
  __HAL_SPI_DISABLE(hspi);
 8005550:	6822      	ldr	r2, [r4, #0]
 8005552:	6813      	ldr	r3, [r2, #0]
 8005554:	f023 0301 	bic.w	r3, r3, #1
 8005558:	6013      	str	r3, [r2, #0]
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800555a:	6823      	ldr	r3, [r4, #0]
 800555c:	689a      	ldr	r2, [r3, #8]
 800555e:	f402 12f8 	and.w	r2, r2, #2031616	@ 0x1f0000
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8005562:	69a1      	ldr	r1, [r4, #24]
 8005564:	f1b1 6f80 	cmp.w	r1, #67108864	@ 0x4000000
 8005568:	d014      	beq.n	8005594 <HAL_SPI_Init+0xb0>
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800556a:	6863      	ldr	r3, [r4, #4]
 800556c:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8005570:	d023      	beq.n	80055ba <HAL_SPI_Init+0xd6>
 8005572:	68e3      	ldr	r3, [r4, #12]
 8005574:	2b06      	cmp	r3, #6
 8005576:	d920      	bls.n	80055ba <HAL_SPI_Init+0xd6>
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8005578:	6821      	ldr	r1, [r4, #0]
 800557a:	680b      	ldr	r3, [r1, #0]
 800557c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005580:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 8005582:	4303      	orrs	r3, r0
 8005584:	600b      	str	r3, [r1, #0]
 8005586:	e01d      	b.n	80055c4 <HAL_SPI_Init+0xe0>
    hspi->Lock = HAL_UNLOCKED;
 8005588:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
    HAL_SPI_MspInit(hspi);
 800558c:	4620      	mov	r0, r4
 800558e:	f7fb fff9 	bl	8001584 <HAL_SPI_MspInit>
 8005592:	e7da      	b.n	800554a <HAL_SPI_Init+0x66>
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8005594:	6861      	ldr	r1, [r4, #4]
 8005596:	f5b1 0f80 	cmp.w	r1, #4194304	@ 0x400000
 800559a:	d006      	beq.n	80055aa <HAL_SPI_Init+0xc6>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800559c:	2900      	cmp	r1, #0
 800559e:	d1e4      	bne.n	800556a <HAL_SPI_Init+0x86>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 80055a0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80055a2:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 80055a6:	d1e0      	bne.n	800556a <HAL_SPI_Init+0x86>
 80055a8:	e002      	b.n	80055b0 <HAL_SPI_Init+0xcc>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80055aa:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80055ac:	2800      	cmp	r0, #0
 80055ae:	d1f5      	bne.n	800559c <HAL_SPI_Init+0xb8>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 80055b0:	6819      	ldr	r1, [r3, #0]
 80055b2:	f441 5180 	orr.w	r1, r1, #4096	@ 0x1000
 80055b6:	6019      	str	r1, [r3, #0]
 80055b8:	e7d7      	b.n	800556a <HAL_SPI_Init+0x86>
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 80055ba:	6821      	ldr	r1, [r4, #0]
 80055bc:	680b      	ldr	r3, [r1, #0]
 80055be:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80055c2:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80055c4:	69e3      	ldr	r3, [r4, #28]
 80055c6:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80055c8:	430b      	orrs	r3, r1
 80055ca:	4313      	orrs	r3, r2
 80055cc:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 80055ce:	4313      	orrs	r3, r2
 80055d0:	68e1      	ldr	r1, [r4, #12]
 80055d2:	6822      	ldr	r2, [r4, #0]
 80055d4:	430b      	orrs	r3, r1
 80055d6:	6093      	str	r3, [r2, #8]
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 80055d8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80055da:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80055dc:	4313      	orrs	r3, r2
 80055de:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80055e0:	4313      	orrs	r3, r2
 80055e2:	69a2      	ldr	r2, [r4, #24]
 80055e4:	4313      	orrs	r3, r2
 80055e6:	6922      	ldr	r2, [r4, #16]
 80055e8:	4313      	orrs	r3, r2
 80055ea:	6962      	ldr	r2, [r4, #20]
 80055ec:	4313      	orrs	r3, r2
 80055ee:	6a22      	ldr	r2, [r4, #32]
 80055f0:	4313      	orrs	r3, r2
 80055f2:	6862      	ldr	r2, [r4, #4]
 80055f4:	4313      	orrs	r3, r2
 80055f6:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
 80055f8:	4313      	orrs	r3, r2
 80055fa:	68a2      	ldr	r2, [r4, #8]
 80055fc:	4313      	orrs	r3, r2
 80055fe:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8005600:	4313      	orrs	r3, r2
 8005602:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 8005604:	6822      	ldr	r2, [r4, #0]
 8005606:	430b      	orrs	r3, r1
 8005608:	60d3      	str	r3, [r2, #12]
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800560a:	6863      	ldr	r3, [r4, #4]
 800560c:	b96b      	cbnz	r3, 800562a <HAL_SPI_Init+0x146>
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800560e:	6822      	ldr	r2, [r4, #0]
 8005610:	6893      	ldr	r3, [r2, #8]
 8005612:	f423 53c0 	bic.w	r3, r3, #6144	@ 0x1800
 8005616:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800561a:	6093      	str	r3, [r2, #8]
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800561c:	6822      	ldr	r2, [r4, #0]
 800561e:	6893      	ldr	r3, [r2, #8]
 8005620:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005624:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005628:	6093      	str	r3, [r2, #8]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800562a:	6822      	ldr	r2, [r4, #0]
 800562c:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800562e:	f023 0301 	bic.w	r3, r3, #1
 8005632:	6513      	str	r3, [r2, #80]	@ 0x50
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8005634:	6863      	ldr	r3, [r4, #4]
 8005636:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 800563a:	d006      	beq.n	800564a <HAL_SPI_Init+0x166>
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800563c:	6822      	ldr	r2, [r4, #0]
 800563e:	68d3      	ldr	r3, [r2, #12]
 8005640:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005644:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 8005646:	430b      	orrs	r3, r1
 8005648:	60d3      	str	r3, [r2, #12]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800564a:	2000      	movs	r0, #0
 800564c:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8005650:	2301      	movs	r3, #1
 8005652:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
}
 8005656:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8005658:	2001      	movs	r0, #1
}
 800565a:	4770      	bx	lr
    return HAL_ERROR;
 800565c:	2001      	movs	r0, #1
 800565e:	e7fa      	b.n	8005656 <HAL_SPI_Init+0x172>
    return HAL_ERROR;
 8005660:	2001      	movs	r0, #1
 8005662:	e7f8      	b.n	8005656 <HAL_SPI_Init+0x172>
 8005664:	2001      	movs	r0, #1
 8005666:	e7f6      	b.n	8005656 <HAL_SPI_Init+0x172>
 8005668:	40013000 	.word	0x40013000
 800566c:	40003800 	.word	0x40003800
 8005670:	40003c00 	.word	0x40003c00

08005674 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005674:	b430      	push	{r4, r5}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005676:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005678:	6a04      	ldr	r4, [r0, #32]
 800567a:	f024 0410 	bic.w	r4, r4, #16
 800567e:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005680:	6984      	ldr	r4, [r0, #24]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005682:	f424 7c40 	bic.w	ip, r4, #768	@ 0x300
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005686:	ea4c 2c02 	orr.w	ip, ip, r2, lsl #8

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800568a:	f42c 4c70 	bic.w	ip, ip, #61440	@ 0xf000
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800568e:	031b      	lsls	r3, r3, #12
 8005690:	b29b      	uxth	r3, r3
 8005692:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005696:	f025 05a0 	bic.w	r5, r5, #160	@ 0xa0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800569a:	0109      	lsls	r1, r1, #4
 800569c:	f001 01a0 	and.w	r1, r1, #160	@ 0xa0
 80056a0:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80056a2:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80056a4:	6201      	str	r1, [r0, #32]
}
 80056a6:	bc30      	pop	{r4, r5}
 80056a8:	4770      	bx	lr

080056aa <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80056aa:	b430      	push	{r4, r5}
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80056ac:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80056ae:	6a04      	ldr	r4, [r0, #32]
 80056b0:	f424 7480 	bic.w	r4, r4, #256	@ 0x100
 80056b4:	6204      	str	r4, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 80056b6:	69c4      	ldr	r4, [r0, #28]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80056b8:	f024 0c03 	bic.w	ip, r4, #3
  tmpccmr2 |= TIM_ICSelection;
 80056bc:	ea4c 0c02 	orr.w	ip, ip, r2

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80056c0:	f02c 0cf0 	bic.w	ip, ip, #240	@ 0xf0
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80056c4:	011b      	lsls	r3, r3, #4
 80056c6:	b2db      	uxtb	r3, r3
 80056c8:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80056cc:	f425 6520 	bic.w	r5, r5, #2560	@ 0xa00
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80056d0:	0209      	lsls	r1, r1, #8
 80056d2:	f401 6120 	and.w	r1, r1, #2560	@ 0xa00
 80056d6:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80056d8:	61c3      	str	r3, [r0, #28]
  TIMx->CCER = tmpccer;
 80056da:	6201      	str	r1, [r0, #32]
}
 80056dc:	bc30      	pop	{r4, r5}
 80056de:	4770      	bx	lr

080056e0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80056e0:	b430      	push	{r4, r5}
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80056e2:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80056e4:	6a04      	ldr	r4, [r0, #32]
 80056e6:	f424 5480 	bic.w	r4, r4, #4096	@ 0x1000
 80056ea:	6204      	str	r4, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 80056ec:	69c4      	ldr	r4, [r0, #28]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80056ee:	f424 7c40 	bic.w	ip, r4, #768	@ 0x300
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80056f2:	ea4c 2c02 	orr.w	ip, ip, r2, lsl #8

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80056f6:	f42c 4c70 	bic.w	ip, ip, #61440	@ 0xf000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80056fa:	031b      	lsls	r3, r3, #12
 80056fc:	b29b      	uxth	r3, r3
 80056fe:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005702:	f425 4520 	bic.w	r5, r5, #40960	@ 0xa000
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005706:	0309      	lsls	r1, r1, #12
 8005708:	f401 4120 	and.w	r1, r1, #40960	@ 0xa000
 800570c:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800570e:	61c3      	str	r3, [r0, #28]
  TIMx->CCER = tmpccer ;
 8005710:	6201      	str	r1, [r0, #32]
}
 8005712:	bc30      	pop	{r4, r5}
 8005714:	4770      	bx	lr
	...

08005718 <TIM_Base_SetConfig>:
{
 8005718:	b470      	push	{r4, r5, r6}
  tmpcr1 = TIMx->CR1;
 800571a:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800571c:	4a39      	ldr	r2, [pc, #228]	@ (8005804 <TIM_Base_SetConfig+0xec>)
 800571e:	4290      	cmp	r0, r2
 8005720:	bf14      	ite	ne
 8005722:	2200      	movne	r2, #0
 8005724:	2201      	moveq	r2, #1
 8005726:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 800572a:	bf14      	ite	ne
 800572c:	4614      	movne	r4, r2
 800572e:	f042 0401 	orreq.w	r4, r2, #1
 8005732:	b9ac      	cbnz	r4, 8005760 <TIM_Base_SetConfig+0x48>
 8005734:	4d34      	ldr	r5, [pc, #208]	@ (8005808 <TIM_Base_SetConfig+0xf0>)
 8005736:	42a8      	cmp	r0, r5
 8005738:	bf14      	ite	ne
 800573a:	2500      	movne	r5, #0
 800573c:	2501      	moveq	r5, #1
 800573e:	4e33      	ldr	r6, [pc, #204]	@ (800580c <TIM_Base_SetConfig+0xf4>)
 8005740:	42b0      	cmp	r0, r6
 8005742:	d00d      	beq.n	8005760 <TIM_Base_SetConfig+0x48>
 8005744:	b965      	cbnz	r5, 8005760 <TIM_Base_SetConfig+0x48>
 8005746:	f105 4580 	add.w	r5, r5, #1073741824	@ 0x40000000
 800574a:	f505 3582 	add.w	r5, r5, #66560	@ 0x10400
 800574e:	42a8      	cmp	r0, r5
 8005750:	bf14      	ite	ne
 8005752:	2500      	movne	r5, #0
 8005754:	2501      	moveq	r5, #1
 8005756:	f506 6600 	add.w	r6, r6, #2048	@ 0x800
 800575a:	42b0      	cmp	r0, r6
 800575c:	d000      	beq.n	8005760 <TIM_Base_SetConfig+0x48>
 800575e:	b11d      	cbz	r5, 8005768 <TIM_Base_SetConfig+0x50>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005760:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8005764:	684d      	ldr	r5, [r1, #4]
 8005766:	432b      	orrs	r3, r5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005768:	bb14      	cbnz	r4, 80057b0 <TIM_Base_SetConfig+0x98>
 800576a:	4c27      	ldr	r4, [pc, #156]	@ (8005808 <TIM_Base_SetConfig+0xf0>)
 800576c:	42a0      	cmp	r0, r4
 800576e:	bf14      	ite	ne
 8005770:	2400      	movne	r4, #0
 8005772:	2401      	moveq	r4, #1
 8005774:	4d25      	ldr	r5, [pc, #148]	@ (800580c <TIM_Base_SetConfig+0xf4>)
 8005776:	42a8      	cmp	r0, r5
 8005778:	d01a      	beq.n	80057b0 <TIM_Base_SetConfig+0x98>
 800577a:	b9cc      	cbnz	r4, 80057b0 <TIM_Base_SetConfig+0x98>
 800577c:	f104 4480 	add.w	r4, r4, #1073741824	@ 0x40000000
 8005780:	f504 3482 	add.w	r4, r4, #66560	@ 0x10400
 8005784:	42a0      	cmp	r0, r4
 8005786:	bf14      	ite	ne
 8005788:	2400      	movne	r4, #0
 800578a:	2401      	moveq	r4, #1
 800578c:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8005790:	42a8      	cmp	r0, r5
 8005792:	d00d      	beq.n	80057b0 <TIM_Base_SetConfig+0x98>
 8005794:	b964      	cbnz	r4, 80057b0 <TIM_Base_SetConfig+0x98>
 8005796:	4c1e      	ldr	r4, [pc, #120]	@ (8005810 <TIM_Base_SetConfig+0xf8>)
 8005798:	42a0      	cmp	r0, r4
 800579a:	bf14      	ite	ne
 800579c:	2400      	movne	r4, #0
 800579e:	2401      	moveq	r4, #1
 80057a0:	f505 359a 	add.w	r5, r5, #78848	@ 0x13400
 80057a4:	42a8      	cmp	r0, r5
 80057a6:	d003      	beq.n	80057b0 <TIM_Base_SetConfig+0x98>
 80057a8:	b914      	cbnz	r4, 80057b0 <TIM_Base_SetConfig+0x98>
 80057aa:	4c1a      	ldr	r4, [pc, #104]	@ (8005814 <TIM_Base_SetConfig+0xfc>)
 80057ac:	42a0      	cmp	r0, r4
 80057ae:	d103      	bne.n	80057b8 <TIM_Base_SetConfig+0xa0>
    tmpcr1 &= ~TIM_CR1_CKD;
 80057b0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80057b4:	68cc      	ldr	r4, [r1, #12]
 80057b6:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80057b8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80057bc:	694c      	ldr	r4, [r1, #20]
 80057be:	4323      	orrs	r3, r4
  TIMx->ARR = (uint32_t)Structure->Period ;
 80057c0:	688c      	ldr	r4, [r1, #8]
 80057c2:	62c4      	str	r4, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80057c4:	680c      	ldr	r4, [r1, #0]
 80057c6:	6284      	str	r4, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80057c8:	4c13      	ldr	r4, [pc, #76]	@ (8005818 <TIM_Base_SetConfig+0x100>)
 80057ca:	42a0      	cmp	r0, r4
 80057cc:	bf08      	it	eq
 80057ce:	f042 0201 	orreq.w	r2, r2, #1
 80057d2:	b962      	cbnz	r2, 80057ee <TIM_Base_SetConfig+0xd6>
 80057d4:	4a0e      	ldr	r2, [pc, #56]	@ (8005810 <TIM_Base_SetConfig+0xf8>)
 80057d6:	4290      	cmp	r0, r2
 80057d8:	bf14      	ite	ne
 80057da:	2200      	movne	r2, #0
 80057dc:	2201      	moveq	r2, #1
 80057de:	f504 5470 	add.w	r4, r4, #15360	@ 0x3c00
 80057e2:	42a0      	cmp	r0, r4
 80057e4:	d003      	beq.n	80057ee <TIM_Base_SetConfig+0xd6>
 80057e6:	b912      	cbnz	r2, 80057ee <TIM_Base_SetConfig+0xd6>
 80057e8:	4a0a      	ldr	r2, [pc, #40]	@ (8005814 <TIM_Base_SetConfig+0xfc>)
 80057ea:	4290      	cmp	r0, r2
 80057ec:	d101      	bne.n	80057f2 <TIM_Base_SetConfig+0xda>
    TIMx->RCR = Structure->RepetitionCounter;
 80057ee:	690a      	ldr	r2, [r1, #16]
 80057f0:	6302      	str	r2, [r0, #48]	@ 0x30
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80057f2:	6802      	ldr	r2, [r0, #0]
 80057f4:	f042 0204 	orr.w	r2, r2, #4
 80057f8:	6002      	str	r2, [r0, #0]
  TIMx->EGR = TIM_EGR_UG;
 80057fa:	2201      	movs	r2, #1
 80057fc:	6142      	str	r2, [r0, #20]
  TIMx->CR1 = tmpcr1;
 80057fe:	6003      	str	r3, [r0, #0]
}
 8005800:	bc70      	pop	{r4, r5, r6}
 8005802:	4770      	bx	lr
 8005804:	40010000 	.word	0x40010000
 8005808:	40000800 	.word	0x40000800
 800580c:	40000400 	.word	0x40000400
 8005810:	40014400 	.word	0x40014400
 8005814:	40014800 	.word	0x40014800
 8005818:	40010400 	.word	0x40010400

0800581c <HAL_TIM_IC_Init>:
  if (htim == NULL)
 800581c:	b360      	cbz	r0, 8005878 <HAL_TIM_IC_Init+0x5c>
{
 800581e:	b510      	push	{r4, lr}
 8005820:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8005822:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8005826:	b313      	cbz	r3, 800586e <HAL_TIM_IC_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8005828:	2302      	movs	r3, #2
 800582a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800582e:	4621      	mov	r1, r4
 8005830:	f851 0b04 	ldr.w	r0, [r1], #4
 8005834:	f7ff ff70 	bl	8005718 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005838:	2301      	movs	r3, #1
 800583a:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800583e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8005842:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8005846:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800584a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 800584e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005852:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005856:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800585a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800585e:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8005862:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8005866:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 800586a:	2000      	movs	r0, #0
}
 800586c:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800586e:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_IC_MspInit(htim);
 8005872:	f7fb ff65 	bl	8001740 <HAL_TIM_IC_MspInit>
 8005876:	e7d7      	b.n	8005828 <HAL_TIM_IC_Init+0xc>
    return HAL_ERROR;
 8005878:	2001      	movs	r0, #1
}
 800587a:	4770      	bx	lr

0800587c <TIM_TI1_SetConfig>:
{
 800587c:	b470      	push	{r4, r5, r6}
 800587e:	4694      	mov	ip, r2
  tmpccer = TIMx->CCER;
 8005880:	6a06      	ldr	r6, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005882:	6a04      	ldr	r4, [r0, #32]
 8005884:	f024 0401 	bic.w	r4, r4, #1
 8005888:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800588a:	6984      	ldr	r4, [r0, #24]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800588c:	4d1d      	ldr	r5, [pc, #116]	@ (8005904 <TIM_TI1_SetConfig+0x88>)
 800588e:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8005892:	bf18      	it	ne
 8005894:	42a8      	cmpne	r0, r5
 8005896:	d023      	beq.n	80058e0 <TIM_TI1_SetConfig+0x64>
 8005898:	4a1b      	ldr	r2, [pc, #108]	@ (8005908 <TIM_TI1_SetConfig+0x8c>)
 800589a:	4290      	cmp	r0, r2
 800589c:	bf14      	ite	ne
 800589e:	2200      	movne	r2, #0
 80058a0:	2201      	moveq	r2, #1
 80058a2:	f5a5 457c 	sub.w	r5, r5, #64512	@ 0xfc00
 80058a6:	42a8      	cmp	r0, r5
 80058a8:	d01a      	beq.n	80058e0 <TIM_TI1_SetConfig+0x64>
 80058aa:	b9ca      	cbnz	r2, 80058e0 <TIM_TI1_SetConfig+0x64>
 80058ac:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 80058b0:	f502 3282 	add.w	r2, r2, #66560	@ 0x10400
 80058b4:	4290      	cmp	r0, r2
 80058b6:	bf14      	ite	ne
 80058b8:	2200      	movne	r2, #0
 80058ba:	2201      	moveq	r2, #1
 80058bc:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 80058c0:	42a8      	cmp	r0, r5
 80058c2:	d00d      	beq.n	80058e0 <TIM_TI1_SetConfig+0x64>
 80058c4:	b962      	cbnz	r2, 80058e0 <TIM_TI1_SetConfig+0x64>
 80058c6:	4a11      	ldr	r2, [pc, #68]	@ (800590c <TIM_TI1_SetConfig+0x90>)
 80058c8:	4290      	cmp	r0, r2
 80058ca:	bf14      	ite	ne
 80058cc:	2200      	movne	r2, #0
 80058ce:	2201      	moveq	r2, #1
 80058d0:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 80058d4:	42a8      	cmp	r0, r5
 80058d6:	d003      	beq.n	80058e0 <TIM_TI1_SetConfig+0x64>
 80058d8:	b912      	cbnz	r2, 80058e0 <TIM_TI1_SetConfig+0x64>
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80058da:	f044 0201 	orr.w	r2, r4, #1
 80058de:	e003      	b.n	80058e8 <TIM_TI1_SetConfig+0x6c>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80058e0:	f024 0203 	bic.w	r2, r4, #3
    tmpccmr1 |= TIM_ICSelection;
 80058e4:	ea42 020c 	orr.w	r2, r2, ip
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80058e8:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80058ec:	011b      	lsls	r3, r3, #4
 80058ee:	b2db      	uxtb	r3, r3
 80058f0:	4313      	orrs	r3, r2
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80058f2:	f026 020a 	bic.w	r2, r6, #10
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80058f6:	f001 010a 	and.w	r1, r1, #10
 80058fa:	4311      	orrs	r1, r2
  TIMx->CCMR1 = tmpccmr1;
 80058fc:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80058fe:	6201      	str	r1, [r0, #32]
}
 8005900:	bc70      	pop	{r4, r5, r6}
 8005902:	4770      	bx	lr
 8005904:	40010000 	.word	0x40010000
 8005908:	40000800 	.word	0x40000800
 800590c:	40014000 	.word	0x40014000

08005910 <HAL_TIM_IC_ConfigChannel>:
{
 8005910:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8005912:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8005916:	2b01      	cmp	r3, #1
 8005918:	d05e      	beq.n	80059d8 <HAL_TIM_IC_ConfigChannel+0xc8>
 800591a:	4604      	mov	r4, r0
 800591c:	460d      	mov	r5, r1
 800591e:	2301      	movs	r3, #1
 8005920:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  if (Channel == TIM_CHANNEL_1)
 8005924:	2a0c      	cmp	r2, #12
 8005926:	d852      	bhi.n	80059ce <HAL_TIM_IC_ConfigChannel+0xbe>
 8005928:	e8df f002 	tbb	[pc, r2]
 800592c:	51515107 	.word	0x51515107
 8005930:	51515119 	.word	0x51515119
 8005934:	5151512c 	.word	0x5151512c
 8005938:	3e          	.byte	0x3e
 8005939:	00          	.byte	0x00
    TIM_TI1_SetConfig(htim->Instance,
 800593a:	68cb      	ldr	r3, [r1, #12]
 800593c:	684a      	ldr	r2, [r1, #4]
 800593e:	6809      	ldr	r1, [r1, #0]
 8005940:	6800      	ldr	r0, [r0, #0]
 8005942:	f7ff ff9b 	bl	800587c <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005946:	6822      	ldr	r2, [r4, #0]
 8005948:	6993      	ldr	r3, [r2, #24]
 800594a:	f023 030c 	bic.w	r3, r3, #12
 800594e:	6193      	str	r3, [r2, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005950:	6822      	ldr	r2, [r4, #0]
 8005952:	6993      	ldr	r3, [r2, #24]
 8005954:	68a9      	ldr	r1, [r5, #8]
 8005956:	430b      	orrs	r3, r1
 8005958:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 800595a:	2000      	movs	r0, #0
 800595c:	e038      	b.n	80059d0 <HAL_TIM_IC_ConfigChannel+0xc0>
    TIM_TI2_SetConfig(htim->Instance,
 800595e:	68cb      	ldr	r3, [r1, #12]
 8005960:	684a      	ldr	r2, [r1, #4]
 8005962:	6809      	ldr	r1, [r1, #0]
 8005964:	6800      	ldr	r0, [r0, #0]
 8005966:	f7ff fe85 	bl	8005674 <TIM_TI2_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800596a:	6822      	ldr	r2, [r4, #0]
 800596c:	6993      	ldr	r3, [r2, #24]
 800596e:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005972:	6193      	str	r3, [r2, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005974:	6822      	ldr	r2, [r4, #0]
 8005976:	6993      	ldr	r3, [r2, #24]
 8005978:	68a9      	ldr	r1, [r5, #8]
 800597a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800597e:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8005980:	2000      	movs	r0, #0
 8005982:	e025      	b.n	80059d0 <HAL_TIM_IC_ConfigChannel+0xc0>
    TIM_TI3_SetConfig(htim->Instance,
 8005984:	68cb      	ldr	r3, [r1, #12]
 8005986:	684a      	ldr	r2, [r1, #4]
 8005988:	6809      	ldr	r1, [r1, #0]
 800598a:	6800      	ldr	r0, [r0, #0]
 800598c:	f7ff fe8d 	bl	80056aa <TIM_TI3_SetConfig>
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005990:	6822      	ldr	r2, [r4, #0]
 8005992:	69d3      	ldr	r3, [r2, #28]
 8005994:	f023 030c 	bic.w	r3, r3, #12
 8005998:	61d3      	str	r3, [r2, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800599a:	6822      	ldr	r2, [r4, #0]
 800599c:	69d3      	ldr	r3, [r2, #28]
 800599e:	68a9      	ldr	r1, [r5, #8]
 80059a0:	430b      	orrs	r3, r1
 80059a2:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 80059a4:	2000      	movs	r0, #0
 80059a6:	e013      	b.n	80059d0 <HAL_TIM_IC_ConfigChannel+0xc0>
    TIM_TI4_SetConfig(htim->Instance,
 80059a8:	68cb      	ldr	r3, [r1, #12]
 80059aa:	684a      	ldr	r2, [r1, #4]
 80059ac:	6809      	ldr	r1, [r1, #0]
 80059ae:	6800      	ldr	r0, [r0, #0]
 80059b0:	f7ff fe96 	bl	80056e0 <TIM_TI4_SetConfig>
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80059b4:	6822      	ldr	r2, [r4, #0]
 80059b6:	69d3      	ldr	r3, [r2, #28]
 80059b8:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80059bc:	61d3      	str	r3, [r2, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80059be:	6822      	ldr	r2, [r4, #0]
 80059c0:	69d3      	ldr	r3, [r2, #28]
 80059c2:	68a9      	ldr	r1, [r5, #8]
 80059c4:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80059c8:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 80059ca:	2000      	movs	r0, #0
 80059cc:	e000      	b.n	80059d0 <HAL_TIM_IC_ConfigChannel+0xc0>
  __HAL_LOCK(htim);
 80059ce:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 80059d0:	2300      	movs	r3, #0
 80059d2:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 80059d6:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 80059d8:	2002      	movs	r0, #2
 80059da:	e7fc      	b.n	80059d6 <HAL_TIM_IC_ConfigChannel+0xc6>

080059dc <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80059dc:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 80059e0:	2a01      	cmp	r2, #1
 80059e2:	d045      	beq.n	8005a70 <HAL_TIMEx_MasterConfigSynchronization+0x94>
{
 80059e4:	b470      	push	{r4, r5, r6}
 80059e6:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 80059e8:	2201      	movs	r2, #1
 80059ea:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059ee:	2202      	movs	r2, #2
 80059f0:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80059f4:	6802      	ldr	r2, [r0, #0]
 80059f6:	6850      	ldr	r0, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80059f8:	6894      	ldr	r4, [r2, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80059fa:	4e1e      	ldr	r6, [pc, #120]	@ (8005a74 <HAL_TIMEx_MasterConfigSynchronization+0x98>)
 80059fc:	4d1e      	ldr	r5, [pc, #120]	@ (8005a78 <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
 80059fe:	42aa      	cmp	r2, r5
 8005a00:	bf18      	it	ne
 8005a02:	42b2      	cmpne	r2, r6
 8005a04:	d103      	bne.n	8005a0e <HAL_TIMEx_MasterConfigSynchronization+0x32>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005a06:	f420 0070 	bic.w	r0, r0, #15728640	@ 0xf00000
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005a0a:	684d      	ldr	r5, [r1, #4]
 8005a0c:	4328      	orrs	r0, r5
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005a0e:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005a12:	680d      	ldr	r5, [r1, #0]
 8005a14:	4328      	orrs	r0, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005a16:	6050      	str	r0, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a18:	681a      	ldr	r2, [r3, #0]
 8005a1a:	4816      	ldr	r0, [pc, #88]	@ (8005a74 <HAL_TIMEx_MasterConfigSynchronization+0x98>)
 8005a1c:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8005a20:	bf18      	it	ne
 8005a22:	4282      	cmpne	r2, r0
 8005a24:	d017      	beq.n	8005a56 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005a26:	f5a0 407c 	sub.w	r0, r0, #64512	@ 0xfc00
 8005a2a:	4282      	cmp	r2, r0
 8005a2c:	d013      	beq.n	8005a56 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005a2e:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8005a32:	4282      	cmp	r2, r0
 8005a34:	d00f      	beq.n	8005a56 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005a36:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8005a3a:	4282      	cmp	r2, r0
 8005a3c:	d00b      	beq.n	8005a56 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005a3e:	f500 4078 	add.w	r0, r0, #63488	@ 0xf800
 8005a42:	4282      	cmp	r2, r0
 8005a44:	d007      	beq.n	8005a56 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005a46:	f5a0 406c 	sub.w	r0, r0, #60416	@ 0xec00
 8005a4a:	4282      	cmp	r2, r0
 8005a4c:	d003      	beq.n	8005a56 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005a4e:	f500 3094 	add.w	r0, r0, #75776	@ 0x12800
 8005a52:	4282      	cmp	r2, r0
 8005a54:	d104      	bne.n	8005a60 <HAL_TIMEx_MasterConfigSynchronization+0x84>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005a56:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005a5a:	6889      	ldr	r1, [r1, #8]
 8005a5c:	4321      	orrs	r1, r4

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005a5e:	6091      	str	r1, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005a60:	2201      	movs	r2, #1
 8005a62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005a66:	2000      	movs	r0, #0
 8005a68:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 8005a6c:	bc70      	pop	{r4, r5, r6}
 8005a6e:	4770      	bx	lr
  __HAL_LOCK(htim);
 8005a70:	2002      	movs	r0, #2
}
 8005a72:	4770      	bx	lr
 8005a74:	40010000 	.word	0x40010000
 8005a78:	40010400 	.word	0x40010400

08005a7c <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005a7c:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a7e:	e852 3f00 	ldrex	r3, [r2]
 8005a82:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a86:	e842 3100 	strex	r1, r3, [r2]
 8005a8a:	2900      	cmp	r1, #0
 8005a8c:	d1f6      	bne.n	8005a7c <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005a8e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a90:	f102 0308 	add.w	r3, r2, #8
 8005a94:	e853 1f00 	ldrex	r1, [r3]
 8005a98:	4b0d      	ldr	r3, [pc, #52]	@ (8005ad0 <UART_EndRxTransfer+0x54>)
 8005a9a:	400b      	ands	r3, r1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a9c:	3208      	adds	r2, #8
 8005a9e:	e842 3100 	strex	r1, r3, [r2]
 8005aa2:	2900      	cmp	r1, #0
 8005aa4:	d1f3      	bne.n	8005a8e <UART_EndRxTransfer+0x12>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005aa6:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8005aa8:	2b01      	cmp	r3, #1
 8005aaa:	d006      	beq.n	8005aba <UART_EndRxTransfer+0x3e>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005aac:	2320      	movs	r3, #32
 8005aae:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005ab6:	6743      	str	r3, [r0, #116]	@ 0x74
}
 8005ab8:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005aba:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005abc:	e852 3f00 	ldrex	r3, [r2]
 8005ac0:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ac4:	e842 3100 	strex	r1, r3, [r2]
 8005ac8:	2900      	cmp	r1, #0
 8005aca:	d1f6      	bne.n	8005aba <UART_EndRxTransfer+0x3e>
 8005acc:	e7ee      	b.n	8005aac <UART_EndRxTransfer+0x30>
 8005ace:	bf00      	nop
 8005ad0:	effffffe 	.word	0xeffffffe

08005ad4 <UART_SetConfig>:
{
 8005ad4:	b570      	push	{r4, r5, r6, lr}
 8005ad6:	b086      	sub	sp, #24
 8005ad8:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005ada:	6883      	ldr	r3, [r0, #8]
 8005adc:	6902      	ldr	r2, [r0, #16]
 8005ade:	4313      	orrs	r3, r2
 8005ae0:	6942      	ldr	r2, [r0, #20]
 8005ae2:	4313      	orrs	r3, r2
 8005ae4:	69c2      	ldr	r2, [r0, #28]
 8005ae6:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005ae8:	6801      	ldr	r1, [r0, #0]
 8005aea:	6808      	ldr	r0, [r1, #0]
 8005aec:	4a88      	ldr	r2, [pc, #544]	@ (8005d10 <UART_SetConfig+0x23c>)
 8005aee:	4002      	ands	r2, r0
 8005af0:	431a      	orrs	r2, r3
 8005af2:	600a      	str	r2, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005af4:	6822      	ldr	r2, [r4, #0]
 8005af6:	6853      	ldr	r3, [r2, #4]
 8005af8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005afc:	68e1      	ldr	r1, [r4, #12]
 8005afe:	430b      	orrs	r3, r1
 8005b00:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005b02:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005b04:	6822      	ldr	r2, [r4, #0]
 8005b06:	4b83      	ldr	r3, [pc, #524]	@ (8005d14 <UART_SetConfig+0x240>)
 8005b08:	429a      	cmp	r2, r3
 8005b0a:	d001      	beq.n	8005b10 <UART_SetConfig+0x3c>
    tmpreg |= huart->Init.OneBitSampling;
 8005b0c:	6a23      	ldr	r3, [r4, #32]
 8005b0e:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005b10:	6890      	ldr	r0, [r2, #8]
 8005b12:	4b81      	ldr	r3, [pc, #516]	@ (8005d18 <UART_SetConfig+0x244>)
 8005b14:	4003      	ands	r3, r0
 8005b16:	430b      	orrs	r3, r1
 8005b18:	6093      	str	r3, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005b1a:	6822      	ldr	r2, [r4, #0]
 8005b1c:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8005b1e:	f023 030f 	bic.w	r3, r3, #15
 8005b22:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8005b24:	430b      	orrs	r3, r1
 8005b26:	62d3      	str	r3, [r2, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005b28:	6823      	ldr	r3, [r4, #0]
 8005b2a:	4a7c      	ldr	r2, [pc, #496]	@ (8005d1c <UART_SetConfig+0x248>)
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d021      	beq.n	8005b74 <UART_SetConfig+0xa0>
 8005b30:	4a7b      	ldr	r2, [pc, #492]	@ (8005d20 <UART_SetConfig+0x24c>)
 8005b32:	4293      	cmp	r3, r2
 8005b34:	f000 808c 	beq.w	8005c50 <UART_SetConfig+0x17c>
 8005b38:	4a7a      	ldr	r2, [pc, #488]	@ (8005d24 <UART_SetConfig+0x250>)
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	f000 80a2 	beq.w	8005c84 <UART_SetConfig+0x1b0>
 8005b40:	4a79      	ldr	r2, [pc, #484]	@ (8005d28 <UART_SetConfig+0x254>)
 8005b42:	4293      	cmp	r3, r2
 8005b44:	f000 80b5 	beq.w	8005cb2 <UART_SetConfig+0x1de>
 8005b48:	4a78      	ldr	r2, [pc, #480]	@ (8005d2c <UART_SetConfig+0x258>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	f000 80c8 	beq.w	8005ce0 <UART_SetConfig+0x20c>
 8005b50:	4a77      	ldr	r2, [pc, #476]	@ (8005d30 <UART_SetConfig+0x25c>)
 8005b52:	4293      	cmp	r3, r2
 8005b54:	f000 80f4 	beq.w	8005d40 <UART_SetConfig+0x26c>
 8005b58:	4a76      	ldr	r2, [pc, #472]	@ (8005d34 <UART_SetConfig+0x260>)
 8005b5a:	4293      	cmp	r3, r2
 8005b5c:	f000 8119 	beq.w	8005d92 <UART_SetConfig+0x2be>
 8005b60:	4a75      	ldr	r2, [pc, #468]	@ (8005d38 <UART_SetConfig+0x264>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	f000 812c 	beq.w	8005dc0 <UART_SetConfig+0x2ec>
 8005b68:	4a6a      	ldr	r2, [pc, #424]	@ (8005d14 <UART_SetConfig+0x240>)
 8005b6a:	4293      	cmp	r3, r2
 8005b6c:	f000 813f 	beq.w	8005dee <UART_SetConfig+0x31a>
 8005b70:	2280      	movs	r2, #128	@ 0x80
 8005b72:	e03b      	b.n	8005bec <UART_SetConfig+0x118>
 8005b74:	4a71      	ldr	r2, [pc, #452]	@ (8005d3c <UART_SetConfig+0x268>)
 8005b76:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8005b78:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8005b7c:	2a28      	cmp	r2, #40	@ 0x28
 8005b7e:	d834      	bhi.n	8005bea <UART_SetConfig+0x116>
 8005b80:	e8df f012 	tbh	[pc, r2, lsl #1]
 8005b84:	00330029 	.word	0x00330029
 8005b88:	00330033 	.word	0x00330033
 8005b8c:	00330033 	.word	0x00330033
 8005b90:	00330033 	.word	0x00330033
 8005b94:	0033014d 	.word	0x0033014d
 8005b98:	00330033 	.word	0x00330033
 8005b9c:	00330033 	.word	0x00330033
 8005ba0:	00330033 	.word	0x00330033
 8005ba4:	0033002b 	.word	0x0033002b
 8005ba8:	00330033 	.word	0x00330033
 8005bac:	00330033 	.word	0x00330033
 8005bb0:	00330033 	.word	0x00330033
 8005bb4:	0033002d 	.word	0x0033002d
 8005bb8:	00330033 	.word	0x00330033
 8005bbc:	00330033 	.word	0x00330033
 8005bc0:	00330033 	.word	0x00330033
 8005bc4:	0033002f 	.word	0x0033002f
 8005bc8:	00330033 	.word	0x00330033
 8005bcc:	00330033 	.word	0x00330033
 8005bd0:	00330033 	.word	0x00330033
 8005bd4:	0031      	.short	0x0031
 8005bd6:	2201      	movs	r2, #1
 8005bd8:	e008      	b.n	8005bec <UART_SetConfig+0x118>
 8005bda:	2208      	movs	r2, #8
 8005bdc:	e006      	b.n	8005bec <UART_SetConfig+0x118>
 8005bde:	2210      	movs	r2, #16
 8005be0:	e004      	b.n	8005bec <UART_SetConfig+0x118>
 8005be2:	2220      	movs	r2, #32
 8005be4:	e002      	b.n	8005bec <UART_SetConfig+0x118>
 8005be6:	2240      	movs	r2, #64	@ 0x40
 8005be8:	e000      	b.n	8005bec <UART_SetConfig+0x118>
 8005bea:	2280      	movs	r2, #128	@ 0x80
  if (UART_INSTANCE_LOWPOWER(huart))
 8005bec:	4949      	ldr	r1, [pc, #292]	@ (8005d14 <UART_SetConfig+0x240>)
 8005bee:	428b      	cmp	r3, r1
 8005bf0:	f000 8127 	beq.w	8005e42 <UART_SetConfig+0x36e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005bf4:	69e0      	ldr	r0, [r4, #28]
 8005bf6:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8005bfa:	f000 81a7 	beq.w	8005f4c <UART_SetConfig+0x478>
    switch (clocksource)
 8005bfe:	2a20      	cmp	r2, #32
 8005c00:	f200 81ff 	bhi.w	8006002 <UART_SetConfig+0x52e>
 8005c04:	2a20      	cmp	r2, #32
 8005c06:	f200 8249 	bhi.w	800609c <UART_SetConfig+0x5c8>
 8005c0a:	e8df f012 	tbh	[pc, r2, lsl #1]
 8005c0e:	0216      	.short	0x0216
 8005c10:	0247021c 	.word	0x0247021c
 8005c14:	021f0247 	.word	0x021f0247
 8005c18:	02470247 	.word	0x02470247
 8005c1c:	02240247 	.word	0x02240247
 8005c20:	02470247 	.word	0x02470247
 8005c24:	02470247 	.word	0x02470247
 8005c28:	02470247 	.word	0x02470247
 8005c2c:	02290247 	.word	0x02290247
 8005c30:	02470247 	.word	0x02470247
 8005c34:	02470247 	.word	0x02470247
 8005c38:	02470247 	.word	0x02470247
 8005c3c:	02470247 	.word	0x02470247
 8005c40:	02470247 	.word	0x02470247
 8005c44:	02470247 	.word	0x02470247
 8005c48:	02470247 	.word	0x02470247
 8005c4c:	02350247 	.word	0x02350247
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005c50:	4a3a      	ldr	r2, [pc, #232]	@ (8005d3c <UART_SetConfig+0x268>)
 8005c52:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8005c54:	f002 0207 	and.w	r2, r2, #7
 8005c58:	2a05      	cmp	r2, #5
 8005c5a:	d811      	bhi.n	8005c80 <UART_SetConfig+0x1ac>
 8005c5c:	e8df f012 	tbh	[pc, r2, lsl #1]
 8005c60:	00e10006 	.word	0x00e10006
 8005c64:	000a0008 	.word	0x000a0008
 8005c68:	000e000c 	.word	0x000e000c
 8005c6c:	2200      	movs	r2, #0
 8005c6e:	e7bd      	b.n	8005bec <UART_SetConfig+0x118>
 8005c70:	2208      	movs	r2, #8
 8005c72:	e7bb      	b.n	8005bec <UART_SetConfig+0x118>
 8005c74:	2210      	movs	r2, #16
 8005c76:	e7b9      	b.n	8005bec <UART_SetConfig+0x118>
 8005c78:	2220      	movs	r2, #32
 8005c7a:	e7b7      	b.n	8005bec <UART_SetConfig+0x118>
 8005c7c:	2240      	movs	r2, #64	@ 0x40
 8005c7e:	e7b5      	b.n	8005bec <UART_SetConfig+0x118>
 8005c80:	2280      	movs	r2, #128	@ 0x80
 8005c82:	e7b3      	b.n	8005bec <UART_SetConfig+0x118>
 8005c84:	4a2d      	ldr	r2, [pc, #180]	@ (8005d3c <UART_SetConfig+0x268>)
 8005c86:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8005c88:	f002 0207 	and.w	r2, r2, #7
 8005c8c:	2a05      	cmp	r2, #5
 8005c8e:	d80e      	bhi.n	8005cae <UART_SetConfig+0x1da>
 8005c90:	e8df f002 	tbb	[pc, r2]
 8005c94:	0705c903 	.word	0x0705c903
 8005c98:	0b09      	.short	0x0b09
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	e7a6      	b.n	8005bec <UART_SetConfig+0x118>
 8005c9e:	2208      	movs	r2, #8
 8005ca0:	e7a4      	b.n	8005bec <UART_SetConfig+0x118>
 8005ca2:	2210      	movs	r2, #16
 8005ca4:	e7a2      	b.n	8005bec <UART_SetConfig+0x118>
 8005ca6:	2220      	movs	r2, #32
 8005ca8:	e7a0      	b.n	8005bec <UART_SetConfig+0x118>
 8005caa:	2240      	movs	r2, #64	@ 0x40
 8005cac:	e79e      	b.n	8005bec <UART_SetConfig+0x118>
 8005cae:	2280      	movs	r2, #128	@ 0x80
 8005cb0:	e79c      	b.n	8005bec <UART_SetConfig+0x118>
 8005cb2:	4a22      	ldr	r2, [pc, #136]	@ (8005d3c <UART_SetConfig+0x268>)
 8005cb4:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8005cb6:	f002 0207 	and.w	r2, r2, #7
 8005cba:	2a05      	cmp	r2, #5
 8005cbc:	d80e      	bhi.n	8005cdc <UART_SetConfig+0x208>
 8005cbe:	e8df f002 	tbb	[pc, r2]
 8005cc2:	b403      	.short	0xb403
 8005cc4:	0b090705 	.word	0x0b090705
 8005cc8:	2200      	movs	r2, #0
 8005cca:	e78f      	b.n	8005bec <UART_SetConfig+0x118>
 8005ccc:	2208      	movs	r2, #8
 8005cce:	e78d      	b.n	8005bec <UART_SetConfig+0x118>
 8005cd0:	2210      	movs	r2, #16
 8005cd2:	e78b      	b.n	8005bec <UART_SetConfig+0x118>
 8005cd4:	2220      	movs	r2, #32
 8005cd6:	e789      	b.n	8005bec <UART_SetConfig+0x118>
 8005cd8:	2240      	movs	r2, #64	@ 0x40
 8005cda:	e787      	b.n	8005bec <UART_SetConfig+0x118>
 8005cdc:	2280      	movs	r2, #128	@ 0x80
 8005cde:	e785      	b.n	8005bec <UART_SetConfig+0x118>
 8005ce0:	4a16      	ldr	r2, [pc, #88]	@ (8005d3c <UART_SetConfig+0x268>)
 8005ce2:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8005ce4:	f002 0207 	and.w	r2, r2, #7
 8005ce8:	2a05      	cmp	r2, #5
 8005cea:	d80e      	bhi.n	8005d0a <UART_SetConfig+0x236>
 8005cec:	e8df f002 	tbb	[pc, r2]
 8005cf0:	07059f03 	.word	0x07059f03
 8005cf4:	0b09      	.short	0x0b09
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	e778      	b.n	8005bec <UART_SetConfig+0x118>
 8005cfa:	2208      	movs	r2, #8
 8005cfc:	e776      	b.n	8005bec <UART_SetConfig+0x118>
 8005cfe:	2210      	movs	r2, #16
 8005d00:	e774      	b.n	8005bec <UART_SetConfig+0x118>
 8005d02:	2220      	movs	r2, #32
 8005d04:	e772      	b.n	8005bec <UART_SetConfig+0x118>
 8005d06:	2240      	movs	r2, #64	@ 0x40
 8005d08:	e770      	b.n	8005bec <UART_SetConfig+0x118>
 8005d0a:	2280      	movs	r2, #128	@ 0x80
 8005d0c:	e76e      	b.n	8005bec <UART_SetConfig+0x118>
 8005d0e:	bf00      	nop
 8005d10:	cfff69f3 	.word	0xcfff69f3
 8005d14:	58000c00 	.word	0x58000c00
 8005d18:	11fff4ff 	.word	0x11fff4ff
 8005d1c:	40011000 	.word	0x40011000
 8005d20:	40004400 	.word	0x40004400
 8005d24:	40004800 	.word	0x40004800
 8005d28:	40004c00 	.word	0x40004c00
 8005d2c:	40005000 	.word	0x40005000
 8005d30:	40011400 	.word	0x40011400
 8005d34:	40007800 	.word	0x40007800
 8005d38:	40007c00 	.word	0x40007c00
 8005d3c:	58024400 	.word	0x58024400
 8005d40:	4a7d      	ldr	r2, [pc, #500]	@ (8005f38 <UART_SetConfig+0x464>)
 8005d42:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8005d44:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8005d48:	2a28      	cmp	r2, #40	@ 0x28
 8005d4a:	d820      	bhi.n	8005d8e <UART_SetConfig+0x2ba>
 8005d4c:	e8df f002 	tbb	[pc, r2]
 8005d50:	1f1f1f15 	.word	0x1f1f1f15
 8005d54:	1f1f1f1f 	.word	0x1f1f1f1f
 8005d58:	1f1f1f71 	.word	0x1f1f1f71
 8005d5c:	1f1f1f1f 	.word	0x1f1f1f1f
 8005d60:	1f1f1f17 	.word	0x1f1f1f17
 8005d64:	1f1f1f1f 	.word	0x1f1f1f1f
 8005d68:	1f1f1f19 	.word	0x1f1f1f19
 8005d6c:	1f1f1f1f 	.word	0x1f1f1f1f
 8005d70:	1f1f1f1b 	.word	0x1f1f1f1b
 8005d74:	1f1f1f1f 	.word	0x1f1f1f1f
 8005d78:	1d          	.byte	0x1d
 8005d79:	00          	.byte	0x00
 8005d7a:	2201      	movs	r2, #1
 8005d7c:	e736      	b.n	8005bec <UART_SetConfig+0x118>
 8005d7e:	2208      	movs	r2, #8
 8005d80:	e734      	b.n	8005bec <UART_SetConfig+0x118>
 8005d82:	2210      	movs	r2, #16
 8005d84:	e732      	b.n	8005bec <UART_SetConfig+0x118>
 8005d86:	2220      	movs	r2, #32
 8005d88:	e730      	b.n	8005bec <UART_SetConfig+0x118>
 8005d8a:	2240      	movs	r2, #64	@ 0x40
 8005d8c:	e72e      	b.n	8005bec <UART_SetConfig+0x118>
 8005d8e:	2280      	movs	r2, #128	@ 0x80
 8005d90:	e72c      	b.n	8005bec <UART_SetConfig+0x118>
 8005d92:	4a69      	ldr	r2, [pc, #420]	@ (8005f38 <UART_SetConfig+0x464>)
 8005d94:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8005d96:	f002 0207 	and.w	r2, r2, #7
 8005d9a:	2a05      	cmp	r2, #5
 8005d9c:	d80e      	bhi.n	8005dbc <UART_SetConfig+0x2e8>
 8005d9e:	e8df f002 	tbb	[pc, r2]
 8005da2:	4a03      	.short	0x4a03
 8005da4:	0b090705 	.word	0x0b090705
 8005da8:	2200      	movs	r2, #0
 8005daa:	e71f      	b.n	8005bec <UART_SetConfig+0x118>
 8005dac:	2208      	movs	r2, #8
 8005dae:	e71d      	b.n	8005bec <UART_SetConfig+0x118>
 8005db0:	2210      	movs	r2, #16
 8005db2:	e71b      	b.n	8005bec <UART_SetConfig+0x118>
 8005db4:	2220      	movs	r2, #32
 8005db6:	e719      	b.n	8005bec <UART_SetConfig+0x118>
 8005db8:	2240      	movs	r2, #64	@ 0x40
 8005dba:	e717      	b.n	8005bec <UART_SetConfig+0x118>
 8005dbc:	2280      	movs	r2, #128	@ 0x80
 8005dbe:	e715      	b.n	8005bec <UART_SetConfig+0x118>
 8005dc0:	4a5d      	ldr	r2, [pc, #372]	@ (8005f38 <UART_SetConfig+0x464>)
 8005dc2:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8005dc4:	f002 0207 	and.w	r2, r2, #7
 8005dc8:	2a05      	cmp	r2, #5
 8005dca:	d80e      	bhi.n	8005dea <UART_SetConfig+0x316>
 8005dcc:	e8df f002 	tbb	[pc, r2]
 8005dd0:	07053503 	.word	0x07053503
 8005dd4:	0b09      	.short	0x0b09
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	e708      	b.n	8005bec <UART_SetConfig+0x118>
 8005dda:	2208      	movs	r2, #8
 8005ddc:	e706      	b.n	8005bec <UART_SetConfig+0x118>
 8005dde:	2210      	movs	r2, #16
 8005de0:	e704      	b.n	8005bec <UART_SetConfig+0x118>
 8005de2:	2220      	movs	r2, #32
 8005de4:	e702      	b.n	8005bec <UART_SetConfig+0x118>
 8005de6:	2240      	movs	r2, #64	@ 0x40
 8005de8:	e700      	b.n	8005bec <UART_SetConfig+0x118>
 8005dea:	2280      	movs	r2, #128	@ 0x80
 8005dec:	e6fe      	b.n	8005bec <UART_SetConfig+0x118>
 8005dee:	f502 320e 	add.w	r2, r2, #145408	@ 0x23800
 8005df2:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8005df4:	f002 0207 	and.w	r2, r2, #7
 8005df8:	2a05      	cmp	r2, #5
 8005dfa:	d80e      	bhi.n	8005e1a <UART_SetConfig+0x346>
 8005dfc:	e8df f002 	tbb	[pc, r2]
 8005e00:	07051f03 	.word	0x07051f03
 8005e04:	0b09      	.short	0x0b09
 8005e06:	2202      	movs	r2, #2
 8005e08:	e6f0      	b.n	8005bec <UART_SetConfig+0x118>
 8005e0a:	2208      	movs	r2, #8
 8005e0c:	e6ee      	b.n	8005bec <UART_SetConfig+0x118>
 8005e0e:	2210      	movs	r2, #16
 8005e10:	e6ec      	b.n	8005bec <UART_SetConfig+0x118>
 8005e12:	2220      	movs	r2, #32
 8005e14:	e6ea      	b.n	8005bec <UART_SetConfig+0x118>
 8005e16:	2240      	movs	r2, #64	@ 0x40
 8005e18:	e6e8      	b.n	8005bec <UART_SetConfig+0x118>
 8005e1a:	2280      	movs	r2, #128	@ 0x80
 8005e1c:	e6e6      	b.n	8005bec <UART_SetConfig+0x118>
 8005e1e:	2204      	movs	r2, #4
 8005e20:	e6e4      	b.n	8005bec <UART_SetConfig+0x118>
 8005e22:	2204      	movs	r2, #4
 8005e24:	e6e2      	b.n	8005bec <UART_SetConfig+0x118>
 8005e26:	2204      	movs	r2, #4
 8005e28:	e6e0      	b.n	8005bec <UART_SetConfig+0x118>
 8005e2a:	2204      	movs	r2, #4
 8005e2c:	e6de      	b.n	8005bec <UART_SetConfig+0x118>
 8005e2e:	2204      	movs	r2, #4
 8005e30:	e6dc      	b.n	8005bec <UART_SetConfig+0x118>
 8005e32:	2204      	movs	r2, #4
 8005e34:	e6da      	b.n	8005bec <UART_SetConfig+0x118>
 8005e36:	2204      	movs	r2, #4
 8005e38:	e6d8      	b.n	8005bec <UART_SetConfig+0x118>
 8005e3a:	2204      	movs	r2, #4
 8005e3c:	e6d6      	b.n	8005bec <UART_SetConfig+0x118>
 8005e3e:	2204      	movs	r2, #4
 8005e40:	e6d4      	b.n	8005bec <UART_SetConfig+0x118>
    switch (clocksource)
 8005e42:	2a20      	cmp	r2, #32
 8005e44:	d827      	bhi.n	8005e96 <UART_SetConfig+0x3c2>
 8005e46:	2a02      	cmp	r2, #2
 8005e48:	f0c0 811a 	bcc.w	8006080 <UART_SetConfig+0x5ac>
 8005e4c:	3a02      	subs	r2, #2
 8005e4e:	2a1e      	cmp	r2, #30
 8005e50:	f200 8118 	bhi.w	8006084 <UART_SetConfig+0x5b0>
 8005e54:	e8df f012 	tbh	[pc, r2, lsl #1]
 8005e58:	01160050 	.word	0x01160050
 8005e5c:	01160056 	.word	0x01160056
 8005e60:	01160116 	.word	0x01160116
 8005e64:	0116005b 	.word	0x0116005b
 8005e68:	01160116 	.word	0x01160116
 8005e6c:	01160116 	.word	0x01160116
 8005e70:	01160116 	.word	0x01160116
 8005e74:	01160060 	.word	0x01160060
 8005e78:	01160116 	.word	0x01160116
 8005e7c:	01160116 	.word	0x01160116
 8005e80:	01160116 	.word	0x01160116
 8005e84:	01160116 	.word	0x01160116
 8005e88:	01160116 	.word	0x01160116
 8005e8c:	01160116 	.word	0x01160116
 8005e90:	01160116 	.word	0x01160116
 8005e94:	006c      	.short	0x006c
 8005e96:	2a40      	cmp	r2, #64	@ 0x40
 8005e98:	d12c      	bne.n	8005ef4 <UART_SetConfig+0x420>
        pclk = (uint32_t) LSE_VALUE;
 8005e9a:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005e9e:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8005ea0:	4b26      	ldr	r3, [pc, #152]	@ (8005f3c <UART_SetConfig+0x468>)
 8005ea2:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8005ea6:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005eaa:	6865      	ldr	r5, [r4, #4]
 8005eac:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 8005eb0:	4299      	cmp	r1, r3
 8005eb2:	f200 80e9 	bhi.w	8006088 <UART_SetConfig+0x5b4>
 8005eb6:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8005eba:	f200 80e7 	bhi.w	800608c <UART_SetConfig+0x5b8>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005ebe:	2600      	movs	r6, #0
 8005ec0:	4633      	mov	r3, r6
 8005ec2:	4631      	mov	r1, r6
 8005ec4:	f7fa f9e8 	bl	8000298 <__aeabi_uldivmod>
 8005ec8:	0209      	lsls	r1, r1, #8
 8005eca:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8005ece:	0200      	lsls	r0, r0, #8
 8005ed0:	086b      	lsrs	r3, r5, #1
 8005ed2:	18c0      	adds	r0, r0, r3
 8005ed4:	462a      	mov	r2, r5
 8005ed6:	4633      	mov	r3, r6
 8005ed8:	f141 0100 	adc.w	r1, r1, #0
 8005edc:	f7fa f9dc 	bl	8000298 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005ee0:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 8005ee4:	4b16      	ldr	r3, [pc, #88]	@ (8005f40 <UART_SetConfig+0x46c>)
 8005ee6:	429a      	cmp	r2, r3
 8005ee8:	f200 80d2 	bhi.w	8006090 <UART_SetConfig+0x5bc>
          huart->Instance->BRR = usartdiv;
 8005eec:	6823      	ldr	r3, [r4, #0]
 8005eee:	60d8      	str	r0, [r3, #12]
 8005ef0:	4630      	mov	r0, r6
 8005ef2:	e0d4      	b.n	800609e <UART_SetConfig+0x5ca>
    switch (clocksource)
 8005ef4:	2001      	movs	r0, #1
 8005ef6:	e0d2      	b.n	800609e <UART_SetConfig+0x5ca>
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8005ef8:	f7fd ff5a 	bl	8003db0 <HAL_RCCEx_GetD3PCLK1Freq>
    if (pclk != 0U)
 8005efc:	2800      	cmp	r0, #0
 8005efe:	d1ce      	bne.n	8005e9e <UART_SetConfig+0x3ca>
 8005f00:	2000      	movs	r0, #0
 8005f02:	e0cc      	b.n	800609e <UART_SetConfig+0x5ca>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005f04:	a803      	add	r0, sp, #12
 8005f06:	f7fd ff65 	bl	8003dd4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005f0a:	9804      	ldr	r0, [sp, #16]
        break;
 8005f0c:	e7f6      	b.n	8005efc <UART_SetConfig+0x428>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005f0e:	4668      	mov	r0, sp
 8005f10:	f7fe f860 	bl	8003fd4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005f14:	9801      	ldr	r0, [sp, #4]
        break;
 8005f16:	e7f1      	b.n	8005efc <UART_SetConfig+0x428>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005f18:	4b07      	ldr	r3, [pc, #28]	@ (8005f38 <UART_SetConfig+0x464>)
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f013 0f20 	tst.w	r3, #32
 8005f20:	d008      	beq.n	8005f34 <UART_SetConfig+0x460>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005f22:	4b05      	ldr	r3, [pc, #20]	@ (8005f38 <UART_SetConfig+0x464>)
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8005f2a:	4806      	ldr	r0, [pc, #24]	@ (8005f44 <UART_SetConfig+0x470>)
 8005f2c:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 8005f2e:	e7b6      	b.n	8005e9e <UART_SetConfig+0x3ca>
    switch (clocksource)
 8005f30:	4805      	ldr	r0, [pc, #20]	@ (8005f48 <UART_SetConfig+0x474>)
 8005f32:	e7b4      	b.n	8005e9e <UART_SetConfig+0x3ca>
          pclk = (uint32_t) HSI_VALUE;
 8005f34:	4803      	ldr	r0, [pc, #12]	@ (8005f44 <UART_SetConfig+0x470>)
 8005f36:	e7b2      	b.n	8005e9e <UART_SetConfig+0x3ca>
 8005f38:	58024400 	.word	0x58024400
 8005f3c:	08008444 	.word	0x08008444
 8005f40:	000ffcff 	.word	0x000ffcff
 8005f44:	03d09000 	.word	0x03d09000
 8005f48:	003d0900 	.word	0x003d0900
    switch (clocksource)
 8005f4c:	2a20      	cmp	r2, #32
 8005f4e:	d815      	bhi.n	8005f7c <UART_SetConfig+0x4a8>
 8005f50:	2a20      	cmp	r2, #32
 8005f52:	f200 809f 	bhi.w	8006094 <UART_SetConfig+0x5c0>
 8005f56:	e8df f002 	tbb	[pc, r2]
 8005f5a:	3731      	.short	0x3731
 8005f5c:	9d3a9d9d 	.word	0x9d3a9d9d
 8005f60:	9d3f9d9d 	.word	0x9d3f9d9d
 8005f64:	9d9d9d9d 	.word	0x9d9d9d9d
 8005f68:	9d449d9d 	.word	0x9d449d9d
 8005f6c:	9d9d9d9d 	.word	0x9d9d9d9d
 8005f70:	9d9d9d9d 	.word	0x9d9d9d9d
 8005f74:	9d9d9d9d 	.word	0x9d9d9d9d
 8005f78:	9d9d      	.short	0x9d9d
 8005f7a:	50          	.byte	0x50
 8005f7b:	00          	.byte	0x00
 8005f7c:	2a40      	cmp	r2, #64	@ 0x40
 8005f7e:	d11b      	bne.n	8005fb8 <UART_SetConfig+0x4e4>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005f80:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8005f82:	4b4d      	ldr	r3, [pc, #308]	@ (80060b8 <UART_SetConfig+0x5e4>)
 8005f84:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8005f88:	fbb0 f0f3 	udiv	r0, r0, r3
 8005f8c:	6862      	ldr	r2, [r4, #4]
 8005f8e:	0853      	lsrs	r3, r2, #1
 8005f90:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8005f94:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005f98:	f1a3 0110 	sub.w	r1, r3, #16
 8005f9c:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8005fa0:	4291      	cmp	r1, r2
 8005fa2:	d879      	bhi.n	8006098 <UART_SetConfig+0x5c4>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005fa4:	b29a      	uxth	r2, r3
 8005fa6:	f022 020f 	bic.w	r2, r2, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005faa:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8005fae:	4313      	orrs	r3, r2
        huart->Instance->BRR = brrtemp;
 8005fb0:	6822      	ldr	r2, [r4, #0]
 8005fb2:	60d3      	str	r3, [r2, #12]
 8005fb4:	2000      	movs	r0, #0
 8005fb6:	e072      	b.n	800609e <UART_SetConfig+0x5ca>
    switch (clocksource)
 8005fb8:	2001      	movs	r0, #1
 8005fba:	e070      	b.n	800609e <UART_SetConfig+0x5ca>
        pclk = HAL_RCC_GetPCLK1Freq();
 8005fbc:	f7fd f870 	bl	80030a0 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8005fc0:	2800      	cmp	r0, #0
 8005fc2:	d1dd      	bne.n	8005f80 <UART_SetConfig+0x4ac>
 8005fc4:	2000      	movs	r0, #0
 8005fc6:	e06a      	b.n	800609e <UART_SetConfig+0x5ca>
        pclk = HAL_RCC_GetPCLK2Freq();
 8005fc8:	f7fd f87c 	bl	80030c4 <HAL_RCC_GetPCLK2Freq>
        break;
 8005fcc:	e7f8      	b.n	8005fc0 <UART_SetConfig+0x4ec>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005fce:	a803      	add	r0, sp, #12
 8005fd0:	f7fd ff00 	bl	8003dd4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005fd4:	9804      	ldr	r0, [sp, #16]
        break;
 8005fd6:	e7f3      	b.n	8005fc0 <UART_SetConfig+0x4ec>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005fd8:	4668      	mov	r0, sp
 8005fda:	f7fd fffb 	bl	8003fd4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005fde:	9801      	ldr	r0, [sp, #4]
        break;
 8005fe0:	e7ee      	b.n	8005fc0 <UART_SetConfig+0x4ec>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005fe2:	4b36      	ldr	r3, [pc, #216]	@ (80060bc <UART_SetConfig+0x5e8>)
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f013 0f20 	tst.w	r3, #32
 8005fea:	d008      	beq.n	8005ffe <UART_SetConfig+0x52a>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005fec:	4b33      	ldr	r3, [pc, #204]	@ (80060bc <UART_SetConfig+0x5e8>)
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8005ff4:	4832      	ldr	r0, [pc, #200]	@ (80060c0 <UART_SetConfig+0x5ec>)
 8005ff6:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 8005ff8:	e7c2      	b.n	8005f80 <UART_SetConfig+0x4ac>
    switch (clocksource)
 8005ffa:	4832      	ldr	r0, [pc, #200]	@ (80060c4 <UART_SetConfig+0x5f0>)
 8005ffc:	e7c0      	b.n	8005f80 <UART_SetConfig+0x4ac>
          pclk = (uint32_t) HSI_VALUE;
 8005ffe:	4830      	ldr	r0, [pc, #192]	@ (80060c0 <UART_SetConfig+0x5ec>)
 8006000:	e7be      	b.n	8005f80 <UART_SetConfig+0x4ac>
    switch (clocksource)
 8006002:	2a40      	cmp	r2, #64	@ 0x40
 8006004:	d117      	bne.n	8006036 <UART_SetConfig+0x562>
        pclk = (uint32_t) LSE_VALUE;
 8006006:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800600a:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800600c:	4b2a      	ldr	r3, [pc, #168]	@ (80060b8 <UART_SetConfig+0x5e4>)
 800600e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8006012:	fbb0 f0f3 	udiv	r0, r0, r3
 8006016:	6863      	ldr	r3, [r4, #4]
 8006018:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 800601c:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006020:	f1a0 0210 	sub.w	r2, r0, #16
 8006024:	f64f 73ef 	movw	r3, #65519	@ 0xffef
 8006028:	429a      	cmp	r2, r3
 800602a:	d842      	bhi.n	80060b2 <UART_SetConfig+0x5de>
        huart->Instance->BRR = (uint16_t)usartdiv;
 800602c:	6823      	ldr	r3, [r4, #0]
 800602e:	b280      	uxth	r0, r0
 8006030:	60d8      	str	r0, [r3, #12]
 8006032:	2000      	movs	r0, #0
 8006034:	e033      	b.n	800609e <UART_SetConfig+0x5ca>
    switch (clocksource)
 8006036:	2001      	movs	r0, #1
 8006038:	e031      	b.n	800609e <UART_SetConfig+0x5ca>
        pclk = HAL_RCC_GetPCLK1Freq();
 800603a:	f7fd f831 	bl	80030a0 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800603e:	2800      	cmp	r0, #0
 8006040:	d1e3      	bne.n	800600a <UART_SetConfig+0x536>
 8006042:	2000      	movs	r0, #0
 8006044:	e02b      	b.n	800609e <UART_SetConfig+0x5ca>
        pclk = HAL_RCC_GetPCLK2Freq();
 8006046:	f7fd f83d 	bl	80030c4 <HAL_RCC_GetPCLK2Freq>
        break;
 800604a:	e7f8      	b.n	800603e <UART_SetConfig+0x56a>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800604c:	a803      	add	r0, sp, #12
 800604e:	f7fd fec1 	bl	8003dd4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006052:	9804      	ldr	r0, [sp, #16]
        break;
 8006054:	e7f3      	b.n	800603e <UART_SetConfig+0x56a>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006056:	4668      	mov	r0, sp
 8006058:	f7fd ffbc 	bl	8003fd4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800605c:	9801      	ldr	r0, [sp, #4]
        break;
 800605e:	e7ee      	b.n	800603e <UART_SetConfig+0x56a>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006060:	4b16      	ldr	r3, [pc, #88]	@ (80060bc <UART_SetConfig+0x5e8>)
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f013 0f20 	tst.w	r3, #32
 8006068:	d008      	beq.n	800607c <UART_SetConfig+0x5a8>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800606a:	4b14      	ldr	r3, [pc, #80]	@ (80060bc <UART_SetConfig+0x5e8>)
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8006072:	4813      	ldr	r0, [pc, #76]	@ (80060c0 <UART_SetConfig+0x5ec>)
 8006074:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 8006076:	e7c8      	b.n	800600a <UART_SetConfig+0x536>
    switch (clocksource)
 8006078:	4812      	ldr	r0, [pc, #72]	@ (80060c4 <UART_SetConfig+0x5f0>)
 800607a:	e7c6      	b.n	800600a <UART_SetConfig+0x536>
          pclk = (uint32_t) HSI_VALUE;
 800607c:	4810      	ldr	r0, [pc, #64]	@ (80060c0 <UART_SetConfig+0x5ec>)
 800607e:	e7c4      	b.n	800600a <UART_SetConfig+0x536>
    switch (clocksource)
 8006080:	2001      	movs	r0, #1
 8006082:	e00c      	b.n	800609e <UART_SetConfig+0x5ca>
 8006084:	2001      	movs	r0, #1
 8006086:	e00a      	b.n	800609e <UART_SetConfig+0x5ca>
        ret = HAL_ERROR;
 8006088:	2001      	movs	r0, #1
 800608a:	e008      	b.n	800609e <UART_SetConfig+0x5ca>
 800608c:	2001      	movs	r0, #1
 800608e:	e006      	b.n	800609e <UART_SetConfig+0x5ca>
          ret = HAL_ERROR;
 8006090:	2001      	movs	r0, #1
 8006092:	e004      	b.n	800609e <UART_SetConfig+0x5ca>
    switch (clocksource)
 8006094:	2001      	movs	r0, #1
 8006096:	e002      	b.n	800609e <UART_SetConfig+0x5ca>
        ret = HAL_ERROR;
 8006098:	2001      	movs	r0, #1
 800609a:	e000      	b.n	800609e <UART_SetConfig+0x5ca>
    switch (clocksource)
 800609c:	2001      	movs	r0, #1
  huart->NbTxDataToProcess = 1;
 800609e:	2301      	movs	r3, #1
 80060a0:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80060a4:	f8a4 3068 	strh.w	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 80060a8:	2300      	movs	r3, #0
 80060aa:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 80060ac:	67a3      	str	r3, [r4, #120]	@ 0x78
}
 80060ae:	b006      	add	sp, #24
 80060b0:	bd70      	pop	{r4, r5, r6, pc}
        ret = HAL_ERROR;
 80060b2:	2001      	movs	r0, #1
 80060b4:	e7f3      	b.n	800609e <UART_SetConfig+0x5ca>
 80060b6:	bf00      	nop
 80060b8:	08008444 	.word	0x08008444
 80060bc:	58024400 	.word	0x58024400
 80060c0:	03d09000 	.word	0x03d09000
 80060c4:	003d0900 	.word	0x003d0900

080060c8 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80060c8:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80060ca:	f013 0f08 	tst.w	r3, #8
 80060ce:	d006      	beq.n	80060de <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80060d0:	6802      	ldr	r2, [r0, #0]
 80060d2:	6853      	ldr	r3, [r2, #4]
 80060d4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80060d8:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 80060da:	430b      	orrs	r3, r1
 80060dc:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80060de:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80060e0:	f013 0f01 	tst.w	r3, #1
 80060e4:	d006      	beq.n	80060f4 <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80060e6:	6802      	ldr	r2, [r0, #0]
 80060e8:	6853      	ldr	r3, [r2, #4]
 80060ea:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80060ee:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 80060f0:	430b      	orrs	r3, r1
 80060f2:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80060f4:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80060f6:	f013 0f02 	tst.w	r3, #2
 80060fa:	d006      	beq.n	800610a <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80060fc:	6802      	ldr	r2, [r0, #0]
 80060fe:	6853      	ldr	r3, [r2, #4]
 8006100:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006104:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 8006106:	430b      	orrs	r3, r1
 8006108:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800610a:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800610c:	f013 0f04 	tst.w	r3, #4
 8006110:	d006      	beq.n	8006120 <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006112:	6802      	ldr	r2, [r0, #0]
 8006114:	6853      	ldr	r3, [r2, #4]
 8006116:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800611a:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 800611c:	430b      	orrs	r3, r1
 800611e:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006120:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8006122:	f013 0f10 	tst.w	r3, #16
 8006126:	d006      	beq.n	8006136 <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006128:	6802      	ldr	r2, [r0, #0]
 800612a:	6893      	ldr	r3, [r2, #8]
 800612c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006130:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8006132:	430b      	orrs	r3, r1
 8006134:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006136:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8006138:	f013 0f20 	tst.w	r3, #32
 800613c:	d006      	beq.n	800614c <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800613e:	6802      	ldr	r2, [r0, #0]
 8006140:	6893      	ldr	r3, [r2, #8]
 8006142:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006146:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8006148:	430b      	orrs	r3, r1
 800614a:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800614c:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800614e:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8006152:	d00a      	beq.n	800616a <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006154:	6802      	ldr	r2, [r0, #0]
 8006156:	6853      	ldr	r3, [r2, #4]
 8006158:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800615c:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 800615e:	430b      	orrs	r3, r1
 8006160:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006162:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8006164:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006168:	d00b      	beq.n	8006182 <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800616a:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800616c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006170:	d006      	beq.n	8006180 <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006172:	6802      	ldr	r2, [r0, #0]
 8006174:	6853      	ldr	r3, [r2, #4]
 8006176:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 800617a:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 800617c:	430b      	orrs	r3, r1
 800617e:	6053      	str	r3, [r2, #4]
}
 8006180:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006182:	6802      	ldr	r2, [r0, #0]
 8006184:	6853      	ldr	r3, [r2, #4]
 8006186:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800618a:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 800618c:	430b      	orrs	r3, r1
 800618e:	6053      	str	r3, [r2, #4]
 8006190:	e7eb      	b.n	800616a <UART_AdvFeatureConfig+0xa2>

08006192 <UART_WaitOnFlagUntilTimeout>:
{
 8006192:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006196:	4605      	mov	r5, r0
 8006198:	460e      	mov	r6, r1
 800619a:	4617      	mov	r7, r2
 800619c:	4699      	mov	r9, r3
 800619e:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80061a2:	682b      	ldr	r3, [r5, #0]
 80061a4:	69dc      	ldr	r4, [r3, #28]
 80061a6:	ea36 0404 	bics.w	r4, r6, r4
 80061aa:	bf0c      	ite	eq
 80061ac:	2401      	moveq	r4, #1
 80061ae:	2400      	movne	r4, #0
 80061b0:	42bc      	cmp	r4, r7
 80061b2:	d13a      	bne.n	800622a <UART_WaitOnFlagUntilTimeout+0x98>
    if (Timeout != HAL_MAX_DELAY)
 80061b4:	f1b8 3fff 	cmp.w	r8, #4294967295
 80061b8:	d0f3      	beq.n	80061a2 <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061ba:	f7fa fc55 	bl	8000a68 <HAL_GetTick>
 80061be:	eba0 0009 	sub.w	r0, r0, r9
 80061c2:	4540      	cmp	r0, r8
 80061c4:	d834      	bhi.n	8006230 <UART_WaitOnFlagUntilTimeout+0x9e>
 80061c6:	f1b8 0f00 	cmp.w	r8, #0
 80061ca:	d033      	beq.n	8006234 <UART_WaitOnFlagUntilTimeout+0xa2>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80061cc:	682b      	ldr	r3, [r5, #0]
 80061ce:	681a      	ldr	r2, [r3, #0]
 80061d0:	f012 0f04 	tst.w	r2, #4
 80061d4:	d0e5      	beq.n	80061a2 <UART_WaitOnFlagUntilTimeout+0x10>
 80061d6:	f1b6 0240 	subs.w	r2, r6, #64	@ 0x40
 80061da:	bf18      	it	ne
 80061dc:	2201      	movne	r2, #1
 80061de:	2e80      	cmp	r6, #128	@ 0x80
 80061e0:	d0df      	beq.n	80061a2 <UART_WaitOnFlagUntilTimeout+0x10>
 80061e2:	2a00      	cmp	r2, #0
 80061e4:	d0dd      	beq.n	80061a2 <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80061e6:	69da      	ldr	r2, [r3, #28]
 80061e8:	f012 0f08 	tst.w	r2, #8
 80061ec:	d111      	bne.n	8006212 <UART_WaitOnFlagUntilTimeout+0x80>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80061ee:	69da      	ldr	r2, [r3, #28]
 80061f0:	f412 6f00 	tst.w	r2, #2048	@ 0x800
 80061f4:	d0d5      	beq.n	80061a2 <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80061f6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80061fa:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 80061fc:	4628      	mov	r0, r5
 80061fe:	f7ff fc3d 	bl	8005a7c <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006202:	2320      	movs	r3, #32
 8006204:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 8006208:	2300      	movs	r3, #0
 800620a:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
          return HAL_TIMEOUT;
 800620e:	2003      	movs	r0, #3
 8006210:	e00c      	b.n	800622c <UART_WaitOnFlagUntilTimeout+0x9a>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006212:	2408      	movs	r4, #8
 8006214:	621c      	str	r4, [r3, #32]
          UART_EndRxTransfer(huart);
 8006216:	4628      	mov	r0, r5
 8006218:	f7ff fc30 	bl	8005a7c <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800621c:	f8c5 4090 	str.w	r4, [r5, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 8006220:	2300      	movs	r3, #0
 8006222:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
          return HAL_ERROR;
 8006226:	2001      	movs	r0, #1
 8006228:	e000      	b.n	800622c <UART_WaitOnFlagUntilTimeout+0x9a>
  return HAL_OK;
 800622a:	2000      	movs	r0, #0
}
 800622c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 8006230:	2003      	movs	r0, #3
 8006232:	e7fb      	b.n	800622c <UART_WaitOnFlagUntilTimeout+0x9a>
 8006234:	2003      	movs	r0, #3
 8006236:	e7f9      	b.n	800622c <UART_WaitOnFlagUntilTimeout+0x9a>

08006238 <UART_CheckIdleState>:
{
 8006238:	b530      	push	{r4, r5, lr}
 800623a:	b083      	sub	sp, #12
 800623c:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800623e:	2300      	movs	r3, #0
 8006240:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 8006244:	f7fa fc10 	bl	8000a68 <HAL_GetTick>
 8006248:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800624a:	6822      	ldr	r2, [r4, #0]
 800624c:	6812      	ldr	r2, [r2, #0]
 800624e:	f012 0f08 	tst.w	r2, #8
 8006252:	d110      	bne.n	8006276 <UART_CheckIdleState+0x3e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006254:	6823      	ldr	r3, [r4, #0]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f013 0f04 	tst.w	r3, #4
 800625c:	d128      	bne.n	80062b0 <UART_CheckIdleState+0x78>
  huart->gState = HAL_UART_STATE_READY;
 800625e:	2320      	movs	r3, #32
 8006260:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006264:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006268:	2000      	movs	r0, #0
 800626a:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800626c:	6720      	str	r0, [r4, #112]	@ 0x70
  __HAL_UNLOCK(huart);
 800626e:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8006272:	b003      	add	sp, #12
 8006274:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006276:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800627a:	9300      	str	r3, [sp, #0]
 800627c:	4603      	mov	r3, r0
 800627e:	2200      	movs	r2, #0
 8006280:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006284:	4620      	mov	r0, r4
 8006286:	f7ff ff84 	bl	8006192 <UART_WaitOnFlagUntilTimeout>
 800628a:	2800      	cmp	r0, #0
 800628c:	d0e2      	beq.n	8006254 <UART_CheckIdleState+0x1c>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800628e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006290:	e852 3f00 	ldrex	r3, [r2]
 8006294:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006298:	e842 3100 	strex	r1, r3, [r2]
 800629c:	2900      	cmp	r1, #0
 800629e:	d1f6      	bne.n	800628e <UART_CheckIdleState+0x56>
      huart->gState = HAL_UART_STATE_READY;
 80062a0:	2320      	movs	r3, #32
 80062a2:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      __HAL_UNLOCK(huart);
 80062a6:	2300      	movs	r3, #0
 80062a8:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
      return HAL_TIMEOUT;
 80062ac:	2003      	movs	r0, #3
 80062ae:	e7e0      	b.n	8006272 <UART_CheckIdleState+0x3a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80062b0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80062b4:	9300      	str	r3, [sp, #0]
 80062b6:	462b      	mov	r3, r5
 80062b8:	2200      	movs	r2, #0
 80062ba:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80062be:	4620      	mov	r0, r4
 80062c0:	f7ff ff67 	bl	8006192 <UART_WaitOnFlagUntilTimeout>
 80062c4:	2800      	cmp	r0, #0
 80062c6:	d0ca      	beq.n	800625e <UART_CheckIdleState+0x26>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80062c8:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062ca:	e852 3f00 	ldrex	r3, [r2]
 80062ce:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062d2:	e842 3100 	strex	r1, r3, [r2]
 80062d6:	2900      	cmp	r1, #0
 80062d8:	d1f6      	bne.n	80062c8 <UART_CheckIdleState+0x90>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062da:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062dc:	f102 0308 	add.w	r3, r2, #8
 80062e0:	e853 3f00 	ldrex	r3, [r3]
 80062e4:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062e8:	3208      	adds	r2, #8
 80062ea:	e842 3100 	strex	r1, r3, [r2]
 80062ee:	2900      	cmp	r1, #0
 80062f0:	d1f3      	bne.n	80062da <UART_CheckIdleState+0xa2>
      huart->RxState = HAL_UART_STATE_READY;
 80062f2:	2320      	movs	r3, #32
 80062f4:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      __HAL_UNLOCK(huart);
 80062f8:	2300      	movs	r3, #0
 80062fa:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
      return HAL_TIMEOUT;
 80062fe:	2003      	movs	r0, #3
 8006300:	e7b7      	b.n	8006272 <UART_CheckIdleState+0x3a>

08006302 <HAL_UART_Init>:
  if (huart == NULL)
 8006302:	b378      	cbz	r0, 8006364 <HAL_UART_Init+0x62>
{
 8006304:	b510      	push	{r4, lr}
 8006306:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8006308:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 800630c:	b30b      	cbz	r3, 8006352 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 800630e:	2324      	movs	r3, #36	@ 0x24
 8006310:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 8006314:	6822      	ldr	r2, [r4, #0]
 8006316:	6813      	ldr	r3, [r2, #0]
 8006318:	f023 0301 	bic.w	r3, r3, #1
 800631c:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800631e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8006320:	b9e3      	cbnz	r3, 800635c <HAL_UART_Init+0x5a>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006322:	4620      	mov	r0, r4
 8006324:	f7ff fbd6 	bl	8005ad4 <UART_SetConfig>
 8006328:	2801      	cmp	r0, #1
 800632a:	d011      	beq.n	8006350 <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800632c:	6822      	ldr	r2, [r4, #0]
 800632e:	6853      	ldr	r3, [r2, #4]
 8006330:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 8006334:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006336:	6822      	ldr	r2, [r4, #0]
 8006338:	6893      	ldr	r3, [r2, #8]
 800633a:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 800633e:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8006340:	6822      	ldr	r2, [r4, #0]
 8006342:	6813      	ldr	r3, [r2, #0]
 8006344:	f043 0301 	orr.w	r3, r3, #1
 8006348:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 800634a:	4620      	mov	r0, r4
 800634c:	f7ff ff74 	bl	8006238 <UART_CheckIdleState>
}
 8006350:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8006352:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 8006356:	f7fb fa2b 	bl	80017b0 <HAL_UART_MspInit>
 800635a:	e7d8      	b.n	800630e <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 800635c:	4620      	mov	r0, r4
 800635e:	f7ff feb3 	bl	80060c8 <UART_AdvFeatureConfig>
 8006362:	e7de      	b.n	8006322 <HAL_UART_Init+0x20>
    return HAL_ERROR;
 8006364:	2001      	movs	r0, #1
}
 8006366:	4770      	bx	lr

08006368 <HAL_MultiProcessor_Init>:
  if (huart == NULL)
 8006368:	2800      	cmp	r0, #0
 800636a:	d042      	beq.n	80063f2 <HAL_MultiProcessor_Init+0x8a>
{
 800636c:	b570      	push	{r4, r5, r6, lr}
 800636e:	460e      	mov	r6, r1
 8006370:	4615      	mov	r5, r2
 8006372:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8006374:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 8006378:	b353      	cbz	r3, 80063d0 <HAL_MultiProcessor_Init+0x68>
  huart->gState = HAL_UART_STATE_BUSY;
 800637a:	2324      	movs	r3, #36	@ 0x24
 800637c:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 8006380:	6822      	ldr	r2, [r4, #0]
 8006382:	6813      	ldr	r3, [r2, #0]
 8006384:	f023 0301 	bic.w	r3, r3, #1
 8006388:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800638a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800638c:	bb2b      	cbnz	r3, 80063da <HAL_MultiProcessor_Init+0x72>
  if (UART_SetConfig(huart) == HAL_ERROR)
 800638e:	4620      	mov	r0, r4
 8006390:	f7ff fba0 	bl	8005ad4 <UART_SetConfig>
 8006394:	2801      	cmp	r0, #1
 8006396:	d01a      	beq.n	80063ce <HAL_MultiProcessor_Init+0x66>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006398:	6822      	ldr	r2, [r4, #0]
 800639a:	6853      	ldr	r3, [r2, #4]
 800639c:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 80063a0:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80063a2:	6822      	ldr	r2, [r4, #0]
 80063a4:	6893      	ldr	r3, [r2, #8]
 80063a6:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 80063aa:	6093      	str	r3, [r2, #8]
  if (WakeUpMethod == UART_WAKEUPMETHOD_ADDRESSMARK)
 80063ac:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 80063b0:	d017      	beq.n	80063e2 <HAL_MultiProcessor_Init+0x7a>
  MODIFY_REG(huart->Instance->CR1, USART_CR1_WAKE, WakeUpMethod);
 80063b2:	6822      	ldr	r2, [r4, #0]
 80063b4:	6813      	ldr	r3, [r2, #0]
 80063b6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80063ba:	432b      	orrs	r3, r5
 80063bc:	6013      	str	r3, [r2, #0]
  __HAL_UART_ENABLE(huart);
 80063be:	6822      	ldr	r2, [r4, #0]
 80063c0:	6813      	ldr	r3, [r2, #0]
 80063c2:	f043 0301 	orr.w	r3, r3, #1
 80063c6:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 80063c8:	4620      	mov	r0, r4
 80063ca:	f7ff ff35 	bl	8006238 <UART_CheckIdleState>
}
 80063ce:	bd70      	pop	{r4, r5, r6, pc}
    huart->Lock = HAL_UNLOCKED;
 80063d0:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 80063d4:	f7fb f9ec 	bl	80017b0 <HAL_UART_MspInit>
 80063d8:	e7cf      	b.n	800637a <HAL_MultiProcessor_Init+0x12>
    UART_AdvFeatureConfig(huart);
 80063da:	4620      	mov	r0, r4
 80063dc:	f7ff fe74 	bl	80060c8 <UART_AdvFeatureConfig>
 80063e0:	e7d5      	b.n	800638e <HAL_MultiProcessor_Init+0x26>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)Address << UART_CR2_ADDRESS_LSB_POS));
 80063e2:	6822      	ldr	r2, [r4, #0]
 80063e4:	6853      	ldr	r3, [r2, #4]
 80063e6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80063ea:	ea43 6306 	orr.w	r3, r3, r6, lsl #24
 80063ee:	6053      	str	r3, [r2, #4]
 80063f0:	e7df      	b.n	80063b2 <HAL_MultiProcessor_Init+0x4a>
    return HAL_ERROR;
 80063f2:	2001      	movs	r0, #1
}
 80063f4:	4770      	bx	lr
	...

080063f8 <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80063f8:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 80063fa:	b92b      	cbnz	r3, 8006408 <UARTEx_SetNbDataToProcess+0x10>
  {
    huart->NbTxDataToProcess = 1U;
 80063fc:	2301      	movs	r3, #1
 80063fe:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006402:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
 8006406:	4770      	bx	lr
{
 8006408:	b430      	push	{r4, r5}
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800640a:	6803      	ldr	r3, [r0, #0]
 800640c:	689a      	ldr	r2, [r3, #8]
 800640e:	f3c2 6242 	ubfx	r2, r2, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006412:	6899      	ldr	r1, [r3, #8]
 8006414:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006416:	4d09      	ldr	r5, [pc, #36]	@ (800643c <UARTEx_SetNbDataToProcess+0x44>)
 8006418:	5c6b      	ldrb	r3, [r5, r1]
 800641a:	011b      	lsls	r3, r3, #4
                               (uint16_t)denominator[tx_fifo_threshold];
 800641c:	4c08      	ldr	r4, [pc, #32]	@ (8006440 <UARTEx_SetNbDataToProcess+0x48>)
 800641e:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006420:	fb93 f3f1 	sdiv	r3, r3, r1
 8006424:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006428:	5cab      	ldrb	r3, [r5, r2]
 800642a:	011b      	lsls	r3, r3, #4
                               (uint16_t)denominator[rx_fifo_threshold];
 800642c:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800642e:	fb93 f3f2 	sdiv	r3, r3, r2
 8006432:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
  }
}
 8006436:	bc30      	pop	{r4, r5}
 8006438:	4770      	bx	lr
 800643a:	bf00      	nop
 800643c:	08008464 	.word	0x08008464
 8006440:	0800845c 	.word	0x0800845c

08006444 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 8006444:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8006448:	2b01      	cmp	r3, #1
 800644a:	d018      	beq.n	800647e <HAL_UARTEx_DisableFifoMode+0x3a>
 800644c:	2301      	movs	r3, #1
 800644e:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8006452:	2324      	movs	r3, #36	@ 0x24
 8006454:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006458:	6803      	ldr	r3, [r0, #0]
 800645a:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 800645c:	6819      	ldr	r1, [r3, #0]
 800645e:	f021 0101 	bic.w	r1, r1, #1
 8006462:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006464:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006468:	2300      	movs	r3, #0
 800646a:	6643      	str	r3, [r0, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800646c:	6801      	ldr	r1, [r0, #0]
 800646e:	600a      	str	r2, [r1, #0]
  huart->gState = HAL_UART_STATE_READY;
 8006470:	2220      	movs	r2, #32
 8006472:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8006476:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  return HAL_OK;
 800647a:	4618      	mov	r0, r3
 800647c:	4770      	bx	lr
  __HAL_LOCK(huart);
 800647e:	2002      	movs	r0, #2
}
 8006480:	4770      	bx	lr

08006482 <HAL_UARTEx_SetTxFifoThreshold>:
{
 8006482:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8006484:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8006488:	2b01      	cmp	r3, #1
 800648a:	d01d      	beq.n	80064c8 <HAL_UARTEx_SetTxFifoThreshold+0x46>
 800648c:	4604      	mov	r4, r0
 800648e:	2301      	movs	r3, #1
 8006490:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8006494:	2324      	movs	r3, #36	@ 0x24
 8006496:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800649a:	6803      	ldr	r3, [r0, #0]
 800649c:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 800649e:	681a      	ldr	r2, [r3, #0]
 80064a0:	f022 0201 	bic.w	r2, r2, #1
 80064a4:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80064a6:	6802      	ldr	r2, [r0, #0]
 80064a8:	6893      	ldr	r3, [r2, #8]
 80064aa:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 80064ae:	4319      	orrs	r1, r3
 80064b0:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 80064b2:	f7ff ffa1 	bl	80063f8 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80064b6:	6823      	ldr	r3, [r4, #0]
 80064b8:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 80064ba:	2320      	movs	r3, #32
 80064bc:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 80064c0:	2000      	movs	r0, #0
 80064c2:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 80064c6:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 80064c8:	2002      	movs	r0, #2
 80064ca:	e7fc      	b.n	80064c6 <HAL_UARTEx_SetTxFifoThreshold+0x44>

080064cc <HAL_UARTEx_SetRxFifoThreshold>:
{
 80064cc:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 80064ce:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 80064d2:	2b01      	cmp	r3, #1
 80064d4:	d01d      	beq.n	8006512 <HAL_UARTEx_SetRxFifoThreshold+0x46>
 80064d6:	4604      	mov	r4, r0
 80064d8:	2301      	movs	r3, #1
 80064da:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 80064de:	2324      	movs	r3, #36	@ 0x24
 80064e0:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80064e4:	6803      	ldr	r3, [r0, #0]
 80064e6:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 80064e8:	681a      	ldr	r2, [r3, #0]
 80064ea:	f022 0201 	bic.w	r2, r2, #1
 80064ee:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80064f0:	6802      	ldr	r2, [r0, #0]
 80064f2:	6893      	ldr	r3, [r2, #8]
 80064f4:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 80064f8:	4319      	orrs	r1, r3
 80064fa:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 80064fc:	f7ff ff7c 	bl	80063f8 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006500:	6823      	ldr	r3, [r4, #0]
 8006502:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8006504:	2320      	movs	r3, #32
 8006506:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 800650a:	2000      	movs	r0, #0
 800650c:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8006510:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8006512:	2002      	movs	r0, #2
 8006514:	e7fc      	b.n	8006510 <HAL_UARTEx_SetRxFifoThreshold+0x44>

08006516 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8006516:	e7fe      	b.n	8006516 <NMI_Handler>

08006518 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006518:	e7fe      	b.n	8006518 <HardFault_Handler>

0800651a <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800651a:	e7fe      	b.n	800651a <MemManage_Handler>

0800651c <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800651c:	e7fe      	b.n	800651c <BusFault_Handler>

0800651e <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800651e:	e7fe      	b.n	800651e <UsageFault_Handler>

08006520 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006520:	4770      	bx	lr

08006522 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006522:	4770      	bx	lr

08006524 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006524:	4770      	bx	lr

08006526 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006526:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006528:	f7fa fa92 	bl	8000a50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800652c:	bd08      	pop	{r3, pc}
	...

08006530 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8006530:	b508      	push	{r3, lr}
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8006532:	4802      	ldr	r0, [pc, #8]	@ (800653c <OTG_FS_IRQHandler+0xc>)
 8006534:	f7fb fc46 	bl	8001dc4 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8006538:	bd08      	pop	{r3, pc}
 800653a:	bf00      	nop
 800653c:	20000550 	.word	0x20000550

08006540 <SDMMC_GetCmdError>:
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8006540:	4b0b      	ldr	r3, [pc, #44]	@ (8006570 <SDMMC_GetCmdError+0x30>)
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	4a0b      	ldr	r2, [pc, #44]	@ (8006574 <SDMMC_GetCmdError+0x34>)
 8006546:	fba2 2303 	umull	r2, r3, r2, r3
 800654a:	0a5b      	lsrs	r3, r3, #9
 800654c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006550:	fb02 f303 	mul.w	r3, r2, r3

  do
  {
    if (count-- == 0U)
 8006554:	461a      	mov	r2, r3
 8006556:	3b01      	subs	r3, #1
 8006558:	b13a      	cbz	r2, 800656a <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800655a:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800655c:	f012 0f80 	tst.w	r2, #128	@ 0x80
 8006560:	d0f8      	beq.n	8006554 <SDMMC_GetCmdError+0x14>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8006562:	4b05      	ldr	r3, [pc, #20]	@ (8006578 <SDMMC_GetCmdError+0x38>)
 8006564:	6383      	str	r3, [r0, #56]	@ 0x38

  return SDMMC_ERROR_NONE;
 8006566:	2000      	movs	r0, #0
 8006568:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 800656a:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 800656e:	4770      	bx	lr
 8006570:	2000000c 	.word	0x2000000c
 8006574:	10624dd3 	.word	0x10624dd3
 8006578:	002000c5 	.word	0x002000c5

0800657c <SDMMC_Init>:
{
 800657c:	b084      	sub	sp, #16
 800657e:	f10d 0c04 	add.w	ip, sp, #4
 8006582:	e88c 000e 	stmia.w	ip, {r1, r2, r3}
  tmpreg |= (Init.ClockEdge           | \
 8006586:	460b      	mov	r3, r1
 8006588:	4313      	orrs	r3, r2
             Init.BusWide             | \
 800658a:	9a03      	ldr	r2, [sp, #12]
             Init.ClockPowerSave      | \
 800658c:	4313      	orrs	r3, r2
             Init.HardwareFlowControl | \
 800658e:	9a04      	ldr	r2, [sp, #16]
             Init.BusWide             | \
 8006590:	4313      	orrs	r3, r2
             Init.ClockDiv
 8006592:	9a05      	ldr	r2, [sp, #20]
             Init.HardwareFlowControl | \
 8006594:	4313      	orrs	r3, r2
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 8006596:	6841      	ldr	r1, [r0, #4]
 8006598:	4a03      	ldr	r2, [pc, #12]	@ (80065a8 <SDMMC_Init+0x2c>)
 800659a:	400a      	ands	r2, r1
 800659c:	4313      	orrs	r3, r2
 800659e:	6043      	str	r3, [r0, #4]
}
 80065a0:	2000      	movs	r0, #0
 80065a2:	b004      	add	sp, #16
 80065a4:	4770      	bx	lr
 80065a6:	bf00      	nop
 80065a8:	ffc02c00 	.word	0xffc02c00

080065ac <SDMMC_ReadFIFO>:
  return (SDMMCx->FIFO);
 80065ac:	f8d0 0080 	ldr.w	r0, [r0, #128]	@ 0x80
}
 80065b0:	4770      	bx	lr

080065b2 <SDMMC_PowerState_ON>:
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 80065b2:	6803      	ldr	r3, [r0, #0]
 80065b4:	f043 0303 	orr.w	r3, r3, #3
 80065b8:	6003      	str	r3, [r0, #0]
}
 80065ba:	2000      	movs	r0, #0
 80065bc:	4770      	bx	lr

080065be <SDMMC_GetPowerState>:
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 80065be:	6800      	ldr	r0, [r0, #0]
}
 80065c0:	f000 0003 	and.w	r0, r0, #3
 80065c4:	4770      	bx	lr
	...

080065c8 <SDMMC_SendCommand>:
  SDMMCx->ARG = Command->Argument;
 80065c8:	680b      	ldr	r3, [r1, #0]
 80065ca:	6083      	str	r3, [r0, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 80065cc:	684b      	ldr	r3, [r1, #4]
                       Command->Response         | \
 80065ce:	688a      	ldr	r2, [r1, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 80065d0:	4313      	orrs	r3, r2
                       Command->WaitForInterrupt | \
 80065d2:	68ca      	ldr	r2, [r1, #12]
                       Command->Response         | \
 80065d4:	4313      	orrs	r3, r2
                       Command->CPSM);
 80065d6:	690a      	ldr	r2, [r1, #16]
                       Command->WaitForInterrupt | \
 80065d8:	4313      	orrs	r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 80065da:	68c1      	ldr	r1, [r0, #12]
 80065dc:	4a02      	ldr	r2, [pc, #8]	@ (80065e8 <SDMMC_SendCommand+0x20>)
 80065de:	400a      	ands	r2, r1
 80065e0:	4313      	orrs	r3, r2
 80065e2:	60c3      	str	r3, [r0, #12]
}
 80065e4:	2000      	movs	r0, #0
 80065e6:	4770      	bx	lr
 80065e8:	fffee0c0 	.word	0xfffee0c0

080065ec <SDMMC_GetCommandResponse>:
  return (uint8_t)(SDMMCx->RESPCMD);
 80065ec:	6900      	ldr	r0, [r0, #16]
}
 80065ee:	b2c0      	uxtb	r0, r0
 80065f0:	4770      	bx	lr

080065f2 <SDMMC_GetResponse>:
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 80065f2:	3014      	adds	r0, #20
  return (*(__IO uint32_t *) tmp);
 80065f4:	5840      	ldr	r0, [r0, r1]
}
 80065f6:	4770      	bx	lr

080065f8 <SDMMC_ConfigData>:
  SDMMCx->DTIMER = Data->DataTimeOut;
 80065f8:	680b      	ldr	r3, [r1, #0]
 80065fa:	6243      	str	r3, [r0, #36]	@ 0x24
  SDMMCx->DLEN = Data->DataLength;
 80065fc:	684b      	ldr	r3, [r1, #4]
 80065fe:	6283      	str	r3, [r0, #40]	@ 0x28
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8006600:	688b      	ldr	r3, [r1, #8]
                       Data->TransferDir   | \
 8006602:	68ca      	ldr	r2, [r1, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8006604:	4313      	orrs	r3, r2
                       Data->TransferMode  | \
 8006606:	690a      	ldr	r2, [r1, #16]
                       Data->TransferDir   | \
 8006608:	4313      	orrs	r3, r2
                       Data->DPSM);
 800660a:	694a      	ldr	r2, [r1, #20]
                       Data->TransferMode  | \
 800660c:	4313      	orrs	r3, r2
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800660e:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
 8006610:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8006614:	4313      	orrs	r3, r2
 8006616:	62c3      	str	r3, [r0, #44]	@ 0x2c
}
 8006618:	2000      	movs	r0, #0
 800661a:	4770      	bx	lr

0800661c <SDMMC_CmdGoIdleState>:
{
 800661c:	b510      	push	{r4, lr}
 800661e:	b086      	sub	sp, #24
 8006620:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0U;
 8006622:	2300      	movs	r3, #0
 8006624:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8006626:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8006628:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800662a:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800662c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006630:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006632:	a901      	add	r1, sp, #4
 8006634:	f7ff ffc8 	bl	80065c8 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8006638:	4620      	mov	r0, r4
 800663a:	f7ff ff81 	bl	8006540 <SDMMC_GetCmdError>
}
 800663e:	b006      	add	sp, #24
 8006640:	bd10      	pop	{r4, pc}
	...

08006644 <SDMMC_GetCmdResp1>:
{
 8006644:	b570      	push	{r4, r5, r6, lr}
 8006646:	4605      	mov	r5, r0
 8006648:	460e      	mov	r6, r1
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800664a:	4b51      	ldr	r3, [pc, #324]	@ (8006790 <SDMMC_GetCmdResp1+0x14c>)
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	4951      	ldr	r1, [pc, #324]	@ (8006794 <SDMMC_GetCmdResp1+0x150>)
 8006650:	fba1 1303 	umull	r1, r3, r1, r3
 8006654:	0a5b      	lsrs	r3, r3, #9
 8006656:	fb03 f202 	mul.w	r2, r3, r2
    if (count-- == 0U)
 800665a:	4613      	mov	r3, r2
 800665c:	3a01      	subs	r2, #1
 800665e:	2b00      	cmp	r3, #0
 8006660:	d05e      	beq.n	8006720 <SDMMC_GetCmdResp1+0xdc>
    sta_reg = SDMMCx->STA;
 8006662:	6b6c      	ldr	r4, [r5, #52]	@ 0x34
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 8006664:	4b4c      	ldr	r3, [pc, #304]	@ (8006798 <SDMMC_GetCmdResp1+0x154>)
 8006666:	4023      	ands	r3, r4
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8006668:	2b00      	cmp	r3, #0
 800666a:	d0f6      	beq.n	800665a <SDMMC_GetCmdResp1+0x16>
 800666c:	f414 5f00 	tst.w	r4, #8192	@ 0x2000
 8006670:	d1f3      	bne.n	800665a <SDMMC_GetCmdResp1+0x16>
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8006672:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8006674:	f013 0f04 	tst.w	r3, #4
 8006678:	d106      	bne.n	8006688 <SDMMC_GetCmdResp1+0x44>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800667a:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800667c:	f013 0f01 	tst.w	r3, #1
 8006680:	d005      	beq.n	800668e <SDMMC_GetCmdResp1+0x4a>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8006682:	2001      	movs	r0, #1
 8006684:	63a8      	str	r0, [r5, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006686:	e04d      	b.n	8006724 <SDMMC_GetCmdResp1+0xe0>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8006688:	2004      	movs	r0, #4
 800668a:	63a8      	str	r0, [r5, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800668c:	e04a      	b.n	8006724 <SDMMC_GetCmdResp1+0xe0>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800668e:	4b43      	ldr	r3, [pc, #268]	@ (800679c <SDMMC_GetCmdResp1+0x158>)
 8006690:	63ab      	str	r3, [r5, #56]	@ 0x38
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8006692:	4628      	mov	r0, r5
 8006694:	f7ff ffaa 	bl	80065ec <SDMMC_GetCommandResponse>
 8006698:	42b0      	cmp	r0, r6
 800669a:	d001      	beq.n	80066a0 <SDMMC_GetCmdResp1+0x5c>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800669c:	2001      	movs	r0, #1
 800669e:	e041      	b.n	8006724 <SDMMC_GetCmdResp1+0xe0>
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 80066a0:	2100      	movs	r1, #0
 80066a2:	4628      	mov	r0, r5
 80066a4:	f7ff ffa5 	bl	80065f2 <SDMMC_GetResponse>
 80066a8:	4603      	mov	r3, r0
  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 80066aa:	483d      	ldr	r0, [pc, #244]	@ (80067a0 <SDMMC_GetCmdResp1+0x15c>)
 80066ac:	4018      	ands	r0, r3
 80066ae:	b3c8      	cbz	r0, 8006724 <SDMMC_GetCmdResp1+0xe0>
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	db38      	blt.n	8006726 <SDMMC_GetCmdResp1+0xe2>
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80066b4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80066b8:	d138      	bne.n	800672c <SDMMC_GetCmdResp1+0xe8>
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 80066ba:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 80066be:	d137      	bne.n	8006730 <SDMMC_GetCmdResp1+0xec>
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 80066c0:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 80066c4:	d136      	bne.n	8006734 <SDMMC_GetCmdResp1+0xf0>
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 80066c6:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 80066ca:	d136      	bne.n	800673a <SDMMC_GetCmdResp1+0xf6>
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80066cc:	f013 6f80 	tst.w	r3, #67108864	@ 0x4000000
 80066d0:	d136      	bne.n	8006740 <SDMMC_GetCmdResp1+0xfc>
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80066d2:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 80066d6:	d136      	bne.n	8006746 <SDMMC_GetCmdResp1+0x102>
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80066d8:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 80066dc:	d136      	bne.n	800674c <SDMMC_GetCmdResp1+0x108>
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80066de:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 80066e2:	d136      	bne.n	8006752 <SDMMC_GetCmdResp1+0x10e>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80066e4:	f413 1f00 	tst.w	r3, #2097152	@ 0x200000
 80066e8:	d136      	bne.n	8006758 <SDMMC_GetCmdResp1+0x114>
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80066ea:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80066ee:	d136      	bne.n	800675e <SDMMC_GetCmdResp1+0x11a>
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80066f0:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
 80066f4:	d136      	bne.n	8006764 <SDMMC_GetCmdResp1+0x120>
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 80066f6:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80066fa:	d136      	bne.n	800676a <SDMMC_GetCmdResp1+0x126>
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80066fc:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8006700:	d136      	bne.n	8006770 <SDMMC_GetCmdResp1+0x12c>
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8006702:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8006706:	d136      	bne.n	8006776 <SDMMC_GetCmdResp1+0x132>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8006708:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 800670c:	d136      	bne.n	800677c <SDMMC_GetCmdResp1+0x138>
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800670e:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8006712:	d136      	bne.n	8006782 <SDMMC_GetCmdResp1+0x13e>
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8006714:	f013 0f08 	tst.w	r3, #8
 8006718:	d036      	beq.n	8006788 <SDMMC_GetCmdResp1+0x144>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800671a:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 800671e:	e001      	b.n	8006724 <SDMMC_GetCmdResp1+0xe0>
      return SDMMC_ERROR_TIMEOUT;
 8006720:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 8006724:	bd70      	pop	{r4, r5, r6, pc}
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8006726:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 800672a:	e7fb      	b.n	8006724 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800672c:	2040      	movs	r0, #64	@ 0x40
 800672e:	e7f9      	b.n	8006724 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8006730:	2080      	movs	r0, #128	@ 0x80
 8006732:	e7f7      	b.n	8006724 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8006734:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8006738:	e7f4      	b.n	8006724 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800673a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800673e:	e7f1      	b.n	8006724 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8006740:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8006744:	e7ee      	b.n	8006724 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8006746:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800674a:	e7eb      	b.n	8006724 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_COM_CRC_FAILED;
 800674c:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8006750:	e7e8      	b.n	8006724 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_ILLEGAL_CMD;
 8006752:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8006756:	e7e5      	b.n	8006724 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8006758:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800675c:	e7e2      	b.n	8006724 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_CC_ERR;
 800675e:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8006762:	e7df      	b.n	8006724 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8006764:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8006768:	e7dc      	b.n	8006724 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800676a:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 800676e:	e7d9      	b.n	8006724 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8006770:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8006774:	e7d6      	b.n	8006724 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8006776:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800677a:	e7d3      	b.n	8006724 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800677c:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8006780:	e7d0      	b.n	8006724 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_ERASE_RESET;
 8006782:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 8006786:	e7cd      	b.n	8006724 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8006788:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 800678c:	e7ca      	b.n	8006724 <SDMMC_GetCmdResp1+0xe0>
 800678e:	bf00      	nop
 8006790:	2000000c 	.word	0x2000000c
 8006794:	10624dd3 	.word	0x10624dd3
 8006798:	00200045 	.word	0x00200045
 800679c:	002000c5 	.word	0x002000c5
 80067a0:	fdffe008 	.word	0xfdffe008

080067a4 <SDMMC_CmdBlockLength>:
{
 80067a4:	b530      	push	{r4, r5, lr}
 80067a6:	b087      	sub	sp, #28
 80067a8:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80067aa:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80067ac:	2510      	movs	r5, #16
 80067ae:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80067b0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80067b4:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80067b6:	2300      	movs	r3, #0
 80067b8:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80067ba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80067be:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80067c0:	a901      	add	r1, sp, #4
 80067c2:	f7ff ff01 	bl	80065c8 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 80067c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80067ca:	4629      	mov	r1, r5
 80067cc:	4620      	mov	r0, r4
 80067ce:	f7ff ff39 	bl	8006644 <SDMMC_GetCmdResp1>
}
 80067d2:	b007      	add	sp, #28
 80067d4:	bd30      	pop	{r4, r5, pc}

080067d6 <SDMMC_CmdSelDesel>:
{
 80067d6:	b530      	push	{r4, r5, lr}
 80067d8:	b087      	sub	sp, #28
 80067da:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80067dc:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 80067de:	2507      	movs	r5, #7
 80067e0:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80067e2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80067e6:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80067e8:	2300      	movs	r3, #0
 80067ea:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80067ec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80067f0:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80067f2:	a901      	add	r1, sp, #4
 80067f4:	f7ff fee8 	bl	80065c8 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 80067f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80067fc:	4629      	mov	r1, r5
 80067fe:	4620      	mov	r0, r4
 8006800:	f7ff ff20 	bl	8006644 <SDMMC_GetCmdResp1>
}
 8006804:	b007      	add	sp, #28
 8006806:	bd30      	pop	{r4, r5, pc}

08006808 <SDMMC_CmdAppCommand>:
{
 8006808:	b530      	push	{r4, r5, lr}
 800680a:	b087      	sub	sp, #28
 800680c:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800680e:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8006810:	2537      	movs	r5, #55	@ 0x37
 8006812:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006814:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006818:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800681a:	2300      	movs	r3, #0
 800681c:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800681e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006822:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006824:	a901      	add	r1, sp, #4
 8006826:	f7ff fecf 	bl	80065c8 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800682a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800682e:	4629      	mov	r1, r5
 8006830:	4620      	mov	r0, r4
 8006832:	f7ff ff07 	bl	8006644 <SDMMC_GetCmdResp1>
}
 8006836:	b007      	add	sp, #28
 8006838:	bd30      	pop	{r4, r5, pc}

0800683a <SDMMC_CmdBusWidth>:
{
 800683a:	b530      	push	{r4, r5, lr}
 800683c:	b087      	sub	sp, #28
 800683e:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8006840:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8006842:	2506      	movs	r5, #6
 8006844:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006846:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800684a:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800684c:	2300      	movs	r3, #0
 800684e:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006850:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006854:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006856:	a901      	add	r1, sp, #4
 8006858:	f7ff feb6 	bl	80065c8 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 800685c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006860:	4629      	mov	r1, r5
 8006862:	4620      	mov	r0, r4
 8006864:	f7ff feee 	bl	8006644 <SDMMC_GetCmdResp1>
}
 8006868:	b007      	add	sp, #28
 800686a:	bd30      	pop	{r4, r5, pc}

0800686c <SDMMC_CmdSendSCR>:
{
 800686c:	b530      	push	{r4, r5, lr}
 800686e:	b087      	sub	sp, #28
 8006870:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0U;
 8006872:	2300      	movs	r3, #0
 8006874:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8006876:	2533      	movs	r5, #51	@ 0x33
 8006878:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800687a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800687e:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006880:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006882:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006886:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006888:	a901      	add	r1, sp, #4
 800688a:	f7ff fe9d 	bl	80065c8 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 800688e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006892:	4629      	mov	r1, r5
 8006894:	4620      	mov	r0, r4
 8006896:	f7ff fed5 	bl	8006644 <SDMMC_GetCmdResp1>
}
 800689a:	b007      	add	sp, #28
 800689c:	bd30      	pop	{r4, r5, pc}

0800689e <SDMMC_CmdSendStatus>:
{
 800689e:	b530      	push	{r4, r5, lr}
 80068a0:	b087      	sub	sp, #28
 80068a2:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = Argument;
 80068a4:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 80068a6:	250d      	movs	r5, #13
 80068a8:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80068aa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80068ae:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80068b0:	2300      	movs	r3, #0
 80068b2:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80068b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80068b8:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80068ba:	a901      	add	r1, sp, #4
 80068bc:	f7ff fe84 	bl	80065c8 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 80068c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80068c4:	4629      	mov	r1, r5
 80068c6:	4620      	mov	r0, r4
 80068c8:	f7ff febc 	bl	8006644 <SDMMC_GetCmdResp1>
}
 80068cc:	b007      	add	sp, #28
 80068ce:	bd30      	pop	{r4, r5, pc}

080068d0 <SDMMC_CmdStatusRegister>:
{
 80068d0:	b530      	push	{r4, r5, lr}
 80068d2:	b087      	sub	sp, #28
 80068d4:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0U;
 80068d6:	2300      	movs	r3, #0
 80068d8:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 80068da:	250d      	movs	r5, #13
 80068dc:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80068de:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80068e2:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80068e4:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80068e6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80068ea:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80068ec:	a901      	add	r1, sp, #4
 80068ee:	f7ff fe6b 	bl	80065c8 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 80068f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80068f6:	4629      	mov	r1, r5
 80068f8:	4620      	mov	r0, r4
 80068fa:	f7ff fea3 	bl	8006644 <SDMMC_GetCmdResp1>
}
 80068fe:	b007      	add	sp, #28
 8006900:	bd30      	pop	{r4, r5, pc}
	...

08006904 <SDMMC_GetCmdResp2>:
{
 8006904:	4601      	mov	r1, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8006906:	4b14      	ldr	r3, [pc, #80]	@ (8006958 <SDMMC_GetCmdResp2+0x54>)
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	4a14      	ldr	r2, [pc, #80]	@ (800695c <SDMMC_GetCmdResp2+0x58>)
 800690c:	fba2 2303 	umull	r2, r3, r2, r3
 8006910:	0a5b      	lsrs	r3, r3, #9
 8006912:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006916:	fb02 f303 	mul.w	r3, r2, r3
    if (count-- == 0U)
 800691a:	461a      	mov	r2, r3
 800691c:	3b01      	subs	r3, #1
 800691e:	b1ba      	cbz	r2, 8006950 <SDMMC_GetCmdResp2+0x4c>
    sta_reg = SDMMCx->STA;
 8006920:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8006922:	f012 0f45 	tst.w	r2, #69	@ 0x45
 8006926:	d0f8      	beq.n	800691a <SDMMC_GetCmdResp2+0x16>
 8006928:	f412 5f00 	tst.w	r2, #8192	@ 0x2000
 800692c:	d1f5      	bne.n	800691a <SDMMC_GetCmdResp2+0x16>
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800692e:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 8006930:	f013 0f04 	tst.w	r3, #4
 8006934:	d106      	bne.n	8006944 <SDMMC_GetCmdResp2+0x40>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8006936:	6b48      	ldr	r0, [r1, #52]	@ 0x34
 8006938:	f010 0001 	ands.w	r0, r0, #1
 800693c:	d105      	bne.n	800694a <SDMMC_GetCmdResp2+0x46>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800693e:	4b08      	ldr	r3, [pc, #32]	@ (8006960 <SDMMC_GetCmdResp2+0x5c>)
 8006940:	638b      	str	r3, [r1, #56]	@ 0x38
  return SDMMC_ERROR_NONE;
 8006942:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8006944:	2004      	movs	r0, #4
 8006946:	6388      	str	r0, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006948:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800694a:	2001      	movs	r0, #1
 800694c:	6388      	str	r0, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800694e:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 8006950:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 8006954:	4770      	bx	lr
 8006956:	bf00      	nop
 8006958:	2000000c 	.word	0x2000000c
 800695c:	10624dd3 	.word	0x10624dd3
 8006960:	002000c5 	.word	0x002000c5

08006964 <SDMMC_CmdSendCID>:
{
 8006964:	b510      	push	{r4, lr}
 8006966:	b086      	sub	sp, #24
 8006968:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0U;
 800696a:	2300      	movs	r3, #0
 800696c:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800696e:	2202      	movs	r2, #2
 8006970:	9202      	str	r2, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8006972:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8006976:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006978:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800697a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800697e:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006980:	a901      	add	r1, sp, #4
 8006982:	f7ff fe21 	bl	80065c8 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8006986:	4620      	mov	r0, r4
 8006988:	f7ff ffbc 	bl	8006904 <SDMMC_GetCmdResp2>
}
 800698c:	b006      	add	sp, #24
 800698e:	bd10      	pop	{r4, pc}

08006990 <SDMMC_CmdSendCSD>:
{
 8006990:	b510      	push	{r4, lr}
 8006992:	b086      	sub	sp, #24
 8006994:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = Argument;
 8006996:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8006998:	2309      	movs	r3, #9
 800699a:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800699c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80069a0:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80069a2:	2300      	movs	r3, #0
 80069a4:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80069a6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80069aa:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80069ac:	a901      	add	r1, sp, #4
 80069ae:	f7ff fe0b 	bl	80065c8 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 80069b2:	4620      	mov	r0, r4
 80069b4:	f7ff ffa6 	bl	8006904 <SDMMC_GetCmdResp2>
}
 80069b8:	b006      	add	sp, #24
 80069ba:	bd10      	pop	{r4, pc}

080069bc <SDMMC_GetCmdResp3>:
{
 80069bc:	4601      	mov	r1, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 80069be:	4b10      	ldr	r3, [pc, #64]	@ (8006a00 <SDMMC_GetCmdResp3+0x44>)
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	4a10      	ldr	r2, [pc, #64]	@ (8006a04 <SDMMC_GetCmdResp3+0x48>)
 80069c4:	fba2 2303 	umull	r2, r3, r2, r3
 80069c8:	0a5b      	lsrs	r3, r3, #9
 80069ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80069ce:	fb02 f303 	mul.w	r3, r2, r3
    if (count-- == 0U)
 80069d2:	461a      	mov	r2, r3
 80069d4:	3b01      	subs	r3, #1
 80069d6:	b182      	cbz	r2, 80069fa <SDMMC_GetCmdResp3+0x3e>
    sta_reg = SDMMCx->STA;
 80069d8:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80069da:	f012 0f45 	tst.w	r2, #69	@ 0x45
 80069de:	d0f8      	beq.n	80069d2 <SDMMC_GetCmdResp3+0x16>
 80069e0:	f412 5f00 	tst.w	r2, #8192	@ 0x2000
 80069e4:	d1f5      	bne.n	80069d2 <SDMMC_GetCmdResp3+0x16>
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80069e6:	6b48      	ldr	r0, [r1, #52]	@ 0x34
 80069e8:	f010 0004 	ands.w	r0, r0, #4
 80069ec:	d102      	bne.n	80069f4 <SDMMC_GetCmdResp3+0x38>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80069ee:	4b06      	ldr	r3, [pc, #24]	@ (8006a08 <SDMMC_GetCmdResp3+0x4c>)
 80069f0:	638b      	str	r3, [r1, #56]	@ 0x38
  return SDMMC_ERROR_NONE;
 80069f2:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80069f4:	2004      	movs	r0, #4
 80069f6:	6388      	str	r0, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80069f8:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 80069fa:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 80069fe:	4770      	bx	lr
 8006a00:	2000000c 	.word	0x2000000c
 8006a04:	10624dd3 	.word	0x10624dd3
 8006a08:	002000c5 	.word	0x002000c5

08006a0c <SDMMC_CmdAppOperCommand>:
{
 8006a0c:	b510      	push	{r4, lr}
 8006a0e:	b086      	sub	sp, #24
 8006a10:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = Argument;
 8006a12:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8006a14:	2329      	movs	r3, #41	@ 0x29
 8006a16:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006a18:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006a1c:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006a1e:	2300      	movs	r3, #0
 8006a20:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006a22:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006a26:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006a28:	a901      	add	r1, sp, #4
 8006a2a:	f7ff fdcd 	bl	80065c8 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8006a2e:	4620      	mov	r0, r4
 8006a30:	f7ff ffc4 	bl	80069bc <SDMMC_GetCmdResp3>
}
 8006a34:	b006      	add	sp, #24
 8006a36:	bd10      	pop	{r4, pc}

08006a38 <SDMMC_GetCmdResp6>:
{
 8006a38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a3a:	4605      	mov	r5, r0
 8006a3c:	460e      	mov	r6, r1
 8006a3e:	4617      	mov	r7, r2
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8006a40:	4b23      	ldr	r3, [pc, #140]	@ (8006ad0 <SDMMC_GetCmdResp6+0x98>)
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	4a23      	ldr	r2, [pc, #140]	@ (8006ad4 <SDMMC_GetCmdResp6+0x9c>)
 8006a46:	fba2 2303 	umull	r2, r3, r2, r3
 8006a4a:	0a5b      	lsrs	r3, r3, #9
 8006a4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a50:	fb02 f303 	mul.w	r3, r2, r3
    if (count-- == 0U)
 8006a54:	461a      	mov	r2, r3
 8006a56:	3b01      	subs	r3, #1
 8006a58:	b38a      	cbz	r2, 8006abe <SDMMC_GetCmdResp6+0x86>
    sta_reg = SDMMCx->STA;
 8006a5a:	6b6c      	ldr	r4, [r5, #52]	@ 0x34
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8006a5c:	f014 0f45 	tst.w	r4, #69	@ 0x45
 8006a60:	d0f8      	beq.n	8006a54 <SDMMC_GetCmdResp6+0x1c>
 8006a62:	f414 5f00 	tst.w	r4, #8192	@ 0x2000
 8006a66:	d1f5      	bne.n	8006a54 <SDMMC_GetCmdResp6+0x1c>
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8006a68:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8006a6a:	f013 0f04 	tst.w	r3, #4
 8006a6e:	d106      	bne.n	8006a7e <SDMMC_GetCmdResp6+0x46>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8006a70:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8006a72:	f013 0f01 	tst.w	r3, #1
 8006a76:	d005      	beq.n	8006a84 <SDMMC_GetCmdResp6+0x4c>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8006a78:	2001      	movs	r0, #1
 8006a7a:	63a8      	str	r0, [r5, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006a7c:	e021      	b.n	8006ac2 <SDMMC_GetCmdResp6+0x8a>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8006a7e:	2004      	movs	r0, #4
 8006a80:	63a8      	str	r0, [r5, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006a82:	e01e      	b.n	8006ac2 <SDMMC_GetCmdResp6+0x8a>
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8006a84:	4628      	mov	r0, r5
 8006a86:	f7ff fdb1 	bl	80065ec <SDMMC_GetCommandResponse>
 8006a8a:	42b0      	cmp	r0, r6
 8006a8c:	d001      	beq.n	8006a92 <SDMMC_GetCmdResp6+0x5a>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006a8e:	2001      	movs	r0, #1
 8006a90:	e017      	b.n	8006ac2 <SDMMC_GetCmdResp6+0x8a>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8006a92:	4b11      	ldr	r3, [pc, #68]	@ (8006ad8 <SDMMC_GetCmdResp6+0xa0>)
 8006a94:	63ab      	str	r3, [r5, #56]	@ 0x38
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8006a96:	2100      	movs	r1, #0
 8006a98:	4628      	mov	r0, r5
 8006a9a:	f7ff fdaa 	bl	80065f2 <SDMMC_GetResponse>
 8006a9e:	4603      	mov	r3, r0
  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 8006aa0:	f410 4060 	ands.w	r0, r0, #57344	@ 0xe000
 8006aa4:	d008      	beq.n	8006ab8 <SDMMC_GetCmdResp6+0x80>
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8006aa6:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 8006aaa:	d10b      	bne.n	8006ac4 <SDMMC_GetCmdResp6+0x8c>
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8006aac:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8006ab0:	d00b      	beq.n	8006aca <SDMMC_GetCmdResp6+0x92>
    return SDMMC_ERROR_COM_CRC_FAILED;
 8006ab2:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8006ab6:	e004      	b.n	8006ac2 <SDMMC_GetCmdResp6+0x8a>
    *pRCA = (uint16_t)(response_r1 >> 16);
 8006ab8:	0c1b      	lsrs	r3, r3, #16
 8006aba:	803b      	strh	r3, [r7, #0]
    return SDMMC_ERROR_NONE;
 8006abc:	e001      	b.n	8006ac2 <SDMMC_GetCmdResp6+0x8a>
      return SDMMC_ERROR_TIMEOUT;
 8006abe:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 8006ac2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return SDMMC_ERROR_ILLEGAL_CMD;
 8006ac4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8006ac8:	e7fb      	b.n	8006ac2 <SDMMC_GetCmdResp6+0x8a>
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8006aca:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8006ace:	e7f8      	b.n	8006ac2 <SDMMC_GetCmdResp6+0x8a>
 8006ad0:	2000000c 	.word	0x2000000c
 8006ad4:	10624dd3 	.word	0x10624dd3
 8006ad8:	002000c5 	.word	0x002000c5

08006adc <SDMMC_CmdSetRelAdd>:
{
 8006adc:	b570      	push	{r4, r5, r6, lr}
 8006ade:	b086      	sub	sp, #24
 8006ae0:	4604      	mov	r4, r0
 8006ae2:	460d      	mov	r5, r1
  sdmmc_cmdinit.Argument         = 0U;
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8006ae8:	2603      	movs	r6, #3
 8006aea:	9602      	str	r6, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006aec:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006af0:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006af2:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006af4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006af8:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006afa:	a901      	add	r1, sp, #4
 8006afc:	f7ff fd64 	bl	80065c8 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8006b00:	462a      	mov	r2, r5
 8006b02:	4631      	mov	r1, r6
 8006b04:	4620      	mov	r0, r4
 8006b06:	f7ff ff97 	bl	8006a38 <SDMMC_GetCmdResp6>
}
 8006b0a:	b006      	add	sp, #24
 8006b0c:	bd70      	pop	{r4, r5, r6, pc}
	...

08006b10 <SDMMC_GetCmdResp7>:
{
 8006b10:	4601      	mov	r1, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8006b12:	4b16      	ldr	r3, [pc, #88]	@ (8006b6c <SDMMC_GetCmdResp7+0x5c>)
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	4a16      	ldr	r2, [pc, #88]	@ (8006b70 <SDMMC_GetCmdResp7+0x60>)
 8006b18:	fba2 2303 	umull	r2, r3, r2, r3
 8006b1c:	0a5b      	lsrs	r3, r3, #9
 8006b1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006b22:	fb02 f303 	mul.w	r3, r2, r3
    if (count-- == 0U)
 8006b26:	461a      	mov	r2, r3
 8006b28:	3b01      	subs	r3, #1
 8006b2a:	b1e2      	cbz	r2, 8006b66 <SDMMC_GetCmdResp7+0x56>
    sta_reg = SDMMCx->STA;
 8006b2c:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8006b2e:	f012 0f45 	tst.w	r2, #69	@ 0x45
 8006b32:	d0f8      	beq.n	8006b26 <SDMMC_GetCmdResp7+0x16>
 8006b34:	f412 5f00 	tst.w	r2, #8192	@ 0x2000
 8006b38:	d1f5      	bne.n	8006b26 <SDMMC_GetCmdResp7+0x16>
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8006b3a:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 8006b3c:	f013 0f04 	tst.w	r3, #4
 8006b40:	d10b      	bne.n	8006b5a <SDMMC_GetCmdResp7+0x4a>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8006b42:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 8006b44:	f013 0301 	ands.w	r3, r3, #1
 8006b48:	d10a      	bne.n	8006b60 <SDMMC_GetCmdResp7+0x50>
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8006b4a:	6b48      	ldr	r0, [r1, #52]	@ 0x34
 8006b4c:	f010 0040 	ands.w	r0, r0, #64	@ 0x40
 8006b50:	d00b      	beq.n	8006b6a <SDMMC_GetCmdResp7+0x5a>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8006b52:	2240      	movs	r2, #64	@ 0x40
 8006b54:	638a      	str	r2, [r1, #56]	@ 0x38
  return SDMMC_ERROR_NONE;
 8006b56:	4618      	mov	r0, r3
 8006b58:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8006b5a:	2004      	movs	r0, #4
 8006b5c:	6388      	str	r0, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006b5e:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8006b60:	2001      	movs	r0, #1
 8006b62:	6388      	str	r0, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006b64:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 8006b66:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 8006b6a:	4770      	bx	lr
 8006b6c:	2000000c 	.word	0x2000000c
 8006b70:	10624dd3 	.word	0x10624dd3

08006b74 <SDMMC_CmdOperCond>:
{
 8006b74:	b510      	push	{r4, lr}
 8006b76:	b086      	sub	sp, #24
 8006b78:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8006b7a:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8006b7e:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8006b80:	2308      	movs	r3, #8
 8006b82:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006b84:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006b88:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006b8e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006b92:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006b94:	a901      	add	r1, sp, #4
 8006b96:	f7ff fd17 	bl	80065c8 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8006b9a:	4620      	mov	r0, r4
 8006b9c:	f7ff ffb8 	bl	8006b10 <SDMMC_GetCmdResp7>
}
 8006ba0:	b006      	add	sp, #24
 8006ba2:	bd10      	pop	{r4, pc}

08006ba4 <USB_SetTurnaroundTime>:

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006ba4:	2a02      	cmp	r2, #2
 8006ba6:	d00a      	beq.n	8006bbe <USB_SetTurnaroundTime+0x1a>
      UsbTrd = 0x6U;
    }
  }
  else if (speed == USBD_HS_SPEED)
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006ba8:	2209      	movs	r2, #9
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006baa:	68c3      	ldr	r3, [r0, #12]
 8006bac:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 8006bb0:	60c3      	str	r3, [r0, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006bb2:	68c3      	ldr	r3, [r0, #12]
 8006bb4:	ea43 2382 	orr.w	r3, r3, r2, lsl #10
 8006bb8:	60c3      	str	r3, [r0, #12]

  return HAL_OK;
}
 8006bba:	2000      	movs	r0, #0
 8006bbc:	4770      	bx	lr
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006bbe:	4b20      	ldr	r3, [pc, #128]	@ (8006c40 <USB_SetTurnaroundTime+0x9c>)
 8006bc0:	440b      	add	r3, r1
 8006bc2:	4a20      	ldr	r2, [pc, #128]	@ (8006c44 <USB_SetTurnaroundTime+0xa0>)
 8006bc4:	4293      	cmp	r3, r2
 8006bc6:	d929      	bls.n	8006c1c <USB_SetTurnaroundTime+0x78>
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006bc8:	4b1f      	ldr	r3, [pc, #124]	@ (8006c48 <USB_SetTurnaroundTime+0xa4>)
 8006bca:	440b      	add	r3, r1
 8006bcc:	4a1f      	ldr	r2, [pc, #124]	@ (8006c4c <USB_SetTurnaroundTime+0xa8>)
 8006bce:	4293      	cmp	r3, r2
 8006bd0:	d926      	bls.n	8006c20 <USB_SetTurnaroundTime+0x7c>
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006bd2:	4b1f      	ldr	r3, [pc, #124]	@ (8006c50 <USB_SetTurnaroundTime+0xac>)
 8006bd4:	440b      	add	r3, r1
 8006bd6:	4a1f      	ldr	r2, [pc, #124]	@ (8006c54 <USB_SetTurnaroundTime+0xb0>)
 8006bd8:	4293      	cmp	r3, r2
 8006bda:	d923      	bls.n	8006c24 <USB_SetTurnaroundTime+0x80>
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006bdc:	4b1e      	ldr	r3, [pc, #120]	@ (8006c58 <USB_SetTurnaroundTime+0xb4>)
 8006bde:	440b      	add	r3, r1
 8006be0:	4a1e      	ldr	r2, [pc, #120]	@ (8006c5c <USB_SetTurnaroundTime+0xb8>)
 8006be2:	4293      	cmp	r3, r2
 8006be4:	d320      	bcc.n	8006c28 <USB_SetTurnaroundTime+0x84>
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006be6:	4b1e      	ldr	r3, [pc, #120]	@ (8006c60 <USB_SetTurnaroundTime+0xbc>)
 8006be8:	440b      	add	r3, r1
 8006bea:	4a1e      	ldr	r2, [pc, #120]	@ (8006c64 <USB_SetTurnaroundTime+0xc0>)
 8006bec:	4293      	cmp	r3, r2
 8006bee:	d91d      	bls.n	8006c2c <USB_SetTurnaroundTime+0x88>
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006bf0:	4b1d      	ldr	r3, [pc, #116]	@ (8006c68 <USB_SetTurnaroundTime+0xc4>)
 8006bf2:	440b      	add	r3, r1
 8006bf4:	4a1d      	ldr	r2, [pc, #116]	@ (8006c6c <USB_SetTurnaroundTime+0xc8>)
 8006bf6:	4293      	cmp	r3, r2
 8006bf8:	d31a      	bcc.n	8006c30 <USB_SetTurnaroundTime+0x8c>
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006bfa:	4b1d      	ldr	r3, [pc, #116]	@ (8006c70 <USB_SetTurnaroundTime+0xcc>)
 8006bfc:	440b      	add	r3, r1
 8006bfe:	4a1d      	ldr	r2, [pc, #116]	@ (8006c74 <USB_SetTurnaroundTime+0xd0>)
 8006c00:	4293      	cmp	r3, r2
 8006c02:	d317      	bcc.n	8006c34 <USB_SetTurnaroundTime+0x90>
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8006c04:	4b1c      	ldr	r3, [pc, #112]	@ (8006c78 <USB_SetTurnaroundTime+0xd4>)
 8006c06:	440b      	add	r3, r1
 8006c08:	4a1c      	ldr	r2, [pc, #112]	@ (8006c7c <USB_SetTurnaroundTime+0xd8>)
 8006c0a:	4293      	cmp	r3, r2
 8006c0c:	d314      	bcc.n	8006c38 <USB_SetTurnaroundTime+0x94>
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006c0e:	4b1c      	ldr	r3, [pc, #112]	@ (8006c80 <USB_SetTurnaroundTime+0xdc>)
 8006c10:	440b      	add	r3, r1
 8006c12:	4a1c      	ldr	r2, [pc, #112]	@ (8006c84 <USB_SetTurnaroundTime+0xe0>)
 8006c14:	4293      	cmp	r3, r2
 8006c16:	d211      	bcs.n	8006c3c <USB_SetTurnaroundTime+0x98>
      UsbTrd = 0x7U;
 8006c18:	2207      	movs	r2, #7
 8006c1a:	e7c6      	b.n	8006baa <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xFU;
 8006c1c:	220f      	movs	r2, #15
 8006c1e:	e7c4      	b.n	8006baa <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xEU;
 8006c20:	220e      	movs	r2, #14
 8006c22:	e7c2      	b.n	8006baa <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xDU;
 8006c24:	220d      	movs	r2, #13
 8006c26:	e7c0      	b.n	8006baa <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xCU;
 8006c28:	220c      	movs	r2, #12
 8006c2a:	e7be      	b.n	8006baa <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xBU;
 8006c2c:	220b      	movs	r2, #11
 8006c2e:	e7bc      	b.n	8006baa <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xAU;
 8006c30:	220a      	movs	r2, #10
 8006c32:	e7ba      	b.n	8006baa <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x9U;
 8006c34:	2209      	movs	r2, #9
 8006c36:	e7b8      	b.n	8006baa <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x8U;
 8006c38:	2208      	movs	r2, #8
 8006c3a:	e7b6      	b.n	8006baa <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x6U;
 8006c3c:	2206      	movs	r2, #6
 8006c3e:	e7b4      	b.n	8006baa <USB_SetTurnaroundTime+0x6>
 8006c40:	ff275340 	.word	0xff275340
 8006c44:	000c34ff 	.word	0x000c34ff
 8006c48:	ff1b1e40 	.word	0xff1b1e40
 8006c4c:	000f423f 	.word	0x000f423f
 8006c50:	ff0bdc00 	.word	0xff0bdc00
 8006c54:	00124f7f 	.word	0x00124f7f
 8006c58:	fef98c80 	.word	0xfef98c80
 8006c5c:	0013d620 	.word	0x0013d620
 8006c60:	fee5b660 	.word	0xfee5b660
 8006c64:	0016e35f 	.word	0x0016e35f
 8006c68:	feced300 	.word	0xfeced300
 8006c6c:	001b7740 	.word	0x001b7740
 8006c70:	feb35bc0 	.word	0xfeb35bc0
 8006c74:	002191c0 	.word	0x002191c0
 8006c78:	fe91ca00 	.word	0xfe91ca00
 8006c7c:	00387520 	.word	0x00387520
 8006c80:	fe5954e0 	.word	0xfe5954e0
 8006c84:	00419ce0 	.word	0x00419ce0

08006c88 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006c88:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8006c8a:	2300      	movs	r3, #0
 8006c8c:	9301      	str	r3, [sp, #4]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006c8e:	9b01      	ldr	r3, [sp, #4]
 8006c90:	3301      	adds	r3, #1
 8006c92:	9301      	str	r3, [sp, #4]

    if (count > HAL_USB_TIMEOUT)
 8006c94:	9b01      	ldr	r3, [sp, #4]
 8006c96:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006c9a:	d815      	bhi.n	8006cc8 <USB_FlushTxFifo+0x40>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006c9c:	6903      	ldr	r3, [r0, #16]
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	daf5      	bge.n	8006c8e <USB_FlushTxFifo+0x6>

  /* Flush TX Fifo */
  count = 0U;
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006ca6:	0189      	lsls	r1, r1, #6
 8006ca8:	f041 0120 	orr.w	r1, r1, #32
 8006cac:	6101      	str	r1, [r0, #16]

  do
  {
    count++;
 8006cae:	9b01      	ldr	r3, [sp, #4]
 8006cb0:	3301      	adds	r3, #1
 8006cb2:	9301      	str	r3, [sp, #4]

    if (count > HAL_USB_TIMEOUT)
 8006cb4:	9b01      	ldr	r3, [sp, #4]
 8006cb6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006cba:	d808      	bhi.n	8006cce <USB_FlushTxFifo+0x46>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006cbc:	6903      	ldr	r3, [r0, #16]
 8006cbe:	f013 0f20 	tst.w	r3, #32
 8006cc2:	d1f4      	bne.n	8006cae <USB_FlushTxFifo+0x26>

  return HAL_OK;
 8006cc4:	2000      	movs	r0, #0
 8006cc6:	e000      	b.n	8006cca <USB_FlushTxFifo+0x42>
      return HAL_TIMEOUT;
 8006cc8:	2003      	movs	r0, #3
}
 8006cca:	b002      	add	sp, #8
 8006ccc:	4770      	bx	lr
      return HAL_TIMEOUT;
 8006cce:	2003      	movs	r0, #3
 8006cd0:	e7fb      	b.n	8006cca <USB_FlushTxFifo+0x42>

08006cd2 <USB_GetDevSpeed>:
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8006cd2:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 8006cd6:	f003 0306 	and.w	r3, r3, #6

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8006cda:	2b02      	cmp	r3, #2
 8006cdc:	d004      	beq.n	8006ce8 <USB_GetDevSpeed+0x16>
 8006cde:	2b06      	cmp	r3, #6
 8006ce0:	d004      	beq.n	8006cec <USB_GetDevSpeed+0x1a>
 8006ce2:	b92b      	cbnz	r3, 8006cf0 <USB_GetDevSpeed+0x1e>
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8006ce4:	2000      	movs	r0, #0
 8006ce6:	4770      	bx	lr
 8006ce8:	2002      	movs	r0, #2
 8006cea:	4770      	bx	lr
 8006cec:	2002      	movs	r0, #2
 8006cee:	4770      	bx	lr
 8006cf0:	200f      	movs	r0, #15
  {
    speed = 0xFU;
  }

  return speed;
}
 8006cf2:	4770      	bx	lr

08006cf4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006cf4:	b510      	push	{r4, lr}
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t epnum = (uint32_t)ep->num;
 8006cf6:	f891 c000 	ldrb.w	ip, [r1]

  if (ep->is_in == 1U)
 8006cfa:	784b      	ldrb	r3, [r1, #1]
 8006cfc:	2b01      	cmp	r3, #1
 8006cfe:	d021      	beq.n	8006d44 <USB_ActivateEndpoint+0x50>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8006d00:	f500 6e00 	add.w	lr, r0, #2048	@ 0x800
 8006d04:	f8d0 381c 	ldr.w	r3, [r0, #2076]	@ 0x81c
 8006d08:	f00c 040f 	and.w	r4, ip, #15
 8006d0c:	2201      	movs	r2, #1
 8006d0e:	40a2      	lsls	r2, r4
 8006d10:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006d14:	f8c0 381c 	str.w	r3, [r0, #2076]	@ 0x81c

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8006d18:	eb00 104c 	add.w	r0, r0, ip, lsl #5
 8006d1c:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8006d20:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8006d24:	d10c      	bne.n	8006d40 <USB_ActivateEndpoint+0x4c>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006d26:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	@ 0xb00
 8006d2a:	688b      	ldr	r3, [r1, #8]
 8006d2c:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8006d30:	7909      	ldrb	r1, [r1, #4]
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006d32:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
 8006d36:	431a      	orrs	r2, r3
 8006d38:	4b13      	ldr	r3, [pc, #76]	@ (8006d88 <USB_ActivateEndpoint+0x94>)
 8006d3a:	4313      	orrs	r3, r2
 8006d3c:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
}
 8006d40:	2000      	movs	r0, #0
 8006d42:	bd10      	pop	{r4, pc}
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006d44:	f8d0 281c 	ldr.w	r2, [r0, #2076]	@ 0x81c
 8006d48:	f00c 0e0f 	and.w	lr, ip, #15
 8006d4c:	fa03 f30e 	lsl.w	r3, r3, lr
 8006d50:	b29b      	uxth	r3, r3
 8006d52:	4313      	orrs	r3, r2
 8006d54:	f8c0 381c 	str.w	r3, [r0, #2076]	@ 0x81c
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8006d58:	eb00 104c 	add.w	r0, r0, ip, lsl #5
 8006d5c:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8006d60:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8006d64:	d1ec      	bne.n	8006d40 <USB_ActivateEndpoint+0x4c>
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006d66:	f8d0 2900 	ldr.w	r2, [r0, #2304]	@ 0x900
 8006d6a:	688b      	ldr	r3, [r1, #8]
 8006d6c:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006d70:	7909      	ldrb	r1, [r1, #4]
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006d72:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006d76:	ea43 538c 	orr.w	r3, r3, ip, lsl #22
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006d7a:	431a      	orrs	r2, r3
 8006d7c:	4b02      	ldr	r3, [pc, #8]	@ (8006d88 <USB_ActivateEndpoint+0x94>)
 8006d7e:	4313      	orrs	r3, r2
 8006d80:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
 8006d84:	e7dc      	b.n	8006d40 <USB_ActivateEndpoint+0x4c>
 8006d86:	bf00      	nop
 8006d88:	10008000 	.word	0x10008000

08006d8c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006d8c:	b410      	push	{r4}
 8006d8e:	b083      	sub	sp, #12
 8006d90:	4602      	mov	r2, r0
  __IO uint32_t count = 0U;
 8006d92:	2300      	movs	r3, #0
 8006d94:	9301      	str	r3, [sp, #4]
  HAL_StatusTypeDef ret = HAL_OK;
  uint32_t USBx_BASE = (uint32_t)USBx;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006d96:	7848      	ldrb	r0, [r1, #1]
 8006d98:	2801      	cmp	r0, #1
 8006d9a:	d00b      	beq.n	8006db4 <USB_EPStopXfer+0x28>
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006d9c:	780b      	ldrb	r3, [r1, #0]
 8006d9e:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 8006da2:	f8d3 0b00 	ldr.w	r0, [r3, #2816]	@ 0xb00
 8006da6:	2800      	cmp	r0, #0
 8006da8:	db2d      	blt.n	8006e06 <USB_EPStopXfer+0x7a>
  HAL_StatusTypeDef ret = HAL_OK;
 8006daa:	2000      	movs	r0, #0
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
    }
  }

  return ret;
}
 8006dac:	b003      	add	sp, #12
 8006dae:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006db2:	4770      	bx	lr
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006db4:	780b      	ldrb	r3, [r1, #0]
 8006db6:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 8006dba:	f8d3 4900 	ldr.w	r4, [r3, #2304]	@ 0x900
 8006dbe:	2c00      	cmp	r4, #0
 8006dc0:	db01      	blt.n	8006dc6 <USB_EPStopXfer+0x3a>
  HAL_StatusTypeDef ret = HAL_OK;
 8006dc2:	2000      	movs	r0, #0
 8006dc4:	e7f2      	b.n	8006dac <USB_EPStopXfer+0x20>
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8006dc6:	f8d3 4900 	ldr.w	r4, [r3, #2304]	@ 0x900
 8006dca:	f044 6400 	orr.w	r4, r4, #134217728	@ 0x8000000
 8006dce:	f8c3 4900 	str.w	r4, [r3, #2304]	@ 0x900
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8006dd2:	780b      	ldrb	r3, [r1, #0]
 8006dd4:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 8006dd8:	f8d3 4900 	ldr.w	r4, [r3, #2304]	@ 0x900
 8006ddc:	f044 4480 	orr.w	r4, r4, #1073741824	@ 0x40000000
 8006de0:	f8c3 4900 	str.w	r4, [r3, #2304]	@ 0x900
        count++;
 8006de4:	9b01      	ldr	r3, [sp, #4]
 8006de6:	3301      	adds	r3, #1
 8006de8:	9301      	str	r3, [sp, #4]
        if (count > 10000U)
 8006dea:	9c01      	ldr	r4, [sp, #4]
 8006dec:	f242 7310 	movw	r3, #10000	@ 0x2710
 8006df0:	429c      	cmp	r4, r3
 8006df2:	d8db      	bhi.n	8006dac <USB_EPStopXfer+0x20>
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8006df4:	780b      	ldrb	r3, [r1, #0]
 8006df6:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 8006dfa:	f8d3 3900 	ldr.w	r3, [r3, #2304]	@ 0x900
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	dbf0      	blt.n	8006de4 <USB_EPStopXfer+0x58>
  HAL_StatusTypeDef ret = HAL_OK;
 8006e02:	2000      	movs	r0, #0
 8006e04:	e7d2      	b.n	8006dac <USB_EPStopXfer+0x20>
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8006e06:	f8d3 0b00 	ldr.w	r0, [r3, #2816]	@ 0xb00
 8006e0a:	f040 6000 	orr.w	r0, r0, #134217728	@ 0x8000000
 8006e0e:	f8c3 0b00 	str.w	r0, [r3, #2816]	@ 0xb00
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8006e12:	780b      	ldrb	r3, [r1, #0]
 8006e14:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 8006e18:	f8d3 0b00 	ldr.w	r0, [r3, #2816]	@ 0xb00
 8006e1c:	f040 4080 	orr.w	r0, r0, #1073741824	@ 0x40000000
 8006e20:	f8c3 0b00 	str.w	r0, [r3, #2816]	@ 0xb00
        count++;
 8006e24:	9b01      	ldr	r3, [sp, #4]
 8006e26:	3301      	adds	r3, #1
 8006e28:	9301      	str	r3, [sp, #4]
        if (count > 10000U)
 8006e2a:	9801      	ldr	r0, [sp, #4]
 8006e2c:	f242 7310 	movw	r3, #10000	@ 0x2710
 8006e30:	4298      	cmp	r0, r3
 8006e32:	d808      	bhi.n	8006e46 <USB_EPStopXfer+0xba>
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8006e34:	780b      	ldrb	r3, [r1, #0]
 8006e36:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 8006e3a:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	dbf0      	blt.n	8006e24 <USB_EPStopXfer+0x98>
  HAL_StatusTypeDef ret = HAL_OK;
 8006e42:	2000      	movs	r0, #0
 8006e44:	e7b2      	b.n	8006dac <USB_EPStopXfer+0x20>
          ret = HAL_ERROR;
 8006e46:	2001      	movs	r0, #1
 8006e48:	e7b0      	b.n	8006dac <USB_EPStopXfer+0x20>

08006e4a <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006e4a:	b510      	push	{r4, lr}
 8006e4c:	f89d 4008 	ldrb.w	r4, [sp, #8]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint8_t *pSrc = src;
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006e50:	b984      	cbnz	r4, 8006e74 <USB_WritePacket+0x2a>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006e52:	3303      	adds	r3, #3
 8006e54:	ea4f 0e93 	mov.w	lr, r3, lsr #2
    for (i = 0U; i < count32b; i++)
 8006e58:	f04f 0c00 	mov.w	ip, #0
 8006e5c:	e008      	b.n	8006e70 <USB_WritePacket+0x26>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006e5e:	eb00 3302 	add.w	r3, r0, r2, lsl #12
 8006e62:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006e66:	f851 4b04 	ldr.w	r4, [r1], #4
 8006e6a:	601c      	str	r4, [r3, #0]
    for (i = 0U; i < count32b; i++)
 8006e6c:	f10c 0c01 	add.w	ip, ip, #1
 8006e70:	45f4      	cmp	ip, lr
 8006e72:	d3f4      	bcc.n	8006e5e <USB_WritePacket+0x14>
      pSrc++;
    }
  }

  return HAL_OK;
}
 8006e74:	2000      	movs	r0, #0
 8006e76:	bd10      	pop	{r4, pc}

08006e78 <USB_EPStartXfer>:
{
 8006e78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006e7a:	b083      	sub	sp, #12
  uint32_t epnum = (uint32_t)ep->num;
 8006e7c:	780c      	ldrb	r4, [r1, #0]
  if (ep->is_in == 1U)
 8006e7e:	784b      	ldrb	r3, [r1, #1]
 8006e80:	2b01      	cmp	r3, #1
 8006e82:	d02d      	beq.n	8006ee0 <USB_EPStartXfer+0x68>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006e84:	eb00 1c44 	add.w	ip, r0, r4, lsl #5
 8006e88:	f50c 6330 	add.w	r3, ip, #2816	@ 0xb00
 8006e8c:	691d      	ldr	r5, [r3, #16]
 8006e8e:	f36f 0512 	bfc	r5, #0, #19
 8006e92:	611d      	str	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006e94:	691d      	ldr	r5, [r3, #16]
 8006e96:	f36f 45dc 	bfc	r5, #19, #10
 8006e9a:	611d      	str	r5, [r3, #16]
    if (epnum == 0U)
 8006e9c:	2c00      	cmp	r4, #0
 8006e9e:	f040 80ce 	bne.w	800703e <USB_EPStartXfer+0x1c6>
      if (ep->xfer_len > 0U)
 8006ea2:	690c      	ldr	r4, [r1, #16]
 8006ea4:	b10c      	cbz	r4, 8006eaa <USB_EPStartXfer+0x32>
        ep->xfer_len = ep->maxpacket;
 8006ea6:	688c      	ldr	r4, [r1, #8]
 8006ea8:	610c      	str	r4, [r1, #16]
      ep->xfer_size = ep->maxpacket;
 8006eaa:	688c      	ldr	r4, [r1, #8]
 8006eac:	620c      	str	r4, [r1, #32]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8006eae:	691d      	ldr	r5, [r3, #16]
 8006eb0:	f3c4 0412 	ubfx	r4, r4, #0, #19
 8006eb4:	432c      	orrs	r4, r5
 8006eb6:	611c      	str	r4, [r3, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006eb8:	691c      	ldr	r4, [r3, #16]
 8006eba:	f444 2400 	orr.w	r4, r4, #524288	@ 0x80000
 8006ebe:	611c      	str	r4, [r3, #16]
    if (dma == 1U)
 8006ec0:	2a01      	cmp	r2, #1
 8006ec2:	f000 80df 	beq.w	8007084 <USB_EPStartXfer+0x20c>
    if (ep->type == EP_TYPE_ISOC)
 8006ec6:	790b      	ldrb	r3, [r1, #4]
 8006ec8:	2b01      	cmp	r3, #1
 8006eca:	f000 80e1 	beq.w	8007090 <USB_EPStartXfer+0x218>
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006ece:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	@ 0xb00
 8006ed2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006ed6:	f8cc 3b00 	str.w	r3, [ip, #2816]	@ 0xb00
}
 8006eda:	2000      	movs	r0, #0
 8006edc:	b003      	add	sp, #12
 8006ede:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (ep->xfer_len == 0U)
 8006ee0:	690b      	ldr	r3, [r1, #16]
 8006ee2:	bb73      	cbnz	r3, 8006f42 <USB_EPStartXfer+0xca>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006ee4:	eb00 1344 	add.w	r3, r0, r4, lsl #5
 8006ee8:	f8d3 5910 	ldr.w	r5, [r3, #2320]	@ 0x910
 8006eec:	f36f 45dc 	bfc	r5, #19, #10
 8006ef0:	f8c3 5910 	str.w	r5, [r3, #2320]	@ 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006ef4:	f8d3 5910 	ldr.w	r5, [r3, #2320]	@ 0x910
 8006ef8:	f445 2500 	orr.w	r5, r5, #524288	@ 0x80000
 8006efc:	f8c3 5910 	str.w	r5, [r3, #2320]	@ 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006f00:	f8d3 5910 	ldr.w	r5, [r3, #2320]	@ 0x910
 8006f04:	f36f 0512 	bfc	r5, #0, #19
 8006f08:	f8c3 5910 	str.w	r5, [r3, #2320]	@ 0x910
    if (dma == 1U)
 8006f0c:	2a01      	cmp	r2, #1
 8006f0e:	d054      	beq.n	8006fba <USB_EPStartXfer+0x142>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006f10:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 8006f14:	f8d4 3900 	ldr.w	r3, [r4, #2304]	@ 0x900
 8006f18:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006f1c:	f8c4 3900 	str.w	r3, [r4, #2304]	@ 0x900
      if (ep->type != EP_TYPE_ISOC)
 8006f20:	790b      	ldrb	r3, [r1, #4]
 8006f22:	2b01      	cmp	r3, #1
 8006f24:	d072      	beq.n	800700c <USB_EPStartXfer+0x194>
        if (ep->xfer_len > 0U)
 8006f26:	690b      	ldr	r3, [r1, #16]
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d0d6      	beq.n	8006eda <USB_EPStartXfer+0x62>
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006f2c:	f8d0 3834 	ldr.w	r3, [r0, #2100]	@ 0x834
 8006f30:	7809      	ldrb	r1, [r1, #0]
 8006f32:	f001 010f 	and.w	r1, r1, #15
 8006f36:	2201      	movs	r2, #1
 8006f38:	408a      	lsls	r2, r1
 8006f3a:	4313      	orrs	r3, r2
 8006f3c:	f8c0 3834 	str.w	r3, [r0, #2100]	@ 0x834
 8006f40:	e7cb      	b.n	8006eda <USB_EPStartXfer+0x62>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006f42:	eb00 1344 	add.w	r3, r0, r4, lsl #5
 8006f46:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f4a:	691d      	ldr	r5, [r3, #16]
 8006f4c:	f36f 0512 	bfc	r5, #0, #19
 8006f50:	611d      	str	r5, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006f52:	691d      	ldr	r5, [r3, #16]
 8006f54:	f36f 45dc 	bfc	r5, #19, #10
 8006f58:	611d      	str	r5, [r3, #16]
      if (epnum == 0U)
 8006f5a:	b984      	cbnz	r4, 8006f7e <USB_EPStartXfer+0x106>
        if (ep->xfer_len > ep->maxpacket)
 8006f5c:	690e      	ldr	r6, [r1, #16]
 8006f5e:	688d      	ldr	r5, [r1, #8]
 8006f60:	42ae      	cmp	r6, r5
 8006f62:	d900      	bls.n	8006f66 <USB_EPStartXfer+0xee>
          ep->xfer_len = ep->maxpacket;
 8006f64:	610d      	str	r5, [r1, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006f66:	691d      	ldr	r5, [r3, #16]
 8006f68:	f445 2500 	orr.w	r5, r5, #524288	@ 0x80000
 8006f6c:	611d      	str	r5, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006f6e:	691d      	ldr	r5, [r3, #16]
 8006f70:	690e      	ldr	r6, [r1, #16]
 8006f72:	f3c6 0c12 	ubfx	ip, r6, #0, #19
 8006f76:	ea45 050c 	orr.w	r5, r5, ip
 8006f7a:	611d      	str	r5, [r3, #16]
 8006f7c:	e7c6      	b.n	8006f0c <USB_EPStartXfer+0x94>
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006f7e:	690d      	ldr	r5, [r1, #16]
 8006f80:	688e      	ldr	r6, [r1, #8]
 8006f82:	4435      	add	r5, r6
 8006f84:	3d01      	subs	r5, #1
 8006f86:	fbb5 f5f6 	udiv	r5, r5, r6
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8006f8a:	691e      	ldr	r6, [r3, #16]
 8006f8c:	fa1f fc85 	uxth.w	ip, r5
 8006f90:	4f49      	ldr	r7, [pc, #292]	@ (80070b8 <USB_EPStartXfer+0x240>)
 8006f92:	ea07 45c5 	and.w	r5, r7, r5, lsl #19
 8006f96:	4335      	orrs	r5, r6
 8006f98:	611d      	str	r5, [r3, #16]
        if (ep->type == EP_TYPE_ISOC)
 8006f9a:	790d      	ldrb	r5, [r1, #4]
 8006f9c:	2d01      	cmp	r5, #1
 8006f9e:	d1e6      	bne.n	8006f6e <USB_EPStartXfer+0xf6>
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8006fa0:	691d      	ldr	r5, [r3, #16]
 8006fa2:	f025 45c0 	bic.w	r5, r5, #1610612736	@ 0x60000000
 8006fa6:	611d      	str	r5, [r3, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8006fa8:	691d      	ldr	r5, [r3, #16]
 8006faa:	ea4f 7c4c 	mov.w	ip, ip, lsl #29
 8006fae:	f00c 4cc0 	and.w	ip, ip, #1610612736	@ 0x60000000
 8006fb2:	ea45 050c 	orr.w	r5, r5, ip
 8006fb6:	611d      	str	r5, [r3, #16]
 8006fb8:	e7d9      	b.n	8006f6e <USB_EPStartXfer+0xf6>
      if ((uint32_t)ep->dma_addr != 0U)
 8006fba:	69cb      	ldr	r3, [r1, #28]
 8006fbc:	b11b      	cbz	r3, 8006fc6 <USB_EPStartXfer+0x14e>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006fbe:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 8006fc2:	f8c2 3914 	str.w	r3, [r2, #2324]	@ 0x914
      if (ep->type == EP_TYPE_ISOC)
 8006fc6:	790b      	ldrb	r3, [r1, #4]
 8006fc8:	2b01      	cmp	r3, #1
 8006fca:	d008      	beq.n	8006fde <USB_EPStartXfer+0x166>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006fcc:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 8006fd0:	f8d4 3900 	ldr.w	r3, [r4, #2304]	@ 0x900
 8006fd4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006fd8:	f8c4 3900 	str.w	r3, [r4, #2304]	@ 0x900
 8006fdc:	e77d      	b.n	8006eda <USB_EPStartXfer+0x62>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006fde:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 8006fe2:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8006fe6:	d108      	bne.n	8006ffa <USB_EPStartXfer+0x182>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006fe8:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 8006fec:	f8d2 3900 	ldr.w	r3, [r2, #2304]	@ 0x900
 8006ff0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006ff4:	f8c2 3900 	str.w	r3, [r2, #2304]	@ 0x900
 8006ff8:	e7e8      	b.n	8006fcc <USB_EPStartXfer+0x154>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006ffa:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 8006ffe:	f8d2 3900 	ldr.w	r3, [r2, #2304]	@ 0x900
 8007002:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007006:	f8c2 3900 	str.w	r3, [r2, #2304]	@ 0x900
 800700a:	e7df      	b.n	8006fcc <USB_EPStartXfer+0x154>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800700c:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 8007010:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8007014:	d10c      	bne.n	8007030 <USB_EPStartXfer+0x1b8>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007016:	f8d4 3900 	ldr.w	r3, [r4, #2304]	@ 0x900
 800701a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800701e:	f8c4 3900 	str.w	r3, [r4, #2304]	@ 0x900
        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8007022:	9200      	str	r2, [sp, #0]
 8007024:	8a0b      	ldrh	r3, [r1, #16]
 8007026:	780a      	ldrb	r2, [r1, #0]
 8007028:	68c9      	ldr	r1, [r1, #12]
 800702a:	f7ff ff0e 	bl	8006e4a <USB_WritePacket>
 800702e:	e754      	b.n	8006eda <USB_EPStartXfer+0x62>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007030:	f8d4 3900 	ldr.w	r3, [r4, #2304]	@ 0x900
 8007034:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007038:	f8c4 3900 	str.w	r3, [r4, #2304]	@ 0x900
 800703c:	e7f1      	b.n	8007022 <USB_EPStartXfer+0x1aa>
      if (ep->xfer_len == 0U)
 800703e:	690c      	ldr	r4, [r1, #16]
 8007040:	b954      	cbnz	r4, 8007058 <USB_EPStartXfer+0x1e0>
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007042:	691c      	ldr	r4, [r3, #16]
 8007044:	688d      	ldr	r5, [r1, #8]
 8007046:	f3c5 0512 	ubfx	r5, r5, #0, #19
 800704a:	432c      	orrs	r4, r5
 800704c:	611c      	str	r4, [r3, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800704e:	691c      	ldr	r4, [r3, #16]
 8007050:	f444 2400 	orr.w	r4, r4, #524288	@ 0x80000
 8007054:	611c      	str	r4, [r3, #16]
 8007056:	e733      	b.n	8006ec0 <USB_EPStartXfer+0x48>
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007058:	688d      	ldr	r5, [r1, #8]
 800705a:	442c      	add	r4, r5
 800705c:	3c01      	subs	r4, #1
 800705e:	fbb4 f4f5 	udiv	r4, r4, r5
        ep->xfer_size = ep->maxpacket * pktcnt;
 8007062:	b2a4      	uxth	r4, r4
 8007064:	fb04 f505 	mul.w	r5, r4, r5
 8007068:	620d      	str	r5, [r1, #32]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800706a:	691d      	ldr	r5, [r3, #16]
 800706c:	4e12      	ldr	r6, [pc, #72]	@ (80070b8 <USB_EPStartXfer+0x240>)
 800706e:	ea06 44c4 	and.w	r4, r6, r4, lsl #19
 8007072:	432c      	orrs	r4, r5
 8007074:	611c      	str	r4, [r3, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8007076:	691c      	ldr	r4, [r3, #16]
 8007078:	6a0d      	ldr	r5, [r1, #32]
 800707a:	f3c5 0512 	ubfx	r5, r5, #0, #19
 800707e:	432c      	orrs	r4, r5
 8007080:	611c      	str	r4, [r3, #16]
 8007082:	e71d      	b.n	8006ec0 <USB_EPStartXfer+0x48>
      if ((uint32_t)ep->xfer_buff != 0U)
 8007084:	68ca      	ldr	r2, [r1, #12]
 8007086:	2a00      	cmp	r2, #0
 8007088:	f43f af1d 	beq.w	8006ec6 <USB_EPStartXfer+0x4e>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800708c:	615a      	str	r2, [r3, #20]
 800708e:	e71a      	b.n	8006ec6 <USB_EPStartXfer+0x4e>
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007090:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 8007094:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8007098:	d106      	bne.n	80070a8 <USB_EPStartXfer+0x230>
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800709a:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	@ 0xb00
 800709e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80070a2:	f8cc 3b00 	str.w	r3, [ip, #2816]	@ 0xb00
 80070a6:	e712      	b.n	8006ece <USB_EPStartXfer+0x56>
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80070a8:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	@ 0xb00
 80070ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80070b0:	f8cc 3b00 	str.w	r3, [ip, #2816]	@ 0xb00
 80070b4:	e70b      	b.n	8006ece <USB_EPStartXfer+0x56>
 80070b6:	bf00      	nop
 80070b8:	1ff80000 	.word	0x1ff80000

080070bc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80070bc:	b510      	push	{r4, lr}
 80070be:	4684      	mov	ip, r0
 80070c0:	4608      	mov	r0, r1
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint8_t *pDest = dest;
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80070c2:	ea4f 0e92 	mov.w	lr, r2, lsr #2
  uint16_t remaining_bytes = len % 4U;
 80070c6:	f002 0203 	and.w	r2, r2, #3

  for (i = 0U; i < count32b; i++)
 80070ca:	2300      	movs	r3, #0
 80070cc:	e005      	b.n	80070da <USB_ReadPacket+0x1e>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80070ce:	f50c 5180 	add.w	r1, ip, #4096	@ 0x1000
 80070d2:	6809      	ldr	r1, [r1, #0]
 80070d4:	f840 1b04 	str.w	r1, [r0], #4
  for (i = 0U; i < count32b; i++)
 80070d8:	3301      	adds	r3, #1
 80070da:	4573      	cmp	r3, lr
 80070dc:	d3f7      	bcc.n	80070ce <USB_ReadPacket+0x12>
    pDest++;
    pDest++;
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80070de:	b17a      	cbz	r2, 8007100 <USB_ReadPacket+0x44>
  {
    i = 0U;
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80070e0:	f50c 5c80 	add.w	ip, ip, #4096	@ 0x1000
 80070e4:	f8dc 4000 	ldr.w	r4, [ip]
    i = 0U;
 80070e8:	2100      	movs	r1, #0

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80070ea:	b2cb      	uxtb	r3, r1
 80070ec:	00db      	lsls	r3, r3, #3
 80070ee:	fa24 f303 	lsr.w	r3, r4, r3
 80070f2:	f800 3b01 	strb.w	r3, [r0], #1
      i++;
 80070f6:	3101      	adds	r1, #1
      pDest++;
      remaining_bytes--;
 80070f8:	3a01      	subs	r2, #1
 80070fa:	b292      	uxth	r2, r2
    } while (remaining_bytes != 0U);
 80070fc:	2a00      	cmp	r2, #0
 80070fe:	d1f4      	bne.n	80070ea <USB_ReadPacket+0x2e>
  }

  return ((void *)pDest);
}
 8007100:	bd10      	pop	{r4, pc}

08007102 <USB_EPSetStall>:
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t epnum = (uint32_t)ep->num;
 8007102:	780b      	ldrb	r3, [r1, #0]

  if (ep->is_in == 1U)
 8007104:	784a      	ldrb	r2, [r1, #1]
 8007106:	2a01      	cmp	r2, #1
 8007108:	d014      	beq.n	8007134 <USB_EPSetStall+0x32>
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800710a:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 800710e:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	@ 0xb00
 8007112:	2a00      	cmp	r2, #0
 8007114:	db06      	blt.n	8007124 <USB_EPSetStall+0x22>
 8007116:	b12b      	cbz	r3, 8007124 <USB_EPSetStall+0x22>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007118:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 800711c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007120:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007124:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8007128:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800712c:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
  }

  return HAL_OK;
}
 8007130:	2000      	movs	r0, #0
 8007132:	4770      	bx	lr
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007134:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8007138:	f8d0 2900 	ldr.w	r2, [r0, #2304]	@ 0x900
 800713c:	2a00      	cmp	r2, #0
 800713e:	db06      	blt.n	800714e <USB_EPSetStall+0x4c>
 8007140:	b12b      	cbz	r3, 800714e <USB_EPSetStall+0x4c>
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007142:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8007146:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800714a:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800714e:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8007152:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007156:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
 800715a:	e7e9      	b.n	8007130 <USB_EPSetStall+0x2e>

0800715c <USB_EPClearStall>:
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t epnum = (uint32_t)ep->num;
 800715c:	780b      	ldrb	r3, [r1, #0]

  if (ep->is_in == 1U)
 800715e:	784a      	ldrb	r2, [r1, #1]
 8007160:	2a01      	cmp	r2, #1
 8007162:	d00e      	beq.n	8007182 <USB_EPClearStall+0x26>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007164:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8007168:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 800716c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007170:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007174:	790b      	ldrb	r3, [r1, #4]
 8007176:	3b02      	subs	r3, #2
 8007178:	b2db      	uxtb	r3, r3
 800717a:	2b01      	cmp	r3, #1
 800717c:	d915      	bls.n	80071aa <USB_EPClearStall+0x4e>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
    }
  }
  return HAL_OK;
}
 800717e:	2000      	movs	r0, #0
 8007180:	4770      	bx	lr
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007182:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8007186:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 800718a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800718e:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007192:	790b      	ldrb	r3, [r1, #4]
 8007194:	3b02      	subs	r3, #2
 8007196:	b2db      	uxtb	r3, r3
 8007198:	2b01      	cmp	r3, #1
 800719a:	d8f0      	bhi.n	800717e <USB_EPClearStall+0x22>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800719c:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 80071a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80071a4:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
 80071a8:	e7e9      	b.n	800717e <USB_EPClearStall+0x22>
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80071aa:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 80071ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80071b2:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
 80071b6:	e7e2      	b.n	800717e <USB_EPClearStall+0x22>

080071b8 <USB_SetDevAddress>:
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
  uint32_t USBx_BASE = (uint32_t)USBx;

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80071b8:	f8d0 3800 	ldr.w	r3, [r0, #2048]	@ 0x800
 80071bc:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80071c0:	f8c0 3800 	str.w	r3, [r0, #2048]	@ 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80071c4:	f8d0 3800 	ldr.w	r3, [r0, #2048]	@ 0x800
 80071c8:	0109      	lsls	r1, r1, #4
 80071ca:	f401 61fe 	and.w	r1, r1, #2032	@ 0x7f0
 80071ce:	430b      	orrs	r3, r1
 80071d0:	f8c0 3800 	str.w	r3, [r0, #2048]	@ 0x800

  return HAL_OK;
}
 80071d4:	2000      	movs	r0, #0
 80071d6:	4770      	bx	lr

080071d8 <USB_ReadInterrupts>:
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80071d8:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 80071da:	6980      	ldr	r0, [r0, #24]

  return tmpreg;
}
 80071dc:	4010      	ands	r0, r2
 80071de:	4770      	bx	lr

080071e0 <USB_ReadDevAllOutEpInterrupt>:
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80071e0:	f8d0 3818 	ldr.w	r3, [r0, #2072]	@ 0x818
 80071e4:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80071e8:	69c0      	ldr	r0, [r0, #28]
 80071ea:	4018      	ands	r0, r3

  return ((tmpreg & 0xffff0000U) >> 16);
}
 80071ec:	0c00      	lsrs	r0, r0, #16
 80071ee:	4770      	bx	lr

080071f0 <USB_ReadDevAllInEpInterrupt>:
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80071f0:	f8d0 3818 	ldr.w	r3, [r0, #2072]	@ 0x818
 80071f4:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80071f8:	69c0      	ldr	r0, [r0, #28]
 80071fa:	4018      	ands	r0, r3

  return ((tmpreg & 0xFFFFU));
}
 80071fc:	b280      	uxth	r0, r0
 80071fe:	4770      	bx	lr

08007200 <USB_ReadDevOutEPInterrupt>:
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007200:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 8007204:	f8d1 2b08 	ldr.w	r2, [r1, #2824]	@ 0xb08
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8007208:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
 800720c:	6940      	ldr	r0, [r0, #20]

  return tmpreg;
}
 800720e:	4010      	ands	r0, r2
 8007210:	4770      	bx	lr

08007212 <USB_ReadDevInEPInterrupt>:
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8007212:	f8d0 2810 	ldr.w	r2, [r0, #2064]	@ 0x810
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007216:	f8d0 3834 	ldr.w	r3, [r0, #2100]	@ 0x834
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800721a:	f001 0c0f 	and.w	ip, r1, #15
 800721e:	fa23 f30c 	lsr.w	r3, r3, ip
 8007222:	01db      	lsls	r3, r3, #7
 8007224:	b2db      	uxtb	r3, r3
 8007226:	4313      	orrs	r3, r2
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007228:	eb00 1041 	add.w	r0, r0, r1, lsl #5
 800722c:	f500 6010 	add.w	r0, r0, #2304	@ 0x900
 8007230:	6880      	ldr	r0, [r0, #8]

  return tmpreg;
}
 8007232:	4018      	ands	r0, r3
 8007234:	4770      	bx	lr

08007236 <USB_GetMode>:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
  return ((USBx->GINTSTS) & 0x1U);
 8007236:	6940      	ldr	r0, [r0, #20]
}
 8007238:	f000 0001 	and.w	r0, r0, #1
 800723c:	4770      	bx	lr

0800723e <USB_ActivateSetup>:
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t USBx_BASE = (uint32_t)USBx;

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800723e:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8007242:	f36f 030a 	bfc	r3, #0, #11
 8007246:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800724a:	f8d0 3804 	ldr.w	r3, [r0, #2052]	@ 0x804
 800724e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007252:	f8c0 3804 	str.w	r3, [r0, #2052]	@ 0x804

  return HAL_OK;
}
 8007256:	2000      	movs	r0, #0
 8007258:	4770      	bx	lr
	...

0800725c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800725c:	b410      	push	{r4}
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800725e:	6c04      	ldr	r4, [r0, #64]	@ 0x40

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007260:	4b15      	ldr	r3, [pc, #84]	@ (80072b8 <USB_EP0_OutStart+0x5c>)
 8007262:	429c      	cmp	r4, r3
 8007264:	d903      	bls.n	800726e <USB_EP0_OutStart+0x12>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007266:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 800726a:	2b00      	cmp	r3, #0
 800726c:	db16      	blt.n	800729c <USB_EP0_OutStart+0x40>
    {
      return HAL_OK;
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800726e:	2400      	movs	r4, #0
 8007270:	f8c0 4b10 	str.w	r4, [r0, #2832]	@ 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007274:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	@ 0xb10
 8007278:	f444 2400 	orr.w	r4, r4, #524288	@ 0x80000
 800727c:	f8c0 4b10 	str.w	r4, [r0, #2832]	@ 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8007280:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	@ 0xb10
 8007284:	f044 0418 	orr.w	r4, r4, #24
 8007288:	f8c0 4b10 	str.w	r4, [r0, #2832]	@ 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800728c:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	@ 0xb10
 8007290:	f044 44c0 	orr.w	r4, r4, #1610612736	@ 0x60000000
 8007294:	f8c0 4b10 	str.w	r4, [r0, #2832]	@ 0xb10

  if (dma == 1U)
 8007298:	2901      	cmp	r1, #1
 800729a:	d003      	beq.n	80072a4 <USB_EP0_OutStart+0x48>
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
  }

  return HAL_OK;
}
 800729c:	2000      	movs	r0, #0
 800729e:	f85d 4b04 	ldr.w	r4, [sp], #4
 80072a2:	4770      	bx	lr
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80072a4:	f8c0 2b14 	str.w	r2, [r0, #2836]	@ 0xb14
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80072a8:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 80072ac:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80072b0:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
 80072b4:	e7f2      	b.n	800729c <USB_EP0_OutStart+0x40>
 80072b6:	bf00      	nop
 80072b8:	4f54300a 	.word	0x4f54300a

080072bc <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80072bc:	4a31      	ldr	r2, [pc, #196]	@ (8007384 <SystemInit+0xc8>)
 80072be:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80072c2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80072c6:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80072ca:	4b2f      	ldr	r3, [pc, #188]	@ (8007388 <SystemInit+0xcc>)
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	f003 030f 	and.w	r3, r3, #15
 80072d2:	2b06      	cmp	r3, #6
 80072d4:	d806      	bhi.n	80072e4 <SystemInit+0x28>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80072d6:	4a2c      	ldr	r2, [pc, #176]	@ (8007388 <SystemInit+0xcc>)
 80072d8:	6813      	ldr	r3, [r2, #0]
 80072da:	f023 030f 	bic.w	r3, r3, #15
 80072de:	f043 0307 	orr.w	r3, r3, #7
 80072e2:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80072e4:	4b29      	ldr	r3, [pc, #164]	@ (800738c <SystemInit+0xd0>)
 80072e6:	681a      	ldr	r2, [r3, #0]
 80072e8:	f042 0201 	orr.w	r2, r2, #1
 80072ec:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80072ee:	2200      	movs	r2, #0
 80072f0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80072f2:	6819      	ldr	r1, [r3, #0]
 80072f4:	4a26      	ldr	r2, [pc, #152]	@ (8007390 <SystemInit+0xd4>)
 80072f6:	400a      	ands	r2, r1
 80072f8:	601a      	str	r2, [r3, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80072fa:	4b23      	ldr	r3, [pc, #140]	@ (8007388 <SystemInit+0xcc>)
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	f013 0f08 	tst.w	r3, #8
 8007302:	d006      	beq.n	8007312 <SystemInit+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8007304:	4a20      	ldr	r2, [pc, #128]	@ (8007388 <SystemInit+0xcc>)
 8007306:	6813      	ldr	r3, [r2, #0]
 8007308:	f023 030f 	bic.w	r3, r3, #15
 800730c:	f043 0307 	orr.w	r3, r3, #7
 8007310:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8007312:	4b1e      	ldr	r3, [pc, #120]	@ (800738c <SystemInit+0xd0>)
 8007314:	2200      	movs	r2, #0
 8007316:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8007318:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800731a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800731c:	491d      	ldr	r1, [pc, #116]	@ (8007394 <SystemInit+0xd8>)
 800731e:	6299      	str	r1, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8007320:	491d      	ldr	r1, [pc, #116]	@ (8007398 <SystemInit+0xdc>)
 8007322:	62d9      	str	r1, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8007324:	491d      	ldr	r1, [pc, #116]	@ (800739c <SystemInit+0xe0>)
 8007326:	6319      	str	r1, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8007328:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800732a:	6399      	str	r1, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800732c:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800732e:	6419      	str	r1, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8007330:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8007332:	6819      	ldr	r1, [r3, #0]
 8007334:	f421 2180 	bic.w	r1, r1, #262144	@ 0x40000
 8007338:	6019      	str	r1, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800733a:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800733c:	4b18      	ldr	r3, [pc, #96]	@ (80073a0 <SystemInit+0xe4>)
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	f36f 030f 	bfc	r3, #0, #16
 8007344:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007348:	d203      	bcs.n	8007352 <SystemInit+0x96>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800734a:	4b16      	ldr	r3, [pc, #88]	@ (80073a4 <SystemInit+0xe8>)
 800734c:	2201      	movs	r2, #1
 800734e:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8007352:	4b0e      	ldr	r3, [pc, #56]	@ (800738c <SystemInit+0xd0>)
 8007354:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8007358:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 800735c:	d110      	bne.n	8007380 <SystemInit+0xc4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800735e:	4b0b      	ldr	r3, [pc, #44]	@ (800738c <SystemInit+0xd0>)
 8007360:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8007364:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007368:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800736c:	4a0e      	ldr	r2, [pc, #56]	@ (80073a8 <SystemInit+0xec>)
 800736e:	f243 01d2 	movw	r1, #12498	@ 0x30d2
 8007372:	6011      	str	r1, [r2, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8007374:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8007378:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800737c:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8007380:	4770      	bx	lr
 8007382:	bf00      	nop
 8007384:	e000ed00 	.word	0xe000ed00
 8007388:	52002000 	.word	0x52002000
 800738c:	58024400 	.word	0x58024400
 8007390:	eaf6ed7f 	.word	0xeaf6ed7f
 8007394:	02020200 	.word	0x02020200
 8007398:	01ff0000 	.word	0x01ff0000
 800739c:	01010280 	.word	0x01010280
 80073a0:	5c001000 	.word	0x5c001000
 80073a4:	51008000 	.word	0x51008000
 80073a8:	52004000 	.word	0x52004000

080073ac <ExitRun0Mode>:
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80073ac:	4a05      	ldr	r2, [pc, #20]	@ (80073c4 <ExitRun0Mode+0x18>)
 80073ae:	68d3      	ldr	r3, [r2, #12]
 80073b0:	f043 0302 	orr.w	r3, r3, #2
 80073b4:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80073b6:	4b03      	ldr	r3, [pc, #12]	@ (80073c4 <ExitRun0Mode+0x18>)
 80073b8:	685b      	ldr	r3, [r3, #4]
 80073ba:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 80073be:	d0fa      	beq.n	80073b6 <ExitRun0Mode+0xa>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80073c0:	4770      	bx	lr
 80073c2:	bf00      	nop
 80073c4:	58024800 	.word	0x58024800

080073c8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80073c8:	b508      	push	{r3, lr}
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80073ca:	f200 419c 	addw	r1, r0, #1180	@ 0x49c
 80073ce:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 80073d2:	f000 f8ce 	bl	8007572 <USBD_LL_SetupStage>
}
 80073d6:	bd08      	pop	{r3, pc}

080073d8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80073d8:	b508      	push	{r3, lr}
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80073da:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 80073de:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80073e2:	f8d3 2260 	ldr.w	r2, [r3, #608]	@ 0x260
 80073e6:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 80073ea:	f000 f98f 	bl	800770c <USBD_LL_DataOutStage>
}
 80073ee:	bd08      	pop	{r3, pc}

080073f0 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80073f0:	b508      	push	{r3, lr}
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80073f2:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 80073f6:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80073fa:	6a1a      	ldr	r2, [r3, #32]
 80073fc:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8007400:	f000 f9e4 	bl	80077cc <USBD_LL_DataInStage>
}
 8007404:	bd08      	pop	{r3, pc}

08007406 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007406:	b508      	push	{r3, lr}
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8007408:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 800740c:	f000 f92c 	bl	8007668 <USBD_LL_SOF>
}
 8007410:	bd08      	pop	{r3, pc}

08007412 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007412:	b510      	push	{r4, lr}
 8007414:	4604      	mov	r4, r0
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8007416:	79c1      	ldrb	r1, [r0, #7]
 8007418:	b111      	cbz	r1, 8007420 <HAL_PCD_ResetCallback+0xe>
  {
    speed = USBD_SPEED_HIGH;
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800741a:	2902      	cmp	r1, #2
 800741c:	d109      	bne.n	8007432 <HAL_PCD_ResetCallback+0x20>
  {
    speed = USBD_SPEED_FULL;
 800741e:	2101      	movs	r1, #1
  else
  {
    Error_Handler();
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8007420:	f8d4 04e0 	ldr.w	r0, [r4, #1248]	@ 0x4e0
 8007424:	f000 f903 	bl	800762e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8007428:	f8d4 04e0 	ldr.w	r0, [r4, #1248]	@ 0x4e0
 800742c:	f000 f8cd 	bl	80075ca <USBD_LL_Reset>
}
 8007430:	bd10      	pop	{r4, pc}
    Error_Handler();
 8007432:	f7f9 f881 	bl	8000538 <Error_Handler>
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8007436:	2101      	movs	r1, #1
 8007438:	e7f2      	b.n	8007420 <HAL_PCD_ResetCallback+0xe>
	...

0800743c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800743c:	b510      	push	{r4, lr}
 800743e:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8007440:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8007444:	f000 f8f6 	bl	8007634 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8007448:	6822      	ldr	r2, [r4, #0]
 800744a:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	@ 0xe00
 800744e:	f043 0301 	orr.w	r3, r3, #1
 8007452:	f8c2 3e00 	str.w	r3, [r2, #3584]	@ 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8007456:	7ae3      	ldrb	r3, [r4, #11]
 8007458:	b123      	cbz	r3, 8007464 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800745a:	4a03      	ldr	r2, [pc, #12]	@ (8007468 <HAL_PCD_SuspendCallback+0x2c>)
 800745c:	6913      	ldr	r3, [r2, #16]
 800745e:	f043 0306 	orr.w	r3, r3, #6
 8007462:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8007464:	bd10      	pop	{r4, pc}
 8007466:	bf00      	nop
 8007468:	e000ed00 	.word	0xe000ed00

0800746c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800746c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800746e:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8007472:	f000 f8ed 	bl	8007650 <USBD_LL_Resume>
}
 8007476:	bd08      	pop	{r3, pc}

08007478 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007478:	b508      	push	{r3, lr}
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800747a:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 800747e:	f000 f919 	bl	80076b4 <USBD_LL_IsoOUTIncomplete>
}
 8007482:	bd08      	pop	{r3, pc}

08007484 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007484:	b508      	push	{r3, lr}
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007486:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 800748a:	f000 f8fd 	bl	8007688 <USBD_LL_IsoINIncomplete>
}
 800748e:	bd08      	pop	{r3, pc}

08007490 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007490:	b508      	push	{r3, lr}
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8007492:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8007496:	f000 f923 	bl	80076e0 <USBD_LL_DevConnected>
}
 800749a:	bd08      	pop	{r3, pc}

0800749c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800749c:	b508      	push	{r3, lr}
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800749e:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 80074a2:	f000 f91f 	bl	80076e4 <USBD_LL_DevDisconnected>
}
 80074a6:	bd08      	pop	{r3, pc}

080074a8 <USBD_LL_IsStallEP>:
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80074a8:	f8d0 32c8 	ldr.w	r3, [r0, #712]	@ 0x2c8

  if((ep_addr & 0x80) == 0x80)
 80074ac:	f011 0f80 	tst.w	r1, #128	@ 0x80
 80074b0:	d108      	bne.n	80074c4 <USBD_LL_IsStallEP+0x1c>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80074b2:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 80074b6:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 80074ba:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 80074be:	f893 0256 	ldrb.w	r0, [r3, #598]	@ 0x256
  }
}
 80074c2:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80074c4:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 80074c8:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 80074cc:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 80074d0:	7d98      	ldrb	r0, [r3, #22]
 80074d2:	4770      	bx	lr

080074d4 <USBD_Get_USB_Status>:
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 80074d4:	2803      	cmp	r0, #3
 80074d6:	d805      	bhi.n	80074e4 <USBD_Get_USB_Status+0x10>
 80074d8:	e8df f000 	tbb	[pc, r0]
 80074dc:	05020405 	.word	0x05020405
    break;
    case HAL_ERROR :
      usb_status = USBD_FAIL;
    break;
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80074e0:	2001      	movs	r0, #1
    break;
 80074e2:	4770      	bx	lr
      usb_status = USBD_FAIL;
 80074e4:	2003      	movs	r0, #3
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 80074e6:	4770      	bx	lr

080074e8 <USBD_LL_OpenEP>:
{
 80074e8:	b508      	push	{r3, lr}
 80074ea:	4694      	mov	ip, r2
 80074ec:	461a      	mov	r2, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80074ee:	4663      	mov	r3, ip
 80074f0:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 80074f4:	f7fa fb3f 	bl	8001b76 <HAL_PCD_EP_Open>
  usb_status =  USBD_Get_USB_Status(hal_status);
 80074f8:	f7ff ffec 	bl	80074d4 <USBD_Get_USB_Status>
}
 80074fc:	bd08      	pop	{r3, pc}

080074fe <USBD_LL_StallEP>:
{
 80074fe:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8007500:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8007504:	f7fa fbc7 	bl	8001c96 <HAL_PCD_EP_SetStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007508:	f7ff ffe4 	bl	80074d4 <USBD_Get_USB_Status>
}
 800750c:	bd08      	pop	{r3, pc}

0800750e <USBD_LL_ClearStallEP>:
{
 800750e:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8007510:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8007514:	f7fa fc02 	bl	8001d1c <HAL_PCD_EP_ClrStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007518:	f7ff ffdc 	bl	80074d4 <USBD_Get_USB_Status>
}
 800751c:	bd08      	pop	{r3, pc}

0800751e <USBD_LL_SetUSBAddress>:
{
 800751e:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8007520:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8007524:	f7fa fb14 	bl	8001b50 <HAL_PCD_SetAddress>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007528:	f7ff ffd4 	bl	80074d4 <USBD_Get_USB_Status>
}
 800752c:	bd08      	pop	{r3, pc}

0800752e <USBD_LL_Transmit>:
{
 800752e:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8007530:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8007534:	f7fa fb8a 	bl	8001c4c <HAL_PCD_EP_Transmit>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007538:	f7ff ffcc 	bl	80074d4 <USBD_Get_USB_Status>
}
 800753c:	bd08      	pop	{r3, pc}

0800753e <USBD_LL_PrepareReceive>:
{
 800753e:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8007540:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8007544:	f7fa fb5d 	bl	8001c02 <HAL_PCD_EP_Receive>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007548:	f7ff ffc4 	bl	80074d4 <USBD_Get_USB_Status>
}
 800754c:	bd08      	pop	{r3, pc}

0800754e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800754e:	b508      	push	{r3, lr}
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007550:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8007554:	b113      	cbz	r3, 800755c <USBD_SetClassConfig+0xe>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	4798      	blx	r3
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 800755a:	bd08      	pop	{r3, pc}
  USBD_StatusTypeDef ret = USBD_OK;
 800755c:	2000      	movs	r0, #0
 800755e:	e7fc      	b.n	800755a <USBD_SetClassConfig+0xc>

08007560 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007560:	b508      	push	{r3, lr}
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8007562:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8007566:	685b      	ldr	r3, [r3, #4]
 8007568:	4798      	blx	r3
 800756a:	b900      	cbnz	r0, 800756e <USBD_ClrClassConfig+0xe>
    ret = USBD_FAIL;
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 800756c:	bd08      	pop	{r3, pc}
    ret = USBD_FAIL;
 800756e:	2003      	movs	r0, #3
 8007570:	e7fc      	b.n	800756c <USBD_ClrClassConfig+0xc>

08007572 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007572:	b538      	push	{r3, r4, r5, lr}
 8007574:	4604      	mov	r4, r0
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007576:	f200 25aa 	addw	r5, r0, #682	@ 0x2aa
 800757a:	4628      	mov	r0, r5
 800757c:	f000 f98f 	bl	800789e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007580:	2301      	movs	r3, #1
 8007582:	f8c4 3294 	str.w	r3, [r4, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007586:	f8b4 32b0 	ldrh.w	r3, [r4, #688]	@ 0x2b0
 800758a:	f8c4 3298 	str.w	r3, [r4, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800758e:	f894 12aa 	ldrb.w	r1, [r4, #682]	@ 0x2aa
 8007592:	f001 031f 	and.w	r3, r1, #31
 8007596:	2b01      	cmp	r3, #1
 8007598:	d007      	beq.n	80075aa <USBD_LL_SetupStage+0x38>
 800759a:	2b02      	cmp	r3, #2
 800759c:	d00a      	beq.n	80075b4 <USBD_LL_SetupStage+0x42>
 800759e:	b973      	cbnz	r3, 80075be <USBD_LL_SetupStage+0x4c>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80075a0:	4629      	mov	r1, r5
 80075a2:	4620      	mov	r0, r4
 80075a4:	f000 fb60 	bl	8007c68 <USBD_StdDevReq>
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
      break;
  }

  return ret;
}
 80075a8:	bd38      	pop	{r3, r4, r5, pc}
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80075aa:	4629      	mov	r1, r5
 80075ac:	4620      	mov	r0, r4
 80075ae:	f000 fb96 	bl	8007cde <USBD_StdItfReq>
      break;
 80075b2:	e7f9      	b.n	80075a8 <USBD_LL_SetupStage+0x36>
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80075b4:	4629      	mov	r1, r5
 80075b6:	4620      	mov	r0, r4
 80075b8:	f000 fbd3 	bl	8007d62 <USBD_StdEPReq>
      break;
 80075bc:	e7f4      	b.n	80075a8 <USBD_LL_SetupStage+0x36>
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80075be:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 80075c2:	4620      	mov	r0, r4
 80075c4:	f7ff ff9b 	bl	80074fe <USBD_LL_StallEP>
      break;
 80075c8:	e7ee      	b.n	80075a8 <USBD_LL_SetupStage+0x36>

080075ca <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80075ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075cc:	4604      	mov	r4, r0
  USBD_StatusTypeDef ret = USBD_OK;

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80075ce:	2301      	movs	r3, #1
 80075d0:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80075d4:	2300      	movs	r3, #0
 80075d6:	f8c0 3294 	str.w	r3, [r0, #660]	@ 0x294
  pdev->dev_config = 0U;
 80075da:	6043      	str	r3, [r0, #4]
  pdev->dev_remote_wakeup = 0U;
 80075dc:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 80075e0:	f880 32a0 	strb.w	r3, [r0, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80075e4:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 80075e8:	b1db      	cbz	r3, 8007622 <USBD_LL_Reset+0x58>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80075ea:	685b      	ldr	r3, [r3, #4]
 80075ec:	b1db      	cbz	r3, 8007626 <USBD_LL_Reset+0x5c>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80075ee:	2100      	movs	r1, #0
 80075f0:	4798      	blx	r3
 80075f2:	4607      	mov	r7, r0
 80075f4:	b9c8      	cbnz	r0, 800762a <USBD_LL_Reset+0x60>
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80075f6:	2340      	movs	r3, #64	@ 0x40
 80075f8:	2200      	movs	r2, #0
 80075fa:	4611      	mov	r1, r2
 80075fc:	4620      	mov	r0, r4
 80075fe:	f7ff ff73 	bl	80074e8 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007602:	2601      	movs	r6, #1
 8007604:	f8a4 6164 	strh.w	r6, [r4, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007608:	2540      	movs	r5, #64	@ 0x40
 800760a:	f8c4 5160 	str.w	r5, [r4, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800760e:	462b      	mov	r3, r5
 8007610:	2200      	movs	r2, #0
 8007612:	2180      	movs	r1, #128	@ 0x80
 8007614:	4620      	mov	r0, r4
 8007616:	f7ff ff67 	bl	80074e8 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800761a:	84a6      	strh	r6, [r4, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800761c:	6225      	str	r5, [r4, #32]

  return ret;
}
 800761e:	4638      	mov	r0, r7
 8007620:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  USBD_StatusTypeDef ret = USBD_OK;
 8007622:	2700      	movs	r7, #0
 8007624:	e7e7      	b.n	80075f6 <USBD_LL_Reset+0x2c>
 8007626:	2700      	movs	r7, #0
 8007628:	e7e5      	b.n	80075f6 <USBD_LL_Reset+0x2c>
        ret = USBD_FAIL;
 800762a:	2703      	movs	r7, #3
 800762c:	e7e3      	b.n	80075f6 <USBD_LL_Reset+0x2c>

0800762e <USBD_LL_SetSpeed>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 800762e:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 8007630:	2000      	movs	r0, #0
 8007632:	4770      	bx	lr

08007634 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8007634:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8007638:	2b04      	cmp	r3, #4
 800763a:	d004      	beq.n	8007646 <USBD_LL_Suspend+0x12>
  {
    pdev->dev_old_state = pdev->dev_state;
 800763c:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8007640:	b2db      	uxtb	r3, r3
 8007642:	f880 329d 	strb.w	r3, [r0, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007646:	2304      	movs	r3, #4
 8007648:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c

  return USBD_OK;
}
 800764c:	2000      	movs	r0, #0
 800764e:	4770      	bx	lr

08007650 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007650:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8007654:	2b04      	cmp	r3, #4
 8007656:	d001      	beq.n	800765c <USBD_LL_Resume+0xc>
  {
    pdev->dev_state = pdev->dev_old_state;
  }

  return USBD_OK;
}
 8007658:	2000      	movs	r0, #0
 800765a:	4770      	bx	lr
    pdev->dev_state = pdev->dev_old_state;
 800765c:	f890 329d 	ldrb.w	r3, [r0, #669]	@ 0x29d
 8007660:	b2db      	uxtb	r3, r3
 8007662:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
 8007666:	e7f7      	b.n	8007658 <USBD_LL_Resume+0x8>

08007668 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007668:	b508      	push	{r3, lr}
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800766a:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800766e:	2b03      	cmp	r3, #3
 8007670:	d001      	beq.n	8007676 <USBD_LL_SOF+0xe>
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
}
 8007672:	2000      	movs	r0, #0
 8007674:	bd08      	pop	{r3, pc}
    if (pdev->pClass[0] != NULL)
 8007676:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 800767a:	2b00      	cmp	r3, #0
 800767c:	d0f9      	beq.n	8007672 <USBD_LL_SOF+0xa>
      if (pdev->pClass[0]->SOF != NULL)
 800767e:	69db      	ldr	r3, [r3, #28]
 8007680:	2b00      	cmp	r3, #0
 8007682:	d0f6      	beq.n	8007672 <USBD_LL_SOF+0xa>
        (void)pdev->pClass[0]->SOF(pdev);
 8007684:	4798      	blx	r3
 8007686:	e7f4      	b.n	8007672 <USBD_LL_SOF+0xa>

08007688 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8007688:	b508      	push	{r3, lr}
  if (pdev->pClass[pdev->classId] == NULL)
 800768a:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 800768e:	33ae      	adds	r3, #174	@ 0xae
 8007690:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8007694:	b153      	cbz	r3, 80076ac <USBD_LL_IsoINIncomplete+0x24>
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007696:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 800769a:	2a03      	cmp	r2, #3
 800769c:	d001      	beq.n	80076a2 <USBD_LL_IsoINIncomplete+0x1a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 800769e:	2000      	movs	r0, #0
}
 80076a0:	bd08      	pop	{r3, pc}
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80076a2:	6a1b      	ldr	r3, [r3, #32]
 80076a4:	b123      	cbz	r3, 80076b0 <USBD_LL_IsoINIncomplete+0x28>
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80076a6:	4798      	blx	r3
  return USBD_OK;
 80076a8:	2000      	movs	r0, #0
 80076aa:	e7f9      	b.n	80076a0 <USBD_LL_IsoINIncomplete+0x18>
    return USBD_FAIL;
 80076ac:	2003      	movs	r0, #3
 80076ae:	e7f7      	b.n	80076a0 <USBD_LL_IsoINIncomplete+0x18>
  return USBD_OK;
 80076b0:	2000      	movs	r0, #0
 80076b2:	e7f5      	b.n	80076a0 <USBD_LL_IsoINIncomplete+0x18>

080076b4 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80076b4:	b508      	push	{r3, lr}
  if (pdev->pClass[pdev->classId] == NULL)
 80076b6:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 80076ba:	33ae      	adds	r3, #174	@ 0xae
 80076bc:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80076c0:	b153      	cbz	r3, 80076d8 <USBD_LL_IsoOUTIncomplete+0x24>
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80076c2:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 80076c6:	2a03      	cmp	r2, #3
 80076c8:	d001      	beq.n	80076ce <USBD_LL_IsoOUTIncomplete+0x1a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 80076ca:	2000      	movs	r0, #0
}
 80076cc:	bd08      	pop	{r3, pc}
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80076ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076d0:	b123      	cbz	r3, 80076dc <USBD_LL_IsoOUTIncomplete+0x28>
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80076d2:	4798      	blx	r3
  return USBD_OK;
 80076d4:	2000      	movs	r0, #0
 80076d6:	e7f9      	b.n	80076cc <USBD_LL_IsoOUTIncomplete+0x18>
    return USBD_FAIL;
 80076d8:	2003      	movs	r0, #3
 80076da:	e7f7      	b.n	80076cc <USBD_LL_IsoOUTIncomplete+0x18>
  return USBD_OK;
 80076dc:	2000      	movs	r0, #0
 80076de:	e7f5      	b.n	80076cc <USBD_LL_IsoOUTIncomplete+0x18>

080076e0 <USBD_LL_DevConnected>:
{
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
}
 80076e0:	2000      	movs	r0, #0
 80076e2:	4770      	bx	lr

080076e4 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80076e4:	b508      	push	{r3, lr}
  USBD_StatusTypeDef   ret = USBD_OK;

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80076e6:	2301      	movs	r3, #1
 80076e8:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80076ec:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 80076f0:	b123      	cbz	r3, 80076fc <USBD_LL_DevDisconnected+0x18>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80076f2:	685b      	ldr	r3, [r3, #4]
 80076f4:	7901      	ldrb	r1, [r0, #4]
 80076f6:	4798      	blx	r3
 80076f8:	b910      	cbnz	r0, 8007700 <USBD_LL_DevDisconnected+0x1c>
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 80076fa:	bd08      	pop	{r3, pc}
  USBD_StatusTypeDef   ret = USBD_OK;
 80076fc:	2000      	movs	r0, #0
 80076fe:	e7fc      	b.n	80076fa <USBD_LL_DevDisconnected+0x16>
      ret = USBD_FAIL;
 8007700:	2003      	movs	r0, #3
 8007702:	e7fa      	b.n	80076fa <USBD_LL_DevDisconnected+0x16>

08007704 <USBD_CoreFindIF>:
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
#endif /* USE_USBD_COMPOSITE */
}
 8007704:	2000      	movs	r0, #0
 8007706:	4770      	bx	lr

08007708 <USBD_CoreFindEP>:
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
#endif /* USE_USBD_COMPOSITE */
}
 8007708:	2000      	movs	r0, #0
 800770a:	4770      	bx	lr

0800770c <USBD_LL_DataOutStage>:
{
 800770c:	b538      	push	{r3, r4, r5, lr}
 800770e:	4604      	mov	r4, r0
  if (epnum == 0U)
 8007710:	460d      	mov	r5, r1
 8007712:	2900      	cmp	r1, #0
 8007714:	d141      	bne.n	800779a <USBD_LL_DataOutStage+0x8e>
 8007716:	4613      	mov	r3, r2
    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007718:	f8d0 2294 	ldr.w	r2, [r0, #660]	@ 0x294
 800771c:	2a03      	cmp	r2, #3
 800771e:	d001      	beq.n	8007724 <USBD_LL_DataOutStage+0x18>
  return USBD_OK;
 8007720:	4608      	mov	r0, r1
}
 8007722:	bd38      	pop	{r3, r4, r5, pc}
      if (pep->rem_length > pep->maxpacket)
 8007724:	f8d0 115c 	ldr.w	r1, [r0, #348]	@ 0x15c
 8007728:	f8d0 2160 	ldr.w	r2, [r0, #352]	@ 0x160
 800772c:	4291      	cmp	r1, r2
 800772e:	d809      	bhi.n	8007744 <USBD_LL_DataOutStage+0x38>
        switch (pdev->request.bmRequest & 0x1FU)
 8007730:	f890 32aa 	ldrb.w	r3, [r0, #682]	@ 0x2aa
 8007734:	f003 031f 	and.w	r3, r3, #31
 8007738:	2b01      	cmp	r3, #1
 800773a:	d00e      	beq.n	800775a <USBD_LL_DataOutStage+0x4e>
 800773c:	2b02      	cmp	r3, #2
 800773e:	d01a      	beq.n	8007776 <USBD_LL_DataOutStage+0x6a>
 8007740:	4628      	mov	r0, r5
 8007742:	e00f      	b.n	8007764 <USBD_LL_DataOutStage+0x58>
        pep->rem_length -= pep->maxpacket;
 8007744:	1a89      	subs	r1, r1, r2
 8007746:	f8c0 115c 	str.w	r1, [r0, #348]	@ 0x15c
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800774a:	428a      	cmp	r2, r1
 800774c:	bf28      	it	cs
 800774e:	460a      	movcs	r2, r1
 8007750:	4619      	mov	r1, r3
 8007752:	f000 fc38 	bl	8007fc6 <USBD_CtlContinueRx>
  return USBD_OK;
 8007756:	4628      	mov	r0, r5
 8007758:	e7e3      	b.n	8007722 <USBD_LL_DataOutStage+0x16>
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800775a:	f890 12ae 	ldrb.w	r1, [r0, #686]	@ 0x2ae
 800775e:	f7ff ffd1 	bl	8007704 <USBD_CoreFindIF>
        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8007762:	b918      	cbnz	r0, 800776c <USBD_LL_DataOutStage+0x60>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007764:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 8007768:	2b03      	cmp	r3, #3
 800776a:	d009      	beq.n	8007780 <USBD_LL_DataOutStage+0x74>
        (void)USBD_CtlSendStatus(pdev);
 800776c:	4620      	mov	r0, r4
 800776e:	f000 fc32 	bl	8007fd6 <USBD_CtlSendStatus>
  return USBD_OK;
 8007772:	4628      	mov	r0, r5
 8007774:	e7d5      	b.n	8007722 <USBD_LL_DataOutStage+0x16>
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8007776:	f890 12ae 	ldrb.w	r1, [r0, #686]	@ 0x2ae
 800777a:	f7ff ffc5 	bl	8007708 <USBD_CoreFindEP>
            break;
 800777e:	e7f0      	b.n	8007762 <USBD_LL_DataOutStage+0x56>
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8007780:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 8007784:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8007788:	691a      	ldr	r2, [r3, #16]
 800778a:	2a00      	cmp	r2, #0
 800778c:	d0ee      	beq.n	800776c <USBD_LL_DataOutStage+0x60>
              pdev->classId = idx;
 800778e:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8007792:	691b      	ldr	r3, [r3, #16]
 8007794:	4620      	mov	r0, r4
 8007796:	4798      	blx	r3
 8007798:	e7e8      	b.n	800776c <USBD_LL_DataOutStage+0x60>
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800779a:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 800779e:	f7ff ffb3 	bl	8007708 <USBD_CoreFindEP>
    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80077a2:	b988      	cbnz	r0, 80077c8 <USBD_LL_DataOutStage+0xbc>
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80077a4:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 80077a8:	2b03      	cmp	r3, #3
 80077aa:	d1ba      	bne.n	8007722 <USBD_LL_DataOutStage+0x16>
        if (pdev->pClass[idx]->DataOut != NULL)
 80077ac:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 80077b0:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 80077b4:	699a      	ldr	r2, [r3, #24]
 80077b6:	2a00      	cmp	r2, #0
 80077b8:	d0b3      	beq.n	8007722 <USBD_LL_DataOutStage+0x16>
          pdev->classId = idx;
 80077ba:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80077be:	699b      	ldr	r3, [r3, #24]
 80077c0:	4629      	mov	r1, r5
 80077c2:	4620      	mov	r0, r4
 80077c4:	4798      	blx	r3
      if (ret != USBD_OK)
 80077c6:	e7ac      	b.n	8007722 <USBD_LL_DataOutStage+0x16>
  return USBD_OK;
 80077c8:	2000      	movs	r0, #0
 80077ca:	e7aa      	b.n	8007722 <USBD_LL_DataOutStage+0x16>

080077cc <USBD_LL_DataInStage>:
{
 80077cc:	b538      	push	{r3, r4, r5, lr}
 80077ce:	4604      	mov	r4, r0
  if (epnum == 0U)
 80077d0:	460d      	mov	r5, r1
 80077d2:	2900      	cmp	r1, #0
 80077d4:	d14a      	bne.n	800786c <USBD_LL_DataInStage+0xa0>
 80077d6:	4613      	mov	r3, r2
    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80077d8:	f8d0 2294 	ldr.w	r2, [r0, #660]	@ 0x294
 80077dc:	2a02      	cmp	r2, #2
 80077de:	d007      	beq.n	80077f0 <USBD_LL_DataInStage+0x24>
    if (pdev->dev_test_mode != 0U)
 80077e0:	f894 02a0 	ldrb.w	r0, [r4, #672]	@ 0x2a0
 80077e4:	b118      	cbz	r0, 80077ee <USBD_LL_DataInStage+0x22>
      pdev->dev_test_mode = 0U;
 80077e6:	2300      	movs	r3, #0
 80077e8:	f884 32a0 	strb.w	r3, [r4, #672]	@ 0x2a0
  return USBD_OK;
 80077ec:	4628      	mov	r0, r5
}
 80077ee:	bd38      	pop	{r3, r4, r5, pc}
      if (pep->rem_length > pep->maxpacket)
 80077f0:	69c2      	ldr	r2, [r0, #28]
 80077f2:	6a01      	ldr	r1, [r0, #32]
 80077f4:	428a      	cmp	r2, r1
 80077f6:	d80d      	bhi.n	8007814 <USBD_LL_DataInStage+0x48>
        if ((pep->maxpacket == pep->rem_length) &&
 80077f8:	428a      	cmp	r2, r1
 80077fa:	d017      	beq.n	800782c <USBD_LL_DataInStage+0x60>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80077fc:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 8007800:	2b03      	cmp	r3, #3
 8007802:	d027      	beq.n	8007854 <USBD_LL_DataInStage+0x88>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007804:	2180      	movs	r1, #128	@ 0x80
 8007806:	4620      	mov	r0, r4
 8007808:	f7ff fe79 	bl	80074fe <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800780c:	4620      	mov	r0, r4
 800780e:	f000 fbed 	bl	8007fec <USBD_CtlReceiveStatus>
 8007812:	e7e5      	b.n	80077e0 <USBD_LL_DataInStage+0x14>
        pep->rem_length -= pep->maxpacket;
 8007814:	1a52      	subs	r2, r2, r1
 8007816:	61c2      	str	r2, [r0, #28]
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8007818:	4619      	mov	r1, r3
 800781a:	f000 fbcc 	bl	8007fb6 <USBD_CtlContinueSendData>
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800781e:	2300      	movs	r3, #0
 8007820:	461a      	mov	r2, r3
 8007822:	4619      	mov	r1, r3
 8007824:	4620      	mov	r0, r4
 8007826:	f7ff fe8a 	bl	800753e <USBD_LL_PrepareReceive>
 800782a:	e7d9      	b.n	80077e0 <USBD_LL_DataInStage+0x14>
            (pep->total_length >= pep->maxpacket) &&
 800782c:	6983      	ldr	r3, [r0, #24]
        if ((pep->maxpacket == pep->rem_length) &&
 800782e:	4299      	cmp	r1, r3
 8007830:	d8e4      	bhi.n	80077fc <USBD_LL_DataInStage+0x30>
            (pep->total_length < pdev->ep0_data_len))
 8007832:	f8d0 2298 	ldr.w	r2, [r0, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007836:	4293      	cmp	r3, r2
 8007838:	d2e0      	bcs.n	80077fc <USBD_LL_DataInStage+0x30>
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800783a:	2200      	movs	r2, #0
 800783c:	4611      	mov	r1, r2
 800783e:	f000 fbba 	bl	8007fb6 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007842:	2100      	movs	r1, #0
 8007844:	f8c4 1298 	str.w	r1, [r4, #664]	@ 0x298
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007848:	460b      	mov	r3, r1
 800784a:	460a      	mov	r2, r1
 800784c:	4620      	mov	r0, r4
 800784e:	f7ff fe76 	bl	800753e <USBD_LL_PrepareReceive>
 8007852:	e7c5      	b.n	80077e0 <USBD_LL_DataInStage+0x14>
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8007854:	f8d4 32b8 	ldr.w	r3, [r4, #696]	@ 0x2b8
 8007858:	68da      	ldr	r2, [r3, #12]
 800785a:	2a00      	cmp	r2, #0
 800785c:	d0d2      	beq.n	8007804 <USBD_LL_DataInStage+0x38>
              pdev->classId = 0U;
 800785e:	2200      	movs	r2, #0
 8007860:	f8c4 22d4 	str.w	r2, [r4, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8007864:	68db      	ldr	r3, [r3, #12]
 8007866:	4620      	mov	r0, r4
 8007868:	4798      	blx	r3
 800786a:	e7cb      	b.n	8007804 <USBD_LL_DataInStage+0x38>
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800786c:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 8007870:	f7ff ff4a 	bl	8007708 <USBD_CoreFindEP>
    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007874:	b988      	cbnz	r0, 800789a <USBD_LL_DataInStage+0xce>
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007876:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 800787a:	2b03      	cmp	r3, #3
 800787c:	d1b7      	bne.n	80077ee <USBD_LL_DataInStage+0x22>
        if (pdev->pClass[idx]->DataIn != NULL)
 800787e:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 8007882:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8007886:	695a      	ldr	r2, [r3, #20]
 8007888:	2a00      	cmp	r2, #0
 800788a:	d0b0      	beq.n	80077ee <USBD_LL_DataInStage+0x22>
          pdev->classId = idx;
 800788c:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8007890:	695b      	ldr	r3, [r3, #20]
 8007892:	4629      	mov	r1, r5
 8007894:	4620      	mov	r0, r4
 8007896:	4798      	blx	r3
          if (ret != USBD_OK)
 8007898:	e7a9      	b.n	80077ee <USBD_LL_DataInStage+0x22>
  return USBD_OK;
 800789a:	2000      	movs	r0, #0
 800789c:	e7a7      	b.n	80077ee <USBD_LL_DataInStage+0x22>

0800789e <USBD_ParseSetupRequest>:
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
  uint8_t *pbuff = pdata;

  req->bmRequest = *(uint8_t *)(pbuff);
 800789e:	780b      	ldrb	r3, [r1, #0]
 80078a0:	7003      	strb	r3, [r0, #0]

  pbuff++;
  req->bRequest = *(uint8_t *)(pbuff);
 80078a2:	784b      	ldrb	r3, [r1, #1]
 80078a4:	7043      	strb	r3, [r0, #1]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;

  _Byte1 = *(uint8_t *)_pbuff;
 80078a6:	788b      	ldrb	r3, [r1, #2]
  _pbuff++;
  _Byte2 = *(uint8_t *)_pbuff;
 80078a8:	78ca      	ldrb	r2, [r1, #3]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80078aa:	ea43 2302 	orr.w	r3, r3, r2, lsl #8

  pbuff++;
  req->wValue = SWAPBYTE(pbuff);
 80078ae:	8043      	strh	r3, [r0, #2]
  _Byte1 = *(uint8_t *)_pbuff;
 80078b0:	790b      	ldrb	r3, [r1, #4]
  _Byte2 = *(uint8_t *)_pbuff;
 80078b2:	794a      	ldrb	r2, [r1, #5]
  _SwapVal = (_Byte2 << 8) | _Byte1;
 80078b4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8

  pbuff++;
  pbuff++;
  req->wIndex = SWAPBYTE(pbuff);
 80078b8:	8083      	strh	r3, [r0, #4]
  _Byte1 = *(uint8_t *)_pbuff;
 80078ba:	798b      	ldrb	r3, [r1, #6]
  _Byte2 = *(uint8_t *)_pbuff;
 80078bc:	79ca      	ldrb	r2, [r1, #7]
  _SwapVal = (_Byte2 << 8) | _Byte1;
 80078be:	ea43 2302 	orr.w	r3, r3, r2, lsl #8

  pbuff++;
  pbuff++;
  req->wLength = SWAPBYTE(pbuff);
 80078c2:	80c3      	strh	r3, [r0, #6]
}
 80078c4:	4770      	bx	lr

080078c6 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80078c6:	b510      	push	{r4, lr}
 80078c8:	4604      	mov	r4, r0
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80078ca:	2180      	movs	r1, #128	@ 0x80
 80078cc:	f7ff fe17 	bl	80074fe <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80078d0:	2100      	movs	r1, #0
 80078d2:	4620      	mov	r0, r4
 80078d4:	f7ff fe13 	bl	80074fe <USBD_LL_StallEP>
}
 80078d8:	bd10      	pop	{r4, pc}

080078da <USBD_GetDescriptor>:
{
 80078da:	b530      	push	{r4, r5, lr}
 80078dc:	b083      	sub	sp, #12
 80078de:	4605      	mov	r5, r0
 80078e0:	460c      	mov	r4, r1
  uint16_t len = 0U;
 80078e2:	2300      	movs	r3, #0
 80078e4:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->wValue >> 8)
 80078e8:	884a      	ldrh	r2, [r1, #2]
 80078ea:	0a13      	lsrs	r3, r2, #8
 80078ec:	3b01      	subs	r3, #1
 80078ee:	2b0e      	cmp	r3, #14
 80078f0:	f200 80bb 	bhi.w	8007a6a <USBD_GetDescriptor+0x190>
 80078f4:	e8df f003 	tbb	[pc, r3]
 80078f8:	b9432f15 	.word	0xb9432f15
 80078fc:	b9aa9db9 	.word	0xb9aa9db9
 8007900:	b9b9b9b9 	.word	0xb9b9b9b9
 8007904:	b9b9      	.short	0xb9b9
 8007906:	08          	.byte	0x08
 8007907:	00          	.byte	0x00
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8007908:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800790c:	69db      	ldr	r3, [r3, #28]
 800790e:	b123      	cbz	r3, 800791a <USBD_GetDescriptor+0x40>
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8007910:	f10d 0106 	add.w	r1, sp, #6
 8007914:	7c00      	ldrb	r0, [r0, #16]
 8007916:	4798      	blx	r3
  if (err != 0U)
 8007918:	e00a      	b.n	8007930 <USBD_GetDescriptor+0x56>
        USBD_CtlError(pdev, req);
 800791a:	4621      	mov	r1, r4
 800791c:	f7ff ffd3 	bl	80078c6 <USBD_CtlError>
  if (err != 0U)
 8007920:	e0a6      	b.n	8007a70 <USBD_GetDescriptor+0x196>
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007922:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	f10d 0106 	add.w	r1, sp, #6
 800792c:	7c00      	ldrb	r0, [r0, #16]
 800792e:	4798      	blx	r3
  if (req->wLength != 0U)
 8007930:	88e2      	ldrh	r2, [r4, #6]
 8007932:	2a00      	cmp	r2, #0
 8007934:	f000 80a3 	beq.w	8007a7e <USBD_GetDescriptor+0x1a4>
    if (len != 0U)
 8007938:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800793c:	2b00      	cmp	r3, #0
 800793e:	f000 8099 	beq.w	8007a74 <USBD_GetDescriptor+0x19a>
      len = MIN(len, req->wLength);
 8007942:	429a      	cmp	r2, r3
 8007944:	bf28      	it	cs
 8007946:	461a      	movcs	r2, r3
 8007948:	f8ad 2006 	strh.w	r2, [sp, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800794c:	4601      	mov	r1, r0
 800794e:	4628      	mov	r0, r5
 8007950:	f000 fb24 	bl	8007f9c <USBD_CtlSendData>
 8007954:	e08c      	b.n	8007a70 <USBD_GetDescriptor+0x196>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007956:	7c03      	ldrb	r3, [r0, #16]
 8007958:	b943      	cbnz	r3, 800796c <USBD_GetDescriptor+0x92>
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800795a:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 800795e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007960:	f10d 0006 	add.w	r0, sp, #6
 8007964:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007966:	2302      	movs	r3, #2
 8007968:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 800796a:	e7e1      	b.n	8007930 <USBD_GetDescriptor+0x56>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800796c:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8007970:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007972:	f10d 0006 	add.w	r0, sp, #6
 8007976:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007978:	2302      	movs	r3, #2
 800797a:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 800797c:	e7d8      	b.n	8007930 <USBD_GetDescriptor+0x56>
      switch ((uint8_t)(req->wValue))
 800797e:	b2d2      	uxtb	r2, r2
 8007980:	2a05      	cmp	r2, #5
 8007982:	d852      	bhi.n	8007a2a <USBD_GetDescriptor+0x150>
 8007984:	e8df f002 	tbb	[pc, r2]
 8007988:	2a1d1003 	.word	0x2a1d1003
 800798c:	4437      	.short	0x4437
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800798e:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8007992:	685b      	ldr	r3, [r3, #4]
 8007994:	b123      	cbz	r3, 80079a0 <USBD_GetDescriptor+0xc6>
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007996:	f10d 0106 	add.w	r1, sp, #6
 800799a:	7c00      	ldrb	r0, [r0, #16]
 800799c:	4798      	blx	r3
  if (err != 0U)
 800799e:	e7c7      	b.n	8007930 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 80079a0:	4621      	mov	r1, r4
 80079a2:	f7ff ff90 	bl	80078c6 <USBD_CtlError>
  if (err != 0U)
 80079a6:	e063      	b.n	8007a70 <USBD_GetDescriptor+0x196>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80079a8:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 80079ac:	689b      	ldr	r3, [r3, #8]
 80079ae:	b123      	cbz	r3, 80079ba <USBD_GetDescriptor+0xe0>
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80079b0:	f10d 0106 	add.w	r1, sp, #6
 80079b4:	7c00      	ldrb	r0, [r0, #16]
 80079b6:	4798      	blx	r3
  if (err != 0U)
 80079b8:	e7ba      	b.n	8007930 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 80079ba:	4621      	mov	r1, r4
 80079bc:	f7ff ff83 	bl	80078c6 <USBD_CtlError>
  if (err != 0U)
 80079c0:	e056      	b.n	8007a70 <USBD_GetDescriptor+0x196>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80079c2:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 80079c6:	68db      	ldr	r3, [r3, #12]
 80079c8:	b123      	cbz	r3, 80079d4 <USBD_GetDescriptor+0xfa>
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80079ca:	f10d 0106 	add.w	r1, sp, #6
 80079ce:	7c00      	ldrb	r0, [r0, #16]
 80079d0:	4798      	blx	r3
  if (err != 0U)
 80079d2:	e7ad      	b.n	8007930 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 80079d4:	4621      	mov	r1, r4
 80079d6:	f7ff ff76 	bl	80078c6 <USBD_CtlError>
  if (err != 0U)
 80079da:	e049      	b.n	8007a70 <USBD_GetDescriptor+0x196>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80079dc:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 80079e0:	691b      	ldr	r3, [r3, #16]
 80079e2:	b123      	cbz	r3, 80079ee <USBD_GetDescriptor+0x114>
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80079e4:	f10d 0106 	add.w	r1, sp, #6
 80079e8:	7c00      	ldrb	r0, [r0, #16]
 80079ea:	4798      	blx	r3
  if (err != 0U)
 80079ec:	e7a0      	b.n	8007930 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 80079ee:	4621      	mov	r1, r4
 80079f0:	f7ff ff69 	bl	80078c6 <USBD_CtlError>
  if (err != 0U)
 80079f4:	e03c      	b.n	8007a70 <USBD_GetDescriptor+0x196>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80079f6:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 80079fa:	695b      	ldr	r3, [r3, #20]
 80079fc:	b123      	cbz	r3, 8007a08 <USBD_GetDescriptor+0x12e>
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80079fe:	f10d 0106 	add.w	r1, sp, #6
 8007a02:	7c00      	ldrb	r0, [r0, #16]
 8007a04:	4798      	blx	r3
  if (err != 0U)
 8007a06:	e793      	b.n	8007930 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 8007a08:	4621      	mov	r1, r4
 8007a0a:	f7ff ff5c 	bl	80078c6 <USBD_CtlError>
  if (err != 0U)
 8007a0e:	e02f      	b.n	8007a70 <USBD_GetDescriptor+0x196>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007a10:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8007a14:	699b      	ldr	r3, [r3, #24]
 8007a16:	b123      	cbz	r3, 8007a22 <USBD_GetDescriptor+0x148>
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007a18:	f10d 0106 	add.w	r1, sp, #6
 8007a1c:	7c00      	ldrb	r0, [r0, #16]
 8007a1e:	4798      	blx	r3
  if (err != 0U)
 8007a20:	e786      	b.n	8007930 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 8007a22:	4621      	mov	r1, r4
 8007a24:	f7ff ff4f 	bl	80078c6 <USBD_CtlError>
  if (err != 0U)
 8007a28:	e022      	b.n	8007a70 <USBD_GetDescriptor+0x196>
          USBD_CtlError(pdev, req);
 8007a2a:	4621      	mov	r1, r4
 8007a2c:	f7ff ff4b 	bl	80078c6 <USBD_CtlError>
  if (err != 0U)
 8007a30:	e01e      	b.n	8007a70 <USBD_GetDescriptor+0x196>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007a32:	7c03      	ldrb	r3, [r0, #16]
 8007a34:	b933      	cbnz	r3, 8007a44 <USBD_GetDescriptor+0x16a>
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8007a36:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8007a3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a3c:	f10d 0006 	add.w	r0, sp, #6
 8007a40:	4798      	blx	r3
  if (err != 0U)
 8007a42:	e775      	b.n	8007930 <USBD_GetDescriptor+0x56>
        USBD_CtlError(pdev, req);
 8007a44:	4621      	mov	r1, r4
 8007a46:	f7ff ff3e 	bl	80078c6 <USBD_CtlError>
  if (err != 0U)
 8007a4a:	e011      	b.n	8007a70 <USBD_GetDescriptor+0x196>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007a4c:	7c03      	ldrb	r3, [r0, #16]
 8007a4e:	b943      	cbnz	r3, 8007a62 <USBD_GetDescriptor+0x188>
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8007a50:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8007a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a56:	f10d 0006 	add.w	r0, sp, #6
 8007a5a:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007a5c:	2307      	movs	r3, #7
 8007a5e:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8007a60:	e766      	b.n	8007930 <USBD_GetDescriptor+0x56>
        USBD_CtlError(pdev, req);
 8007a62:	4621      	mov	r1, r4
 8007a64:	f7ff ff2f 	bl	80078c6 <USBD_CtlError>
  if (err != 0U)
 8007a68:	e002      	b.n	8007a70 <USBD_GetDescriptor+0x196>
      USBD_CtlError(pdev, req);
 8007a6a:	4621      	mov	r1, r4
 8007a6c:	f7ff ff2b 	bl	80078c6 <USBD_CtlError>
}
 8007a70:	b003      	add	sp, #12
 8007a72:	bd30      	pop	{r4, r5, pc}
      USBD_CtlError(pdev, req);
 8007a74:	4621      	mov	r1, r4
 8007a76:	4628      	mov	r0, r5
 8007a78:	f7ff ff25 	bl	80078c6 <USBD_CtlError>
 8007a7c:	e7f8      	b.n	8007a70 <USBD_GetDescriptor+0x196>
    (void)USBD_CtlSendStatus(pdev);
 8007a7e:	4628      	mov	r0, r5
 8007a80:	f000 faa9 	bl	8007fd6 <USBD_CtlSendStatus>
 8007a84:	e7f4      	b.n	8007a70 <USBD_GetDescriptor+0x196>

08007a86 <USBD_SetAddress>:
{
 8007a86:	b538      	push	{r3, r4, r5, lr}
 8007a88:	4604      	mov	r4, r0
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8007a8a:	888b      	ldrh	r3, [r1, #4]
 8007a8c:	b9f3      	cbnz	r3, 8007acc <USBD_SetAddress+0x46>
 8007a8e:	88cb      	ldrh	r3, [r1, #6]
 8007a90:	b9e3      	cbnz	r3, 8007acc <USBD_SetAddress+0x46>
 8007a92:	884b      	ldrh	r3, [r1, #2]
 8007a94:	2b7f      	cmp	r3, #127	@ 0x7f
 8007a96:	d819      	bhi.n	8007acc <USBD_SetAddress+0x46>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8007a98:	f003 057f 	and.w	r5, r3, #127	@ 0x7f
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007a9c:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8007aa0:	2b03      	cmp	r3, #3
 8007aa2:	d00c      	beq.n	8007abe <USBD_SetAddress+0x38>
      pdev->dev_address = dev_addr;
 8007aa4:	f880 529e 	strb.w	r5, [r0, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007aa8:	4629      	mov	r1, r5
 8007aaa:	f7ff fd38 	bl	800751e <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8007aae:	4620      	mov	r0, r4
 8007ab0:	f000 fa91 	bl	8007fd6 <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 8007ab4:	b135      	cbz	r5, 8007ac4 <USBD_SetAddress+0x3e>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007ab6:	2302      	movs	r3, #2
 8007ab8:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8007abc:	e009      	b.n	8007ad2 <USBD_SetAddress+0x4c>
      USBD_CtlError(pdev, req);
 8007abe:	f7ff ff02 	bl	80078c6 <USBD_CtlError>
 8007ac2:	e006      	b.n	8007ad2 <USBD_SetAddress+0x4c>
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007ac4:	2301      	movs	r3, #1
 8007ac6:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8007aca:	e002      	b.n	8007ad2 <USBD_SetAddress+0x4c>
    USBD_CtlError(pdev, req);
 8007acc:	4620      	mov	r0, r4
 8007ace:	f7ff fefa 	bl	80078c6 <USBD_CtlError>
}
 8007ad2:	bd38      	pop	{r3, r4, r5, pc}

08007ad4 <USBD_SetConfig>:
{
 8007ad4:	b570      	push	{r4, r5, r6, lr}
 8007ad6:	4604      	mov	r4, r0
 8007ad8:	460e      	mov	r6, r1
  cfgidx = (uint8_t)(req->wValue);
 8007ada:	788d      	ldrb	r5, [r1, #2]
 8007adc:	4b2f      	ldr	r3, [pc, #188]	@ (8007b9c <USBD_SetConfig+0xc8>)
 8007ade:	701d      	strb	r5, [r3, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8007ae0:	2d01      	cmp	r5, #1
 8007ae2:	d810      	bhi.n	8007b06 <USBD_SetConfig+0x32>
  switch (pdev->dev_state)
 8007ae4:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8007ae8:	b2da      	uxtb	r2, r3
 8007aea:	2b02      	cmp	r3, #2
 8007aec:	d00f      	beq.n	8007b0e <USBD_SetConfig+0x3a>
 8007aee:	2a03      	cmp	r2, #3
 8007af0:	d026      	beq.n	8007b40 <USBD_SetConfig+0x6c>
      USBD_CtlError(pdev, req);
 8007af2:	f7ff fee8 	bl	80078c6 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007af6:	4b29      	ldr	r3, [pc, #164]	@ (8007b9c <USBD_SetConfig+0xc8>)
 8007af8:	7819      	ldrb	r1, [r3, #0]
 8007afa:	4620      	mov	r0, r4
 8007afc:	f7ff fd30 	bl	8007560 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8007b00:	2503      	movs	r5, #3
}
 8007b02:	4628      	mov	r0, r5
 8007b04:	bd70      	pop	{r4, r5, r6, pc}
    USBD_CtlError(pdev, req);
 8007b06:	f7ff fede 	bl	80078c6 <USBD_CtlError>
    return USBD_FAIL;
 8007b0a:	2503      	movs	r5, #3
 8007b0c:	e7f9      	b.n	8007b02 <USBD_SetConfig+0x2e>
      if (cfgidx != 0U)
 8007b0e:	b1a5      	cbz	r5, 8007b3a <USBD_SetConfig+0x66>
        pdev->dev_config = cfgidx;
 8007b10:	6045      	str	r5, [r0, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007b12:	4629      	mov	r1, r5
 8007b14:	f7ff fd1b 	bl	800754e <USBD_SetClassConfig>
        if (ret != USBD_OK)
 8007b18:	4605      	mov	r5, r0
 8007b1a:	b138      	cbz	r0, 8007b2c <USBD_SetConfig+0x58>
          USBD_CtlError(pdev, req);
 8007b1c:	4631      	mov	r1, r6
 8007b1e:	4620      	mov	r0, r4
 8007b20:	f7ff fed1 	bl	80078c6 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8007b24:	2302      	movs	r3, #2
 8007b26:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8007b2a:	e7ea      	b.n	8007b02 <USBD_SetConfig+0x2e>
          (void)USBD_CtlSendStatus(pdev);
 8007b2c:	4620      	mov	r0, r4
 8007b2e:	f000 fa52 	bl	8007fd6 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8007b32:	2303      	movs	r3, #3
 8007b34:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8007b38:	e7e3      	b.n	8007b02 <USBD_SetConfig+0x2e>
        (void)USBD_CtlSendStatus(pdev);
 8007b3a:	f000 fa4c 	bl	8007fd6 <USBD_CtlSendStatus>
 8007b3e:	e7e0      	b.n	8007b02 <USBD_SetConfig+0x2e>
      if (cfgidx == 0U)
 8007b40:	b1cd      	cbz	r5, 8007b76 <USBD_SetConfig+0xa2>
      else if (cfgidx != pdev->dev_config)
 8007b42:	6841      	ldr	r1, [r0, #4]
 8007b44:	428d      	cmp	r5, r1
 8007b46:	d025      	beq.n	8007b94 <USBD_SetConfig+0xc0>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007b48:	b2c9      	uxtb	r1, r1
 8007b4a:	f7ff fd09 	bl	8007560 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8007b4e:	4b13      	ldr	r3, [pc, #76]	@ (8007b9c <USBD_SetConfig+0xc8>)
 8007b50:	7819      	ldrb	r1, [r3, #0]
 8007b52:	6061      	str	r1, [r4, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007b54:	4620      	mov	r0, r4
 8007b56:	f7ff fcfa 	bl	800754e <USBD_SetClassConfig>
        if (ret != USBD_OK)
 8007b5a:	4605      	mov	r5, r0
 8007b5c:	b1b0      	cbz	r0, 8007b8c <USBD_SetConfig+0xb8>
          USBD_CtlError(pdev, req);
 8007b5e:	4631      	mov	r1, r6
 8007b60:	4620      	mov	r0, r4
 8007b62:	f7ff feb0 	bl	80078c6 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007b66:	7921      	ldrb	r1, [r4, #4]
 8007b68:	4620      	mov	r0, r4
 8007b6a:	f7ff fcf9 	bl	8007560 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8007b6e:	2302      	movs	r3, #2
 8007b70:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8007b74:	e7c5      	b.n	8007b02 <USBD_SetConfig+0x2e>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007b76:	2302      	movs	r3, #2
 8007b78:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8007b7c:	6045      	str	r5, [r0, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007b7e:	4629      	mov	r1, r5
 8007b80:	f7ff fcee 	bl	8007560 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8007b84:	4620      	mov	r0, r4
 8007b86:	f000 fa26 	bl	8007fd6 <USBD_CtlSendStatus>
 8007b8a:	e7ba      	b.n	8007b02 <USBD_SetConfig+0x2e>
          (void)USBD_CtlSendStatus(pdev);
 8007b8c:	4620      	mov	r0, r4
 8007b8e:	f000 fa22 	bl	8007fd6 <USBD_CtlSendStatus>
 8007b92:	e7b6      	b.n	8007b02 <USBD_SetConfig+0x2e>
        (void)USBD_CtlSendStatus(pdev);
 8007b94:	f000 fa1f 	bl	8007fd6 <USBD_CtlSendStatus>
  USBD_StatusTypeDef ret = USBD_OK;
 8007b98:	2500      	movs	r5, #0
 8007b9a:	e7b2      	b.n	8007b02 <USBD_SetConfig+0x2e>
 8007b9c:	20000a34 	.word	0x20000a34

08007ba0 <USBD_GetConfig>:
{
 8007ba0:	b508      	push	{r3, lr}
  if (req->wLength != 1U)
 8007ba2:	88cb      	ldrh	r3, [r1, #6]
 8007ba4:	2b01      	cmp	r3, #1
 8007ba6:	d10b      	bne.n	8007bc0 <USBD_GetConfig+0x20>
    switch (pdev->dev_state)
 8007ba8:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8007bac:	b2da      	uxtb	r2, r3
 8007bae:	2b02      	cmp	r3, #2
 8007bb0:	d909      	bls.n	8007bc6 <USBD_GetConfig+0x26>
 8007bb2:	2a03      	cmp	r2, #3
 8007bb4:	d111      	bne.n	8007bda <USBD_GetConfig+0x3a>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8007bb6:	2201      	movs	r2, #1
 8007bb8:	1d01      	adds	r1, r0, #4
 8007bba:	f000 f9ef 	bl	8007f9c <USBD_CtlSendData>
        break;
 8007bbe:	e001      	b.n	8007bc4 <USBD_GetConfig+0x24>
    USBD_CtlError(pdev, req);
 8007bc0:	f7ff fe81 	bl	80078c6 <USBD_CtlError>
}
 8007bc4:	bd08      	pop	{r3, pc}
    switch (pdev->dev_state)
 8007bc6:	b252      	sxtb	r2, r2
 8007bc8:	b13a      	cbz	r2, 8007bda <USBD_GetConfig+0x3a>
        pdev->dev_default_config = 0U;
 8007bca:	4601      	mov	r1, r0
 8007bcc:	2300      	movs	r3, #0
 8007bce:	f841 3f08 	str.w	r3, [r1, #8]!
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8007bd2:	2201      	movs	r2, #1
 8007bd4:	f000 f9e2 	bl	8007f9c <USBD_CtlSendData>
        break;
 8007bd8:	e7f4      	b.n	8007bc4 <USBD_GetConfig+0x24>
        USBD_CtlError(pdev, req);
 8007bda:	f7ff fe74 	bl	80078c6 <USBD_CtlError>
}
 8007bde:	e7f1      	b.n	8007bc4 <USBD_GetConfig+0x24>

08007be0 <USBD_GetStatus>:
{
 8007be0:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 8007be2:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8007be6:	3b01      	subs	r3, #1
 8007be8:	2b02      	cmp	r3, #2
 8007bea:	d812      	bhi.n	8007c12 <USBD_GetStatus+0x32>
      if (req->wLength != 0x2U)
 8007bec:	88cb      	ldrh	r3, [r1, #6]
 8007bee:	2b02      	cmp	r3, #2
 8007bf0:	d10c      	bne.n	8007c0c <USBD_GetStatus+0x2c>
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8007bf2:	2301      	movs	r3, #1
 8007bf4:	60c3      	str	r3, [r0, #12]
      if (pdev->dev_remote_wakeup != 0U)
 8007bf6:	f8d0 32a4 	ldr.w	r3, [r0, #676]	@ 0x2a4
 8007bfa:	b10b      	cbz	r3, 8007c00 <USBD_GetStatus+0x20>
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8007bfc:	2303      	movs	r3, #3
 8007bfe:	60c3      	str	r3, [r0, #12]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8007c00:	2202      	movs	r2, #2
 8007c02:	f100 010c 	add.w	r1, r0, #12
 8007c06:	f000 f9c9 	bl	8007f9c <USBD_CtlSendData>
}
 8007c0a:	bd08      	pop	{r3, pc}
        USBD_CtlError(pdev, req);
 8007c0c:	f7ff fe5b 	bl	80078c6 <USBD_CtlError>
        break;
 8007c10:	e7fb      	b.n	8007c0a <USBD_GetStatus+0x2a>
      USBD_CtlError(pdev, req);
 8007c12:	f7ff fe58 	bl	80078c6 <USBD_CtlError>
}
 8007c16:	e7f8      	b.n	8007c0a <USBD_GetStatus+0x2a>

08007c18 <USBD_SetFeature>:
{
 8007c18:	b508      	push	{r3, lr}
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007c1a:	884b      	ldrh	r3, [r1, #2]
 8007c1c:	2b01      	cmp	r3, #1
 8007c1e:	d004      	beq.n	8007c2a <USBD_SetFeature+0x12>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8007c20:	2b02      	cmp	r3, #2
 8007c22:	d007      	beq.n	8007c34 <USBD_SetFeature+0x1c>
    USBD_CtlError(pdev, req);
 8007c24:	f7ff fe4f 	bl	80078c6 <USBD_CtlError>
}
 8007c28:	bd08      	pop	{r3, pc}
    pdev->dev_remote_wakeup = 1U;
 8007c2a:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8007c2e:	f000 f9d2 	bl	8007fd6 <USBD_CtlSendStatus>
 8007c32:	e7f9      	b.n	8007c28 <USBD_SetFeature+0x10>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8007c34:	888b      	ldrh	r3, [r1, #4]
 8007c36:	0a1b      	lsrs	r3, r3, #8
 8007c38:	f880 32a0 	strb.w	r3, [r0, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8007c3c:	f000 f9cb 	bl	8007fd6 <USBD_CtlSendStatus>
 8007c40:	e7f2      	b.n	8007c28 <USBD_SetFeature+0x10>

08007c42 <USBD_ClrFeature>:
{
 8007c42:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 8007c44:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8007c48:	3b01      	subs	r3, #1
 8007c4a:	2b02      	cmp	r3, #2
 8007c4c:	d809      	bhi.n	8007c62 <USBD_ClrFeature+0x20>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007c4e:	884b      	ldrh	r3, [r1, #2]
 8007c50:	2b01      	cmp	r3, #1
 8007c52:	d000      	beq.n	8007c56 <USBD_ClrFeature+0x14>
}
 8007c54:	bd08      	pop	{r3, pc}
        pdev->dev_remote_wakeup = 0U;
 8007c56:	2300      	movs	r3, #0
 8007c58:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8007c5c:	f000 f9bb 	bl	8007fd6 <USBD_CtlSendStatus>
 8007c60:	e7f8      	b.n	8007c54 <USBD_ClrFeature+0x12>
      USBD_CtlError(pdev, req);
 8007c62:	f7ff fe30 	bl	80078c6 <USBD_CtlError>
}
 8007c66:	e7f5      	b.n	8007c54 <USBD_ClrFeature+0x12>

08007c68 <USBD_StdDevReq>:
{
 8007c68:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007c6a:	780c      	ldrb	r4, [r1, #0]
 8007c6c:	f004 0460 	and.w	r4, r4, #96	@ 0x60
 8007c70:	2c20      	cmp	r4, #32
 8007c72:	d006      	beq.n	8007c82 <USBD_StdDevReq+0x1a>
 8007c74:	2c40      	cmp	r4, #64	@ 0x40
 8007c76:	d004      	beq.n	8007c82 <USBD_StdDevReq+0x1a>
 8007c78:	b16c      	cbz	r4, 8007c96 <USBD_StdDevReq+0x2e>
      USBD_CtlError(pdev, req);
 8007c7a:	f7ff fe24 	bl	80078c6 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8007c7e:	2400      	movs	r4, #0
      break;
 8007c80:	e007      	b.n	8007c92 <USBD_StdDevReq+0x2a>
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8007c82:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8007c86:	33ae      	adds	r3, #174	@ 0xae
 8007c88:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8007c8c:	689b      	ldr	r3, [r3, #8]
 8007c8e:	4798      	blx	r3
 8007c90:	4604      	mov	r4, r0
}
 8007c92:	4620      	mov	r0, r4
 8007c94:	bd38      	pop	{r3, r4, r5, pc}
      switch (req->bRequest)
 8007c96:	784d      	ldrb	r5, [r1, #1]
 8007c98:	2d09      	cmp	r5, #9
 8007c9a:	d81d      	bhi.n	8007cd8 <USBD_StdDevReq+0x70>
 8007c9c:	e8df f005 	tbb	[pc, r5]
 8007ca0:	161c1912 	.word	0x161c1912
 8007ca4:	1c05081c 	.word	0x1c05081c
 8007ca8:	0b0f      	.short	0x0b0f
          USBD_GetDescriptor(pdev, req);
 8007caa:	f7ff fe16 	bl	80078da <USBD_GetDescriptor>
          break;
 8007cae:	e7f0      	b.n	8007c92 <USBD_StdDevReq+0x2a>
          USBD_SetAddress(pdev, req);
 8007cb0:	f7ff fee9 	bl	8007a86 <USBD_SetAddress>
          break;
 8007cb4:	e7ed      	b.n	8007c92 <USBD_StdDevReq+0x2a>
          ret = USBD_SetConfig(pdev, req);
 8007cb6:	f7ff ff0d 	bl	8007ad4 <USBD_SetConfig>
 8007cba:	4604      	mov	r4, r0
          break;
 8007cbc:	e7e9      	b.n	8007c92 <USBD_StdDevReq+0x2a>
          USBD_GetConfig(pdev, req);
 8007cbe:	f7ff ff6f 	bl	8007ba0 <USBD_GetConfig>
          break;
 8007cc2:	e7e6      	b.n	8007c92 <USBD_StdDevReq+0x2a>
          USBD_GetStatus(pdev, req);
 8007cc4:	f7ff ff8c 	bl	8007be0 <USBD_GetStatus>
  USBD_StatusTypeDef ret = USBD_OK;
 8007cc8:	462c      	mov	r4, r5
          break;
 8007cca:	e7e2      	b.n	8007c92 <USBD_StdDevReq+0x2a>
          USBD_SetFeature(pdev, req);
 8007ccc:	f7ff ffa4 	bl	8007c18 <USBD_SetFeature>
          break;
 8007cd0:	e7df      	b.n	8007c92 <USBD_StdDevReq+0x2a>
          USBD_ClrFeature(pdev, req);
 8007cd2:	f7ff ffb6 	bl	8007c42 <USBD_ClrFeature>
          break;
 8007cd6:	e7dc      	b.n	8007c92 <USBD_StdDevReq+0x2a>
          USBD_CtlError(pdev, req);
 8007cd8:	f7ff fdf5 	bl	80078c6 <USBD_CtlError>
          break;
 8007cdc:	e7d9      	b.n	8007c92 <USBD_StdDevReq+0x2a>

08007cde <USBD_StdItfReq>:
{
 8007cde:	b570      	push	{r4, r5, r6, lr}
 8007ce0:	4605      	mov	r5, r0
 8007ce2:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007ce4:	780b      	ldrb	r3, [r1, #0]
 8007ce6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007cea:	2b20      	cmp	r3, #32
 8007cec:	d007      	beq.n	8007cfe <USBD_StdItfReq+0x20>
 8007cee:	2b40      	cmp	r3, #64	@ 0x40
 8007cf0:	d005      	beq.n	8007cfe <USBD_StdItfReq+0x20>
 8007cf2:	b123      	cbz	r3, 8007cfe <USBD_StdItfReq+0x20>
      USBD_CtlError(pdev, req);
 8007cf4:	f7ff fde7 	bl	80078c6 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8007cf8:	2600      	movs	r6, #0
}
 8007cfa:	4630      	mov	r0, r6
 8007cfc:	bd70      	pop	{r4, r5, r6, pc}
      switch (pdev->dev_state)
 8007cfe:	f895 329c 	ldrb.w	r3, [r5, #668]	@ 0x29c
 8007d02:	3b01      	subs	r3, #1
 8007d04:	2b02      	cmp	r3, #2
 8007d06:	d826      	bhi.n	8007d56 <USBD_StdItfReq+0x78>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007d08:	7921      	ldrb	r1, [r4, #4]
 8007d0a:	2901      	cmp	r1, #1
 8007d0c:	d905      	bls.n	8007d1a <USBD_StdItfReq+0x3c>
            USBD_CtlError(pdev, req);
 8007d0e:	4621      	mov	r1, r4
 8007d10:	4628      	mov	r0, r5
 8007d12:	f7ff fdd8 	bl	80078c6 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8007d16:	2600      	movs	r6, #0
 8007d18:	e7ef      	b.n	8007cfa <USBD_StdItfReq+0x1c>
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8007d1a:	4628      	mov	r0, r5
 8007d1c:	f7ff fcf2 	bl	8007704 <USBD_CoreFindIF>
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007d20:	b968      	cbnz	r0, 8007d3e <USBD_StdItfReq+0x60>
              if (pdev->pClass[idx]->Setup != NULL)
 8007d22:	f100 02ae 	add.w	r2, r0, #174	@ 0xae
 8007d26:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 8007d2a:	6891      	ldr	r1, [r2, #8]
 8007d2c:	b189      	cbz	r1, 8007d52 <USBD_StdItfReq+0x74>
                pdev->classId = idx;
 8007d2e:	f8c5 02d4 	str.w	r0, [r5, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007d32:	6893      	ldr	r3, [r2, #8]
 8007d34:	4621      	mov	r1, r4
 8007d36:	4628      	mov	r0, r5
 8007d38:	4798      	blx	r3
 8007d3a:	4606      	mov	r6, r0
 8007d3c:	e000      	b.n	8007d40 <USBD_StdItfReq+0x62>
              ret = USBD_FAIL;
 8007d3e:	2603      	movs	r6, #3
            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007d40:	88e3      	ldrh	r3, [r4, #6]
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d1d9      	bne.n	8007cfa <USBD_StdItfReq+0x1c>
 8007d46:	2e00      	cmp	r6, #0
 8007d48:	d1d7      	bne.n	8007cfa <USBD_StdItfReq+0x1c>
              (void)USBD_CtlSendStatus(pdev);
 8007d4a:	4628      	mov	r0, r5
 8007d4c:	f000 f943 	bl	8007fd6 <USBD_CtlSendStatus>
 8007d50:	e7d3      	b.n	8007cfa <USBD_StdItfReq+0x1c>
                ret = USBD_FAIL;
 8007d52:	2603      	movs	r6, #3
 8007d54:	e7f4      	b.n	8007d40 <USBD_StdItfReq+0x62>
          USBD_CtlError(pdev, req);
 8007d56:	4621      	mov	r1, r4
 8007d58:	4628      	mov	r0, r5
 8007d5a:	f7ff fdb4 	bl	80078c6 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8007d5e:	2600      	movs	r6, #0
          break;
 8007d60:	e7cb      	b.n	8007cfa <USBD_StdItfReq+0x1c>

08007d62 <USBD_StdEPReq>:
{
 8007d62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d66:	4606      	mov	r6, r0
 8007d68:	460d      	mov	r5, r1
  ep_addr = LOBYTE(req->wIndex);
 8007d6a:	888b      	ldrh	r3, [r1, #4]
 8007d6c:	b2df      	uxtb	r7, r3
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007d6e:	780c      	ldrb	r4, [r1, #0]
 8007d70:	f004 0460 	and.w	r4, r4, #96	@ 0x60
 8007d74:	2c20      	cmp	r4, #32
 8007d76:	d008      	beq.n	8007d8a <USBD_StdEPReq+0x28>
 8007d78:	2c40      	cmp	r4, #64	@ 0x40
 8007d7a:	d006      	beq.n	8007d8a <USBD_StdEPReq+0x28>
 8007d7c:	b1dc      	cbz	r4, 8007db6 <USBD_StdEPReq+0x54>
      USBD_CtlError(pdev, req);
 8007d7e:	f7ff fda2 	bl	80078c6 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8007d82:	2400      	movs	r4, #0
}
 8007d84:	4620      	mov	r0, r4
 8007d86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8007d8a:	4639      	mov	r1, r7
 8007d8c:	4630      	mov	r0, r6
 8007d8e:	f7ff fcbb 	bl	8007708 <USBD_CoreFindEP>
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007d92:	4604      	mov	r4, r0
 8007d94:	2800      	cmp	r0, #0
 8007d96:	f040 80fd 	bne.w	8007f94 <USBD_StdEPReq+0x232>
        pdev->classId = idx;
 8007d9a:	f8c6 02d4 	str.w	r0, [r6, #724]	@ 0x2d4
        if (pdev->pClass[idx]->Setup != NULL)
 8007d9e:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 8007da2:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 8007da6:	689b      	ldr	r3, [r3, #8]
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d0eb      	beq.n	8007d84 <USBD_StdEPReq+0x22>
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8007dac:	4629      	mov	r1, r5
 8007dae:	4630      	mov	r0, r6
 8007db0:	4798      	blx	r3
 8007db2:	4604      	mov	r4, r0
 8007db4:	e7e6      	b.n	8007d84 <USBD_StdEPReq+0x22>
      switch (req->bRequest)
 8007db6:	f891 8001 	ldrb.w	r8, [r1, #1]
 8007dba:	f1b8 0f01 	cmp.w	r8, #1
 8007dbe:	d031      	beq.n	8007e24 <USBD_StdEPReq+0xc2>
 8007dc0:	f1b8 0f03 	cmp.w	r8, #3
 8007dc4:	d005      	beq.n	8007dd2 <USBD_StdEPReq+0x70>
 8007dc6:	f1b8 0f00 	cmp.w	r8, #0
 8007dca:	d066      	beq.n	8007e9a <USBD_StdEPReq+0x138>
          USBD_CtlError(pdev, req);
 8007dcc:	f7ff fd7b 	bl	80078c6 <USBD_CtlError>
          break;
 8007dd0:	e7d8      	b.n	8007d84 <USBD_StdEPReq+0x22>
          switch (pdev->dev_state)
 8007dd2:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8007dd6:	b2da      	uxtb	r2, r3
 8007dd8:	2b02      	cmp	r3, #2
 8007dda:	d004      	beq.n	8007de6 <USBD_StdEPReq+0x84>
 8007ddc:	2a03      	cmp	r2, #3
 8007dde:	d011      	beq.n	8007e04 <USBD_StdEPReq+0xa2>
              USBD_CtlError(pdev, req);
 8007de0:	f7ff fd71 	bl	80078c6 <USBD_CtlError>
              break;
 8007de4:	e7ce      	b.n	8007d84 <USBD_StdEPReq+0x22>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007de6:	2f00      	cmp	r7, #0
 8007de8:	bf18      	it	ne
 8007dea:	2f80      	cmpne	r7, #128	@ 0x80
 8007dec:	d007      	beq.n	8007dfe <USBD_StdEPReq+0x9c>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007dee:	4639      	mov	r1, r7
 8007df0:	f7ff fb85 	bl	80074fe <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007df4:	2180      	movs	r1, #128	@ 0x80
 8007df6:	4630      	mov	r0, r6
 8007df8:	f7ff fb81 	bl	80074fe <USBD_LL_StallEP>
 8007dfc:	e7c2      	b.n	8007d84 <USBD_StdEPReq+0x22>
                USBD_CtlError(pdev, req);
 8007dfe:	f7ff fd62 	bl	80078c6 <USBD_CtlError>
 8007e02:	e7bf      	b.n	8007d84 <USBD_StdEPReq+0x22>
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007e04:	884b      	ldrh	r3, [r1, #2]
 8007e06:	b92b      	cbnz	r3, 8007e14 <USBD_StdEPReq+0xb2>
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007e08:	2f00      	cmp	r7, #0
 8007e0a:	bf18      	it	ne
 8007e0c:	2f80      	cmpne	r7, #128	@ 0x80
 8007e0e:	d001      	beq.n	8007e14 <USBD_StdEPReq+0xb2>
 8007e10:	88cb      	ldrh	r3, [r1, #6]
 8007e12:	b11b      	cbz	r3, 8007e1c <USBD_StdEPReq+0xba>
              (void)USBD_CtlSendStatus(pdev);
 8007e14:	4630      	mov	r0, r6
 8007e16:	f000 f8de 	bl	8007fd6 <USBD_CtlSendStatus>
              break;
 8007e1a:	e7b3      	b.n	8007d84 <USBD_StdEPReq+0x22>
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8007e1c:	4639      	mov	r1, r7
 8007e1e:	f7ff fb6e 	bl	80074fe <USBD_LL_StallEP>
 8007e22:	e7f7      	b.n	8007e14 <USBD_StdEPReq+0xb2>
          switch (pdev->dev_state)
 8007e24:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8007e28:	b2da      	uxtb	r2, r3
 8007e2a:	2b02      	cmp	r3, #2
 8007e2c:	d004      	beq.n	8007e38 <USBD_StdEPReq+0xd6>
 8007e2e:	2a03      	cmp	r2, #3
 8007e30:	d011      	beq.n	8007e56 <USBD_StdEPReq+0xf4>
              USBD_CtlError(pdev, req);
 8007e32:	f7ff fd48 	bl	80078c6 <USBD_CtlError>
              break;
 8007e36:	e7a5      	b.n	8007d84 <USBD_StdEPReq+0x22>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007e38:	2f00      	cmp	r7, #0
 8007e3a:	bf18      	it	ne
 8007e3c:	2f80      	cmpne	r7, #128	@ 0x80
 8007e3e:	d007      	beq.n	8007e50 <USBD_StdEPReq+0xee>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007e40:	4639      	mov	r1, r7
 8007e42:	f7ff fb5c 	bl	80074fe <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007e46:	2180      	movs	r1, #128	@ 0x80
 8007e48:	4630      	mov	r0, r6
 8007e4a:	f7ff fb58 	bl	80074fe <USBD_LL_StallEP>
 8007e4e:	e799      	b.n	8007d84 <USBD_StdEPReq+0x22>
                USBD_CtlError(pdev, req);
 8007e50:	f7ff fd39 	bl	80078c6 <USBD_CtlError>
 8007e54:	e796      	b.n	8007d84 <USBD_StdEPReq+0x22>
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007e56:	884b      	ldrh	r3, [r1, #2]
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d193      	bne.n	8007d84 <USBD_StdEPReq+0x22>
                if ((ep_addr & 0x7FU) != 0x00U)
 8007e5c:	f017 0f7f 	tst.w	r7, #127	@ 0x7f
 8007e60:	d117      	bne.n	8007e92 <USBD_StdEPReq+0x130>
                (void)USBD_CtlSendStatus(pdev);
 8007e62:	4630      	mov	r0, r6
 8007e64:	f000 f8b7 	bl	8007fd6 <USBD_CtlSendStatus>
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8007e68:	4639      	mov	r1, r7
 8007e6a:	4630      	mov	r0, r6
 8007e6c:	f7ff fc4c 	bl	8007708 <USBD_CoreFindEP>
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007e70:	2800      	cmp	r0, #0
 8007e72:	d187      	bne.n	8007d84 <USBD_StdEPReq+0x22>
                  pdev->classId = idx;
 8007e74:	f8c6 02d4 	str.w	r0, [r6, #724]	@ 0x2d4
                  if (pdev->pClass[idx]->Setup != NULL)
 8007e78:	f100 02ae 	add.w	r2, r0, #174	@ 0xae
 8007e7c:	f856 2022 	ldr.w	r2, [r6, r2, lsl #2]
 8007e80:	6892      	ldr	r2, [r2, #8]
 8007e82:	2a00      	cmp	r2, #0
 8007e84:	f000 8088 	beq.w	8007f98 <USBD_StdEPReq+0x236>
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007e88:	4629      	mov	r1, r5
 8007e8a:	4630      	mov	r0, r6
 8007e8c:	4790      	blx	r2
 8007e8e:	4604      	mov	r4, r0
 8007e90:	e778      	b.n	8007d84 <USBD_StdEPReq+0x22>
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8007e92:	4639      	mov	r1, r7
 8007e94:	f7ff fb3b 	bl	800750e <USBD_LL_ClearStallEP>
 8007e98:	e7e3      	b.n	8007e62 <USBD_StdEPReq+0x100>
          switch (pdev->dev_state)
 8007e9a:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 8007e9e:	b2d1      	uxtb	r1, r2
 8007ea0:	2a02      	cmp	r2, #2
 8007ea2:	d006      	beq.n	8007eb2 <USBD_StdEPReq+0x150>
 8007ea4:	2903      	cmp	r1, #3
 8007ea6:	d02a      	beq.n	8007efe <USBD_StdEPReq+0x19c>
              USBD_CtlError(pdev, req);
 8007ea8:	4629      	mov	r1, r5
 8007eaa:	f7ff fd0c 	bl	80078c6 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8007eae:	4644      	mov	r4, r8
              break;
 8007eb0:	e768      	b.n	8007d84 <USBD_StdEPReq+0x22>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007eb2:	2f00      	cmp	r7, #0
 8007eb4:	bf18      	it	ne
 8007eb6:	2f80      	cmpne	r7, #128	@ 0x80
 8007eb8:	d113      	bne.n	8007ee2 <USBD_StdEPReq+0x180>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007eba:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007ebe:	d115      	bne.n	8007eec <USBD_StdEPReq+0x18a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007ec0:	f007 077f 	and.w	r7, r7, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007ec4:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 8007ec8:	00b9      	lsls	r1, r7, #2
 8007eca:	f501 71a8 	add.w	r1, r1, #336	@ 0x150
 8007ece:	4401      	add	r1, r0
 8007ed0:	3104      	adds	r1, #4
              pep->status = 0x0000U;
 8007ed2:	2300      	movs	r3, #0
 8007ed4:	600b      	str	r3, [r1, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007ed6:	2202      	movs	r2, #2
 8007ed8:	4630      	mov	r0, r6
 8007eda:	f000 f85f 	bl	8007f9c <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 8007ede:	4644      	mov	r4, r8
              break;
 8007ee0:	e750      	b.n	8007d84 <USBD_StdEPReq+0x22>
                USBD_CtlError(pdev, req);
 8007ee2:	4629      	mov	r1, r5
 8007ee4:	f7ff fcef 	bl	80078c6 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8007ee8:	4644      	mov	r4, r8
                break;
 8007eea:	e74b      	b.n	8007d84 <USBD_StdEPReq+0x22>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007eec:	f007 077f 	and.w	r7, r7, #127	@ 0x7f
 8007ef0:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 8007ef4:	00b9      	lsls	r1, r7, #2
 8007ef6:	3110      	adds	r1, #16
 8007ef8:	4401      	add	r1, r0
 8007efa:	3104      	adds	r1, #4
 8007efc:	e7e9      	b.n	8007ed2 <USBD_StdEPReq+0x170>
              if ((ep_addr & 0x80U) == 0x80U)
 8007efe:	b25b      	sxtb	r3, r3
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	db20      	blt.n	8007f46 <USBD_StdEPReq+0x1e4>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007f04:	f007 020f 	and.w	r2, r7, #15
 8007f08:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8007f0c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8007f10:	f8b2 2164 	ldrh.w	r2, [r2, #356]	@ 0x164
 8007f14:	b32a      	cbz	r2, 8007f62 <USBD_StdEPReq+0x200>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	db28      	blt.n	8007f6c <USBD_StdEPReq+0x20a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007f1a:	f007 037f 	and.w	r3, r7, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007f1e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8007f22:	009c      	lsls	r4, r3, #2
 8007f24:	f504 74a8 	add.w	r4, r4, #336	@ 0x150
 8007f28:	4434      	add	r4, r6
 8007f2a:	3404      	adds	r4, #4
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007f2c:	2f80      	cmp	r7, #128	@ 0x80
 8007f2e:	bf18      	it	ne
 8007f30:	2f00      	cmpne	r7, #0
 8007f32:	d124      	bne.n	8007f7e <USBD_StdEPReq+0x21c>
                pep->status = 0x0000U;
 8007f34:	2300      	movs	r3, #0
 8007f36:	6023      	str	r3, [r4, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007f38:	2202      	movs	r2, #2
 8007f3a:	4621      	mov	r1, r4
 8007f3c:	4630      	mov	r0, r6
 8007f3e:	f000 f82d 	bl	8007f9c <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 8007f42:	4644      	mov	r4, r8
              break;
 8007f44:	e71e      	b.n	8007d84 <USBD_StdEPReq+0x22>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8007f46:	f007 020f 	and.w	r2, r7, #15
 8007f4a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8007f4e:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8007f52:	8c92      	ldrh	r2, [r2, #36]	@ 0x24
 8007f54:	2a00      	cmp	r2, #0
 8007f56:	d1de      	bne.n	8007f16 <USBD_StdEPReq+0x1b4>
                  USBD_CtlError(pdev, req);
 8007f58:	4629      	mov	r1, r5
 8007f5a:	f7ff fcb4 	bl	80078c6 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8007f5e:	4644      	mov	r4, r8
                  break;
 8007f60:	e710      	b.n	8007d84 <USBD_StdEPReq+0x22>
                  USBD_CtlError(pdev, req);
 8007f62:	4629      	mov	r1, r5
 8007f64:	f7ff fcaf 	bl	80078c6 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8007f68:	4644      	mov	r4, r8
                  break;
 8007f6a:	e70b      	b.n	8007d84 <USBD_StdEPReq+0x22>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007f6c:	f007 037f 	and.w	r3, r7, #127	@ 0x7f
 8007f70:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8007f74:	009c      	lsls	r4, r3, #2
 8007f76:	3410      	adds	r4, #16
 8007f78:	4434      	add	r4, r6
 8007f7a:	3404      	adds	r4, #4
 8007f7c:	e7d6      	b.n	8007f2c <USBD_StdEPReq+0x1ca>
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8007f7e:	4639      	mov	r1, r7
 8007f80:	4630      	mov	r0, r6
 8007f82:	f7ff fa91 	bl	80074a8 <USBD_LL_IsStallEP>
 8007f86:	b110      	cbz	r0, 8007f8e <USBD_StdEPReq+0x22c>
                pep->status = 0x0001U;
 8007f88:	2301      	movs	r3, #1
 8007f8a:	6023      	str	r3, [r4, #0]
 8007f8c:	e7d4      	b.n	8007f38 <USBD_StdEPReq+0x1d6>
                pep->status = 0x0000U;
 8007f8e:	2300      	movs	r3, #0
 8007f90:	6023      	str	r3, [r4, #0]
 8007f92:	e7d1      	b.n	8007f38 <USBD_StdEPReq+0x1d6>
  USBD_StatusTypeDef ret = USBD_OK;
 8007f94:	2400      	movs	r4, #0
 8007f96:	e6f5      	b.n	8007d84 <USBD_StdEPReq+0x22>
 8007f98:	4604      	mov	r4, r0
 8007f9a:	e6f3      	b.n	8007d84 <USBD_StdEPReq+0x22>

08007f9c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8007f9c:	b508      	push	{r3, lr}
 8007f9e:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8007fa0:	2202      	movs	r2, #2
 8007fa2:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8007fa6:	6183      	str	r3, [r0, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8007fa8:	61c3      	str	r3, [r0, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007faa:	460a      	mov	r2, r1
 8007fac:	2100      	movs	r1, #0
 8007fae:	f7ff fabe 	bl	800752e <USBD_LL_Transmit>

  return USBD_OK;
}
 8007fb2:	2000      	movs	r0, #0
 8007fb4:	bd08      	pop	{r3, pc}

08007fb6 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8007fb6:	b508      	push	{r3, lr}
 8007fb8:	4613      	mov	r3, r2
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007fba:	460a      	mov	r2, r1
 8007fbc:	2100      	movs	r1, #0
 8007fbe:	f7ff fab6 	bl	800752e <USBD_LL_Transmit>

  return USBD_OK;
}
 8007fc2:	2000      	movs	r0, #0
 8007fc4:	bd08      	pop	{r3, pc}

08007fc6 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8007fc6:	b508      	push	{r3, lr}
 8007fc8:	4613      	mov	r3, r2
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007fca:	460a      	mov	r2, r1
 8007fcc:	2100      	movs	r1, #0
 8007fce:	f7ff fab6 	bl	800753e <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8007fd2:	2000      	movs	r0, #0
 8007fd4:	bd08      	pop	{r3, pc}

08007fd6 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8007fd6:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8007fd8:	2204      	movs	r2, #4
 8007fda:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8007fde:	2300      	movs	r3, #0
 8007fe0:	461a      	mov	r2, r3
 8007fe2:	4619      	mov	r1, r3
 8007fe4:	f7ff faa3 	bl	800752e <USBD_LL_Transmit>

  return USBD_OK;
}
 8007fe8:	2000      	movs	r0, #0
 8007fea:	bd08      	pop	{r3, pc}

08007fec <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8007fec:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8007fee:	2205      	movs	r2, #5
 8007ff0:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007ff4:	2300      	movs	r3, #0
 8007ff6:	461a      	mov	r2, r3
 8007ff8:	4619      	mov	r1, r3
 8007ffa:	f7ff faa0 	bl	800753e <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8007ffe:	2000      	movs	r0, #0
 8008000:	bd08      	pop	{r3, pc}
	...

08008004 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8008004:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8008040 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8008008:	f7ff f9d0 	bl	80073ac <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 800800c:	f7ff f956 	bl	80072bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8008010:	480c      	ldr	r0, [pc, #48]	@ (8008044 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8008012:	490d      	ldr	r1, [pc, #52]	@ (8008048 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8008014:	4a0d      	ldr	r2, [pc, #52]	@ (800804c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8008016:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8008018:	e002      	b.n	8008020 <LoopCopyDataInit>

0800801a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800801a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800801c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800801e:	3304      	adds	r3, #4

08008020 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008020:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8008022:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008024:	d3f9      	bcc.n	800801a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8008026:	4a0a      	ldr	r2, [pc, #40]	@ (8008050 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8008028:	4c0a      	ldr	r4, [pc, #40]	@ (8008054 <LoopFillZerobss+0x22>)
  movs r3, #0
 800802a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800802c:	e001      	b.n	8008032 <LoopFillZerobss>

0800802e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800802e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008030:	3204      	adds	r2, #4

08008032 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8008032:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008034:	d3fb      	bcc.n	800802e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8008036:	f000 f819 	bl	800806c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800803a:	f7f8 fc83 	bl	8000944 <main>
  bx  lr
 800803e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8008040:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8008044:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008048:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 800804c:	0800848c 	.word	0x0800848c
  ldr r2, =_sbss
 8008050:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8008054:	20000a38 	.word	0x20000a38

08008058 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8008058:	e7fe      	b.n	8008058 <ADC3_IRQHandler>

0800805a <memset>:
 800805a:	4402      	add	r2, r0
 800805c:	4603      	mov	r3, r0
 800805e:	4293      	cmp	r3, r2
 8008060:	d100      	bne.n	8008064 <memset+0xa>
 8008062:	4770      	bx	lr
 8008064:	f803 1b01 	strb.w	r1, [r3], #1
 8008068:	e7f9      	b.n	800805e <memset+0x4>
	...

0800806c <__libc_init_array>:
 800806c:	b570      	push	{r4, r5, r6, lr}
 800806e:	4b0d      	ldr	r3, [pc, #52]	@ (80080a4 <__libc_init_array+0x38>)
 8008070:	4d0d      	ldr	r5, [pc, #52]	@ (80080a8 <__libc_init_array+0x3c>)
 8008072:	1b5b      	subs	r3, r3, r5
 8008074:	109c      	asrs	r4, r3, #2
 8008076:	2600      	movs	r6, #0
 8008078:	42a6      	cmp	r6, r4
 800807a:	d109      	bne.n	8008090 <__libc_init_array+0x24>
 800807c:	f000 f9a4 	bl	80083c8 <_init>
 8008080:	4d0a      	ldr	r5, [pc, #40]	@ (80080ac <__libc_init_array+0x40>)
 8008082:	4b0b      	ldr	r3, [pc, #44]	@ (80080b0 <__libc_init_array+0x44>)
 8008084:	1b5b      	subs	r3, r3, r5
 8008086:	109c      	asrs	r4, r3, #2
 8008088:	2600      	movs	r6, #0
 800808a:	42a6      	cmp	r6, r4
 800808c:	d105      	bne.n	800809a <__libc_init_array+0x2e>
 800808e:	bd70      	pop	{r4, r5, r6, pc}
 8008090:	f855 3b04 	ldr.w	r3, [r5], #4
 8008094:	4798      	blx	r3
 8008096:	3601      	adds	r6, #1
 8008098:	e7ee      	b.n	8008078 <__libc_init_array+0xc>
 800809a:	f855 3b04 	ldr.w	r3, [r5], #4
 800809e:	4798      	blx	r3
 80080a0:	3601      	adds	r6, #1
 80080a2:	e7f2      	b.n	800808a <__libc_init_array+0x1e>
 80080a4:	08008484 	.word	0x08008484
 80080a8:	08008484 	.word	0x08008484
 80080ac:	08008484 	.word	0x08008484
 80080b0:	08008488 	.word	0x08008488

080080b4 <memcpy>:
 80080b4:	440a      	add	r2, r1
 80080b6:	4291      	cmp	r1, r2
 80080b8:	f100 33ff 	add.w	r3, r0, #4294967295
 80080bc:	d100      	bne.n	80080c0 <memcpy+0xc>
 80080be:	4770      	bx	lr
 80080c0:	b510      	push	{r4, lr}
 80080c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80080c6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80080ca:	4291      	cmp	r1, r2
 80080cc:	d1f9      	bne.n	80080c2 <memcpy+0xe>
 80080ce:	bd10      	pop	{r4, pc}

080080d0 <__udivmoddi4>:
 80080d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080d4:	9d08      	ldr	r5, [sp, #32]
 80080d6:	460f      	mov	r7, r1
 80080d8:	4604      	mov	r4, r0
 80080da:	468c      	mov	ip, r1
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d148      	bne.n	8008172 <__udivmoddi4+0xa2>
 80080e0:	428a      	cmp	r2, r1
 80080e2:	4616      	mov	r6, r2
 80080e4:	d961      	bls.n	80081aa <__udivmoddi4+0xda>
 80080e6:	fab2 f382 	clz	r3, r2
 80080ea:	b14b      	cbz	r3, 8008100 <__udivmoddi4+0x30>
 80080ec:	f1c3 0220 	rsb	r2, r3, #32
 80080f0:	fa01 fc03 	lsl.w	ip, r1, r3
 80080f4:	fa20 f202 	lsr.w	r2, r0, r2
 80080f8:	409e      	lsls	r6, r3
 80080fa:	ea42 0c0c 	orr.w	ip, r2, ip
 80080fe:	409c      	lsls	r4, r3
 8008100:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 8008104:	b2b7      	uxth	r7, r6
 8008106:	fbbc f1fe 	udiv	r1, ip, lr
 800810a:	0c22      	lsrs	r2, r4, #16
 800810c:	fb0e cc11 	mls	ip, lr, r1, ip
 8008110:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8008114:	fb01 f007 	mul.w	r0, r1, r7
 8008118:	4290      	cmp	r0, r2
 800811a:	d909      	bls.n	8008130 <__udivmoddi4+0x60>
 800811c:	18b2      	adds	r2, r6, r2
 800811e:	f101 3cff 	add.w	ip, r1, #4294967295
 8008122:	f080 80ee 	bcs.w	8008302 <__udivmoddi4+0x232>
 8008126:	4290      	cmp	r0, r2
 8008128:	f240 80eb 	bls.w	8008302 <__udivmoddi4+0x232>
 800812c:	3902      	subs	r1, #2
 800812e:	4432      	add	r2, r6
 8008130:	1a12      	subs	r2, r2, r0
 8008132:	b2a4      	uxth	r4, r4
 8008134:	fbb2 f0fe 	udiv	r0, r2, lr
 8008138:	fb0e 2210 	mls	r2, lr, r0, r2
 800813c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8008140:	fb00 f707 	mul.w	r7, r0, r7
 8008144:	42a7      	cmp	r7, r4
 8008146:	d909      	bls.n	800815c <__udivmoddi4+0x8c>
 8008148:	1934      	adds	r4, r6, r4
 800814a:	f100 32ff 	add.w	r2, r0, #4294967295
 800814e:	f080 80da 	bcs.w	8008306 <__udivmoddi4+0x236>
 8008152:	42a7      	cmp	r7, r4
 8008154:	f240 80d7 	bls.w	8008306 <__udivmoddi4+0x236>
 8008158:	4434      	add	r4, r6
 800815a:	3802      	subs	r0, #2
 800815c:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8008160:	1be4      	subs	r4, r4, r7
 8008162:	2100      	movs	r1, #0
 8008164:	b11d      	cbz	r5, 800816e <__udivmoddi4+0x9e>
 8008166:	40dc      	lsrs	r4, r3
 8008168:	2300      	movs	r3, #0
 800816a:	e9c5 4300 	strd	r4, r3, [r5]
 800816e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008172:	428b      	cmp	r3, r1
 8008174:	d906      	bls.n	8008184 <__udivmoddi4+0xb4>
 8008176:	b10d      	cbz	r5, 800817c <__udivmoddi4+0xac>
 8008178:	e9c5 0100 	strd	r0, r1, [r5]
 800817c:	2100      	movs	r1, #0
 800817e:	4608      	mov	r0, r1
 8008180:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008184:	fab3 f183 	clz	r1, r3
 8008188:	2900      	cmp	r1, #0
 800818a:	d148      	bne.n	800821e <__udivmoddi4+0x14e>
 800818c:	42bb      	cmp	r3, r7
 800818e:	d302      	bcc.n	8008196 <__udivmoddi4+0xc6>
 8008190:	4282      	cmp	r2, r0
 8008192:	f200 8107 	bhi.w	80083a4 <__udivmoddi4+0x2d4>
 8008196:	1a84      	subs	r4, r0, r2
 8008198:	eb67 0203 	sbc.w	r2, r7, r3
 800819c:	2001      	movs	r0, #1
 800819e:	4694      	mov	ip, r2
 80081a0:	2d00      	cmp	r5, #0
 80081a2:	d0e4      	beq.n	800816e <__udivmoddi4+0x9e>
 80081a4:	e9c5 4c00 	strd	r4, ip, [r5]
 80081a8:	e7e1      	b.n	800816e <__udivmoddi4+0x9e>
 80081aa:	2a00      	cmp	r2, #0
 80081ac:	f000 8092 	beq.w	80082d4 <__udivmoddi4+0x204>
 80081b0:	fab2 f382 	clz	r3, r2
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	f040 80a8 	bne.w	800830a <__udivmoddi4+0x23a>
 80081ba:	1a8a      	subs	r2, r1, r2
 80081bc:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 80081c0:	fa1f fc86 	uxth.w	ip, r6
 80081c4:	2101      	movs	r1, #1
 80081c6:	0c20      	lsrs	r0, r4, #16
 80081c8:	fbb2 f7fe 	udiv	r7, r2, lr
 80081cc:	fb0e 2217 	mls	r2, lr, r7, r2
 80081d0:	ea40 4202 	orr.w	r2, r0, r2, lsl #16
 80081d4:	fb0c f007 	mul.w	r0, ip, r7
 80081d8:	4290      	cmp	r0, r2
 80081da:	d907      	bls.n	80081ec <__udivmoddi4+0x11c>
 80081dc:	18b2      	adds	r2, r6, r2
 80081de:	f107 38ff 	add.w	r8, r7, #4294967295
 80081e2:	d202      	bcs.n	80081ea <__udivmoddi4+0x11a>
 80081e4:	4290      	cmp	r0, r2
 80081e6:	f200 80e2 	bhi.w	80083ae <__udivmoddi4+0x2de>
 80081ea:	4647      	mov	r7, r8
 80081ec:	1a12      	subs	r2, r2, r0
 80081ee:	b2a4      	uxth	r4, r4
 80081f0:	fbb2 f0fe 	udiv	r0, r2, lr
 80081f4:	fb0e 2210 	mls	r2, lr, r0, r2
 80081f8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80081fc:	fb0c fc00 	mul.w	ip, ip, r0
 8008200:	45a4      	cmp	ip, r4
 8008202:	d907      	bls.n	8008214 <__udivmoddi4+0x144>
 8008204:	1934      	adds	r4, r6, r4
 8008206:	f100 32ff 	add.w	r2, r0, #4294967295
 800820a:	d202      	bcs.n	8008212 <__udivmoddi4+0x142>
 800820c:	45a4      	cmp	ip, r4
 800820e:	f200 80cb 	bhi.w	80083a8 <__udivmoddi4+0x2d8>
 8008212:	4610      	mov	r0, r2
 8008214:	eba4 040c 	sub.w	r4, r4, ip
 8008218:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800821c:	e7a2      	b.n	8008164 <__udivmoddi4+0x94>
 800821e:	f1c1 0620 	rsb	r6, r1, #32
 8008222:	408b      	lsls	r3, r1
 8008224:	fa22 fc06 	lsr.w	ip, r2, r6
 8008228:	ea4c 0c03 	orr.w	ip, ip, r3
 800822c:	fa07 f401 	lsl.w	r4, r7, r1
 8008230:	fa20 f306 	lsr.w	r3, r0, r6
 8008234:	40f7      	lsrs	r7, r6
 8008236:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800823a:	4323      	orrs	r3, r4
 800823c:	fa00 f801 	lsl.w	r8, r0, r1
 8008240:	fa1f fe8c 	uxth.w	lr, ip
 8008244:	fbb7 f0f9 	udiv	r0, r7, r9
 8008248:	0c1c      	lsrs	r4, r3, #16
 800824a:	fb09 7710 	mls	r7, r9, r0, r7
 800824e:	ea44 4407 	orr.w	r4, r4, r7, lsl #16
 8008252:	fb00 f70e 	mul.w	r7, r0, lr
 8008256:	42a7      	cmp	r7, r4
 8008258:	fa02 f201 	lsl.w	r2, r2, r1
 800825c:	d90a      	bls.n	8008274 <__udivmoddi4+0x1a4>
 800825e:	eb1c 0404 	adds.w	r4, ip, r4
 8008262:	f100 3aff 	add.w	sl, r0, #4294967295
 8008266:	f080 809b 	bcs.w	80083a0 <__udivmoddi4+0x2d0>
 800826a:	42a7      	cmp	r7, r4
 800826c:	f240 8098 	bls.w	80083a0 <__udivmoddi4+0x2d0>
 8008270:	3802      	subs	r0, #2
 8008272:	4464      	add	r4, ip
 8008274:	1be4      	subs	r4, r4, r7
 8008276:	b29f      	uxth	r7, r3
 8008278:	fbb4 f3f9 	udiv	r3, r4, r9
 800827c:	fb09 4413 	mls	r4, r9, r3, r4
 8008280:	ea47 4404 	orr.w	r4, r7, r4, lsl #16
 8008284:	fb03 fe0e 	mul.w	lr, r3, lr
 8008288:	45a6      	cmp	lr, r4
 800828a:	d909      	bls.n	80082a0 <__udivmoddi4+0x1d0>
 800828c:	eb1c 0404 	adds.w	r4, ip, r4
 8008290:	f103 37ff 	add.w	r7, r3, #4294967295
 8008294:	f080 8082 	bcs.w	800839c <__udivmoddi4+0x2cc>
 8008298:	45a6      	cmp	lr, r4
 800829a:	d97f      	bls.n	800839c <__udivmoddi4+0x2cc>
 800829c:	3b02      	subs	r3, #2
 800829e:	4464      	add	r4, ip
 80082a0:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80082a4:	eba4 040e 	sub.w	r4, r4, lr
 80082a8:	fba0 e702 	umull	lr, r7, r0, r2
 80082ac:	42bc      	cmp	r4, r7
 80082ae:	4673      	mov	r3, lr
 80082b0:	46b9      	mov	r9, r7
 80082b2:	d363      	bcc.n	800837c <__udivmoddi4+0x2ac>
 80082b4:	d060      	beq.n	8008378 <__udivmoddi4+0x2a8>
 80082b6:	b15d      	cbz	r5, 80082d0 <__udivmoddi4+0x200>
 80082b8:	ebb8 0203 	subs.w	r2, r8, r3
 80082bc:	eb64 0409 	sbc.w	r4, r4, r9
 80082c0:	fa04 f606 	lsl.w	r6, r4, r6
 80082c4:	fa22 f301 	lsr.w	r3, r2, r1
 80082c8:	431e      	orrs	r6, r3
 80082ca:	40cc      	lsrs	r4, r1
 80082cc:	e9c5 6400 	strd	r6, r4, [r5]
 80082d0:	2100      	movs	r1, #0
 80082d2:	e74c      	b.n	800816e <__udivmoddi4+0x9e>
 80082d4:	0862      	lsrs	r2, r4, #1
 80082d6:	0848      	lsrs	r0, r1, #1
 80082d8:	ea42 71c1 	orr.w	r1, r2, r1, lsl #31
 80082dc:	0c0b      	lsrs	r3, r1, #16
 80082de:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80082e2:	b28a      	uxth	r2, r1
 80082e4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80082e8:	fbb3 f1f6 	udiv	r1, r3, r6
 80082ec:	07e4      	lsls	r4, r4, #31
 80082ee:	46b4      	mov	ip, r6
 80082f0:	4637      	mov	r7, r6
 80082f2:	46b6      	mov	lr, r6
 80082f4:	231f      	movs	r3, #31
 80082f6:	fbb0 f0f6 	udiv	r0, r0, r6
 80082fa:	1bd2      	subs	r2, r2, r7
 80082fc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008300:	e761      	b.n	80081c6 <__udivmoddi4+0xf6>
 8008302:	4661      	mov	r1, ip
 8008304:	e714      	b.n	8008130 <__udivmoddi4+0x60>
 8008306:	4610      	mov	r0, r2
 8008308:	e728      	b.n	800815c <__udivmoddi4+0x8c>
 800830a:	f1c3 0120 	rsb	r1, r3, #32
 800830e:	fa20 f201 	lsr.w	r2, r0, r1
 8008312:	409e      	lsls	r6, r3
 8008314:	fa27 f101 	lsr.w	r1, r7, r1
 8008318:	409f      	lsls	r7, r3
 800831a:	433a      	orrs	r2, r7
 800831c:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 8008320:	fa1f fc86 	uxth.w	ip, r6
 8008324:	fbb1 f7fe 	udiv	r7, r1, lr
 8008328:	fb0e 1017 	mls	r0, lr, r7, r1
 800832c:	0c11      	lsrs	r1, r2, #16
 800832e:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008332:	fb07 f80c 	mul.w	r8, r7, ip
 8008336:	4588      	cmp	r8, r1
 8008338:	fa04 f403 	lsl.w	r4, r4, r3
 800833c:	d93a      	bls.n	80083b4 <__udivmoddi4+0x2e4>
 800833e:	1871      	adds	r1, r6, r1
 8008340:	f107 30ff 	add.w	r0, r7, #4294967295
 8008344:	d201      	bcs.n	800834a <__udivmoddi4+0x27a>
 8008346:	4588      	cmp	r8, r1
 8008348:	d81f      	bhi.n	800838a <__udivmoddi4+0x2ba>
 800834a:	eba1 0108 	sub.w	r1, r1, r8
 800834e:	fbb1 f8fe 	udiv	r8, r1, lr
 8008352:	fb08 f70c 	mul.w	r7, r8, ip
 8008356:	fb0e 1118 	mls	r1, lr, r8, r1
 800835a:	b292      	uxth	r2, r2
 800835c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8008360:	42ba      	cmp	r2, r7
 8008362:	d22f      	bcs.n	80083c4 <__udivmoddi4+0x2f4>
 8008364:	18b2      	adds	r2, r6, r2
 8008366:	f108 31ff 	add.w	r1, r8, #4294967295
 800836a:	d2c6      	bcs.n	80082fa <__udivmoddi4+0x22a>
 800836c:	42ba      	cmp	r2, r7
 800836e:	d2c4      	bcs.n	80082fa <__udivmoddi4+0x22a>
 8008370:	f1a8 0102 	sub.w	r1, r8, #2
 8008374:	4432      	add	r2, r6
 8008376:	e7c0      	b.n	80082fa <__udivmoddi4+0x22a>
 8008378:	45f0      	cmp	r8, lr
 800837a:	d29c      	bcs.n	80082b6 <__udivmoddi4+0x1e6>
 800837c:	ebbe 0302 	subs.w	r3, lr, r2
 8008380:	eb67 070c 	sbc.w	r7, r7, ip
 8008384:	3801      	subs	r0, #1
 8008386:	46b9      	mov	r9, r7
 8008388:	e795      	b.n	80082b6 <__udivmoddi4+0x1e6>
 800838a:	eba6 0808 	sub.w	r8, r6, r8
 800838e:	4441      	add	r1, r8
 8008390:	1eb8      	subs	r0, r7, #2
 8008392:	fbb1 f8fe 	udiv	r8, r1, lr
 8008396:	fb08 f70c 	mul.w	r7, r8, ip
 800839a:	e7dc      	b.n	8008356 <__udivmoddi4+0x286>
 800839c:	463b      	mov	r3, r7
 800839e:	e77f      	b.n	80082a0 <__udivmoddi4+0x1d0>
 80083a0:	4650      	mov	r0, sl
 80083a2:	e767      	b.n	8008274 <__udivmoddi4+0x1a4>
 80083a4:	4608      	mov	r0, r1
 80083a6:	e6fb      	b.n	80081a0 <__udivmoddi4+0xd0>
 80083a8:	4434      	add	r4, r6
 80083aa:	3802      	subs	r0, #2
 80083ac:	e732      	b.n	8008214 <__udivmoddi4+0x144>
 80083ae:	3f02      	subs	r7, #2
 80083b0:	4432      	add	r2, r6
 80083b2:	e71b      	b.n	80081ec <__udivmoddi4+0x11c>
 80083b4:	eba1 0108 	sub.w	r1, r1, r8
 80083b8:	4638      	mov	r0, r7
 80083ba:	fbb1 f8fe 	udiv	r8, r1, lr
 80083be:	fb08 f70c 	mul.w	r7, r8, ip
 80083c2:	e7c8      	b.n	8008356 <__udivmoddi4+0x286>
 80083c4:	4641      	mov	r1, r8
 80083c6:	e798      	b.n	80082fa <__udivmoddi4+0x22a>

080083c8 <_init>:
 80083c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083ca:	bf00      	nop
 80083cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083ce:	bc08      	pop	{r3}
 80083d0:	469e      	mov	lr, r3
 80083d2:	4770      	bx	lr

080083d4 <_fini>:
 80083d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083d6:	bf00      	nop
 80083d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083da:	bc08      	pop	{r3}
 80083dc:	469e      	mov	lr, r3
 80083de:	4770      	bx	lr
