-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Wed Oct 13 13:33:05 2021
-- Host        : mconsonni-HP-ProBook-440-G7 running 64-bit Ubuntu 20.04.3 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_dlconstant_gpio_3_0_sim_netlist.vhdl
-- Design      : design_1_dlconstant_gpio_3_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tftg256-2
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 2
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect begin_commonblock
`protect control error_handling = "delegated"
`protect control runtime_visibility = "delegated"
`protect control child_visibility = "delegated"
`protect control decryption = (activity==simulation)? "false" : "true"
`protect end_commonblock
`protect begin_toolblock
`protect rights_digest_method="sha256"
`protect key_keyowner = "Xilinx", key_keyname= "xilinxt_2020_08", key_method = "rsa", key_block
Flpphezo9d1B7Ruh6QfEVZP+/zUdyk1tGJ9lVEMFmAgN6NvdWXbPrgBRIlKpIL3doJMqAK0T6gSM
jzOdNxysplWJwrqXgqUpOH3oygEwXSE8qVNAV1IW3ZiN3JVhtwgo8FfZ87gOi/gqx+42qhdKmdrT
8gflFi2GguS7HGy5WXHyLXgfndVGyG173f5ZlS1qhMjanY9sAdGIY9lfHuFfQF5hoxc3gJkqwm1u
JRz8CIr16hH3GcehFDtVwecRUhRfHGFMN7s76Lq60xxa2fJriuqHU7xZ69Yd8t90MCz2mpKcMUss
gx89PtZu7lIqARGaUuViapiTbpXvEHnuJivsCg==

`protect control xilinx_configuration_visible = "false"
`protect control xilinx_enable_modification = "false"
`protect control xilinx_enable_probing = "false"
`protect control xilinx_enable_netlist_export = "true"
`protect control xilinx_enable_bitstream = "true"
`protect control decryption = (xilinx_activity==simulation)? "false" : "true"
`protect end_toolblock="7SGoAXadKN90mEv89L0drAAgXP1TtagDblLhKKCCre4="
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1168)
`protect data_block
QIUghJAvqzhdBHyyLx2hLz8yoVCxHUEJ50nt5GvSu6cAOJDWVv0b3vowE5flqwC6lwZtd/ciaXAP
a/WHKYzV7Sz9aMYPwGOsqJRi9l1TNBmYvm3WDlLHyclARlFO2MptrL0OyvZwjCjxzVnPkE5EKnHE
cKjEwbQjTKECI/erd4GTIe5mtS6yaUMhZnoN5CDRlIcS6eqhGlHtm6BECBOmbuQ2CVCLxvCY9tT2
pe/FLls1SujBv6ZolifBmnEKfqfGW7vAmrxO71WRTfLxi8shIDuIKoaDr5MCFkdk7u0wv17Ez51J
zoxYAUsDIxuxixL9b+GOvlKUJUO5X2ww9DovlunBL4uhcnIACG+EazovASll6VIJnJkOOh1AQ8dB
O4mv5BrNDoRY7Ka1v1ExUy2SjuCuFCq4sLmvF+aQc06oo1mH99b7nYnA90gHnZVtm0aun2bpHiJg
+kJI1+iQw329T97xMuGr27G0+w07hQy7O+cLorCSSkg6ZSI2kIgjXK4w9XIAadcQWsze8Wa2aOyM
FLHioSdSdFwsmJ9ITwPRnmZ/Fwy4gdIXTq89M2QNakbk8tNF/hqJkdL9HH0gWyFLQQ+PwwiiO1uS
2hggp0ItAKSYeyNfUeuJNxXZLKkfhIhzIMfyjMFGkQHNwHOd2wLI6uL4MU0T9hpg8pcg6g5obryf
smAaJwLTLKBJM9l2CP5FsNtmEKoU6CumdrR4tF5lFOlog25nsfxi7jaaBeiATFeA1EmEp35S3OHL
HO49zJPjFsk8kSdBaTPSHgI+spYFdTzXGgyxuViB7J8GkIsFQk0+P+/GvRM9klhN0BpInxKsryWM
YEZbYSUrvd3zB6A9iJbPbDqwV1Ku1xNIBA59BiFc3EOTCBwQPNoDGw8rO4ZzOoNCL6673yfU6x9m
eIJNQT2zdLZPwuK5IQ0CKz5ViHm9w+LtXUaSoR6glPEokBd2uocloKiDP3RJtSz+/ZOpkZoj/GLk
no0QnBedY5g2OpDjZwOVRcEFMuA4sIjooK4Iu9ayK9lGZxXj30TEctTjTGsOk+uNAL+ooIGvBeGS
vJuH5AvhhhAeGRftvsZ8OJUW4tN826O5SzKpjzW7/0o58nqVNxZOdzuMTHxlJ+kGtm8NNE1pe2mE
kSo3EWPPkvCbBl9aBHWUcnJdYdKoAZBKcc4a0hlGzGIXW/AhiR0hTZqfhAIwx8ACmWtTO/43xK2/
c2woytZiQoNBHJ7yeZOGf2j/AXKAvH2ZmCKoC5EdSdM05YHyga0onYNyq0kvxm9PtbNa93voE+Kb
CrjD3Gx0WKJSyaqZto1DSL9jetGdF05nU93JEZn3Ap5h+4ZRHB4Ka/tPPTJ/auzZgMbbVDIOYu4t
1HD0MHGUHC7OYDqGTSb35z1Jww48c+T1K4CgGiNwE34yKwtXjw65GHEbvGnU2F9YFo8L/be8hfJJ
a6fnlKWB6Rq3COfpoBkvmMfzDmiOs70qr4VQjVF+RXP/9JyUYIN+R8T+/hVM5SG6ukd9Bovh7Uom
CohLe0juzkhK6XyDYRTHzUrM7QFpnrf+AAg8rQ==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    constant_val : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_dlconstant_gpio_3_0,dlconstant,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "dlconstant,Vivado 2020.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute VALUE : integer;
  attribute VALUE of U0 : label is 1;
  attribute WIDTH : integer;
  attribute WIDTH of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of constant_val : signal is "xilinx.com:interface:gpio:1.0 constant_out TRI_O";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of constant_val : signal is "XIL_INTERFACENAME constant_out, BOARD.ASSOCIATED_PARAM CONSTANT_BOARD_INTERFACE";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dlconstant
     port map (
      constant_val(0) => constant_val(0)
    );
end STRUCTURE;
