{"context": " More than 1 year has passed since last update.\n\n\u306f\u3058\u3081\u306b\nVHDL\u3067\u306f\u3001\u30d1\u30c3\u30b1\u30fc\u30b8\u3092\u4f7f\u3063\u3066\u95a2\u6570\u3084\u5b9a\u6570\u3092\u5b9a\u7fa9\u3057\u305f\u969b\u3001\u30d1\u30c3\u30b1\u30fc\u30b8\u540d.\u95a2\u6570\u540d \u3068\u3044\u3046\u5f62\u3067\u547c\u3073\u51fa\u3059\u3053\u3068\u304c\u51fa\u6765\u307e\u3059\u3002\n\u30d1\u30c3\u30b1\u30fc\u30b8\u304c\u305f\u304f\u3055\u3093\u3042\u3063\u3066\u540d\u524d\u304c\u304b\u3076\u3063\u305f\u308a\u3057\u305f\u6642\u3084\u3001\u3069\u306e\u95a2\u6570\u304c\u3069\u306e\u30d1\u30c3\u30b1\u30fc\u30b8\u306b\u542b\u307e\u308c\u3066\u3044\u308b\u306e\u304b\u4e00\u76ee\u77ad\u7136\u306a\u306e\u3067\u3001\u5927\u5909\u91cd\u5b9d\u3057\u3066\u3044\u305f\u306e\u3067\u3059\u304c\u3001\u3069\u3046\u3084\u3089 Altera \u306e Quartus \u3067\u306f\u4e0a\u624b\u304f\u3044\u304b\u306a\u3044\u3053\u3068\u304c\u3042\u308b\u3088\u3046\u3067\u3059\u3002\n\u304a\u305d\u3089\u304f\u3053\u3061\u3089(Altera \u306e Quartus \u3067\u5f15\u6570\u306e\u6709\u7121\u304c\u6df7\u5728\u3057\u305f\u591a\u91cd\u5b9a\u7fa9\u95a2\u6570\u3092VHDL\u3067\u8a18\u8ff0\u3059\u308b\u969b\u306e\u6ce8\u610f\u70b9)\u3082\u6839\u3063\u3053\u306f\u540c\u3058\u539f\u56e0\u304b\u3068\u601d\u308f\u308c\u307e\u3059\u3002\n\n\u30c8\u30e9\u30d6\u30eb\u304c\u767a\u751f\u3057\u305f\u74b0\u5883\n\nAltera \u793e Quartus Prime Verion 15.1.0 Build 185 10/21/2015 SJ Lite Edition \n\n\n\u30c8\u30e9\u30d6\u30eb\u304c\u767a\u751f\u3057\u305f VHDL \u8a18\u8ff0\n\u6b21\u306e\u3088\u3046\u306b\u30d1\u30c3\u30b1\u30fc\u30b8\u5185\u306b\u5f15\u6570\u306e\u7121\u3044\u95a2\u6570\u3092\u5b9a\u7fa9\u3057\u3066\u304a\u304d\u307e\u3059\u3002\n\nsample_code.vhd\nlibrary ieee;\nuse     ieee.std_logic_1164.all;\nuse     ieee.numeric_std.all;\npackage Sample_Code is\n    subtype   Code_Type   is std_logic_vector(3 downto 0);\n    type      Code_Vector is array (integer range <>) of Code_Type;\n    function  New_Code_Null return Code_Type;\n    function  New_Code_Full return Code_Type;\nend Sample_Code;\n\nlibrary ieee;\nuse     ieee.std_logic_1164.all;\nuse     ieee.numeric_std.all;\npackage body Sample_Code is\n    function  New_Code_Null return Code_Type is begin\n        return std_logic_vector'(\"0000\");\n    end function;\n    function  New_Code_Full return Code_Type is begin\n        return std_logic_vector'(\"1111\");\n    end function;\nend Sample_Code;\n\n\n\u3067\u3001\u30d1\u30c3\u30b1\u30fc\u30b8\u3067\u5b9a\u7fa9\u3057\u305f\u95a2\u6570\u3092\u3001\u914d\u5217\u306e\u30a4\u30f3\u30c7\u30c3\u30af\u30b9\u306e\u4f4d\u7f6e\u306b\u30d1\u30c3\u30b1\u30fc\u30b8\u540d.\u95a2\u6570\u540d\u3068\u3044\u3046\u5f62\u3067\u547c\u3073\u51fa\u3057\u307e\u3059\u3002\n\nsample_ng.vhd\nlibrary ieee;\nuse     ieee.std_logic_1164.all;\nuse     ieee.numeric_std.all;\nentity  Sample is\n    port (S: in std_logic; O: out std_logic_vector(3 downto 0));\nend     Sample;\nuse     work.Sample_Code;\narchitecture RTL of Sample is\n    constant  CODE_VEC    :  Sample_Code.Code_Vector(1 downto 0) := (\n                                 1 => Sample_Code.New_Code_Full,\n                                 0 => Sample_Code.New_Code_Null\n                             );\nbegin\n   O <= CODE_VEC(1) when (S = '1') else CODE_VEC(0);\nend RTL;\n\n\n\n\u30c8\u30e9\u30d6\u30eb\u5185\u5bb9\n\u3059\u308b\u3068\u3001\u4f55\u6545\u304b\u3001\u95a2\u6570\u547c\u3073\u51fa\u3057\u306e\u3068\u3053\u308d\u3067\u30a8\u30e9\u30fc\u304c\u767a\u751f\u3057\u307e\u3059\u3002\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition\n    Info: Processing started: Thu Feb 04 17:13:38 2016\n    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition\n    Info: Processing started: Thu Feb 04 17:13:38 2016\nInfo: Command: quartus_map --read_settings_files=on --write_settings_files=off sample_altera -c sample_altera\nWarning (20028): Parallel compilation is not licensed and has been disabled\nInfo (12021): Found 2 design units, including 0 entities, in source file sample_code.vhd\n    Info (12022): Found design unit 1: Sample_Code\n    Info (12022): Found design unit 2: Sample_Code-body\n    Info (12022): Found design unit 1: Sample_Code\n    Info (12022): Found design unit 2: Sample_Code-body\nInfo (12021): Found 2 design units, including 1 entities, in source file sample.vhd\n    Info (12022): Found design unit 1: Sample-RTL\n    Info (12023): Found entity 1: Sample\n    Info (12022): Found design unit 1: Sample-RTL\n    Info (12023): Found entity 1: Sample\nInfo (12127): Elaborating entity \"sample\" for the top level hierarchy\nError (10487): VHDL aggregate error at sample.vhd(10): aggregate for array type or record type object must cover all elements of object\nError (12153): Can't elaborate top-level user hierarchy\nError: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning\n    Error: Peak virtual memory: 854 megabytes\n    Error: Processing ended: Thu Feb 04 17:14:00 2016\n    Error: Elapsed time: 00:00:22\n    Error: Total CPU time (on all processors): 00:00:54\n    Error: Peak virtual memory: 854 megabytes\n    Error: Processing ended: Thu Feb 04 17:14:00 2016\n    Error: Elapsed time: 00:00:22\n    Error: Total CPU time (on all processors): 00:00:54\n\n\n\u89e3\u6c7a\u7b56\uff11\n\u6b21\u306e\u3088\u3046\u306b sample_ng.vhd \u3092\u4fee\u6b63\u3059\u308b\u3068\u901a\u308a\u307e\u3059\u3002\u3069\u3046\u3084\u3089\u30d1\u30c3\u30b1\u30fc\u30b8\u540d.\u95a2\u6570\u540d\u3060\u3068\u30c0\u30e1\u3067\u3001\u95a2\u6570\u540d\u3060\u3051\u3060\u3068\u3044\u3044\u307f\u305f\u3044\u3067\u3059\u3002\n\nsample_ok1.vhd\nlibrary ieee;\nuse     ieee.std_logic_1164.all;\nuse     ieee.numeric_std.all;\nentity  Sample is\n    port (S: in std_logic; O: out std_logic_vector(3 downto 0));\nend     Sample;\nuse     work.Sample_Code.all;\narchitecture RTL of Sample is\n    constant  CODE_VEC    :  Code_Vector(1 downto 0) := (\n                                 0 => New_Code_Null,\n                                 1 => New_Code_Full\n                             );\nbegin\n   O <= CODE_VEC(1) when (S = '1') else CODE_VEC(0);\nend RTL;\n\n\n\n\u89e3\u6c7a\u7b56\uff12\n\n\u6b21\u306e\u3088\u3046\u306b\u914d\u5217\u306e\u30a4\u30f3\u30c7\u30c3\u30af\u30b9\u3092\u6307\u5b9a\u3057\u306a\u3051\u308c\u3070\u3001\u30a8\u30e9\u30fc\u304c\u51fa\u306a\u3044\u3088\u3046\u3067\u3059\u3002\u3002\u3002\uff08\u306a\u3093\u3067\u3084\u306d\u3093\uff09\n\u3053\u306e\u65b9\u6cd5\u3067\u306f\u3082\u3063\u3068\u30d2\u30c9\u3044\u76ee\u306b\u3042\u3044\u307e\u3057\u305f\u3002\u8a73\u7d30\u306f\u300cAltera \u306e Quartus \u3067VHDL\u30d1\u30c3\u30b1\u30fc\u30b8\u306e\u5f15\u6570\u7121\u3057\u306e\u95a2\u6570\u3092\u547c\u3073\u51fa\u3059\u3068\u304d\u306e\u6ce8\u610f\u70b9(\u7d9a\u7de8)\u300d\u3092\u53c2\u7167\u3057\u3066\u304f\u3060\u3055\u3044\u3002\n\nsample_ok2.vhd\nlibrary ieee;\nuse     ieee.std_logic_1164.all;\nuse     ieee.numeric_std.all;\nentity  Sample is\n    port (S: in std_logic; O: out std_logic_vector(3 downto 0));\nend     Sample;\nuse     work.Sample_Code;\narchitecture RTL of Sample is\n    constant  CODE_VEC    :  Sample_Code.Code_Vector(1 downto 0) := (\n                                 Sample_Code.New_Code_Full,\n                                 Sample_Code.New_Code_Null\n                             );\nbegin\n   O <= CODE_VEC(1) when (S = '1') else CODE_VEC(0);\nend RTL;\n\n\n#\u306f\u3058\u3081\u306b\n\nVHDL\u3067\u306f\u3001\u30d1\u30c3\u30b1\u30fc\u30b8\u3092\u4f7f\u3063\u3066\u95a2\u6570\u3084\u5b9a\u6570\u3092\u5b9a\u7fa9\u3057\u305f\u969b\u3001\u30d1\u30c3\u30b1\u30fc\u30b8\u540d.\u95a2\u6570\u540d \u3068\u3044\u3046\u5f62\u3067\u547c\u3073\u51fa\u3059\u3053\u3068\u304c\u51fa\u6765\u307e\u3059\u3002\n\u30d1\u30c3\u30b1\u30fc\u30b8\u304c\u305f\u304f\u3055\u3093\u3042\u3063\u3066\u540d\u524d\u304c\u304b\u3076\u3063\u305f\u308a\u3057\u305f\u6642\u3084\u3001\u3069\u306e\u95a2\u6570\u304c\u3069\u306e\u30d1\u30c3\u30b1\u30fc\u30b8\u306b\u542b\u307e\u308c\u3066\u3044\u308b\u306e\u304b\u4e00\u76ee\u77ad\u7136\u306a\u306e\u3067\u3001\u5927\u5909\u91cd\u5b9d\u3057\u3066\u3044\u305f\u306e\u3067\u3059\u304c\u3001\u3069\u3046\u3084\u3089 Altera \u306e Quartus \u3067\u306f\u4e0a\u624b\u304f\u3044\u304b\u306a\u3044\u3053\u3068\u304c\u3042\u308b\u3088\u3046\u3067\u3059\u3002\n\u304a\u305d\u3089\u304f\u3053\u3061\u3089([Altera \u306e Quartus \u3067\u5f15\u6570\u306e\u6709\u7121\u304c\u6df7\u5728\u3057\u305f\u591a\u91cd\u5b9a\u7fa9\u95a2\u6570\u3092VHDL\u3067\u8a18\u8ff0\u3059\u308b\u969b\u306e\u6ce8\u610f\u70b9](http://qiita.com/ikwzm/items/fa04b3aaee603811c858))\u3082\u6839\u3063\u3053\u306f\u540c\u3058\u539f\u56e0\u304b\u3068\u601d\u308f\u308c\u307e\u3059\u3002\n\n\n#\u30c8\u30e9\u30d6\u30eb\u304c\u767a\u751f\u3057\u305f\u74b0\u5883\n\n- Altera \u793e Quartus Prime Verion 15.1.0 Build 185 10/21/2015 SJ Lite Edition \n\n#\u30c8\u30e9\u30d6\u30eb\u304c\u767a\u751f\u3057\u305f VHDL \u8a18\u8ff0\n\n\u6b21\u306e\u3088\u3046\u306b\u30d1\u30c3\u30b1\u30fc\u30b8\u5185\u306b\u5f15\u6570\u306e\u7121\u3044\u95a2\u6570\u3092\u5b9a\u7fa9\u3057\u3066\u304a\u304d\u307e\u3059\u3002\n\n````VHDL:sample_code.vhd\nlibrary ieee;\nuse     ieee.std_logic_1164.all;\nuse     ieee.numeric_std.all;\npackage Sample_Code is\n    subtype   Code_Type   is std_logic_vector(3 downto 0);\n    type      Code_Vector is array (integer range <>) of Code_Type;\n    function  New_Code_Null return Code_Type;\n    function  New_Code_Full return Code_Type;\nend Sample_Code;\n\nlibrary ieee;\nuse     ieee.std_logic_1164.all;\nuse     ieee.numeric_std.all;\npackage body Sample_Code is\n    function  New_Code_Null return Code_Type is begin\n        return std_logic_vector'(\"0000\");\n    end function;\n    function  New_Code_Full return Code_Type is begin\n        return std_logic_vector'(\"1111\");\n    end function;\nend Sample_Code;\n````\n\n\u3067\u3001\u30d1\u30c3\u30b1\u30fc\u30b8\u3067\u5b9a\u7fa9\u3057\u305f\u95a2\u6570\u3092\u3001\u914d\u5217\u306e\u30a4\u30f3\u30c7\u30c3\u30af\u30b9\u306e\u4f4d\u7f6e\u306b\u30d1\u30c3\u30b1\u30fc\u30b8\u540d.\u95a2\u6570\u540d\u3068\u3044\u3046\u5f62\u3067\u547c\u3073\u51fa\u3057\u307e\u3059\u3002\n\n````VHDL:sample_ng.vhd\nlibrary ieee;\nuse     ieee.std_logic_1164.all;\nuse     ieee.numeric_std.all;\nentity  Sample is\n    port (S: in std_logic; O: out std_logic_vector(3 downto 0));\nend     Sample;\nuse     work.Sample_Code;\narchitecture RTL of Sample is\n    constant  CODE_VEC    :  Sample_Code.Code_Vector(1 downto 0) := (\n                                 1 => Sample_Code.New_Code_Full,\n                                 0 => Sample_Code.New_Code_Null\n                             );\nbegin\n   O <= CODE_VEC(1) when (S = '1') else CODE_VEC(0);\nend RTL;\n````\n\n#\u30c8\u30e9\u30d6\u30eb\u5185\u5bb9\n\n\u3059\u308b\u3068\u3001\u4f55\u6545\u304b\u3001\u95a2\u6570\u547c\u3073\u51fa\u3057\u306e\u3068\u3053\u308d\u3067\u30a8\u30e9\u30fc\u304c\u767a\u751f\u3057\u307e\u3059\u3002\n\n````\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n\tInfo: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition\n\tInfo: Processing started: Thu Feb 04 17:13:38 2016\n\tInfo: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition\n\tInfo: Processing started: Thu Feb 04 17:13:38 2016\nInfo: Command: quartus_map --read_settings_files=on --write_settings_files=off sample_altera -c sample_altera\nWarning (20028): Parallel compilation is not licensed and has been disabled\nInfo (12021): Found 2 design units, including 0 entities, in source file sample_code.vhd\n\tInfo (12022): Found design unit 1: Sample_Code\n\tInfo (12022): Found design unit 2: Sample_Code-body\n\tInfo (12022): Found design unit 1: Sample_Code\n\tInfo (12022): Found design unit 2: Sample_Code-body\nInfo (12021): Found 2 design units, including 1 entities, in source file sample.vhd\n\tInfo (12022): Found design unit 1: Sample-RTL\n\tInfo (12023): Found entity 1: Sample\n\tInfo (12022): Found design unit 1: Sample-RTL\n\tInfo (12023): Found entity 1: Sample\nInfo (12127): Elaborating entity \"sample\" for the top level hierarchy\nError (10487): VHDL aggregate error at sample.vhd(10): aggregate for array type or record type object must cover all elements of object\nError (12153): Can't elaborate top-level user hierarchy\nError: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning\n\tError: Peak virtual memory: 854 megabytes\n\tError: Processing ended: Thu Feb 04 17:14:00 2016\n\tError: Elapsed time: 00:00:22\n\tError: Total CPU time (on all processors): 00:00:54\n\tError: Peak virtual memory: 854 megabytes\n\tError: Processing ended: Thu Feb 04 17:14:00 2016\n\tError: Elapsed time: 00:00:22\n\tError: Total CPU time (on all processors): 00:00:54\n````\n\n#\u89e3\u6c7a\u7b56\uff11\n\n\u6b21\u306e\u3088\u3046\u306b sample_ng.vhd \u3092\u4fee\u6b63\u3059\u308b\u3068\u901a\u308a\u307e\u3059\u3002\u3069\u3046\u3084\u3089\u30d1\u30c3\u30b1\u30fc\u30b8\u540d.\u95a2\u6570\u540d\u3060\u3068\u30c0\u30e1\u3067\u3001\u95a2\u6570\u540d\u3060\u3051\u3060\u3068\u3044\u3044\u307f\u305f\u3044\u3067\u3059\u3002\n\n````VHDL:sample_ok1.vhd\nlibrary ieee;\nuse     ieee.std_logic_1164.all;\nuse     ieee.numeric_std.all;\nentity  Sample is\n    port (S: in std_logic; O: out std_logic_vector(3 downto 0));\nend     Sample;\nuse     work.Sample_Code.all;\narchitecture RTL of Sample is\n    constant  CODE_VEC    :  Code_Vector(1 downto 0) := (\n                                 0 => New_Code_Null,\n                                 1 => New_Code_Full\n                             );\nbegin\n   O <= CODE_VEC(1) when (S = '1') else CODE_VEC(0);\nend RTL;\n````\n\n#~~\u89e3\u6c7a\u7b56\uff12~~\n\n~~\u6b21\u306e\u3088\u3046\u306b\u914d\u5217\u306e\u30a4\u30f3\u30c7\u30c3\u30af\u30b9\u3092\u6307\u5b9a\u3057\u306a\u3051\u308c\u3070\u3001\u30a8\u30e9\u30fc\u304c\u51fa\u306a\u3044\u3088\u3046\u3067\u3059\u3002\u3002\u3002\uff08\u306a\u3093\u3067\u3084\u306d\u3093\uff09~~\n\u3053\u306e\u65b9\u6cd5\u3067\u306f\u3082\u3063\u3068\u30d2\u30c9\u3044\u76ee\u306b\u3042\u3044\u307e\u3057\u305f\u3002\u8a73\u7d30\u306f[\u300cAltera \u306e Quartus \u3067VHDL\u30d1\u30c3\u30b1\u30fc\u30b8\u306e\u5f15\u6570\u7121\u3057\u306e\u95a2\u6570\u3092\u547c\u3073\u51fa\u3059\u3068\u304d\u306e\u6ce8\u610f\u70b9(\u7d9a\u7de8)\u300d](http://qiita.com/ikwzm/items/a27251540cd083f91c6d)\u3092\u53c2\u7167\u3057\u3066\u304f\u3060\u3055\u3044\u3002\n\n````VHDL:sample_ok2.vhd\nlibrary ieee;\nuse     ieee.std_logic_1164.all;\nuse     ieee.numeric_std.all;\nentity  Sample is\n    port (S: in std_logic; O: out std_logic_vector(3 downto 0));\nend     Sample;\nuse     work.Sample_Code;\narchitecture RTL of Sample is\n    constant  CODE_VEC    :  Sample_Code.Code_Vector(1 downto 0) := (\n                                 Sample_Code.New_Code_Full,\n                                 Sample_Code.New_Code_Null\n                             );\nbegin\n   O <= CODE_VEC(1) when (S = '1') else CODE_VEC(0);\nend RTL;\n````\n\n", "tags": ["FPGA", "VHDL", "quartus", "Altera"]}