{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 04 12:13:16 2020 " "Info: Processing started: Wed Mar 04 12:13:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off BBUS -c BBUS " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off BBUS -c BBUS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "BBUS EP2C70F896C6 " "Info: Selected device EP2C70F896C6 for design \"BBUS\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info: Pin ~ASDO~ is reserved at location G7" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info: Pin ~nCSO~ is reserved at location K9" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 32 " "Warning: No exact pin location assignment(s) for 32 pins of 32 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LE\[7\] " "Info: Pin LE\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { LE[7] } } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { 432 1256 1432 448 "LE\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LE[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LE\[6\] " "Info: Pin LE\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { LE[6] } } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { 432 1256 1432 448 "LE\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LE[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LE\[5\] " "Info: Pin LE\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { LE[5] } } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { 432 1256 1432 448 "LE\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LE[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LE\[4\] " "Info: Pin LE\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { LE[4] } } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { 432 1256 1432 448 "LE\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LE[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LE\[3\] " "Info: Pin LE\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { LE[3] } } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { 432 1256 1432 448 "LE\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LE[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LE\[2\] " "Info: Pin LE\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { LE[2] } } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { 432 1256 1432 448 "LE\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LE[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LE\[1\] " "Info: Pin LE\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { LE[1] } } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { 432 1256 1432 448 "LE\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LE[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LE\[0\] " "Info: Pin LE\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { LE[0] } } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { 432 1256 1432 448 "LE\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LE[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L\[7\] " "Info: Pin L\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { L[7] } } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { -8 424 600 8 "L\[7..0\]" "" } { -16 392 433 0 "L\[7..0\]" "" } { 176 272 328 192 "L\[7\]" "" } { 192 272 320 208 "L\[6\]" "" } { 208 272 328 224 "L\[5\]" "" } { 224 272 328 240 "L\[4\]" "" } { 256 272 336 272 "L\[3\]" "" } { 272 272 344 288 "L\[2\]" "" } { 288 272 328 304 "L\[1\]" "" } { 304 272 320 320 "L\[0\]" "" } { 168 392 448 184 "L\[7\]" "" } { 184 392 448 200 "L\[6\]" "" } { 200 392 448 216 "L\[5\]" "" } { 216 392 448 232 "L\[4\]" "" } { 232 392 448 248 "L\[3\]" "" } { 248 392 448 264 "L\[2\]" "" } { 264 392 448 280 "L\[1\]" "" } { 280 392 448 296 "L\[0\]" "" } { 168 568 600 184 "L\[7\]" "" } { 184 568 600 200 "L\[6\]" "" } { 200 568 600 216 "L\[5\]" "" } { 216 568 600 232 "L\[4\]" "" } { 232 568 600 248 "L\[3\]" "" } { 248 568 600 264 "L\[2\]" "" } { 264 568 600 280 "L\[1\]" "" } { 280 568 600 296 "L\[0\]" "" } { 176 680 712 192 "L\[7\]" "" } { 176 832 864 192 "L\[7\]" "" } { 176 904 932 192 "L\[7\]" "" } { 192 680 712 208 "L\[6\]" "" } { 192 832 864 208 "L\[6\]" "" } { 192 904 932 208 "L\[6\]" "" } { 208 680 712 224 "L\[5\]" "" } { 208 832 864 224 "L\[5\]" "" } { 208 904 932 224 "L\[5\]" "" } { 224 680 712 240 "L\[4\]" "" } { 224 832 872 240 "L\[4\]" "" } { 224 904 932 240 "L\[4\]" "" } { 240 680 712 256 "L\[3\]" "" } { 240 832 872 256 "L\[3\]" "" } { 240 904 932 256 "L\[3\]" "" } { 256 680 712 272 "L\[2\]" "" } { 256 832 864 272 "L\[2\]" "" } { 256 904 932 272 "L\[2\]" "" } { 272 680 712 288 "L\[1\]" "" } { 272 832 864 288 "L\[1\]" "" } { 272 904 932 288 "L\[1\]" "" } { 288 680 712 304 "L\[0\]" "" } { 288 832 864 304 "L\[0\]" "" } { 288 904 932 304 "L\[0\]" "" } { 176 1048 1088 192 "L\[7\]" "" } { 192 1048 1088 208 "L\[6\]" "" } { 208 1048 1088 224 "L\[5\]" "" } { 224 1048 1088 240 "L\[4\]" "" } { 240 1048 1088 256 "L\[3\]" "" } { 256 1048 1088 272 "L\[2\]" "" } { 272 1048 1088 288 "L\[1\]" "" } { 288 1048 1088 304 "L\[0\]" "" } { 424 1096 1137 440 "L\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { L[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L\[6\] " "Info: Pin L\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { L[6] } } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { -8 424 600 8 "L\[7..0\]" "" } { -16 392 433 0 "L\[7..0\]" "" } { 176 272 328 192 "L\[7\]" "" } { 192 272 320 208 "L\[6\]" "" } { 208 272 328 224 "L\[5\]" "" } { 224 272 328 240 "L\[4\]" "" } { 256 272 336 272 "L\[3\]" "" } { 272 272 344 288 "L\[2\]" "" } { 288 272 328 304 "L\[1\]" "" } { 304 272 320 320 "L\[0\]" "" } { 168 392 448 184 "L\[7\]" "" } { 184 392 448 200 "L\[6\]" "" } { 200 392 448 216 "L\[5\]" "" } { 216 392 448 232 "L\[4\]" "" } { 232 392 448 248 "L\[3\]" "" } { 248 392 448 264 "L\[2\]" "" } { 264 392 448 280 "L\[1\]" "" } { 280 392 448 296 "L\[0\]" "" } { 168 568 600 184 "L\[7\]" "" } { 184 568 600 200 "L\[6\]" "" } { 200 568 600 216 "L\[5\]" "" } { 216 568 600 232 "L\[4\]" "" } { 232 568 600 248 "L\[3\]" "" } { 248 568 600 264 "L\[2\]" "" } { 264 568 600 280 "L\[1\]" "" } { 280 568 600 296 "L\[0\]" "" } { 176 680 712 192 "L\[7\]" "" } { 176 832 864 192 "L\[7\]" "" } { 176 904 932 192 "L\[7\]" "" } { 192 680 712 208 "L\[6\]" "" } { 192 832 864 208 "L\[6\]" "" } { 192 904 932 208 "L\[6\]" "" } { 208 680 712 224 "L\[5\]" "" } { 208 832 864 224 "L\[5\]" "" } { 208 904 932 224 "L\[5\]" "" } { 224 680 712 240 "L\[4\]" "" } { 224 832 872 240 "L\[4\]" "" } { 224 904 932 240 "L\[4\]" "" } { 240 680 712 256 "L\[3\]" "" } { 240 832 872 256 "L\[3\]" "" } { 240 904 932 256 "L\[3\]" "" } { 256 680 712 272 "L\[2\]" "" } { 256 832 864 272 "L\[2\]" "" } { 256 904 932 272 "L\[2\]" "" } { 272 680 712 288 "L\[1\]" "" } { 272 832 864 288 "L\[1\]" "" } { 272 904 932 288 "L\[1\]" "" } { 288 680 712 304 "L\[0\]" "" } { 288 832 864 304 "L\[0\]" "" } { 288 904 932 304 "L\[0\]" "" } { 176 1048 1088 192 "L\[7\]" "" } { 192 1048 1088 208 "L\[6\]" "" } { 208 1048 1088 224 "L\[5\]" "" } { 224 1048 1088 240 "L\[4\]" "" } { 240 1048 1088 256 "L\[3\]" "" } { 256 1048 1088 272 "L\[2\]" "" } { 272 1048 1088 288 "L\[1\]" "" } { 288 1048 1088 304 "L\[0\]" "" } { 424 1096 1137 440 "L\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { L[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L\[5\] " "Info: Pin L\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { L[5] } } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { -8 424 600 8 "L\[7..0\]" "" } { -16 392 433 0 "L\[7..0\]" "" } { 176 272 328 192 "L\[7\]" "" } { 192 272 320 208 "L\[6\]" "" } { 208 272 328 224 "L\[5\]" "" } { 224 272 328 240 "L\[4\]" "" } { 256 272 336 272 "L\[3\]" "" } { 272 272 344 288 "L\[2\]" "" } { 288 272 328 304 "L\[1\]" "" } { 304 272 320 320 "L\[0\]" "" } { 168 392 448 184 "L\[7\]" "" } { 184 392 448 200 "L\[6\]" "" } { 200 392 448 216 "L\[5\]" "" } { 216 392 448 232 "L\[4\]" "" } { 232 392 448 248 "L\[3\]" "" } { 248 392 448 264 "L\[2\]" "" } { 264 392 448 280 "L\[1\]" "" } { 280 392 448 296 "L\[0\]" "" } { 168 568 600 184 "L\[7\]" "" } { 184 568 600 200 "L\[6\]" "" } { 200 568 600 216 "L\[5\]" "" } { 216 568 600 232 "L\[4\]" "" } { 232 568 600 248 "L\[3\]" "" } { 248 568 600 264 "L\[2\]" "" } { 264 568 600 280 "L\[1\]" "" } { 280 568 600 296 "L\[0\]" "" } { 176 680 712 192 "L\[7\]" "" } { 176 832 864 192 "L\[7\]" "" } { 176 904 932 192 "L\[7\]" "" } { 192 680 712 208 "L\[6\]" "" } { 192 832 864 208 "L\[6\]" "" } { 192 904 932 208 "L\[6\]" "" } { 208 680 712 224 "L\[5\]" "" } { 208 832 864 224 "L\[5\]" "" } { 208 904 932 224 "L\[5\]" "" } { 224 680 712 240 "L\[4\]" "" } { 224 832 872 240 "L\[4\]" "" } { 224 904 932 240 "L\[4\]" "" } { 240 680 712 256 "L\[3\]" "" } { 240 832 872 256 "L\[3\]" "" } { 240 904 932 256 "L\[3\]" "" } { 256 680 712 272 "L\[2\]" "" } { 256 832 864 272 "L\[2\]" "" } { 256 904 932 272 "L\[2\]" "" } { 272 680 712 288 "L\[1\]" "" } { 272 832 864 288 "L\[1\]" "" } { 272 904 932 288 "L\[1\]" "" } { 288 680 712 304 "L\[0\]" "" } { 288 832 864 304 "L\[0\]" "" } { 288 904 932 304 "L\[0\]" "" } { 176 1048 1088 192 "L\[7\]" "" } { 192 1048 1088 208 "L\[6\]" "" } { 208 1048 1088 224 "L\[5\]" "" } { 224 1048 1088 240 "L\[4\]" "" } { 240 1048 1088 256 "L\[3\]" "" } { 256 1048 1088 272 "L\[2\]" "" } { 272 1048 1088 288 "L\[1\]" "" } { 288 1048 1088 304 "L\[0\]" "" } { 424 1096 1137 440 "L\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { L[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L\[4\] " "Info: Pin L\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { L[4] } } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { -8 424 600 8 "L\[7..0\]" "" } { -16 392 433 0 "L\[7..0\]" "" } { 176 272 328 192 "L\[7\]" "" } { 192 272 320 208 "L\[6\]" "" } { 208 272 328 224 "L\[5\]" "" } { 224 272 328 240 "L\[4\]" "" } { 256 272 336 272 "L\[3\]" "" } { 272 272 344 288 "L\[2\]" "" } { 288 272 328 304 "L\[1\]" "" } { 304 272 320 320 "L\[0\]" "" } { 168 392 448 184 "L\[7\]" "" } { 184 392 448 200 "L\[6\]" "" } { 200 392 448 216 "L\[5\]" "" } { 216 392 448 232 "L\[4\]" "" } { 232 392 448 248 "L\[3\]" "" } { 248 392 448 264 "L\[2\]" "" } { 264 392 448 280 "L\[1\]" "" } { 280 392 448 296 "L\[0\]" "" } { 168 568 600 184 "L\[7\]" "" } { 184 568 600 200 "L\[6\]" "" } { 200 568 600 216 "L\[5\]" "" } { 216 568 600 232 "L\[4\]" "" } { 232 568 600 248 "L\[3\]" "" } { 248 568 600 264 "L\[2\]" "" } { 264 568 600 280 "L\[1\]" "" } { 280 568 600 296 "L\[0\]" "" } { 176 680 712 192 "L\[7\]" "" } { 176 832 864 192 "L\[7\]" "" } { 176 904 932 192 "L\[7\]" "" } { 192 680 712 208 "L\[6\]" "" } { 192 832 864 208 "L\[6\]" "" } { 192 904 932 208 "L\[6\]" "" } { 208 680 712 224 "L\[5\]" "" } { 208 832 864 224 "L\[5\]" "" } { 208 904 932 224 "L\[5\]" "" } { 224 680 712 240 "L\[4\]" "" } { 224 832 872 240 "L\[4\]" "" } { 224 904 932 240 "L\[4\]" "" } { 240 680 712 256 "L\[3\]" "" } { 240 832 872 256 "L\[3\]" "" } { 240 904 932 256 "L\[3\]" "" } { 256 680 712 272 "L\[2\]" "" } { 256 832 864 272 "L\[2\]" "" } { 256 904 932 272 "L\[2\]" "" } { 272 680 712 288 "L\[1\]" "" } { 272 832 864 288 "L\[1\]" "" } { 272 904 932 288 "L\[1\]" "" } { 288 680 712 304 "L\[0\]" "" } { 288 832 864 304 "L\[0\]" "" } { 288 904 932 304 "L\[0\]" "" } { 176 1048 1088 192 "L\[7\]" "" } { 192 1048 1088 208 "L\[6\]" "" } { 208 1048 1088 224 "L\[5\]" "" } { 224 1048 1088 240 "L\[4\]" "" } { 240 1048 1088 256 "L\[3\]" "" } { 256 1048 1088 272 "L\[2\]" "" } { 272 1048 1088 288 "L\[1\]" "" } { 288 1048 1088 304 "L\[0\]" "" } { 424 1096 1137 440 "L\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { L[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L\[3\] " "Info: Pin L\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { L[3] } } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { -8 424 600 8 "L\[7..0\]" "" } { -16 392 433 0 "L\[7..0\]" "" } { 176 272 328 192 "L\[7\]" "" } { 192 272 320 208 "L\[6\]" "" } { 208 272 328 224 "L\[5\]" "" } { 224 272 328 240 "L\[4\]" "" } { 256 272 336 272 "L\[3\]" "" } { 272 272 344 288 "L\[2\]" "" } { 288 272 328 304 "L\[1\]" "" } { 304 272 320 320 "L\[0\]" "" } { 168 392 448 184 "L\[7\]" "" } { 184 392 448 200 "L\[6\]" "" } { 200 392 448 216 "L\[5\]" "" } { 216 392 448 232 "L\[4\]" "" } { 232 392 448 248 "L\[3\]" "" } { 248 392 448 264 "L\[2\]" "" } { 264 392 448 280 "L\[1\]" "" } { 280 392 448 296 "L\[0\]" "" } { 168 568 600 184 "L\[7\]" "" } { 184 568 600 200 "L\[6\]" "" } { 200 568 600 216 "L\[5\]" "" } { 216 568 600 232 "L\[4\]" "" } { 232 568 600 248 "L\[3\]" "" } { 248 568 600 264 "L\[2\]" "" } { 264 568 600 280 "L\[1\]" "" } { 280 568 600 296 "L\[0\]" "" } { 176 680 712 192 "L\[7\]" "" } { 176 832 864 192 "L\[7\]" "" } { 176 904 932 192 "L\[7\]" "" } { 192 680 712 208 "L\[6\]" "" } { 192 832 864 208 "L\[6\]" "" } { 192 904 932 208 "L\[6\]" "" } { 208 680 712 224 "L\[5\]" "" } { 208 832 864 224 "L\[5\]" "" } { 208 904 932 224 "L\[5\]" "" } { 224 680 712 240 "L\[4\]" "" } { 224 832 872 240 "L\[4\]" "" } { 224 904 932 240 "L\[4\]" "" } { 240 680 712 256 "L\[3\]" "" } { 240 832 872 256 "L\[3\]" "" } { 240 904 932 256 "L\[3\]" "" } { 256 680 712 272 "L\[2\]" "" } { 256 832 864 272 "L\[2\]" "" } { 256 904 932 272 "L\[2\]" "" } { 272 680 712 288 "L\[1\]" "" } { 272 832 864 288 "L\[1\]" "" } { 272 904 932 288 "L\[1\]" "" } { 288 680 712 304 "L\[0\]" "" } { 288 832 864 304 "L\[0\]" "" } { 288 904 932 304 "L\[0\]" "" } { 176 1048 1088 192 "L\[7\]" "" } { 192 1048 1088 208 "L\[6\]" "" } { 208 1048 1088 224 "L\[5\]" "" } { 224 1048 1088 240 "L\[4\]" "" } { 240 1048 1088 256 "L\[3\]" "" } { 256 1048 1088 272 "L\[2\]" "" } { 272 1048 1088 288 "L\[1\]" "" } { 288 1048 1088 304 "L\[0\]" "" } { 424 1096 1137 440 "L\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { L[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L\[2\] " "Info: Pin L\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { L[2] } } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { -8 424 600 8 "L\[7..0\]" "" } { -16 392 433 0 "L\[7..0\]" "" } { 176 272 328 192 "L\[7\]" "" } { 192 272 320 208 "L\[6\]" "" } { 208 272 328 224 "L\[5\]" "" } { 224 272 328 240 "L\[4\]" "" } { 256 272 336 272 "L\[3\]" "" } { 272 272 344 288 "L\[2\]" "" } { 288 272 328 304 "L\[1\]" "" } { 304 272 320 320 "L\[0\]" "" } { 168 392 448 184 "L\[7\]" "" } { 184 392 448 200 "L\[6\]" "" } { 200 392 448 216 "L\[5\]" "" } { 216 392 448 232 "L\[4\]" "" } { 232 392 448 248 "L\[3\]" "" } { 248 392 448 264 "L\[2\]" "" } { 264 392 448 280 "L\[1\]" "" } { 280 392 448 296 "L\[0\]" "" } { 168 568 600 184 "L\[7\]" "" } { 184 568 600 200 "L\[6\]" "" } { 200 568 600 216 "L\[5\]" "" } { 216 568 600 232 "L\[4\]" "" } { 232 568 600 248 "L\[3\]" "" } { 248 568 600 264 "L\[2\]" "" } { 264 568 600 280 "L\[1\]" "" } { 280 568 600 296 "L\[0\]" "" } { 176 680 712 192 "L\[7\]" "" } { 176 832 864 192 "L\[7\]" "" } { 176 904 932 192 "L\[7\]" "" } { 192 680 712 208 "L\[6\]" "" } { 192 832 864 208 "L\[6\]" "" } { 192 904 932 208 "L\[6\]" "" } { 208 680 712 224 "L\[5\]" "" } { 208 832 864 224 "L\[5\]" "" } { 208 904 932 224 "L\[5\]" "" } { 224 680 712 240 "L\[4\]" "" } { 224 832 872 240 "L\[4\]" "" } { 224 904 932 240 "L\[4\]" "" } { 240 680 712 256 "L\[3\]" "" } { 240 832 872 256 "L\[3\]" "" } { 240 904 932 256 "L\[3\]" "" } { 256 680 712 272 "L\[2\]" "" } { 256 832 864 272 "L\[2\]" "" } { 256 904 932 272 "L\[2\]" "" } { 272 680 712 288 "L\[1\]" "" } { 272 832 864 288 "L\[1\]" "" } { 272 904 932 288 "L\[1\]" "" } { 288 680 712 304 "L\[0\]" "" } { 288 832 864 304 "L\[0\]" "" } { 288 904 932 304 "L\[0\]" "" } { 176 1048 1088 192 "L\[7\]" "" } { 192 1048 1088 208 "L\[6\]" "" } { 208 1048 1088 224 "L\[5\]" "" } { 224 1048 1088 240 "L\[4\]" "" } { 240 1048 1088 256 "L\[3\]" "" } { 256 1048 1088 272 "L\[2\]" "" } { 272 1048 1088 288 "L\[1\]" "" } { 288 1048 1088 304 "L\[0\]" "" } { 424 1096 1137 440 "L\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { L[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L\[1\] " "Info: Pin L\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { L[1] } } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { -8 424 600 8 "L\[7..0\]" "" } { -16 392 433 0 "L\[7..0\]" "" } { 176 272 328 192 "L\[7\]" "" } { 192 272 320 208 "L\[6\]" "" } { 208 272 328 224 "L\[5\]" "" } { 224 272 328 240 "L\[4\]" "" } { 256 272 336 272 "L\[3\]" "" } { 272 272 344 288 "L\[2\]" "" } { 288 272 328 304 "L\[1\]" "" } { 304 272 320 320 "L\[0\]" "" } { 168 392 448 184 "L\[7\]" "" } { 184 392 448 200 "L\[6\]" "" } { 200 392 448 216 "L\[5\]" "" } { 216 392 448 232 "L\[4\]" "" } { 232 392 448 248 "L\[3\]" "" } { 248 392 448 264 "L\[2\]" "" } { 264 392 448 280 "L\[1\]" "" } { 280 392 448 296 "L\[0\]" "" } { 168 568 600 184 "L\[7\]" "" } { 184 568 600 200 "L\[6\]" "" } { 200 568 600 216 "L\[5\]" "" } { 216 568 600 232 "L\[4\]" "" } { 232 568 600 248 "L\[3\]" "" } { 248 568 600 264 "L\[2\]" "" } { 264 568 600 280 "L\[1\]" "" } { 280 568 600 296 "L\[0\]" "" } { 176 680 712 192 "L\[7\]" "" } { 176 832 864 192 "L\[7\]" "" } { 176 904 932 192 "L\[7\]" "" } { 192 680 712 208 "L\[6\]" "" } { 192 832 864 208 "L\[6\]" "" } { 192 904 932 208 "L\[6\]" "" } { 208 680 712 224 "L\[5\]" "" } { 208 832 864 224 "L\[5\]" "" } { 208 904 932 224 "L\[5\]" "" } { 224 680 712 240 "L\[4\]" "" } { 224 832 872 240 "L\[4\]" "" } { 224 904 932 240 "L\[4\]" "" } { 240 680 712 256 "L\[3\]" "" } { 240 832 872 256 "L\[3\]" "" } { 240 904 932 256 "L\[3\]" "" } { 256 680 712 272 "L\[2\]" "" } { 256 832 864 272 "L\[2\]" "" } { 256 904 932 272 "L\[2\]" "" } { 272 680 712 288 "L\[1\]" "" } { 272 832 864 288 "L\[1\]" "" } { 272 904 932 288 "L\[1\]" "" } { 288 680 712 304 "L\[0\]" "" } { 288 832 864 304 "L\[0\]" "" } { 288 904 932 304 "L\[0\]" "" } { 176 1048 1088 192 "L\[7\]" "" } { 192 1048 1088 208 "L\[6\]" "" } { 208 1048 1088 224 "L\[5\]" "" } { 224 1048 1088 240 "L\[4\]" "" } { 240 1048 1088 256 "L\[3\]" "" } { 256 1048 1088 272 "L\[2\]" "" } { 272 1048 1088 288 "L\[1\]" "" } { 288 1048 1088 304 "L\[0\]" "" } { 424 1096 1137 440 "L\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { L[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L\[0\] " "Info: Pin L\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { L[0] } } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { -8 424 600 8 "L\[7..0\]" "" } { -16 392 433 0 "L\[7..0\]" "" } { 176 272 328 192 "L\[7\]" "" } { 192 272 320 208 "L\[6\]" "" } { 208 272 328 224 "L\[5\]" "" } { 224 272 328 240 "L\[4\]" "" } { 256 272 336 272 "L\[3\]" "" } { 272 272 344 288 "L\[2\]" "" } { 288 272 328 304 "L\[1\]" "" } { 304 272 320 320 "L\[0\]" "" } { 168 392 448 184 "L\[7\]" "" } { 184 392 448 200 "L\[6\]" "" } { 200 392 448 216 "L\[5\]" "" } { 216 392 448 232 "L\[4\]" "" } { 232 392 448 248 "L\[3\]" "" } { 248 392 448 264 "L\[2\]" "" } { 264 392 448 280 "L\[1\]" "" } { 280 392 448 296 "L\[0\]" "" } { 168 568 600 184 "L\[7\]" "" } { 184 568 600 200 "L\[6\]" "" } { 200 568 600 216 "L\[5\]" "" } { 216 568 600 232 "L\[4\]" "" } { 232 568 600 248 "L\[3\]" "" } { 248 568 600 264 "L\[2\]" "" } { 264 568 600 280 "L\[1\]" "" } { 280 568 600 296 "L\[0\]" "" } { 176 680 712 192 "L\[7\]" "" } { 176 832 864 192 "L\[7\]" "" } { 176 904 932 192 "L\[7\]" "" } { 192 680 712 208 "L\[6\]" "" } { 192 832 864 208 "L\[6\]" "" } { 192 904 932 208 "L\[6\]" "" } { 208 680 712 224 "L\[5\]" "" } { 208 832 864 224 "L\[5\]" "" } { 208 904 932 224 "L\[5\]" "" } { 224 680 712 240 "L\[4\]" "" } { 224 832 872 240 "L\[4\]" "" } { 224 904 932 240 "L\[4\]" "" } { 240 680 712 256 "L\[3\]" "" } { 240 832 872 256 "L\[3\]" "" } { 240 904 932 256 "L\[3\]" "" } { 256 680 712 272 "L\[2\]" "" } { 256 832 864 272 "L\[2\]" "" } { 256 904 932 272 "L\[2\]" "" } { 272 680 712 288 "L\[1\]" "" } { 272 832 864 288 "L\[1\]" "" } { 272 904 932 288 "L\[1\]" "" } { 288 680 712 304 "L\[0\]" "" } { 288 832 864 304 "L\[0\]" "" } { 288 904 932 304 "L\[0\]" "" } { 176 1048 1088 192 "L\[7\]" "" } { 192 1048 1088 208 "L\[6\]" "" } { 208 1048 1088 224 "L\[5\]" "" } { 224 1048 1088 240 "L\[4\]" "" } { 240 1048 1088 256 "L\[3\]" "" } { 256 1048 1088 272 "L\[2\]" "" } { 272 1048 1088 288 "L\[1\]" "" } { 288 1048 1088 304 "L\[0\]" "" } { 424 1096 1137 440 "L\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { L[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R3_BUS " "Info: Pin R3_BUS not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { R3_BUS } } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { 64 88 256 80 "R3_BUS" "" } { 56 256 308 72 "R3_BUS" "" } { 304 904 946 320 "R3_BUS" "" } { 368 1144 1160 424 "R3_BUS" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { R3_BUS } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW_BUS " "Info: Pin SW_BUS not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { SW_BUS } } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { 16 88 256 32 "SW_BUS" "" } { 8 256 312 24 "SW_BUS" "" } { 160 56 120 176 "SW_BUS" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW_BUS } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K\[7\] " "Info: Pin K\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { K[7] } } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { 0 88 256 16 "K\[7..0\]" "" } { -8 256 304 8 "K\[7..0\]" "" } { 176 72 168 192 "K\[7\]" "" } { 192 72 168 208 "K\[6\]" "" } { 208 72 168 224 "K\[5\]" "" } { 224 72 168 240 "K\[4\]" "" } { 256 72 168 272 "K\[3\]" "" } { 272 72 168 288 "K\[2\]" "" } { 288 72 168 304 "K\[1\]" "" } { 304 72 168 320 "K\[0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { K[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1_BUS " "Info: Pin R1_BUS not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { R1_BUS } } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { 32 88 256 48 "R1_BUS" "" } { 24 256 308 40 "R1_BUS" "" } { 296 392 448 312 "R1_BUS" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { R1_BUS } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2_BUS " "Info: Pin R2_BUS not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { R2_BUS } } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { 48 88 256 64 "R2_BUS" "" } { 40 256 308 56 "R2_BUS" "" } { 304 680 722 320 "R2_BUS" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { R2_BUS } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K\[6\] " "Info: Pin K\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { K[6] } } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { 0 88 256 16 "K\[7..0\]" "" } { -8 256 304 8 "K\[7..0\]" "" } { 176 72 168 192 "K\[7\]" "" } { 192 72 168 208 "K\[6\]" "" } { 208 72 168 224 "K\[5\]" "" } { 224 72 168 240 "K\[4\]" "" } { 256 72 168 272 "K\[3\]" "" } { 272 72 168 288 "K\[2\]" "" } { 288 72 168 304 "K\[1\]" "" } { 304 72 168 320 "K\[0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { K[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K\[5\] " "Info: Pin K\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { K[5] } } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { 0 88 256 16 "K\[7..0\]" "" } { -8 256 304 8 "K\[7..0\]" "" } { 176 72 168 192 "K\[7\]" "" } { 192 72 168 208 "K\[6\]" "" } { 208 72 168 224 "K\[5\]" "" } { 224 72 168 240 "K\[4\]" "" } { 256 72 168 272 "K\[3\]" "" } { 272 72 168 288 "K\[2\]" "" } { 288 72 168 304 "K\[1\]" "" } { 304 72 168 320 "K\[0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { K[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K\[4\] " "Info: Pin K\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { K[4] } } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { 0 88 256 16 "K\[7..0\]" "" } { -8 256 304 8 "K\[7..0\]" "" } { 176 72 168 192 "K\[7\]" "" } { 192 72 168 208 "K\[6\]" "" } { 208 72 168 224 "K\[5\]" "" } { 224 72 168 240 "K\[4\]" "" } { 256 72 168 272 "K\[3\]" "" } { 272 72 168 288 "K\[2\]" "" } { 288 72 168 304 "K\[1\]" "" } { 304 72 168 320 "K\[0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { K[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K\[3\] " "Info: Pin K\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { K[3] } } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { 0 88 256 16 "K\[7..0\]" "" } { -8 256 304 8 "K\[7..0\]" "" } { 176 72 168 192 "K\[7\]" "" } { 192 72 168 208 "K\[6\]" "" } { 208 72 168 224 "K\[5\]" "" } { 224 72 168 240 "K\[4\]" "" } { 256 72 168 272 "K\[3\]" "" } { 272 72 168 288 "K\[2\]" "" } { 288 72 168 304 "K\[1\]" "" } { 304 72 168 320 "K\[0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { K[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K\[2\] " "Info: Pin K\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { K[2] } } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { 0 88 256 16 "K\[7..0\]" "" } { -8 256 304 8 "K\[7..0\]" "" } { 176 72 168 192 "K\[7\]" "" } { 192 72 168 208 "K\[6\]" "" } { 208 72 168 224 "K\[5\]" "" } { 224 72 168 240 "K\[4\]" "" } { 256 72 168 272 "K\[3\]" "" } { 272 72 168 288 "K\[2\]" "" } { 288 72 168 304 "K\[1\]" "" } { 304 72 168 320 "K\[0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { K[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K\[1\] " "Info: Pin K\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { K[1] } } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { 0 88 256 16 "K\[7..0\]" "" } { -8 256 304 8 "K\[7..0\]" "" } { 176 72 168 192 "K\[7\]" "" } { 192 72 168 208 "K\[6\]" "" } { 208 72 168 224 "K\[5\]" "" } { 224 72 168 240 "K\[4\]" "" } { 256 72 168 272 "K\[3\]" "" } { 272 72 168 288 "K\[2\]" "" } { 288 72 168 304 "K\[1\]" "" } { 304 72 168 320 "K\[0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { K[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K\[0\] " "Info: Pin K\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { K[0] } } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { 0 88 256 16 "K\[7..0\]" "" } { -8 256 304 8 "K\[7..0\]" "" } { 176 72 168 192 "K\[7\]" "" } { 192 72 168 208 "K\[6\]" "" } { 208 72 168 224 "K\[5\]" "" } { 224 72 168 240 "K\[4\]" "" } { 256 72 168 272 "K\[3\]" "" } { 272 72 168 288 "K\[2\]" "" } { 288 72 168 304 "K\[1\]" "" } { 304 72 168 320 "K\[0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { K[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { CLK } } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { -16 88 256 0 "CLK" "" } { -24 256 304 -8 "CLK" "" } { 448 416 456 464 "CLK" "" } { 456 696 752 472 "CLK" "" } { 464 920 968 480 "CLK" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDDR\[3\] " "Info: Pin LDDR\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { LDDR[3] } } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { 80 88 256 96 "LDDR\[3..1\]" "" } { 72 256 322 88 "LDDR\[3..1\]" "" } { 448 360 413 464 "LDDR\[1\]" "" } { 456 656 699 472 "LDDR\[2\]" "" } { 456 888 931 472 "LDDR\[3\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LDDR[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDDR\[1\] " "Info: Pin LDDR\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { LDDR[1] } } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { 80 88 256 96 "LDDR\[3..1\]" "" } { 72 256 322 88 "LDDR\[3..1\]" "" } { 448 360 413 464 "LDDR\[1\]" "" } { 456 656 699 472 "LDDR\[2\]" "" } { 456 888 931 472 "LDDR\[3\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LDDR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDDR\[2\] " "Info: Pin LDDR\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { LDDR[2] } } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { 80 88 256 96 "LDDR\[3..1\]" "" } { 72 256 322 88 "LDDR\[3..1\]" "" } { 448 360 413 464 "LDDR\[1\]" "" } { 456 656 699 472 "LDDR\[2\]" "" } { 456 888 931 472 "LDDR\[3\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LDDR[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst11  " "Info: Automatically promoted node inst11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { 376 384 432 440 "inst11" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst12  " "Info: Automatically promoted node inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { 392 664 712 456 "inst12" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst13  " "Info: Automatically promoted node inst13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { 392 888 936 456 "inst13" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst13 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 3.3V 16 8 8 " "Info: Number of I/O pins in group: 32 (unused VREF, 3.3V VCCIO, 16 input, 8 output, 8 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 85 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 77 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  77 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 80 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 74 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X24_Y39 X35_Y51 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X24_Y39 to location X35_Y51" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Warning: Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LE\[7\] 0 " "Info: Pin \"LE\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LE\[6\] 0 " "Info: Pin \"LE\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LE\[5\] 0 " "Info: Pin \"LE\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LE\[4\] 0 " "Info: Pin \"LE\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LE\[3\] 0 " "Info: Pin \"LE\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LE\[2\] 0 " "Info: Pin \"LE\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LE\[1\] 0 " "Info: Pin \"LE\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LE\[0\] 0 " "Info: Pin \"LE\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L\[7\] 0 " "Info: Pin \"L\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L\[6\] 0 " "Info: Pin \"L\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L\[5\] 0 " "Info: Pin \"L\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L\[4\] 0 " "Info: Pin \"L\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L\[3\] 0 " "Info: Pin \"L\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L\[2\] 0 " "Info: Pin \"L\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L\[1\] 0 " "Info: Pin \"L\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L\[0\] 0 " "Info: Pin \"L\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "74374:inst3\|40~3 " "Info: Following pins have the same output enable: 74374:inst3\|40~3" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional L\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin L\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { L[7] } } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { -8 424 600 8 "L\[7..0\]" "" } { -16 392 433 0 "L\[7..0\]" "" } { 176 272 328 192 "L\[7\]" "" } { 192 272 320 208 "L\[6\]" "" } { 208 272 328 224 "L\[5\]" "" } { 224 272 328 240 "L\[4\]" "" } { 256 272 336 272 "L\[3\]" "" } { 272 272 344 288 "L\[2\]" "" } { 288 272 328 304 "L\[1\]" "" } { 304 272 320 320 "L\[0\]" "" } { 168 392 448 184 "L\[7\]" "" } { 184 392 448 200 "L\[6\]" "" } { 200 392 448 216 "L\[5\]" "" } { 216 392 448 232 "L\[4\]" "" } { 232 392 448 248 "L\[3\]" "" } { 248 392 448 264 "L\[2\]" "" } { 264 392 448 280 "L\[1\]" "" } { 280 392 448 296 "L\[0\]" "" } { 168 568 600 184 "L\[7\]" "" } { 184 568 600 200 "L\[6\]" "" } { 200 568 600 216 "L\[5\]" "" } { 216 568 600 232 "L\[4\]" "" } { 232 568 600 248 "L\[3\]" "" } { 248 568 600 264 "L\[2\]" "" } { 264 568 600 280 "L\[1\]" "" } { 280 568 600 296 "L\[0\]" "" } { 176 680 712 192 "L\[7\]" "" } { 176 832 864 192 "L\[7\]" "" } { 176 904 932 192 "L\[7\]" "" } { 192 680 712 208 "L\[6\]" "" } { 192 832 864 208 "L\[6\]" "" } { 192 904 932 208 "L\[6\]" "" } { 208 680 712 224 "L\[5\]" "" } { 208 832 864 224 "L\[5\]" "" } { 208 904 932 224 "L\[5\]" "" } { 224 680 712 240 "L\[4\]" "" } { 224 832 872 240 "L\[4\]" "" } { 224 904 932 240 "L\[4\]" "" } { 240 680 712 256 "L\[3\]" "" } { 240 832 872 256 "L\[3\]" "" } { 240 904 932 256 "L\[3\]" "" } { 256 680 712 272 "L\[2\]" "" } { 256 832 864 272 "L\[2\]" "" } { 256 904 932 272 "L\[2\]" "" } { 272 680 712 288 "L\[1\]" "" } { 272 832 864 288 "L\[1\]" "" } { 272 904 932 288 "L\[1\]" "" } { 288 680 712 304 "L\[0\]" "" } { 288 832 864 304 "L\[0\]" "" } { 288 904 932 304 "L\[0\]" "" } { 176 1048 1088 192 "L\[7\]" "" } { 192 1048 1088 208 "L\[6\]" "" } { 208 1048 1088 224 "L\[5\]" "" } { 224 1048 1088 240 "L\[4\]" "" } { 240 1048 1088 256 "L\[3\]" "" } { 256 1048 1088 272 "L\[2\]" "" } { 272 1048 1088 288 "L\[1\]" "" } { 288 1048 1088 304 "L\[0\]" "" } { 424 1096 1137 440 "L\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { L[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional L\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin L\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { L[6] } } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { -8 424 600 8 "L\[7..0\]" "" } { -16 392 433 0 "L\[7..0\]" "" } { 176 272 328 192 "L\[7\]" "" } { 192 272 320 208 "L\[6\]" "" } { 208 272 328 224 "L\[5\]" "" } { 224 272 328 240 "L\[4\]" "" } { 256 272 336 272 "L\[3\]" "" } { 272 272 344 288 "L\[2\]" "" } { 288 272 328 304 "L\[1\]" "" } { 304 272 320 320 "L\[0\]" "" } { 168 392 448 184 "L\[7\]" "" } { 184 392 448 200 "L\[6\]" "" } { 200 392 448 216 "L\[5\]" "" } { 216 392 448 232 "L\[4\]" "" } { 232 392 448 248 "L\[3\]" "" } { 248 392 448 264 "L\[2\]" "" } { 264 392 448 280 "L\[1\]" "" } { 280 392 448 296 "L\[0\]" "" } { 168 568 600 184 "L\[7\]" "" } { 184 568 600 200 "L\[6\]" "" } { 200 568 600 216 "L\[5\]" "" } { 216 568 600 232 "L\[4\]" "" } { 232 568 600 248 "L\[3\]" "" } { 248 568 600 264 "L\[2\]" "" } { 264 568 600 280 "L\[1\]" "" } { 280 568 600 296 "L\[0\]" "" } { 176 680 712 192 "L\[7\]" "" } { 176 832 864 192 "L\[7\]" "" } { 176 904 932 192 "L\[7\]" "" } { 192 680 712 208 "L\[6\]" "" } { 192 832 864 208 "L\[6\]" "" } { 192 904 932 208 "L\[6\]" "" } { 208 680 712 224 "L\[5\]" "" } { 208 832 864 224 "L\[5\]" "" } { 208 904 932 224 "L\[5\]" "" } { 224 680 712 240 "L\[4\]" "" } { 224 832 872 240 "L\[4\]" "" } { 224 904 932 240 "L\[4\]" "" } { 240 680 712 256 "L\[3\]" "" } { 240 832 872 256 "L\[3\]" "" } { 240 904 932 256 "L\[3\]" "" } { 256 680 712 272 "L\[2\]" "" } { 256 832 864 272 "L\[2\]" "" } { 256 904 932 272 "L\[2\]" "" } { 272 680 712 288 "L\[1\]" "" } { 272 832 864 288 "L\[1\]" "" } { 272 904 932 288 "L\[1\]" "" } { 288 680 712 304 "L\[0\]" "" } { 288 832 864 304 "L\[0\]" "" } { 288 904 932 304 "L\[0\]" "" } { 176 1048 1088 192 "L\[7\]" "" } { 192 1048 1088 208 "L\[6\]" "" } { 208 1048 1088 224 "L\[5\]" "" } { 224 1048 1088 240 "L\[4\]" "" } { 240 1048 1088 256 "L\[3\]" "" } { 256 1048 1088 272 "L\[2\]" "" } { 272 1048 1088 288 "L\[1\]" "" } { 288 1048 1088 304 "L\[0\]" "" } { 424 1096 1137 440 "L\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { L[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional L\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin L\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { L[5] } } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { -8 424 600 8 "L\[7..0\]" "" } { -16 392 433 0 "L\[7..0\]" "" } { 176 272 328 192 "L\[7\]" "" } { 192 272 320 208 "L\[6\]" "" } { 208 272 328 224 "L\[5\]" "" } { 224 272 328 240 "L\[4\]" "" } { 256 272 336 272 "L\[3\]" "" } { 272 272 344 288 "L\[2\]" "" } { 288 272 328 304 "L\[1\]" "" } { 304 272 320 320 "L\[0\]" "" } { 168 392 448 184 "L\[7\]" "" } { 184 392 448 200 "L\[6\]" "" } { 200 392 448 216 "L\[5\]" "" } { 216 392 448 232 "L\[4\]" "" } { 232 392 448 248 "L\[3\]" "" } { 248 392 448 264 "L\[2\]" "" } { 264 392 448 280 "L\[1\]" "" } { 280 392 448 296 "L\[0\]" "" } { 168 568 600 184 "L\[7\]" "" } { 184 568 600 200 "L\[6\]" "" } { 200 568 600 216 "L\[5\]" "" } { 216 568 600 232 "L\[4\]" "" } { 232 568 600 248 "L\[3\]" "" } { 248 568 600 264 "L\[2\]" "" } { 264 568 600 280 "L\[1\]" "" } { 280 568 600 296 "L\[0\]" "" } { 176 680 712 192 "L\[7\]" "" } { 176 832 864 192 "L\[7\]" "" } { 176 904 932 192 "L\[7\]" "" } { 192 680 712 208 "L\[6\]" "" } { 192 832 864 208 "L\[6\]" "" } { 192 904 932 208 "L\[6\]" "" } { 208 680 712 224 "L\[5\]" "" } { 208 832 864 224 "L\[5\]" "" } { 208 904 932 224 "L\[5\]" "" } { 224 680 712 240 "L\[4\]" "" } { 224 832 872 240 "L\[4\]" "" } { 224 904 932 240 "L\[4\]" "" } { 240 680 712 256 "L\[3\]" "" } { 240 832 872 256 "L\[3\]" "" } { 240 904 932 256 "L\[3\]" "" } { 256 680 712 272 "L\[2\]" "" } { 256 832 864 272 "L\[2\]" "" } { 256 904 932 272 "L\[2\]" "" } { 272 680 712 288 "L\[1\]" "" } { 272 832 864 288 "L\[1\]" "" } { 272 904 932 288 "L\[1\]" "" } { 288 680 712 304 "L\[0\]" "" } { 288 832 864 304 "L\[0\]" "" } { 288 904 932 304 "L\[0\]" "" } { 176 1048 1088 192 "L\[7\]" "" } { 192 1048 1088 208 "L\[6\]" "" } { 208 1048 1088 224 "L\[5\]" "" } { 224 1048 1088 240 "L\[4\]" "" } { 240 1048 1088 256 "L\[3\]" "" } { 256 1048 1088 272 "L\[2\]" "" } { 272 1048 1088 288 "L\[1\]" "" } { 288 1048 1088 304 "L\[0\]" "" } { 424 1096 1137 440 "L\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { L[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional L\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin L\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { L[4] } } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { -8 424 600 8 "L\[7..0\]" "" } { -16 392 433 0 "L\[7..0\]" "" } { 176 272 328 192 "L\[7\]" "" } { 192 272 320 208 "L\[6\]" "" } { 208 272 328 224 "L\[5\]" "" } { 224 272 328 240 "L\[4\]" "" } { 256 272 336 272 "L\[3\]" "" } { 272 272 344 288 "L\[2\]" "" } { 288 272 328 304 "L\[1\]" "" } { 304 272 320 320 "L\[0\]" "" } { 168 392 448 184 "L\[7\]" "" } { 184 392 448 200 "L\[6\]" "" } { 200 392 448 216 "L\[5\]" "" } { 216 392 448 232 "L\[4\]" "" } { 232 392 448 248 "L\[3\]" "" } { 248 392 448 264 "L\[2\]" "" } { 264 392 448 280 "L\[1\]" "" } { 280 392 448 296 "L\[0\]" "" } { 168 568 600 184 "L\[7\]" "" } { 184 568 600 200 "L\[6\]" "" } { 200 568 600 216 "L\[5\]" "" } { 216 568 600 232 "L\[4\]" "" } { 232 568 600 248 "L\[3\]" "" } { 248 568 600 264 "L\[2\]" "" } { 264 568 600 280 "L\[1\]" "" } { 280 568 600 296 "L\[0\]" "" } { 176 680 712 192 "L\[7\]" "" } { 176 832 864 192 "L\[7\]" "" } { 176 904 932 192 "L\[7\]" "" } { 192 680 712 208 "L\[6\]" "" } { 192 832 864 208 "L\[6\]" "" } { 192 904 932 208 "L\[6\]" "" } { 208 680 712 224 "L\[5\]" "" } { 208 832 864 224 "L\[5\]" "" } { 208 904 932 224 "L\[5\]" "" } { 224 680 712 240 "L\[4\]" "" } { 224 832 872 240 "L\[4\]" "" } { 224 904 932 240 "L\[4\]" "" } { 240 680 712 256 "L\[3\]" "" } { 240 832 872 256 "L\[3\]" "" } { 240 904 932 256 "L\[3\]" "" } { 256 680 712 272 "L\[2\]" "" } { 256 832 864 272 "L\[2\]" "" } { 256 904 932 272 "L\[2\]" "" } { 272 680 712 288 "L\[1\]" "" } { 272 832 864 288 "L\[1\]" "" } { 272 904 932 288 "L\[1\]" "" } { 288 680 712 304 "L\[0\]" "" } { 288 832 864 304 "L\[0\]" "" } { 288 904 932 304 "L\[0\]" "" } { 176 1048 1088 192 "L\[7\]" "" } { 192 1048 1088 208 "L\[6\]" "" } { 208 1048 1088 224 "L\[5\]" "" } { 224 1048 1088 240 "L\[4\]" "" } { 240 1048 1088 256 "L\[3\]" "" } { 256 1048 1088 272 "L\[2\]" "" } { 272 1048 1088 288 "L\[1\]" "" } { 288 1048 1088 304 "L\[0\]" "" } { 424 1096 1137 440 "L\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { L[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional L\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin L\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { L[3] } } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { -8 424 600 8 "L\[7..0\]" "" } { -16 392 433 0 "L\[7..0\]" "" } { 176 272 328 192 "L\[7\]" "" } { 192 272 320 208 "L\[6\]" "" } { 208 272 328 224 "L\[5\]" "" } { 224 272 328 240 "L\[4\]" "" } { 256 272 336 272 "L\[3\]" "" } { 272 272 344 288 "L\[2\]" "" } { 288 272 328 304 "L\[1\]" "" } { 304 272 320 320 "L\[0\]" "" } { 168 392 448 184 "L\[7\]" "" } { 184 392 448 200 "L\[6\]" "" } { 200 392 448 216 "L\[5\]" "" } { 216 392 448 232 "L\[4\]" "" } { 232 392 448 248 "L\[3\]" "" } { 248 392 448 264 "L\[2\]" "" } { 264 392 448 280 "L\[1\]" "" } { 280 392 448 296 "L\[0\]" "" } { 168 568 600 184 "L\[7\]" "" } { 184 568 600 200 "L\[6\]" "" } { 200 568 600 216 "L\[5\]" "" } { 216 568 600 232 "L\[4\]" "" } { 232 568 600 248 "L\[3\]" "" } { 248 568 600 264 "L\[2\]" "" } { 264 568 600 280 "L\[1\]" "" } { 280 568 600 296 "L\[0\]" "" } { 176 680 712 192 "L\[7\]" "" } { 176 832 864 192 "L\[7\]" "" } { 176 904 932 192 "L\[7\]" "" } { 192 680 712 208 "L\[6\]" "" } { 192 832 864 208 "L\[6\]" "" } { 192 904 932 208 "L\[6\]" "" } { 208 680 712 224 "L\[5\]" "" } { 208 832 864 224 "L\[5\]" "" } { 208 904 932 224 "L\[5\]" "" } { 224 680 712 240 "L\[4\]" "" } { 224 832 872 240 "L\[4\]" "" } { 224 904 932 240 "L\[4\]" "" } { 240 680 712 256 "L\[3\]" "" } { 240 832 872 256 "L\[3\]" "" } { 240 904 932 256 "L\[3\]" "" } { 256 680 712 272 "L\[2\]" "" } { 256 832 864 272 "L\[2\]" "" } { 256 904 932 272 "L\[2\]" "" } { 272 680 712 288 "L\[1\]" "" } { 272 832 864 288 "L\[1\]" "" } { 272 904 932 288 "L\[1\]" "" } { 288 680 712 304 "L\[0\]" "" } { 288 832 864 304 "L\[0\]" "" } { 288 904 932 304 "L\[0\]" "" } { 176 1048 1088 192 "L\[7\]" "" } { 192 1048 1088 208 "L\[6\]" "" } { 208 1048 1088 224 "L\[5\]" "" } { 224 1048 1088 240 "L\[4\]" "" } { 240 1048 1088 256 "L\[3\]" "" } { 256 1048 1088 272 "L\[2\]" "" } { 272 1048 1088 288 "L\[1\]" "" } { 288 1048 1088 304 "L\[0\]" "" } { 424 1096 1137 440 "L\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { L[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional L\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin L\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { L[2] } } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { -8 424 600 8 "L\[7..0\]" "" } { -16 392 433 0 "L\[7..0\]" "" } { 176 272 328 192 "L\[7\]" "" } { 192 272 320 208 "L\[6\]" "" } { 208 272 328 224 "L\[5\]" "" } { 224 272 328 240 "L\[4\]" "" } { 256 272 336 272 "L\[3\]" "" } { 272 272 344 288 "L\[2\]" "" } { 288 272 328 304 "L\[1\]" "" } { 304 272 320 320 "L\[0\]" "" } { 168 392 448 184 "L\[7\]" "" } { 184 392 448 200 "L\[6\]" "" } { 200 392 448 216 "L\[5\]" "" } { 216 392 448 232 "L\[4\]" "" } { 232 392 448 248 "L\[3\]" "" } { 248 392 448 264 "L\[2\]" "" } { 264 392 448 280 "L\[1\]" "" } { 280 392 448 296 "L\[0\]" "" } { 168 568 600 184 "L\[7\]" "" } { 184 568 600 200 "L\[6\]" "" } { 200 568 600 216 "L\[5\]" "" } { 216 568 600 232 "L\[4\]" "" } { 232 568 600 248 "L\[3\]" "" } { 248 568 600 264 "L\[2\]" "" } { 264 568 600 280 "L\[1\]" "" } { 280 568 600 296 "L\[0\]" "" } { 176 680 712 192 "L\[7\]" "" } { 176 832 864 192 "L\[7\]" "" } { 176 904 932 192 "L\[7\]" "" } { 192 680 712 208 "L\[6\]" "" } { 192 832 864 208 "L\[6\]" "" } { 192 904 932 208 "L\[6\]" "" } { 208 680 712 224 "L\[5\]" "" } { 208 832 864 224 "L\[5\]" "" } { 208 904 932 224 "L\[5\]" "" } { 224 680 712 240 "L\[4\]" "" } { 224 832 872 240 "L\[4\]" "" } { 224 904 932 240 "L\[4\]" "" } { 240 680 712 256 "L\[3\]" "" } { 240 832 872 256 "L\[3\]" "" } { 240 904 932 256 "L\[3\]" "" } { 256 680 712 272 "L\[2\]" "" } { 256 832 864 272 "L\[2\]" "" } { 256 904 932 272 "L\[2\]" "" } { 272 680 712 288 "L\[1\]" "" } { 272 832 864 288 "L\[1\]" "" } { 272 904 932 288 "L\[1\]" "" } { 288 680 712 304 "L\[0\]" "" } { 288 832 864 304 "L\[0\]" "" } { 288 904 932 304 "L\[0\]" "" } { 176 1048 1088 192 "L\[7\]" "" } { 192 1048 1088 208 "L\[6\]" "" } { 208 1048 1088 224 "L\[5\]" "" } { 224 1048 1088 240 "L\[4\]" "" } { 240 1048 1088 256 "L\[3\]" "" } { 256 1048 1088 272 "L\[2\]" "" } { 272 1048 1088 288 "L\[1\]" "" } { 288 1048 1088 304 "L\[0\]" "" } { 424 1096 1137 440 "L\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { L[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional L\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin L\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { L[1] } } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { -8 424 600 8 "L\[7..0\]" "" } { -16 392 433 0 "L\[7..0\]" "" } { 176 272 328 192 "L\[7\]" "" } { 192 272 320 208 "L\[6\]" "" } { 208 272 328 224 "L\[5\]" "" } { 224 272 328 240 "L\[4\]" "" } { 256 272 336 272 "L\[3\]" "" } { 272 272 344 288 "L\[2\]" "" } { 288 272 328 304 "L\[1\]" "" } { 304 272 320 320 "L\[0\]" "" } { 168 392 448 184 "L\[7\]" "" } { 184 392 448 200 "L\[6\]" "" } { 200 392 448 216 "L\[5\]" "" } { 216 392 448 232 "L\[4\]" "" } { 232 392 448 248 "L\[3\]" "" } { 248 392 448 264 "L\[2\]" "" } { 264 392 448 280 "L\[1\]" "" } { 280 392 448 296 "L\[0\]" "" } { 168 568 600 184 "L\[7\]" "" } { 184 568 600 200 "L\[6\]" "" } { 200 568 600 216 "L\[5\]" "" } { 216 568 600 232 "L\[4\]" "" } { 232 568 600 248 "L\[3\]" "" } { 248 568 600 264 "L\[2\]" "" } { 264 568 600 280 "L\[1\]" "" } { 280 568 600 296 "L\[0\]" "" } { 176 680 712 192 "L\[7\]" "" } { 176 832 864 192 "L\[7\]" "" } { 176 904 932 192 "L\[7\]" "" } { 192 680 712 208 "L\[6\]" "" } { 192 832 864 208 "L\[6\]" "" } { 192 904 932 208 "L\[6\]" "" } { 208 680 712 224 "L\[5\]" "" } { 208 832 864 224 "L\[5\]" "" } { 208 904 932 224 "L\[5\]" "" } { 224 680 712 240 "L\[4\]" "" } { 224 832 872 240 "L\[4\]" "" } { 224 904 932 240 "L\[4\]" "" } { 240 680 712 256 "L\[3\]" "" } { 240 832 872 256 "L\[3\]" "" } { 240 904 932 256 "L\[3\]" "" } { 256 680 712 272 "L\[2\]" "" } { 256 832 864 272 "L\[2\]" "" } { 256 904 932 272 "L\[2\]" "" } { 272 680 712 288 "L\[1\]" "" } { 272 832 864 288 "L\[1\]" "" } { 272 904 932 288 "L\[1\]" "" } { 288 680 712 304 "L\[0\]" "" } { 288 832 864 304 "L\[0\]" "" } { 288 904 932 304 "L\[0\]" "" } { 176 1048 1088 192 "L\[7\]" "" } { 192 1048 1088 208 "L\[6\]" "" } { 208 1048 1088 224 "L\[5\]" "" } { 224 1048 1088 240 "L\[4\]" "" } { 240 1048 1088 256 "L\[3\]" "" } { 256 1048 1088 272 "L\[2\]" "" } { 272 1048 1088 288 "L\[1\]" "" } { 288 1048 1088 304 "L\[0\]" "" } { 424 1096 1137 440 "L\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { L[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional L\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin L\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { L[0] } } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { -8 424 600 8 "L\[7..0\]" "" } { -16 392 433 0 "L\[7..0\]" "" } { 176 272 328 192 "L\[7\]" "" } { 192 272 320 208 "L\[6\]" "" } { 208 272 328 224 "L\[5\]" "" } { 224 272 328 240 "L\[4\]" "" } { 256 272 336 272 "L\[3\]" "" } { 272 272 344 288 "L\[2\]" "" } { 288 272 328 304 "L\[1\]" "" } { 304 272 320 320 "L\[0\]" "" } { 168 392 448 184 "L\[7\]" "" } { 184 392 448 200 "L\[6\]" "" } { 200 392 448 216 "L\[5\]" "" } { 216 392 448 232 "L\[4\]" "" } { 232 392 448 248 "L\[3\]" "" } { 248 392 448 264 "L\[2\]" "" } { 264 392 448 280 "L\[1\]" "" } { 280 392 448 296 "L\[0\]" "" } { 168 568 600 184 "L\[7\]" "" } { 184 568 600 200 "L\[6\]" "" } { 200 568 600 216 "L\[5\]" "" } { 216 568 600 232 "L\[4\]" "" } { 232 568 600 248 "L\[3\]" "" } { 248 568 600 264 "L\[2\]" "" } { 264 568 600 280 "L\[1\]" "" } { 280 568 600 296 "L\[0\]" "" } { 176 680 712 192 "L\[7\]" "" } { 176 832 864 192 "L\[7\]" "" } { 176 904 932 192 "L\[7\]" "" } { 192 680 712 208 "L\[6\]" "" } { 192 832 864 208 "L\[6\]" "" } { 192 904 932 208 "L\[6\]" "" } { 208 680 712 224 "L\[5\]" "" } { 208 832 864 224 "L\[5\]" "" } { 208 904 932 224 "L\[5\]" "" } { 224 680 712 240 "L\[4\]" "" } { 224 832 872 240 "L\[4\]" "" } { 224 904 932 240 "L\[4\]" "" } { 240 680 712 256 "L\[3\]" "" } { 240 832 872 256 "L\[3\]" "" } { 240 904 932 256 "L\[3\]" "" } { 256 680 712 272 "L\[2\]" "" } { 256 832 864 272 "L\[2\]" "" } { 256 904 932 272 "L\[2\]" "" } { 272 680 712 288 "L\[1\]" "" } { 272 832 864 288 "L\[1\]" "" } { 272 904 932 288 "L\[1\]" "" } { 288 680 712 304 "L\[0\]" "" } { 288 832 864 304 "L\[0\]" "" } { 288 904 932 304 "L\[0\]" "" } { 176 1048 1088 192 "L\[7\]" "" } { 192 1048 1088 208 "L\[6\]" "" } { 208 1048 1088 224 "L\[5\]" "" } { 224 1048 1088 240 "L\[4\]" "" } { 240 1048 1088 256 "L\[3\]" "" } { 256 1048 1088 272 "L\[2\]" "" } { 272 1048 1088 288 "L\[1\]" "" } { 288 1048 1088 304 "L\[0\]" "" } { 424 1096 1137 440 "L\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { L[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "391 " "Info: Peak virtual memory: 391 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 04 12:13:24 2020 " "Info: Processing ended: Wed Mar 04 12:13:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
