arch                                                                    	circuit    	vpr_revision	vpr_status	error	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	routed_wirelength	crit_path_route_success_iteration	logic_block_area_total	logic_block_area_used	routing_area_total	routing_area_per_tile	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS 	odin_synth_time	abc_synth_time	abc_cec_time	abc_sec_time	ace_time	pack_time	place_time	crit_path_route_time	vtr_flow_elapsed_time	max_vpr_mem	max_odin_mem	max_abc_mem
complex_switch/k4_N8_topology-0.85sL2-0.15gL4-on-cb-off-sb_22nm_22nm.xml	raygentop.v	30d086154   	success   	     	4487               	4603                 	3483                	929                   	26          	26           	377    	239   	305        	1           	7       	64129                	4.07228       	-2747.32            	-4.07228            	44216            	17                               	3.88769e+06           	2.38465e+06          	7.19592e+06       	10644.9              	4.51687            	-3154.61 	-4.51687 	-21.862 	-0.227178	0.19           	0.06          	-1          	-1          	-1      	0.96     	11.23     	8.17                	42.41                	-1         	-1          	-1         
