{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651399996620 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651399996624 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 12:13:16 2022 " "Processing started: Sun May 01 12:13:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651399996624 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651399996624 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Testing -c Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off Testing -c Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651399996624 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651399997010 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651399997010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO_board-data_flow " "Found design unit 1: IO_board-data_flow" {  } { { "output_files/Test.vhd" "" { Text "C:/Users/chinc/Documents/Kex jobb/FPGA_Design/Testing/output_files/Test.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651400003154 ""} { "Info" "ISGN_ENTITY_NAME" "1 IO_board " "Found entity 1: IO_board" {  } { { "output_files/Test.vhd" "" { Text "C:/Users/chinc/Documents/Kex jobb/FPGA_Design/Testing/output_files/Test.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651400003154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651400003154 ""}
{ "Warning" "WSGN_SEARCH_FILE" "test.vhd 2 1 " "Using design file test.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Test-data_flow " "Found design unit 1: Test-data_flow" {  } { { "test.vhd" "" { Text "C:/Users/chinc/Documents/Kex jobb/FPGA_Design/Testing/test.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651400003196 ""} { "Info" "ISGN_ENTITY_NAME" "1 Test " "Found entity 1: Test" {  } { { "test.vhd" "" { Text "C:/Users/chinc/Documents/Kex jobb/FPGA_Design/Testing/test.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651400003196 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1651400003196 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Test " "Elaborating entity \"Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651400003198 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "outputs\[19\] " "Inserted always-enabled tri-state buffer between \"outputs\[19\]\" and its non-tri-state driver." {  } { { "test.vhd" "" { Text "C:/Users/chinc/Documents/Kex jobb/FPGA_Design/Testing/test.vhd" 6 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651400003458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "outputs\[18\] " "Inserted always-enabled tri-state buffer between \"outputs\[18\]\" and its non-tri-state driver." {  } { { "test.vhd" "" { Text "C:/Users/chinc/Documents/Kex jobb/FPGA_Design/Testing/test.vhd" 6 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651400003458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "outputs\[17\] " "Inserted always-enabled tri-state buffer between \"outputs\[17\]\" and its non-tri-state driver." {  } { { "test.vhd" "" { Text "C:/Users/chinc/Documents/Kex jobb/FPGA_Design/Testing/test.vhd" 6 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651400003458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "outputs\[16\] " "Inserted always-enabled tri-state buffer between \"outputs\[16\]\" and its non-tri-state driver." {  } { { "test.vhd" "" { Text "C:/Users/chinc/Documents/Kex jobb/FPGA_Design/Testing/test.vhd" 6 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651400003458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "outputs\[15\] " "Inserted always-enabled tri-state buffer between \"outputs\[15\]\" and its non-tri-state driver." {  } { { "test.vhd" "" { Text "C:/Users/chinc/Documents/Kex jobb/FPGA_Design/Testing/test.vhd" 6 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651400003458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "outputs\[14\] " "Inserted always-enabled tri-state buffer between \"outputs\[14\]\" and its non-tri-state driver." {  } { { "test.vhd" "" { Text "C:/Users/chinc/Documents/Kex jobb/FPGA_Design/Testing/test.vhd" 6 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651400003458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "outputs\[13\] " "Inserted always-enabled tri-state buffer between \"outputs\[13\]\" and its non-tri-state driver." {  } { { "test.vhd" "" { Text "C:/Users/chinc/Documents/Kex jobb/FPGA_Design/Testing/test.vhd" 6 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651400003458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "outputs\[12\] " "Inserted always-enabled tri-state buffer between \"outputs\[12\]\" and its non-tri-state driver." {  } { { "test.vhd" "" { Text "C:/Users/chinc/Documents/Kex jobb/FPGA_Design/Testing/test.vhd" 6 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651400003458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "outputs\[11\] " "Inserted always-enabled tri-state buffer between \"outputs\[11\]\" and its non-tri-state driver." {  } { { "test.vhd" "" { Text "C:/Users/chinc/Documents/Kex jobb/FPGA_Design/Testing/test.vhd" 6 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651400003458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "outputs\[10\] " "Inserted always-enabled tri-state buffer between \"outputs\[10\]\" and its non-tri-state driver." {  } { { "test.vhd" "" { Text "C:/Users/chinc/Documents/Kex jobb/FPGA_Design/Testing/test.vhd" 6 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651400003458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "outputs\[9\] " "Inserted always-enabled tri-state buffer between \"outputs\[9\]\" and its non-tri-state driver." {  } { { "test.vhd" "" { Text "C:/Users/chinc/Documents/Kex jobb/FPGA_Design/Testing/test.vhd" 6 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651400003458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "outputs\[8\] " "Inserted always-enabled tri-state buffer between \"outputs\[8\]\" and its non-tri-state driver." {  } { { "test.vhd" "" { Text "C:/Users/chinc/Documents/Kex jobb/FPGA_Design/Testing/test.vhd" 6 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651400003458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "outputs\[7\] " "Inserted always-enabled tri-state buffer between \"outputs\[7\]\" and its non-tri-state driver." {  } { { "test.vhd" "" { Text "C:/Users/chinc/Documents/Kex jobb/FPGA_Design/Testing/test.vhd" 6 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651400003458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "outputs\[6\] " "Inserted always-enabled tri-state buffer between \"outputs\[6\]\" and its non-tri-state driver." {  } { { "test.vhd" "" { Text "C:/Users/chinc/Documents/Kex jobb/FPGA_Design/Testing/test.vhd" 6 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651400003458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "outputs\[5\] " "Inserted always-enabled tri-state buffer between \"outputs\[5\]\" and its non-tri-state driver." {  } { { "test.vhd" "" { Text "C:/Users/chinc/Documents/Kex jobb/FPGA_Design/Testing/test.vhd" 6 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651400003458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "outputs\[4\] " "Inserted always-enabled tri-state buffer between \"outputs\[4\]\" and its non-tri-state driver." {  } { { "test.vhd" "" { Text "C:/Users/chinc/Documents/Kex jobb/FPGA_Design/Testing/test.vhd" 6 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651400003458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "outputs\[3\] " "Inserted always-enabled tri-state buffer between \"outputs\[3\]\" and its non-tri-state driver." {  } { { "test.vhd" "" { Text "C:/Users/chinc/Documents/Kex jobb/FPGA_Design/Testing/test.vhd" 6 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651400003458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "outputs\[2\] " "Inserted always-enabled tri-state buffer between \"outputs\[2\]\" and its non-tri-state driver." {  } { { "test.vhd" "" { Text "C:/Users/chinc/Documents/Kex jobb/FPGA_Design/Testing/test.vhd" 6 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651400003458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "outputs\[1\] " "Inserted always-enabled tri-state buffer between \"outputs\[1\]\" and its non-tri-state driver." {  } { { "test.vhd" "" { Text "C:/Users/chinc/Documents/Kex jobb/FPGA_Design/Testing/test.vhd" 6 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651400003458 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "outputs\[0\] " "Inserted always-enabled tri-state buffer between \"outputs\[0\]\" and its non-tri-state driver." {  } { { "test.vhd" "" { Text "C:/Users/chinc/Documents/Kex jobb/FPGA_Design/Testing/test.vhd" 6 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651400003458 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1651400003458 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "outputs\[0\]~synth " "Node \"outputs\[0\]~synth\"" {  } { { "test.vhd" "" { Text "C:/Users/chinc/Documents/Kex jobb/FPGA_Design/Testing/test.vhd" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651400003478 ""} { "Warning" "WMLS_MLS_NODE_NAME" "outputs\[1\]~synth " "Node \"outputs\[1\]~synth\"" {  } { { "test.vhd" "" { Text "C:/Users/chinc/Documents/Kex jobb/FPGA_Design/Testing/test.vhd" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651400003478 ""} { "Warning" "WMLS_MLS_NODE_NAME" "outputs\[2\]~synth " "Node \"outputs\[2\]~synth\"" {  } { { "test.vhd" "" { Text "C:/Users/chinc/Documents/Kex jobb/FPGA_Design/Testing/test.vhd" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651400003478 ""} { "Warning" "WMLS_MLS_NODE_NAME" "outputs\[3\]~synth " "Node \"outputs\[3\]~synth\"" {  } { { "test.vhd" "" { Text "C:/Users/chinc/Documents/Kex jobb/FPGA_Design/Testing/test.vhd" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651400003478 ""} { "Warning" "WMLS_MLS_NODE_NAME" "outputs\[4\]~synth " "Node \"outputs\[4\]~synth\"" {  } { { "test.vhd" "" { Text "C:/Users/chinc/Documents/Kex jobb/FPGA_Design/Testing/test.vhd" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651400003478 ""} { "Warning" "WMLS_MLS_NODE_NAME" "outputs\[5\]~synth " "Node \"outputs\[5\]~synth\"" {  } { { "test.vhd" "" { Text "C:/Users/chinc/Documents/Kex jobb/FPGA_Design/Testing/test.vhd" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651400003478 ""} { "Warning" "WMLS_MLS_NODE_NAME" "outputs\[6\]~synth " "Node \"outputs\[6\]~synth\"" {  } { { "test.vhd" "" { Text "C:/Users/chinc/Documents/Kex jobb/FPGA_Design/Testing/test.vhd" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651400003478 ""} { "Warning" "WMLS_MLS_NODE_NAME" "outputs\[7\]~synth " "Node \"outputs\[7\]~synth\"" {  } { { "test.vhd" "" { Text "C:/Users/chinc/Documents/Kex jobb/FPGA_Design/Testing/test.vhd" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651400003478 ""} { "Warning" "WMLS_MLS_NODE_NAME" "outputs\[8\]~synth " "Node \"outputs\[8\]~synth\"" {  } { { "test.vhd" "" { Text "C:/Users/chinc/Documents/Kex jobb/FPGA_Design/Testing/test.vhd" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651400003478 ""} { "Warning" "WMLS_MLS_NODE_NAME" "outputs\[9\]~synth " "Node \"outputs\[9\]~synth\"" {  } { { "test.vhd" "" { Text "C:/Users/chinc/Documents/Kex jobb/FPGA_Design/Testing/test.vhd" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651400003478 ""} { "Warning" "WMLS_MLS_NODE_NAME" "outputs\[10\]~synth " "Node \"outputs\[10\]~synth\"" {  } { { "test.vhd" "" { Text "C:/Users/chinc/Documents/Kex jobb/FPGA_Design/Testing/test.vhd" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651400003478 ""} { "Warning" "WMLS_MLS_NODE_NAME" "outputs\[11\]~synth " "Node \"outputs\[11\]~synth\"" {  } { { "test.vhd" "" { Text "C:/Users/chinc/Documents/Kex jobb/FPGA_Design/Testing/test.vhd" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651400003478 ""} { "Warning" "WMLS_MLS_NODE_NAME" "outputs\[12\]~synth " "Node \"outputs\[12\]~synth\"" {  } { { "test.vhd" "" { Text "C:/Users/chinc/Documents/Kex jobb/FPGA_Design/Testing/test.vhd" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651400003478 ""} { "Warning" "WMLS_MLS_NODE_NAME" "outputs\[13\]~synth " "Node \"outputs\[13\]~synth\"" {  } { { "test.vhd" "" { Text "C:/Users/chinc/Documents/Kex jobb/FPGA_Design/Testing/test.vhd" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651400003478 ""} { "Warning" "WMLS_MLS_NODE_NAME" "outputs\[14\]~synth " "Node \"outputs\[14\]~synth\"" {  } { { "test.vhd" "" { Text "C:/Users/chinc/Documents/Kex jobb/FPGA_Design/Testing/test.vhd" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651400003478 ""} { "Warning" "WMLS_MLS_NODE_NAME" "outputs\[15\]~synth " "Node \"outputs\[15\]~synth\"" {  } { { "test.vhd" "" { Text "C:/Users/chinc/Documents/Kex jobb/FPGA_Design/Testing/test.vhd" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651400003478 ""} { "Warning" "WMLS_MLS_NODE_NAME" "outputs\[16\]~synth " "Node \"outputs\[16\]~synth\"" {  } { { "test.vhd" "" { Text "C:/Users/chinc/Documents/Kex jobb/FPGA_Design/Testing/test.vhd" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651400003478 ""} { "Warning" "WMLS_MLS_NODE_NAME" "outputs\[17\]~synth " "Node \"outputs\[17\]~synth\"" {  } { { "test.vhd" "" { Text "C:/Users/chinc/Documents/Kex jobb/FPGA_Design/Testing/test.vhd" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651400003478 ""} { "Warning" "WMLS_MLS_NODE_NAME" "outputs\[18\]~synth " "Node \"outputs\[18\]~synth\"" {  } { { "test.vhd" "" { Text "C:/Users/chinc/Documents/Kex jobb/FPGA_Design/Testing/test.vhd" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651400003478 ""} { "Warning" "WMLS_MLS_NODE_NAME" "outputs\[19\]~synth " "Node \"outputs\[19\]~synth\"" {  } { { "test.vhd" "" { Text "C:/Users/chinc/Documents/Kex jobb/FPGA_Design/Testing/test.vhd" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651400003478 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651400003478 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651400003616 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651400003616 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651400003701 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651400003701 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "20 " "Implemented 20 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1651400003701 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651400003701 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651400003708 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 12:13:23 2022 " "Processing ended: Sun May 01 12:13:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651400003708 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651400003708 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651400003708 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651400003708 ""}
