TICKINT, bit [1]<BR><FONT class=clozed>Tick interrupt. Indicates whether counting to 0 causes the status of the SysTick exception to change to pending.<BR>The possible values of this bit are:<BR>0 Count to 0 does not affect the SysTick exception status.<BR>1 Count to 0 changes the SysTick exception status to pending.<BR>Changing the value of the counter to 0 by writing the SysTick does not change the status of the SysTick exception.<BR>If only one SysTick timer is implemented and ICSR.STTNS is clear, this bit is RAZ/WI from Non-secure state.<BR>If no SysTick timer is implemented this bit is RES0.<BR>This bit resets to zero on a Warm reset.&nbsp; </FONT>
<P><FONT class=clozed>&nbsp;</FONT></P>
<P><FONT class=clozed>In SYST_CSR</FONT>