Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jan 30 09:36:51 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file ST_TEST_wrapper_timing_summary_routed.rpt -pb ST_TEST_wrapper_timing_summary_routed.pb -rpx ST_TEST_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ST_TEST_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.445      -73.513                     15                 4059        0.028        0.000                      0                 4059        0.109        0.000                       0                  2272  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
ST_TEST_i/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_ST_TEST_clk_wiz_0_0    {0.000 2.500}        5.000           200.000         
  clk_out2_ST_TEST_clk_wiz_0_0    {0.000 10.000}       20.000          50.000          
  clk_out3_ST_TEST_clk_wiz_0_0    {0.625 3.125}        5.000           200.000         
  clk_out4_ST_TEST_clk_wiz_0_0    {0.625 10.625}       20.000          50.000          
  clk_out5_ST_TEST_clk_wiz_0_0    {10.000 20.000}      20.000          50.000          
  clkfbout_ST_TEST_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         
ST_TEST_i/clk_wiz_1/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_ST_TEST_clk_wiz_1_0_1  {0.000 1.667}        3.333           300.000         
  clk_out2_ST_TEST_clk_wiz_1_0_1  {0.000 2.500}        5.000           200.000         
  clkfbout_ST_TEST_clk_wiz_1_0_1  {0.000 5.000}        10.000          100.000         
ST_TEST_i/clk_wiz_2/inst/clk_in1  {0.000 10.000}       20.000          50.000          
  clk_out1_ST_TEST_clk_wiz_2_0_1  {1.250 3.750}        5.000           200.000         
  clk_out2_ST_TEST_clk_wiz_2_0_1  {1.250 11.250}       20.000          50.000          
  clk_out3_ST_TEST_clk_wiz_2_0_1  {1.875 4.375}        5.000           200.000         
  clk_out4_ST_TEST_clk_wiz_2_0_1  {1.875 11.875}       20.000          50.000          
  clkfbout_ST_TEST_clk_wiz_2_0_1  {0.000 10.000}       20.000          50.000          
clk_fpga_0                        {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ST_TEST_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_ST_TEST_clk_wiz_0_0                                                                                                                                                      2.845        0.000                       0                     5  
  clk_out2_ST_TEST_clk_wiz_0_0          6.158        0.000                      0                    2        0.185        0.000                      0                    2        9.500        0.000                       0                     7  
  clk_out3_ST_TEST_clk_wiz_0_0                                                                                                                                                      2.845        0.000                       0                     5  
  clk_out4_ST_TEST_clk_wiz_0_0          6.416        0.000                      0                    2        0.190        0.000                      0                    2        9.500        0.000                       0                     7  
  clk_out5_ST_TEST_clk_wiz_0_0          6.121        0.000                      0                  540        0.070        0.000                      0                  540        9.500        0.000                       0                   274  
  clkfbout_ST_TEST_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  
ST_TEST_i/clk_wiz_1/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_ST_TEST_clk_wiz_1_0_1                                                                                                                                                    0.109        0.000                       0                     3  
  clk_out2_ST_TEST_clk_wiz_1_0_1                                                                                                                                                    0.264        0.000                       0                     3  
  clkfbout_ST_TEST_clk_wiz_1_0_1                                                                                                                                                    7.845        0.000                       0                     3  
ST_TEST_i/clk_wiz_2/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_ST_TEST_clk_wiz_2_0_1                                                                                                                                                    2.845        0.000                       0                     5  
  clk_out2_ST_TEST_clk_wiz_2_0_1        7.858        0.000                      0                    2        0.190        0.000                      0                    2        9.500        0.000                       0                     7  
  clk_out3_ST_TEST_clk_wiz_2_0_1                                                                                                                                                    2.845        0.000                       0                     5  
  clk_out4_ST_TEST_clk_wiz_2_0_1        8.036        0.000                      0                    2        0.185        0.000                      0                    2        9.500        0.000                       0                     7  
  clkfbout_ST_TEST_clk_wiz_2_0_1                                                                                                                                                   17.845        0.000                       0                     3  
clk_fpga_0                              3.410        0.000                      0                 3371        0.028        0.000                      0                 3371        4.020        0.000                       0                  1932  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out5_ST_TEST_clk_wiz_0_0    clk_out2_ST_TEST_clk_wiz_0_0         13.127        0.000                      0                    1        1.131        0.000                      0                    1  
clk_fpga_0                      clk_out2_ST_TEST_clk_wiz_0_0          1.908        0.000                      0                    5        2.119        0.000                      0                    5  
clk_out5_ST_TEST_clk_wiz_0_0    clk_out4_ST_TEST_clk_wiz_0_0         13.696        0.000                      0                    1        0.773        0.000                      0                    1  
clk_fpga_0                      clk_out4_ST_TEST_clk_wiz_0_0         -5.445      -27.209                      5                    5       10.782        0.000                      0                    5  
clk_out2_ST_TEST_clk_wiz_0_0    clk_out5_ST_TEST_clk_wiz_0_0         10.190        0.000                      0                    8        7.020        0.000                      0                    8  
clk_out4_ST_TEST_clk_wiz_0_0    clk_out5_ST_TEST_clk_wiz_0_0          9.551        0.000                      0                    8        7.693        0.000                      0                    8  
clk_out2_ST_TEST_clk_wiz_2_0_1  clk_out5_ST_TEST_clk_wiz_0_0          8.881        0.000                      0                    8        8.305        0.000                      0                    8  
clk_out4_ST_TEST_clk_wiz_2_0_1  clk_out5_ST_TEST_clk_wiz_0_0          8.281        0.000                      0                    8        8.930        0.000                      0                    8  
clk_fpga_0                      clk_out5_ST_TEST_clk_wiz_0_0          2.924        0.000                      0                  277        0.397        0.000                      0                  277  
clk_out5_ST_TEST_clk_wiz_0_0    clk_out2_ST_TEST_clk_wiz_2_0_1       12.764        0.000                      0                    1        1.754        0.000                      0                    1  
clk_fpga_0                      clk_out2_ST_TEST_clk_wiz_2_0_1       -4.951      -24.713                      5                    5       10.096        0.000                      0                    5  
clk_out5_ST_TEST_clk_wiz_0_0    clk_out4_ST_TEST_clk_wiz_2_0_1       13.363        0.000                      0                    1        1.224        0.000                      0                    1  
clk_fpga_0                      clk_out4_ST_TEST_clk_wiz_2_0_1       -4.323      -21.591                      5                    5        9.473        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ST_TEST_i/clk_wiz_0/inst/clk_in1
  To Clock:  ST_TEST_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ST_TEST_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ST_TEST_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ST_TEST_clk_wiz_0_0
  To Clock:  clk_out1_ST_TEST_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ST_TEST_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y19   ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[0].BUFG_inst/I
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y7    ST_TEST_i/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         5.000       3.333      ILOGIC_X1Y84     ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         5.000       3.333      ILOGIC_X1Y84     ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_ST_TEST_clk_wiz_0_0
  To Clock:  clk_out2_ST_TEST_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.158ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.158ns  (required time - arrival time)
  Source:                 ST_TEST_i/METAH_0/U0/OUTP_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_ST_TEST_clk_wiz_0_0 rise@20.000ns - clk_out2_ST_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.518ns (37.511%)  route 0.863ns (62.489%))
  Logic Levels:           0  
  Clock Path Skew:        -11.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 18.421 - 20.000 ) 
    Source Clock Delay      (SCD):    11.589ns
    Clock Pessimism Removal (CPR):    1.304ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     0.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.762     1.762    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           2.208     2.211    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[1]
    IDELAY_X1Y147        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      3.063     5.274 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.354     9.628    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     9.729 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].BUFG_inst/O
                         net (fo=4, routed)           1.860    11.589    ST_TEST_i/METAH_0/U0/SYNC_CLK
    SLICE_X112Y86        FDRE                                         r  ST_TEST_i/METAH_0/U0/OUTP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.518    12.107 r  ST_TEST_i/METAH_0/U0/OUTP_reg/Q
                         net (fo=3, routed)           0.863    12.970    ST_TEST_i/selectio_wiz_0/inst/io_reset
    ILOGIC_X1Y84         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    20.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570    21.570    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349    18.221 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200    18.421    
                         net (fo=1, routed)           0.000    18.421    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.000    18.421 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.000    18.421    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[1]
    IDELAY_X1Y147        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    18.421 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    18.421    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.000    18.421 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].BUFG_inst/O
                         net (fo=4, routed)           0.000    18.421    ST_TEST_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y84         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              1.304    19.725    
                         clock uncertainty           -0.080    19.644    
    ILOGIC_X1Y84         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517    19.127    ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                         19.127    
                         arrival time                         -12.970    
  -------------------------------------------------------------------
                         slack                                  6.158    

Slack (MET) :             19.056ns  (required time - arrival time)
  Source:                 ST_TEST_i/METAH_0/U0/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ST_TEST_i/METAH_0/U0/OUTP_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_ST_TEST_clk_wiz_0_0 rise@20.000ns - clk_out2_ST_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.773ns (82.124%)  route 0.168ns (17.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.106ns = ( 30.106 - 20.000 ) 
    Source Clock Delay      (SCD):    11.589ns
    Clock Pessimism Removal (CPR):    1.483ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     0.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.762     1.762    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           2.208     2.211    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[1]
    IDELAY_X1Y147        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      3.063     5.274 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.354     9.628    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     9.729 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].BUFG_inst/O
                         net (fo=4, routed)           1.860    11.589    ST_TEST_i/METAH_0/U0/SYNC_CLK
    SLICE_X112Y86        FDRE                                         r  ST_TEST_i/METAH_0/U0/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.478    12.067 f  ST_TEST_i/METAH_0/U0/temp_reg/Q
                         net (fo=1, routed)           0.168    12.235    ST_TEST_i/METAH_0/U0/temp
    SLICE_X112Y86        LUT1 (Prop_lut1_I0_O)        0.295    12.530 r  ST_TEST_i/METAH_0/U0/OUTP_i_1/O
                         net (fo=1, routed)           0.000    12.530    ST_TEST_i/METAH_0/U0/p_0_in
    SLICE_X112Y86        FDRE                                         r  ST_TEST_i/METAH_0/U0/OUTP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    20.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570    21.570    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349    18.221 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    19.912    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    20.003 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.980    21.983    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[1]
    IDELAY_X1Y147        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      2.661    24.644 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.690    28.334    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.425 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].BUFG_inst/O
                         net (fo=4, routed)           1.681    30.106    ST_TEST_i/METAH_0/U0/SYNC_CLK
    SLICE_X112Y86        FDRE                                         r  ST_TEST_i/METAH_0/U0/OUTP_reg/C
                         clock pessimism              1.483    31.589    
                         clock uncertainty           -0.080    31.509    
    SLICE_X112Y86        FDRE (Setup_fdre_C_D)        0.077    31.586    ST_TEST_i/METAH_0/U0/OUTP_reg
  -------------------------------------------------------------------
                         required time                         31.586    
                         arrival time                         -12.530    
  -------------------------------------------------------------------
                         slack                                 19.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ST_TEST_i/METAH_0/U0/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ST_TEST_i/METAH_0/U0/OUTP_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_ST_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.422ns
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    1.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     0.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.580     0.580    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.775     0.777    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[1]
    IDELAY_X1Y147        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      2.040     2.817 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.754     4.571    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     4.597 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].BUFG_inst/O
                         net (fo=4, routed)           0.632     5.229    ST_TEST_i/METAH_0/U0/SYNC_CLK
    SLICE_X112Y86        FDRE                                         r  ST_TEST_i/METAH_0/U0/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.148     5.377 f  ST_TEST_i/METAH_0/U0/temp_reg/Q
                         net (fo=1, routed)           0.059     5.436    ST_TEST_i/METAH_0/U0/temp
    SLICE_X112Y86        LUT1 (Prop_lut1_I0_O)        0.098     5.534 r  ST_TEST_i/METAH_0/U0/OUTP_i_1/O
                         net (fo=1, routed)           0.000     5.534    ST_TEST_i/METAH_0/U0/p_0_in
    SLICE_X112Y86        FDRE                                         r  ST_TEST_i/METAH_0/U0/OUTP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     0.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846     0.846    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.060     1.062    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[1]
    IDELAY_X1Y147        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      2.372     3.434 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           2.057     5.490    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.519 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].BUFG_inst/O
                         net (fo=4, routed)           0.903     6.422    ST_TEST_i/METAH_0/U0/SYNC_CLK
    SLICE_X112Y86        FDRE                                         r  ST_TEST_i/METAH_0/U0/OUTP_reg/C
                         clock pessimism             -1.194     5.229    
    SLICE_X112Y86        FDRE (Hold_fdre_C_D)         0.120     5.349    ST_TEST_i/METAH_0/U0/OUTP_reg
  -------------------------------------------------------------------
                         required time                         -5.349    
                         arrival time                           5.534    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             7.178ns  (arrival time - required time)
  Source:                 ST_TEST_i/METAH_0/U0/OUTP_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_ST_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.164ns (30.947%)  route 0.366ns (69.053%))
  Logic Levels:           0  
  Clock Path Skew:        -6.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.391ns
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.922ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     0.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.580     0.580    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.775     0.777    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[1]
    IDELAY_X1Y147        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      2.040     2.817 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.754     4.571    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     4.597 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].BUFG_inst/O
                         net (fo=4, routed)           0.632     5.229    ST_TEST_i/METAH_0/U0/SYNC_CLK
    SLICE_X112Y86        FDRE                                         r  ST_TEST_i/METAH_0/U0/OUTP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164     5.393 r  ST_TEST_i/METAH_0/U0/OUTP_reg/Q
                         net (fo=3, routed)           0.366     5.759    ST_TEST_i/selectio_wiz_0/inst/io_reset
    ILOGIC_X1Y84         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     0.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846     0.846    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200    -0.391    
                         net (fo=1, routed)           0.000    -0.391    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.000    -0.391 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.000    -0.391    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[1]
    IDELAY_X1Y147        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    -0.391 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    -0.391    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.000    -0.391 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].BUFG_inst/O
                         net (fo=4, routed)           0.000    -0.391    ST_TEST_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y84         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism             -0.922    -1.313    
    ILOGIC_X1Y84         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.106    -1.419    ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          1.419    
                         arrival time                           5.759    
  -------------------------------------------------------------------
                         slack                                  7.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_ST_TEST_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.360         20.000      17.640     IDELAY_X1Y84     ST_TEST_i/selectio_wiz_0/inst/pins[0].idelaye2_bus/C
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y5    ST_TEST_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         20.000      18.333     ILOGIC_X1Y84     ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X112Y86    ST_TEST_i/METAH_0/U0/OUTP_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X112Y86    ST_TEST_i/METAH_0/U0/temp_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y86    ST_TEST_i/METAH_0/U0/OUTP_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y86    ST_TEST_i/METAH_0/U0/temp_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y86    ST_TEST_i/METAH_0/U0/OUTP_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y86    ST_TEST_i/METAH_0/U0/temp_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y86    ST_TEST_i/METAH_0/U0/OUTP_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y86    ST_TEST_i/METAH_0/U0/temp_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y86    ST_TEST_i/METAH_0/U0/OUTP_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y86    ST_TEST_i/METAH_0/U0/temp_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_ST_TEST_clk_wiz_0_0
  To Clock:  clk_out3_ST_TEST_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_ST_TEST_clk_wiz_0_0
Waveform(ns):       { 0.625 3.125 }
Period(ns):         5.000
Sources:            { ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y20   ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[2].BUFG_inst/I
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y8    ST_TEST_i/clk_wiz_0/inst/clkout3_buf/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         5.000       3.333      ILOGIC_X1Y83     ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         5.000       3.333      ILOGIC_X1Y83     ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_ST_TEST_clk_wiz_0_0
  To Clock:  clk_out4_ST_TEST_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.416ns  (required time - arrival time)
  Source:                 ST_TEST_i/METAH_1/U0/OUTP_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.625ns fall@10.625ns period=20.000ns})
  Destination:            ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.625ns fall@10.625ns period=20.000ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_ST_TEST_clk_wiz_0_0 rise@20.625ns - clk_out4_ST_TEST_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.307ns  (logic 0.456ns (34.899%)  route 0.851ns (65.101%))
  Logic Levels:           0  
  Clock Path Skew:        -11.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 19.046 - 20.625 ) 
    Source Clock Delay      (SCD):    11.365ns = ( 11.990 - 0.625 ) 
    Clock Pessimism Removal (CPR):    1.264ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     0.625 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.762     2.387    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715    -1.328 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855     0.527    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.101     0.628 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=1, routed)           2.207     2.835    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[3]
    IDELAY_X1Y145        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      3.063     5.898 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.131    10.029    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    10.130 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].BUFG_inst/O
                         net (fo=4, routed)           1.860    11.990    ST_TEST_i/METAH_1/U0/SYNC_CLK
    SLICE_X113Y86        FDRE                                         r  ST_TEST_i/METAH_1/U0/OUTP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.456    12.446 r  ST_TEST_i/METAH_1/U0/OUTP_reg/Q
                         net (fo=2, routed)           0.851    13.297    ST_TEST_i/selectio_wiz_1/inst/io_reset
    ILOGIC_X1Y83         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                     20.625    20.625 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    20.625 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570    22.195    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.349    18.846 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200    19.046    
                         net (fo=1, routed)           0.000    19.046    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.000    19.046 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000    19.046    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[3]
    IDELAY_X1Y145        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    19.046 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    19.046    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.000    19.046 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].BUFG_inst/O
                         net (fo=4, routed)           0.000    19.046    ST_TEST_i/selectio_wiz_1/inst/clk_div_in
    ILOGIC_X1Y83         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              1.264    20.310    
                         clock uncertainty           -0.080    20.229    
    ILOGIC_X1Y83         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517    19.712    ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                         19.712    
                         arrival time                         -13.297    
  -------------------------------------------------------------------
                         slack                                  6.416    

Slack (MET) :             19.074ns  (required time - arrival time)
  Source:                 ST_TEST_i/METAH_1/U0/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.625ns fall@10.625ns period=20.000ns})
  Destination:            ST_TEST_i/METAH_1/U0/OUTP_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.625ns fall@10.625ns period=20.000ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_ST_TEST_clk_wiz_0_0 rise@20.625ns - clk_out4_ST_TEST_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.875ns  (logic 0.718ns (82.019%)  route 0.157ns (17.981%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.922ns = ( 30.547 - 20.625 ) 
    Source Clock Delay      (SCD):    11.365ns = ( 11.990 - 0.625 ) 
    Clock Pessimism Removal (CPR):    1.443ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     0.625 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.762     2.387    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715    -1.328 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855     0.527    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.101     0.628 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=1, routed)           2.207     2.835    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[3]
    IDELAY_X1Y145        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      3.063     5.898 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.131    10.029    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    10.130 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].BUFG_inst/O
                         net (fo=4, routed)           1.860    11.990    ST_TEST_i/METAH_1/U0/SYNC_CLK
    SLICE_X113Y86        FDRE                                         r  ST_TEST_i/METAH_1/U0/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.419    12.409 f  ST_TEST_i/METAH_1/U0/temp_reg/Q
                         net (fo=1, routed)           0.157    12.567    ST_TEST_i/METAH_1/U0/temp
    SLICE_X113Y86        LUT1 (Prop_lut1_I0_O)        0.299    12.866 r  ST_TEST_i/METAH_1/U0/OUTP_i_1/O
                         net (fo=1, routed)           0.000    12.866    ST_TEST_i/METAH_1/U0/p_0_in
    SLICE_X113Y86        FDRE                                         r  ST_TEST_i/METAH_1/U0/OUTP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                     20.625    20.625 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    20.625 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570    22.195    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.349    18.846 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    20.537    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    20.628 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=1, routed)           1.979    22.607    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[3]
    IDELAY_X1Y145        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      2.661    25.268 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.507    28.775    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    28.866 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].BUFG_inst/O
                         net (fo=4, routed)           1.681    30.547    ST_TEST_i/METAH_1/U0/SYNC_CLK
    SLICE_X113Y86        FDRE                                         r  ST_TEST_i/METAH_1/U0/OUTP_reg/C
                         clock pessimism              1.443    31.990    
                         clock uncertainty           -0.080    31.910    
    SLICE_X113Y86        FDRE (Setup_fdre_C_D)        0.029    31.939    ST_TEST_i/METAH_1/U0/OUTP_reg
  -------------------------------------------------------------------
                         required time                         31.939    
                         arrival time                         -12.866    
  -------------------------------------------------------------------
                         slack                                 19.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ST_TEST_i/METAH_1/U0/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.625ns fall@10.625ns period=20.000ns})
  Destination:            ST_TEST_i/METAH_1/U0/OUTP_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.625ns fall@10.625ns period=20.000ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_ST_TEST_clk_wiz_0_0 rise@0.625ns - clk_out4_ST_TEST_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.666%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.318ns = ( 6.943 - 0.625 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 5.767 - 0.625 ) 
    Clock Pessimism Removal (CPR):    1.176ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     0.625 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.580     1.205    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.122     0.083 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518     0.601    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.627 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=1, routed)           0.774     1.401    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[3]
    IDELAY_X1Y145        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      2.040     3.441 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.668     5.109    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     5.135 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].BUFG_inst/O
                         net (fo=4, routed)           0.632     5.767    ST_TEST_i/METAH_1/U0/SYNC_CLK
    SLICE_X113Y86        FDRE                                         r  ST_TEST_i/METAH_1/U0/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.128     5.895 f  ST_TEST_i/METAH_1/U0/temp_reg/Q
                         net (fo=1, routed)           0.054     5.950    ST_TEST_i/METAH_1/U0/temp
    SLICE_X113Y86        LUT1 (Prop_lut1_I0_O)        0.099     6.049 r  ST_TEST_i/METAH_1/U0/OUTP_i_1/O
                         net (fo=1, routed)           0.000     6.049    ST_TEST_i/METAH_1/U0/p_0_in
    SLICE_X113Y86        FDRE                                         r  ST_TEST_i/METAH_1/U0/OUTP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     0.625 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846     1.471    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.437     0.034 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564     0.598    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.627 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=1, routed)           1.059     1.686    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[3]
    IDELAY_X1Y145        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      2.372     4.058 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.953     6.011    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     6.040 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].BUFG_inst/O
                         net (fo=4, routed)           0.903     6.943    ST_TEST_i/METAH_1/U0/SYNC_CLK
    SLICE_X113Y86        FDRE                                         r  ST_TEST_i/METAH_1/U0/OUTP_reg/C
                         clock pessimism             -1.176     5.767    
    SLICE_X113Y86        FDRE (Hold_fdre_C_D)         0.091     5.858    ST_TEST_i/METAH_1/U0/OUTP_reg
  -------------------------------------------------------------------
                         required time                         -5.858    
                         arrival time                           6.049    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             7.051ns  (arrival time - required time)
  Source:                 ST_TEST_i/METAH_1/U0/OUTP_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.625ns fall@10.625ns period=20.000ns})
  Destination:            ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.625ns fall@10.625ns period=20.000ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_ST_TEST_clk_wiz_0_0 rise@0.625ns - clk_out4_ST_TEST_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.775%)  route 0.367ns (72.225%))
  Logic Levels:           0  
  Clock Path Skew:        -6.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.391ns = ( 0.234 - 0.625 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 5.767 - 0.625 ) 
    Clock Pessimism Removal (CPR):    0.904ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     0.625 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.580     1.205    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.122     0.083 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518     0.601    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.627 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=1, routed)           0.774     1.401    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[3]
    IDELAY_X1Y145        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      2.040     3.441 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.668     5.109    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     5.135 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].BUFG_inst/O
                         net (fo=4, routed)           0.632     5.767    ST_TEST_i/METAH_1/U0/SYNC_CLK
    SLICE_X113Y86        FDRE                                         r  ST_TEST_i/METAH_1/U0/OUTP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.141     5.908 r  ST_TEST_i/METAH_1/U0/OUTP_reg/Q
                         net (fo=2, routed)           0.367     6.275    ST_TEST_i/selectio_wiz_1/inst/io_reset
    ILOGIC_X1Y83         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     0.625 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846     1.471    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.437     0.034 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200     0.234    
                         net (fo=1, routed)           0.000     0.234    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.000     0.234 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000     0.234    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[3]
    IDELAY_X1Y145        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000     0.234 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000     0.234    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.000     0.234 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].BUFG_inst/O
                         net (fo=4, routed)           0.000     0.234    ST_TEST_i/selectio_wiz_1/inst/clk_div_in
    ILOGIC_X1Y83         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism             -0.904    -0.670    
    ILOGIC_X1Y83         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.106    -0.776    ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          0.776    
                         arrival time                           6.275    
  -------------------------------------------------------------------
                         slack                                  7.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_ST_TEST_clk_wiz_0_0
Waveform(ns):       { 0.625 10.625 }
Period(ns):         20.000
Sources:            { ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.360         20.000      17.640     IDELAY_X1Y83     ST_TEST_i/selectio_wiz_1/inst/pins[0].idelaye2_bus/C
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y9    ST_TEST_i/clk_wiz_0/inst/clkout4_buf/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         20.000      18.333     ILOGIC_X1Y83     ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X113Y86    ST_TEST_i/METAH_1/U0/OUTP_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X113Y86    ST_TEST_i/METAH_1/U0/temp_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X113Y86    ST_TEST_i/METAH_1/U0/OUTP_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X113Y86    ST_TEST_i/METAH_1/U0/temp_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X113Y86    ST_TEST_i/METAH_1/U0/OUTP_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X113Y86    ST_TEST_i/METAH_1/U0/temp_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X113Y86    ST_TEST_i/METAH_1/U0/OUTP_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X113Y86    ST_TEST_i/METAH_1/U0/temp_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X113Y86    ST_TEST_i/METAH_1/U0/OUTP_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X113Y86    ST_TEST_i/METAH_1/U0/temp_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_ST_TEST_clk_wiz_0_0
  To Clock:  clk_out5_ST_TEST_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.121ns  (required time - arrival time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/b_D0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@30.000ns - clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        13.618ns  (logic 2.643ns (19.408%)  route 10.975ns (80.592%))
  Logic Levels:           12  (LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 31.545 - 30.000 ) 
    Source Clock Delay      (SCD):    1.872ns = ( 11.872 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.762    11.762    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715     8.047 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     9.902    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.869    11.872    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X113Y97        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDSE (Prop_fdse_C_Q)         0.456    12.328 r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/Q
                         net (fo=20, routed)          3.087    15.415    ST_TEST_i/SDDR_ST_0/U0/p_0_in56_in
    SLICE_X61Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.539 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_60/O
                         net (fo=14, routed)          0.908    16.448    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_60_n_0
    SLICE_X58Y84         LUT5 (Prop_lut5_I2_O)        0.124    16.572 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_44/O
                         net (fo=8, routed)           0.499    17.071    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_44_n_0
    SLICE_X58Y84         LUT5 (Prop_lut5_I4_O)        0.150    17.221 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_24/O
                         net (fo=16, routed)          0.821    18.041    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_24_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I2_O)        0.328    18.369 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_18/O
                         net (fo=11, routed)          0.933    19.303    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_18_n_0
    SLICE_X58Y86         LUT4 (Prop_lut4_I0_O)        0.153    19.456 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_8/O
                         net (fo=12, routed)          0.638    20.093    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_8_n_0
    SLICE_X59Y88         LUT5 (Prop_lut5_I2_O)        0.331    20.424 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[3]_i_52/O
                         net (fo=3, routed)           0.418    20.842    ST_TEST_i/SDDR_ST_0/U0/b_D0[3]_i_52_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I4_O)        0.124    20.966 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[3]_i_66/O
                         net (fo=6, routed)           0.598    21.564    ST_TEST_i/SDDR_ST_0/U0/b_D0[3]_i_66_n_0
    SLICE_X57Y89         LUT3 (Prop_lut3_I2_O)        0.124    21.688 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[3]_i_46/O
                         net (fo=9, routed)           0.970    22.658    ST_TEST_i/SDDR_ST_0/U0/b_D0[3]_i_46_n_0
    SLICE_X59Y91         LUT3 (Prop_lut3_I0_O)        0.124    22.782 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[2]_i_15/O
                         net (fo=5, routed)           0.613    23.395    ST_TEST_i/SDDR_ST_0/U0/b_D0[2]_i_15_n_0
    SLICE_X60Y91         LUT2 (Prop_lut2_I0_O)        0.124    23.519 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[2]_i_8/O
                         net (fo=6, routed)           0.851    24.369    ST_TEST_i/SDDR_ST_0/U0/b_D0[2]_i_8_n_0
    SLICE_X60Y92         LUT2 (Prop_lut2_I0_O)        0.154    24.523 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[0]_i_2/O
                         net (fo=1, routed)           0.640    25.163    ST_TEST_i/SDDR_ST_0/U0/b_D0[0]_i_2_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.327    25.490 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[0]_i_1/O
                         net (fo=1, routed)           0.000    25.490    ST_TEST_i/SDDR_ST_0/U0/p_1_in[0]
    SLICE_X60Y92         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_D0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    30.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570    31.570    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.349    28.221 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691    29.912    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.542    31.545    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X60Y92         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_D0_reg[0]/C
                         clock pessimism              0.114    31.659    
                         clock uncertainty           -0.080    31.579    
    SLICE_X60Y92         FDRE (Setup_fdre_C_D)        0.032    31.611    ST_TEST_i/SDDR_ST_0/U0/b_D0_reg[0]
  -------------------------------------------------------------------
                         required time                         31.611    
                         arrival time                         -25.490    
  -------------------------------------------------------------------
                         slack                                  6.121    

Slack (MET) :             6.231ns  (required time - arrival time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/b_D0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@30.000ns - clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        13.504ns  (logic 3.273ns (24.237%)  route 10.231ns (75.763%))
  Logic Levels:           13  (LUT2=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 31.544 - 30.000 ) 
    Source Clock Delay      (SCD):    1.872ns = ( 11.872 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.762    11.762    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715     8.047 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     9.902    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.869    11.872    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X113Y97        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDSE (Prop_fdse_C_Q)         0.456    12.328 r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/Q
                         net (fo=20, routed)          3.087    15.415    ST_TEST_i/SDDR_ST_0/U0/p_0_in56_in
    SLICE_X61Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.539 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_60/O
                         net (fo=14, routed)          0.908    16.448    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_60_n_0
    SLICE_X58Y84         LUT5 (Prop_lut5_I2_O)        0.124    16.572 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_44/O
                         net (fo=8, routed)           0.499    17.071    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_44_n_0
    SLICE_X58Y84         LUT5 (Prop_lut5_I4_O)        0.150    17.221 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_24/O
                         net (fo=16, routed)          0.821    18.041    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_24_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I2_O)        0.328    18.369 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_18/O
                         net (fo=11, routed)          0.897    19.266    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_18_n_0
    SLICE_X58Y86         LUT4 (Prop_lut4_I3_O)        0.152    19.418 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_16/O
                         net (fo=5, routed)           0.748    20.166    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_16_n_0
    SLICE_X58Y86         LUT2 (Prop_lut2_I1_O)        0.374    20.540 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_21/O
                         net (fo=16, routed)          1.036    21.577    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_21_n_0
    SLICE_X60Y87         LUT5 (Prop_lut5_I2_O)        0.356    21.933 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_72/O
                         net (fo=1, routed)           0.807    22.740    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_72_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I0_O)        0.326    23.066 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_62/O
                         net (fo=1, routed)           0.000    23.066    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_62_n_0
    SLICE_X59Y87         MUXF7 (Prop_muxf7_I0_O)      0.212    23.278 r  ST_TEST_i/SDDR_ST_0/U0/b_D0_reg[4]_i_46/O
                         net (fo=1, routed)           0.435    23.713    ST_TEST_i/SDDR_ST_0/U0/b_D0_reg[4]_i_46_n_0
    SLICE_X59Y89         LUT6 (Prop_lut6_I4_O)        0.299    24.012 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_25/O
                         net (fo=1, routed)           0.295    24.307    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_25_n_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I4_O)        0.124    24.431 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_12/O
                         net (fo=1, routed)           0.294    24.725    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_12_n_0
    SLICE_X61Y90         LUT5 (Prop_lut5_I3_O)        0.124    24.849 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_5/O
                         net (fo=1, routed)           0.403    25.252    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_5_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I3_O)        0.124    25.376 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_1/O
                         net (fo=1, routed)           0.000    25.376    ST_TEST_i/SDDR_ST_0/U0/p_1_in[4]
    SLICE_X61Y90         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_D0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    30.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570    31.570    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.349    28.221 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691    29.912    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.541    31.544    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X61Y90         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_D0_reg[4]/C
                         clock pessimism              0.114    31.658    
                         clock uncertainty           -0.080    31.578    
    SLICE_X61Y90         FDRE (Setup_fdre_C_D)        0.029    31.607    ST_TEST_i/SDDR_ST_0/U0/b_D0_reg[4]
  -------------------------------------------------------------------
                         required time                         31.607    
                         arrival time                         -25.376    
  -------------------------------------------------------------------
                         slack                                  6.231    

Slack (MET) :             6.315ns  (required time - arrival time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/b_D0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@30.000ns - clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        13.421ns  (logic 2.801ns (20.870%)  route 10.620ns (79.130%))
  Logic Levels:           12  (LUT2=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 31.545 - 30.000 ) 
    Source Clock Delay      (SCD):    1.872ns = ( 11.872 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.762    11.762    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715     8.047 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     9.902    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.869    11.872    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X113Y97        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDSE (Prop_fdse_C_Q)         0.456    12.328 r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/Q
                         net (fo=20, routed)          3.087    15.415    ST_TEST_i/SDDR_ST_0/U0/p_0_in56_in
    SLICE_X61Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.539 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_60/O
                         net (fo=14, routed)          0.908    16.448    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_60_n_0
    SLICE_X58Y84         LUT5 (Prop_lut5_I2_O)        0.124    16.572 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_44/O
                         net (fo=8, routed)           0.499    17.071    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_44_n_0
    SLICE_X58Y84         LUT5 (Prop_lut5_I4_O)        0.150    17.221 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_24/O
                         net (fo=16, routed)          0.821    18.041    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_24_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I2_O)        0.328    18.369 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_18/O
                         net (fo=11, routed)          0.465    18.835    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_18_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I0_O)        0.124    18.959 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_38/O
                         net (fo=6, routed)           0.346    19.305    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_38_n_0
    SLICE_X61Y88         LUT6 (Prop_lut6_I2_O)        0.124    19.429 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[3]_i_26/O
                         net (fo=15, routed)          0.463    19.892    ST_TEST_i/SDDR_ST_0/U0/b_D0[3]_i_26_n_0
    SLICE_X61Y89         LUT5 (Prop_lut5_I1_O)        0.118    20.010 r  ST_TEST_i/SDDR_ST_0/U0/waiting_i_11/O
                         net (fo=3, routed)           0.612    20.622    ST_TEST_i/SDDR_ST_0/U0/waiting_i_11_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I2_O)        0.326    20.948 f  ST_TEST_i/SDDR_ST_0/U0/waiting_i_9/O
                         net (fo=6, routed)           0.612    21.561    ST_TEST_i/SDDR_ST_0/U0/waiting_i_9_n_0
    SLICE_X63Y90         LUT5 (Prop_lut5_I0_O)        0.150    21.711 r  ST_TEST_i/SDDR_ST_0/U0/waiting_i_8/O
                         net (fo=9, routed)           0.616    22.327    ST_TEST_i/SDDR_ST_0/U0/waiting_i_8_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I4_O)        0.326    22.653 f  ST_TEST_i/SDDR_ST_0/U0/waiting_i_3/O
                         net (fo=13, routed)          0.967    23.620    ST_TEST_i/SDDR_ST_0/U0/waiting_i_3_n_0
    SLICE_X81Y92         LUT2 (Prop_lut2_I1_O)        0.119    23.739 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_2/O
                         net (fo=1, routed)           1.222    24.961    ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_2_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I0_O)        0.332    25.293 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[1]_i_1/O
                         net (fo=1, routed)           0.000    25.293    ST_TEST_i/SDDR_ST_0/U0/p_1_in[1]
    SLICE_X63Y92         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_D0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    30.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570    31.570    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.349    28.221 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691    29.912    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.542    31.545    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X63Y92         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_D0_reg[1]/C
                         clock pessimism              0.114    31.659    
                         clock uncertainty           -0.080    31.579    
    SLICE_X63Y92         FDRE (Setup_fdre_C_D)        0.029    31.608    ST_TEST_i/SDDR_ST_0/U0/b_D0_reg[1]
  -------------------------------------------------------------------
                         required time                         31.608    
                         arrival time                         -25.293    
  -------------------------------------------------------------------
                         slack                                  6.315    

Slack (MET) :             6.437ns  (required time - arrival time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@30.000ns - clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        13.070ns  (logic 2.794ns (21.377%)  route 10.276ns (78.623%))
  Logic Levels:           12  (LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 31.550 - 30.000 ) 
    Source Clock Delay      (SCD):    1.872ns = ( 11.872 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.762    11.762    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715     8.047 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     9.902    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.869    11.872    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X113Y97        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDSE (Prop_fdse_C_Q)         0.456    12.328 r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/Q
                         net (fo=20, routed)          3.087    15.415    ST_TEST_i/SDDR_ST_0/U0/p_0_in56_in
    SLICE_X61Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.539 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_60/O
                         net (fo=14, routed)          0.908    16.448    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_60_n_0
    SLICE_X58Y84         LUT5 (Prop_lut5_I2_O)        0.124    16.572 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_44/O
                         net (fo=8, routed)           0.499    17.071    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_44_n_0
    SLICE_X58Y84         LUT5 (Prop_lut5_I4_O)        0.150    17.221 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_24/O
                         net (fo=16, routed)          0.821    18.041    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_24_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I2_O)        0.328    18.369 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_18/O
                         net (fo=11, routed)          0.465    18.835    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_18_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I0_O)        0.124    18.959 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_38/O
                         net (fo=6, routed)           0.346    19.305    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_38_n_0
    SLICE_X61Y88         LUT6 (Prop_lut6_I2_O)        0.124    19.429 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[3]_i_26/O
                         net (fo=15, routed)          0.463    19.892    ST_TEST_i/SDDR_ST_0/U0/b_D0[3]_i_26_n_0
    SLICE_X61Y89         LUT5 (Prop_lut5_I1_O)        0.118    20.010 r  ST_TEST_i/SDDR_ST_0/U0/waiting_i_11/O
                         net (fo=3, routed)           0.612    20.622    ST_TEST_i/SDDR_ST_0/U0/waiting_i_11_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I2_O)        0.326    20.948 f  ST_TEST_i/SDDR_ST_0/U0/waiting_i_9/O
                         net (fo=6, routed)           0.612    21.561    ST_TEST_i/SDDR_ST_0/U0/waiting_i_9_n_0
    SLICE_X63Y90         LUT5 (Prop_lut5_I0_O)        0.150    21.711 r  ST_TEST_i/SDDR_ST_0/U0/waiting_i_8/O
                         net (fo=9, routed)           0.613    22.324    ST_TEST_i/SDDR_ST_0/U0/waiting_i_8_n_0
    SLICE_X61Y92         LUT4 (Prop_lut4_I0_O)        0.320    22.644 r  ST_TEST_i/SDDR_ST_0/U0/armed_i_2/O
                         net (fo=4, routed)           0.449    23.092    ST_TEST_i/SDDR_ST_0/U0/armed_i_2_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I3_O)        0.326    23.418 r  ST_TEST_i/SDDR_ST_0/U0/armed_i_1/O
                         net (fo=4, routed)           0.597    24.015    ST_TEST_i/SDDR_ST_0/U0/armed_i_1_n_0
    SLICE_X81Y92         LUT4 (Prop_lut4_I1_O)        0.124    24.139 r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[5]_i_1/O
                         net (fo=6, routed)           0.803    24.942    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[5]_i_1_n_0
    SLICE_X81Y92         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    30.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570    31.570    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.349    28.221 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691    29.912    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.547    31.550    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X81Y92         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[0]/C
                         clock pessimism              0.114    31.664    
                         clock uncertainty           -0.080    31.584    
    SLICE_X81Y92         FDRE (Setup_fdre_C_CE)      -0.205    31.379    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[0]
  -------------------------------------------------------------------
                         required time                         31.379    
                         arrival time                         -24.942    
  -------------------------------------------------------------------
                         slack                                  6.437    

Slack (MET) :             6.437ns  (required time - arrival time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@30.000ns - clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        13.070ns  (logic 2.794ns (21.377%)  route 10.276ns (78.623%))
  Logic Levels:           12  (LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 31.550 - 30.000 ) 
    Source Clock Delay      (SCD):    1.872ns = ( 11.872 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.762    11.762    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715     8.047 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     9.902    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.869    11.872    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X113Y97        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDSE (Prop_fdse_C_Q)         0.456    12.328 r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/Q
                         net (fo=20, routed)          3.087    15.415    ST_TEST_i/SDDR_ST_0/U0/p_0_in56_in
    SLICE_X61Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.539 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_60/O
                         net (fo=14, routed)          0.908    16.448    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_60_n_0
    SLICE_X58Y84         LUT5 (Prop_lut5_I2_O)        0.124    16.572 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_44/O
                         net (fo=8, routed)           0.499    17.071    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_44_n_0
    SLICE_X58Y84         LUT5 (Prop_lut5_I4_O)        0.150    17.221 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_24/O
                         net (fo=16, routed)          0.821    18.041    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_24_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I2_O)        0.328    18.369 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_18/O
                         net (fo=11, routed)          0.465    18.835    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_18_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I0_O)        0.124    18.959 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_38/O
                         net (fo=6, routed)           0.346    19.305    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_38_n_0
    SLICE_X61Y88         LUT6 (Prop_lut6_I2_O)        0.124    19.429 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[3]_i_26/O
                         net (fo=15, routed)          0.463    19.892    ST_TEST_i/SDDR_ST_0/U0/b_D0[3]_i_26_n_0
    SLICE_X61Y89         LUT5 (Prop_lut5_I1_O)        0.118    20.010 r  ST_TEST_i/SDDR_ST_0/U0/waiting_i_11/O
                         net (fo=3, routed)           0.612    20.622    ST_TEST_i/SDDR_ST_0/U0/waiting_i_11_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I2_O)        0.326    20.948 f  ST_TEST_i/SDDR_ST_0/U0/waiting_i_9/O
                         net (fo=6, routed)           0.612    21.561    ST_TEST_i/SDDR_ST_0/U0/waiting_i_9_n_0
    SLICE_X63Y90         LUT5 (Prop_lut5_I0_O)        0.150    21.711 r  ST_TEST_i/SDDR_ST_0/U0/waiting_i_8/O
                         net (fo=9, routed)           0.613    22.324    ST_TEST_i/SDDR_ST_0/U0/waiting_i_8_n_0
    SLICE_X61Y92         LUT4 (Prop_lut4_I0_O)        0.320    22.644 r  ST_TEST_i/SDDR_ST_0/U0/armed_i_2/O
                         net (fo=4, routed)           0.449    23.092    ST_TEST_i/SDDR_ST_0/U0/armed_i_2_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I3_O)        0.326    23.418 r  ST_TEST_i/SDDR_ST_0/U0/armed_i_1/O
                         net (fo=4, routed)           0.597    24.015    ST_TEST_i/SDDR_ST_0/U0/armed_i_1_n_0
    SLICE_X81Y92         LUT4 (Prop_lut4_I1_O)        0.124    24.139 r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[5]_i_1/O
                         net (fo=6, routed)           0.803    24.942    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[5]_i_1_n_0
    SLICE_X81Y92         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    30.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570    31.570    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.349    28.221 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691    29.912    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.547    31.550    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X81Y92         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[1]/C
                         clock pessimism              0.114    31.664    
                         clock uncertainty           -0.080    31.584    
    SLICE_X81Y92         FDRE (Setup_fdre_C_CE)      -0.205    31.379    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[1]
  -------------------------------------------------------------------
                         required time                         31.379    
                         arrival time                         -24.942    
  -------------------------------------------------------------------
                         slack                                  6.437    

Slack (MET) :             6.565ns  (required time - arrival time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/b_D0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@30.000ns - clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        13.173ns  (logic 2.598ns (19.723%)  route 10.575ns (80.277%))
  Logic Levels:           12  (LUT2=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 31.545 - 30.000 ) 
    Source Clock Delay      (SCD):    1.872ns = ( 11.872 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.762    11.762    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715     8.047 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     9.902    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.869    11.872    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X113Y97        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDSE (Prop_fdse_C_Q)         0.456    12.328 r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/Q
                         net (fo=20, routed)          3.087    15.415    ST_TEST_i/SDDR_ST_0/U0/p_0_in56_in
    SLICE_X61Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.539 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_60/O
                         net (fo=14, routed)          0.908    16.448    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_60_n_0
    SLICE_X58Y84         LUT5 (Prop_lut5_I2_O)        0.124    16.572 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_44/O
                         net (fo=8, routed)           0.499    17.071    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_44_n_0
    SLICE_X58Y84         LUT5 (Prop_lut5_I4_O)        0.150    17.221 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_24/O
                         net (fo=16, routed)          0.821    18.041    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_24_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I2_O)        0.328    18.369 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_18/O
                         net (fo=11, routed)          0.465    18.835    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_18_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I0_O)        0.124    18.959 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_38/O
                         net (fo=6, routed)           0.346    19.305    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_38_n_0
    SLICE_X61Y88         LUT6 (Prop_lut6_I2_O)        0.124    19.429 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[3]_i_26/O
                         net (fo=15, routed)          0.463    19.892    ST_TEST_i/SDDR_ST_0/U0/b_D0[3]_i_26_n_0
    SLICE_X61Y89         LUT5 (Prop_lut5_I1_O)        0.118    20.010 r  ST_TEST_i/SDDR_ST_0/U0/waiting_i_11/O
                         net (fo=3, routed)           0.612    20.622    ST_TEST_i/SDDR_ST_0/U0/waiting_i_11_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I2_O)        0.326    20.948 f  ST_TEST_i/SDDR_ST_0/U0/waiting_i_9/O
                         net (fo=6, routed)           0.612    21.561    ST_TEST_i/SDDR_ST_0/U0/waiting_i_9_n_0
    SLICE_X63Y90         LUT5 (Prop_lut5_I0_O)        0.150    21.711 r  ST_TEST_i/SDDR_ST_0/U0/waiting_i_8/O
                         net (fo=9, routed)           0.616    22.327    ST_TEST_i/SDDR_ST_0/U0/waiting_i_8_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I4_O)        0.326    22.653 f  ST_TEST_i/SDDR_ST_0/U0/waiting_i_3/O
                         net (fo=13, routed)          1.146    23.799    ST_TEST_i/SDDR_ST_0/U0/waiting_i_3_n_0
    SLICE_X80Y92         LUT2 (Prop_lut2_I1_O)        0.124    23.923 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[2]_i_2/O
                         net (fo=1, routed)           0.997    24.921    ST_TEST_i/SDDR_ST_0/U0/b_D0[2]_i_2_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.124    25.045 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[2]_i_1/O
                         net (fo=1, routed)           0.000    25.045    ST_TEST_i/SDDR_ST_0/U0/p_1_in[2]
    SLICE_X60Y92         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_D0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    30.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570    31.570    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.349    28.221 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691    29.912    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.542    31.545    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X60Y92         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_D0_reg[2]/C
                         clock pessimism              0.114    31.659    
                         clock uncertainty           -0.080    31.579    
    SLICE_X60Y92         FDRE (Setup_fdre_C_D)        0.031    31.610    ST_TEST_i/SDDR_ST_0/U0/b_D0_reg[2]
  -------------------------------------------------------------------
                         required time                         31.610    
                         arrival time                         -25.045    
  -------------------------------------------------------------------
                         slack                                  6.565    

Slack (MET) :             6.626ns  (required time - arrival time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@30.000ns - clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        12.881ns  (logic 2.794ns (21.691%)  route 10.087ns (78.309%))
  Logic Levels:           12  (LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 31.550 - 30.000 ) 
    Source Clock Delay      (SCD):    1.872ns = ( 11.872 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.762    11.762    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715     8.047 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     9.902    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.869    11.872    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X113Y97        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDSE (Prop_fdse_C_Q)         0.456    12.328 r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/Q
                         net (fo=20, routed)          3.087    15.415    ST_TEST_i/SDDR_ST_0/U0/p_0_in56_in
    SLICE_X61Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.539 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_60/O
                         net (fo=14, routed)          0.908    16.448    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_60_n_0
    SLICE_X58Y84         LUT5 (Prop_lut5_I2_O)        0.124    16.572 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_44/O
                         net (fo=8, routed)           0.499    17.071    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_44_n_0
    SLICE_X58Y84         LUT5 (Prop_lut5_I4_O)        0.150    17.221 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_24/O
                         net (fo=16, routed)          0.821    18.041    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_24_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I2_O)        0.328    18.369 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_18/O
                         net (fo=11, routed)          0.465    18.835    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_18_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I0_O)        0.124    18.959 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_38/O
                         net (fo=6, routed)           0.346    19.305    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_38_n_0
    SLICE_X61Y88         LUT6 (Prop_lut6_I2_O)        0.124    19.429 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[3]_i_26/O
                         net (fo=15, routed)          0.463    19.892    ST_TEST_i/SDDR_ST_0/U0/b_D0[3]_i_26_n_0
    SLICE_X61Y89         LUT5 (Prop_lut5_I1_O)        0.118    20.010 r  ST_TEST_i/SDDR_ST_0/U0/waiting_i_11/O
                         net (fo=3, routed)           0.612    20.622    ST_TEST_i/SDDR_ST_0/U0/waiting_i_11_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I2_O)        0.326    20.948 f  ST_TEST_i/SDDR_ST_0/U0/waiting_i_9/O
                         net (fo=6, routed)           0.612    21.561    ST_TEST_i/SDDR_ST_0/U0/waiting_i_9_n_0
    SLICE_X63Y90         LUT5 (Prop_lut5_I0_O)        0.150    21.711 r  ST_TEST_i/SDDR_ST_0/U0/waiting_i_8/O
                         net (fo=9, routed)           0.613    22.324    ST_TEST_i/SDDR_ST_0/U0/waiting_i_8_n_0
    SLICE_X61Y92         LUT4 (Prop_lut4_I0_O)        0.320    22.644 r  ST_TEST_i/SDDR_ST_0/U0/armed_i_2/O
                         net (fo=4, routed)           0.449    23.092    ST_TEST_i/SDDR_ST_0/U0/armed_i_2_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I3_O)        0.326    23.418 r  ST_TEST_i/SDDR_ST_0/U0/armed_i_1/O
                         net (fo=4, routed)           0.597    24.015    ST_TEST_i/SDDR_ST_0/U0/armed_i_1_n_0
    SLICE_X81Y92         LUT4 (Prop_lut4_I1_O)        0.124    24.139 r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[5]_i_1/O
                         net (fo=6, routed)           0.613    24.753    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[5]_i_1_n_0
    SLICE_X80Y92         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    30.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570    31.570    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.349    28.221 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691    29.912    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.547    31.550    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X80Y92         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[2]/C
                         clock pessimism              0.114    31.664    
                         clock uncertainty           -0.080    31.584    
    SLICE_X80Y92         FDRE (Setup_fdre_C_CE)      -0.205    31.379    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[2]
  -------------------------------------------------------------------
                         required time                         31.379    
                         arrival time                         -24.753    
  -------------------------------------------------------------------
                         slack                                  6.626    

Slack (MET) :             6.626ns  (required time - arrival time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@30.000ns - clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        12.881ns  (logic 2.794ns (21.691%)  route 10.087ns (78.309%))
  Logic Levels:           12  (LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 31.550 - 30.000 ) 
    Source Clock Delay      (SCD):    1.872ns = ( 11.872 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.762    11.762    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715     8.047 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     9.902    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.869    11.872    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X113Y97        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDSE (Prop_fdse_C_Q)         0.456    12.328 r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/Q
                         net (fo=20, routed)          3.087    15.415    ST_TEST_i/SDDR_ST_0/U0/p_0_in56_in
    SLICE_X61Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.539 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_60/O
                         net (fo=14, routed)          0.908    16.448    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_60_n_0
    SLICE_X58Y84         LUT5 (Prop_lut5_I2_O)        0.124    16.572 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_44/O
                         net (fo=8, routed)           0.499    17.071    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_44_n_0
    SLICE_X58Y84         LUT5 (Prop_lut5_I4_O)        0.150    17.221 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_24/O
                         net (fo=16, routed)          0.821    18.041    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_24_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I2_O)        0.328    18.369 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_18/O
                         net (fo=11, routed)          0.465    18.835    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_18_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I0_O)        0.124    18.959 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_38/O
                         net (fo=6, routed)           0.346    19.305    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_38_n_0
    SLICE_X61Y88         LUT6 (Prop_lut6_I2_O)        0.124    19.429 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[3]_i_26/O
                         net (fo=15, routed)          0.463    19.892    ST_TEST_i/SDDR_ST_0/U0/b_D0[3]_i_26_n_0
    SLICE_X61Y89         LUT5 (Prop_lut5_I1_O)        0.118    20.010 r  ST_TEST_i/SDDR_ST_0/U0/waiting_i_11/O
                         net (fo=3, routed)           0.612    20.622    ST_TEST_i/SDDR_ST_0/U0/waiting_i_11_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I2_O)        0.326    20.948 f  ST_TEST_i/SDDR_ST_0/U0/waiting_i_9/O
                         net (fo=6, routed)           0.612    21.561    ST_TEST_i/SDDR_ST_0/U0/waiting_i_9_n_0
    SLICE_X63Y90         LUT5 (Prop_lut5_I0_O)        0.150    21.711 r  ST_TEST_i/SDDR_ST_0/U0/waiting_i_8/O
                         net (fo=9, routed)           0.613    22.324    ST_TEST_i/SDDR_ST_0/U0/waiting_i_8_n_0
    SLICE_X61Y92         LUT4 (Prop_lut4_I0_O)        0.320    22.644 r  ST_TEST_i/SDDR_ST_0/U0/armed_i_2/O
                         net (fo=4, routed)           0.449    23.092    ST_TEST_i/SDDR_ST_0/U0/armed_i_2_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I3_O)        0.326    23.418 r  ST_TEST_i/SDDR_ST_0/U0/armed_i_1/O
                         net (fo=4, routed)           0.597    24.015    ST_TEST_i/SDDR_ST_0/U0/armed_i_1_n_0
    SLICE_X81Y92         LUT4 (Prop_lut4_I1_O)        0.124    24.139 r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[5]_i_1/O
                         net (fo=6, routed)           0.613    24.753    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[5]_i_1_n_0
    SLICE_X80Y92         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    30.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570    31.570    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.349    28.221 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691    29.912    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.547    31.550    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X80Y92         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[3]/C
                         clock pessimism              0.114    31.664    
                         clock uncertainty           -0.080    31.584    
    SLICE_X80Y92         FDRE (Setup_fdre_C_CE)      -0.205    31.379    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[3]
  -------------------------------------------------------------------
                         required time                         31.379    
                         arrival time                         -24.753    
  -------------------------------------------------------------------
                         slack                                  6.626    

Slack (MET) :             6.626ns  (required time - arrival time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@30.000ns - clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        12.881ns  (logic 2.794ns (21.691%)  route 10.087ns (78.309%))
  Logic Levels:           12  (LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 31.550 - 30.000 ) 
    Source Clock Delay      (SCD):    1.872ns = ( 11.872 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.762    11.762    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715     8.047 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     9.902    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.869    11.872    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X113Y97        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDSE (Prop_fdse_C_Q)         0.456    12.328 r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/Q
                         net (fo=20, routed)          3.087    15.415    ST_TEST_i/SDDR_ST_0/U0/p_0_in56_in
    SLICE_X61Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.539 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_60/O
                         net (fo=14, routed)          0.908    16.448    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_60_n_0
    SLICE_X58Y84         LUT5 (Prop_lut5_I2_O)        0.124    16.572 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_44/O
                         net (fo=8, routed)           0.499    17.071    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_44_n_0
    SLICE_X58Y84         LUT5 (Prop_lut5_I4_O)        0.150    17.221 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_24/O
                         net (fo=16, routed)          0.821    18.041    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_24_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I2_O)        0.328    18.369 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_18/O
                         net (fo=11, routed)          0.465    18.835    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_18_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I0_O)        0.124    18.959 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_38/O
                         net (fo=6, routed)           0.346    19.305    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_38_n_0
    SLICE_X61Y88         LUT6 (Prop_lut6_I2_O)        0.124    19.429 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[3]_i_26/O
                         net (fo=15, routed)          0.463    19.892    ST_TEST_i/SDDR_ST_0/U0/b_D0[3]_i_26_n_0
    SLICE_X61Y89         LUT5 (Prop_lut5_I1_O)        0.118    20.010 r  ST_TEST_i/SDDR_ST_0/U0/waiting_i_11/O
                         net (fo=3, routed)           0.612    20.622    ST_TEST_i/SDDR_ST_0/U0/waiting_i_11_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I2_O)        0.326    20.948 f  ST_TEST_i/SDDR_ST_0/U0/waiting_i_9/O
                         net (fo=6, routed)           0.612    21.561    ST_TEST_i/SDDR_ST_0/U0/waiting_i_9_n_0
    SLICE_X63Y90         LUT5 (Prop_lut5_I0_O)        0.150    21.711 r  ST_TEST_i/SDDR_ST_0/U0/waiting_i_8/O
                         net (fo=9, routed)           0.613    22.324    ST_TEST_i/SDDR_ST_0/U0/waiting_i_8_n_0
    SLICE_X61Y92         LUT4 (Prop_lut4_I0_O)        0.320    22.644 r  ST_TEST_i/SDDR_ST_0/U0/armed_i_2/O
                         net (fo=4, routed)           0.449    23.092    ST_TEST_i/SDDR_ST_0/U0/armed_i_2_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I3_O)        0.326    23.418 r  ST_TEST_i/SDDR_ST_0/U0/armed_i_1/O
                         net (fo=4, routed)           0.597    24.015    ST_TEST_i/SDDR_ST_0/U0/armed_i_1_n_0
    SLICE_X81Y92         LUT4 (Prop_lut4_I1_O)        0.124    24.139 r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[5]_i_1/O
                         net (fo=6, routed)           0.613    24.753    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[5]_i_1_n_0
    SLICE_X80Y92         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    30.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570    31.570    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.349    28.221 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691    29.912    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.547    31.550    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X80Y92         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[4]/C
                         clock pessimism              0.114    31.664    
                         clock uncertainty           -0.080    31.584    
    SLICE_X80Y92         FDRE (Setup_fdre_C_CE)      -0.205    31.379    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[4]
  -------------------------------------------------------------------
                         required time                         31.379    
                         arrival time                         -24.753    
  -------------------------------------------------------------------
                         slack                                  6.626    

Slack (MET) :             6.626ns  (required time - arrival time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@30.000ns - clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        12.881ns  (logic 2.794ns (21.691%)  route 10.087ns (78.309%))
  Logic Levels:           12  (LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 31.550 - 30.000 ) 
    Source Clock Delay      (SCD):    1.872ns = ( 11.872 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.762    11.762    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715     8.047 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     9.902    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.869    11.872    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X113Y97        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDSE (Prop_fdse_C_Q)         0.456    12.328 r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/Q
                         net (fo=20, routed)          3.087    15.415    ST_TEST_i/SDDR_ST_0/U0/p_0_in56_in
    SLICE_X61Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.539 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_60/O
                         net (fo=14, routed)          0.908    16.448    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_60_n_0
    SLICE_X58Y84         LUT5 (Prop_lut5_I2_O)        0.124    16.572 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_44/O
                         net (fo=8, routed)           0.499    17.071    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_44_n_0
    SLICE_X58Y84         LUT5 (Prop_lut5_I4_O)        0.150    17.221 f  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_24/O
                         net (fo=16, routed)          0.821    18.041    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_24_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I2_O)        0.328    18.369 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_18/O
                         net (fo=11, routed)          0.465    18.835    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_18_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I0_O)        0.124    18.959 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_38/O
                         net (fo=6, routed)           0.346    19.305    ST_TEST_i/SDDR_ST_0/U0/b_D0[4]_i_38_n_0
    SLICE_X61Y88         LUT6 (Prop_lut6_I2_O)        0.124    19.429 r  ST_TEST_i/SDDR_ST_0/U0/b_D0[3]_i_26/O
                         net (fo=15, routed)          0.463    19.892    ST_TEST_i/SDDR_ST_0/U0/b_D0[3]_i_26_n_0
    SLICE_X61Y89         LUT5 (Prop_lut5_I1_O)        0.118    20.010 r  ST_TEST_i/SDDR_ST_0/U0/waiting_i_11/O
                         net (fo=3, routed)           0.612    20.622    ST_TEST_i/SDDR_ST_0/U0/waiting_i_11_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I2_O)        0.326    20.948 f  ST_TEST_i/SDDR_ST_0/U0/waiting_i_9/O
                         net (fo=6, routed)           0.612    21.561    ST_TEST_i/SDDR_ST_0/U0/waiting_i_9_n_0
    SLICE_X63Y90         LUT5 (Prop_lut5_I0_O)        0.150    21.711 r  ST_TEST_i/SDDR_ST_0/U0/waiting_i_8/O
                         net (fo=9, routed)           0.613    22.324    ST_TEST_i/SDDR_ST_0/U0/waiting_i_8_n_0
    SLICE_X61Y92         LUT4 (Prop_lut4_I0_O)        0.320    22.644 r  ST_TEST_i/SDDR_ST_0/U0/armed_i_2/O
                         net (fo=4, routed)           0.449    23.092    ST_TEST_i/SDDR_ST_0/U0/armed_i_2_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I3_O)        0.326    23.418 r  ST_TEST_i/SDDR_ST_0/U0/armed_i_1/O
                         net (fo=4, routed)           0.597    24.015    ST_TEST_i/SDDR_ST_0/U0/armed_i_1_n_0
    SLICE_X81Y92         LUT4 (Prop_lut4_I1_O)        0.124    24.139 r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[5]_i_1/O
                         net (fo=6, routed)           0.613    24.753    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0[5]_i_1_n_0
    SLICE_X80Y92         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    30.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570    31.570    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.349    28.221 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691    29.912    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.547    31.550    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X80Y92         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[5]/C
                         clock pessimism              0.114    31.664    
                         clock uncertainty           -0.080    31.584    
    SLICE_X80Y92         FDRE (Setup_fdre_C_CE)      -0.205    31.379    ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[5]
  -------------------------------------------------------------------
                         required time                         31.379    
                         arrival time                         -24.753    
  -------------------------------------------------------------------
                         slack                                  6.626    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.581%)  route 0.134ns (25.419%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns = ( 10.939 - 10.000 ) 
    Source Clock Delay      (SCD):    0.584ns = ( 10.584 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.580    10.580    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     9.458 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     9.976    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.582    10.584    ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X64Y98         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.141    10.725 r  ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/Q
                         net (fo=2, routed)           0.134    10.858    ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[22]
    SLICE_X64Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    11.018 r  ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.018    ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    11.057 r  ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    11.058    ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    11.112 r  ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    11.112    ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[28]
    SLICE_X64Y100        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846    10.846    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.437     9.409 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564     9.973    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.937    10.939    ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X64Y100        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                         clock pessimism             -0.002    10.937    
    SLICE_X64Y100        FDRE (Hold_fdre_C_D)         0.105    11.042    ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]
  -------------------------------------------------------------------
                         required time                        -11.042    
                         arrival time                          11.112    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.608%)  route 0.190ns (57.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 10.853 - 10.000 ) 
    Source Clock Delay      (SCD):    0.666ns = ( 10.666 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.580    10.580    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     9.458 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     9.976    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.664    10.666    ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X64Y100        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDRE (Prop_fdre_C_Q)         0.141    10.807 r  ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/Q
                         net (fo=2, routed)           0.190    10.997    ST_TEST_i/SDDR_ST_0/U0/ctr_val[29]
    SLICE_X63Y99         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846    10.846    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.437     9.409 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564     9.973    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.851    10.853    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X63Y99         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[29]/C
                         clock pessimism             -0.002    10.851    
    SLICE_X63Y99         FDRE (Hold_fdre_C_D)         0.072    10.923    ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[29]
  -------------------------------------------------------------------
                         required time                        -10.923    
                         arrival time                          10.997    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.178%)  route 0.186ns (56.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 10.853 - 10.000 ) 
    Source Clock Delay      (SCD):    0.666ns = ( 10.666 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.580    10.580    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     9.458 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     9.976    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.664    10.666    ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X64Y100        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDRE (Prop_fdre_C_Q)         0.141    10.807 r  ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/Q
                         net (fo=2, routed)           0.186    10.993    ST_TEST_i/SDDR_ST_0/U0/ctr_val[31]
    SLICE_X62Y98         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846    10.846    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.437     9.409 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564     9.973    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.851    10.853    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X62Y98         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[31]/C
                         clock pessimism             -0.002    10.851    
    SLICE_X62Y98         FDRE (Hold_fdre_C_D)         0.063    10.914    ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[31]
  -------------------------------------------------------------------
                         required time                        -10.914    
                         arrival time                          10.993    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.100%)  route 0.134ns (24.901%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns = ( 10.939 - 10.000 ) 
    Source Clock Delay      (SCD):    0.584ns = ( 10.584 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.580    10.580    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     9.458 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     9.976    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.582    10.584    ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X64Y98         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.141    10.725 r  ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/Q
                         net (fo=2, routed)           0.134    10.858    ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[22]
    SLICE_X64Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    11.018 r  ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.018    ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    11.057 r  ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    11.058    ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    11.123 r  ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000    11.123    ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[30]
    SLICE_X64Y100        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846    10.846    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.437     9.409 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564     9.973    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.937    10.939    ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X64Y100        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
                         clock pessimism             -0.002    10.937    
    SLICE_X64Y100        FDRE (Hold_fdre_C_D)         0.105    11.042    ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]
  -------------------------------------------------------------------
                         required time                        -11.042    
                         arrival time                          11.123    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.193ns  (logic 0.141ns (73.018%)  route 0.052ns (26.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 10.852 - 10.000 ) 
    Source Clock Delay      (SCD):    0.583ns = ( 10.583 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.580    10.580    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     9.458 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     9.976    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.581    10.583    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X63Y95         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.141    10.724 r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[4]/Q
                         net (fo=1, routed)           0.052    10.776    ST_TEST_i/SDDR_ST_0/U0/b_CTIME[4]
    SLICE_X62Y95         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846    10.846    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.437     9.409 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564     9.973    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.850    10.852    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X62Y95         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[4]/C
                         clock pessimism             -0.253    10.599    
    SLICE_X62Y95         FDRE (Hold_fdre_C_D)         0.076    10.675    ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[4]
  -------------------------------------------------------------------
                         required time                        -10.675    
                         arrival time                          10.776    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.203%)  route 0.134ns (23.797%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns = ( 10.939 - 10.000 ) 
    Source Clock Delay      (SCD):    0.584ns = ( 10.584 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.580    10.580    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     9.458 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     9.976    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.582    10.584    ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X64Y98         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.141    10.725 r  ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/Q
                         net (fo=2, routed)           0.134    10.858    ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[22]
    SLICE_X64Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    11.018 r  ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.018    ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    11.057 r  ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    11.058    ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    11.148 r  ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    11.148    ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[29]
    SLICE_X64Y100        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846    10.846    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.437     9.409 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564     9.973    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.937    10.939    ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X64Y100        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/C
                         clock pessimism             -0.002    10.937    
    SLICE_X64Y100        FDRE (Hold_fdre_C_D)         0.105    11.042    ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]
  -------------------------------------------------------------------
                         required time                        -11.042    
                         arrival time                          11.148    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.203%)  route 0.134ns (23.797%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns = ( 10.939 - 10.000 ) 
    Source Clock Delay      (SCD):    0.584ns = ( 10.584 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.580    10.580    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     9.458 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     9.976    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.582    10.584    ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X64Y98         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.141    10.725 r  ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/Q
                         net (fo=2, routed)           0.134    10.858    ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[22]
    SLICE_X64Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    11.018 r  ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.018    ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    11.057 r  ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    11.058    ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    11.148 r  ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000    11.148    ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[31]
    SLICE_X64Y100        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846    10.846    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.437     9.409 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564     9.973    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.937    10.939    ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X64Y100        FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C
                         clock pessimism             -0.002    10.937    
    SLICE_X64Y100        FDRE (Hold_fdre_C_D)         0.105    11.042    ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]
  -------------------------------------------------------------------
                         required time                        -11.042    
                         arrival time                          11.148    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.946%)  route 0.116ns (45.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 10.852 - 10.000 ) 
    Source Clock Delay      (SCD):    0.583ns = ( 10.583 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.580    10.580    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     9.458 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     9.976    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.581    10.583    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X65Y95         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.141    10.724 r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[13]/Q
                         net (fo=1, routed)           0.116    10.839    ST_TEST_i/SDDR_ST_0/U0/b_CTIME[13]
    SLICE_X62Y95         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846    10.846    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.437     9.409 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564     9.973    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.850    10.852    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X62Y95         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[13]/C
                         clock pessimism             -0.231    10.621    
    SLICE_X62Y95         FDRE (Hold_fdre_C_D)         0.075    10.696    ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[13]
  -------------------------------------------------------------------
                         required time                        -10.696    
                         arrival time                          10.839    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.496%)  route 0.065ns (31.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 10.852 - 10.000 ) 
    Source Clock Delay      (SCD):    0.583ns = ( 10.583 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.580    10.580    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     9.458 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     9.976    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.581    10.583    ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X64Y95         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDRE (Prop_fdre_C_Q)         0.141    10.724 r  ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=2, routed)           0.065    10.789    ST_TEST_i/SDDR_ST_0/U0/ctr_val[10]
    SLICE_X65Y95         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846    10.846    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.437     9.409 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564     9.973    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.850    10.852    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X65Y95         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[10]/C
                         clock pessimism             -0.253    10.599    
    SLICE_X65Y95         FDRE (Hold_fdre_C_D)         0.046    10.645    ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[10]
  -------------------------------------------------------------------
                         required time                        -10.645    
                         arrival time                          10.789    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 10.853 - 10.000 ) 
    Source Clock Delay      (SCD):    0.584ns = ( 10.584 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.580    10.580    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     9.458 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     9.976    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.582    10.584    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X63Y99         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDRE (Prop_fdre_C_Q)         0.141    10.725 r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[27]/Q
                         net (fo=1, routed)           0.100    10.825    ST_TEST_i/SDDR_ST_0/U0/b_CTIME[27]
    SLICE_X61Y99         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846    10.846    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.437     9.409 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564     9.973    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.851    10.853    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X61Y99         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[27]/C
                         clock pessimism             -0.250    10.603    
    SLICE_X61Y99         FDRE (Hold_fdre_C_D)         0.075    10.678    ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[27]
  -------------------------------------------------------------------
                         required time                        -10.678    
                         arrival time                          10.825    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_ST_TEST_clk_wiz_0_0
Waveform(ns):       { 10.000 20.000 }
Period(ns):         20.000
Sources:            { ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y4    ST_TEST_i/clk_wiz_0/inst/clkout5_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X80Y93     ST_TEST_i/SDDR_ST_0/U0/DRDY_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X64Y95     ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X64Y95     ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X64Y95     ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X64Y96     ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X64Y96     ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X64Y96     ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X64Y96     ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X64Y95     ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X64Y95     ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X64Y95     ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X64Y96     ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X64Y96     ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X64Y96     ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X64Y96     ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X64Y97     ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X64Y97     ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X64Y97     ST_TEST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y94     ST_TEST_i/SDDR_ST_0/U0/armed_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X85Y94     ST_TEST_i/SDDR_ST_0/U0/lT1_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X85Y94     ST_TEST_i/SDDR_ST_0/U0/lT1_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X85Y94     ST_TEST_i/SDDR_ST_0/U0/lT1_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X83Y96     ST_TEST_i/SDDR_ST_0/U0/lT1_reg[19]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X83Y96     ST_TEST_i/SDDR_ST_0/U0/lT1_reg[25]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X85Y94     ST_TEST_i/SDDR_ST_0/U0/lT1_reg[28]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X85Y94     ST_TEST_i/SDDR_ST_0/U0/lT1_reg[29]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X85Y94     ST_TEST_i/SDDR_ST_0/U0/lT1_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X67Y83     ST_TEST_i/SDDR_ST_0/U0/lT1_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ST_TEST_clk_wiz_0_0
  To Clock:  clkfbout_ST_TEST_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ST_TEST_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y6    ST_TEST_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ST_TEST_i/clk_wiz_1/inst/clk_in1
  To Clock:  ST_TEST_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ST_TEST_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ST_TEST_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ST_TEST_clk_wiz_1_0_1
  To Clock:  clk_out1_ST_TEST_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ST_TEST_clk_wiz_1_0_1
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         3.333       0.109      IDELAYCTRL_X1Y1  ST_TEST_i/selectio_wiz_0/inst/delayctrl/REFCLK
Min Period  n/a     BUFG/I              n/a            2.155         3.333       1.178      BUFGCTRL_X0Y21   ST_TEST_i/clk_wiz_1/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         3.333       2.084      MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         3.333       1.931      IDELAYCTRL_X1Y1  ST_TEST_i/selectio_wiz_0/inst/delayctrl/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.333       210.027    MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_ST_TEST_clk_wiz_1_0_1
  To Clock:  clk_out2_ST_TEST_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_ST_TEST_clk_wiz_1_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  ST_TEST_i/IDEL_CTRL_0/U0/IDELAYCTRL_inst/REFCLK
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y23   ST_TEST_i/clk_wiz_1/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  ST_TEST_i/IDEL_CTRL_0/U0/IDELAYCTRL_inst/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ST_TEST_clk_wiz_1_0_1
  To Clock:  clkfbout_ST_TEST_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ST_TEST_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y22   ST_TEST_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ST_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ST_TEST_i/clk_wiz_2/inst/clk_in1
  To Clock:  ST_TEST_i/clk_wiz_2/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ST_TEST_i/clk_wiz_2/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ST_TEST_i/clk_wiz_2/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ST_TEST_clk_wiz_2_0_1
  To Clock:  clk_out1_ST_TEST_clk_wiz_2_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ST_TEST_clk_wiz_2_0_1
Waveform(ns):       { 1.250 3.750 }
Period(ns):         5.000
Sources:            { ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[4].BUFG_inst/I
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y11   ST_TEST_i/clk_wiz_2/inst/clkout1_buf/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         5.000       3.333      ILOGIC_X1Y98     ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         5.000       3.333      ILOGIC_X1Y98     ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_ST_TEST_clk_wiz_2_0_1
  To Clock:  clk_out2_ST_TEST_clk_wiz_2_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.858ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.858ns  (required time - arrival time)
  Source:                 ST_TEST_i/METAH_2/U0/OUTP_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ST_TEST_clk_wiz_2_0_1  {rise@1.250ns fall@11.250ns period=20.000ns})
  Destination:            ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0_1  {rise@1.250ns fall@11.250ns period=20.000ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_2_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_ST_TEST_clk_wiz_2_0_1 rise@21.250ns - clk_out2_ST_TEST_clk_wiz_2_0_1 rise@1.250ns)
  Data Path Delay:        1.393ns  (logic 0.456ns (32.740%)  route 0.937ns (67.260%))
  Logic Levels:           0  
  Clock Path Skew:        -10.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.616ns = ( 19.634 - 21.250 ) 
    Source Clock Delay      (SCD):    9.529ns = ( 10.779 - 1.250 ) 
    Clock Pessimism Removal (CPR):    1.015ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.250 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.803     3.053    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -0.740 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.149    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.101     1.250 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=1, routed)           2.207     3.457    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[5]
    IDELAY_X1Y143        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.097     4.554 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.255     8.810    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.911 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].BUFG_inst/O
                         net (fo=4, routed)           1.868    10.779    ST_TEST_i/METAH_2/U0/SYNC_CLK
    SLICE_X111Y95        FDRE                                         r  ST_TEST_i/METAH_2/U0/OUTP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y95        FDRE (Prop_fdre_C_Q)         0.456    11.235 r  ST_TEST_i/METAH_2/U0/OUTP_reg/Q
                         net (fo=2, routed)           0.937    12.172    ST_TEST_i/selectio_wiz_2/inst/io_reset
    ILOGIC_X1Y98         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                     21.250    21.250 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    21.250 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.609    22.859    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    19.434 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200    19.634    
                         net (fo=1, routed)           0.000    19.634    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.000    19.634 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=1, routed)           0.000    19.634    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[5]
    IDELAY_X1Y143        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    19.634 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    19.634    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    19.634 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].BUFG_inst/O
                         net (fo=4, routed)           0.000    19.634    ST_TEST_i/selectio_wiz_2/inst/clk_div_in
    ILOGIC_X1Y98         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              1.015    20.649    
                         clock uncertainty           -0.102    20.546    
    ILOGIC_X1Y98         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517    20.029    ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                         20.029    
                         arrival time                         -12.172    
  -------------------------------------------------------------------
                         slack                                  7.858    

Slack (MET) :             19.051ns  (required time - arrival time)
  Source:                 ST_TEST_i/METAH_2/U0/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ST_TEST_clk_wiz_2_0_1  {rise@1.250ns fall@11.250ns period=20.000ns})
  Destination:            ST_TEST_i/METAH_2/U0/OUTP_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ST_TEST_clk_wiz_2_0_1  {rise@1.250ns fall@11.250ns period=20.000ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_2_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_ST_TEST_clk_wiz_2_0_1 rise@21.250ns - clk_out2_ST_TEST_clk_wiz_2_0_1 rise@1.250ns)
  Data Path Delay:        0.875ns  (logic 0.718ns (82.019%)  route 0.157ns (17.981%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.334ns = ( 29.584 - 21.250 ) 
    Source Clock Delay      (SCD):    9.529ns = ( 10.779 - 1.250 ) 
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.250 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.803     3.053    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -0.740 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.149    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.101     1.250 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=1, routed)           2.207     3.457    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[5]
    IDELAY_X1Y143        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.097     4.554 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.255     8.810    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.911 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].BUFG_inst/O
                         net (fo=4, routed)           1.868    10.779    ST_TEST_i/METAH_2/U0/SYNC_CLK
    SLICE_X111Y95        FDRE                                         r  ST_TEST_i/METAH_2/U0/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y95        FDRE (Prop_fdre_C_Q)         0.419    11.198 f  ST_TEST_i/METAH_2/U0/temp_reg/Q
                         net (fo=1, routed)           0.157    11.355    ST_TEST_i/METAH_2/U0/temp
    SLICE_X111Y95        LUT1 (Prop_lut1_I0_O)        0.299    11.654 r  ST_TEST_i/METAH_2/U0/OUTP_i_1/O
                         net (fo=1, routed)           0.000    11.654    ST_TEST_i/METAH_2/U0/p_0_in
    SLICE_X111Y95        FDRE                                         r  ST_TEST_i/METAH_2/U0/OUTP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                     21.250    21.250 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    21.250 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.609    22.859    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    19.434 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    21.159    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    21.250 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=1, routed)           1.979    23.229    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[5]
    IDELAY_X1Y143        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.972    24.201 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.603    27.805    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.896 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].BUFG_inst/O
                         net (fo=4, routed)           1.689    29.584    ST_TEST_i/METAH_2/U0/SYNC_CLK
    SLICE_X111Y95        FDRE                                         r  ST_TEST_i/METAH_2/U0/OUTP_reg/C
                         clock pessimism              1.194    30.779    
                         clock uncertainty           -0.102    30.676    
    SLICE_X111Y95        FDRE (Setup_fdre_C_D)        0.029    30.705    ST_TEST_i/METAH_2/U0/OUTP_reg
  -------------------------------------------------------------------
                         required time                         30.705    
                         arrival time                         -11.654    
  -------------------------------------------------------------------
                         slack                                 19.051    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ST_TEST_i/METAH_2/U0/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ST_TEST_clk_wiz_2_0_1  {rise@1.250ns fall@11.250ns period=20.000ns})
  Destination:            ST_TEST_i/METAH_2/U0/OUTP_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ST_TEST_clk_wiz_2_0_1  {rise@1.250ns fall@11.250ns period=20.000ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_2_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ST_TEST_clk_wiz_2_0_1 rise@1.250ns - clk_out2_ST_TEST_clk_wiz_2_0_1 rise@1.250ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.666%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 5.713 - 1.250 ) 
    Source Clock Delay      (SCD):    3.482ns = ( 4.732 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.980ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.250 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.595     1.845    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.695 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.224    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     1.250 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=1, routed)           0.774     2.024    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[5]
    IDELAY_X1Y143        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.351     2.375 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.693     4.069    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.095 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].BUFG_inst/O
                         net (fo=4, routed)           0.638     4.732    ST_TEST_i/METAH_2/U0/SYNC_CLK
    SLICE_X111Y95        FDRE                                         r  ST_TEST_i/METAH_2/U0/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y95        FDRE (Prop_fdre_C_Q)         0.128     4.860 f  ST_TEST_i/METAH_2/U0/temp_reg/Q
                         net (fo=1, routed)           0.054     4.915    ST_TEST_i/METAH_2/U0/temp
    SLICE_X111Y95        LUT1 (Prop_lut1_I0_O)        0.099     5.014 r  ST_TEST_i/METAH_2/U0/OUTP_i_1/O
                         net (fo=1, routed)           0.000     5.014    ST_TEST_i/METAH_2/U0/p_0_in
    SLICE_X111Y95        FDRE                                         r  ST_TEST_i/METAH_2/U0/OUTP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.250 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.862     2.112    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.645 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.221    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     1.250 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=1, routed)           1.059     2.309    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[5]
    IDELAY_X1Y143        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.475     2.783 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.990     4.774    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.803 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].BUFG_inst/O
                         net (fo=4, routed)           0.910     5.713    ST_TEST_i/METAH_2/U0/SYNC_CLK
    SLICE_X111Y95        FDRE                                         r  ST_TEST_i/METAH_2/U0/OUTP_reg/C
                         clock pessimism             -0.980     4.732    
    SLICE_X111Y95        FDRE (Hold_fdre_C_D)         0.091     4.823    ST_TEST_i/METAH_2/U0/OUTP_reg
  -------------------------------------------------------------------
                         required time                         -4.823    
                         arrival time                           5.014    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             5.222ns  (arrival time - required time)
  Source:                 ST_TEST_i/METAH_2/U0/OUTP_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ST_TEST_clk_wiz_2_0_1  {rise@1.250ns fall@11.250ns period=20.000ns})
  Destination:            ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0_1  {rise@1.250ns fall@11.250ns period=20.000ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_2_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ST_TEST_clk_wiz_2_0_1 rise@1.250ns - clk_out2_ST_TEST_clk_wiz_2_0_1 rise@1.250ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.075%)  route 0.380ns (72.925%))
  Logic Levels:           0  
  Clock Path Skew:        -4.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.405ns = ( 0.845 - 1.250 ) 
    Source Clock Delay      (SCD):    3.482ns = ( 4.732 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.708ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.250 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.595     1.845    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.695 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.224    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     1.250 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=1, routed)           0.774     2.024    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[5]
    IDELAY_X1Y143        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.351     2.375 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.693     4.069    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.095 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].BUFG_inst/O
                         net (fo=4, routed)           0.638     4.732    ST_TEST_i/METAH_2/U0/SYNC_CLK
    SLICE_X111Y95        FDRE                                         r  ST_TEST_i/METAH_2/U0/OUTP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y95        FDRE (Prop_fdre_C_Q)         0.141     4.873 r  ST_TEST_i/METAH_2/U0/OUTP_reg/Q
                         net (fo=2, routed)           0.380     5.253    ST_TEST_i/selectio_wiz_2/inst/io_reset
    ILOGIC_X1Y98         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.250 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.862     2.112    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.645 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200     0.845    
                         net (fo=1, routed)           0.000     0.845    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.000     0.845 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=1, routed)           0.000     0.845    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[5]
    IDELAY_X1Y143        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000     0.845 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000     0.845    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.845 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].BUFG_inst/O
                         net (fo=4, routed)           0.000     0.845    ST_TEST_i/selectio_wiz_2/inst/clk_div_in
    ILOGIC_X1Y98         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism             -0.708     0.137    
    ILOGIC_X1Y98         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.106     0.031    ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           5.253    
  -------------------------------------------------------------------
                         slack                                  5.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_ST_TEST_clk_wiz_2_0_1
Waveform(ns):       { 1.250 11.250 }
Period(ns):         20.000
Sources:            { ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.360         20.000      17.640     IDELAY_X1Y98     ST_TEST_i/selectio_wiz_2/inst/pins[0].idelaye2_bus/C
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y12   ST_TEST_i/clk_wiz_2/inst/clkout2_buf/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         20.000      18.333     ILOGIC_X1Y98     ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X111Y95    ST_TEST_i/METAH_2/U0/OUTP_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X111Y95    ST_TEST_i/METAH_2/U0/temp_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X111Y95    ST_TEST_i/METAH_2/U0/OUTP_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X111Y95    ST_TEST_i/METAH_2/U0/temp_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X111Y95    ST_TEST_i/METAH_2/U0/OUTP_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X111Y95    ST_TEST_i/METAH_2/U0/temp_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X111Y95    ST_TEST_i/METAH_2/U0/OUTP_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X111Y95    ST_TEST_i/METAH_2/U0/temp_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X111Y95    ST_TEST_i/METAH_2/U0/OUTP_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X111Y95    ST_TEST_i/METAH_2/U0/temp_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_ST_TEST_clk_wiz_2_0_1
  To Clock:  clk_out3_ST_TEST_clk_wiz_2_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_ST_TEST_clk_wiz_2_0_1
Waveform(ns):       { 1.875 4.375 }
Period(ns):         5.000
Sources:            { ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y3    ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[6].BUFG_inst/I
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y13   ST_TEST_i/clk_wiz_2/inst/clkout3_buf/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         5.000       3.333      ILOGIC_X1Y97     ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         5.000       3.333      ILOGIC_X1Y97     ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_ST_TEST_clk_wiz_2_0_1
  To Clock:  clk_out4_ST_TEST_clk_wiz_2_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.036ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.036ns  (required time - arrival time)
  Source:                 ST_TEST_i/METAH_3/U0/OUTP_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_ST_TEST_clk_wiz_2_0_1  {rise@1.875ns fall@11.875ns period=20.000ns})
  Destination:            ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0_1  {rise@1.875ns fall@11.875ns period=20.000ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_2_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_ST_TEST_clk_wiz_2_0_1 rise@21.875ns - clk_out4_ST_TEST_clk_wiz_2_0_1 rise@1.875ns)
  Data Path Delay:        1.221ns  (logic 0.518ns (42.422%)  route 0.703ns (57.578%))
  Logic Levels:           0  
  Clock Path Skew:        -10.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.616ns = ( 20.259 - 21.875 ) 
    Source Clock Delay      (SCD):    9.512ns = ( 11.387 - 1.875 ) 
    Clock Pessimism Removal (CPR):    1.004ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.875     1.875 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.875 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.803     3.678    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -0.115 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889     1.774    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.101     1.875 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=1, routed)           2.206     4.081    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[7]
    IDELAY_X1Y141        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.183     5.264 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.154     9.418    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_7
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     9.519 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].BUFG_inst/O
                         net (fo=4, routed)           1.868    11.387    ST_TEST_i/METAH_3/U0/SYNC_CLK
    SLICE_X112Y96        FDRE                                         r  ST_TEST_i/METAH_3/U0/OUTP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDRE (Prop_fdre_C_Q)         0.518    11.905 r  ST_TEST_i/METAH_3/U0/OUTP_reg/Q
                         net (fo=2, routed)           0.703    12.608    ST_TEST_i/selectio_wiz_3/inst/io_reset
    ILOGIC_X1Y97         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                     21.875    21.875 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    21.875 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.609    23.484    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.425    20.059 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200    20.259    
                         net (fo=1, routed)           0.000    20.259    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.000    20.259 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000    20.259    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[7]
    IDELAY_X1Y141        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    20.259 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    20.259    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_7
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000    20.259 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].BUFG_inst/O
                         net (fo=4, routed)           0.000    20.259    ST_TEST_i/selectio_wiz_3/inst/clk_div_in
    ILOGIC_X1Y97         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              1.004    21.263    
                         clock uncertainty           -0.102    21.161    
    ILOGIC_X1Y97         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517    20.644    ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                         20.644    
                         arrival time                         -12.608    
  -------------------------------------------------------------------
                         slack                                  8.036    

Slack (MET) :             19.033ns  (required time - arrival time)
  Source:                 ST_TEST_i/METAH_3/U0/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_ST_TEST_clk_wiz_2_0_1  {rise@1.875ns fall@11.875ns period=20.000ns})
  Destination:            ST_TEST_i/METAH_3/U0/OUTP_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_ST_TEST_clk_wiz_2_0_1  {rise@1.875ns fall@11.875ns period=20.000ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_2_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_ST_TEST_clk_wiz_2_0_1 rise@21.875ns - clk_out4_ST_TEST_clk_wiz_2_0_1 rise@1.875ns)
  Data Path Delay:        0.941ns  (logic 0.773ns (82.124%)  route 0.168ns (17.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.329ns = ( 30.204 - 21.875 ) 
    Source Clock Delay      (SCD):    9.512ns = ( 11.387 - 1.875 ) 
    Clock Pessimism Removal (CPR):    1.183ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.875     1.875 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.875 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.803     3.678    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -0.115 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889     1.774    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.101     1.875 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=1, routed)           2.206     4.081    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[7]
    IDELAY_X1Y141        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.183     5.264 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.154     9.418    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_7
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     9.519 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].BUFG_inst/O
                         net (fo=4, routed)           1.868    11.387    ST_TEST_i/METAH_3/U0/SYNC_CLK
    SLICE_X112Y96        FDRE                                         r  ST_TEST_i/METAH_3/U0/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDRE (Prop_fdre_C_Q)         0.478    11.865 f  ST_TEST_i/METAH_3/U0/temp_reg/Q
                         net (fo=1, routed)           0.168    12.033    ST_TEST_i/METAH_3/U0/temp
    SLICE_X112Y96        LUT1 (Prop_lut1_I0_O)        0.295    12.328 r  ST_TEST_i/METAH_3/U0/OUTP_i_1/O
                         net (fo=1, routed)           0.000    12.328    ST_TEST_i/METAH_3/U0/p_0_in
    SLICE_X112Y96        FDRE                                         r  ST_TEST_i/METAH_3/U0/OUTP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                     21.875    21.875 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    21.875 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.609    23.484    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.425    20.059 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725    21.784    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091    21.875 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=1, routed)           1.978    23.853    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[7]
    IDELAY_X1Y141        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.046    24.899 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           3.525    28.424    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_7
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.515 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].BUFG_inst/O
                         net (fo=4, routed)           1.689    30.204    ST_TEST_i/METAH_3/U0/SYNC_CLK
    SLICE_X112Y96        FDRE                                         r  ST_TEST_i/METAH_3/U0/OUTP_reg/C
                         clock pessimism              1.183    31.387    
                         clock uncertainty           -0.102    31.284    
    SLICE_X112Y96        FDRE (Setup_fdre_C_D)        0.077    31.361    ST_TEST_i/METAH_3/U0/OUTP_reg
  -------------------------------------------------------------------
                         required time                         31.361    
                         arrival time                         -12.328    
  -------------------------------------------------------------------
                         slack                                 19.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ST_TEST_i/METAH_3/U0/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_ST_TEST_clk_wiz_2_0_1  {rise@1.875ns fall@11.875ns period=20.000ns})
  Destination:            ST_TEST_i/METAH_3/U0/OUTP_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_ST_TEST_clk_wiz_2_0_1  {rise@1.875ns fall@11.875ns period=20.000ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_2_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_ST_TEST_clk_wiz_2_0_1 rise@1.875ns - clk_out4_ST_TEST_clk_wiz_2_0_1 rise@1.875ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.517ns = ( 6.392 - 1.875 ) 
    Source Clock Delay      (SCD):    3.538ns = ( 5.413 - 1.875 ) 
    Clock Pessimism Removal (CPR):    0.979ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.875     1.875 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.875 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.595     2.470    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     1.320 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     1.849    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026     1.875 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=1, routed)           0.773     2.648    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[7]
    IDELAY_X1Y141        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.425     3.073 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.676     4.749    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_7
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.775 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].BUFG_inst/O
                         net (fo=4, routed)           0.638     5.413    ST_TEST_i/METAH_3/U0/SYNC_CLK
    SLICE_X112Y96        FDRE                                         r  ST_TEST_i/METAH_3/U0/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDRE (Prop_fdre_C_Q)         0.148     5.561 f  ST_TEST_i/METAH_3/U0/temp_reg/Q
                         net (fo=1, routed)           0.059     5.620    ST_TEST_i/METAH_3/U0/temp
    SLICE_X112Y96        LUT1 (Prop_lut1_I0_O)        0.098     5.718 r  ST_TEST_i/METAH_3/U0/OUTP_i_1/O
                         net (fo=1, routed)           0.000     5.718    ST_TEST_i/METAH_3/U0/p_0_in
    SLICE_X112Y96        FDRE                                         r  ST_TEST_i/METAH_3/U0/OUTP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.875     1.875 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.875 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.862     2.737    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467     1.270 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576     1.846    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029     1.875 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=1, routed)           1.058     2.933    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[7]
    IDELAY_X1Y141        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.557     3.490 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.963     5.453    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_7
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.482 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].BUFG_inst/O
                         net (fo=4, routed)           0.910     6.392    ST_TEST_i/METAH_3/U0/SYNC_CLK
    SLICE_X112Y96        FDRE                                         r  ST_TEST_i/METAH_3/U0/OUTP_reg/C
                         clock pessimism             -0.979     5.413    
    SLICE_X112Y96        FDRE (Hold_fdre_C_D)         0.120     5.533    ST_TEST_i/METAH_3/U0/OUTP_reg
  -------------------------------------------------------------------
                         required time                         -5.533    
                         arrival time                           5.718    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             5.225ns  (arrival time - required time)
  Source:                 ST_TEST_i/METAH_3/U0/OUTP_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_ST_TEST_clk_wiz_2_0_1  {rise@1.875ns fall@11.875ns period=20.000ns})
  Destination:            ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0_1  {rise@1.875ns fall@11.875ns period=20.000ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_2_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_ST_TEST_clk_wiz_2_0_1 rise@1.875ns - clk_out4_ST_TEST_clk_wiz_2_0_1 rise@1.875ns)
  Data Path Delay:        0.469ns  (logic 0.164ns (34.963%)  route 0.305ns (65.037%))
  Logic Levels:           0  
  Clock Path Skew:        -4.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.405ns = ( 1.470 - 1.875 ) 
    Source Clock Delay      (SCD):    3.538ns = ( 5.413 - 1.875 ) 
    Clock Pessimism Removal (CPR):    0.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.875     1.875 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.875 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.595     2.470    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     1.320 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     1.849    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026     1.875 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=1, routed)           0.773     2.648    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[7]
    IDELAY_X1Y141        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.425     3.073 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.676     4.749    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_7
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.775 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].BUFG_inst/O
                         net (fo=4, routed)           0.638     5.413    ST_TEST_i/METAH_3/U0/SYNC_CLK
    SLICE_X112Y96        FDRE                                         r  ST_TEST_i/METAH_3/U0/OUTP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDRE (Prop_fdre_C_Q)         0.164     5.577 r  ST_TEST_i/METAH_3/U0/OUTP_reg/Q
                         net (fo=2, routed)           0.305     5.882    ST_TEST_i/selectio_wiz_3/inst/io_reset
    ILOGIC_X1Y97         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.875     1.875 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.875 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.862     2.737    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467     1.270 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200     1.470    
                         net (fo=1, routed)           0.000     1.470    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.000     1.470 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000     1.470    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[7]
    IDELAY_X1Y141        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000     1.470 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000     1.470    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_7
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000     1.470 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].BUFG_inst/O
                         net (fo=4, routed)           0.000     1.470    ST_TEST_i/selectio_wiz_3/inst/clk_div_in
    ILOGIC_X1Y97         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism             -0.707     0.763    
    ILOGIC_X1Y97         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.106     0.657    ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           5.882    
  -------------------------------------------------------------------
                         slack                                  5.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_ST_TEST_clk_wiz_2_0_1
Waveform(ns):       { 1.875 11.875 }
Period(ns):         20.000
Sources:            { ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.360         20.000      17.640     IDELAY_X1Y97     ST_TEST_i/selectio_wiz_3/inst/pins[0].idelaye2_bus/C
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y14   ST_TEST_i/clk_wiz_2/inst/clkout4_buf/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         20.000      18.333     ILOGIC_X1Y97     ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X112Y96    ST_TEST_i/METAH_3/U0/OUTP_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X112Y96    ST_TEST_i/METAH_3/U0/temp_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y96    ST_TEST_i/METAH_3/U0/OUTP_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y96    ST_TEST_i/METAH_3/U0/temp_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y96    ST_TEST_i/METAH_3/U0/OUTP_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y96    ST_TEST_i/METAH_3/U0/temp_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y96    ST_TEST_i/METAH_3/U0/OUTP_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y96    ST_TEST_i/METAH_3/U0/temp_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y96    ST_TEST_i/METAH_3/U0/OUTP_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y96    ST_TEST_i/METAH_3/U0/temp_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ST_TEST_clk_wiz_2_0_1
  To Clock:  clkfbout_ST_TEST_clk_wiz_2_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ST_TEST_clk_wiz_2_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y10   ST_TEST_i/clk_wiz_2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.410ns  (required time - arrival time)
  Source:                 ST_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.331ns  (logic 1.450ns (22.904%)  route 4.881ns (77.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 12.858 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.737     3.031    ST_TEST_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ST_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  ST_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=12, routed)          4.881     9.362    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_wdata[0]
    SLICE_X111Y83        FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.679    12.858    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y83        FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
                         clock pessimism              0.129    12.987    
                         clock uncertainty           -0.154    12.833    
    SLICE_X111Y83        FDRE (Setup_fdre_C_D)       -0.061    12.772    ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]
  -------------------------------------------------------------------
                         required time                         12.772    
                         arrival time                          -9.362    
  -------------------------------------------------------------------
                         slack                                  3.410    

Slack (MET) :             3.516ns  (required time - arrival time)
  Source:                 ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.349ns  (logic 2.584ns (40.700%)  route 3.765ns (59.300%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.695     2.989    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y94         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y94         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.193     4.660    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X35Y88         LUT3 (Prop_lut3_I1_O)        0.301     4.961 f  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.845     5.805    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X32Y90         LUT5 (Prop_lut5_I0_O)        0.148     5.953 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.913     6.866    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y92         LUT4 (Prop_lut4_I3_O)        0.328     7.194 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.194    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X28Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.744 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.744    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.858 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.858    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.192 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.814     9.007    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X29Y95         LUT3 (Prop_lut3_I0_O)        0.331     9.338 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.338    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X29Y95         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.525    12.704    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y95         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X29Y95         FDRE (Setup_fdre_C_D)        0.075    12.854    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.854    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                  3.516    

Slack (MET) :             3.657ns  (required time - arrival time)
  Source:                 ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.208ns  (logic 2.452ns (39.500%)  route 3.756ns (60.500%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.695     2.989    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y94         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y94         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.193     4.660    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X35Y88         LUT3 (Prop_lut3_I1_O)        0.301     4.961 f  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.845     5.805    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X32Y90         LUT5 (Prop_lut5_I0_O)        0.148     5.953 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.913     6.866    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y92         LUT4 (Prop_lut4_I3_O)        0.328     7.194 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.194    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X28Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.744 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.744    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.057 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.805     8.863    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X31Y93         LUT3 (Prop_lut3_I0_O)        0.334     9.197 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.197    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X31Y93         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.525    12.704    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y93         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X31Y93         FDRE (Setup_fdre_C_D)        0.075    12.854    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.854    
                         arrival time                          -9.197    
  -------------------------------------------------------------------
                         slack                                  3.657    

Slack (MET) :             3.660ns  (required time - arrival time)
  Source:                 ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.205ns  (logic 2.469ns (39.788%)  route 3.736ns (60.212%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.695     2.989    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y94         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y94         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.193     4.660    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X35Y88         LUT3 (Prop_lut3_I1_O)        0.301     4.961 f  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.845     5.805    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X32Y90         LUT5 (Prop_lut5_I0_O)        0.148     5.953 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.913     6.866    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y92         LUT4 (Prop_lut4_I3_O)        0.328     7.194 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.194    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X28Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.744 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.744    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.858 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.858    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.080 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.786     8.866    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X29Y95         LUT3 (Prop_lut3_I0_O)        0.328     9.194 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.194    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X29Y95         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.525    12.704    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y95         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X29Y95         FDRE (Setup_fdre_C_D)        0.075    12.854    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.854    
                         arrival time                          -9.194    
  -------------------------------------------------------------------
                         slack                                  3.660    

Slack (MET) :             3.753ns  (required time - arrival time)
  Source:                 ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.068ns  (logic 2.538ns (41.829%)  route 3.530ns (58.171%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.695     2.989    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y94         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y94         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.193     4.660    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X35Y88         LUT3 (Prop_lut3_I1_O)        0.301     4.961 f  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.845     5.805    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X32Y90         LUT5 (Prop_lut5_I0_O)        0.148     5.953 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.913     6.866    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y92         LUT4 (Prop_lut4_I3_O)        0.328     7.194 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.194    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X28Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.744 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.744    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.858 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.858    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.171 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.579     8.751    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X29Y95         LUT3 (Prop_lut3_I0_O)        0.306     9.057 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     9.057    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X29Y95         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.525    12.704    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y95         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X29Y95         FDRE (Setup_fdre_C_D)        0.031    12.810    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.810    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                  3.753    

Slack (MET) :             3.825ns  (required time - arrival time)
  Source:                 ST_TEST_i/DEBUG/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 1.090ns (22.381%)  route 3.780ns (77.619%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.844     3.138    ST_TEST_i/DEBUG/U0/s_axi_aclk
    SLICE_X40Y101        FDRE                                         r  ST_TEST_i/DEBUG/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.419     3.557 r  ST_TEST_i/DEBUG/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           0.966     4.523    ST_TEST_i/DEBUG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X39Y101        LUT6 (Prop_lut6_I0_O)        0.299     4.822 r  ST_TEST_i/DEBUG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.814     5.636    ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[2]
    SLICE_X40Y94         LUT5 (Prop_lut5_I0_O)        0.124     5.760 r  ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.580     6.340    ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.464 r  ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.517     6.981    ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__1
    SLICE_X36Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.105 r  ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.904     8.008    ST_TEST_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  ST_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.562    12.742    ST_TEST_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ST_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.129    12.870    
                         clock uncertainty           -0.154    12.716    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    11.833    ST_TEST_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.833    
                         arrival time                          -8.008    
  -------------------------------------------------------------------
                         slack                                  3.825    

Slack (MET) :             3.857ns  (required time - arrival time)
  Source:                 ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.964ns  (logic 2.442ns (40.946%)  route 3.522ns (59.054%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.695     2.989    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y94         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y94         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.193     4.660    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X35Y88         LUT3 (Prop_lut3_I1_O)        0.301     4.961 f  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.845     5.805    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X32Y90         LUT5 (Prop_lut5_I0_O)        0.148     5.953 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.913     6.866    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y92         LUT4 (Prop_lut4_I3_O)        0.328     7.194 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.194    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X28Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.744 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.744    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.078 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.571     8.650    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X31Y93         LUT3 (Prop_lut3_I0_O)        0.303     8.953 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     8.953    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X31Y93         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.525    12.704    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y93         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X31Y93         FDRE (Setup_fdre_C_D)        0.031    12.810    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.810    
                         arrival time                          -8.953    
  -------------------------------------------------------------------
                         slack                                  3.857    

Slack (MET) :             3.879ns  (required time - arrival time)
  Source:                 ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.986ns  (logic 2.229ns (37.238%)  route 3.757ns (62.762%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.695     2.989    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y94         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y94         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.193     4.660    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X35Y88         LUT3 (Prop_lut3_I1_O)        0.301     4.961 f  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.845     5.805    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X32Y90         LUT5 (Prop_lut5_I0_O)        0.148     5.953 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.913     6.866    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y92         LUT4 (Prop_lut4_I3_O)        0.328     7.194 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.194    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X28Y92         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.834 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.806     8.641    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X31Y93         LUT3 (Prop_lut3_I0_O)        0.334     8.975 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     8.975    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X31Y93         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.525    12.704    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y93         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X31Y93         FDRE (Setup_fdre_C_D)        0.075    12.854    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.854    
                         arrival time                          -8.975    
  -------------------------------------------------------------------
                         slack                                  3.879    

Slack (MET) :             3.939ns  (required time - arrival time)
  Source:                 ST_TEST_i/DEBUG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/DEBUG/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[27].reg1_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.280ns  (logic 0.580ns (10.985%)  route 4.700ns (89.015%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.653     2.947    ST_TEST_i/DEBUG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X39Y98         FDRE                                         r  ST_TEST_i/DEBUG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.456     3.403 f  ST_TEST_i/DEBUG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/Q
                         net (fo=6, routed)           1.817     5.220    ST_TEST_i/DEBUG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg[0]
    SLICE_X40Y101        LUT4 (Prop_lut4_I0_O)        0.124     5.344 r  ST_TEST_i/DEBUG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G0.READ_REG_GEN[31].reg1[31]_i_1/O
                         net (fo=64, routed)          2.883     8.227    ST_TEST_i/DEBUG/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg[0]_0
    SLICE_X54Y96         FDRE                                         r  ST_TEST_i/DEBUG/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[27].reg1_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.536    12.715    ST_TEST_i/DEBUG/U0/gpio_core_1/s_axi_aclk
    SLICE_X54Y96         FDRE                                         r  ST_TEST_i/DEBUG/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[27].reg1_reg[27]/C
                         clock pessimism              0.129    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X54Y96         FDRE (Setup_fdre_C_R)       -0.524    12.166    ST_TEST_i/DEBUG/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[27].reg1_reg[27]
  -------------------------------------------------------------------
                         required time                         12.166    
                         arrival time                          -8.227    
  -------------------------------------------------------------------
                         slack                                  3.939    

Slack (MET) :             3.939ns  (required time - arrival time)
  Source:                 ST_TEST_i/DEBUG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/DEBUG/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[28].reg1_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.280ns  (logic 0.580ns (10.985%)  route 4.700ns (89.015%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.653     2.947    ST_TEST_i/DEBUG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X39Y98         FDRE                                         r  ST_TEST_i/DEBUG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.456     3.403 f  ST_TEST_i/DEBUG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/Q
                         net (fo=6, routed)           1.817     5.220    ST_TEST_i/DEBUG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg[0]
    SLICE_X40Y101        LUT4 (Prop_lut4_I0_O)        0.124     5.344 r  ST_TEST_i/DEBUG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G0.READ_REG_GEN[31].reg1[31]_i_1/O
                         net (fo=64, routed)          2.883     8.227    ST_TEST_i/DEBUG/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg[0]_0
    SLICE_X54Y96         FDRE                                         r  ST_TEST_i/DEBUG/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[28].reg1_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.536    12.715    ST_TEST_i/DEBUG/U0/gpio_core_1/s_axi_aclk
    SLICE_X54Y96         FDRE                                         r  ST_TEST_i/DEBUG/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[28].reg1_reg[28]/C
                         clock pessimism              0.129    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X54Y96         FDRE (Setup_fdre_C_R)       -0.524    12.166    ST_TEST_i/DEBUG/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[28].reg1_reg[28]
  -------------------------------------------------------------------
                         required time                         12.166    
                         arrival time                          -8.227    
  -------------------------------------------------------------------
                         slack                                  3.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.148ns (39.532%)  route 0.226ns (60.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.573     0.909    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y96         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y96         FDRE (Prop_fdre_C_Q)         0.148     1.057 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[57]/Q
                         net (fo=1, routed)           0.226     1.283    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]_1[27]
    SLICE_X31Y101        FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.931     1.297    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X31Y101        FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y101        FDRE (Hold_fdre_C_D)        -0.007     1.255    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 ST_TEST_i/DEBUG/U0/ip2bus_data_i_D1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/DEBUG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.733%)  route 0.203ns (55.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.552     0.888    ST_TEST_i/DEBUG/U0/s_axi_aclk
    SLICE_X50Y94         FDRE                                         r  ST_TEST_i/DEBUG/U0/ip2bus_data_i_D1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  ST_TEST_i/DEBUG/U0/ip2bus_data_i_D1_reg[14]/Q
                         net (fo=1, routed)           0.203     1.254    ST_TEST_i/DEBUG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[17]
    SLICE_X45Y94         FDRE                                         r  ST_TEST_i/DEBUG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.824     1.190    ST_TEST_i/DEBUG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X45Y94         FDRE                                         r  ST_TEST_i/DEBUG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X45Y94         FDRE (Hold_fdre_C_D)         0.070     1.225    ST_TEST_i/DEBUG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 ST_TEST_i/DATA0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[10].reg3_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.551%)  route 0.205ns (52.449%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.551     0.887    ST_TEST_i/DATA0/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y92         FDRE                                         r  ST_TEST_i/DATA0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  ST_TEST_i/DATA0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[10]/Q
                         net (fo=1, routed)           0.205     1.233    ST_TEST_i/DATA0/U0/gpio_core_1/gpio2_Data_In[10]
    SLICE_X45Y92         LUT5 (Prop_lut5_I0_O)        0.045     1.278 r  ST_TEST_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[10].reg3[26]_i_1/O
                         net (fo=1, routed)           0.000     1.278    ST_TEST_i/DATA0/U0/gpio_core_1/Read_Reg2_In[10]
    SLICE_X45Y92         FDRE                                         r  ST_TEST_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[10].reg3_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.823     1.189    ST_TEST_i/DATA0/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y92         FDRE                                         r  ST_TEST_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[10].reg3_reg[26]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X45Y92         FDRE (Hold_fdre_C_D)         0.092     1.246    ST_TEST_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[10].reg3_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 ST_TEST_i/DEBUG/U0/ip2bus_data_i_D1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/DEBUG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.305%)  route 0.206ns (55.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.553     0.889    ST_TEST_i/DEBUG/U0/s_axi_aclk
    SLICE_X50Y99         FDRE                                         r  ST_TEST_i/DEBUG/U0/ip2bus_data_i_D1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  ST_TEST_i/DEBUG/U0/ip2bus_data_i_D1_reg[2]/Q
                         net (fo=1, routed)           0.206     1.259    ST_TEST_i/DEBUG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[29]
    SLICE_X48Y96         FDRE                                         r  ST_TEST_i/DEBUG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.824     1.190    ST_TEST_i/DEBUG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y96         FDRE                                         r  ST_TEST_i/DEBUG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y96         FDRE (Hold_fdre_C_D)         0.070     1.225    ST_TEST_i/DEBUG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.925%)  route 0.195ns (58.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.639     0.975    ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y100        FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.195     1.311    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X34Y98         SRLC32E                                      r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.826     1.192    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y98         SRLC32E                                      r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.272    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.612%)  route 0.173ns (51.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.659     0.995    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X30Y100        FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/Q
                         net (fo=1, routed)           0.173     1.332    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[12]
    SLICE_X30Y98         SRLC32E                                      r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.845     1.211    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y98         SRLC32E                                      r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.293    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.555     0.891    ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X41Y91         FDRE                                         r  ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  ST_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.116     1.148    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X38Y91         SRLC32E                                      r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.823     1.189    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y91         SRLC32E                                      r  ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.264     0.925    
    SLICE_X38Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.108    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 ST_TEST_i/DATA0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/DATA0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.296%)  route 0.175ns (57.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.552     0.888    ST_TEST_i/DATA0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X52Y95         FDRE                                         r  ST_TEST_i/DATA0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  ST_TEST_i/DATA0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.175     1.190    ST_TEST_i/DATA0/U0/gpio_core_1/gpio2_io_i_d2[7]
    SLICE_X48Y95         FDRE                                         r  ST_TEST_i/DATA0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.824     1.190    ST_TEST_i/DATA0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y95         FDRE                                         r  ST_TEST_i/DATA0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[7]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y95         FDRE (Hold_fdre_C_D)        -0.006     1.149    ST_TEST_i/DATA0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 ST_TEST_i/DATA0/U0/gpio_core_1/Dual.gpio_Data_In_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[18].reg1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.788%)  route 0.220ns (54.212%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.552     0.888    ST_TEST_i/DATA0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y96         FDRE                                         r  ST_TEST_i/DATA0/U0/gpio_core_1/Dual.gpio_Data_In_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  ST_TEST_i/DATA0/U0/gpio_core_1/Dual.gpio_Data_In_reg[18]/Q
                         net (fo=1, routed)           0.220     1.249    ST_TEST_i/DATA0/U0/gpio_core_1/gpio_Data_In[18]
    SLICE_X44Y96         LUT5 (Prop_lut5_I0_O)        0.045     1.294 r  ST_TEST_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[18].reg1[18]_i_1/O
                         net (fo=1, routed)           0.000     1.294    ST_TEST_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[18].reg1[18]_i_1_n_0
    SLICE_X44Y96         FDRE                                         r  ST_TEST_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[18].reg1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.824     1.190    ST_TEST_i/DATA0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y96         FDRE                                         r  ST_TEST_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[18].reg1_reg[18]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X44Y96         FDRE (Hold_fdre_C_D)         0.092     1.247    ST_TEST_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[18].reg1_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ST_TEST_i/DEBUG/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/DEBUG/U0/gpio_core_1/Dual.gpio2_Data_In_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.148ns (36.791%)  route 0.254ns (63.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.584     0.920    ST_TEST_i/DEBUG/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X82Y99         FDRE                                         r  ST_TEST_i/DEBUG/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_fdre_C_Q)         0.148     1.068 r  ST_TEST_i/DEBUG/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.254     1.322    ST_TEST_i/DEBUG/U0/gpio_core_1/gpio2_io_i_d2[13]
    SLICE_X66Y100        FDRE                                         r  ST_TEST_i/DEBUG/U0/gpio_core_1/Dual.gpio2_Data_In_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.935     1.301    ST_TEST_i/DEBUG/U0/gpio_core_1/s_axi_aclk
    SLICE_X66Y100        FDRE                                         r  ST_TEST_i/DEBUG/U0/gpio_core_1/Dual.gpio2_Data_In_reg[13]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X66Y100        FDRE (Hold_fdre_C_D)         0.005     1.271    ST_TEST_i/DEBUG/U0/gpio_core_1/Dual.gpio2_Data_In_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y92    ST_TEST_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[14].reg3_reg[30]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y92    ST_TEST_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[15].reg3_reg[31]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y99    ST_TEST_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[1].reg3_reg[17]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y96    ST_TEST_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[2].reg3_reg[18]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y94    ST_TEST_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[3].reg3_reg[19]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y96    ST_TEST_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[4].reg3_reg[20]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y98    ST_TEST_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[5].reg3_reg[21]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y93    ST_TEST_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[6].reg3_reg[22]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y101   ST_TEST_i/DATA0/U0/gpio_core_1/Dual.gpio_Data_In_reg[3]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y97    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y99    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y99    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y98    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y97    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y97    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y97    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y98    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y98    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y98    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y101   ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y96    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y96    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y95    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y95    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y97    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y97    ST_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_ST_TEST_clk_wiz_0_0
  To Clock:  clk_out2_ST_TEST_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       13.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.127ns  (required time - arrival time)
  Source:                 ST_TEST_i/METAH_4/U0/OUTP_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ST_TEST_i/METAH_0/U0/temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_out2_ST_TEST_clk_wiz_0_0 rise@20.000ns - clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.938ns  (logic 0.204ns (21.741%)  route 0.734ns (78.259%))
  Logic Levels:           0  
  Clock Path Skew:        4.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.229ns = ( 25.229 - 20.000 ) 
    Source Clock Delay      (SCD):    0.879ns = ( 10.879 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846    10.846    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.437     9.409 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564     9.973    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.877    10.879    ST_TEST_i/METAH_4/U0/SYNC_CLK
    SLICE_X96Y89         FDRE                                         r  ST_TEST_i/METAH_4/U0/OUTP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y89         FDRE (Prop_fdre_C_Q)         0.204    11.083 r  ST_TEST_i/METAH_4/U0/OUTP_reg/Q
                         net (fo=4, routed)           0.734    11.817    ST_TEST_i/METAH_0/U0/INP
    SLICE_X112Y86        FDRE                                         r  ST_TEST_i/METAH_0/U0/temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    20.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.580    20.580    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    19.458 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    19.976    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    20.002 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.775    20.777    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[1]
    IDELAY_X1Y147        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      2.040    22.817 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.754    24.571    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    24.597 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].BUFG_inst/O
                         net (fo=4, routed)           0.632    25.229    ST_TEST_i/METAH_0/U0/SYNC_CLK
    SLICE_X112Y86        FDRE                                         r  ST_TEST_i/METAH_0/U0/temp_reg/C
                         clock pessimism             -0.049    25.180    
                         clock uncertainty           -0.200    24.980    
    SLICE_X112Y86        FDRE (Setup_fdre_C_D)       -0.035    24.945    ST_TEST_i/METAH_0/U0/temp_reg
  -------------------------------------------------------------------
                         required time                         24.945    
                         arrival time                         -11.817    
  -------------------------------------------------------------------
                         slack                                 13.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.131ns  (arrival time - required time)
  Source:                 ST_TEST_i/METAH_4/U0/OUTP_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ST_TEST_i/METAH_0/U0/temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out2_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.716ns  (logic 0.418ns (24.355%)  route 1.298ns (75.645%))
  Logic Levels:           0  
  Clock Path Skew:        10.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.589ns
    Source Clock Delay      (SCD):    1.612ns = ( 11.612 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570    11.570    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.349     8.221 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691     9.912    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.609    11.612    ST_TEST_i/METAH_4/U0/SYNC_CLK
    SLICE_X96Y89         FDRE                                         r  ST_TEST_i/METAH_4/U0/OUTP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y89         FDRE (Prop_fdre_C_Q)         0.418    12.030 r  ST_TEST_i/METAH_4/U0/OUTP_reg/Q
                         net (fo=4, routed)           1.298    13.328    ST_TEST_i/METAH_0/U0/INP
    SLICE_X112Y86        FDRE                                         r  ST_TEST_i/METAH_0/U0/temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     0.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.762     1.762    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           2.208     2.211    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[1]
    IDELAY_X1Y147        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      3.063     5.274 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.354     9.628    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     9.729 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].BUFG_inst/O
                         net (fo=4, routed)           1.860    11.589    ST_TEST_i/METAH_0/U0/SYNC_CLK
    SLICE_X112Y86        FDRE                                         r  ST_TEST_i/METAH_0/U0/temp_reg/C
                         clock pessimism              0.174    11.763    
                         clock uncertainty            0.200    11.963    
    SLICE_X112Y86        FDRE (Hold_fdre_C_D)         0.234    12.197    ST_TEST_i/METAH_0/U0/temp_reg
  -------------------------------------------------------------------
                         required time                        -12.197    
                         arrival time                          13.328    
  -------------------------------------------------------------------
                         slack                                  1.131    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out2_ST_TEST_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.908ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/selectio_wiz_0/inst/pins[0].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_ST_TEST_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.216ns  (logic 0.518ns (16.107%)  route 2.698ns (83.893%))
  Logic Levels:           0  
  Clock Path Skew:        -4.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 18.421 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns = ( 12.928 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.634    12.928    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y86         FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.518    13.446 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           2.698    16.144    ST_TEST_i/selectio_wiz_0/inst/in_delay_tap_in[1]
    IDELAY_X1Y84         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_0/inst/pins[0].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    20.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570    21.570    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349    18.221 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200    18.421    
                         net (fo=1, routed)           0.000    18.421    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.000    18.421 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.000    18.421    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[1]
    IDELAY_X1Y147        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    18.421 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    18.421    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.000    18.421 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].BUFG_inst/O
                         net (fo=4, routed)           0.000    18.421    ST_TEST_i/selectio_wiz_0/inst/clk_div_in
    IDELAY_X1Y84         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    18.421    
                         clock uncertainty           -0.267    18.154    
    IDELAY_X1Y84         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102    18.052    ST_TEST_i/selectio_wiz_0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         18.052    
                         arrival time                         -16.144    
  -------------------------------------------------------------------
                         slack                                  1.908    

Slack (MET) :             2.028ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/selectio_wiz_0/inst/pins[0].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_ST_TEST_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.096ns  (logic 0.518ns (16.729%)  route 2.578ns (83.271%))
  Logic Levels:           0  
  Clock Path Skew:        -4.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 18.421 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns = ( 12.928 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.634    12.928    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y86         FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.518    13.446 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           2.578    16.024    ST_TEST_i/selectio_wiz_0/inst/in_delay_tap_in[3]
    IDELAY_X1Y84         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_0/inst/pins[0].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    20.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570    21.570    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349    18.221 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200    18.421    
                         net (fo=1, routed)           0.000    18.421    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.000    18.421 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.000    18.421    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[1]
    IDELAY_X1Y147        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    18.421 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    18.421    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.000    18.421 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].BUFG_inst/O
                         net (fo=4, routed)           0.000    18.421    ST_TEST_i/selectio_wiz_0/inst/clk_div_in
    IDELAY_X1Y84         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    18.421    
                         clock uncertainty           -0.267    18.154    
    IDELAY_X1Y84         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.102    18.052    ST_TEST_i/selectio_wiz_0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         18.052    
                         arrival time                         -16.024    
  -------------------------------------------------------------------
                         slack                                  2.028    

Slack (MET) :             2.053ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/selectio_wiz_0/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_ST_TEST_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.071ns  (logic 0.518ns (16.869%)  route 2.553ns (83.131%))
  Logic Levels:           0  
  Clock Path Skew:        -4.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 18.421 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns = ( 12.928 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.634    12.928    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y86         FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.518    13.446 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           2.553    15.999    ST_TEST_i/selectio_wiz_0/inst/in_delay_tap_in[2]
    IDELAY_X1Y84         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_0/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    20.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570    21.570    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349    18.221 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200    18.421    
                         net (fo=1, routed)           0.000    18.421    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.000    18.421 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.000    18.421    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[1]
    IDELAY_X1Y147        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    18.421 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    18.421    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.000    18.421 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].BUFG_inst/O
                         net (fo=4, routed)           0.000    18.421    ST_TEST_i/selectio_wiz_0/inst/clk_div_in
    IDELAY_X1Y84         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    18.421    
                         clock uncertainty           -0.267    18.154    
    IDELAY_X1Y84         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.102    18.052    ST_TEST_i/selectio_wiz_0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         18.052    
                         arrival time                         -15.999    
  -------------------------------------------------------------------
                         slack                                  2.053    

Slack (MET) :             2.513ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/selectio_wiz_0/inst/pins[0].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_ST_TEST_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.611ns  (logic 0.518ns (19.836%)  route 2.093ns (80.164%))
  Logic Levels:           0  
  Clock Path Skew:        -4.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 18.421 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns = ( 12.928 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.634    12.928    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y86         FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.518    13.446 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=2, routed)           2.093    15.539    ST_TEST_i/selectio_wiz_0/inst/in_delay_tap_in[0]
    IDELAY_X1Y84         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_0/inst/pins[0].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    20.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570    21.570    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349    18.221 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200    18.421    
                         net (fo=1, routed)           0.000    18.421    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.000    18.421 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.000    18.421    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[1]
    IDELAY_X1Y147        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    18.421 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    18.421    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.000    18.421 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].BUFG_inst/O
                         net (fo=4, routed)           0.000    18.421    ST_TEST_i/selectio_wiz_0/inst/clk_div_in
    IDELAY_X1Y84         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    18.421    
                         clock uncertainty           -0.267    18.154    
    IDELAY_X1Y84         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.102    18.052    ST_TEST_i/selectio_wiz_0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         18.052    
                         arrival time                         -15.539    
  -------------------------------------------------------------------
                         slack                                  2.513    

Slack (MET) :             2.516ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/selectio_wiz_0/inst/pins[0].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_ST_TEST_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.608ns  (logic 0.456ns (17.482%)  route 2.152ns (82.518%))
  Logic Levels:           0  
  Clock Path Skew:        -4.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 18.421 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns = ( 12.928 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.634    12.928    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y86         FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDRE (Prop_fdre_C_Q)         0.456    13.384 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           2.152    15.536    ST_TEST_i/selectio_wiz_0/inst/in_delay_tap_in[4]
    IDELAY_X1Y84         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_0/inst/pins[0].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    20.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570    21.570    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349    18.221 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200    18.421    
                         net (fo=1, routed)           0.000    18.421    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.000    18.421 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.000    18.421    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[1]
    IDELAY_X1Y147        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    18.421 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    18.421    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.000    18.421 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].BUFG_inst/O
                         net (fo=4, routed)           0.000    18.421    ST_TEST_i/selectio_wiz_0/inst/clk_div_in
    IDELAY_X1Y84         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    18.421    
                         clock uncertainty           -0.267    18.154    
    IDELAY_X1Y84         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.102    18.052    ST_TEST_i/selectio_wiz_0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         18.052    
                         arrival time                         -15.536    
  -------------------------------------------------------------------
                         slack                                  2.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.119ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/selectio_wiz_0/inst/pins[0].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.141ns (12.037%)  route 1.030ns (87.963%))
  Logic Levels:           0  
  Clock Path Skew:        -1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.391ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.548     0.884    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y86         FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           1.030     2.055    ST_TEST_i/selectio_wiz_0/inst/in_delay_tap_in[4]
    IDELAY_X1Y84         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_0/inst/pins[0].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     0.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846     0.846    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200    -0.391    
                         net (fo=1, routed)           0.000    -0.391    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.000    -0.391 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.000    -0.391    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[1]
    IDELAY_X1Y147        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    -0.391 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    -0.391    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.000    -0.391 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].BUFG_inst/O
                         net (fo=4, routed)           0.000    -0.391    ST_TEST_i/selectio_wiz_0/inst/clk_div_in
    IDELAY_X1Y84         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    -0.391    
                         clock uncertainty            0.267    -0.124    
    IDELAY_X1Y84         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                      0.060    -0.064    ST_TEST_i/selectio_wiz_0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                          0.064    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  2.119    

Slack (MET) :             2.121ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/selectio_wiz_0/inst/pins[0].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.173ns  (logic 0.164ns (13.977%)  route 1.009ns (86.023%))
  Logic Levels:           0  
  Clock Path Skew:        -1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.391ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.548     0.884    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y86         FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=2, routed)           1.009     2.057    ST_TEST_i/selectio_wiz_0/inst/in_delay_tap_in[0]
    IDELAY_X1Y84         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_0/inst/pins[0].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     0.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846     0.846    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200    -0.391    
                         net (fo=1, routed)           0.000    -0.391    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.000    -0.391 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.000    -0.391    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[1]
    IDELAY_X1Y147        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    -0.391 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    -0.391    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.000    -0.391 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].BUFG_inst/O
                         net (fo=4, routed)           0.000    -0.391    ST_TEST_i/selectio_wiz_0/inst/clk_div_in
    IDELAY_X1Y84         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    -0.391    
                         clock uncertainty            0.267    -0.124    
    IDELAY_X1Y84         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.060    -0.064    ST_TEST_i/selectio_wiz_0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                          0.064    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  2.121    

Slack (MET) :             2.360ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/selectio_wiz_0/inst/pins[0].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.164ns (11.612%)  route 1.248ns (88.388%))
  Logic Levels:           0  
  Clock Path Skew:        -1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.391ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.548     0.884    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y86         FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           1.248     2.296    ST_TEST_i/selectio_wiz_0/inst/in_delay_tap_in[3]
    IDELAY_X1Y84         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_0/inst/pins[0].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     0.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846     0.846    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200    -0.391    
                         net (fo=1, routed)           0.000    -0.391    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.000    -0.391 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.000    -0.391    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[1]
    IDELAY_X1Y147        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    -0.391 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    -0.391    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.000    -0.391 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].BUFG_inst/O
                         net (fo=4, routed)           0.000    -0.391    ST_TEST_i/selectio_wiz_0/inst/clk_div_in
    IDELAY_X1Y84         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    -0.391    
                         clock uncertainty            0.267    -0.124    
    IDELAY_X1Y84         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[3])
                                                      0.060    -0.064    ST_TEST_i/selectio_wiz_0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                          0.064    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  2.360    

Slack (MET) :             2.397ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/selectio_wiz_0/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.164ns (11.312%)  route 1.286ns (88.688%))
  Logic Levels:           0  
  Clock Path Skew:        -1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.391ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.548     0.884    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y86         FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           1.286     2.333    ST_TEST_i/selectio_wiz_0/inst/in_delay_tap_in[2]
    IDELAY_X1Y84         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_0/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     0.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846     0.846    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200    -0.391    
                         net (fo=1, routed)           0.000    -0.391    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.000    -0.391 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.000    -0.391    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[1]
    IDELAY_X1Y147        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    -0.391 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    -0.391    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.000    -0.391 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].BUFG_inst/O
                         net (fo=4, routed)           0.000    -0.391    ST_TEST_i/selectio_wiz_0/inst/clk_div_in
    IDELAY_X1Y84         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    -0.391    
                         clock uncertainty            0.267    -0.124    
    IDELAY_X1Y84         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.060    -0.064    ST_TEST_i/selectio_wiz_0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                          0.064    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  2.397    

Slack (MET) :             2.447ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/selectio_wiz_0/inst/pins[0].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ST_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.164ns (10.941%)  route 1.335ns (89.059%))
  Logic Levels:           0  
  Clock Path Skew:        -1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.391ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.548     0.884    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y86         FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           1.335     2.383    ST_TEST_i/selectio_wiz_0/inst/in_delay_tap_in[1]
    IDELAY_X1Y84         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_0/inst/pins[0].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     0.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846     0.846    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200    -0.391    
                         net (fo=1, routed)           0.000    -0.391    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.000    -0.391 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.000    -0.391    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[1]
    IDELAY_X1Y147        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    -0.391 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    -0.391    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.000    -0.391 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].BUFG_inst/O
                         net (fo=4, routed)           0.000    -0.391    ST_TEST_i/selectio_wiz_0/inst/clk_div_in
    IDELAY_X1Y84         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_0/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    -0.391    
                         clock uncertainty            0.267    -0.124    
    IDELAY_X1Y84         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[1])
                                                      0.060    -0.064    ST_TEST_i/selectio_wiz_0/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                          0.064    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  2.447    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_ST_TEST_clk_wiz_0_0
  To Clock:  clk_out4_ST_TEST_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       13.696ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.773ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.696ns  (required time - arrival time)
  Source:                 ST_TEST_i/METAH_4/U0/OUTP_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ST_TEST_i/METAH_1/U0/temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.625ns fall@10.625ns period=20.000ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.625ns  (clk_out4_ST_TEST_clk_wiz_0_0 rise@20.625ns - clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.938ns  (logic 0.204ns (21.741%)  route 0.734ns (78.259%))
  Logic Levels:           0  
  Clock Path Skew:        4.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns = ( 25.767 - 20.625 ) 
    Source Clock Delay      (SCD):    0.879ns = ( 10.879 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846    10.846    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.437     9.409 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564     9.973    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.877    10.879    ST_TEST_i/METAH_4/U0/SYNC_CLK
    SLICE_X96Y89         FDRE                                         r  ST_TEST_i/METAH_4/U0/OUTP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y89         FDRE (Prop_fdre_C_Q)         0.204    11.083 r  ST_TEST_i/METAH_4/U0/OUTP_reg/Q
                         net (fo=4, routed)           0.734    11.817    ST_TEST_i/METAH_1/U0/INP
    SLICE_X113Y86        FDRE                                         r  ST_TEST_i/METAH_1/U0/temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                     20.625    20.625 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    20.625 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.580    21.205    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.122    20.083 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    20.601    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026    20.627 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=1, routed)           0.774    21.401    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[3]
    IDELAY_X1Y145        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      2.040    23.441 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.668    25.109    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    25.135 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].BUFG_inst/O
                         net (fo=4, routed)           0.632    25.767    ST_TEST_i/METAH_1/U0/SYNC_CLK
    SLICE_X113Y86        FDRE                                         r  ST_TEST_i/METAH_1/U0/temp_reg/C
                         clock pessimism             -0.049    25.718    
                         clock uncertainty           -0.200    25.518    
    SLICE_X113Y86        FDRE (Setup_fdre_C_D)       -0.005    25.513    ST_TEST_i/METAH_1/U0/temp_reg
  -------------------------------------------------------------------
                         required time                         25.513    
                         arrival time                         -11.817    
  -------------------------------------------------------------------
                         slack                                 13.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 ST_TEST_i/METAH_4/U0/OUTP_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ST_TEST_i/METAH_1/U0/temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.625ns fall@10.625ns period=20.000ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -9.375ns  (clk_out4_ST_TEST_clk_wiz_0_0 rise@0.625ns - clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.716ns  (logic 0.418ns (24.355%)  route 1.298ns (75.645%))
  Logic Levels:           0  
  Clock Path Skew:        9.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.365ns = ( 11.990 - 0.625 ) 
    Source Clock Delay      (SCD):    1.612ns = ( 11.612 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570    11.570    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.349     8.221 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691     9.912    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.609    11.612    ST_TEST_i/METAH_4/U0/SYNC_CLK
    SLICE_X96Y89         FDRE                                         r  ST_TEST_i/METAH_4/U0/OUTP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y89         FDRE (Prop_fdre_C_Q)         0.418    12.030 r  ST_TEST_i/METAH_4/U0/OUTP_reg/Q
                         net (fo=4, routed)           1.298    13.328    ST_TEST_i/METAH_1/U0/INP
    SLICE_X113Y86        FDRE                                         r  ST_TEST_i/METAH_1/U0/temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     0.625 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.762     2.387    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715    -1.328 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855     0.527    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.101     0.628 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=1, routed)           2.207     2.835    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[3]
    IDELAY_X1Y145        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      3.063     5.898 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.131    10.029    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    10.130 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].BUFG_inst/O
                         net (fo=4, routed)           1.860    11.990    ST_TEST_i/METAH_1/U0/SYNC_CLK
    SLICE_X113Y86        FDRE                                         r  ST_TEST_i/METAH_1/U0/temp_reg/C
                         clock pessimism              0.174    12.164    
                         clock uncertainty            0.200    12.364    
    SLICE_X113Y86        FDRE (Hold_fdre_C_D)         0.191    12.555    ST_TEST_i/METAH_1/U0/temp_reg
  -------------------------------------------------------------------
                         required time                        -12.555    
                         arrival time                          13.328    
  -------------------------------------------------------------------
                         slack                                  0.773    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out4_ST_TEST_clk_wiz_0_0

Setup :            5  Failing Endpoints,  Worst Slack       -5.445ns,  Total Violation      -27.209ns
Hold  :            0  Failing Endpoints,  Worst Slack       10.782ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.445ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/selectio_wiz_1/inst/pins[0].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.625ns fall@10.625ns period=20.000ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out4_ST_TEST_clk_wiz_0_0 rise@0.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.456ns (47.013%)  route 0.514ns (52.987%))
  Logic Levels:           0  
  Clock Path Skew:        -4.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( -0.954 - 0.625 ) 
    Source Clock Delay      (SCD):    3.152ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.858     3.152    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y84        FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.456     3.608 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.514     4.122    ST_TEST_i/selectio_wiz_1/inst/in_delay_tap_in[3]
    IDELAY_X1Y83         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_1/inst/pins[0].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     0.625 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570     2.195    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.349    -1.154 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200    -0.954    
                         net (fo=1, routed)           0.000    -0.954    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.000    -0.954 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000    -0.954    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[3]
    IDELAY_X1Y145        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    -0.954 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    -0.954    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.000    -0.954 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].BUFG_inst/O
                         net (fo=4, routed)           0.000    -0.954    ST_TEST_i/selectio_wiz_1/inst/clk_div_in
    IDELAY_X1Y83         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_1/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    -0.954    
                         clock uncertainty           -0.267    -1.221    
    IDELAY_X1Y83         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.102    -1.323    ST_TEST_i/selectio_wiz_1/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                          -4.122    
  -------------------------------------------------------------------
                         slack                                 -5.445    

Slack (VIOLATED) :        -5.444ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/selectio_wiz_1/inst/pins[0].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.625ns fall@10.625ns period=20.000ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out4_ST_TEST_clk_wiz_0_0 rise@0.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.456ns (47.008%)  route 0.514ns (52.992%))
  Logic Levels:           0  
  Clock Path Skew:        -4.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( -0.954 - 0.625 ) 
    Source Clock Delay      (SCD):    3.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.857     3.151    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X110Y83        FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y83        FDRE (Prop_fdre_C_Q)         0.456     3.607 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=2, routed)           0.514     4.121    ST_TEST_i/selectio_wiz_1/inst/in_delay_tap_in[4]
    IDELAY_X1Y83         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_1/inst/pins[0].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     0.625 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570     2.195    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.349    -1.154 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200    -0.954    
                         net (fo=1, routed)           0.000    -0.954    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.000    -0.954 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000    -0.954    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[3]
    IDELAY_X1Y145        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    -0.954 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    -0.954    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.000    -0.954 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].BUFG_inst/O
                         net (fo=4, routed)           0.000    -0.954    ST_TEST_i/selectio_wiz_1/inst/clk_div_in
    IDELAY_X1Y83         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_1/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    -0.954    
                         clock uncertainty           -0.267    -1.221    
    IDELAY_X1Y83         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.102    -1.323    ST_TEST_i/selectio_wiz_1/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                          -4.121    
  -------------------------------------------------------------------
                         slack                                 -5.444    

Slack (VIOLATED) :        -5.443ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/selectio_wiz_1/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.625ns fall@10.625ns period=20.000ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out4_ST_TEST_clk_wiz_0_0 rise@0.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.456ns (47.051%)  route 0.513ns (52.949%))
  Logic Levels:           0  
  Clock Path Skew:        -4.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( -0.954 - 0.625 ) 
    Source Clock Delay      (SCD):    3.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.857     3.151    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y83        FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDRE (Prop_fdre_C_Q)         0.456     3.607 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=2, routed)           0.513     4.120    ST_TEST_i/selectio_wiz_1/inst/in_delay_tap_in[2]
    IDELAY_X1Y83         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_1/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     0.625 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570     2.195    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.349    -1.154 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200    -0.954    
                         net (fo=1, routed)           0.000    -0.954    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.000    -0.954 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000    -0.954    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[3]
    IDELAY_X1Y145        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    -0.954 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    -0.954    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.000    -0.954 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].BUFG_inst/O
                         net (fo=4, routed)           0.000    -0.954    ST_TEST_i/selectio_wiz_1/inst/clk_div_in
    IDELAY_X1Y83         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_1/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    -0.954    
                         clock uncertainty           -0.267    -1.221    
    IDELAY_X1Y83         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.102    -1.323    ST_TEST_i/selectio_wiz_1/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                          -4.120    
  -------------------------------------------------------------------
                         slack                                 -5.443    

Slack (VIOLATED) :        -5.442ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/selectio_wiz_1/inst/pins[0].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.625ns fall@10.625ns period=20.000ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out4_ST_TEST_clk_wiz_0_0 rise@0.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.456ns (47.127%)  route 0.512ns (52.873%))
  Logic Levels:           0  
  Clock Path Skew:        -4.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( -0.954 - 0.625 ) 
    Source Clock Delay      (SCD):    3.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.857     3.151    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y83        FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDRE (Prop_fdre_C_Q)         0.456     3.607 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/Q
                         net (fo=2, routed)           0.512     4.119    ST_TEST_i/selectio_wiz_1/inst/in_delay_tap_in[0]
    IDELAY_X1Y83         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_1/inst/pins[0].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     0.625 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570     2.195    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.349    -1.154 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200    -0.954    
                         net (fo=1, routed)           0.000    -0.954    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.000    -0.954 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000    -0.954    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[3]
    IDELAY_X1Y145        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    -0.954 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    -0.954    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.000    -0.954 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].BUFG_inst/O
                         net (fo=4, routed)           0.000    -0.954    ST_TEST_i/selectio_wiz_1/inst/clk_div_in
    IDELAY_X1Y83         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_1/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    -0.954    
                         clock uncertainty           -0.267    -1.221    
    IDELAY_X1Y83         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.102    -1.323    ST_TEST_i/selectio_wiz_1/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                          -4.119    
  -------------------------------------------------------------------
                         slack                                 -5.442    

Slack (VIOLATED) :        -5.435ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/selectio_wiz_1/inst/pins[0].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.625ns fall@10.625ns period=20.000ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out4_ST_TEST_clk_wiz_0_0 rise@0.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.456ns (47.437%)  route 0.505ns (52.563%))
  Logic Levels:           0  
  Clock Path Skew:        -4.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( -0.954 - 0.625 ) 
    Source Clock Delay      (SCD):    3.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.857     3.151    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y83        FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDRE (Prop_fdre_C_Q)         0.456     3.607 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.505     4.112    ST_TEST_i/selectio_wiz_1/inst/in_delay_tap_in[1]
    IDELAY_X1Y83         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_1/inst/pins[0].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     0.625 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570     2.195    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.349    -1.154 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200    -0.954    
                         net (fo=1, routed)           0.000    -0.954    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.000    -0.954 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000    -0.954    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[3]
    IDELAY_X1Y145        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    -0.954 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    -0.954    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.000    -0.954 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].BUFG_inst/O
                         net (fo=4, routed)           0.000    -0.954    ST_TEST_i/selectio_wiz_1/inst/clk_div_in
    IDELAY_X1Y83         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_1/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    -0.954    
                         clock uncertainty           -0.267    -1.221    
    IDELAY_X1Y83         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102    -1.323    ST_TEST_i/selectio_wiz_1/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                 -5.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.782ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/selectio_wiz_1/inst/pins[0].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.625ns fall@10.625ns period=20.000ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -9.375ns  (clk_out4_ST_TEST_clk_wiz_0_0 rise@0.625ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.472%)  route 0.235ns (62.528%))
  Logic Levels:           0  
  Clock Path Skew:        -1.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.391ns = ( 0.234 - 0.625 ) 
    Source Clock Delay      (SCD):    0.967ns = ( 10.967 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.631    10.967    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y83        FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDRE (Prop_fdre_C_Q)         0.141    11.108 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.235    11.343    ST_TEST_i/selectio_wiz_1/inst/in_delay_tap_in[1]
    IDELAY_X1Y83         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_1/inst/pins[0].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     0.625 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846     1.471    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.437     0.034 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200     0.234    
                         net (fo=1, routed)           0.000     0.234    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.000     0.234 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000     0.234    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[3]
    IDELAY_X1Y145        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000     0.234 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000     0.234    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.000     0.234 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].BUFG_inst/O
                         net (fo=4, routed)           0.000     0.234    ST_TEST_i/selectio_wiz_1/inst/clk_div_in
    IDELAY_X1Y83         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_1/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     0.234    
                         clock uncertainty            0.267     0.501    
    IDELAY_X1Y83         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[1])
                                                      0.060     0.561    ST_TEST_i/selectio_wiz_1/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -0.561    
                         arrival time                          11.343    
  -------------------------------------------------------------------
                         slack                                 10.782    

Slack (MET) :             10.785ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/selectio_wiz_1/inst/pins[0].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.625ns fall@10.625ns period=20.000ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -9.375ns  (clk_out4_ST_TEST_clk_wiz_0_0 rise@0.625ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.306%)  route 0.237ns (62.694%))
  Logic Levels:           0  
  Clock Path Skew:        -1.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.391ns = ( 0.234 - 0.625 ) 
    Source Clock Delay      (SCD):    0.968ns = ( 10.968 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.632    10.968    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y84        FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.141    11.109 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.237    11.346    ST_TEST_i/selectio_wiz_1/inst/in_delay_tap_in[3]
    IDELAY_X1Y83         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_1/inst/pins[0].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     0.625 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846     1.471    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.437     0.034 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200     0.234    
                         net (fo=1, routed)           0.000     0.234    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.000     0.234 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000     0.234    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[3]
    IDELAY_X1Y145        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000     0.234 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000     0.234    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.000     0.234 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].BUFG_inst/O
                         net (fo=4, routed)           0.000     0.234    ST_TEST_i/selectio_wiz_1/inst/clk_div_in
    IDELAY_X1Y83         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_1/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     0.234    
                         clock uncertainty            0.267     0.501    
    IDELAY_X1Y83         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[3])
                                                      0.060     0.561    ST_TEST_i/selectio_wiz_1/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -0.561    
                         arrival time                          11.346    
  -------------------------------------------------------------------
                         slack                                 10.785    

Slack (MET) :             10.785ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/selectio_wiz_1/inst/pins[0].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.625ns fall@10.625ns period=20.000ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -9.375ns  (clk_out4_ST_TEST_clk_wiz_0_0 rise@0.625ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.144%)  route 0.239ns (62.856%))
  Logic Levels:           0  
  Clock Path Skew:        -1.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.391ns = ( 0.234 - 0.625 ) 
    Source Clock Delay      (SCD):    0.967ns = ( 10.967 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.631    10.967    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y83        FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDRE (Prop_fdre_C_Q)         0.141    11.108 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/Q
                         net (fo=2, routed)           0.239    11.346    ST_TEST_i/selectio_wiz_1/inst/in_delay_tap_in[0]
    IDELAY_X1Y83         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_1/inst/pins[0].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     0.625 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846     1.471    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.437     0.034 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200     0.234    
                         net (fo=1, routed)           0.000     0.234    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.000     0.234 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000     0.234    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[3]
    IDELAY_X1Y145        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000     0.234 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000     0.234    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.000     0.234 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].BUFG_inst/O
                         net (fo=4, routed)           0.000     0.234    ST_TEST_i/selectio_wiz_1/inst/clk_div_in
    IDELAY_X1Y83         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_1/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     0.234    
                         clock uncertainty            0.267     0.501    
    IDELAY_X1Y83         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.060     0.561    ST_TEST_i/selectio_wiz_1/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -0.561    
                         arrival time                          11.346    
  -------------------------------------------------------------------
                         slack                                 10.785    

Slack (MET) :             10.788ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/selectio_wiz_1/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.625ns fall@10.625ns period=20.000ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -9.375ns  (clk_out4_ST_TEST_clk_wiz_0_0 rise@0.625ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.896%)  route 0.241ns (63.104%))
  Logic Levels:           0  
  Clock Path Skew:        -1.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.391ns = ( 0.234 - 0.625 ) 
    Source Clock Delay      (SCD):    0.967ns = ( 10.967 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.631    10.967    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y83        FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDRE (Prop_fdre_C_Q)         0.141    11.108 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=2, routed)           0.241    11.349    ST_TEST_i/selectio_wiz_1/inst/in_delay_tap_in[2]
    IDELAY_X1Y83         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_1/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     0.625 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846     1.471    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.437     0.034 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200     0.234    
                         net (fo=1, routed)           0.000     0.234    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.000     0.234 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000     0.234    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[3]
    IDELAY_X1Y145        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000     0.234 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000     0.234    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.000     0.234 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].BUFG_inst/O
                         net (fo=4, routed)           0.000     0.234    ST_TEST_i/selectio_wiz_1/inst/clk_div_in
    IDELAY_X1Y83         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_1/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     0.234    
                         clock uncertainty            0.267     0.501    
    IDELAY_X1Y83         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.060     0.561    ST_TEST_i/selectio_wiz_1/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -0.561    
                         arrival time                          11.349    
  -------------------------------------------------------------------
                         slack                                 10.788    

Slack (MET) :             10.791ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/selectio_wiz_1/inst/pins[0].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.625ns fall@10.625ns period=20.000ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -9.375ns  (clk_out4_ST_TEST_clk_wiz_0_0 rise@0.625ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.619%)  route 0.244ns (63.381%))
  Logic Levels:           0  
  Clock Path Skew:        -1.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.391ns = ( 0.234 - 0.625 ) 
    Source Clock Delay      (SCD):    0.967ns = ( 10.967 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.631    10.967    ST_TEST_i/DELAY0/U0/gpio_core_1/s_axi_aclk
    SLICE_X110Y83        FDRE                                         r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y83        FDRE (Prop_fdre_C_Q)         0.141    11.108 r  ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=2, routed)           0.244    11.352    ST_TEST_i/selectio_wiz_1/inst/in_delay_tap_in[4]
    IDELAY_X1Y83         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_1/inst/pins[0].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     0.625 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846     1.471    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.437     0.034 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200     0.234    
                         net (fo=1, routed)           0.000     0.234    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.000     0.234 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000     0.234    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[3]
    IDELAY_X1Y145        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000     0.234 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000     0.234    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.000     0.234 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].BUFG_inst/O
                         net (fo=4, routed)           0.000     0.234    ST_TEST_i/selectio_wiz_1/inst/clk_div_in
    IDELAY_X1Y83         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_1/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     0.234    
                         clock uncertainty            0.267     0.501    
    IDELAY_X1Y83         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                      0.060     0.561    ST_TEST_i/selectio_wiz_1/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -0.561    
                         arrival time                          11.352    
  -------------------------------------------------------------------
                         slack                                 10.791    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_ST_TEST_clk_wiz_0_0
  To Clock:  clk_out5_ST_TEST_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       10.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.190ns  (required time - arrival time)
  Source:                 ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out2_ST_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.204ns (38.022%)  route 0.333ns (61.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.636ns = ( 10.636 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     0.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846     0.846    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200    -0.391    
                         net (fo=1, routed)           0.000    -0.391    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.000    -0.391 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.000    -0.391    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[1]
    IDELAY_X1Y147        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    -0.391 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    -0.391    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.000    -0.391 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].BUFG_inst/O
                         net (fo=4, routed)           0.000    -0.391    ST_TEST_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y84         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.204    -0.187 r  ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/Q5
                         net (fo=1, routed)           0.333     0.146    ST_TEST_i/SDDR_ST_0/U0/T1[12]
    SLICE_X112Y84        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.580    10.580    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     9.458 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     9.976    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.634    10.636    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X112Y84        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]/C
                         clock pessimism             -0.049    10.587    
                         clock uncertainty           -0.200    10.387    
    SLICE_X112Y84        FDSE (Setup_fdse_C_D)       -0.051    10.336    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]
  -------------------------------------------------------------------
                         required time                         10.336    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                 10.190    

Slack (MET) :             10.205ns  (required time - arrival time)
  Source:                 ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out2_ST_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.204ns (38.146%)  route 0.331ns (61.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.636ns = ( 10.636 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     0.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846     0.846    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200    -0.391    
                         net (fo=1, routed)           0.000    -0.391    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.000    -0.391 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.000    -0.391    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[1]
    IDELAY_X1Y147        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    -0.391 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    -0.391    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.000    -0.391 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].BUFG_inst/O
                         net (fo=4, routed)           0.000    -0.391    ST_TEST_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y84         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.204    -0.187 r  ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/Q3
                         net (fo=1, routed)           0.331     0.144    ST_TEST_i/SDDR_ST_0/U0/T1[20]
    SLICE_X112Y84        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.580    10.580    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     9.458 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     9.976    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.634    10.636    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X112Y84        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[20]/C
                         clock pessimism             -0.049    10.587    
                         clock uncertainty           -0.200    10.387    
    SLICE_X112Y84        FDSE (Setup_fdse_C_D)       -0.038    10.349    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[20]
  -------------------------------------------------------------------
                         required time                         10.349    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                 10.205    

Slack (MET) :             10.221ns  (required time - arrival time)
  Source:                 ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out2_ST_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.204ns (37.953%)  route 0.334ns (62.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.636ns = ( 10.636 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     0.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846     0.846    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200    -0.391    
                         net (fo=1, routed)           0.000    -0.391    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.000    -0.391 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.000    -0.391    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[1]
    IDELAY_X1Y147        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    -0.391 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    -0.391    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.000    -0.391 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].BUFG_inst/O
                         net (fo=4, routed)           0.000    -0.391    ST_TEST_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y84         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.204    -0.187 r  ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/Q1
                         net (fo=1, routed)           0.334     0.147    ST_TEST_i/SDDR_ST_0/U0/T1[28]
    SLICE_X113Y84        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.580    10.580    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     9.458 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     9.976    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.634    10.636    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X113Y84        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[28]/C
                         clock pessimism             -0.049    10.587    
                         clock uncertainty           -0.200    10.387    
    SLICE_X113Y84        FDSE (Setup_fdse_C_D)       -0.019    10.368    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[28]
  -------------------------------------------------------------------
                         required time                         10.368    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                 10.221    

Slack (MET) :             10.227ns  (required time - arrival time)
  Source:                 ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[24]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out2_ST_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.204ns (38.022%)  route 0.333ns (61.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.636ns = ( 10.636 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     0.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846     0.846    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200    -0.391    
                         net (fo=1, routed)           0.000    -0.391    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.000    -0.391 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.000    -0.391    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[1]
    IDELAY_X1Y147        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    -0.391 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    -0.391    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.000    -0.391 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].BUFG_inst/O
                         net (fo=4, routed)           0.000    -0.391    ST_TEST_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y84         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.204    -0.187 r  ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/Q2
                         net (fo=1, routed)           0.333     0.146    ST_TEST_i/SDDR_ST_0/U0/T1[24]
    SLICE_X113Y84        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.580    10.580    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     9.458 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     9.976    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.634    10.636    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X113Y84        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[24]/C
                         clock pessimism             -0.049    10.587    
                         clock uncertainty           -0.200    10.387    
    SLICE_X113Y84        FDSE (Setup_fdse_C_D)       -0.014    10.373    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[24]
  -------------------------------------------------------------------
                         required time                         10.373    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                 10.227    

Slack (MET) :             10.227ns  (required time - arrival time)
  Source:                 ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out2_ST_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.204ns (38.022%)  route 0.333ns (61.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.636ns = ( 10.636 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     0.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846     0.846    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200    -0.391    
                         net (fo=1, routed)           0.000    -0.391    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.000    -0.391 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.000    -0.391    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[1]
    IDELAY_X1Y147        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    -0.391 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    -0.391    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.000    -0.391 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].BUFG_inst/O
                         net (fo=4, routed)           0.000    -0.391    ST_TEST_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y84         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.204    -0.187 r  ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/Q7
                         net (fo=1, routed)           0.333     0.146    ST_TEST_i/SDDR_ST_0/U0/T1[4]
    SLICE_X113Y84        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.580    10.580    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     9.458 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     9.976    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.634    10.636    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X113Y84        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[4]/C
                         clock pessimism             -0.049    10.587    
                         clock uncertainty           -0.200    10.387    
    SLICE_X113Y84        FDSE (Setup_fdse_C_D)       -0.014    10.373    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[4]
  -------------------------------------------------------------------
                         required time                         10.373    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                 10.227    

Slack (MET) :             10.248ns  (required time - arrival time)
  Source:                 ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out2_ST_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.204ns (41.902%)  route 0.283ns (58.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.636ns = ( 10.636 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     0.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846     0.846    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200    -0.391    
                         net (fo=1, routed)           0.000    -0.391    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.000    -0.391 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.000    -0.391    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[1]
    IDELAY_X1Y147        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    -0.391 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    -0.391    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.000    -0.391 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].BUFG_inst/O
                         net (fo=4, routed)           0.000    -0.391    ST_TEST_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y84         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.204    -0.187 r  ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           0.283     0.096    ST_TEST_i/SDDR_ST_0/U0/T1[0]
    SLICE_X112Y84        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.580    10.580    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     9.458 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     9.976    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.634    10.636    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X112Y84        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[0]/C
                         clock pessimism             -0.049    10.587    
                         clock uncertainty           -0.200    10.387    
    SLICE_X112Y84        FDSE (Setup_fdse_C_D)       -0.043    10.344    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.344    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                 10.248    

Slack (MET) :             10.253ns  (required time - arrival time)
  Source:                 ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out2_ST_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.204ns (41.902%)  route 0.283ns (58.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.636ns = ( 10.636 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     0.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846     0.846    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200    -0.391    
                         net (fo=1, routed)           0.000    -0.391    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.000    -0.391 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.000    -0.391    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[1]
    IDELAY_X1Y147        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    -0.391 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    -0.391    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.000    -0.391 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].BUFG_inst/O
                         net (fo=4, routed)           0.000    -0.391    ST_TEST_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y84         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.204    -0.187 r  ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           0.283     0.096    ST_TEST_i/SDDR_ST_0/U0/T1[16]
    SLICE_X112Y84        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.580    10.580    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     9.458 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     9.976    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.634    10.636    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X112Y84        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[16]/C
                         clock pessimism             -0.049    10.587    
                         clock uncertainty           -0.200    10.387    
    SLICE_X112Y84        FDSE (Setup_fdse_C_D)       -0.038    10.349    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[16]
  -------------------------------------------------------------------
                         required time                         10.349    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                 10.253    

Slack (MET) :             10.280ns  (required time - arrival time)
  Source:                 ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out2_ST_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.204ns (41.902%)  route 0.283ns (58.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.636ns = ( 10.636 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     0.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846     0.846    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200    -0.391    
                         net (fo=1, routed)           0.000    -0.391    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.000    -0.391 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.000    -0.391    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[1]
    IDELAY_X1Y147        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    -0.391 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    -0.391    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.000    -0.391 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].BUFG_inst/O
                         net (fo=4, routed)           0.000    -0.391    ST_TEST_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y84         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.204    -0.187 r  ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           0.283     0.096    ST_TEST_i/SDDR_ST_0/U0/T1[8]
    SLICE_X113Y84        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.580    10.580    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     9.458 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     9.976    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.634    10.636    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X113Y84        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[8]/C
                         clock pessimism             -0.049    10.587    
                         clock uncertainty           -0.200    10.387    
    SLICE_X113Y84        FDSE (Setup_fdse_C_D)       -0.011    10.376    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[8]
  -------------------------------------------------------------------
                         required time                         10.376    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                 10.280    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.020ns  (arrival time - required time)
  Source:                 ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out2_ST_TEST_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        1.083ns  (logic 0.568ns (52.454%)  route 0.515ns (47.546%))
  Logic Levels:           0  
  Clock Path Skew:        3.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 11.864 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.579ns = ( 18.421 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    20.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570    21.570    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349    18.221 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200    18.421    
                         net (fo=1, routed)           0.000    18.421    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.000    18.421 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.000    18.421    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[1]
    IDELAY_X1Y147        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    18.421 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    18.421    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.000    18.421 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].BUFG_inst/O
                         net (fo=4, routed)           0.000    18.421    ST_TEST_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y84         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.568    18.989 r  ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           0.515    19.504    ST_TEST_i/SDDR_ST_0/U0/T1[16]
    SLICE_X112Y84        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.762    11.762    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715     8.047 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     9.902    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.861    11.864    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X112Y84        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[16]/C
                         clock pessimism              0.174    12.038    
                         clock uncertainty            0.200    12.238    
    SLICE_X112Y84        FDSE (Hold_fdse_C_D)         0.246    12.484    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[16]
  -------------------------------------------------------------------
                         required time                        -12.484    
                         arrival time                          19.504    
  -------------------------------------------------------------------
                         slack                                  7.020    

Slack (MET) :             7.023ns  (arrival time - required time)
  Source:                 ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out2_ST_TEST_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        1.083ns  (logic 0.568ns (52.454%)  route 0.515ns (47.546%))
  Logic Levels:           0  
  Clock Path Skew:        3.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 11.864 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.579ns = ( 18.421 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    20.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570    21.570    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349    18.221 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200    18.421    
                         net (fo=1, routed)           0.000    18.421    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.000    18.421 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.000    18.421    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[1]
    IDELAY_X1Y147        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    18.421 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    18.421    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.000    18.421 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].BUFG_inst/O
                         net (fo=4, routed)           0.000    18.421    ST_TEST_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y84         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.568    18.989 r  ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           0.515    19.504    ST_TEST_i/SDDR_ST_0/U0/T1[0]
    SLICE_X112Y84        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.762    11.762    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715     8.047 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     9.902    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.861    11.864    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X112Y84        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[0]/C
                         clock pessimism              0.174    12.038    
                         clock uncertainty            0.200    12.238    
    SLICE_X112Y84        FDSE (Hold_fdse_C_D)         0.243    12.481    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[0]
  -------------------------------------------------------------------
                         required time                        -12.481    
                         arrival time                          19.504    
  -------------------------------------------------------------------
                         slack                                  7.023    

Slack (MET) :             7.067ns  (arrival time - required time)
  Source:                 ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out2_ST_TEST_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        1.083ns  (logic 0.568ns (52.454%)  route 0.515ns (47.546%))
  Logic Levels:           0  
  Clock Path Skew:        3.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 11.864 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.579ns = ( 18.421 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    20.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570    21.570    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349    18.221 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200    18.421    
                         net (fo=1, routed)           0.000    18.421    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.000    18.421 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.000    18.421    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[1]
    IDELAY_X1Y147        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    18.421 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    18.421    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.000    18.421 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].BUFG_inst/O
                         net (fo=4, routed)           0.000    18.421    ST_TEST_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y84         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.568    18.989 r  ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           0.515    19.504    ST_TEST_i/SDDR_ST_0/U0/T1[8]
    SLICE_X113Y84        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.762    11.762    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715     8.047 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     9.902    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.861    11.864    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X113Y84        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[8]/C
                         clock pessimism              0.174    12.038    
                         clock uncertainty            0.200    12.238    
    SLICE_X113Y84        FDSE (Hold_fdse_C_D)         0.199    12.437    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[8]
  -------------------------------------------------------------------
                         required time                        -12.437    
                         arrival time                          19.504    
  -------------------------------------------------------------------
                         slack                                  7.067    

Slack (MET) :             7.146ns  (arrival time - required time)
  Source:                 ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out2_ST_TEST_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        1.209ns  (logic 0.568ns (46.989%)  route 0.641ns (53.011%))
  Logic Levels:           0  
  Clock Path Skew:        3.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 11.864 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.579ns = ( 18.421 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    20.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570    21.570    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349    18.221 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200    18.421    
                         net (fo=1, routed)           0.000    18.421    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.000    18.421 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.000    18.421    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[1]
    IDELAY_X1Y147        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    18.421 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    18.421    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.000    18.421 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].BUFG_inst/O
                         net (fo=4, routed)           0.000    18.421    ST_TEST_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y84         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.568    18.989 r  ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/Q3
                         net (fo=1, routed)           0.641    19.630    ST_TEST_i/SDDR_ST_0/U0/T1[20]
    SLICE_X112Y84        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.762    11.762    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715     8.047 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     9.902    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.861    11.864    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X112Y84        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[20]/C
                         clock pessimism              0.174    12.038    
                         clock uncertainty            0.200    12.238    
    SLICE_X112Y84        FDSE (Hold_fdse_C_D)         0.246    12.484    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[20]
  -------------------------------------------------------------------
                         required time                        -12.484    
                         arrival time                          19.630    
  -------------------------------------------------------------------
                         slack                                  7.146    

Slack (MET) :             7.147ns  (arrival time - required time)
  Source:                 ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out2_ST_TEST_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        1.197ns  (logic 0.568ns (47.471%)  route 0.629ns (52.529%))
  Logic Levels:           0  
  Clock Path Skew:        3.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 11.864 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.579ns = ( 18.421 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    20.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570    21.570    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349    18.221 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200    18.421    
                         net (fo=1, routed)           0.000    18.421    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.000    18.421 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.000    18.421    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[1]
    IDELAY_X1Y147        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    18.421 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    18.421    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.000    18.421 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].BUFG_inst/O
                         net (fo=4, routed)           0.000    18.421    ST_TEST_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y84         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.568    18.989 r  ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/Q5
                         net (fo=1, routed)           0.629    19.617    ST_TEST_i/SDDR_ST_0/U0/T1[12]
    SLICE_X112Y84        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.762    11.762    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715     8.047 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     9.902    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.861    11.864    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X112Y84        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]/C
                         clock pessimism              0.174    12.038    
                         clock uncertainty            0.200    12.238    
    SLICE_X112Y84        FDSE (Hold_fdse_C_D)         0.232    12.470    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]
  -------------------------------------------------------------------
                         required time                        -12.470    
                         arrival time                          19.617    
  -------------------------------------------------------------------
                         slack                                  7.147    

Slack (MET) :             7.185ns  (arrival time - required time)
  Source:                 ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out2_ST_TEST_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        1.199ns  (logic 0.568ns (47.391%)  route 0.631ns (52.609%))
  Logic Levels:           0  
  Clock Path Skew:        3.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 11.864 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.579ns = ( 18.421 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    20.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570    21.570    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349    18.221 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200    18.421    
                         net (fo=1, routed)           0.000    18.421    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.000    18.421 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.000    18.421    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[1]
    IDELAY_X1Y147        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    18.421 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    18.421    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.000    18.421 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].BUFG_inst/O
                         net (fo=4, routed)           0.000    18.421    ST_TEST_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y84         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.568    18.989 r  ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/Q7
                         net (fo=1, routed)           0.631    19.619    ST_TEST_i/SDDR_ST_0/U0/T1[4]
    SLICE_X113Y84        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.762    11.762    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715     8.047 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     9.902    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.861    11.864    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X113Y84        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[4]/C
                         clock pessimism              0.174    12.038    
                         clock uncertainty            0.200    12.238    
    SLICE_X113Y84        FDSE (Hold_fdse_C_D)         0.196    12.434    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[4]
  -------------------------------------------------------------------
                         required time                        -12.434    
                         arrival time                          19.619    
  -------------------------------------------------------------------
                         slack                                  7.185    

Slack (MET) :             7.187ns  (arrival time - required time)
  Source:                 ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[24]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out2_ST_TEST_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        1.197ns  (logic 0.568ns (47.471%)  route 0.629ns (52.529%))
  Logic Levels:           0  
  Clock Path Skew:        3.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 11.864 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.579ns = ( 18.421 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    20.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570    21.570    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349    18.221 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200    18.421    
                         net (fo=1, routed)           0.000    18.421    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.000    18.421 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.000    18.421    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[1]
    IDELAY_X1Y147        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    18.421 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    18.421    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.000    18.421 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].BUFG_inst/O
                         net (fo=4, routed)           0.000    18.421    ST_TEST_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y84         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.568    18.989 r  ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/Q2
                         net (fo=1, routed)           0.629    19.617    ST_TEST_i/SDDR_ST_0/U0/T1[24]
    SLICE_X113Y84        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.762    11.762    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715     8.047 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     9.902    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.861    11.864    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X113Y84        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[24]/C
                         clock pessimism              0.174    12.038    
                         clock uncertainty            0.200    12.238    
    SLICE_X113Y84        FDSE (Hold_fdse_C_D)         0.192    12.430    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[24]
  -------------------------------------------------------------------
                         required time                        -12.430    
                         arrival time                          19.617    
  -------------------------------------------------------------------
                         slack                                  7.187    

Slack (MET) :             7.200ns  (arrival time - required time)
  Source:                 ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out2_ST_TEST_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        1.198ns  (logic 0.568ns (47.432%)  route 0.630ns (52.568%))
  Logic Levels:           0  
  Clock Path Skew:        3.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 11.864 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.579ns = ( 18.421 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    20.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570    21.570    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349    18.221 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200    18.421    
                         net (fo=1, routed)           0.000    18.421    ST_TEST_i/clk_wiz_0/inst/clk_out2_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.000    18.421 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.000    18.421    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[1]
    IDELAY_X1Y147        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    18.421 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    18.421    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.000    18.421 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[1].BUFG_inst/O
                         net (fo=4, routed)           0.000    18.421    ST_TEST_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y84         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.568    18.989 r  ST_TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/Q1
                         net (fo=1, routed)           0.630    19.618    ST_TEST_i/SDDR_ST_0/U0/T1[28]
    SLICE_X113Y84        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.762    11.762    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715     8.047 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     9.902    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.861    11.864    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X113Y84        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[28]/C
                         clock pessimism              0.174    12.038    
                         clock uncertainty            0.200    12.238    
    SLICE_X113Y84        FDSE (Hold_fdse_C_D)         0.180    12.418    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[28]
  -------------------------------------------------------------------
                         required time                        -12.418    
                         arrival time                          19.618    
  -------------------------------------------------------------------
                         slack                                  7.200    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_ST_TEST_clk_wiz_0_0
  To Clock:  clk_out5_ST_TEST_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        9.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.551ns  (required time - arrival time)
  Source:                 ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.625ns fall@10.625ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            9.375ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out4_ST_TEST_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.557ns  (logic 0.204ns (36.617%)  route 0.353ns (63.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.635ns = ( 10.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.391ns = ( 0.234 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     0.625 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846     1.471    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.437     0.034 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200     0.234    
                         net (fo=1, routed)           0.000     0.234    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.000     0.234 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000     0.234    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[3]
    IDELAY_X1Y145        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000     0.234 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000     0.234    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.000     0.234 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].BUFG_inst/O
                         net (fo=4, routed)           0.000     0.234    ST_TEST_i/selectio_wiz_1/inst/clk_div_in
    ILOGIC_X1Y83         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.204     0.438 r  ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/Q5
                         net (fo=1, routed)           0.353     0.791    ST_TEST_i/SDDR_ST_0/U0/T1[13]
    SLICE_X112Y83        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.580    10.580    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     9.458 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     9.976    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.633    10.635    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X112Y83        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[13]/C
                         clock pessimism             -0.049    10.586    
                         clock uncertainty           -0.200    10.386    
    SLICE_X112Y83        FDSE (Setup_fdse_C_D)       -0.043    10.343    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[13]
  -------------------------------------------------------------------
                         required time                         10.343    
                         arrival time                          -0.791    
  -------------------------------------------------------------------
                         slack                                  9.551    

Slack (MET) :             9.564ns  (required time - arrival time)
  Source:                 ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.625ns fall@10.625ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            9.375ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out4_ST_TEST_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.537ns  (logic 0.204ns (38.022%)  route 0.333ns (61.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.635ns = ( 10.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.391ns = ( 0.234 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     0.625 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846     1.471    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.437     0.034 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200     0.234    
                         net (fo=1, routed)           0.000     0.234    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.000     0.234 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000     0.234    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[3]
    IDELAY_X1Y145        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000     0.234 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000     0.234    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.000     0.234 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].BUFG_inst/O
                         net (fo=4, routed)           0.000     0.234    ST_TEST_i/selectio_wiz_1/inst/clk_div_in
    ILOGIC_X1Y83         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.204     0.438 r  ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           0.333     0.771    ST_TEST_i/SDDR_ST_0/U0/T1[17]
    SLICE_X112Y83        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.580    10.580    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     9.458 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     9.976    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.633    10.635    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X112Y83        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[17]/C
                         clock pessimism             -0.049    10.586    
                         clock uncertainty           -0.200    10.386    
    SLICE_X112Y83        FDSE (Setup_fdse_C_D)       -0.051    10.335    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[17]
  -------------------------------------------------------------------
                         required time                         10.335    
                         arrival time                          -0.771    
  -------------------------------------------------------------------
                         slack                                  9.564    

Slack (MET) :             9.579ns  (required time - arrival time)
  Source:                 ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.625ns fall@10.625ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            9.375ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out4_ST_TEST_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.535ns  (logic 0.204ns (38.146%)  route 0.331ns (61.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.635ns = ( 10.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.391ns = ( 0.234 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     0.625 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846     1.471    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.437     0.034 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200     0.234    
                         net (fo=1, routed)           0.000     0.234    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.000     0.234 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000     0.234    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[3]
    IDELAY_X1Y145        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000     0.234 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000     0.234    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.000     0.234 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].BUFG_inst/O
                         net (fo=4, routed)           0.000     0.234    ST_TEST_i/selectio_wiz_1/inst/clk_div_in
    ILOGIC_X1Y83         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.204     0.438 r  ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           0.331     0.769    ST_TEST_i/SDDR_ST_0/U0/T1[1]
    SLICE_X112Y83        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.580    10.580    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     9.458 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     9.976    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.633    10.635    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X112Y83        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[1]/C
                         clock pessimism             -0.049    10.586    
                         clock uncertainty           -0.200    10.386    
    SLICE_X112Y83        FDSE (Setup_fdse_C_D)       -0.038    10.348    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.348    
                         arrival time                          -0.769    
  -------------------------------------------------------------------
                         slack                                  9.579    

Slack (MET) :             9.579ns  (required time - arrival time)
  Source:                 ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.625ns fall@10.625ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            9.375ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out4_ST_TEST_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.535ns  (logic 0.204ns (38.146%)  route 0.331ns (61.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.635ns = ( 10.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.391ns = ( 0.234 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     0.625 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846     1.471    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.437     0.034 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200     0.234    
                         net (fo=1, routed)           0.000     0.234    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.000     0.234 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000     0.234    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[3]
    IDELAY_X1Y145        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000     0.234 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000     0.234    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.000     0.234 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].BUFG_inst/O
                         net (fo=4, routed)           0.000     0.234    ST_TEST_i/selectio_wiz_1/inst/clk_div_in
    ILOGIC_X1Y83         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.204     0.438 r  ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/Q3
                         net (fo=1, routed)           0.331     0.769    ST_TEST_i/SDDR_ST_0/U0/T1[21]
    SLICE_X112Y83        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.580    10.580    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     9.458 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     9.976    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.633    10.635    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X112Y83        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[21]/C
                         clock pessimism             -0.049    10.586    
                         clock uncertainty           -0.200    10.386    
    SLICE_X112Y83        FDSE (Setup_fdse_C_D)       -0.038    10.348    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[21]
  -------------------------------------------------------------------
                         required time                         10.348    
                         arrival time                          -0.769    
  -------------------------------------------------------------------
                         slack                                  9.579    

Slack (MET) :             9.595ns  (required time - arrival time)
  Source:                 ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.625ns fall@10.625ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            9.375ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out4_ST_TEST_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.538ns  (logic 0.204ns (37.953%)  route 0.334ns (62.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.635ns = ( 10.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.391ns = ( 0.234 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     0.625 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846     1.471    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.437     0.034 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200     0.234    
                         net (fo=1, routed)           0.000     0.234    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.000     0.234 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000     0.234    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[3]
    IDELAY_X1Y145        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000     0.234 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000     0.234    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.000     0.234 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].BUFG_inst/O
                         net (fo=4, routed)           0.000     0.234    ST_TEST_i/selectio_wiz_1/inst/clk_div_in
    ILOGIC_X1Y83         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.204     0.438 r  ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/Q1
                         net (fo=1, routed)           0.334     0.772    ST_TEST_i/SDDR_ST_0/U0/T1[29]
    SLICE_X113Y83        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.580    10.580    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     9.458 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     9.976    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.633    10.635    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X113Y83        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[29]/C
                         clock pessimism             -0.049    10.586    
                         clock uncertainty           -0.200    10.386    
    SLICE_X113Y83        FDSE (Setup_fdse_C_D)       -0.019    10.367    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[29]
  -------------------------------------------------------------------
                         required time                         10.367    
                         arrival time                          -0.772    
  -------------------------------------------------------------------
                         slack                                  9.595    

Slack (MET) :             9.601ns  (required time - arrival time)
  Source:                 ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.625ns fall@10.625ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            9.375ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out4_ST_TEST_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.537ns  (logic 0.204ns (38.022%)  route 0.333ns (61.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.635ns = ( 10.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.391ns = ( 0.234 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     0.625 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846     1.471    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.437     0.034 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200     0.234    
                         net (fo=1, routed)           0.000     0.234    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.000     0.234 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000     0.234    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[3]
    IDELAY_X1Y145        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000     0.234 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000     0.234    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.000     0.234 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].BUFG_inst/O
                         net (fo=4, routed)           0.000     0.234    ST_TEST_i/selectio_wiz_1/inst/clk_div_in
    ILOGIC_X1Y83         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.204     0.438 r  ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/Q2
                         net (fo=1, routed)           0.333     0.771    ST_TEST_i/SDDR_ST_0/U0/T1[25]
    SLICE_X113Y83        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.580    10.580    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     9.458 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     9.976    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.633    10.635    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X113Y83        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[25]/C
                         clock pessimism             -0.049    10.586    
                         clock uncertainty           -0.200    10.386    
    SLICE_X113Y83        FDSE (Setup_fdse_C_D)       -0.014    10.372    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[25]
  -------------------------------------------------------------------
                         required time                         10.372    
                         arrival time                          -0.771    
  -------------------------------------------------------------------
                         slack                                  9.601    

Slack (MET) :             9.609ns  (required time - arrival time)
  Source:                 ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.625ns fall@10.625ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            9.375ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out4_ST_TEST_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.529ns  (logic 0.204ns (38.576%)  route 0.325ns (61.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.635ns = ( 10.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.391ns = ( 0.234 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     0.625 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846     1.471    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.437     0.034 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200     0.234    
                         net (fo=1, routed)           0.000     0.234    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.000     0.234 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000     0.234    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[3]
    IDELAY_X1Y145        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000     0.234 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000     0.234    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.000     0.234 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].BUFG_inst/O
                         net (fo=4, routed)           0.000     0.234    ST_TEST_i/selectio_wiz_1/inst/clk_div_in
    ILOGIC_X1Y83         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.204     0.438 r  ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/Q7
                         net (fo=1, routed)           0.325     0.763    ST_TEST_i/SDDR_ST_0/U0/T1[5]
    SLICE_X113Y83        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.580    10.580    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     9.458 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     9.976    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.633    10.635    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X113Y83        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[5]/C
                         clock pessimism             -0.049    10.586    
                         clock uncertainty           -0.200    10.386    
    SLICE_X113Y83        FDSE (Setup_fdse_C_D)       -0.014    10.372    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[5]
  -------------------------------------------------------------------
                         required time                         10.372    
                         arrival time                          -0.763    
  -------------------------------------------------------------------
                         slack                                  9.609    

Slack (MET) :             9.654ns  (required time - arrival time)
  Source:                 ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.625ns fall@10.625ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            9.375ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out4_ST_TEST_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.487ns  (logic 0.204ns (41.902%)  route 0.283ns (58.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.635ns = ( 10.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.391ns = ( 0.234 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     0.625 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846     1.471    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.437     0.034 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200     0.234    
                         net (fo=1, routed)           0.000     0.234    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.000     0.234 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000     0.234    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[3]
    IDELAY_X1Y145        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000     0.234 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000     0.234    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.000     0.234 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].BUFG_inst/O
                         net (fo=4, routed)           0.000     0.234    ST_TEST_i/selectio_wiz_1/inst/clk_div_in
    ILOGIC_X1Y83         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.204     0.438 r  ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           0.283     0.721    ST_TEST_i/SDDR_ST_0/U0/T1[9]
    SLICE_X113Y83        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.580    10.580    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     9.458 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     9.976    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.633    10.635    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X113Y83        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[9]/C
                         clock pessimism             -0.049    10.586    
                         clock uncertainty           -0.200    10.386    
    SLICE_X113Y83        FDSE (Setup_fdse_C_D)       -0.011    10.375    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[9]
  -------------------------------------------------------------------
                         required time                         10.375    
                         arrival time                          -0.721    
  -------------------------------------------------------------------
                         slack                                  9.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.693ns  (arrival time - required time)
  Source:                 ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.625ns fall@10.625ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.625ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out4_ST_TEST_clk_wiz_0_0 rise@20.625ns)
  Data Path Delay:        1.083ns  (logic 0.568ns (52.454%)  route 0.515ns (47.546%))
  Logic Levels:           0  
  Clock Path Skew:        3.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 11.863 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.579ns = ( 19.046 - 20.625 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                     20.625    20.625 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    20.625 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570    22.195    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.349    18.846 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200    19.046    
                         net (fo=1, routed)           0.000    19.046    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.000    19.046 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000    19.046    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[3]
    IDELAY_X1Y145        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    19.046 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    19.046    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.000    19.046 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].BUFG_inst/O
                         net (fo=4, routed)           0.000    19.046    ST_TEST_i/selectio_wiz_1/inst/clk_div_in
    ILOGIC_X1Y83         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.568    19.614 r  ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           0.515    20.129    ST_TEST_i/SDDR_ST_0/U0/T1[9]
    SLICE_X113Y83        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.762    11.762    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715     8.047 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     9.902    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.860    11.863    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X113Y83        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[9]/C
                         clock pessimism              0.174    12.037    
                         clock uncertainty            0.200    12.237    
    SLICE_X113Y83        FDSE (Hold_fdse_C_D)         0.199    12.436    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[9]
  -------------------------------------------------------------------
                         required time                        -12.436    
                         arrival time                          20.129    
  -------------------------------------------------------------------
                         slack                                  7.693    

Slack (MET) :             7.772ns  (arrival time - required time)
  Source:                 ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.625ns fall@10.625ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.625ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out4_ST_TEST_clk_wiz_0_0 rise@20.625ns)
  Data Path Delay:        1.209ns  (logic 0.568ns (46.989%)  route 0.641ns (53.011%))
  Logic Levels:           0  
  Clock Path Skew:        3.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 11.863 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.579ns = ( 19.046 - 20.625 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                     20.625    20.625 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    20.625 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570    22.195    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.349    18.846 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200    19.046    
                         net (fo=1, routed)           0.000    19.046    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.000    19.046 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000    19.046    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[3]
    IDELAY_X1Y145        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    19.046 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    19.046    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.000    19.046 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].BUFG_inst/O
                         net (fo=4, routed)           0.000    19.046    ST_TEST_i/selectio_wiz_1/inst/clk_div_in
    ILOGIC_X1Y83         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.568    19.614 r  ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           0.641    20.255    ST_TEST_i/SDDR_ST_0/U0/T1[1]
    SLICE_X112Y83        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.762    11.762    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715     8.047 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     9.902    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.860    11.863    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X112Y83        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[1]/C
                         clock pessimism              0.174    12.037    
                         clock uncertainty            0.200    12.237    
    SLICE_X112Y83        FDSE (Hold_fdse_C_D)         0.246    12.483    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[1]
  -------------------------------------------------------------------
                         required time                        -12.483    
                         arrival time                          20.255    
  -------------------------------------------------------------------
                         slack                                  7.772    

Slack (MET) :             7.772ns  (arrival time - required time)
  Source:                 ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.625ns fall@10.625ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.625ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out4_ST_TEST_clk_wiz_0_0 rise@20.625ns)
  Data Path Delay:        1.209ns  (logic 0.568ns (46.989%)  route 0.641ns (53.011%))
  Logic Levels:           0  
  Clock Path Skew:        3.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 11.863 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.579ns = ( 19.046 - 20.625 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                     20.625    20.625 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    20.625 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570    22.195    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.349    18.846 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200    19.046    
                         net (fo=1, routed)           0.000    19.046    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.000    19.046 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000    19.046    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[3]
    IDELAY_X1Y145        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    19.046 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    19.046    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.000    19.046 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].BUFG_inst/O
                         net (fo=4, routed)           0.000    19.046    ST_TEST_i/selectio_wiz_1/inst/clk_div_in
    ILOGIC_X1Y83         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.568    19.614 r  ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/Q3
                         net (fo=1, routed)           0.641    20.255    ST_TEST_i/SDDR_ST_0/U0/T1[21]
    SLICE_X112Y83        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.762    11.762    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715     8.047 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     9.902    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.860    11.863    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X112Y83        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[21]/C
                         clock pessimism              0.174    12.037    
                         clock uncertainty            0.200    12.237    
    SLICE_X112Y83        FDSE (Hold_fdse_C_D)         0.246    12.483    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[21]
  -------------------------------------------------------------------
                         required time                        -12.483    
                         arrival time                          20.255    
  -------------------------------------------------------------------
                         slack                                  7.772    

Slack (MET) :             7.773ns  (arrival time - required time)
  Source:                 ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.625ns fall@10.625ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.625ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out4_ST_TEST_clk_wiz_0_0 rise@20.625ns)
  Data Path Delay:        1.197ns  (logic 0.568ns (47.471%)  route 0.629ns (52.529%))
  Logic Levels:           0  
  Clock Path Skew:        3.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 11.863 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.579ns = ( 19.046 - 20.625 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                     20.625    20.625 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    20.625 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570    22.195    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.349    18.846 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200    19.046    
                         net (fo=1, routed)           0.000    19.046    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.000    19.046 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000    19.046    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[3]
    IDELAY_X1Y145        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    19.046 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    19.046    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.000    19.046 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].BUFG_inst/O
                         net (fo=4, routed)           0.000    19.046    ST_TEST_i/selectio_wiz_1/inst/clk_div_in
    ILOGIC_X1Y83         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.568    19.614 r  ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           0.629    20.242    ST_TEST_i/SDDR_ST_0/U0/T1[17]
    SLICE_X112Y83        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.762    11.762    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715     8.047 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     9.902    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.860    11.863    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X112Y83        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[17]/C
                         clock pessimism              0.174    12.037    
                         clock uncertainty            0.200    12.237    
    SLICE_X112Y83        FDSE (Hold_fdse_C_D)         0.232    12.469    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[17]
  -------------------------------------------------------------------
                         required time                        -12.469    
                         arrival time                          20.242    
  -------------------------------------------------------------------
                         slack                                  7.773    

Slack (MET) :             7.807ns  (arrival time - required time)
  Source:                 ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.625ns fall@10.625ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.625ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out4_ST_TEST_clk_wiz_0_0 rise@20.625ns)
  Data Path Delay:        1.241ns  (logic 0.568ns (45.765%)  route 0.673ns (54.235%))
  Logic Levels:           0  
  Clock Path Skew:        3.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 11.863 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.579ns = ( 19.046 - 20.625 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                     20.625    20.625 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    20.625 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570    22.195    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.349    18.846 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200    19.046    
                         net (fo=1, routed)           0.000    19.046    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.000    19.046 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000    19.046    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[3]
    IDELAY_X1Y145        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    19.046 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    19.046    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.000    19.046 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].BUFG_inst/O
                         net (fo=4, routed)           0.000    19.046    ST_TEST_i/selectio_wiz_1/inst/clk_div_in
    ILOGIC_X1Y83         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.568    19.614 r  ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/Q5
                         net (fo=1, routed)           0.673    20.287    ST_TEST_i/SDDR_ST_0/U0/T1[13]
    SLICE_X112Y83        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.762    11.762    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715     8.047 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     9.902    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.860    11.863    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X112Y83        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[13]/C
                         clock pessimism              0.174    12.037    
                         clock uncertainty            0.200    12.237    
    SLICE_X112Y83        FDSE (Hold_fdse_C_D)         0.243    12.480    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[13]
  -------------------------------------------------------------------
                         required time                        -12.480    
                         arrival time                          20.287    
  -------------------------------------------------------------------
                         slack                                  7.807    

Slack (MET) :             7.813ns  (arrival time - required time)
  Source:                 ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.625ns fall@10.625ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.625ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out4_ST_TEST_clk_wiz_0_0 rise@20.625ns)
  Data Path Delay:        1.197ns  (logic 0.568ns (47.471%)  route 0.629ns (52.529%))
  Logic Levels:           0  
  Clock Path Skew:        3.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 11.863 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.579ns = ( 19.046 - 20.625 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                     20.625    20.625 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    20.625 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570    22.195    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.349    18.846 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200    19.046    
                         net (fo=1, routed)           0.000    19.046    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.000    19.046 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000    19.046    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[3]
    IDELAY_X1Y145        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    19.046 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    19.046    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.000    19.046 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].BUFG_inst/O
                         net (fo=4, routed)           0.000    19.046    ST_TEST_i/selectio_wiz_1/inst/clk_div_in
    ILOGIC_X1Y83         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.568    19.614 r  ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/Q2
                         net (fo=1, routed)           0.629    20.242    ST_TEST_i/SDDR_ST_0/U0/T1[25]
    SLICE_X113Y83        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.762    11.762    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715     8.047 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     9.902    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.860    11.863    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X113Y83        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[25]/C
                         clock pessimism              0.174    12.037    
                         clock uncertainty            0.200    12.237    
    SLICE_X113Y83        FDSE (Hold_fdse_C_D)         0.192    12.429    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[25]
  -------------------------------------------------------------------
                         required time                        -12.429    
                         arrival time                          20.242    
  -------------------------------------------------------------------
                         slack                                  7.813    

Slack (MET) :             7.826ns  (arrival time - required time)
  Source:                 ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.625ns fall@10.625ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.625ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out4_ST_TEST_clk_wiz_0_0 rise@20.625ns)
  Data Path Delay:        1.198ns  (logic 0.568ns (47.432%)  route 0.630ns (52.568%))
  Logic Levels:           0  
  Clock Path Skew:        3.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 11.863 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.579ns = ( 19.046 - 20.625 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                     20.625    20.625 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    20.625 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570    22.195    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.349    18.846 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200    19.046    
                         net (fo=1, routed)           0.000    19.046    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.000    19.046 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000    19.046    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[3]
    IDELAY_X1Y145        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    19.046 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    19.046    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.000    19.046 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].BUFG_inst/O
                         net (fo=4, routed)           0.000    19.046    ST_TEST_i/selectio_wiz_1/inst/clk_div_in
    ILOGIC_X1Y83         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.568    19.614 r  ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/Q1
                         net (fo=1, routed)           0.630    20.243    ST_TEST_i/SDDR_ST_0/U0/T1[29]
    SLICE_X113Y83        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.762    11.762    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715     8.047 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     9.902    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.860    11.863    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X113Y83        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[29]/C
                         clock pessimism              0.174    12.037    
                         clock uncertainty            0.200    12.237    
    SLICE_X113Y83        FDSE (Hold_fdse_C_D)         0.180    12.417    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[29]
  -------------------------------------------------------------------
                         required time                        -12.417    
                         arrival time                          20.243    
  -------------------------------------------------------------------
                         slack                                  7.826    

Slack (MET) :             7.828ns  (arrival time - required time)
  Source:                 ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_0_0  {rise@0.625ns fall@10.625ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.625ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out4_ST_TEST_clk_wiz_0_0 rise@20.625ns)
  Data Path Delay:        1.215ns  (logic 0.568ns (46.756%)  route 0.647ns (53.244%))
  Logic Levels:           0  
  Clock Path Skew:        3.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 11.863 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.579ns = ( 19.046 - 20.625 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_0_0 rise edge)
                                                     20.625    20.625 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    20.625 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570    22.195    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.349    18.846 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200    19.046    
                         net (fo=1, routed)           0.000    19.046    ST_TEST_i/clk_wiz_0/inst/clk_out4_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.000    19.046 r  ST_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000    19.046    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[3]
    IDELAY_X1Y145        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    19.046 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    19.046    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.000    19.046 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[3].BUFG_inst/O
                         net (fo=4, routed)           0.000    19.046    ST_TEST_i/selectio_wiz_1/inst/clk_div_in
    ILOGIC_X1Y83         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.568    19.614 r  ST_TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/Q7
                         net (fo=1, routed)           0.647    20.261    ST_TEST_i/SDDR_ST_0/U0/T1[5]
    SLICE_X113Y83        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.762    11.762    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715     8.047 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     9.902    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.860    11.863    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X113Y83        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[5]/C
                         clock pessimism              0.174    12.037    
                         clock uncertainty            0.200    12.237    
    SLICE_X113Y83        FDSE (Hold_fdse_C_D)         0.196    12.433    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[5]
  -------------------------------------------------------------------
                         required time                        -12.433    
                         arrival time                          20.261    
  -------------------------------------------------------------------
                         slack                                  7.828    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_ST_TEST_clk_wiz_2_0_1
  To Clock:  clk_out5_ST_TEST_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.881ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        8.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.881ns  (required time - arrival time)
  Source:                 ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0_1  {rise@1.250ns fall@11.250ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.750ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out2_ST_TEST_clk_wiz_2_0_1 rise@1.250ns)
  Data Path Delay:        0.602ns  (logic 0.204ns (33.883%)  route 0.398ns (66.117%))
  Logic Levels:           0  
  Clock Path Skew:        1.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.641ns = ( 10.641 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.405ns = ( 0.845 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.250 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.862     2.112    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.645 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200     0.845    
                         net (fo=1, routed)           0.000     0.845    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.000     0.845 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=1, routed)           0.000     0.845    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[5]
    IDELAY_X1Y143        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000     0.845 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000     0.845    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.845 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].BUFG_inst/O
                         net (fo=4, routed)           0.000     0.845    ST_TEST_i/selectio_wiz_2/inst/clk_div_in
    ILOGIC_X1Y98         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y98         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.204     1.049 r  ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           0.398     1.447    ST_TEST_i/SDDR_ST_0/U0/T1[2]
    SLICE_X113Y98        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.580    10.580    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     9.458 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     9.976    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.639    10.641    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X113Y98        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[2]/C
                         clock pessimism              0.000    10.641    
                         clock uncertainty           -0.294    10.347    
    SLICE_X113Y98        FDSE (Setup_fdse_C_D)       -0.019    10.328    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.328    
                         arrival time                          -1.447    
  -------------------------------------------------------------------
                         slack                                  8.881    

Slack (MET) :             8.906ns  (required time - arrival time)
  Source:                 ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0_1  {rise@1.250ns fall@11.250ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.750ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out2_ST_TEST_clk_wiz_2_0_1 rise@1.250ns)
  Data Path Delay:        0.553ns  (logic 0.204ns (36.908%)  route 0.349ns (63.092%))
  Logic Levels:           0  
  Clock Path Skew:        1.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.641ns = ( 10.641 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.405ns = ( 0.845 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.250 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.862     2.112    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.645 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200     0.845    
                         net (fo=1, routed)           0.000     0.845    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.000     0.845 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=1, routed)           0.000     0.845    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[5]
    IDELAY_X1Y143        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000     0.845 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000     0.845    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.845 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].BUFG_inst/O
                         net (fo=4, routed)           0.000     0.845    ST_TEST_i/selectio_wiz_2/inst/clk_div_in
    ILOGIC_X1Y98         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y98         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.204     1.049 r  ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           0.349     1.398    ST_TEST_i/SDDR_ST_0/U0/T1[10]
    SLICE_X112Y98        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.580    10.580    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     9.458 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     9.976    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.639    10.641    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X112Y98        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[10]/C
                         clock pessimism              0.000    10.641    
                         clock uncertainty           -0.294    10.347    
    SLICE_X112Y98        FDSE (Setup_fdse_C_D)       -0.043    10.304    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[10]
  -------------------------------------------------------------------
                         required time                         10.304    
                         arrival time                          -1.398    
  -------------------------------------------------------------------
                         slack                                  8.906    

Slack (MET) :             8.914ns  (required time - arrival time)
  Source:                 ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0_1  {rise@1.250ns fall@11.250ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.750ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out2_ST_TEST_clk_wiz_2_0_1 rise@1.250ns)
  Data Path Delay:        0.537ns  (logic 0.204ns (38.022%)  route 0.333ns (61.978%))
  Logic Levels:           0  
  Clock Path Skew:        1.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.641ns = ( 10.641 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.405ns = ( 0.845 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.250 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.862     2.112    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.645 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200     0.845    
                         net (fo=1, routed)           0.000     0.845    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.000     0.845 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=1, routed)           0.000     0.845    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[5]
    IDELAY_X1Y143        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000     0.845 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000     0.845    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.845 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].BUFG_inst/O
                         net (fo=4, routed)           0.000     0.845    ST_TEST_i/selectio_wiz_2/inst/clk_div_in
    ILOGIC_X1Y98         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y98         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.204     1.049 r  ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/Q5
                         net (fo=1, routed)           0.333     1.382    ST_TEST_i/SDDR_ST_0/U0/T1[14]
    SLICE_X112Y98        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.580    10.580    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     9.458 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     9.976    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.639    10.641    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X112Y98        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[14]/C
                         clock pessimism              0.000    10.641    
                         clock uncertainty           -0.294    10.347    
    SLICE_X112Y98        FDSE (Setup_fdse_C_D)       -0.051    10.296    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[14]
  -------------------------------------------------------------------
                         required time                         10.296    
                         arrival time                          -1.382    
  -------------------------------------------------------------------
                         slack                                  8.914    

Slack (MET) :             8.929ns  (required time - arrival time)
  Source:                 ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0_1  {rise@1.250ns fall@11.250ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.750ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out2_ST_TEST_clk_wiz_2_0_1 rise@1.250ns)
  Data Path Delay:        0.535ns  (logic 0.204ns (38.146%)  route 0.331ns (61.854%))
  Logic Levels:           0  
  Clock Path Skew:        1.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.641ns = ( 10.641 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.405ns = ( 0.845 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.250 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.862     2.112    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.645 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200     0.845    
                         net (fo=1, routed)           0.000     0.845    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.000     0.845 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=1, routed)           0.000     0.845    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[5]
    IDELAY_X1Y143        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000     0.845 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000     0.845    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.845 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].BUFG_inst/O
                         net (fo=4, routed)           0.000     0.845    ST_TEST_i/selectio_wiz_2/inst/clk_div_in
    ILOGIC_X1Y98         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y98         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.204     1.049 r  ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/Q3
                         net (fo=1, routed)           0.331     1.380    ST_TEST_i/SDDR_ST_0/U0/T1[22]
    SLICE_X112Y98        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.580    10.580    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     9.458 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     9.976    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.639    10.641    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X112Y98        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[22]/C
                         clock pessimism              0.000    10.641    
                         clock uncertainty           -0.294    10.347    
    SLICE_X112Y98        FDSE (Setup_fdse_C_D)       -0.038    10.309    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[22]
  -------------------------------------------------------------------
                         required time                         10.309    
                         arrival time                          -1.380    
  -------------------------------------------------------------------
                         slack                                  8.929    

Slack (MET) :             8.950ns  (required time - arrival time)
  Source:                 ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0_1  {rise@1.250ns fall@11.250ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.750ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out2_ST_TEST_clk_wiz_2_0_1 rise@1.250ns)
  Data Path Delay:        0.538ns  (logic 0.204ns (37.953%)  route 0.334ns (62.047%))
  Logic Levels:           0  
  Clock Path Skew:        1.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.641ns = ( 10.641 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.405ns = ( 0.845 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.250 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.862     2.112    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.645 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200     0.845    
                         net (fo=1, routed)           0.000     0.845    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.000     0.845 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=1, routed)           0.000     0.845    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[5]
    IDELAY_X1Y143        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000     0.845 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000     0.845    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.845 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].BUFG_inst/O
                         net (fo=4, routed)           0.000     0.845    ST_TEST_i/selectio_wiz_2/inst/clk_div_in
    ILOGIC_X1Y98         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y98         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.204     1.049 r  ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/Q1
                         net (fo=1, routed)           0.334     1.383    ST_TEST_i/SDDR_ST_0/U0/T1[30]
    SLICE_X113Y98        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.580    10.580    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     9.458 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     9.976    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.639    10.641    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X113Y98        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[30]/C
                         clock pessimism              0.000    10.641    
                         clock uncertainty           -0.294    10.347    
    SLICE_X113Y98        FDSE (Setup_fdse_C_D)       -0.014    10.333    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[30]
  -------------------------------------------------------------------
                         required time                         10.333    
                         arrival time                          -1.383    
  -------------------------------------------------------------------
                         slack                                  8.950    

Slack (MET) :             8.951ns  (required time - arrival time)
  Source:                 ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0_1  {rise@1.250ns fall@11.250ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.750ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out2_ST_TEST_clk_wiz_2_0_1 rise@1.250ns)
  Data Path Delay:        0.537ns  (logic 0.204ns (38.022%)  route 0.333ns (61.978%))
  Logic Levels:           0  
  Clock Path Skew:        1.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.641ns = ( 10.641 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.405ns = ( 0.845 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.250 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.862     2.112    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.645 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200     0.845    
                         net (fo=1, routed)           0.000     0.845    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.000     0.845 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=1, routed)           0.000     0.845    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[5]
    IDELAY_X1Y143        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000     0.845 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000     0.845    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.845 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].BUFG_inst/O
                         net (fo=4, routed)           0.000     0.845    ST_TEST_i/selectio_wiz_2/inst/clk_div_in
    ILOGIC_X1Y98         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y98         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.204     1.049 r  ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/Q2
                         net (fo=1, routed)           0.333     1.382    ST_TEST_i/SDDR_ST_0/U0/T1[26]
    SLICE_X113Y98        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.580    10.580    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     9.458 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     9.976    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.639    10.641    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X113Y98        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[26]/C
                         clock pessimism              0.000    10.641    
                         clock uncertainty           -0.294    10.347    
    SLICE_X113Y98        FDSE (Setup_fdse_C_D)       -0.014    10.333    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[26]
  -------------------------------------------------------------------
                         required time                         10.333    
                         arrival time                          -1.382    
  -------------------------------------------------------------------
                         slack                                  8.951    

Slack (MET) :             8.977ns  (required time - arrival time)
  Source:                 ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0_1  {rise@1.250ns fall@11.250ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.750ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out2_ST_TEST_clk_wiz_2_0_1 rise@1.250ns)
  Data Path Delay:        0.487ns  (logic 0.204ns (41.902%)  route 0.283ns (58.098%))
  Logic Levels:           0  
  Clock Path Skew:        1.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.641ns = ( 10.641 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.405ns = ( 0.845 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.250 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.862     2.112    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.645 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200     0.845    
                         net (fo=1, routed)           0.000     0.845    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.000     0.845 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=1, routed)           0.000     0.845    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[5]
    IDELAY_X1Y143        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000     0.845 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000     0.845    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.845 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].BUFG_inst/O
                         net (fo=4, routed)           0.000     0.845    ST_TEST_i/selectio_wiz_2/inst/clk_div_in
    ILOGIC_X1Y98         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y98         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.204     1.049 r  ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           0.283     1.332    ST_TEST_i/SDDR_ST_0/U0/T1[18]
    SLICE_X112Y98        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.580    10.580    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     9.458 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     9.976    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.639    10.641    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X112Y98        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[18]/C
                         clock pessimism              0.000    10.641    
                         clock uncertainty           -0.294    10.347    
    SLICE_X112Y98        FDSE (Setup_fdse_C_D)       -0.038    10.309    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[18]
  -------------------------------------------------------------------
                         required time                         10.309    
                         arrival time                          -1.332    
  -------------------------------------------------------------------
                         slack                                  8.977    

Slack (MET) :             9.004ns  (required time - arrival time)
  Source:                 ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0_1  {rise@1.250ns fall@11.250ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.750ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out2_ST_TEST_clk_wiz_2_0_1 rise@1.250ns)
  Data Path Delay:        0.487ns  (logic 0.204ns (41.902%)  route 0.283ns (58.098%))
  Logic Levels:           0  
  Clock Path Skew:        1.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.641ns = ( 10.641 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.405ns = ( 0.845 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.250 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.862     2.112    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.645 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200     0.845    
                         net (fo=1, routed)           0.000     0.845    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.000     0.845 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=1, routed)           0.000     0.845    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[5]
    IDELAY_X1Y143        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000     0.845 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000     0.845    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.845 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].BUFG_inst/O
                         net (fo=4, routed)           0.000     0.845    ST_TEST_i/selectio_wiz_2/inst/clk_div_in
    ILOGIC_X1Y98         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y98         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.204     1.049 r  ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/Q7
                         net (fo=1, routed)           0.283     1.332    ST_TEST_i/SDDR_ST_0/U0/T1[6]
    SLICE_X113Y98        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.580    10.580    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     9.458 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     9.976    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.639    10.641    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X113Y98        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[6]/C
                         clock pessimism              0.000    10.641    
                         clock uncertainty           -0.294    10.347    
    SLICE_X113Y98        FDSE (Setup_fdse_C_D)       -0.011    10.336    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[6]
  -------------------------------------------------------------------
                         required time                         10.336    
                         arrival time                          -1.332    
  -------------------------------------------------------------------
                         slack                                  9.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.305ns  (arrival time - required time)
  Source:                 ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0_1  {rise@1.250ns fall@11.250ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -11.250ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out2_ST_TEST_clk_wiz_2_0_1 rise@21.250ns)
  Data Path Delay:        1.083ns  (logic 0.568ns (52.454%)  route 0.515ns (47.546%))
  Logic Levels:           0  
  Clock Path Skew:        3.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 11.872 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.616ns = ( 19.634 - 21.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                     21.250    21.250 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    21.250 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.609    22.859    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    19.434 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200    19.634    
                         net (fo=1, routed)           0.000    19.634    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.000    19.634 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=1, routed)           0.000    19.634    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[5]
    IDELAY_X1Y143        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    19.634 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    19.634    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    19.634 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].BUFG_inst/O
                         net (fo=4, routed)           0.000    19.634    ST_TEST_i/selectio_wiz_2/inst/clk_div_in
    ILOGIC_X1Y98         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y98         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.568    20.202 r  ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           0.515    20.717    ST_TEST_i/SDDR_ST_0/U0/T1[18]
    SLICE_X112Y98        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.762    11.762    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715     8.047 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     9.902    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.869    11.872    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X112Y98        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[18]/C
                         clock pessimism              0.000    11.872    
                         clock uncertainty            0.294    12.166    
    SLICE_X112Y98        FDSE (Hold_fdse_C_D)         0.246    12.412    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[18]
  -------------------------------------------------------------------
                         required time                        -12.412    
                         arrival time                          20.717    
  -------------------------------------------------------------------
                         slack                                  8.305    

Slack (MET) :             8.352ns  (arrival time - required time)
  Source:                 ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0_1  {rise@1.250ns fall@11.250ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -11.250ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out2_ST_TEST_clk_wiz_2_0_1 rise@21.250ns)
  Data Path Delay:        1.083ns  (logic 0.568ns (52.454%)  route 0.515ns (47.546%))
  Logic Levels:           0  
  Clock Path Skew:        3.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 11.872 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.616ns = ( 19.634 - 21.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                     21.250    21.250 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    21.250 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.609    22.859    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    19.434 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200    19.634    
                         net (fo=1, routed)           0.000    19.634    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.000    19.634 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=1, routed)           0.000    19.634    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[5]
    IDELAY_X1Y143        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    19.634 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    19.634    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    19.634 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].BUFG_inst/O
                         net (fo=4, routed)           0.000    19.634    ST_TEST_i/selectio_wiz_2/inst/clk_div_in
    ILOGIC_X1Y98         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y98         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.568    20.202 r  ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/Q7
                         net (fo=1, routed)           0.515    20.717    ST_TEST_i/SDDR_ST_0/U0/T1[6]
    SLICE_X113Y98        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.762    11.762    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715     8.047 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     9.902    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.869    11.872    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X113Y98        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[6]/C
                         clock pessimism              0.000    11.872    
                         clock uncertainty            0.294    12.166    
    SLICE_X113Y98        FDSE (Hold_fdse_C_D)         0.199    12.365    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[6]
  -------------------------------------------------------------------
                         required time                        -12.365    
                         arrival time                          20.717    
  -------------------------------------------------------------------
                         slack                                  8.352    

Slack (MET) :             8.427ns  (arrival time - required time)
  Source:                 ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0_1  {rise@1.250ns fall@11.250ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -11.250ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out2_ST_TEST_clk_wiz_2_0_1 rise@21.250ns)
  Data Path Delay:        1.202ns  (logic 0.568ns (47.266%)  route 0.634ns (52.734%))
  Logic Levels:           0  
  Clock Path Skew:        3.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 11.872 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.616ns = ( 19.634 - 21.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                     21.250    21.250 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    21.250 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.609    22.859    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    19.434 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200    19.634    
                         net (fo=1, routed)           0.000    19.634    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.000    19.634 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=1, routed)           0.000    19.634    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[5]
    IDELAY_X1Y143        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    19.634 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    19.634    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    19.634 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].BUFG_inst/O
                         net (fo=4, routed)           0.000    19.634    ST_TEST_i/selectio_wiz_2/inst/clk_div_in
    ILOGIC_X1Y98         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y98         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.568    20.202 r  ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           0.634    20.836    ST_TEST_i/SDDR_ST_0/U0/T1[10]
    SLICE_X112Y98        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.762    11.762    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715     8.047 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     9.902    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.869    11.872    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X112Y98        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[10]/C
                         clock pessimism              0.000    11.872    
                         clock uncertainty            0.294    12.166    
    SLICE_X112Y98        FDSE (Hold_fdse_C_D)         0.243    12.409    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[10]
  -------------------------------------------------------------------
                         required time                        -12.409    
                         arrival time                          20.836    
  -------------------------------------------------------------------
                         slack                                  8.427    

Slack (MET) :             8.431ns  (arrival time - required time)
  Source:                 ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0_1  {rise@1.250ns fall@11.250ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -11.250ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out2_ST_TEST_clk_wiz_2_0_1 rise@21.250ns)
  Data Path Delay:        1.209ns  (logic 0.568ns (46.989%)  route 0.641ns (53.011%))
  Logic Levels:           0  
  Clock Path Skew:        3.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 11.872 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.616ns = ( 19.634 - 21.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                     21.250    21.250 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    21.250 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.609    22.859    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    19.434 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200    19.634    
                         net (fo=1, routed)           0.000    19.634    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.000    19.634 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=1, routed)           0.000    19.634    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[5]
    IDELAY_X1Y143        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    19.634 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    19.634    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    19.634 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].BUFG_inst/O
                         net (fo=4, routed)           0.000    19.634    ST_TEST_i/selectio_wiz_2/inst/clk_div_in
    ILOGIC_X1Y98         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y98         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.568    20.202 r  ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/Q3
                         net (fo=1, routed)           0.641    20.843    ST_TEST_i/SDDR_ST_0/U0/T1[22]
    SLICE_X112Y98        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.762    11.762    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715     8.047 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     9.902    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.869    11.872    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X112Y98        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[22]/C
                         clock pessimism              0.000    11.872    
                         clock uncertainty            0.294    12.166    
    SLICE_X112Y98        FDSE (Hold_fdse_C_D)         0.246    12.412    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[22]
  -------------------------------------------------------------------
                         required time                        -12.412    
                         arrival time                          20.843    
  -------------------------------------------------------------------
                         slack                                  8.431    

Slack (MET) :             8.433ns  (arrival time - required time)
  Source:                 ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0_1  {rise@1.250ns fall@11.250ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -11.250ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out2_ST_TEST_clk_wiz_2_0_1 rise@21.250ns)
  Data Path Delay:        1.197ns  (logic 0.568ns (47.471%)  route 0.629ns (52.529%))
  Logic Levels:           0  
  Clock Path Skew:        3.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 11.872 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.616ns = ( 19.634 - 21.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                     21.250    21.250 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    21.250 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.609    22.859    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    19.434 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200    19.634    
                         net (fo=1, routed)           0.000    19.634    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.000    19.634 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=1, routed)           0.000    19.634    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[5]
    IDELAY_X1Y143        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    19.634 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    19.634    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    19.634 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].BUFG_inst/O
                         net (fo=4, routed)           0.000    19.634    ST_TEST_i/selectio_wiz_2/inst/clk_div_in
    ILOGIC_X1Y98         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y98         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.568    20.202 r  ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/Q5
                         net (fo=1, routed)           0.629    20.830    ST_TEST_i/SDDR_ST_0/U0/T1[14]
    SLICE_X112Y98        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.762    11.762    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715     8.047 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     9.902    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.869    11.872    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X112Y98        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[14]/C
                         clock pessimism              0.000    11.872    
                         clock uncertainty            0.294    12.166    
    SLICE_X112Y98        FDSE (Hold_fdse_C_D)         0.232    12.398    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[14]
  -------------------------------------------------------------------
                         required time                        -12.398    
                         arrival time                          20.830    
  -------------------------------------------------------------------
                         slack                                  8.433    

Slack (MET) :             8.470ns  (arrival time - required time)
  Source:                 ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0_1  {rise@1.250ns fall@11.250ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -11.250ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out2_ST_TEST_clk_wiz_2_0_1 rise@21.250ns)
  Data Path Delay:        1.198ns  (logic 0.568ns (47.432%)  route 0.630ns (52.568%))
  Logic Levels:           0  
  Clock Path Skew:        3.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 11.872 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.616ns = ( 19.634 - 21.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                     21.250    21.250 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    21.250 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.609    22.859    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    19.434 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200    19.634    
                         net (fo=1, routed)           0.000    19.634    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.000    19.634 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=1, routed)           0.000    19.634    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[5]
    IDELAY_X1Y143        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    19.634 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    19.634    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    19.634 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].BUFG_inst/O
                         net (fo=4, routed)           0.000    19.634    ST_TEST_i/selectio_wiz_2/inst/clk_div_in
    ILOGIC_X1Y98         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y98         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.568    20.202 r  ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/Q1
                         net (fo=1, routed)           0.630    20.831    ST_TEST_i/SDDR_ST_0/U0/T1[30]
    SLICE_X113Y98        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.762    11.762    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715     8.047 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     9.902    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.869    11.872    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X113Y98        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[30]/C
                         clock pessimism              0.000    11.872    
                         clock uncertainty            0.294    12.166    
    SLICE_X113Y98        FDSE (Hold_fdse_C_D)         0.196    12.362    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[30]
  -------------------------------------------------------------------
                         required time                        -12.362    
                         arrival time                          20.831    
  -------------------------------------------------------------------
                         slack                                  8.470    

Slack (MET) :             8.473ns  (arrival time - required time)
  Source:                 ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0_1  {rise@1.250ns fall@11.250ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -11.250ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out2_ST_TEST_clk_wiz_2_0_1 rise@21.250ns)
  Data Path Delay:        1.197ns  (logic 0.568ns (47.471%)  route 0.629ns (52.529%))
  Logic Levels:           0  
  Clock Path Skew:        3.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 11.872 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.616ns = ( 19.634 - 21.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                     21.250    21.250 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    21.250 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.609    22.859    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    19.434 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200    19.634    
                         net (fo=1, routed)           0.000    19.634    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.000    19.634 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=1, routed)           0.000    19.634    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[5]
    IDELAY_X1Y143        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    19.634 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    19.634    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    19.634 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].BUFG_inst/O
                         net (fo=4, routed)           0.000    19.634    ST_TEST_i/selectio_wiz_2/inst/clk_div_in
    ILOGIC_X1Y98         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y98         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.568    20.202 r  ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/Q2
                         net (fo=1, routed)           0.629    20.830    ST_TEST_i/SDDR_ST_0/U0/T1[26]
    SLICE_X113Y98        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.762    11.762    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715     8.047 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     9.902    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.869    11.872    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X113Y98        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[26]/C
                         clock pessimism              0.000    11.872    
                         clock uncertainty            0.294    12.166    
    SLICE_X113Y98        FDSE (Hold_fdse_C_D)         0.192    12.358    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[26]
  -------------------------------------------------------------------
                         required time                        -12.358    
                         arrival time                          20.830    
  -------------------------------------------------------------------
                         slack                                  8.473    

Slack (MET) :             8.616ns  (arrival time - required time)
  Source:                 ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0_1  {rise@1.250ns fall@11.250ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -11.250ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out2_ST_TEST_clk_wiz_2_0_1 rise@21.250ns)
  Data Path Delay:        1.328ns  (logic 0.568ns (42.769%)  route 0.760ns (57.231%))
  Logic Levels:           0  
  Clock Path Skew:        3.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 11.872 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.616ns = ( 19.634 - 21.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                     21.250    21.250 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    21.250 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.609    22.859    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    19.434 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200    19.634    
                         net (fo=1, routed)           0.000    19.634    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.000    19.634 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=1, routed)           0.000    19.634    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[5]
    IDELAY_X1Y143        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    19.634 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    19.634    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    19.634 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].BUFG_inst/O
                         net (fo=4, routed)           0.000    19.634    ST_TEST_i/selectio_wiz_2/inst/clk_div_in
    ILOGIC_X1Y98         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y98         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.568    20.202 r  ST_TEST_i/selectio_wiz_2/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           0.760    20.962    ST_TEST_i/SDDR_ST_0/U0/T1[2]
    SLICE_X113Y98        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.762    11.762    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715     8.047 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     9.902    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.869    11.872    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X113Y98        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[2]/C
                         clock pessimism              0.000    11.872    
                         clock uncertainty            0.294    12.166    
    SLICE_X113Y98        FDSE (Hold_fdse_C_D)         0.180    12.346    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[2]
  -------------------------------------------------------------------
                         required time                        -12.346    
                         arrival time                          20.962    
  -------------------------------------------------------------------
                         slack                                  8.616    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_ST_TEST_clk_wiz_2_0_1
  To Clock:  clk_out5_ST_TEST_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.281ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        8.930ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.281ns  (required time - arrival time)
  Source:                 ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0_1  {rise@1.875ns fall@11.875ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.125ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out4_ST_TEST_clk_wiz_2_0_1 rise@1.875ns)
  Data Path Delay:        0.553ns  (logic 0.204ns (36.908%)  route 0.349ns (63.092%))
  Logic Levels:           0  
  Clock Path Skew:        1.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.641ns = ( 10.641 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.405ns = ( 1.470 - 1.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.875     1.875 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.875 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.862     2.737    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467     1.270 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200     1.470    
                         net (fo=1, routed)           0.000     1.470    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.000     1.470 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000     1.470    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[7]
    IDELAY_X1Y141        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000     1.470 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000     1.470    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_7
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000     1.470 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].BUFG_inst/O
                         net (fo=4, routed)           0.000     1.470    ST_TEST_i/selectio_wiz_3/inst/clk_div_in
    ILOGIC_X1Y97         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y97         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.204     1.674 r  ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           0.349     2.023    ST_TEST_i/SDDR_ST_0/U0/T1[11]
    SLICE_X112Y97        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.580    10.580    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     9.458 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     9.976    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.639    10.641    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X112Y97        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[11]/C
                         clock pessimism              0.000    10.641    
                         clock uncertainty           -0.294    10.347    
    SLICE_X112Y97        FDSE (Setup_fdse_C_D)       -0.043    10.304    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[11]
  -------------------------------------------------------------------
                         required time                         10.304    
                         arrival time                          -2.023    
  -------------------------------------------------------------------
                         slack                                  8.281    

Slack (MET) :             8.289ns  (required time - arrival time)
  Source:                 ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0_1  {rise@1.875ns fall@11.875ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.125ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out4_ST_TEST_clk_wiz_2_0_1 rise@1.875ns)
  Data Path Delay:        0.537ns  (logic 0.204ns (38.022%)  route 0.333ns (61.978%))
  Logic Levels:           0  
  Clock Path Skew:        1.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.641ns = ( 10.641 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.405ns = ( 1.470 - 1.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.875     1.875 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.875 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.862     2.737    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467     1.270 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200     1.470    
                         net (fo=1, routed)           0.000     1.470    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.000     1.470 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000     1.470    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[7]
    IDELAY_X1Y141        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000     1.470 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000     1.470    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_7
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000     1.470 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].BUFG_inst/O
                         net (fo=4, routed)           0.000     1.470    ST_TEST_i/selectio_wiz_3/inst/clk_div_in
    ILOGIC_X1Y97         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y97         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.204     1.674 r  ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/Q5
                         net (fo=1, routed)           0.333     2.007    ST_TEST_i/SDDR_ST_0/U0/T1[15]
    SLICE_X112Y97        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.580    10.580    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     9.458 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     9.976    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.639    10.641    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X112Y97        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[15]/C
                         clock pessimism              0.000    10.641    
                         clock uncertainty           -0.294    10.347    
    SLICE_X112Y97        FDSE (Setup_fdse_C_D)       -0.051    10.296    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[15]
  -------------------------------------------------------------------
                         required time                         10.296    
                         arrival time                          -2.007    
  -------------------------------------------------------------------
                         slack                                  8.289    

Slack (MET) :             8.304ns  (required time - arrival time)
  Source:                 ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0_1  {rise@1.875ns fall@11.875ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.125ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out4_ST_TEST_clk_wiz_2_0_1 rise@1.875ns)
  Data Path Delay:        0.535ns  (logic 0.204ns (38.146%)  route 0.331ns (61.854%))
  Logic Levels:           0  
  Clock Path Skew:        1.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.641ns = ( 10.641 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.405ns = ( 1.470 - 1.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.875     1.875 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.875 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.862     2.737    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467     1.270 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200     1.470    
                         net (fo=1, routed)           0.000     1.470    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.000     1.470 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000     1.470    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[7]
    IDELAY_X1Y141        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000     1.470 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000     1.470    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_7
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000     1.470 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].BUFG_inst/O
                         net (fo=4, routed)           0.000     1.470    ST_TEST_i/selectio_wiz_3/inst/clk_div_in
    ILOGIC_X1Y97         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y97         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.204     1.674 r  ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/Q3
                         net (fo=1, routed)           0.331     2.005    ST_TEST_i/SDDR_ST_0/U0/T1[23]
    SLICE_X112Y97        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.580    10.580    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     9.458 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     9.976    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.639    10.641    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X112Y97        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[23]/C
                         clock pessimism              0.000    10.641    
                         clock uncertainty           -0.294    10.347    
    SLICE_X112Y97        FDSE (Setup_fdse_C_D)       -0.038    10.309    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[23]
  -------------------------------------------------------------------
                         required time                         10.309    
                         arrival time                          -2.005    
  -------------------------------------------------------------------
                         slack                                  8.304    

Slack (MET) :             8.320ns  (required time - arrival time)
  Source:                 ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0_1  {rise@1.875ns fall@11.875ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.125ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out4_ST_TEST_clk_wiz_2_0_1 rise@1.875ns)
  Data Path Delay:        0.538ns  (logic 0.204ns (37.953%)  route 0.334ns (62.047%))
  Logic Levels:           0  
  Clock Path Skew:        1.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.641ns = ( 10.641 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.405ns = ( 1.470 - 1.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.875     1.875 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.875 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.862     2.737    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467     1.270 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200     1.470    
                         net (fo=1, routed)           0.000     1.470    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.000     1.470 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000     1.470    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[7]
    IDELAY_X1Y141        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000     1.470 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000     1.470    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_7
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000     1.470 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].BUFG_inst/O
                         net (fo=4, routed)           0.000     1.470    ST_TEST_i/selectio_wiz_3/inst/clk_div_in
    ILOGIC_X1Y97         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y97         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.204     1.674 r  ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/Q1
                         net (fo=1, routed)           0.334     2.008    ST_TEST_i/SDDR_ST_0/U0/T1[31]
    SLICE_X113Y97        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.580    10.580    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     9.458 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     9.976    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.639    10.641    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X113Y97        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[31]/C
                         clock pessimism              0.000    10.641    
                         clock uncertainty           -0.294    10.347    
    SLICE_X113Y97        FDSE (Setup_fdse_C_D)       -0.019    10.328    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[31]
  -------------------------------------------------------------------
                         required time                         10.328    
                         arrival time                          -2.008    
  -------------------------------------------------------------------
                         slack                                  8.320    

Slack (MET) :             8.326ns  (required time - arrival time)
  Source:                 ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0_1  {rise@1.875ns fall@11.875ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[27]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.125ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out4_ST_TEST_clk_wiz_2_0_1 rise@1.875ns)
  Data Path Delay:        0.537ns  (logic 0.204ns (38.022%)  route 0.333ns (61.978%))
  Logic Levels:           0  
  Clock Path Skew:        1.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.641ns = ( 10.641 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.405ns = ( 1.470 - 1.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.875     1.875 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.875 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.862     2.737    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467     1.270 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200     1.470    
                         net (fo=1, routed)           0.000     1.470    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.000     1.470 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000     1.470    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[7]
    IDELAY_X1Y141        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000     1.470 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000     1.470    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_7
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000     1.470 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].BUFG_inst/O
                         net (fo=4, routed)           0.000     1.470    ST_TEST_i/selectio_wiz_3/inst/clk_div_in
    ILOGIC_X1Y97         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y97         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.204     1.674 r  ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/Q2
                         net (fo=1, routed)           0.333     2.007    ST_TEST_i/SDDR_ST_0/U0/T1[27]
    SLICE_X113Y97        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.580    10.580    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     9.458 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     9.976    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.639    10.641    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X113Y97        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[27]/C
                         clock pessimism              0.000    10.641    
                         clock uncertainty           -0.294    10.347    
    SLICE_X113Y97        FDSE (Setup_fdse_C_D)       -0.014    10.333    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[27]
  -------------------------------------------------------------------
                         required time                         10.333    
                         arrival time                          -2.007    
  -------------------------------------------------------------------
                         slack                                  8.326    

Slack (MET) :             8.328ns  (required time - arrival time)
  Source:                 ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0_1  {rise@1.875ns fall@11.875ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.125ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out4_ST_TEST_clk_wiz_2_0_1 rise@1.875ns)
  Data Path Delay:        0.535ns  (logic 0.204ns (38.146%)  route 0.331ns (61.854%))
  Logic Levels:           0  
  Clock Path Skew:        1.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.641ns = ( 10.641 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.405ns = ( 1.470 - 1.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.875     1.875 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.875 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.862     2.737    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467     1.270 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200     1.470    
                         net (fo=1, routed)           0.000     1.470    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.000     1.470 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000     1.470    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[7]
    IDELAY_X1Y141        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000     1.470 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000     1.470    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_7
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000     1.470 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].BUFG_inst/O
                         net (fo=4, routed)           0.000     1.470    ST_TEST_i/selectio_wiz_3/inst/clk_div_in
    ILOGIC_X1Y97         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y97         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.204     1.674 r  ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           0.331     2.005    ST_TEST_i/SDDR_ST_0/U0/T1[3]
    SLICE_X113Y97        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.580    10.580    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     9.458 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     9.976    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.639    10.641    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X113Y97        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/C
                         clock pessimism              0.000    10.641    
                         clock uncertainty           -0.294    10.347    
    SLICE_X113Y97        FDSE (Setup_fdse_C_D)       -0.014    10.333    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.333    
                         arrival time                          -2.005    
  -------------------------------------------------------------------
                         slack                                  8.328    

Slack (MET) :             8.352ns  (required time - arrival time)
  Source:                 ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0_1  {rise@1.875ns fall@11.875ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.125ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out4_ST_TEST_clk_wiz_2_0_1 rise@1.875ns)
  Data Path Delay:        0.487ns  (logic 0.204ns (41.902%)  route 0.283ns (58.098%))
  Logic Levels:           0  
  Clock Path Skew:        1.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.641ns = ( 10.641 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.405ns = ( 1.470 - 1.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.875     1.875 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.875 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.862     2.737    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467     1.270 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200     1.470    
                         net (fo=1, routed)           0.000     1.470    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.000     1.470 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000     1.470    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[7]
    IDELAY_X1Y141        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000     1.470 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000     1.470    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_7
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000     1.470 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].BUFG_inst/O
                         net (fo=4, routed)           0.000     1.470    ST_TEST_i/selectio_wiz_3/inst/clk_div_in
    ILOGIC_X1Y97         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y97         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.204     1.674 r  ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           0.283     1.957    ST_TEST_i/SDDR_ST_0/U0/T1[19]
    SLICE_X112Y97        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.580    10.580    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     9.458 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     9.976    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.639    10.641    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X112Y97        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[19]/C
                         clock pessimism              0.000    10.641    
                         clock uncertainty           -0.294    10.347    
    SLICE_X112Y97        FDSE (Setup_fdse_C_D)       -0.038    10.309    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[19]
  -------------------------------------------------------------------
                         required time                         10.309    
                         arrival time                          -1.957    
  -------------------------------------------------------------------
                         slack                                  8.352    

Slack (MET) :             8.379ns  (required time - arrival time)
  Source:                 ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0_1  {rise@1.875ns fall@11.875ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.125ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out4_ST_TEST_clk_wiz_2_0_1 rise@1.875ns)
  Data Path Delay:        0.487ns  (logic 0.204ns (41.902%)  route 0.283ns (58.098%))
  Logic Levels:           0  
  Clock Path Skew:        1.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.641ns = ( 10.641 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.405ns = ( 1.470 - 1.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.875     1.875 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.875 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.862     2.737    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467     1.270 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200     1.470    
                         net (fo=1, routed)           0.000     1.470    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.000     1.470 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000     1.470    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[7]
    IDELAY_X1Y141        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000     1.470 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000     1.470    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_7
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000     1.470 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].BUFG_inst/O
                         net (fo=4, routed)           0.000     1.470    ST_TEST_i/selectio_wiz_3/inst/clk_div_in
    ILOGIC_X1Y97         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y97         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.204     1.674 r  ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/Q7
                         net (fo=1, routed)           0.283     1.957    ST_TEST_i/SDDR_ST_0/U0/T1[7]
    SLICE_X113Y97        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.580    10.580    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     9.458 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     9.976    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.639    10.641    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X113Y97        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]/C
                         clock pessimism              0.000    10.641    
                         clock uncertainty           -0.294    10.347    
    SLICE_X113Y97        FDSE (Setup_fdse_C_D)       -0.011    10.336    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]
  -------------------------------------------------------------------
                         required time                         10.336    
                         arrival time                          -1.957    
  -------------------------------------------------------------------
                         slack                                  8.379    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.930ns  (arrival time - required time)
  Source:                 ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0_1  {rise@1.875ns fall@11.875ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -11.875ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out4_ST_TEST_clk_wiz_2_0_1 rise@21.875ns)
  Data Path Delay:        1.083ns  (logic 0.568ns (52.454%)  route 0.515ns (47.546%))
  Logic Levels:           0  
  Clock Path Skew:        3.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 11.872 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.616ns = ( 20.259 - 21.875 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                     21.875    21.875 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    21.875 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.609    23.484    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.425    20.059 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200    20.259    
                         net (fo=1, routed)           0.000    20.259    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.000    20.259 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000    20.259    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[7]
    IDELAY_X1Y141        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    20.259 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    20.259    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_7
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000    20.259 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].BUFG_inst/O
                         net (fo=4, routed)           0.000    20.259    ST_TEST_i/selectio_wiz_3/inst/clk_div_in
    ILOGIC_X1Y97         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y97         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.568    20.827 r  ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           0.515    21.342    ST_TEST_i/SDDR_ST_0/U0/T1[19]
    SLICE_X112Y97        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.762    11.762    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715     8.047 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     9.902    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.869    11.872    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X112Y97        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[19]/C
                         clock pessimism              0.000    11.872    
                         clock uncertainty            0.294    12.166    
    SLICE_X112Y97        FDSE (Hold_fdse_C_D)         0.246    12.412    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[19]
  -------------------------------------------------------------------
                         required time                        -12.412    
                         arrival time                          21.342    
  -------------------------------------------------------------------
                         slack                                  8.930    

Slack (MET) :             8.977ns  (arrival time - required time)
  Source:                 ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0_1  {rise@1.875ns fall@11.875ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -11.875ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out4_ST_TEST_clk_wiz_2_0_1 rise@21.875ns)
  Data Path Delay:        1.083ns  (logic 0.568ns (52.454%)  route 0.515ns (47.546%))
  Logic Levels:           0  
  Clock Path Skew:        3.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 11.872 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.616ns = ( 20.259 - 21.875 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                     21.875    21.875 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    21.875 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.609    23.484    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.425    20.059 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200    20.259    
                         net (fo=1, routed)           0.000    20.259    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.000    20.259 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000    20.259    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[7]
    IDELAY_X1Y141        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    20.259 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    20.259    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_7
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000    20.259 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].BUFG_inst/O
                         net (fo=4, routed)           0.000    20.259    ST_TEST_i/selectio_wiz_3/inst/clk_div_in
    ILOGIC_X1Y97         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y97         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.568    20.827 r  ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/Q7
                         net (fo=1, routed)           0.515    21.342    ST_TEST_i/SDDR_ST_0/U0/T1[7]
    SLICE_X113Y97        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.762    11.762    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715     8.047 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     9.902    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.869    11.872    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X113Y97        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]/C
                         clock pessimism              0.000    11.872    
                         clock uncertainty            0.294    12.166    
    SLICE_X113Y97        FDSE (Hold_fdse_C_D)         0.199    12.365    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]
  -------------------------------------------------------------------
                         required time                        -12.365    
                         arrival time                          21.342    
  -------------------------------------------------------------------
                         slack                                  8.977    

Slack (MET) :             9.052ns  (arrival time - required time)
  Source:                 ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0_1  {rise@1.875ns fall@11.875ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -11.875ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out4_ST_TEST_clk_wiz_2_0_1 rise@21.875ns)
  Data Path Delay:        1.202ns  (logic 0.568ns (47.266%)  route 0.634ns (52.734%))
  Logic Levels:           0  
  Clock Path Skew:        3.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 11.872 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.616ns = ( 20.259 - 21.875 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                     21.875    21.875 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    21.875 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.609    23.484    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.425    20.059 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200    20.259    
                         net (fo=1, routed)           0.000    20.259    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.000    20.259 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000    20.259    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[7]
    IDELAY_X1Y141        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    20.259 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    20.259    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_7
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000    20.259 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].BUFG_inst/O
                         net (fo=4, routed)           0.000    20.259    ST_TEST_i/selectio_wiz_3/inst/clk_div_in
    ILOGIC_X1Y97         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y97         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.568    20.827 r  ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           0.634    21.461    ST_TEST_i/SDDR_ST_0/U0/T1[11]
    SLICE_X112Y97        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.762    11.762    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715     8.047 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     9.902    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.869    11.872    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X112Y97        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[11]/C
                         clock pessimism              0.000    11.872    
                         clock uncertainty            0.294    12.166    
    SLICE_X112Y97        FDSE (Hold_fdse_C_D)         0.243    12.409    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[11]
  -------------------------------------------------------------------
                         required time                        -12.409    
                         arrival time                          21.461    
  -------------------------------------------------------------------
                         slack                                  9.052    

Slack (MET) :             9.056ns  (arrival time - required time)
  Source:                 ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0_1  {rise@1.875ns fall@11.875ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -11.875ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out4_ST_TEST_clk_wiz_2_0_1 rise@21.875ns)
  Data Path Delay:        1.209ns  (logic 0.568ns (46.989%)  route 0.641ns (53.011%))
  Logic Levels:           0  
  Clock Path Skew:        3.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 11.872 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.616ns = ( 20.259 - 21.875 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                     21.875    21.875 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    21.875 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.609    23.484    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.425    20.059 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200    20.259    
                         net (fo=1, routed)           0.000    20.259    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.000    20.259 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000    20.259    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[7]
    IDELAY_X1Y141        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    20.259 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    20.259    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_7
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000    20.259 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].BUFG_inst/O
                         net (fo=4, routed)           0.000    20.259    ST_TEST_i/selectio_wiz_3/inst/clk_div_in
    ILOGIC_X1Y97         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y97         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.568    20.827 r  ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/Q3
                         net (fo=1, routed)           0.641    21.468    ST_TEST_i/SDDR_ST_0/U0/T1[23]
    SLICE_X112Y97        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.762    11.762    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715     8.047 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     9.902    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.869    11.872    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X112Y97        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[23]/C
                         clock pessimism              0.000    11.872    
                         clock uncertainty            0.294    12.166    
    SLICE_X112Y97        FDSE (Hold_fdse_C_D)         0.246    12.412    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[23]
  -------------------------------------------------------------------
                         required time                        -12.412    
                         arrival time                          21.468    
  -------------------------------------------------------------------
                         slack                                  9.056    

Slack (MET) :             9.058ns  (arrival time - required time)
  Source:                 ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0_1  {rise@1.875ns fall@11.875ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -11.875ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out4_ST_TEST_clk_wiz_2_0_1 rise@21.875ns)
  Data Path Delay:        1.197ns  (logic 0.568ns (47.471%)  route 0.629ns (52.529%))
  Logic Levels:           0  
  Clock Path Skew:        3.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 11.872 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.616ns = ( 20.259 - 21.875 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                     21.875    21.875 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    21.875 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.609    23.484    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.425    20.059 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200    20.259    
                         net (fo=1, routed)           0.000    20.259    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.000    20.259 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000    20.259    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[7]
    IDELAY_X1Y141        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    20.259 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    20.259    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_7
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000    20.259 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].BUFG_inst/O
                         net (fo=4, routed)           0.000    20.259    ST_TEST_i/selectio_wiz_3/inst/clk_div_in
    ILOGIC_X1Y97         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y97         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.568    20.827 r  ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/Q5
                         net (fo=1, routed)           0.629    21.455    ST_TEST_i/SDDR_ST_0/U0/T1[15]
    SLICE_X112Y97        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.762    11.762    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715     8.047 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     9.902    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.869    11.872    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X112Y97        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[15]/C
                         clock pessimism              0.000    11.872    
                         clock uncertainty            0.294    12.166    
    SLICE_X112Y97        FDSE (Hold_fdse_C_D)         0.232    12.398    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[15]
  -------------------------------------------------------------------
                         required time                        -12.398    
                         arrival time                          21.455    
  -------------------------------------------------------------------
                         slack                                  9.058    

Slack (MET) :             9.098ns  (arrival time - required time)
  Source:                 ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0_1  {rise@1.875ns fall@11.875ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[27]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -11.875ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out4_ST_TEST_clk_wiz_2_0_1 rise@21.875ns)
  Data Path Delay:        1.197ns  (logic 0.568ns (47.471%)  route 0.629ns (52.529%))
  Logic Levels:           0  
  Clock Path Skew:        3.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 11.872 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.616ns = ( 20.259 - 21.875 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                     21.875    21.875 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    21.875 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.609    23.484    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.425    20.059 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200    20.259    
                         net (fo=1, routed)           0.000    20.259    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.000    20.259 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000    20.259    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[7]
    IDELAY_X1Y141        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    20.259 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    20.259    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_7
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000    20.259 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].BUFG_inst/O
                         net (fo=4, routed)           0.000    20.259    ST_TEST_i/selectio_wiz_3/inst/clk_div_in
    ILOGIC_X1Y97         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y97         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.568    20.827 r  ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/Q2
                         net (fo=1, routed)           0.629    21.455    ST_TEST_i/SDDR_ST_0/U0/T1[27]
    SLICE_X113Y97        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.762    11.762    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715     8.047 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     9.902    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.869    11.872    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X113Y97        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[27]/C
                         clock pessimism              0.000    11.872    
                         clock uncertainty            0.294    12.166    
    SLICE_X113Y97        FDSE (Hold_fdse_C_D)         0.192    12.358    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[27]
  -------------------------------------------------------------------
                         required time                        -12.358    
                         arrival time                          21.455    
  -------------------------------------------------------------------
                         slack                                  9.098    

Slack (MET) :             9.106ns  (arrival time - required time)
  Source:                 ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0_1  {rise@1.875ns fall@11.875ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -11.875ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out4_ST_TEST_clk_wiz_2_0_1 rise@21.875ns)
  Data Path Delay:        1.209ns  (logic 0.568ns (46.989%)  route 0.641ns (53.011%))
  Logic Levels:           0  
  Clock Path Skew:        3.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 11.872 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.616ns = ( 20.259 - 21.875 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                     21.875    21.875 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    21.875 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.609    23.484    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.425    20.059 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200    20.259    
                         net (fo=1, routed)           0.000    20.259    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.000    20.259 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000    20.259    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[7]
    IDELAY_X1Y141        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    20.259 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    20.259    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_7
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000    20.259 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].BUFG_inst/O
                         net (fo=4, routed)           0.000    20.259    ST_TEST_i/selectio_wiz_3/inst/clk_div_in
    ILOGIC_X1Y97         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y97         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.568    20.827 r  ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           0.641    21.468    ST_TEST_i/SDDR_ST_0/U0/T1[3]
    SLICE_X113Y97        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.762    11.762    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715     8.047 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     9.902    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.869    11.872    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X113Y97        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/C
                         clock pessimism              0.000    11.872    
                         clock uncertainty            0.294    12.166    
    SLICE_X113Y97        FDSE (Hold_fdse_C_D)         0.196    12.362    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]
  -------------------------------------------------------------------
                         required time                        -12.362    
                         arrival time                          21.468    
  -------------------------------------------------------------------
                         slack                                  9.106    

Slack (MET) :             9.111ns  (arrival time - required time)
  Source:                 ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0_1  {rise@1.875ns fall@11.875ns period=20.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -11.875ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_out4_ST_TEST_clk_wiz_2_0_1 rise@21.875ns)
  Data Path Delay:        1.198ns  (logic 0.568ns (47.432%)  route 0.630ns (52.568%))
  Logic Levels:           0  
  Clock Path Skew:        3.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 11.872 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.616ns = ( 20.259 - 21.875 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                     21.875    21.875 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    21.875 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.609    23.484    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.425    20.059 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200    20.259    
                         net (fo=1, routed)           0.000    20.259    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.000    20.259 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000    20.259    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[7]
    IDELAY_X1Y141        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    20.259 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    20.259    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_7
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000    20.259 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].BUFG_inst/O
                         net (fo=4, routed)           0.000    20.259    ST_TEST_i/selectio_wiz_3/inst/clk_div_in
    ILOGIC_X1Y97         ISERDESE2                                    r  ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y97         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.568    20.827 r  ST_TEST_i/selectio_wiz_3/inst/pins[0].iserdese2_master/Q1
                         net (fo=1, routed)           0.630    21.456    ST_TEST_i/SDDR_ST_0/U0/T1[31]
    SLICE_X113Y97        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.762    11.762    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715     8.047 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     9.902    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.869    11.872    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X113Y97        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[31]/C
                         clock pessimism              0.000    11.872    
                         clock uncertainty            0.294    12.166    
    SLICE_X113Y97        FDSE (Hold_fdse_C_D)         0.180    12.346    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[31]
  -------------------------------------------------------------------
                         required time                        -12.346    
                         arrival time                          21.456    
  -------------------------------------------------------------------
                         slack                                  9.111    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out5_ST_TEST_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.924ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.397ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.924ns  (required time - arrival time)
  Source:                 ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 0.642ns (12.774%)  route 4.384ns (87.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 11.685 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.650     2.944    ST_TEST_i/UTIL0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y92         FDRE                                         r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          2.034     5.496    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X83Y93         LUT1 (Prop_lut1_I0_O)        0.124     5.620 r  ST_TEST_i/SDDR_ST_0/U0/DRDY_i_1/O
                         net (fo=83, routed)          2.350     7.970    ST_TEST_i/SDDR_ST_0/U0/p_0_in__0
    SLICE_X112Y83        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570    11.570    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.349     8.221 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691     9.912    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.682    11.685    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X112Y83        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[13]/C
                         clock pessimism              0.000    11.685    
                         clock uncertainty           -0.267    11.418    
    SLICE_X112Y83        FDSE (Setup_fdse_C_S)       -0.524    10.894    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[13]
  -------------------------------------------------------------------
                         required time                         10.894    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                  2.924    

Slack (MET) :             2.924ns  (required time - arrival time)
  Source:                 ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[17]/S
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 0.642ns (12.774%)  route 4.384ns (87.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 11.685 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.650     2.944    ST_TEST_i/UTIL0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y92         FDRE                                         r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          2.034     5.496    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X83Y93         LUT1 (Prop_lut1_I0_O)        0.124     5.620 r  ST_TEST_i/SDDR_ST_0/U0/DRDY_i_1/O
                         net (fo=83, routed)          2.350     7.970    ST_TEST_i/SDDR_ST_0/U0/p_0_in__0
    SLICE_X112Y83        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[17]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570    11.570    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.349     8.221 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691     9.912    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.682    11.685    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X112Y83        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[17]/C
                         clock pessimism              0.000    11.685    
                         clock uncertainty           -0.267    11.418    
    SLICE_X112Y83        FDSE (Setup_fdse_C_S)       -0.524    10.894    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[17]
  -------------------------------------------------------------------
                         required time                         10.894    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                  2.924    

Slack (MET) :             2.924ns  (required time - arrival time)
  Source:                 ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 0.642ns (12.774%)  route 4.384ns (87.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 11.685 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.650     2.944    ST_TEST_i/UTIL0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y92         FDRE                                         r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          2.034     5.496    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X83Y93         LUT1 (Prop_lut1_I0_O)        0.124     5.620 r  ST_TEST_i/SDDR_ST_0/U0/DRDY_i_1/O
                         net (fo=83, routed)          2.350     7.970    ST_TEST_i/SDDR_ST_0/U0/p_0_in__0
    SLICE_X112Y83        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570    11.570    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.349     8.221 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691     9.912    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.682    11.685    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X112Y83        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[1]/C
                         clock pessimism              0.000    11.685    
                         clock uncertainty           -0.267    11.418    
    SLICE_X112Y83        FDSE (Setup_fdse_C_S)       -0.524    10.894    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.894    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                  2.924    

Slack (MET) :             2.924ns  (required time - arrival time)
  Source:                 ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[21]/S
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 0.642ns (12.774%)  route 4.384ns (87.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 11.685 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.650     2.944    ST_TEST_i/UTIL0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y92         FDRE                                         r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          2.034     5.496    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X83Y93         LUT1 (Prop_lut1_I0_O)        0.124     5.620 r  ST_TEST_i/SDDR_ST_0/U0/DRDY_i_1/O
                         net (fo=83, routed)          2.350     7.970    ST_TEST_i/SDDR_ST_0/U0/p_0_in__0
    SLICE_X112Y83        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[21]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570    11.570    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.349     8.221 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691     9.912    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.682    11.685    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X112Y83        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[21]/C
                         clock pessimism              0.000    11.685    
                         clock uncertainty           -0.267    11.418    
    SLICE_X112Y83        FDSE (Setup_fdse_C_S)       -0.524    10.894    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[21]
  -------------------------------------------------------------------
                         required time                         10.894    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                  2.924    

Slack (MET) :             3.019ns  (required time - arrival time)
  Source:                 ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[25]/S
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 0.642ns (12.774%)  route 4.384ns (87.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 11.685 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.650     2.944    ST_TEST_i/UTIL0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y92         FDRE                                         r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          2.034     5.496    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X83Y93         LUT1 (Prop_lut1_I0_O)        0.124     5.620 r  ST_TEST_i/SDDR_ST_0/U0/DRDY_i_1/O
                         net (fo=83, routed)          2.350     7.970    ST_TEST_i/SDDR_ST_0/U0/p_0_in__0
    SLICE_X113Y83        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[25]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570    11.570    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.349     8.221 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691     9.912    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.682    11.685    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X113Y83        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[25]/C
                         clock pessimism              0.000    11.685    
                         clock uncertainty           -0.267    11.418    
    SLICE_X113Y83        FDSE (Setup_fdse_C_S)       -0.429    10.989    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[25]
  -------------------------------------------------------------------
                         required time                         10.989    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                  3.019    

Slack (MET) :             3.019ns  (required time - arrival time)
  Source:                 ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[29]/S
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 0.642ns (12.774%)  route 4.384ns (87.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 11.685 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.650     2.944    ST_TEST_i/UTIL0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y92         FDRE                                         r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          2.034     5.496    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X83Y93         LUT1 (Prop_lut1_I0_O)        0.124     5.620 r  ST_TEST_i/SDDR_ST_0/U0/DRDY_i_1/O
                         net (fo=83, routed)          2.350     7.970    ST_TEST_i/SDDR_ST_0/U0/p_0_in__0
    SLICE_X113Y83        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[29]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570    11.570    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.349     8.221 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691     9.912    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.682    11.685    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X113Y83        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[29]/C
                         clock pessimism              0.000    11.685    
                         clock uncertainty           -0.267    11.418    
    SLICE_X113Y83        FDSE (Setup_fdse_C_S)       -0.429    10.989    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[29]
  -------------------------------------------------------------------
                         required time                         10.989    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                  3.019    

Slack (MET) :             3.019ns  (required time - arrival time)
  Source:                 ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 0.642ns (12.774%)  route 4.384ns (87.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 11.685 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.650     2.944    ST_TEST_i/UTIL0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y92         FDRE                                         r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          2.034     5.496    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X83Y93         LUT1 (Prop_lut1_I0_O)        0.124     5.620 r  ST_TEST_i/SDDR_ST_0/U0/DRDY_i_1/O
                         net (fo=83, routed)          2.350     7.970    ST_TEST_i/SDDR_ST_0/U0/p_0_in__0
    SLICE_X113Y83        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570    11.570    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.349     8.221 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691     9.912    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.682    11.685    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X113Y83        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[5]/C
                         clock pessimism              0.000    11.685    
                         clock uncertainty           -0.267    11.418    
    SLICE_X113Y83        FDSE (Setup_fdse_C_S)       -0.429    10.989    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[5]
  -------------------------------------------------------------------
                         required time                         10.989    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                  3.019    

Slack (MET) :             3.019ns  (required time - arrival time)
  Source:                 ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 0.642ns (12.774%)  route 4.384ns (87.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 11.685 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.650     2.944    ST_TEST_i/UTIL0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y92         FDRE                                         r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          2.034     5.496    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X83Y93         LUT1 (Prop_lut1_I0_O)        0.124     5.620 r  ST_TEST_i/SDDR_ST_0/U0/DRDY_i_1/O
                         net (fo=83, routed)          2.350     7.970    ST_TEST_i/SDDR_ST_0/U0/p_0_in__0
    SLICE_X113Y83        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570    11.570    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.349     8.221 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691     9.912    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.682    11.685    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X113Y83        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[9]/C
                         clock pessimism              0.000    11.685    
                         clock uncertainty           -0.267    11.418    
    SLICE_X113Y83        FDSE (Setup_fdse_C_S)       -0.429    10.989    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[9]
  -------------------------------------------------------------------
                         required time                         10.989    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                  3.019    

Slack (MET) :             3.212ns  (required time - arrival time)
  Source:                 ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 0.642ns (13.547%)  route 4.097ns (86.453%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 11.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.650     2.944    ST_TEST_i/UTIL0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y92         FDRE                                         r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          2.034     5.496    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X83Y93         LUT1 (Prop_lut1_I0_O)        0.124     5.620 r  ST_TEST_i/SDDR_ST_0/U0/DRDY_i_1/O
                         net (fo=83, routed)          2.063     7.683    ST_TEST_i/SDDR_ST_0/U0/p_0_in__0
    SLICE_X112Y84        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570    11.570    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.349     8.221 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691     9.912    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.683    11.686    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X112Y84        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[0]/C
                         clock pessimism              0.000    11.686    
                         clock uncertainty           -0.267    11.419    
    SLICE_X112Y84        FDSE (Setup_fdse_C_S)       -0.524    10.895    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.895    
                         arrival time                          -7.683    
  -------------------------------------------------------------------
                         slack                                  3.212    

Slack (MET) :             3.212ns  (required time - arrival time)
  Source:                 ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 0.642ns (13.547%)  route 4.097ns (86.453%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 11.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.650     2.944    ST_TEST_i/UTIL0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y92         FDRE                                         r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          2.034     5.496    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X83Y93         LUT1 (Prop_lut1_I0_O)        0.124     5.620 r  ST_TEST_i/SDDR_ST_0/U0/DRDY_i_1/O
                         net (fo=83, routed)          2.063     7.683    ST_TEST_i/SDDR_ST_0/U0/p_0_in__0
    SLICE_X112Y84        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570    11.570    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.349     8.221 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691     9.912    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.683    11.686    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X112Y84        FDSE                                         r  ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]/C
                         clock pessimism              0.000    11.686    
                         clock uncertainty           -0.267    11.419    
    SLICE_X112Y84        FDSE (Setup_fdse_C_S)       -0.524    10.895    ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]
  -------------------------------------------------------------------
                         required time                         10.895    
                         arrival time                          -7.683    
  -------------------------------------------------------------------
                         slack                                  3.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/METAH_4/U0/temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.695ns  (logic 0.164ns (23.608%)  route 0.531ns (76.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns = ( 10.850 - 10.000 ) 
    Source Clock Delay      (SCD):    0.890ns = ( 10.890 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.554    10.890    ST_TEST_i/DUTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y88         FDRE                                         r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDRE (Prop_fdre_C_Q)         0.164    11.054 r  ST_TEST_i/DUTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.531    11.584    ST_TEST_i/METAH_4/U0/INP
    SLICE_X63Y89         FDRE                                         r  ST_TEST_i/METAH_4/U0/temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846    10.846    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.437     9.409 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564     9.973    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.848    10.850    ST_TEST_i/METAH_4/U0/SYNC_CLK
    SLICE_X63Y89         FDRE                                         r  ST_TEST_i/METAH_4/U0/temp_reg/C
                         clock pessimism              0.000    10.850    
                         clock uncertainty            0.267    11.117    
    SLICE_X63Y89         FDRE (Hold_fdre_C_D)         0.070    11.187    ST_TEST_i/METAH_4/U0/temp_reg
  -------------------------------------------------------------------
                         required time                        -11.187    
                         arrival time                          11.584    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/ctr_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.839ns  (logic 0.209ns (24.898%)  route 0.630ns (75.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 10.852 - 10.000 ) 
    Source Clock Delay      (SCD):    0.891ns = ( 10.891 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.555    10.891    ST_TEST_i/UTIL0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y92         FDRE                                         r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.164    11.055 f  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.630    11.685    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X65Y93         LUT6 (Prop_lut6_I1_O)        0.045    11.730 r  ST_TEST_i/SDDR_ST_0/U0/ctr_rst_i_1/O
                         net (fo=1, routed)           0.000    11.730    ST_TEST_i/SDDR_ST_0/U0/ctr_rst_i_1_n_0
    SLICE_X65Y93         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/ctr_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846    10.846    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.437     9.409 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564     9.973    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.850    10.852    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X65Y93         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/ctr_rst_reg/C
                         clock pessimism              0.000    10.852    
                         clock uncertainty            0.267    11.119    
    SLICE_X65Y93         FDRE (Hold_fdre_C_D)         0.091    11.210    ST_TEST_i/SDDR_ST_0/U0/ctr_rst_reg
  -------------------------------------------------------------------
                         required time                        -11.210    
                         arrival time                          11.730    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/D0_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.946ns  (logic 0.209ns (22.093%)  route 0.737ns (77.907%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 10.852 - 10.000 ) 
    Source Clock Delay      (SCD):    0.891ns = ( 10.891 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.555    10.891    ST_TEST_i/UTIL0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y92         FDRE                                         r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.164    11.055 r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.601    11.655    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X63Y91         LUT3 (Prop_lut3_I2_O)        0.045    11.700 r  ST_TEST_i/SDDR_ST_0/U0/D0[5]_i_1/O
                         net (fo=44, routed)          0.136    11.837    ST_TEST_i/SDDR_ST_0/U0/D0[5]_i_1_n_0
    SLICE_X63Y93         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/D0_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846    10.846    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.437     9.409 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564     9.973    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.850    10.852    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X63Y93         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/D0_reg[5]/C
                         clock pessimism              0.000    10.852    
                         clock uncertainty            0.267    11.119    
    SLICE_X63Y93         FDRE (Hold_fdre_C_CE)       -0.039    11.080    ST_TEST_i/SDDR_ST_0/U0/D0_reg[5]
  -------------------------------------------------------------------
                         required time                        -11.080    
                         arrival time                          11.837    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/D1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.946ns  (logic 0.209ns (22.093%)  route 0.737ns (77.907%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 10.852 - 10.000 ) 
    Source Clock Delay      (SCD):    0.891ns = ( 10.891 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.555    10.891    ST_TEST_i/UTIL0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y92         FDRE                                         r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.164    11.055 r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.601    11.655    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X63Y91         LUT3 (Prop_lut3_I2_O)        0.045    11.700 r  ST_TEST_i/SDDR_ST_0/U0/D0[5]_i_1/O
                         net (fo=44, routed)          0.136    11.837    ST_TEST_i/SDDR_ST_0/U0/D0[5]_i_1_n_0
    SLICE_X63Y93         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/D1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846    10.846    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.437     9.409 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564     9.973    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.850    10.852    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X63Y93         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/D1_reg[1]/C
                         clock pessimism              0.000    10.852    
                         clock uncertainty            0.267    11.119    
    SLICE_X63Y93         FDRE (Hold_fdre_C_CE)       -0.039    11.080    ST_TEST_i/SDDR_ST_0/U0/D1_reg[1]
  -------------------------------------------------------------------
                         required time                        -11.080    
                         arrival time                          11.837    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.999ns  (logic 0.209ns (20.916%)  route 0.790ns (79.084%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 10.852 - 10.000 ) 
    Source Clock Delay      (SCD):    0.891ns = ( 10.891 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.555    10.891    ST_TEST_i/UTIL0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y92         FDRE                                         r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.164    11.055 r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.654    11.709    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X65Y93         LUT4 (Prop_lut4_I0_O)        0.045    11.754 r  ST_TEST_i/SDDR_ST_0/U0/b_D1[5]_i_2/O
                         net (fo=38, routed)          0.136    11.890    ST_TEST_i/SDDR_ST_0/U0/b_D1[5]_i_2_n_0
    SLICE_X65Y95         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846    10.846    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.437     9.409 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564     9.973    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.850    10.852    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X65Y95         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[10]/C
                         clock pessimism              0.000    10.852    
                         clock uncertainty            0.267    11.119    
    SLICE_X65Y95         FDRE (Hold_fdre_C_CE)       -0.039    11.080    ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[10]
  -------------------------------------------------------------------
                         required time                        -11.080    
                         arrival time                          11.890    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.999ns  (logic 0.209ns (20.916%)  route 0.790ns (79.084%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 10.852 - 10.000 ) 
    Source Clock Delay      (SCD):    0.891ns = ( 10.891 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.555    10.891    ST_TEST_i/UTIL0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y92         FDRE                                         r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.164    11.055 r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.654    11.709    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X65Y93         LUT4 (Prop_lut4_I0_O)        0.045    11.754 r  ST_TEST_i/SDDR_ST_0/U0/b_D1[5]_i_2/O
                         net (fo=38, routed)          0.136    11.890    ST_TEST_i/SDDR_ST_0/U0/b_D1[5]_i_2_n_0
    SLICE_X65Y95         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846    10.846    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.437     9.409 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564     9.973    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.850    10.852    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X65Y95         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[11]/C
                         clock pessimism              0.000    10.852    
                         clock uncertainty            0.267    11.119    
    SLICE_X65Y95         FDRE (Hold_fdre_C_CE)       -0.039    11.080    ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[11]
  -------------------------------------------------------------------
                         required time                        -11.080    
                         arrival time                          11.890    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.999ns  (logic 0.209ns (20.916%)  route 0.790ns (79.084%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 10.852 - 10.000 ) 
    Source Clock Delay      (SCD):    0.891ns = ( 10.891 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.555    10.891    ST_TEST_i/UTIL0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y92         FDRE                                         r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.164    11.055 r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.654    11.709    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X65Y93         LUT4 (Prop_lut4_I0_O)        0.045    11.754 r  ST_TEST_i/SDDR_ST_0/U0/b_D1[5]_i_2/O
                         net (fo=38, routed)          0.136    11.890    ST_TEST_i/SDDR_ST_0/U0/b_D1[5]_i_2_n_0
    SLICE_X65Y95         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846    10.846    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.437     9.409 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564     9.973    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.850    10.852    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X65Y95         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[13]/C
                         clock pessimism              0.000    10.852    
                         clock uncertainty            0.267    11.119    
    SLICE_X65Y95         FDRE (Hold_fdre_C_CE)       -0.039    11.080    ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[13]
  -------------------------------------------------------------------
                         required time                        -11.080    
                         arrival time                          11.890    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.999ns  (logic 0.209ns (20.916%)  route 0.790ns (79.084%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 10.852 - 10.000 ) 
    Source Clock Delay      (SCD):    0.891ns = ( 10.891 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.555    10.891    ST_TEST_i/UTIL0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y92         FDRE                                         r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.164    11.055 r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.654    11.709    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X65Y93         LUT4 (Prop_lut4_I0_O)        0.045    11.754 r  ST_TEST_i/SDDR_ST_0/U0/b_D1[5]_i_2/O
                         net (fo=38, routed)          0.136    11.890    ST_TEST_i/SDDR_ST_0/U0/b_D1[5]_i_2_n_0
    SLICE_X65Y95         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846    10.846    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.437     9.409 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564     9.973    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.850    10.852    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X65Y95         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[15]/C
                         clock pessimism              0.000    10.852    
                         clock uncertainty            0.267    11.119    
    SLICE_X65Y95         FDRE (Hold_fdre_C_CE)       -0.039    11.080    ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[15]
  -------------------------------------------------------------------
                         required time                        -11.080    
                         arrival time                          11.890    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.999ns  (logic 0.209ns (20.916%)  route 0.790ns (79.084%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 10.852 - 10.000 ) 
    Source Clock Delay      (SCD):    0.891ns = ( 10.891 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.555    10.891    ST_TEST_i/UTIL0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y92         FDRE                                         r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.164    11.055 r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.654    11.709    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X65Y93         LUT4 (Prop_lut4_I0_O)        0.045    11.754 r  ST_TEST_i/SDDR_ST_0/U0/b_D1[5]_i_2/O
                         net (fo=38, routed)          0.136    11.890    ST_TEST_i/SDDR_ST_0/U0/b_D1[5]_i_2_n_0
    SLICE_X65Y95         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846    10.846    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.437     9.409 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564     9.973    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.850    10.852    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X65Y95         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[2]/C
                         clock pessimism              0.000    10.852    
                         clock uncertainty            0.267    11.119    
    SLICE_X65Y95         FDRE (Hold_fdre_C_CE)       -0.039    11.080    ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[2]
  -------------------------------------------------------------------
                         required time                        -11.080    
                         arrival time                          11.890    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/SDDR_ST_0/U0/b_D1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out5_ST_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.999ns  (logic 0.209ns (20.916%)  route 0.790ns (79.084%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 10.852 - 10.000 ) 
    Source Clock Delay      (SCD):    0.891ns = ( 10.891 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.555    10.891    ST_TEST_i/UTIL0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y92         FDRE                                         r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.164    11.055 r  ST_TEST_i/UTIL0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.654    11.709    ST_TEST_i/SDDR_ST_0/U0/RESETN
    SLICE_X65Y93         LUT4 (Prop_lut4_I0_O)        0.045    11.754 r  ST_TEST_i/SDDR_ST_0/U0/b_D1[5]_i_2/O
                         net (fo=38, routed)          0.136    11.890    ST_TEST_i/SDDR_ST_0/U0/b_D1[5]_i_2_n_0
    SLICE_X65Y95         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_D1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846    10.846    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.437     9.409 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564     9.973    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.850    10.852    ST_TEST_i/SDDR_ST_0/U0/MCLK
    SLICE_X65Y95         FDRE                                         r  ST_TEST_i/SDDR_ST_0/U0/b_D1_reg[3]/C
                         clock pessimism              0.000    10.852    
                         clock uncertainty            0.267    11.119    
    SLICE_X65Y95         FDRE (Hold_fdre_C_CE)       -0.039    11.080    ST_TEST_i/SDDR_ST_0/U0/b_D1_reg[3]
  -------------------------------------------------------------------
                         required time                        -11.080    
                         arrival time                          11.890    
  -------------------------------------------------------------------
                         slack                                  0.810    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_ST_TEST_clk_wiz_0_0
  To Clock:  clk_out2_ST_TEST_clk_wiz_2_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.754ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.764ns  (required time - arrival time)
  Source:                 ST_TEST_i/METAH_4/U0/OUTP_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ST_TEST_i/METAH_2/U0/temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ST_TEST_clk_wiz_2_0_1  {rise@1.250ns fall@11.250ns period=20.000ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_2_0_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            11.250ns  (clk_out2_ST_TEST_clk_wiz_2_0_1 rise@21.250ns - clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.782ns  (logic 0.204ns (26.093%)  route 0.578ns (73.907%))
  Logic Levels:           0  
  Clock Path Skew:        2.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.482ns = ( 24.732 - 21.250 ) 
    Source Clock Delay      (SCD):    0.879ns = ( 10.879 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.204ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846    10.846    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.437     9.409 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564     9.973    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.877    10.879    ST_TEST_i/METAH_4/U0/SYNC_CLK
    SLICE_X96Y89         FDRE                                         r  ST_TEST_i/METAH_4/U0/OUTP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y89         FDRE (Prop_fdre_C_Q)         0.204    11.083 r  ST_TEST_i/METAH_4/U0/OUTP_reg/Q
                         net (fo=4, routed)           0.578    11.661    ST_TEST_i/METAH_2/U0/INP
    SLICE_X111Y95        FDRE                                         r  ST_TEST_i/METAH_2/U0/temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                     21.250    21.250 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    21.250 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.595    21.845    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    20.695 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    21.224    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    21.250 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=1, routed)           0.774    22.024    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[5]
    IDELAY_X1Y143        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.351    22.375 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.693    24.069    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    24.095 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].BUFG_inst/O
                         net (fo=4, routed)           0.638    24.732    ST_TEST_i/METAH_2/U0/SYNC_CLK
    SLICE_X111Y95        FDRE                                         r  ST_TEST_i/METAH_2/U0/temp_reg/C
                         clock pessimism              0.000    24.732    
                         clock uncertainty           -0.303    24.430    
    SLICE_X111Y95        FDRE (Setup_fdre_C_D)       -0.005    24.425    ST_TEST_i/METAH_2/U0/temp_reg
  -------------------------------------------------------------------
                         required time                         24.425    
                         arrival time                         -11.661    
  -------------------------------------------------------------------
                         slack                                 12.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.754ns  (arrival time - required time)
  Source:                 ST_TEST_i/METAH_4/U0/OUTP_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ST_TEST_i/METAH_2/U0/temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ST_TEST_clk_wiz_2_0_1  {rise@1.250ns fall@11.250ns period=20.000ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_2_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_out2_ST_TEST_clk_wiz_2_0_1 rise@1.250ns - clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.415ns  (logic 0.418ns (29.544%)  route 0.997ns (70.456%))
  Logic Levels:           0  
  Clock Path Skew:        7.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.529ns = ( 10.779 - 1.250 ) 
    Source Clock Delay      (SCD):    1.612ns = ( 11.612 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.204ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570    11.570    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.349     8.221 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691     9.912    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.609    11.612    ST_TEST_i/METAH_4/U0/SYNC_CLK
    SLICE_X96Y89         FDRE                                         r  ST_TEST_i/METAH_4/U0/OUTP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y89         FDRE (Prop_fdre_C_Q)         0.418    12.030 r  ST_TEST_i/METAH_4/U0/OUTP_reg/Q
                         net (fo=4, routed)           0.997    13.027    ST_TEST_i/METAH_2/U0/INP
    SLICE_X111Y95        FDRE                                         r  ST_TEST_i/METAH_2/U0/temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.250 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.803     3.053    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -0.740 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.149    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.101     1.250 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=1, routed)           2.207     3.457    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[5]
    IDELAY_X1Y143        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.097     4.554 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.255     8.810    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.911 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].BUFG_inst/O
                         net (fo=4, routed)           1.868    10.779    ST_TEST_i/METAH_2/U0/SYNC_CLK
    SLICE_X111Y95        FDRE                                         r  ST_TEST_i/METAH_2/U0/temp_reg/C
                         clock pessimism              0.000    10.779    
                         clock uncertainty            0.303    11.081    
    SLICE_X111Y95        FDRE (Hold_fdre_C_D)         0.191    11.272    ST_TEST_i/METAH_2/U0/temp_reg
  -------------------------------------------------------------------
                         required time                        -11.272    
                         arrival time                          13.027    
  -------------------------------------------------------------------
                         slack                                  1.754    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out2_ST_TEST_clk_wiz_2_0_1

Setup :            5  Failing Endpoints,  Worst Slack       -4.951ns,  Total Violation      -24.713ns
Hold  :            0  Failing Endpoints,  Worst Slack       10.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.951ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/selectio_wiz_2/inst/pins[0].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0_1  {rise@1.250ns fall@11.250ns period=20.000ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_2_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out2_ST_TEST_clk_wiz_2_0_1 rise@1.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.456ns (46.667%)  route 0.521ns (53.333%))
  Logic Levels:           0  
  Clock Path Skew:        -4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.616ns = ( -0.366 - 1.250 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.865     3.159    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y96        FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDRE (Prop_fdre_C_Q)         0.456     3.615 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=2, routed)           0.521     4.136    ST_TEST_i/selectio_wiz_2/inst/in_delay_tap_in[0]
    IDELAY_X1Y98         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_2/inst/pins[0].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.250 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.609     2.859    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.566 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200    -0.366    
                         net (fo=1, routed)           0.000    -0.366    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.000    -0.366 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=1, routed)           0.000    -0.366    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[5]
    IDELAY_X1Y143        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    -0.366 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    -0.366    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    -0.366 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].BUFG_inst/O
                         net (fo=4, routed)           0.000    -0.366    ST_TEST_i/selectio_wiz_2/inst/clk_div_in
    IDELAY_X1Y98         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_2/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    -0.366    
                         clock uncertainty           -0.347    -0.713    
    IDELAY_X1Y98         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.102    -0.815    ST_TEST_i/selectio_wiz_2/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                 -4.951    

Slack (VIOLATED) :        -4.947ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/selectio_wiz_2/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0_1  {rise@1.250ns fall@11.250ns period=20.000ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_2_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out2_ST_TEST_clk_wiz_2_0_1 rise@1.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.456ns (46.859%)  route 0.517ns (53.141%))
  Logic Levels:           0  
  Clock Path Skew:        -4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.616ns = ( -0.366 - 1.250 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.865     3.159    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y96        FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDRE (Prop_fdre_C_Q)         0.456     3.615 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           0.517     4.132    ST_TEST_i/selectio_wiz_2/inst/in_delay_tap_in[2]
    IDELAY_X1Y98         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_2/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.250 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.609     2.859    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.566 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200    -0.366    
                         net (fo=1, routed)           0.000    -0.366    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.000    -0.366 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=1, routed)           0.000    -0.366    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[5]
    IDELAY_X1Y143        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    -0.366 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    -0.366    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    -0.366 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].BUFG_inst/O
                         net (fo=4, routed)           0.000    -0.366    ST_TEST_i/selectio_wiz_2/inst/clk_div_in
    IDELAY_X1Y98         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_2/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    -0.366    
                         clock uncertainty           -0.347    -0.713    
    IDELAY_X1Y98         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.102    -0.815    ST_TEST_i/selectio_wiz_2/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                          -4.132    
  -------------------------------------------------------------------
                         slack                                 -4.947    

Slack (VIOLATED) :        -4.942ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/selectio_wiz_2/inst/pins[0].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0_1  {rise@1.250ns fall@11.250ns period=20.000ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_2_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out2_ST_TEST_clk_wiz_2_0_1 rise@1.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.456ns (47.130%)  route 0.512ns (52.870%))
  Logic Levels:           0  
  Clock Path Skew:        -4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.616ns = ( -0.366 - 1.250 ) 
    Source Clock Delay      (SCD):    3.160ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.866     3.160    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y98        FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y98        FDRE (Prop_fdre_C_Q)         0.456     3.616 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.512     4.128    ST_TEST_i/selectio_wiz_2/inst/in_delay_tap_in[3]
    IDELAY_X1Y98         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_2/inst/pins[0].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.250 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.609     2.859    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.566 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200    -0.366    
                         net (fo=1, routed)           0.000    -0.366    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.000    -0.366 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=1, routed)           0.000    -0.366    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[5]
    IDELAY_X1Y143        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    -0.366 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    -0.366    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    -0.366 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].BUFG_inst/O
                         net (fo=4, routed)           0.000    -0.366    ST_TEST_i/selectio_wiz_2/inst/clk_div_in
    IDELAY_X1Y98         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_2/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    -0.366    
                         clock uncertainty           -0.347    -0.713    
    IDELAY_X1Y98         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.102    -0.815    ST_TEST_i/selectio_wiz_2/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                          -4.128    
  -------------------------------------------------------------------
                         slack                                 -4.942    

Slack (VIOLATED) :        -4.937ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/selectio_wiz_2/inst/pins[0].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0_1  {rise@1.250ns fall@11.250ns period=20.000ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_2_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out2_ST_TEST_clk_wiz_2_0_1 rise@1.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.456ns (47.385%)  route 0.506ns (52.615%))
  Logic Levels:           0  
  Clock Path Skew:        -4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.616ns = ( -0.366 - 1.250 ) 
    Source Clock Delay      (SCD):    3.160ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.866     3.160    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y99        FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.456     3.616 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           0.506     4.122    ST_TEST_i/selectio_wiz_2/inst/in_delay_tap_in[4]
    IDELAY_X1Y98         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_2/inst/pins[0].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.250 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.609     2.859    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.566 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200    -0.366    
                         net (fo=1, routed)           0.000    -0.366    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.000    -0.366 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=1, routed)           0.000    -0.366    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[5]
    IDELAY_X1Y143        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    -0.366 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    -0.366    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    -0.366 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].BUFG_inst/O
                         net (fo=4, routed)           0.000    -0.366    ST_TEST_i/selectio_wiz_2/inst/clk_div_in
    IDELAY_X1Y98         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_2/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    -0.366    
                         clock uncertainty           -0.347    -0.713    
    IDELAY_X1Y98         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.102    -0.815    ST_TEST_i/selectio_wiz_2/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                          -4.122    
  -------------------------------------------------------------------
                         slack                                 -4.937    

Slack (VIOLATED) :        -4.936ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/selectio_wiz_2/inst/pins[0].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0_1  {rise@1.250ns fall@11.250ns period=20.000ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_2_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out2_ST_TEST_clk_wiz_2_0_1 rise@1.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.456ns (47.437%)  route 0.505ns (52.563%))
  Logic Levels:           0  
  Clock Path Skew:        -4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.616ns = ( -0.366 - 1.250 ) 
    Source Clock Delay      (SCD):    3.160ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.866     3.160    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y98        FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y98        FDRE (Prop_fdre_C_Q)         0.456     3.616 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.505     4.121    ST_TEST_i/selectio_wiz_2/inst/in_delay_tap_in[1]
    IDELAY_X1Y98         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_2/inst/pins[0].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.250 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.609     2.859    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.566 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200    -0.366    
                         net (fo=1, routed)           0.000    -0.366    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.000    -0.366 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=1, routed)           0.000    -0.366    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[5]
    IDELAY_X1Y143        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000    -0.366 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000    -0.366    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    -0.366 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].BUFG_inst/O
                         net (fo=4, routed)           0.000    -0.366    ST_TEST_i/selectio_wiz_2/inst/clk_div_in
    IDELAY_X1Y98         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_2/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000    -0.366    
                         clock uncertainty           -0.347    -0.713    
    IDELAY_X1Y98         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102    -0.815    ST_TEST_i/selectio_wiz_2/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                          -4.121    
  -------------------------------------------------------------------
                         slack                                 -4.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.096ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/selectio_wiz_2/inst/pins[0].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0_1  {rise@1.250ns fall@11.250ns period=20.000ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_2_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -8.750ns  (clk_out2_ST_TEST_clk_wiz_2_0_1 rise@1.250ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.567%)  route 0.234ns (62.433%))
  Logic Levels:           0  
  Clock Path Skew:        -1.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.405ns = ( 0.845 - 1.250 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 10.973 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.637    10.973    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y99        FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141    11.114 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           0.234    11.348    ST_TEST_i/selectio_wiz_2/inst/in_delay_tap_in[4]
    IDELAY_X1Y98         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_2/inst/pins[0].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.250 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.862     2.112    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.645 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200     0.845    
                         net (fo=1, routed)           0.000     0.845    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.000     0.845 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=1, routed)           0.000     0.845    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[5]
    IDELAY_X1Y143        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000     0.845 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000     0.845    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.845 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].BUFG_inst/O
                         net (fo=4, routed)           0.000     0.845    ST_TEST_i/selectio_wiz_2/inst/clk_div_in
    IDELAY_X1Y98         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_2/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     0.845    
                         clock uncertainty            0.347     1.192    
    IDELAY_X1Y98         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                      0.060     1.252    ST_TEST_i/selectio_wiz_2/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                          11.348    
  -------------------------------------------------------------------
                         slack                                 10.096    

Slack (MET) :             10.097ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/selectio_wiz_2/inst/pins[0].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0_1  {rise@1.250ns fall@11.250ns period=20.000ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_2_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -8.750ns  (clk_out2_ST_TEST_clk_wiz_2_0_1 rise@1.250ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.472%)  route 0.235ns (62.528%))
  Logic Levels:           0  
  Clock Path Skew:        -1.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.405ns = ( 0.845 - 1.250 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 10.973 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.637    10.973    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y98        FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y98        FDRE (Prop_fdre_C_Q)         0.141    11.114 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.235    11.349    ST_TEST_i/selectio_wiz_2/inst/in_delay_tap_in[1]
    IDELAY_X1Y98         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_2/inst/pins[0].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.250 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.862     2.112    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.645 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200     0.845    
                         net (fo=1, routed)           0.000     0.845    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.000     0.845 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=1, routed)           0.000     0.845    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[5]
    IDELAY_X1Y143        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000     0.845 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000     0.845    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.845 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].BUFG_inst/O
                         net (fo=4, routed)           0.000     0.845    ST_TEST_i/selectio_wiz_2/inst/clk_div_in
    IDELAY_X1Y98         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_2/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     0.845    
                         clock uncertainty            0.347     1.192    
    IDELAY_X1Y98         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[1])
                                                      0.060     1.252    ST_TEST_i/selectio_wiz_2/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                          11.349    
  -------------------------------------------------------------------
                         slack                                 10.097    

Slack (MET) :             10.104ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/selectio_wiz_2/inst/pins[0].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0_1  {rise@1.250ns fall@11.250ns period=20.000ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_2_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -8.750ns  (clk_out2_ST_TEST_clk_wiz_2_0_1 rise@1.250ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.858%)  route 0.242ns (63.142%))
  Logic Levels:           0  
  Clock Path Skew:        -1.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.405ns = ( 0.845 - 1.250 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 10.973 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.637    10.973    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y98        FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y98        FDRE (Prop_fdre_C_Q)         0.141    11.114 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.242    11.355    ST_TEST_i/selectio_wiz_2/inst/in_delay_tap_in[3]
    IDELAY_X1Y98         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_2/inst/pins[0].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.250 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.862     2.112    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.645 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200     0.845    
                         net (fo=1, routed)           0.000     0.845    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.000     0.845 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=1, routed)           0.000     0.845    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[5]
    IDELAY_X1Y143        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000     0.845 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000     0.845    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.845 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].BUFG_inst/O
                         net (fo=4, routed)           0.000     0.845    ST_TEST_i/selectio_wiz_2/inst/clk_div_in
    IDELAY_X1Y98         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_2/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     0.845    
                         clock uncertainty            0.347     1.192    
    IDELAY_X1Y98         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[3])
                                                      0.060     1.252    ST_TEST_i/selectio_wiz_2/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                          11.355    
  -------------------------------------------------------------------
                         slack                                 10.104    

Slack (MET) :             10.111ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/selectio_wiz_2/inst/pins[0].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0_1  {rise@1.250ns fall@11.250ns period=20.000ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_2_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -8.750ns  (clk_out2_ST_TEST_clk_wiz_2_0_1 rise@1.250ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.050%)  route 0.250ns (63.950%))
  Logic Levels:           0  
  Clock Path Skew:        -1.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.405ns = ( 0.845 - 1.250 ) 
    Source Clock Delay      (SCD):    0.972ns = ( 10.972 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.636    10.972    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y96        FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDRE (Prop_fdre_C_Q)         0.141    11.113 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=2, routed)           0.250    11.363    ST_TEST_i/selectio_wiz_2/inst/in_delay_tap_in[0]
    IDELAY_X1Y98         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_2/inst/pins[0].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.250 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.862     2.112    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.645 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200     0.845    
                         net (fo=1, routed)           0.000     0.845    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.000     0.845 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=1, routed)           0.000     0.845    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[5]
    IDELAY_X1Y143        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000     0.845 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000     0.845    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.845 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].BUFG_inst/O
                         net (fo=4, routed)           0.000     0.845    ST_TEST_i/selectio_wiz_2/inst/clk_div_in
    IDELAY_X1Y98         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_2/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     0.845    
                         clock uncertainty            0.347     1.192    
    IDELAY_X1Y98         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.060     1.252    ST_TEST_i/selectio_wiz_2/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                          11.363    
  -------------------------------------------------------------------
                         slack                                 10.111    

Slack (MET) :             10.111ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/selectio_wiz_2/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out2_ST_TEST_clk_wiz_2_0_1  {rise@1.250ns fall@11.250ns period=20.000ns})
  Path Group:             clk_out2_ST_TEST_clk_wiz_2_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -8.750ns  (clk_out2_ST_TEST_clk_wiz_2_0_1 rise@1.250ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.050%)  route 0.250ns (63.950%))
  Logic Levels:           0  
  Clock Path Skew:        -1.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.405ns = ( 0.845 - 1.250 ) 
    Source Clock Delay      (SCD):    0.972ns = ( 10.972 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.636    10.972    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y96        FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDRE (Prop_fdre_C_Q)         0.141    11.113 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           0.250    11.363    ST_TEST_i/selectio_wiz_2/inst/in_delay_tap_in[2]
    IDELAY_X1Y98         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_2/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.250 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.862     2.112    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.645 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      0.200     0.845    
                         net (fo=1, routed)           0.000     0.845    ST_TEST_i/clk_wiz_2/inst/clk_out2_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.000     0.845 r  ST_TEST_i/clk_wiz_2/inst/clkout2_buf/O
                         net (fo=1, routed)           0.000     0.845    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[5]
    IDELAY_X1Y143        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000     0.845 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000     0.845    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     0.845 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[5].BUFG_inst/O
                         net (fo=4, routed)           0.000     0.845    ST_TEST_i/selectio_wiz_2/inst/clk_div_in
    IDELAY_X1Y98         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_2/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     0.845    
                         clock uncertainty            0.347     1.192    
    IDELAY_X1Y98         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.060     1.252    ST_TEST_i/selectio_wiz_2/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                          11.363    
  -------------------------------------------------------------------
                         slack                                 10.111    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_ST_TEST_clk_wiz_0_0
  To Clock:  clk_out4_ST_TEST_clk_wiz_2_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.363ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.224ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.363ns  (required time - arrival time)
  Source:                 ST_TEST_i/METAH_4/U0/OUTP_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ST_TEST_i/METAH_3/U0/temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_ST_TEST_clk_wiz_2_0_1  {rise@1.875ns fall@11.875ns period=20.000ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_2_0_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            11.875ns  (clk_out4_ST_TEST_clk_wiz_2_0_1 rise@21.875ns - clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.833ns  (logic 0.204ns (24.493%)  route 0.629ns (75.507%))
  Logic Levels:           0  
  Clock Path Skew:        2.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.538ns = ( 25.413 - 21.875 ) 
    Source Clock Delay      (SCD):    0.879ns = ( 10.879 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.204ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           0.846    10.846    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.437     9.409 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564     9.973    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         0.877    10.879    ST_TEST_i/METAH_4/U0/SYNC_CLK
    SLICE_X96Y89         FDRE                                         r  ST_TEST_i/METAH_4/U0/OUTP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y89         FDRE (Prop_fdre_C_Q)         0.204    11.083 r  ST_TEST_i/METAH_4/U0/OUTP_reg/Q
                         net (fo=4, routed)           0.629    11.712    ST_TEST_i/METAH_3/U0/INP
    SLICE_X112Y96        FDRE                                         r  ST_TEST_i/METAH_3/U0/temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                     21.875    21.875 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    21.875 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.595    22.470    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150    21.320 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    21.849    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    21.875 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=1, routed)           0.773    22.648    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[7]
    IDELAY_X1Y141        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.425    23.073 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           1.676    24.749    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_7
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    24.775 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].BUFG_inst/O
                         net (fo=4, routed)           0.638    25.413    ST_TEST_i/METAH_3/U0/SYNC_CLK
    SLICE_X112Y96        FDRE                                         r  ST_TEST_i/METAH_3/U0/temp_reg/C
                         clock pessimism              0.000    25.413    
                         clock uncertainty           -0.303    25.110    
    SLICE_X112Y96        FDRE (Setup_fdre_C_D)       -0.035    25.075    ST_TEST_i/METAH_3/U0/temp_reg
  -------------------------------------------------------------------
                         required time                         25.075    
                         arrival time                         -11.712    
  -------------------------------------------------------------------
                         slack                                 13.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.224ns  (arrival time - required time)
  Source:                 ST_TEST_i/METAH_4/U0/OUTP_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_ST_TEST_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ST_TEST_i/METAH_3/U0/temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_ST_TEST_clk_wiz_2_0_1  {rise@1.875ns fall@11.875ns period=20.000ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_2_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.125ns  (clk_out4_ST_TEST_clk_wiz_2_0_1 rise@1.875ns - clk_out5_ST_TEST_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.536ns  (logic 0.418ns (27.215%)  route 1.118ns (72.785%))
  Logic Levels:           0  
  Clock Path Skew:        7.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.512ns = ( 11.387 - 1.875 ) 
    Source Clock Delay      (SCD):    1.612ns = ( 11.612 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.204ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_ST_TEST_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    10.000 r  ST_TEST_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=1, routed)           1.570    11.570    ST_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.349     8.221 r  ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691     9.912    ST_TEST_i/clk_wiz_0/inst/clk_out5_ST_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ST_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=272, routed)         1.609    11.612    ST_TEST_i/METAH_4/U0/SYNC_CLK
    SLICE_X96Y89         FDRE                                         r  ST_TEST_i/METAH_4/U0/OUTP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y89         FDRE (Prop_fdre_C_Q)         0.418    12.030 r  ST_TEST_i/METAH_4/U0/OUTP_reg/Q
                         net (fo=4, routed)           1.118    13.148    ST_TEST_i/METAH_3/U0/INP
    SLICE_X112Y96        FDRE                                         r  ST_TEST_i/METAH_3/U0/temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.875     1.875 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.875 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.803     3.678    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -0.115 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889     1.774    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.101     1.875 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=1, routed)           2.206     4.081    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[7]
    IDELAY_X1Y141        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.183     5.264 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           4.154     9.418    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_7
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     9.519 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].BUFG_inst/O
                         net (fo=4, routed)           1.868    11.387    ST_TEST_i/METAH_3/U0/SYNC_CLK
    SLICE_X112Y96        FDRE                                         r  ST_TEST_i/METAH_3/U0/temp_reg/C
                         clock pessimism              0.000    11.387    
                         clock uncertainty            0.303    11.689    
    SLICE_X112Y96        FDRE (Hold_fdre_C_D)         0.234    11.923    ST_TEST_i/METAH_3/U0/temp_reg
  -------------------------------------------------------------------
                         required time                        -11.923    
                         arrival time                          13.148    
  -------------------------------------------------------------------
                         slack                                  1.224    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out4_ST_TEST_clk_wiz_2_0_1

Setup :            5  Failing Endpoints,  Worst Slack       -4.323ns,  Total Violation      -21.591ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.473ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.323ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/selectio_wiz_3/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0_1  {rise@1.875ns fall@11.875ns period=20.000ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_2_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.875ns  (clk_out4_ST_TEST_clk_wiz_2_0_1 rise@1.875ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.456ns (46.806%)  route 0.518ns (53.194%))
  Logic Levels:           0  
  Clock Path Skew:        -4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.616ns = ( 0.259 - 1.875 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.865     3.159    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y95        FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y95        FDRE (Prop_fdre_C_Q)         0.456     3.615 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=2, routed)           0.518     4.133    ST_TEST_i/selectio_wiz_3/inst/in_delay_tap_in[2]
    IDELAY_X1Y97         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_3/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.875     1.875 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.875 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.609     3.484    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.425     0.059 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200     0.259    
                         net (fo=1, routed)           0.000     0.259    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.000     0.259 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000     0.259    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[7]
    IDELAY_X1Y141        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000     0.259 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000     0.259    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_7
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000     0.259 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].BUFG_inst/O
                         net (fo=4, routed)           0.000     0.259    ST_TEST_i/selectio_wiz_3/inst/clk_div_in
    IDELAY_X1Y97         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_3/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     0.259    
                         clock uncertainty           -0.347    -0.088    
    IDELAY_X1Y97         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.102    -0.190    ST_TEST_i/selectio_wiz_3/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                          -4.133    
  -------------------------------------------------------------------
                         slack                                 -4.323    

Slack (VIOLATED) :        -4.320ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/selectio_wiz_3/inst/pins[0].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0_1  {rise@1.875ns fall@11.875ns period=20.000ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_2_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.875ns  (clk_out4_ST_TEST_clk_wiz_2_0_1 rise@1.875ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.456ns (46.991%)  route 0.514ns (53.009%))
  Logic Levels:           0  
  Clock Path Skew:        -4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.616ns = ( 0.259 - 1.875 ) 
    Source Clock Delay      (SCD):    3.160ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.866     3.160    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X110Y97        FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y97        FDRE (Prop_fdre_C_Q)         0.456     3.616 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.514     4.130    ST_TEST_i/selectio_wiz_3/inst/in_delay_tap_in[3]
    IDELAY_X1Y97         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_3/inst/pins[0].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.875     1.875 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.875 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.609     3.484    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.425     0.059 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200     0.259    
                         net (fo=1, routed)           0.000     0.259    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.000     0.259 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000     0.259    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[7]
    IDELAY_X1Y141        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000     0.259 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000     0.259    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_7
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000     0.259 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].BUFG_inst/O
                         net (fo=4, routed)           0.000     0.259    ST_TEST_i/selectio_wiz_3/inst/clk_div_in
    IDELAY_X1Y97         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_3/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     0.259    
                         clock uncertainty           -0.347    -0.088    
    IDELAY_X1Y97         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.102    -0.190    ST_TEST_i/selectio_wiz_3/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                          -4.130    
  -------------------------------------------------------------------
                         slack                                 -4.320    

Slack (VIOLATED) :        -4.317ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/selectio_wiz_3/inst/pins[0].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0_1  {rise@1.875ns fall@11.875ns period=20.000ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_2_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.875ns  (clk_out4_ST_TEST_clk_wiz_2_0_1 rise@1.875ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.456ns (47.147%)  route 0.511ns (52.853%))
  Logic Levels:           0  
  Clock Path Skew:        -4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.616ns = ( 0.259 - 1.875 ) 
    Source Clock Delay      (SCD):    3.160ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.866     3.160    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y97        FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y97        FDRE (Prop_fdre_C_Q)         0.456     3.616 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=2, routed)           0.511     4.127    ST_TEST_i/selectio_wiz_3/inst/in_delay_tap_in[4]
    IDELAY_X1Y97         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_3/inst/pins[0].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.875     1.875 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.875 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.609     3.484    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.425     0.059 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200     0.259    
                         net (fo=1, routed)           0.000     0.259    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.000     0.259 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000     0.259    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[7]
    IDELAY_X1Y141        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000     0.259 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000     0.259    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_7
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000     0.259 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].BUFG_inst/O
                         net (fo=4, routed)           0.000     0.259    ST_TEST_i/selectio_wiz_3/inst/clk_div_in
    IDELAY_X1Y97         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_3/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     0.259    
                         clock uncertainty           -0.347    -0.088    
    IDELAY_X1Y97         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.102    -0.190    ST_TEST_i/selectio_wiz_3/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                          -4.127    
  -------------------------------------------------------------------
                         slack                                 -4.317    

Slack (VIOLATED) :        -4.316ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/selectio_wiz_3/inst/pins[0].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0_1  {rise@1.875ns fall@11.875ns period=20.000ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_2_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.875ns  (clk_out4_ST_TEST_clk_wiz_2_0_1 rise@1.875ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.456ns (47.172%)  route 0.511ns (52.828%))
  Logic Levels:           0  
  Clock Path Skew:        -4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.616ns = ( 0.259 - 1.875 ) 
    Source Clock Delay      (SCD):    3.160ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.866     3.160    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y97        FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y97        FDRE (Prop_fdre_C_Q)         0.456     3.616 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.511     4.127    ST_TEST_i/selectio_wiz_3/inst/in_delay_tap_in[1]
    IDELAY_X1Y97         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_3/inst/pins[0].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.875     1.875 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.875 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.609     3.484    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.425     0.059 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200     0.259    
                         net (fo=1, routed)           0.000     0.259    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.000     0.259 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000     0.259    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[7]
    IDELAY_X1Y141        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000     0.259 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000     0.259    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_7
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000     0.259 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].BUFG_inst/O
                         net (fo=4, routed)           0.000     0.259    ST_TEST_i/selectio_wiz_3/inst/clk_div_in
    IDELAY_X1Y97         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_3/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     0.259    
                         clock uncertainty           -0.347    -0.088    
    IDELAY_X1Y97         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102    -0.190    ST_TEST_i/selectio_wiz_3/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                          -4.127    
  -------------------------------------------------------------------
                         slack                                 -4.316    

Slack (VIOLATED) :        -4.315ns  (required time - arrival time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/selectio_wiz_3/inst/pins[0].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0_1  {rise@1.875ns fall@11.875ns period=20.000ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_2_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.875ns  (clk_out4_ST_TEST_clk_wiz_2_0_1 rise@1.875ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.456ns (47.207%)  route 0.510ns (52.793%))
  Logic Levels:           0  
  Clock Path Skew:        -4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.616ns = ( 0.259 - 1.875 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        1.865     3.159    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y96        FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDRE (Prop_fdre_C_Q)         0.456     3.615 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/Q
                         net (fo=2, routed)           0.510     4.125    ST_TEST_i/selectio_wiz_3/inst/in_delay_tap_in[0]
    IDELAY_X1Y97         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_3/inst/pins[0].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.875     1.875 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.875 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.609     3.484    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.425     0.059 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200     0.259    
                         net (fo=1, routed)           0.000     0.259    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.000     0.259 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000     0.259    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[7]
    IDELAY_X1Y141        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000     0.259 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000     0.259    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_7
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000     0.259 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].BUFG_inst/O
                         net (fo=4, routed)           0.000     0.259    ST_TEST_i/selectio_wiz_3/inst/clk_div_in
    IDELAY_X1Y97         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_3/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     0.259    
                         clock uncertainty           -0.347    -0.088    
    IDELAY_X1Y97         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.102    -0.190    ST_TEST_i/selectio_wiz_3/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                          -4.125    
  -------------------------------------------------------------------
                         slack                                 -4.315    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.473ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/selectio_wiz_3/inst/pins[0].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0_1  {rise@1.875ns fall@11.875ns period=20.000ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_2_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -8.125ns  (clk_out4_ST_TEST_clk_wiz_2_0_1 rise@1.875ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.432%)  route 0.236ns (62.568%))
  Logic Levels:           0  
  Clock Path Skew:        -1.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.405ns = ( 1.470 - 1.875 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 10.973 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.637    10.973    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y97        FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y97        FDRE (Prop_fdre_C_Q)         0.141    11.114 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.236    11.349    ST_TEST_i/selectio_wiz_3/inst/in_delay_tap_in[1]
    IDELAY_X1Y97         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_3/inst/pins[0].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.875     1.875 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.875 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.862     2.737    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467     1.270 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200     1.470    
                         net (fo=1, routed)           0.000     1.470    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.000     1.470 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000     1.470    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[7]
    IDELAY_X1Y141        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000     1.470 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000     1.470    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_7
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000     1.470 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].BUFG_inst/O
                         net (fo=4, routed)           0.000     1.470    ST_TEST_i/selectio_wiz_3/inst/clk_div_in
    IDELAY_X1Y97         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_3/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     1.470    
                         clock uncertainty            0.347     1.817    
    IDELAY_X1Y97         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[1])
                                                      0.060     1.877    ST_TEST_i/selectio_wiz_3/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                          11.349    
  -------------------------------------------------------------------
                         slack                                  9.473    

Slack (MET) :             9.474ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/selectio_wiz_3/inst/pins[0].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0_1  {rise@1.875ns fall@11.875ns period=20.000ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_2_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -8.125ns  (clk_out4_ST_TEST_clk_wiz_2_0_1 rise@1.875ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.208%)  route 0.238ns (62.792%))
  Logic Levels:           0  
  Clock Path Skew:        -1.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.405ns = ( 1.470 - 1.875 ) 
    Source Clock Delay      (SCD):    0.972ns = ( 10.972 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.636    10.972    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y96        FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDRE (Prop_fdre_C_Q)         0.141    11.113 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/Q
                         net (fo=2, routed)           0.238    11.351    ST_TEST_i/selectio_wiz_3/inst/in_delay_tap_in[0]
    IDELAY_X1Y97         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_3/inst/pins[0].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.875     1.875 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.875 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.862     2.737    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467     1.270 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200     1.470    
                         net (fo=1, routed)           0.000     1.470    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.000     1.470 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000     1.470    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[7]
    IDELAY_X1Y141        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000     1.470 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000     1.470    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_7
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000     1.470 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].BUFG_inst/O
                         net (fo=4, routed)           0.000     1.470    ST_TEST_i/selectio_wiz_3/inst/clk_div_in
    IDELAY_X1Y97         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_3/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     1.470    
                         clock uncertainty            0.347     1.817    
    IDELAY_X1Y97         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.060     1.877    ST_TEST_i/selectio_wiz_3/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                          11.351    
  -------------------------------------------------------------------
                         slack                                  9.474    

Slack (MET) :             9.478ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/selectio_wiz_3/inst/pins[0].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0_1  {rise@1.875ns fall@11.875ns period=20.000ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_2_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -8.125ns  (clk_out4_ST_TEST_clk_wiz_2_0_1 rise@1.875ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.892%)  route 0.241ns (63.108%))
  Logic Levels:           0  
  Clock Path Skew:        -1.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.405ns = ( 1.470 - 1.875 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 10.973 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.637    10.973    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y97        FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y97        FDRE (Prop_fdre_C_Q)         0.141    11.114 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=2, routed)           0.241    11.355    ST_TEST_i/selectio_wiz_3/inst/in_delay_tap_in[4]
    IDELAY_X1Y97         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_3/inst/pins[0].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.875     1.875 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.875 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.862     2.737    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467     1.270 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200     1.470    
                         net (fo=1, routed)           0.000     1.470    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.000     1.470 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000     1.470    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[7]
    IDELAY_X1Y141        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000     1.470 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000     1.470    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_7
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000     1.470 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].BUFG_inst/O
                         net (fo=4, routed)           0.000     1.470    ST_TEST_i/selectio_wiz_3/inst/clk_div_in
    IDELAY_X1Y97         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_3/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     1.470    
                         clock uncertainty            0.347     1.817    
    IDELAY_X1Y97         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                      0.060     1.877    ST_TEST_i/selectio_wiz_3/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                          11.355    
  -------------------------------------------------------------------
                         slack                                  9.478    

Slack (MET) :             9.481ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/selectio_wiz_3/inst/pins[0].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0_1  {rise@1.875ns fall@11.875ns period=20.000ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_2_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -8.125ns  (clk_out4_ST_TEST_clk_wiz_2_0_1 rise@1.875ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.586%)  route 0.244ns (63.414%))
  Logic Levels:           0  
  Clock Path Skew:        -1.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.405ns = ( 1.470 - 1.875 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 10.973 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.637    10.973    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X110Y97        FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y97        FDRE (Prop_fdre_C_Q)         0.141    11.114 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.244    11.358    ST_TEST_i/selectio_wiz_3/inst/in_delay_tap_in[3]
    IDELAY_X1Y97         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_3/inst/pins[0].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.875     1.875 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.875 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.862     2.737    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467     1.270 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200     1.470    
                         net (fo=1, routed)           0.000     1.470    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.000     1.470 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000     1.470    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[7]
    IDELAY_X1Y141        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000     1.470 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000     1.470    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_7
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000     1.470 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].BUFG_inst/O
                         net (fo=4, routed)           0.000     1.470    ST_TEST_i/selectio_wiz_3/inst/clk_div_in
    IDELAY_X1Y97         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_3/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     1.470    
                         clock uncertainty            0.347     1.817    
    IDELAY_X1Y97         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[3])
                                                      0.060     1.877    ST_TEST_i/selectio_wiz_3/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                          11.358    
  -------------------------------------------------------------------
                         slack                                  9.481    

Slack (MET) :             9.487ns  (arrival time - required time)
  Source:                 ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ST_TEST_i/selectio_wiz_3/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_ST_TEST_clk_wiz_2_0_1  {rise@1.875ns fall@11.875ns period=20.000ns})
  Path Group:             clk_out4_ST_TEST_clk_wiz_2_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -8.125ns  (clk_out4_ST_TEST_clk_wiz_2_0_1 rise@1.875ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.947%)  route 0.251ns (64.053%))
  Logic Levels:           0  
  Clock Path Skew:        -1.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.405ns = ( 1.470 - 1.875 ) 
    Source Clock Delay      (SCD):    0.972ns = ( 10.972 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ST_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ST_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ST_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1933, routed)        0.636    10.972    ST_TEST_i/DELAY1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y95        FDRE                                         r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y95        FDRE (Prop_fdre_C_Q)         0.141    11.113 r  ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=2, routed)           0.251    11.364    ST_TEST_i/selectio_wiz_3/inst/in_delay_tap_in[2]
    IDELAY_X1Y97         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_3/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_ST_TEST_clk_wiz_2_0_1 rise edge)
                                                      1.875     1.875 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     1.875 r  ST_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.862     2.737    ST_TEST_i/clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467     1.270 r  ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         ideal clock network latency
                                                      0.200     1.470    
                         net (fo=1, routed)           0.000     1.470    ST_TEST_i/clk_wiz_2/inst/clk_out4_ST_TEST_clk_wiz_2_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.000     1.470 r  ST_TEST_i/clk_wiz_2/inst/clkout4_buf/O
                         net (fo=1, routed)           0.000     1.470    ST_TEST_i/CLOCK_DELAY_0/U0/clks_in[7]
    IDELAY_X1Y141        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.000     1.470 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].IDELAYE2_instX/DATAOUT
                         net (fo=1, routed)           0.000     1.470    ST_TEST_i/CLOCK_DELAY_0/U0/between_buffer_7
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000     1.470 r  ST_TEST_i/CLOCK_DELAY_0/U0/gen_delays[7].BUFG_inst/O
                         net (fo=4, routed)           0.000     1.470    ST_TEST_i/selectio_wiz_3/inst/clk_div_in
    IDELAY_X1Y97         IDELAYE2                                     r  ST_TEST_i/selectio_wiz_3/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     1.470    
                         clock uncertainty            0.347     1.817    
    IDELAY_X1Y97         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.060     1.877    ST_TEST_i/selectio_wiz_3/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                          11.364    
  -------------------------------------------------------------------
                         slack                                  9.487    





