##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for bleUart1_IntClock
		4.3::Critical Path Report for puttyUart1_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. bleUart1_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. puttyUart1_IntClock:R)
		5.3::Critical Path Report for (bleUart1_IntClock:R vs. bleUart1_IntClock:R)
		5.4::Critical Path Report for (puttyUart1_IntClock:R vs. puttyUart1_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: CyBUS_CLK            | Frequency: 58.46 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK         | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT            | N/A                   | Target: 24.00 MHz  | 
Clock: bleUart1_IntClock    | Frequency: 55.44 MHz  | Target: 0.31 MHz   | 
Clock: puttyUart1_IntClock  | Frequency: 53.98 MHz  | Target: 0.31 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  -------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK            bleUart1_IntClock    41666.7          24990       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            puttyUart1_IntClock  41666.7          24561       N/A              N/A         N/A              N/A         N/A              N/A         
bleUart1_IntClock    bleUart1_IntClock    3.25e+006        3231962     N/A              N/A         N/A              N/A         N/A              N/A         
puttyUart1_IntClock  puttyUart1_IntClock  3.25e+006        3231476     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name     Clock to Out  Clock Name:Phase       
------------  ------------  ---------------------  
Tx_1(0)_PAD   33052         puttyUart1_IntClock:R  
bleTx(0)_PAD  30435         bleUart1_IntClock:R    


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 58.46 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \puttyUart1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \puttyUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24561p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#78 vs. puttyUart1_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13636
-------------------------------------   ----- 
End-of-path arrival time (ps)           13636
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                    iocell2         2009   2009  24561  RISE       1
\puttyUart1:BUART:rx_postpoll\/main_1         macrocell14     5987   7996  24561  RISE       1
\puttyUart1:BUART:rx_postpoll\/q              macrocell14     3350  11346  24561  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2290  13636  24561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for bleUart1_IntClock
***********************************************
Clock: bleUart1_IntClock
Frequency: 55.44 MHz | Target: 0.31 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_0\/q
Path End       : \bleUart1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \bleUart1:BUART:sRX:RxBitCounter\/clock
Path slack     : 3231962p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3244640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12678
-------------------------------------   ----- 
End-of-path arrival time (ps)           12678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_0\/q            macrocell23   1250   1250  3231962  RISE       1
\bleUart1:BUART:rx_counter_load\/main_1  macrocell5    5825   7075  3231962  RISE       1
\bleUart1:BUART:rx_counter_load\/q       macrocell5    3350  10425  3231962  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/load   count7cell    2253  12678  3231962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for puttyUart1_IntClock
*************************************************
Clock: puttyUart1_IntClock
Frequency: 53.98 MHz | Target: 0.31 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_3\/q
Path End       : \puttyUart1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \puttyUart1:BUART:sRX:RxBitCounter\/clock
Path slack     : 3231476p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3244640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13164
-------------------------------------   ----- 
End-of-path arrival time (ps)           13164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_3\/q            macrocell41   1250   1250  3231476  RISE       1
\puttyUart1:BUART:rx_counter_load\/main_2  macrocell13   6253   7503  3231476  RISE       1
\puttyUart1:BUART:rx_counter_load\/q       macrocell13   3350  10853  3231476  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/load   count7cell    2312  13164  3231476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. bleUart1_IntClock:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : bleRx(0)/fb
Path End       : \bleUart1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \bleUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24990p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. bleUart1_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13207
-------------------------------------   ----- 
End-of-path arrival time (ps)           13207
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
bleRx(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
bleRx(0)/fb                                 iocell1         2485   2485  24990  RISE       1
\bleUart1:BUART:rx_postpoll\/main_0         macrocell6      5055   7540  24990  RISE       1
\bleUart1:BUART:rx_postpoll\/q              macrocell6      3350  10890  24990  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2317  13207  24990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. puttyUart1_IntClock:R)
*********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \puttyUart1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \puttyUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24561p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#78 vs. puttyUart1_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13636
-------------------------------------   ----- 
End-of-path arrival time (ps)           13636
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                    iocell2         2009   2009  24561  RISE       1
\puttyUart1:BUART:rx_postpoll\/main_1         macrocell14     5987   7996  24561  RISE       1
\puttyUart1:BUART:rx_postpoll\/q              macrocell14     3350  11346  24561  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2290  13636  24561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1


5.3::Critical Path Report for (bleUart1_IntClock:R vs. bleUart1_IntClock:R)
***************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_0\/q
Path End       : \bleUart1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \bleUart1:BUART:sRX:RxBitCounter\/clock
Path slack     : 3231962p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3244640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12678
-------------------------------------   ----- 
End-of-path arrival time (ps)           12678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_0\/q            macrocell23   1250   1250  3231962  RISE       1
\bleUart1:BUART:rx_counter_load\/main_1  macrocell5    5825   7075  3231962  RISE       1
\bleUart1:BUART:rx_counter_load\/q       macrocell5    3350  10425  3231962  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/load   count7cell    2253  12678  3231962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


5.4::Critical Path Report for (puttyUart1_IntClock:R vs. puttyUart1_IntClock:R)
*******************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_3\/q
Path End       : \puttyUart1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \puttyUart1:BUART:sRX:RxBitCounter\/clock
Path slack     : 3231476p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3244640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13164
-------------------------------------   ----- 
End-of-path arrival time (ps)           13164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_3\/q            macrocell41   1250   1250  3231476  RISE       1
\puttyUart1:BUART:rx_counter_load\/main_2  macrocell13   6253   7503  3231476  RISE       1
\puttyUart1:BUART:rx_counter_load\/q       macrocell13   3350  10853  3231476  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/load   count7cell    2312  13164  3231476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \puttyUart1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \puttyUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24561p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#78 vs. puttyUart1_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13636
-------------------------------------   ----- 
End-of-path arrival time (ps)           13636
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                    iocell2         2009   2009  24561  RISE       1
\puttyUart1:BUART:rx_postpoll\/main_1         macrocell14     5987   7996  24561  RISE       1
\puttyUart1:BUART:rx_postpoll\/q              macrocell14     3350  11346  24561  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2290  13636  24561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : bleRx(0)/fb
Path End       : \bleUart1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \bleUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24990p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. bleUart1_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13207
-------------------------------------   ----- 
End-of-path arrival time (ps)           13207
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
bleRx(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
bleRx(0)/fb                                 iocell1         2485   2485  24990  RISE       1
\bleUart1:BUART:rx_postpoll\/main_0         macrocell6      5055   7540  24990  RISE       1
\bleUart1:BUART:rx_postpoll\/q              macrocell6      3350  10890  24990  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2317  13207  24990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : bleRx(0)/fb
Path End       : \bleUart1:BUART:rx_state_2\/main_0
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 29729p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. bleUart1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8428
-------------------------------------   ---- 
End-of-path arrival time (ps)           8428
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
bleRx(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
bleRx(0)/fb                         iocell1       2485   2485  24990  RISE       1
\bleUart1:BUART:rx_state_2\/main_0  macrocell26   5943   8428  29729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : bleRx(0)/fb
Path End       : \bleUart1:BUART:rx_last\/main_0
Capture Clock  : \bleUart1:BUART:rx_last\/clock_0
Path slack     : 29837p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. bleUart1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8320
-------------------------------------   ---- 
End-of-path arrival time (ps)           8320
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
bleRx(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
bleRx(0)/fb                      iocell1       2485   2485  24990  RISE       1
\bleUart1:BUART:rx_last\/main_0  macrocell32   5835   8320  29837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_last\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : bleRx(0)/fb
Path End       : \bleUart1:BUART:rx_state_0\/main_0
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 29865p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. bleUart1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8291
-------------------------------------   ---- 
End-of-path arrival time (ps)           8291
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
bleRx(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
bleRx(0)/fb                         iocell1       2485   2485  24990  RISE       1
\bleUart1:BUART:rx_state_0\/main_0  macrocell23   5806   8291  29865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : bleRx(0)/fb
Path End       : \bleUart1:BUART:rx_status_3\/main_0
Capture Clock  : \bleUart1:BUART:rx_status_3\/clock_0
Path slack     : 29865p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. bleUart1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8291
-------------------------------------   ---- 
End-of-path arrival time (ps)           8291
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
bleRx(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
bleRx(0)/fb                          iocell1       2485   2485  24990  RISE       1
\bleUart1:BUART:rx_status_3\/main_0  macrocell31   5806   8291  29865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \puttyUart1:BUART:rx_state_0\/main_9
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 30160p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#78 vs. puttyUart1_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7996
-------------------------------------   ---- 
End-of-path arrival time (ps)           7996
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                            iocell2       2009   2009  24561  RISE       1
\puttyUart1:BUART:rx_state_0\/main_9  macrocell39   5987   7996  30160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \puttyUart1:BUART:rx_status_3\/main_6
Capture Clock  : \puttyUart1:BUART:rx_status_3\/clock_0
Path slack     : 30160p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#78 vs. puttyUart1_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7996
-------------------------------------   ---- 
End-of-path arrival time (ps)           7996
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                             iocell2       2009   2009  24561  RISE       1
\puttyUart1:BUART:rx_status_3\/main_6  macrocell47   5987   7996  30160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_status_3\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : bleRx(0)/fb
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 30616p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. bleUart1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7540
-------------------------------------   ---- 
End-of-path arrival time (ps)           7540
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
bleRx(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
bleRx(0)/fb      iocell1       2485   2485  24990  RISE       1
MODIN1_1/main_0  macrocell29   5055   7540  30616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : bleRx(0)/fb
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 30616p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. bleUart1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7540
-------------------------------------   ---- 
End-of-path arrival time (ps)           7540
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
bleRx(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
bleRx(0)/fb      iocell1       2485   2485  24990  RISE       1
MODIN1_0/main_0  macrocell30   5055   7540  30616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \puttyUart1:BUART:rx_state_2\/main_8
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 31026p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#78 vs. puttyUart1_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7130
-------------------------------------   ---- 
End-of-path arrival time (ps)           7130
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                            iocell2       2009   2009  24561  RISE       1
\puttyUart1:BUART:rx_state_2\/main_8  macrocell42   5121   7130  31026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \puttyUart1:BUART:pollcount_1\/main_3
Capture Clock  : \puttyUart1:BUART:pollcount_1\/clock_0
Path slack     : 31031p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#78 vs. puttyUart1_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7126
-------------------------------------   ---- 
End-of-path arrival time (ps)           7126
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                             iocell2       2009   2009  24561  RISE       1
\puttyUart1:BUART:pollcount_1\/main_3  macrocell45   5117   7126  31031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_1\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \puttyUart1:BUART:pollcount_0\/main_2
Capture Clock  : \puttyUart1:BUART:pollcount_0\/clock_0
Path slack     : 31031p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#78 vs. puttyUart1_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7126
-------------------------------------   ---- 
End-of-path arrival time (ps)           7126
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                             iocell2       2009   2009  24561  RISE       1
\puttyUart1:BUART:pollcount_0\/main_2  macrocell46   5117   7126  31031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_0\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \puttyUart1:BUART:rx_last\/main_0
Capture Clock  : \puttyUart1:BUART:rx_last\/clock_0
Path slack     : 31031p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#78 vs. puttyUart1_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7126
-------------------------------------   ---- 
End-of-path arrival time (ps)           7126
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell2       2009   2009  24561  RISE       1
\puttyUart1:BUART:rx_last\/main_0  macrocell48   5117   7126  31031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_last\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_3\/q
Path End       : \puttyUart1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \puttyUart1:BUART:sRX:RxBitCounter\/clock
Path slack     : 3231476p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3244640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13164
-------------------------------------   ----- 
End-of-path arrival time (ps)           13164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_3\/q            macrocell41   1250   1250  3231476  RISE       1
\puttyUart1:BUART:rx_counter_load\/main_2  macrocell13   6253   7503  3231476  RISE       1
\puttyUart1:BUART:rx_counter_load\/q       macrocell13   3350  10853  3231476  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/load   count7cell    2312  13164  3231476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_0\/q
Path End       : \bleUart1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \bleUart1:BUART:sRX:RxBitCounter\/clock
Path slack     : 3231962p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3244640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12678
-------------------------------------   ----- 
End-of-path arrival time (ps)           12678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_0\/q            macrocell23   1250   1250  3231962  RISE       1
\bleUart1:BUART:rx_counter_load\/main_1  macrocell5    5825   7075  3231962  RISE       1
\bleUart1:BUART:rx_counter_load\/q       macrocell5    3350  10425  3231962  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/load   count7cell    2253  12678  3231962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \bleUart1:BUART:sTX:TxSts\/status_0
Capture Clock  : \bleUart1:BUART:sTX:TxSts\/clock
Path slack     : 3232505p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16995
-------------------------------------   ----- 
End-of-path arrival time (ps)           16995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  3232505  RISE       1
\bleUart1:BUART:tx_status_0\/main_3                 macrocell3      4106   7686  3232505  RISE       1
\bleUart1:BUART:tx_status_0\/q                      macrocell3      3350  11036  3232505  RISE       1
\bleUart1:BUART:sTX:TxSts\/status_0                 statusicell1    5959  16995  3232505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:TxSts\/clock                           statusicell1        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_0\/q
Path End       : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3232522p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3243810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11288
-------------------------------------   ----- 
End-of-path arrival time (ps)           11288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_0\/q                      macrocell35     1250   1250  3232522  RISE       1
\puttyUart1:BUART:counter_load_not\/main_1           macrocell10     4387   5637  3232522  RISE       1
\puttyUart1:BUART:counter_load_not\/q                macrocell10     3350   8987  3232522  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2300  11288  3232522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_0\/q
Path End       : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3233326p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10484
-------------------------------------   ----- 
End-of-path arrival time (ps)           10484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_0\/q                      macrocell19     1250   1250  3233326  RISE       1
\bleUart1:BUART:counter_load_not\/main_1           macrocell2      3592   4842  3233326  RISE       1
\bleUart1:BUART:counter_load_not\/q                macrocell2      3350   8192  3233326  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2292  10484  3233326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_0\/q
Path End       : \bleUart1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \bleUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3233613p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10377
-------------------------------------   ----- 
End-of-path arrival time (ps)           10377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_0\/q                macrocell23     1250   1250  3231962  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   9127  10377  3233613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \puttyUart1:BUART:sTX:TxSts\/status_0
Capture Clock  : \puttyUart1:BUART:sTX:TxSts\/clock
Path slack     : 3235334p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14166
-------------------------------------   ----- 
End-of-path arrival time (ps)           14166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  3235334  RISE       1
\puttyUart1:BUART:tx_status_0\/main_3                 macrocell11     4913   8493  3235334  RISE       1
\puttyUart1:BUART:tx_status_0\/q                      macrocell11     3350  11843  3235334  RISE       1
\puttyUart1:BUART:sTX:TxSts\/status_0                 statusicell3    2323  14166  3235334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:TxSts\/clock                         statusicell3        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \bleUart1:BUART:sRX:RxSts\/status_4
Capture Clock  : \bleUart1:BUART:sRX:RxSts\/clock
Path slack     : 3235753p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13747
-------------------------------------   ----- 
End-of-path arrival time (ps)           13747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  3235753  RISE       1
\bleUart1:BUART:rx_status_4\/main_1                 macrocell7      2290   5870  3235753  RISE       1
\bleUart1:BUART:rx_status_4\/q                      macrocell7      3350   9220  3235753  RISE       1
\bleUart1:BUART:sRX:RxSts\/status_4                 statusicell2    4527  13747  3235753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \puttyUart1:BUART:tx_state_0\/main_3
Capture Clock  : \puttyUart1:BUART:tx_state_0\/clock_0
Path slack     : 3236592p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9898
-------------------------------------   ---- 
End-of-path arrival time (ps)           9898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  3235334  RISE       1
\puttyUart1:BUART:tx_state_0\/main_3                  macrocell35     6318   9898  3236592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_0\/q
Path End       : \bleUart1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \bleUart1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3237501p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6489
-------------------------------------   ---- 
End-of-path arrival time (ps)           6489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_0\/q                macrocell19     1250   1250  3233326  RISE       1
\bleUart1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   5239   6489  3237501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_1\/q
Path End       : \bleUart1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \bleUart1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3237774p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6216
-------------------------------------   ---- 
End-of-path arrival time (ps)           6216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_1\/q                macrocell18     1250   1250  3233459  RISE       1
\bleUart1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   4966   6216  3237774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \puttyUart1:BUART:sRX:RxSts\/status_4
Capture Clock  : \puttyUart1:BUART:sRX:RxSts\/clock
Path slack     : 3237935p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11565
-------------------------------------   ----- 
End-of-path arrival time (ps)           11565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  3237935  RISE       1
\puttyUart1:BUART:rx_status_4\/main_1                 macrocell15     2304   5884  3237935  RISE       1
\puttyUart1:BUART:rx_status_4\/q                      macrocell15     3350   9234  3237935  RISE       1
\puttyUart1:BUART:sRX:RxSts\/status_4                 statusicell4    2331  11565  3237935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxSts\/clock                         statusicell4        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_0\/q
Path End       : \puttyUart1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \puttyUart1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3238257p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5733
-------------------------------------   ---- 
End-of-path arrival time (ps)           5733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_0\/q                macrocell35     1250   1250  3232522  RISE       1
\puttyUart1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   4483   5733  3238257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_bitclk_enable\/q
Path End       : \puttyUart1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \puttyUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3238304p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5686
-------------------------------------   ---- 
End-of-path arrival time (ps)           5686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/clock_0                macrocell43         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_bitclk_enable\/q          macrocell43     1250   1250  3238304  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   4436   5686  3238304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \bleUart1:BUART:tx_state_0\/main_3
Capture Clock  : \bleUart1:BUART:tx_state_0\/clock_0
Path slack     : 3238804p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7686
-------------------------------------   ---- 
End-of-path arrival time (ps)           7686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  3232505  RISE       1
\bleUart1:BUART:tx_state_0\/main_3                  macrocell19     4106   7686  3238804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \bleUart1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \bleUart1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3238811p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5179
-------------------------------------   ---- 
End-of-path arrival time (ps)           5179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  3234331  RISE       1
\bleUart1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   4989   5179  3238811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_bitclk_enable\/q
Path End       : \bleUart1:BUART:rx_state_0\/main_3
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3239293p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7197
-------------------------------------   ---- 
End-of-path arrival time (ps)           7197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  3239293  RISE       1
\bleUart1:BUART:rx_state_0\/main_3   macrocell23   5947   7197  3239293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_bitclk_enable\/q
Path End       : \bleUart1:BUART:rx_load_fifo\/main_2
Capture Clock  : \bleUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3239293p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7197
-------------------------------------   ---- 
End-of-path arrival time (ps)           7197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_bitclk_enable\/q   macrocell27   1250   1250  3239293  RISE       1
\bleUart1:BUART:rx_load_fifo\/main_2  macrocell24   5947   7197  3239293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_bitclk_enable\/q
Path End       : \bleUart1:BUART:rx_status_3\/main_3
Capture Clock  : \bleUart1:BUART:rx_status_3\/clock_0
Path slack     : 3239293p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7197
-------------------------------------   ---- 
End-of-path arrival time (ps)           7197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  3239293  RISE       1
\bleUart1:BUART:rx_status_3\/main_3  macrocell31   5947   7197  3239293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_3\/q
Path End       : \puttyUart1:BUART:rx_load_fifo\/main_3
Capture Clock  : \puttyUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3239303p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7187
-------------------------------------   ---- 
End-of-path arrival time (ps)           7187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_3\/q         macrocell41   1250   1250  3231476  RISE       1
\puttyUart1:BUART:rx_load_fifo\/main_3  macrocell40   5937   7187  3239303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_load_fifo\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_3\/q
Path End       : \puttyUart1:BUART:rx_state_3\/main_3
Capture Clock  : \puttyUart1:BUART:rx_state_3\/clock_0
Path slack     : 3239303p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7187
-------------------------------------   ---- 
End-of-path arrival time (ps)           7187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_3\/q       macrocell41   1250   1250  3231476  RISE       1
\puttyUart1:BUART:rx_state_3\/main_3  macrocell41   5937   7187  3239303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_3\/q
Path End       : \puttyUart1:BUART:rx_state_2\/main_3
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 3239303p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7187
-------------------------------------   ---- 
End-of-path arrival time (ps)           7187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_3\/q       macrocell41   1250   1250  3231476  RISE       1
\puttyUart1:BUART:rx_state_2\/main_3  macrocell42   5937   7187  3239303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_3\/q
Path End       : \puttyUart1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \puttyUart1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3239303p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7187
-------------------------------------   ---- 
End-of-path arrival time (ps)           7187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_3\/q               macrocell41   1250   1250  3231476  RISE       1
\puttyUart1:BUART:rx_state_stop1_reg\/main_2  macrocell44   5937   7187  3239303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_stop1_reg\/clock_0              macrocell44         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_0\/q
Path End       : \bleUart1:BUART:rx_state_3\/main_1
Capture Clock  : \bleUart1:BUART:rx_state_3\/clock_0
Path slack     : 3239415p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7075
-------------------------------------   ---- 
End-of-path arrival time (ps)           7075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_0\/q       macrocell23   1250   1250  3231962  RISE       1
\bleUart1:BUART:rx_state_3\/main_1  macrocell25   5825   7075  3239415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_0\/q
Path End       : \bleUart1:BUART:rx_state_2\/main_2
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 3239415p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7075
-------------------------------------   ---- 
End-of-path arrival time (ps)           7075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_0\/q       macrocell23   1250   1250  3231962  RISE       1
\bleUart1:BUART:rx_state_2\/main_2  macrocell26   5825   7075  3239415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_bitclk_enable\/q
Path End       : \puttyUart1:BUART:rx_load_fifo\/main_2
Capture Clock  : \puttyUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3239464p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7026
-------------------------------------   ---- 
End-of-path arrival time (ps)           7026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/clock_0                macrocell43         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_bitclk_enable\/q   macrocell43   1250   1250  3238304  RISE       1
\puttyUart1:BUART:rx_load_fifo\/main_2  macrocell40   5776   7026  3239464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_load_fifo\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_bitclk_enable\/q
Path End       : \puttyUart1:BUART:rx_state_3\/main_2
Capture Clock  : \puttyUart1:BUART:rx_state_3\/clock_0
Path slack     : 3239464p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7026
-------------------------------------   ---- 
End-of-path arrival time (ps)           7026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/clock_0                macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  3238304  RISE       1
\puttyUart1:BUART:rx_state_3\/main_2   macrocell41   5776   7026  3239464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_bitclk_enable\/q
Path End       : \puttyUart1:BUART:rx_state_2\/main_2
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 3239464p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7026
-------------------------------------   ---- 
End-of-path arrival time (ps)           7026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/clock_0                macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  3238304  RISE       1
\puttyUart1:BUART:rx_state_2\/main_2   macrocell42   5776   7026  3239464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_bitclk_enable\/q
Path End       : \bleUart1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \bleUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3239518p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4472
-------------------------------------   ---- 
End-of-path arrival time (ps)           4472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_bitclk_enable\/q          macrocell27     1250   1250  3239293  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3222   4472  3239518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_1\/q
Path End       : \puttyUart1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \puttyUart1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3239653p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_1\/q                macrocell34     1250   1250  3232922  RISE       1
\puttyUart1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   3087   4337  3239653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \puttyUart1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \puttyUart1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3239718p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4272
-------------------------------------   ---- 
End-of-path arrival time (ps)           4272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  3235342  RISE       1
\puttyUart1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   4082   4272  3239718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \puttyUart1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \puttyUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3239821p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_ctrl_mark_last\/clock_0               macrocell38         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_ctrl_mark_last\/q         macrocell38     1250   1250  3234182  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   2919   4169  3239821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_bitclk_enable\/q
Path End       : \bleUart1:BUART:rx_state_3\/main_2
Capture Clock  : \bleUart1:BUART:rx_state_3\/clock_0
Path slack     : 3239826p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6664
-------------------------------------   ---- 
End-of-path arrival time (ps)           6664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  3239293  RISE       1
\bleUart1:BUART:rx_state_3\/main_2   macrocell25   5414   6664  3239826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_bitclk_enable\/q
Path End       : \bleUart1:BUART:rx_state_2\/main_3
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 3239826p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6664
-------------------------------------   ---- 
End-of-path arrival time (ps)           6664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  3239293  RISE       1
\bleUart1:BUART:rx_state_2\/main_3   macrocell26   5414   6664  3239826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \puttyUart1:BUART:txn\/main_3
Capture Clock  : \puttyUart1:BUART:txn\/clock_0
Path slack     : 3239827p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6663
-------------------------------------   ---- 
End-of-path arrival time (ps)           6663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  3239827  RISE       1
\puttyUart1:BUART:txn\/main_3                macrocell33     2293   6663  3239827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:txn\/clock_0                             macrocell33         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \bleUart1:BUART:txn\/main_3
Capture Clock  : \bleUart1:BUART:txn\/clock_0
Path slack     : 3239832p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6658
-------------------------------------   ---- 
End-of-path arrival time (ps)           6658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  3239832  RISE       1
\bleUart1:BUART:txn\/main_3                macrocell17     2288   6658  3239832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_3\/q
Path End       : \puttyUart1:BUART:rx_state_0\/main_3
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3239885p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6605
-------------------------------------   ---- 
End-of-path arrival time (ps)           6605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_3\/q       macrocell41   1250   1250  3231476  RISE       1
\puttyUart1:BUART:rx_state_0\/main_3  macrocell39   5355   6605  3239885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_3\/q
Path End       : \puttyUart1:BUART:rx_status_3\/main_3
Capture Clock  : \puttyUart1:BUART:rx_status_3\/clock_0
Path slack     : 3239885p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6605
-------------------------------------   ---- 
End-of-path arrival time (ps)           6605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_3\/q        macrocell41   1250   1250  3231476  RISE       1
\puttyUart1:BUART:rx_status_3\/main_3  macrocell47   5355   6605  3239885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_status_3\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_0\/q
Path End       : \puttyUart1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \puttyUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3239966p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4024
-------------------------------------   ---- 
End-of-path arrival time (ps)           4024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_0\/q                macrocell39     1250   1250  3234063  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   2774   4024  3239966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_0\/q
Path End       : \bleUart1:BUART:txn\/main_2
Capture Clock  : \bleUart1:BUART:txn\/clock_0
Path slack     : 3240003p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6487
-------------------------------------   ---- 
End-of-path arrival time (ps)           6487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_0\/q  macrocell19   1250   1250  3233326  RISE       1
\bleUart1:BUART:txn\/main_2    macrocell17   5237   6487  3240003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_bitclk_enable\/q
Path End       : \puttyUart1:BUART:rx_state_0\/main_2
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3240227p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6263
-------------------------------------   ---- 
End-of-path arrival time (ps)           6263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/clock_0                macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  3238304  RISE       1
\puttyUart1:BUART:rx_state_0\/main_2   macrocell39   5013   6263  3240227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_bitclk_enable\/q
Path End       : \puttyUart1:BUART:rx_status_3\/main_2
Capture Clock  : \puttyUart1:BUART:rx_status_3\/clock_0
Path slack     : 3240227p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6263
-------------------------------------   ---- 
End-of-path arrival time (ps)           6263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/clock_0                macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  3238304  RISE       1
\puttyUart1:BUART:rx_status_3\/main_2  macrocell47   5013   6263  3240227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_status_3\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_1\/q
Path End       : \bleUart1:BUART:txn\/main_1
Capture Clock  : \bleUart1:BUART:txn\/clock_0
Path slack     : 3240281p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6209
-------------------------------------   ---- 
End-of-path arrival time (ps)           6209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_1\/q  macrocell18   1250   1250  3233459  RISE       1
\bleUart1:BUART:txn\/main_1    macrocell17   4959   6209  3240281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \bleUart1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \bleUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3240447p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_ctrl_mark_last\/q         macrocell22     1250   1250  3234441  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   2293   3543  3240447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_0\/q
Path End       : \bleUart1:BUART:rx_state_0\/main_2
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3240465p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6025
-------------------------------------   ---- 
End-of-path arrival time (ps)           6025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_0\/q       macrocell23   1250   1250  3231962  RISE       1
\bleUart1:BUART:rx_state_0\/main_2  macrocell23   4775   6025  3240465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_0\/q
Path End       : \bleUart1:BUART:rx_load_fifo\/main_1
Capture Clock  : \bleUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3240465p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6025
-------------------------------------   ---- 
End-of-path arrival time (ps)           6025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_0\/q         macrocell23   1250   1250  3231962  RISE       1
\bleUart1:BUART:rx_load_fifo\/main_1  macrocell24   4775   6025  3240465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_0\/q
Path End       : \bleUart1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \bleUart1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3240465p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6025
-------------------------------------   ---- 
End-of-path arrival time (ps)           6025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_0\/q               macrocell23   1250   1250  3231962  RISE       1
\bleUart1:BUART:rx_state_stop1_reg\/main_1  macrocell28   4775   6025  3240465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_stop1_reg\/clock_0                macrocell28         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_0\/q
Path End       : \bleUart1:BUART:rx_status_3\/main_2
Capture Clock  : \bleUart1:BUART:rx_status_3\/clock_0
Path slack     : 3240465p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6025
-------------------------------------   ---- 
End-of-path arrival time (ps)           6025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_0\/q        macrocell23   1250   1250  3231962  RISE       1
\bleUart1:BUART:rx_status_3\/main_2  macrocell31   4775   6025  3240465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \bleUart1:BUART:rx_state_0\/main_7
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3240466p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6024
-------------------------------------   ---- 
End-of-path arrival time (ps)           6024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                          macrocell30   1250   1250  3236410  RISE       1
\bleUart1:BUART:rx_state_0\/main_7  macrocell23   4774   6024  3240466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \bleUart1:BUART:rx_status_3\/main_7
Capture Clock  : \bleUart1:BUART:rx_status_3\/clock_0
Path slack     : 3240466p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6024
-------------------------------------   ---- 
End-of-path arrival time (ps)           6024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                           macrocell30   1250   1250  3236410  RISE       1
\bleUart1:BUART:rx_status_3\/main_7  macrocell31   4774   6024  3240466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_1
Path End       : \puttyUart1:BUART:pollcount_1\/main_1
Capture Clock  : \puttyUart1:BUART:pollcount_1\/clock_0
Path slack     : 3240610p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5880
-------------------------------------   ---- 
End-of-path arrival time (ps)           5880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3240610  RISE       1
\puttyUart1:BUART:pollcount_1\/main_1        macrocell45   3940   5880  3240610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_1\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_1
Path End       : \puttyUart1:BUART:pollcount_0\/main_1
Capture Clock  : \puttyUart1:BUART:pollcount_0\/clock_0
Path slack     : 3240610p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5880
-------------------------------------   ---- 
End-of-path arrival time (ps)           5880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3240610  RISE       1
\puttyUart1:BUART:pollcount_0\/main_1        macrocell46   3940   5880  3240610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_0\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_2
Path End       : \puttyUart1:BUART:pollcount_1\/main_0
Capture Clock  : \puttyUart1:BUART:pollcount_1\/clock_0
Path slack     : 3240613p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5877
-------------------------------------   ---- 
End-of-path arrival time (ps)           5877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3240613  RISE       1
\puttyUart1:BUART:pollcount_1\/main_0        macrocell45   3937   5877  3240613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_1\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_2
Path End       : \puttyUart1:BUART:pollcount_0\/main_0
Capture Clock  : \puttyUart1:BUART:pollcount_0\/clock_0
Path slack     : 3240613p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5877
-------------------------------------   ---- 
End-of-path arrival time (ps)           5877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3240613  RISE       1
\puttyUart1:BUART:pollcount_0\/main_0        macrocell46   3937   5877  3240613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_0\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_4
Path End       : \puttyUart1:BUART:rx_load_fifo\/main_7
Capture Clock  : \puttyUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3240732p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5758
-------------------------------------   ---- 
End-of-path arrival time (ps)           5758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3240732  RISE       1
\puttyUart1:BUART:rx_load_fifo\/main_7       macrocell40   3818   5758  3240732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_load_fifo\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_4
Path End       : \puttyUart1:BUART:rx_state_3\/main_7
Capture Clock  : \puttyUart1:BUART:rx_state_3\/clock_0
Path slack     : 3240732p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5758
-------------------------------------   ---- 
End-of-path arrival time (ps)           5758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3240732  RISE       1
\puttyUart1:BUART:rx_state_3\/main_7         macrocell41   3818   5758  3240732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_4
Path End       : \puttyUart1:BUART:rx_state_2\/main_7
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 3240732p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5758
-------------------------------------   ---- 
End-of-path arrival time (ps)           5758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3240732  RISE       1
\puttyUart1:BUART:rx_state_2\/main_7         macrocell42   3818   5758  3240732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_5
Path End       : \puttyUart1:BUART:rx_load_fifo\/main_6
Capture Clock  : \puttyUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3240734p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5756
-------------------------------------   ---- 
End-of-path arrival time (ps)           5756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3240734  RISE       1
\puttyUart1:BUART:rx_load_fifo\/main_6       macrocell40   3816   5756  3240734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_load_fifo\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_5
Path End       : \puttyUart1:BUART:rx_state_3\/main_6
Capture Clock  : \puttyUart1:BUART:rx_state_3\/clock_0
Path slack     : 3240734p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5756
-------------------------------------   ---- 
End-of-path arrival time (ps)           5756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3240734  RISE       1
\puttyUart1:BUART:rx_state_3\/main_6         macrocell41   3816   5756  3240734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_5
Path End       : \puttyUart1:BUART:rx_state_2\/main_6
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 3240734p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5756
-------------------------------------   ---- 
End-of-path arrival time (ps)           5756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3240734  RISE       1
\puttyUart1:BUART:rx_state_2\/main_6         macrocell42   3816   5756  3240734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_6
Path End       : \puttyUart1:BUART:rx_load_fifo\/main_5
Capture Clock  : \puttyUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3240736p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5754
-------------------------------------   ---- 
End-of-path arrival time (ps)           5754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3240736  RISE       1
\puttyUart1:BUART:rx_load_fifo\/main_5       macrocell40   3814   5754  3240736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_load_fifo\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_6
Path End       : \puttyUart1:BUART:rx_state_3\/main_5
Capture Clock  : \puttyUart1:BUART:rx_state_3\/clock_0
Path slack     : 3240736p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5754
-------------------------------------   ---- 
End-of-path arrival time (ps)           5754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3240736  RISE       1
\puttyUart1:BUART:rx_state_3\/main_5         macrocell41   3814   5754  3240736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_6
Path End       : \puttyUart1:BUART:rx_state_2\/main_5
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 3240736p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5754
-------------------------------------   ---- 
End-of-path arrival time (ps)           5754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3240736  RISE       1
\puttyUart1:BUART:rx_state_2\/main_5         macrocell42   3814   5754  3240736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_2\/q
Path End       : \puttyUart1:BUART:tx_state_1\/main_3
Capture Clock  : \puttyUart1:BUART:tx_state_1\/clock_0
Path slack     : 3241074p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5416
-------------------------------------   ---- 
End-of-path arrival time (ps)           5416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell36         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_2\/q       macrocell36   1250   1250  3232807  RISE       1
\puttyUart1:BUART:tx_state_1\/main_3  macrocell34   4166   5416  3241074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_2\/q
Path End       : \puttyUart1:BUART:tx_state_0\/main_4
Capture Clock  : \puttyUart1:BUART:tx_state_0\/clock_0
Path slack     : 3241074p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5416
-------------------------------------   ---- 
End-of-path arrival time (ps)           5416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell36         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_2\/q       macrocell36   1250   1250  3232807  RISE       1
\puttyUart1:BUART:tx_state_0\/main_4  macrocell35   4166   5416  3241074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_2\/q
Path End       : \puttyUart1:BUART:tx_state_2\/main_3
Capture Clock  : \puttyUart1:BUART:tx_state_2\/clock_0
Path slack     : 3241074p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5416
-------------------------------------   ---- 
End-of-path arrival time (ps)           5416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell36         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_2\/q       macrocell36   1250   1250  3232807  RISE       1
\puttyUart1:BUART:tx_state_2\/main_3  macrocell36   4166   5416  3241074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_0\/q
Path End       : \bleUart1:BUART:tx_state_0\/main_1
Capture Clock  : \bleUart1:BUART:tx_state_0\/clock_0
Path slack     : 3241087p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5403
-------------------------------------   ---- 
End-of-path arrival time (ps)           5403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_0\/q       macrocell19   1250   1250  3233326  RISE       1
\bleUart1:BUART:tx_state_0\/main_1  macrocell19   4153   5403  3241087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_0\/q
Path End       : \bleUart1:BUART:tx_bitclk\/main_1
Capture Clock  : \bleUart1:BUART:tx_bitclk\/clock_0
Path slack     : 3241087p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5403
-------------------------------------   ---- 
End-of-path arrival time (ps)           5403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_0\/q      macrocell19   1250   1250  3233326  RISE       1
\bleUart1:BUART:tx_bitclk\/main_1  macrocell21   4153   5403  3241087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \puttyUart1:BUART:tx_state_1\/main_2
Capture Clock  : \puttyUart1:BUART:tx_state_1\/clock_0
Path slack     : 3241255p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5235
-------------------------------------   ---- 
End-of-path arrival time (ps)           5235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  3235342  RISE       1
\puttyUart1:BUART:tx_state_1\/main_2               macrocell34     5045   5235  3241255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \puttyUart1:BUART:tx_state_0\/main_2
Capture Clock  : \puttyUart1:BUART:tx_state_0\/clock_0
Path slack     : 3241255p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5235
-------------------------------------   ---- 
End-of-path arrival time (ps)           5235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  3235342  RISE       1
\puttyUart1:BUART:tx_state_0\/main_2               macrocell35     5045   5235  3241255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \puttyUart1:BUART:tx_state_2\/main_2
Capture Clock  : \puttyUart1:BUART:tx_state_2\/clock_0
Path slack     : 3241255p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5235
-------------------------------------   ---- 
End-of-path arrival time (ps)           5235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  3235342  RISE       1
\puttyUart1:BUART:tx_state_2\/main_2               macrocell36     5045   5235  3241255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_load_fifo\/q
Path End       : \bleUart1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \bleUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3241284p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5586
-------------------------------------   ---- 
End-of-path arrival time (ps)           5586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_load_fifo\/q            macrocell24     1250   1250  3236607  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4336   5586  3241284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_0\/q
Path End       : \puttyUart1:BUART:txn\/main_2
Capture Clock  : \puttyUart1:BUART:txn\/clock_0
Path slack     : 3241333p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5157
-------------------------------------   ---- 
End-of-path arrival time (ps)           5157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_0\/q  macrocell35   1250   1250  3232522  RISE       1
\puttyUart1:BUART:txn\/main_2    macrocell33   3907   5157  3241333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:txn\/clock_0                             macrocell33         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_0\/q
Path End       : \puttyUart1:BUART:tx_bitclk\/main_1
Capture Clock  : \puttyUart1:BUART:tx_bitclk\/clock_0
Path slack     : 3241333p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5157
-------------------------------------   ---- 
End-of-path arrival time (ps)           5157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_0\/q      macrocell35   1250   1250  3232522  RISE       1
\puttyUart1:BUART:tx_bitclk\/main_1  macrocell37   3907   5157  3241333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_bitclk\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_0\/q
Path End       : \puttyUart1:BUART:rx_load_fifo\/main_1
Capture Clock  : \puttyUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3241587p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_0\/q         macrocell39   1250   1250  3234063  RISE       1
\puttyUart1:BUART:rx_load_fifo\/main_1  macrocell40   3653   4903  3241587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_load_fifo\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_0\/q
Path End       : \puttyUart1:BUART:rx_state_3\/main_1
Capture Clock  : \puttyUart1:BUART:rx_state_3\/clock_0
Path slack     : 3241587p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_0\/q       macrocell39   1250   1250  3234063  RISE       1
\puttyUart1:BUART:rx_state_3\/main_1  macrocell41   3653   4903  3241587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_0\/q
Path End       : \puttyUart1:BUART:rx_state_2\/main_1
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 3241587p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_0\/q       macrocell39   1250   1250  3234063  RISE       1
\puttyUart1:BUART:rx_state_2\/main_1  macrocell42   3653   4903  3241587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_0\/q
Path End       : \puttyUart1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \puttyUart1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3241587p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_0\/q               macrocell39   1250   1250  3234063  RISE       1
\puttyUart1:BUART:rx_state_stop1_reg\/main_1  macrocell44   3653   4903  3241587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_stop1_reg\/clock_0              macrocell44         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_last\/q
Path End       : \bleUart1:BUART:rx_state_2\/main_6
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 3241601p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4889
-------------------------------------   ---- 
End-of-path arrival time (ps)           4889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_last\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_last\/q          macrocell32   1250   1250  3241601  RISE       1
\bleUart1:BUART:rx_state_2\/main_6  macrocell26   3639   4889  3241601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_4
Path End       : \puttyUart1:BUART:rx_state_0\/main_7
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3241625p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4865
-------------------------------------   ---- 
End-of-path arrival time (ps)           4865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3240732  RISE       1
\puttyUart1:BUART:rx_state_0\/main_7         macrocell39   2925   4865  3241625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_2\/q
Path End       : \puttyUart1:BUART:txn\/main_4
Capture Clock  : \puttyUart1:BUART:txn\/clock_0
Path slack     : 3241626p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_2\/q  macrocell36   1250   1250  3232807  RISE       1
\puttyUart1:BUART:txn\/main_4    macrocell33   3614   4864  3241626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:txn\/clock_0                             macrocell33         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_2\/q
Path End       : \puttyUart1:BUART:tx_bitclk\/main_3
Capture Clock  : \puttyUart1:BUART:tx_bitclk\/clock_0
Path slack     : 3241626p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_2\/q      macrocell36   1250   1250  3232807  RISE       1
\puttyUart1:BUART:tx_bitclk\/main_3  macrocell37   3614   4864  3241626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_bitclk\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_5
Path End       : \puttyUart1:BUART:rx_state_0\/main_6
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3241627p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4863
-------------------------------------   ---- 
End-of-path arrival time (ps)           4863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3240734  RISE       1
\puttyUart1:BUART:rx_state_0\/main_6         macrocell39   2923   4863  3241627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_6
Path End       : \puttyUart1:BUART:rx_state_0\/main_5
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3241628p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3240736  RISE       1
\puttyUart1:BUART:rx_state_0\/main_5         macrocell39   2922   4862  3241628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_0\/q
Path End       : \bleUart1:BUART:tx_state_1\/main_1
Capture Clock  : \bleUart1:BUART:tx_state_1\/clock_0
Path slack     : 3241648p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4842
-------------------------------------   ---- 
End-of-path arrival time (ps)           4842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_0\/q       macrocell19   1250   1250  3233326  RISE       1
\bleUart1:BUART:tx_state_1\/main_1  macrocell18   3592   4842  3241648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_0\/q
Path End       : \bleUart1:BUART:tx_state_2\/main_1
Capture Clock  : \bleUart1:BUART:tx_state_2\/clock_0
Path slack     : 3241648p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4842
-------------------------------------   ---- 
End-of-path arrival time (ps)           4842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_0\/q       macrocell19   1250   1250  3233326  RISE       1
\bleUart1:BUART:tx_state_2\/main_1  macrocell20   3592   4842  3241648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \puttyUart1:BUART:rx_load_fifo\/main_0
Capture Clock  : \puttyUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3241707p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4783
-------------------------------------   ---- 
End-of-path arrival time (ps)           4783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_ctrl_mark_last\/clock_0               macrocell38         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  3234182  RISE       1
\puttyUart1:BUART:rx_load_fifo\/main_0  macrocell40   3533   4783  3241707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_load_fifo\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \puttyUart1:BUART:rx_state_3\/main_0
Capture Clock  : \puttyUart1:BUART:rx_state_3\/clock_0
Path slack     : 3241707p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4783
-------------------------------------   ---- 
End-of-path arrival time (ps)           4783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_ctrl_mark_last\/clock_0               macrocell38         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  3234182  RISE       1
\puttyUart1:BUART:rx_state_3\/main_0    macrocell41   3533   4783  3241707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \puttyUart1:BUART:rx_state_2\/main_0
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 3241707p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4783
-------------------------------------   ---- 
End-of-path arrival time (ps)           4783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_ctrl_mark_last\/clock_0               macrocell38         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  3234182  RISE       1
\puttyUart1:BUART:rx_state_2\/main_0    macrocell42   3533   4783  3241707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \puttyUart1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \puttyUart1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3241707p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4783
-------------------------------------   ---- 
End-of-path arrival time (ps)           4783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_ctrl_mark_last\/clock_0               macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_ctrl_mark_last\/q        macrocell38   1250   1250  3234182  RISE       1
\puttyUart1:BUART:rx_state_stop1_reg\/main_0  macrocell44   3533   4783  3241707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_stop1_reg\/clock_0              macrocell44         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_1
Path End       : \bleUart1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \bleUart1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3241713p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4777
-------------------------------------   ---- 
End-of-path arrival time (ps)           4777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3241713  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/main_1   macrocell27   2837   4777  3241713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 3241713p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4777
-------------------------------------   ---- 
End-of-path arrival time (ps)           4777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3241713  RISE       1
MODIN1_1/main_2                            macrocell29   2837   4777  3241713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 3241713p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4777
-------------------------------------   ---- 
End-of-path arrival time (ps)           4777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3241713  RISE       1
MODIN1_0/main_2                            macrocell30   2837   4777  3241713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_2
Path End       : \bleUart1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \bleUart1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3241714p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4776
-------------------------------------   ---- 
End-of-path arrival time (ps)           4776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3241714  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/main_0   macrocell27   2836   4776  3241714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 3241714p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4776
-------------------------------------   ---- 
End-of-path arrival time (ps)           4776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3241714  RISE       1
MODIN1_1/main_1                            macrocell29   2836   4776  3241714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 3241714p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4776
-------------------------------------   ---- 
End-of-path arrival time (ps)           4776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3241714  RISE       1
MODIN1_0/main_1                            macrocell30   2836   4776  3241714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_bitclk\/q
Path End       : \bleUart1:BUART:txn\/main_6
Capture Clock  : \bleUart1:BUART:txn\/clock_0
Path slack     : 3241718p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4772
-------------------------------------   ---- 
End-of-path arrival time (ps)           4772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_bitclk\/q  macrocell21   1250   1250  3241718  RISE       1
\bleUart1:BUART:txn\/main_6   macrocell17   3522   4772  3241718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_0
Path End       : \bleUart1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \bleUart1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3241728p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  3241728  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/main_2   macrocell27   2822   4762  3241728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_2\/q
Path End       : \bleUart1:BUART:txn\/main_4
Capture Clock  : \bleUart1:BUART:txn\/clock_0
Path slack     : 3241734p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_2\/q  macrocell20   1250   1250  3234329  RISE       1
\bleUart1:BUART:txn\/main_4    macrocell17   3506   4756  3241734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_0\/q
Path End       : \puttyUart1:BUART:tx_state_1\/main_1
Capture Clock  : \puttyUart1:BUART:tx_state_1\/clock_0
Path slack     : 3241767p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4723
-------------------------------------   ---- 
End-of-path arrival time (ps)           4723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_0\/q       macrocell35   1250   1250  3232522  RISE       1
\puttyUart1:BUART:tx_state_1\/main_1  macrocell34   3473   4723  3241767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_0\/q
Path End       : \puttyUart1:BUART:tx_state_0\/main_1
Capture Clock  : \puttyUart1:BUART:tx_state_0\/clock_0
Path slack     : 3241767p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4723
-------------------------------------   ---- 
End-of-path arrival time (ps)           4723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_0\/q       macrocell35   1250   1250  3232522  RISE       1
\puttyUart1:BUART:tx_state_0\/main_1  macrocell35   3473   4723  3241767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_0\/q
Path End       : \puttyUart1:BUART:tx_state_2\/main_1
Capture Clock  : \puttyUart1:BUART:tx_state_2\/clock_0
Path slack     : 3241767p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4723
-------------------------------------   ---- 
End-of-path arrival time (ps)           4723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_0\/q       macrocell35   1250   1250  3232522  RISE       1
\puttyUart1:BUART:tx_state_2\/main_1  macrocell36   3473   4723  3241767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_1\/q
Path End       : \bleUart1:BUART:tx_state_1\/main_0
Capture Clock  : \bleUart1:BUART:tx_state_1\/clock_0
Path slack     : 3241781p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4709
-------------------------------------   ---- 
End-of-path arrival time (ps)           4709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_1\/q       macrocell18   1250   1250  3233459  RISE       1
\bleUart1:BUART:tx_state_1\/main_0  macrocell18   3459   4709  3241781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_1\/q
Path End       : \bleUart1:BUART:tx_state_2\/main_0
Capture Clock  : \bleUart1:BUART:tx_state_2\/clock_0
Path slack     : 3241781p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4709
-------------------------------------   ---- 
End-of-path arrival time (ps)           4709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_1\/q       macrocell18   1250   1250  3233459  RISE       1
\bleUart1:BUART:tx_state_2\/main_0  macrocell20   3459   4709  3241781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \puttyUart1:BUART:tx_bitclk\/main_2
Capture Clock  : \puttyUart1:BUART:tx_bitclk\/clock_0
Path slack     : 3241811p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4679
-------------------------------------   ---- 
End-of-path arrival time (ps)           4679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  3235342  RISE       1
\puttyUart1:BUART:tx_bitclk\/main_2                macrocell37     4489   4679  3241811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_bitclk\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_4
Path End       : \bleUart1:BUART:rx_state_3\/main_7
Capture Clock  : \bleUart1:BUART:rx_state_3\/clock_0
Path slack     : 3241830p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4660
-------------------------------------   ---- 
End-of-path arrival time (ps)           4660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3241830  RISE       1
\bleUart1:BUART:rx_state_3\/main_7         macrocell25   2720   4660  3241830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_4
Path End       : \bleUart1:BUART:rx_state_2\/main_9
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 3241830p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4660
-------------------------------------   ---- 
End-of-path arrival time (ps)           4660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3241830  RISE       1
\bleUart1:BUART:rx_state_2\/main_9         macrocell26   2720   4660  3241830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_4
Path End       : \bleUart1:BUART:rx_state_0\/main_10
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3241841p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4649
-------------------------------------   ---- 
End-of-path arrival time (ps)           4649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3241830  RISE       1
\bleUart1:BUART:rx_state_0\/main_10        macrocell23   2709   4649  3241841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_4
Path End       : \bleUart1:BUART:rx_load_fifo\/main_7
Capture Clock  : \bleUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3241841p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4649
-------------------------------------   ---- 
End-of-path arrival time (ps)           4649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3241830  RISE       1
\bleUart1:BUART:rx_load_fifo\/main_7       macrocell24   2709   4649  3241841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_5
Path End       : \bleUart1:BUART:rx_state_3\/main_6
Capture Clock  : \bleUart1:BUART:rx_state_3\/clock_0
Path slack     : 3241845p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3241845  RISE       1
\bleUart1:BUART:rx_state_3\/main_6         macrocell25   2705   4645  3241845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_5
Path End       : \bleUart1:BUART:rx_state_2\/main_8
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 3241845p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3241845  RISE       1
\bleUart1:BUART:rx_state_2\/main_8         macrocell26   2705   4645  3241845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_5
Path End       : \bleUart1:BUART:rx_state_0\/main_9
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3241850p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3241845  RISE       1
\bleUart1:BUART:rx_state_0\/main_9         macrocell23   2700   4640  3241850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_5
Path End       : \bleUart1:BUART:rx_load_fifo\/main_6
Capture Clock  : \bleUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3241850p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3241845  RISE       1
\bleUart1:BUART:rx_load_fifo\/main_6       macrocell24   2700   4640  3241850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \bleUart1:BUART:rx_state_3\/main_0
Capture Clock  : \bleUart1:BUART:rx_state_3\/clock_0
Path slack     : 3241895p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4595
-------------------------------------   ---- 
End-of-path arrival time (ps)           4595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  3234441  RISE       1
\bleUart1:BUART:rx_state_3\/main_0    macrocell25   3345   4595  3241895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \bleUart1:BUART:rx_state_2\/main_1
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 3241895p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4595
-------------------------------------   ---- 
End-of-path arrival time (ps)           4595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  3234441  RISE       1
\bleUart1:BUART:rx_state_2\/main_1    macrocell26   3345   4595  3241895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \bleUart1:BUART:rx_state_0\/main_1
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3241902p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4588
-------------------------------------   ---- 
End-of-path arrival time (ps)           4588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  3234441  RISE       1
\bleUart1:BUART:rx_state_0\/main_1    macrocell23   3338   4588  3241902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \bleUart1:BUART:rx_load_fifo\/main_0
Capture Clock  : \bleUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3241902p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4588
-------------------------------------   ---- 
End-of-path arrival time (ps)           4588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  3234441  RISE       1
\bleUart1:BUART:rx_load_fifo\/main_0  macrocell24   3338   4588  3241902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \bleUart1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \bleUart1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3241902p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4588
-------------------------------------   ---- 
End-of-path arrival time (ps)           4588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_ctrl_mark_last\/q        macrocell22   1250   1250  3234441  RISE       1
\bleUart1:BUART:rx_state_stop1_reg\/main_0  macrocell28   3338   4588  3241902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_stop1_reg\/clock_0                macrocell28         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \bleUart1:BUART:rx_status_3\/main_1
Capture Clock  : \bleUart1:BUART:rx_status_3\/clock_0
Path slack     : 3241902p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4588
-------------------------------------   ---- 
End-of-path arrival time (ps)           4588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  3234441  RISE       1
\bleUart1:BUART:rx_status_3\/main_1   macrocell31   3338   4588  3241902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_2\/q
Path End       : \puttyUart1:BUART:rx_state_0\/main_4
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3241936p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_2\/q       macrocell42   1250   1250  3233544  RISE       1
\puttyUart1:BUART:rx_state_0\/main_4  macrocell39   3304   4554  3241936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_2\/q
Path End       : \puttyUart1:BUART:rx_status_3\/main_4
Capture Clock  : \puttyUart1:BUART:rx_status_3\/clock_0
Path slack     : 3241936p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_2\/q        macrocell42   1250   1250  3233544  RISE       1
\puttyUart1:BUART:rx_status_3\/main_4  macrocell47   3304   4554  3241936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_status_3\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_6
Path End       : \bleUart1:BUART:rx_state_3\/main_5
Capture Clock  : \bleUart1:BUART:rx_state_3\/clock_0
Path slack     : 3241981p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4509
-------------------------------------   ---- 
End-of-path arrival time (ps)           4509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3241981  RISE       1
\bleUart1:BUART:rx_state_3\/main_5         macrocell25   2569   4509  3241981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_6
Path End       : \bleUart1:BUART:rx_state_2\/main_7
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 3241981p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4509
-------------------------------------   ---- 
End-of-path arrival time (ps)           4509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3241981  RISE       1
\bleUart1:BUART:rx_state_2\/main_7         macrocell26   2569   4509  3241981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_6
Path End       : \bleUart1:BUART:rx_state_0\/main_8
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3241994p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3241981  RISE       1
\bleUart1:BUART:rx_state_0\/main_8         macrocell23   2556   4496  3241994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_6
Path End       : \bleUart1:BUART:rx_load_fifo\/main_5
Capture Clock  : \bleUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3241994p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3241981  RISE       1
\bleUart1:BUART:rx_load_fifo\/main_5       macrocell24   2556   4496  3241994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 3242037p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           4453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell30   1250   1250  3236410  RISE       1
MODIN1_1/main_4  macrocell29   3203   4453  3242037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 3242037p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           4453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell30   1250   1250  3236410  RISE       1
MODIN1_0/main_3  macrocell30   3203   4453  3242037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \bleUart1:BUART:rx_state_0\/main_6
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3242061p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                          macrocell29   1250   1250  3237314  RISE       1
\bleUart1:BUART:rx_state_0\/main_6  macrocell23   3179   4429  3242061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \bleUart1:BUART:rx_status_3\/main_6
Capture Clock  : \bleUart1:BUART:rx_status_3\/clock_0
Path slack     : 3242061p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                           macrocell29   1250   1250  3237314  RISE       1
\bleUart1:BUART:rx_status_3\/main_6  macrocell31   3179   4429  3242061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_1\/q
Path End       : \bleUart1:BUART:tx_state_0\/main_0
Capture Clock  : \bleUart1:BUART:tx_state_0\/clock_0
Path slack     : 3242063p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_1\/q       macrocell18   1250   1250  3233459  RISE       1
\bleUart1:BUART:tx_state_0\/main_0  macrocell19   3177   4427  3242063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_1\/q
Path End       : \bleUart1:BUART:tx_bitclk\/main_0
Capture Clock  : \bleUart1:BUART:tx_bitclk\/clock_0
Path slack     : 3242063p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_1\/q      macrocell18   1250   1250  3233459  RISE       1
\bleUart1:BUART:tx_bitclk\/main_0  macrocell21   3177   4427  3242063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:pollcount_0\/q
Path End       : \puttyUart1:BUART:rx_state_0\/main_10
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3242067p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_0\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:pollcount_0\/q       macrocell46   1250   1250  3236467  RISE       1
\puttyUart1:BUART:rx_state_0\/main_10  macrocell39   3173   4423  3242067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:pollcount_0\/q
Path End       : \puttyUart1:BUART:rx_status_3\/main_7
Capture Clock  : \puttyUart1:BUART:rx_status_3\/clock_0
Path slack     : 3242067p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_0\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:pollcount_0\/q       macrocell46   1250   1250  3236467  RISE       1
\puttyUart1:BUART:rx_status_3\/main_7  macrocell47   3173   4423  3242067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_status_3\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:pollcount_1\/q
Path End       : \puttyUart1:BUART:rx_state_0\/main_8
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3242092p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4398
-------------------------------------   ---- 
End-of-path arrival time (ps)           4398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_1\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:pollcount_1\/q      macrocell45   1250   1250  3236492  RISE       1
\puttyUart1:BUART:rx_state_0\/main_8  macrocell39   3148   4398  3242092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:pollcount_1\/q
Path End       : \puttyUart1:BUART:rx_status_3\/main_5
Capture Clock  : \puttyUart1:BUART:rx_status_3\/clock_0
Path slack     : 3242092p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4398
-------------------------------------   ---- 
End-of-path arrival time (ps)           4398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_1\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:pollcount_1\/q       macrocell45   1250   1250  3236492  RISE       1
\puttyUart1:BUART:rx_status_3\/main_5  macrocell47   3148   4398  3242092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_status_3\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_1\/q
Path End       : \puttyUart1:BUART:txn\/main_1
Capture Clock  : \puttyUart1:BUART:txn\/clock_0
Path slack     : 3242164p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4326
-------------------------------------   ---- 
End-of-path arrival time (ps)           4326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_1\/q  macrocell34   1250   1250  3232922  RISE       1
\puttyUart1:BUART:txn\/main_1    macrocell33   3076   4326  3242164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:txn\/clock_0                             macrocell33         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_1\/q
Path End       : \puttyUart1:BUART:tx_bitclk\/main_0
Capture Clock  : \puttyUart1:BUART:tx_bitclk\/clock_0
Path slack     : 3242164p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4326
-------------------------------------   ---- 
End-of-path arrival time (ps)           4326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_1\/q      macrocell34   1250   1250  3232922  RISE       1
\puttyUart1:BUART:tx_bitclk\/main_0  macrocell37   3076   4326  3242164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_bitclk\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_0
Path End       : \puttyUart1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \puttyUart1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3242226p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4264
-------------------------------------   ---- 
End-of-path arrival time (ps)           4264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  3242226  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/main_2   macrocell43   2324   4264  3242226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/clock_0                macrocell43         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_1
Path End       : \puttyUart1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \puttyUart1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3242240p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3240610  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/main_1   macrocell43   2310   4250  3242240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/clock_0                macrocell43         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_2
Path End       : \puttyUart1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \puttyUart1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3242243p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3240613  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/main_0   macrocell43   2307   4247  3242243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/clock_0                macrocell43         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_1\/q
Path End       : \puttyUart1:BUART:tx_state_1\/main_0
Capture Clock  : \puttyUart1:BUART:tx_state_1\/clock_0
Path slack     : 3242317p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_1\/q       macrocell34   1250   1250  3232922  RISE       1
\puttyUart1:BUART:tx_state_1\/main_0  macrocell34   2923   4173  3242317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_1\/q
Path End       : \puttyUart1:BUART:tx_state_0\/main_0
Capture Clock  : \puttyUart1:BUART:tx_state_0\/clock_0
Path slack     : 3242317p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_1\/q       macrocell34   1250   1250  3232922  RISE       1
\puttyUart1:BUART:tx_state_0\/main_0  macrocell35   2923   4173  3242317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_1\/q
Path End       : \puttyUart1:BUART:tx_state_2\/main_0
Capture Clock  : \puttyUart1:BUART:tx_state_2\/clock_0
Path slack     : 3242317p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_1\/q       macrocell34   1250   1250  3232922  RISE       1
\puttyUart1:BUART:tx_state_2\/main_0  macrocell36   2923   4173  3242317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \puttyUart1:BUART:rx_state_0\/main_0
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3242325p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_ctrl_mark_last\/clock_0               macrocell38         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  3234182  RISE       1
\puttyUart1:BUART:rx_state_0\/main_0    macrocell39   2915   4165  3242325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \puttyUart1:BUART:rx_status_3\/main_0
Capture Clock  : \puttyUart1:BUART:rx_status_3\/clock_0
Path slack     : 3242325p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_ctrl_mark_last\/clock_0               macrocell38         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  3234182  RISE       1
\puttyUart1:BUART:rx_status_3\/main_0   macrocell47   2915   4165  3242325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_status_3\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_0\/q
Path End       : \puttyUart1:BUART:rx_state_0\/main_1
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3242444p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4046
-------------------------------------   ---- 
End-of-path arrival time (ps)           4046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_0\/q       macrocell39   1250   1250  3234063  RISE       1
\puttyUart1:BUART:rx_state_0\/main_1  macrocell39   2796   4046  3242444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_0\/q
Path End       : \puttyUart1:BUART:rx_status_3\/main_1
Capture Clock  : \puttyUart1:BUART:rx_status_3\/clock_0
Path slack     : 3242444p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4046
-------------------------------------   ---- 
End-of-path arrival time (ps)           4046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_0\/q        macrocell39   1250   1250  3234063  RISE       1
\puttyUart1:BUART:rx_status_3\/main_1  macrocell47   2796   4046  3242444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_status_3\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_load_fifo\/q
Path End       : \puttyUart1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \puttyUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3242584p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3130
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4286
-------------------------------------   ---- 
End-of-path arrival time (ps)           4286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_load_fifo\/clock_0                    macrocell40         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_load_fifo\/q            macrocell40     1250   1250  3239559  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   3036   4286  3242584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:txn\/q
Path End       : \puttyUart1:BUART:txn\/main_0
Capture Clock  : \puttyUart1:BUART:txn\/clock_0
Path slack     : 3242619p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:txn\/clock_0                             macrocell33         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:txn\/q       macrocell33   1250   1250  3242619  RISE       1
\puttyUart1:BUART:txn\/main_0  macrocell33   2621   3871  3242619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:txn\/clock_0                             macrocell33         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_bitclk\/q
Path End       : \bleUart1:BUART:tx_state_1\/main_5
Capture Clock  : \bleUart1:BUART:tx_state_1\/clock_0
Path slack     : 3242635p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3855
-------------------------------------   ---- 
End-of-path arrival time (ps)           3855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_bitclk\/q        macrocell21   1250   1250  3241718  RISE       1
\bleUart1:BUART:tx_state_1\/main_5  macrocell18   2605   3855  3242635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_bitclk\/q
Path End       : \bleUart1:BUART:tx_state_2\/main_5
Capture Clock  : \bleUart1:BUART:tx_state_2\/clock_0
Path slack     : 3242635p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3855
-------------------------------------   ---- 
End-of-path arrival time (ps)           3855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_bitclk\/q        macrocell21   1250   1250  3241718  RISE       1
\bleUart1:BUART:tx_state_2\/main_5  macrocell20   2605   3855  3242635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_bitclk\/q
Path End       : \bleUart1:BUART:tx_state_0\/main_5
Capture Clock  : \bleUart1:BUART:tx_state_0\/clock_0
Path slack     : 3242643p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_bitclk\/q        macrocell21   1250   1250  3241718  RISE       1
\bleUart1:BUART:tx_state_0\/main_5  macrocell19   2597   3847  3242643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_bitclk\/q
Path End       : \puttyUart1:BUART:tx_state_1\/main_5
Capture Clock  : \puttyUart1:BUART:tx_state_1\/clock_0
Path slack     : 3242647p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_bitclk\/clock_0                       macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_bitclk\/q        macrocell37   1250   1250  3242647  RISE       1
\puttyUart1:BUART:tx_state_1\/main_5  macrocell34   2593   3843  3242647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_bitclk\/q
Path End       : \puttyUart1:BUART:tx_state_0\/main_5
Capture Clock  : \puttyUart1:BUART:tx_state_0\/clock_0
Path slack     : 3242647p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_bitclk\/clock_0                       macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_bitclk\/q        macrocell37   1250   1250  3242647  RISE       1
\puttyUart1:BUART:tx_state_0\/main_5  macrocell35   2593   3843  3242647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_bitclk\/q
Path End       : \puttyUart1:BUART:tx_state_2\/main_5
Capture Clock  : \puttyUart1:BUART:tx_state_2\/clock_0
Path slack     : 3242647p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_bitclk\/clock_0                       macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_bitclk\/q        macrocell37   1250   1250  3242647  RISE       1
\puttyUart1:BUART:tx_state_2\/main_5  macrocell36   2593   3843  3242647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_bitclk\/q
Path End       : \puttyUart1:BUART:txn\/main_6
Capture Clock  : \puttyUart1:BUART:txn\/clock_0
Path slack     : 3242647p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_bitclk\/clock_0                       macrocell37         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_bitclk\/q  macrocell37   1250   1250  3242647  RISE       1
\puttyUart1:BUART:txn\/main_6   macrocell33   2593   3843  3242647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:txn\/clock_0                             macrocell33         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_2\/q
Path End       : \bleUart1:BUART:tx_state_1\/main_3
Capture Clock  : \bleUart1:BUART:tx_state_1\/clock_0
Path slack     : 3242650p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_2\/q       macrocell20   1250   1250  3234329  RISE       1
\bleUart1:BUART:tx_state_1\/main_3  macrocell18   2590   3840  3242650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_2\/q
Path End       : \bleUart1:BUART:tx_state_2\/main_3
Capture Clock  : \bleUart1:BUART:tx_state_2\/clock_0
Path slack     : 3242650p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_2\/q       macrocell20   1250   1250  3234329  RISE       1
\bleUart1:BUART:tx_state_2\/main_3  macrocell20   2590   3840  3242650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_2\/q
Path End       : \bleUart1:BUART:tx_state_0\/main_4
Capture Clock  : \bleUart1:BUART:tx_state_0\/clock_0
Path slack     : 3242652p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_2\/q       macrocell20   1250   1250  3234329  RISE       1
\bleUart1:BUART:tx_state_0\/main_4  macrocell19   2588   3838  3242652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_2\/q
Path End       : \bleUart1:BUART:tx_bitclk\/main_3
Capture Clock  : \bleUart1:BUART:tx_bitclk\/clock_0
Path slack     : 3242652p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_2\/q      macrocell20   1250   1250  3234329  RISE       1
\bleUart1:BUART:tx_bitclk\/main_3  macrocell21   2588   3838  3242652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \bleUart1:BUART:tx_state_1\/main_2
Capture Clock  : \bleUart1:BUART:tx_state_1\/clock_0
Path slack     : 3242653p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  3234331  RISE       1
\bleUart1:BUART:tx_state_1\/main_2               macrocell18     3647   3837  3242653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \bleUart1:BUART:tx_state_2\/main_2
Capture Clock  : \bleUart1:BUART:tx_state_2\/clock_0
Path slack     : 3242653p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  3234331  RISE       1
\bleUart1:BUART:tx_state_2\/main_2               macrocell20     3647   3837  3242653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_3\/q
Path End       : \bleUart1:BUART:rx_state_0\/main_4
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3242698p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_3\/q       macrocell25   1250   1250  3235247  RISE       1
\bleUart1:BUART:rx_state_0\/main_4  macrocell23   2542   3792  3242698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_3\/q
Path End       : \bleUart1:BUART:rx_load_fifo\/main_3
Capture Clock  : \bleUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3242698p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_3\/q         macrocell25   1250   1250  3235247  RISE       1
\bleUart1:BUART:rx_load_fifo\/main_3  macrocell24   2542   3792  3242698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_3\/q
Path End       : \bleUart1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \bleUart1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242698p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_3\/q               macrocell25   1250   1250  3235247  RISE       1
\bleUart1:BUART:rx_state_stop1_reg\/main_2  macrocell28   2542   3792  3242698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_stop1_reg\/clock_0                macrocell28         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_3\/q
Path End       : \bleUart1:BUART:rx_status_3\/main_4
Capture Clock  : \bleUart1:BUART:rx_status_3\/clock_0
Path slack     : 3242698p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_3\/q        macrocell25   1250   1250  3235247  RISE       1
\bleUart1:BUART:rx_status_3\/main_4  macrocell31   2542   3792  3242698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_3\/q
Path End       : \bleUart1:BUART:rx_state_3\/main_3
Capture Clock  : \bleUart1:BUART:rx_state_3\/clock_0
Path slack     : 3242700p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3790
-------------------------------------   ---- 
End-of-path arrival time (ps)           3790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_3\/q       macrocell25   1250   1250  3235247  RISE       1
\bleUart1:BUART:rx_state_3\/main_3  macrocell25   2540   3790  3242700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_3\/q
Path End       : \bleUart1:BUART:rx_state_2\/main_4
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 3242700p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3790
-------------------------------------   ---- 
End-of-path arrival time (ps)           3790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_3\/q       macrocell25   1250   1250  3235247  RISE       1
\bleUart1:BUART:rx_state_2\/main_4  macrocell26   2540   3790  3242700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_2\/q
Path End       : \puttyUart1:BUART:rx_load_fifo\/main_4
Capture Clock  : \puttyUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3242703p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3787
-------------------------------------   ---- 
End-of-path arrival time (ps)           3787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_2\/q         macrocell42   1250   1250  3233544  RISE       1
\puttyUart1:BUART:rx_load_fifo\/main_4  macrocell40   2537   3787  3242703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_load_fifo\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_2\/q
Path End       : \puttyUart1:BUART:rx_state_3\/main_4
Capture Clock  : \puttyUart1:BUART:rx_state_3\/clock_0
Path slack     : 3242703p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3787
-------------------------------------   ---- 
End-of-path arrival time (ps)           3787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_2\/q       macrocell42   1250   1250  3233544  RISE       1
\puttyUart1:BUART:rx_state_3\/main_4  macrocell41   2537   3787  3242703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_2\/q
Path End       : \puttyUart1:BUART:rx_state_2\/main_4
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 3242703p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3787
-------------------------------------   ---- 
End-of-path arrival time (ps)           3787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_2\/q       macrocell42   1250   1250  3233544  RISE       1
\puttyUart1:BUART:rx_state_2\/main_4  macrocell42   2537   3787  3242703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_2\/q
Path End       : \puttyUart1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \puttyUart1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242703p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3787
-------------------------------------   ---- 
End-of-path arrival time (ps)           3787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_2\/q               macrocell42   1250   1250  3233544  RISE       1
\puttyUart1:BUART:rx_state_stop1_reg\/main_3  macrocell44   2537   3787  3242703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_stop1_reg\/clock_0              macrocell44         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_2\/q
Path End       : \bleUart1:BUART:rx_state_0\/main_5
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3242704p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3786
-------------------------------------   ---- 
End-of-path arrival time (ps)           3786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_2\/q       macrocell26   1250   1250  3235253  RISE       1
\bleUart1:BUART:rx_state_0\/main_5  macrocell23   2536   3786  3242704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_2\/q
Path End       : \bleUart1:BUART:rx_load_fifo\/main_4
Capture Clock  : \bleUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3242704p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3786
-------------------------------------   ---- 
End-of-path arrival time (ps)           3786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_2\/q         macrocell26   1250   1250  3235253  RISE       1
\bleUart1:BUART:rx_load_fifo\/main_4  macrocell24   2536   3786  3242704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_2\/q
Path End       : \bleUart1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \bleUart1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242704p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3786
-------------------------------------   ---- 
End-of-path arrival time (ps)           3786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_2\/q               macrocell26   1250   1250  3235253  RISE       1
\bleUart1:BUART:rx_state_stop1_reg\/main_3  macrocell28   2536   3786  3242704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_stop1_reg\/clock_0                macrocell28         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_2\/q
Path End       : \bleUart1:BUART:rx_status_3\/main_5
Capture Clock  : \bleUart1:BUART:rx_status_3\/clock_0
Path slack     : 3242704p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3786
-------------------------------------   ---- 
End-of-path arrival time (ps)           3786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_2\/q        macrocell26   1250   1250  3235253  RISE       1
\bleUart1:BUART:rx_status_3\/main_5  macrocell31   2536   3786  3242704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_2\/q
Path End       : \bleUart1:BUART:rx_state_3\/main_4
Capture Clock  : \bleUart1:BUART:rx_state_3\/clock_0
Path slack     : 3242707p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_2\/q       macrocell26   1250   1250  3235253  RISE       1
\bleUart1:BUART:rx_state_3\/main_4  macrocell25   2533   3783  3242707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_2\/q
Path End       : \bleUart1:BUART:rx_state_2\/main_5
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 3242707p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_2\/q       macrocell26   1250   1250  3235253  RISE       1
\bleUart1:BUART:rx_state_2\/main_5  macrocell26   2533   3783  3242707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 3242941p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell29   1250   1250  3237314  RISE       1
MODIN1_1/main_3  macrocell29   2299   3549  3242941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:txn\/q
Path End       : \bleUart1:BUART:txn\/main_0
Capture Clock  : \bleUart1:BUART:txn\/clock_0
Path slack     : 3242953p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:txn\/q       macrocell17   1250   1250  3242953  RISE       1
\bleUart1:BUART:txn\/main_0  macrocell17   2287   3537  3242953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:pollcount_0\/q
Path End       : \puttyUart1:BUART:pollcount_1\/main_4
Capture Clock  : \puttyUart1:BUART:pollcount_1\/clock_0
Path slack     : 3242984p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3506
-------------------------------------   ---- 
End-of-path arrival time (ps)           3506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_0\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:pollcount_0\/q       macrocell46   1250   1250  3236467  RISE       1
\puttyUart1:BUART:pollcount_1\/main_4  macrocell45   2256   3506  3242984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_1\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:pollcount_0\/q
Path End       : \puttyUart1:BUART:pollcount_0\/main_3
Capture Clock  : \puttyUart1:BUART:pollcount_0\/clock_0
Path slack     : 3242984p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3506
-------------------------------------   ---- 
End-of-path arrival time (ps)           3506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_0\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:pollcount_0\/q       macrocell46   1250   1250  3236467  RISE       1
\puttyUart1:BUART:pollcount_0\/main_3  macrocell46   2256   3506  3242984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_0\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:pollcount_1\/q
Path End       : \puttyUart1:BUART:pollcount_1\/main_2
Capture Clock  : \puttyUart1:BUART:pollcount_1\/clock_0
Path slack     : 3243008p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_1\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:pollcount_1\/q       macrocell45   1250   1250  3236492  RISE       1
\puttyUart1:BUART:pollcount_1\/main_2  macrocell45   2232   3482  3243008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_1\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_last\/q
Path End       : \puttyUart1:BUART:rx_state_2\/main_9
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 3243010p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3480
-------------------------------------   ---- 
End-of-path arrival time (ps)           3480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_last\/clock_0                         macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_last\/q          macrocell48   1250   1250  3243010  RISE       1
\puttyUart1:BUART:rx_state_2\/main_9  macrocell42   2230   3480  3243010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \bleUart1:BUART:txn\/main_5
Capture Clock  : \bleUart1:BUART:txn\/clock_0
Path slack     : 3243109p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3381
-------------------------------------   ---- 
End-of-path arrival time (ps)           3381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  3243109  RISE       1
\bleUart1:BUART:txn\/main_5                      macrocell17     3191   3381  3243109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \bleUart1:BUART:tx_state_0\/main_2
Capture Clock  : \bleUart1:BUART:tx_state_0\/clock_0
Path slack     : 3243173p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3317
-------------------------------------   ---- 
End-of-path arrival time (ps)           3317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  3234331  RISE       1
\bleUart1:BUART:tx_state_0\/main_2               macrocell19     3127   3317  3243173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \bleUart1:BUART:tx_bitclk\/main_2
Capture Clock  : \bleUart1:BUART:tx_bitclk\/clock_0
Path slack     : 3243173p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3317
-------------------------------------   ---- 
End-of-path arrival time (ps)           3317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  3234331  RISE       1
\bleUart1:BUART:tx_bitclk\/main_2                macrocell21     3127   3317  3243173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \puttyUart1:BUART:txn\/main_5
Capture Clock  : \puttyUart1:BUART:txn\/clock_0
Path slack     : 3243226p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3264
-------------------------------------   ---- 
End-of-path arrival time (ps)           3264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  3243226  RISE       1
\puttyUart1:BUART:txn\/main_5                      macrocell33     3074   3264  3243226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:txn\/clock_0                             macrocell33         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \puttyUart1:BUART:tx_state_1\/main_4
Capture Clock  : \puttyUart1:BUART:tx_state_1\/clock_0
Path slack     : 3243236p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3254
-------------------------------------   ---- 
End-of-path arrival time (ps)           3254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  3243226  RISE       1
\puttyUart1:BUART:tx_state_1\/main_4               macrocell34     3064   3254  3243236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \puttyUart1:BUART:tx_state_2\/main_4
Capture Clock  : \puttyUart1:BUART:tx_state_2\/clock_0
Path slack     : 3243236p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3254
-------------------------------------   ---- 
End-of-path arrival time (ps)           3254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  3243226  RISE       1
\puttyUart1:BUART:tx_state_2\/main_4               macrocell36     3064   3254  3243236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \bleUart1:BUART:tx_state_1\/main_4
Capture Clock  : \bleUart1:BUART:tx_state_1\/clock_0
Path slack     : 3243999p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2491
-------------------------------------   ---- 
End-of-path arrival time (ps)           2491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  3243109  RISE       1
\bleUart1:BUART:tx_state_1\/main_4               macrocell18     2301   2491  3243999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \bleUart1:BUART:tx_state_2\/main_4
Capture Clock  : \bleUart1:BUART:tx_state_2\/clock_0
Path slack     : 3243999p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2491
-------------------------------------   ---- 
End-of-path arrival time (ps)           2491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  3243109  RISE       1
\bleUart1:BUART:tx_state_2\/main_4               macrocell20     2301   2491  3243999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_status_3\/q
Path End       : \bleUart1:BUART:sRX:RxSts\/status_3
Capture Clock  : \bleUart1:BUART:sRX:RxSts\/clock
Path slack     : 3244639p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3249500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4861
-------------------------------------   ---- 
End-of-path arrival time (ps)           4861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_status_3\/q       macrocell31    1250   1250  3244639  RISE       1
\bleUart1:BUART:sRX:RxSts\/status_3  statusicell2   3611   4861  3244639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_status_3\/q
Path End       : \puttyUart1:BUART:sRX:RxSts\/status_3
Capture Clock  : \puttyUart1:BUART:sRX:RxSts\/clock
Path slack     : 3245934p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3249500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_status_3\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_status_3\/q       macrocell47    1250   1250  3245934  RISE       1
\puttyUart1:BUART:sRX:RxSts\/status_3  statusicell4   2316   3566  3245934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxSts\/clock                         statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

