0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/PMYLS/Desktop/4th semester/lab exp_3/source/givencode1.sv,1708346862,systemVerilog,,C:/Users/PMYLS/Desktop/4th semester/lab exp_3/tb/givencode1_tb.sv,,givencode,,,,,,,,
C:/Users/PMYLS/Desktop/4th semester/lab exp_3/tb/givencode1_tb.sv,1708345976,systemVerilog,,,,givencode_tb,,,,,,,,
C:/Users/PMYLS/Desktop/DSDLab3/DSDLab3.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
