
---------- Begin Simulation Statistics ----------
<<<<<<< HEAD
final_tick                               2264973123500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 101438                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739076                       # Number of bytes of host memory used
host_op_rate                                   101765                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23249.31                       # Real time elapsed on the host
host_tick_rate                               97421090                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2358359814                       # Number of instructions simulated
sim_ops                                    2365969965                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.264973                       # Number of seconds simulated
sim_ticks                                2264973123500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.081872                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              287976013                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           330695707                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         24936360                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        449955431                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          42094184                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       42410781                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          316597                       # Number of indirect misses.
system.cpu0.branchPred.lookups              578710930                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3902822                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1901245                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         16309742                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 534979774                       # Number of branches committed
system.cpu0.commit.bw_lim_events             61942166                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5717974                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      151397726                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2142374060                       # Number of instructions committed
system.cpu0.commit.committedOps            2144280599                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3458654903                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.619975                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.405629                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2442866060     70.63%     70.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    607000891     17.55%     88.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    135184969      3.91%     92.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    134554269      3.89%     95.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     43193710      1.25%     97.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     19521996      0.56%     97.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3411079      0.10%     97.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     10979763      0.32%     98.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     61942166      1.79%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3458654903                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            43219205                       # Number of function calls committed.
system.cpu0.commit.int_insts               2071869323                       # Number of committed integer instructions.
system.cpu0.commit.loads                    668867395                       # Number of loads committed
system.cpu0.commit.membars                    3807652                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3807658      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1188042879     55.41%     55.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18318163      0.85%     56.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.18%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      670768632     31.28%     87.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     259541806     12.10%    100.00% # Class of committed instruction
=======
final_tick                               2707156912500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  81820                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702104                       # Number of bytes of host memory used
host_op_rate                                    82084                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 28780.37                       # Real time elapsed on the host
host_tick_rate                               94062621                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354798946                       # Number of instructions simulated
sim_ops                                    2362407852                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.707157                       # Number of seconds simulated
sim_ticks                                2707156912500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.910536                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              297042022                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           337891263                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         26655949                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        462646991                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          39806319                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       40329996                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          523677                       # Number of indirect misses.
system.cpu0.branchPred.lookups              588438367                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3959283                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801864                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         17324551                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555005837                       # Number of branches committed
system.cpu0.commit.bw_lim_events             56436148                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419497                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       92158429                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224728415                       # Number of instructions committed
system.cpu0.commit.committedOps            2228535570                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3759583654                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.592761                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.351628                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2685821238     71.44%     71.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    637584242     16.96%     88.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    150585245      4.01%     92.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    146006886      3.88%     96.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     46357811      1.23%     97.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     17048268      0.45%     97.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      8608300      0.23%     98.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     11135516      0.30%     98.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     56436148      1.50%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3759583654                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44163788                       # Number of function calls committed.
system.cpu0.commit.int_insts               2150845037                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691535153                       # Number of loads committed
system.cpu0.commit.membars                    7608891                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608897      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238705952     55.58%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18318071      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695337009     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264764180     11.88%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu0.commit.op_class_0::total       2144280599                       # Class of committed instruction
system.cpu0.commit.refs                     930310466                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2142374060                       # Number of Instructions Simulated
system.cpu0.committedOps                   2144280599                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.105541                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.105541                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            408595759                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              8632638                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           283510477                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2325330716                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1435747538                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1620476304                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              16322503                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             26114749                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              7737190                       # Number of cycles decode is unblocking
=======
system.cpu0.commit.op_class_0::total       2228535570                       # Class of committed instruction
system.cpu0.commit.refs                     960101217                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224728415                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228535570                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.429993                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.429993                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            678700717                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              9344460                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           294236893                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2356808847                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1467018700                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1611568602                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              17337070                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             23417045                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9895448                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.fetch.Branches                  578710930                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                391531990                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2058203417                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             10968906                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           85                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2376114243                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  24                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          102                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               49898274                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.128293                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1405726529                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         330070197                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.526755                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3488879294                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.681600                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.915889                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1815731880     52.04%     52.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1239168739     35.52%     87.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               227125091      6.51%     94.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               164496103      4.71%     98.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                32503050      0.93%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5639988      0.16%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  406593      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     457      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3807393      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3488879294                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                     1021976936                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            16519761                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               557149797                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.507384                       # Inst execution rate
system.cpu0.iew.exec_refs                  1020794557                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 280177433                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              337259796                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            736453403                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1910587                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          7609713                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           281826172                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2295645829                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            740617124                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7697754                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2288735356                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1771988                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4756432                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              16322503                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              8587691                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       207775                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        38969121                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        71659                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13853                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     12804591                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     67586008                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     20383101                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13853                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1901987                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      14617774                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1016077295                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2270636781                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.840344                       # average fanout of values written-back
system.cpu0.iew.wb_producers                853854534                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.503372                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2270951217                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2788646800                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1453857447                       # number of integer regfile writes
system.cpu0.ipc                              0.474937                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.474937                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3810695      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1246554588     54.28%     54.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18649681      0.81%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802467      0.17%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           744879575     32.44%     87.86% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          278736053     12.14%    100.00% # Type of FU issued
=======
system.cpu0.fetch.Branches                  588438367                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                400625597                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2321005826                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             11467312                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          100                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2396806657                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  16                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           48                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               53336952                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.108848                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1436846071                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         336848341                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.443354                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3784520537                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.634325                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.905632                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2106099947     55.65%     55.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1234513974     32.62%     88.27% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               231753212      6.12%     94.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               168849647      4.46%     98.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                32658808      0.86%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6074763      0.16%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  762644      0.02%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     422      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3807120      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3784520537                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                     1621553334                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            17559504                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               567033282                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.426903                       # Inst execution rate
system.cpu0.iew.exec_refs                  1007469340                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 276121313                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              566767226                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            728976023                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3810839                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          9150849                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           277842378                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2320645056                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            731348027                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         10021252                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2307869789                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3426621                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6437921                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              17337070                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             13896883                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       251129                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        37765234                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses       149950                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        12547                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8869371                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     37440870                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9276314                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         12547                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      2000738                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      15558766                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1040848731                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2291880345                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.840437                       # average fanout of values written-back
system.cpu0.iew.wb_producers                874767290                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.423945                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2292036491                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2821818409                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1465445724                       # number of integer regfile writes
system.cpu0.ipc                              0.411524                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.411524                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611767      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1276577238     55.07%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18649263      0.80%     56.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802407      0.16%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           738524405     31.86%     88.23% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          272725910     11.77%    100.00% # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
<<<<<<< HEAD
system.cpu0.iq.FU_type_0::total            2296433110                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                58                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2599691                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001132                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 524112     20.16%     20.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    22      0.00%     20.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     20.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     20.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     20.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     20.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     20.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     20.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     20.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     20.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     20.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     20.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     20.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     20.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     20.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     20.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     20.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     20.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     20.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     20.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     20.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     20.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     20.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1780512     68.49%     88.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               295041     11.35%    100.00% # attempts to use FU when none available
=======
system.cpu0.iq.FU_type_0::total            2317891041                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                56                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4600262                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001985                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 776160     16.87%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    29      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3349937     72.82%     89.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               474132     10.31%    100.00% # attempts to use FU when none available
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
<<<<<<< HEAD
system.cpu0.iq.int_alu_accesses            2295222051                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8084531824                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2270636730                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2447023444                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2289927298                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2296433110                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5718531                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      151365227                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           186725                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           557                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     25421876                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3488879294                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.658215                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.858538                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1883372524     53.98%     53.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1084379797     31.08%     85.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          376550161     10.79%     95.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          123970643      3.55%     99.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           18044210      0.52%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1103051      0.03%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1009065      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             304167      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             145676      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3488879294                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.509090                       # Inst issue rate
=======
system.cpu0.iq.int_alu_accesses            2314879481                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8425218571                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2291880294                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2412765640                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2309225099                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2317891041                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11419957                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       92109483                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           315796                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           460                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     29033416                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3784520537                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.612466                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.845992                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2162168417     57.13%     57.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1099650315     29.06%     86.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          375803334      9.93%     96.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          127545877      3.37%     99.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           15832462      0.42%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1399914      0.04%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1426112      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             442511      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             251595      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3784520537                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.428757                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.memDep0.conflictingLoads         20909877                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3344906                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           736453403                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          281826172                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3053                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      4510856230                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    19090019                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              360863823                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1365631299                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              13637357                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1452209890                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              12144199                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                38317                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2826141738                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2316262678                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1488768283                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1610818068                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              22634898                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              16322503                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             48416259                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               123136980                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2826141694                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        248751                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              9215                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 26467263                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          9196                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5692351958                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4621611594                       # The number of ROB writes
system.cpu0.timesIdled                       50273766                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 3020                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.913412                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               14074458                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            16382143                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1704815                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         22710456                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            666394                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         676469                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           10075                       # Number of indirect misses.
system.cpu1.branchPred.lookups               25936341                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        60204                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1901004                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1438848                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  20328142                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1911057                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5703750                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       12513147                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            84613781                       # Number of instructions committed
system.cpu1.commit.committedOps              86515002                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    445893909                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.194026                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.850690                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    409246402     91.78%     91.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     17966165      4.03%     95.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6339398      1.42%     97.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6023281      1.35%     98.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1840732      0.41%     99.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       524687      0.12%     99.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1769930      0.40%     99.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       272257      0.06%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1911057      0.43%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    445893909                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              976652                       # Number of function calls committed.
system.cpu1.commit.int_insts                 81521472                       # Number of committed integer instructions.
system.cpu1.commit.loads                     23232089                       # Number of loads committed
system.cpu1.commit.membars                    3802096                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3802096      4.39%      4.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        51404570     59.42%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       25133093     29.05%     92.86% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       6175099      7.14%    100.00% # Class of committed instruction
=======
system.cpu0.memDep0.conflictingLoads         33041278                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4553096                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           728976023                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          277842378                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2895                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      5406073871                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8239957                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              609801819                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421278967                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              26288543                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1485745927                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              15629602                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                70166                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2872552194                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2346425484                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1507075983                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1600710947                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              28415260                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              17337070                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             70694399                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                85797012                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2872552150                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        230375                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8824                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 50617718                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8810                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6023804351                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4666374254                       # The number of ROB writes
system.cpu0.timesIdled                       46736475                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2862                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.421299                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               17722679                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            18970705                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1781585                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31946743                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            924264                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         935751                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           11487                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35189299                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47859                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801574                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1378859                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29517875                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2950888                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405398                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       13508594                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130070531                       # Number of instructions committed
system.cpu1.commit.committedOps             133872282                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    686374716                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.195043                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.863514                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    630307474     91.83%     91.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27868310      4.06%     95.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9495332      1.38%     97.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8861386      1.29%     98.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2082643      0.30%     98.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       852460      0.12%     98.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3464387      0.50%     99.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       491836      0.07%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2950888      0.43%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    686374716                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457223                       # Number of function calls committed.
system.cpu1.commit.int_insts                125276420                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36890608                       # Number of loads committed
system.cpu1.commit.membars                    7603269                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603269      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77453684     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40692182     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8123003      6.07%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu1.commit.op_class_0::total         86515002                       # Class of committed instruction
system.cpu1.commit.refs                      31308204                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   84613781                       # Number of Instructions Simulated
system.cpu1.committedOps                     86515002                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.318802                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.318802                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            382522879                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               274085                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13384173                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             104750496                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                17236677                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 42669041                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1440978                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               741327                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4527203                       # Number of cycles decode is unblocking
=======
system.cpu1.commit.op_class_0::total        133872282                       # Class of committed instruction
system.cpu1.commit.refs                      48815197                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130070531                       # Number of Instructions Simulated
system.cpu1.committedOps                    133872282                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.316110                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.316110                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            605334233                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               419088                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17010994                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             153056603                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                22691203                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 50965450                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1380221                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1182745                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8647511                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.fetch.Branches                   25936341                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 15143473                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    429153613                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               348418                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           57                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     107352579                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3413890                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.057631                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          17536158                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14740852                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.238538                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         448396778                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.243658                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.684272                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               380936167     84.96%     84.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                40794053      9.10%     94.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16288398      3.63%     97.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7144607      1.59%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2186394      0.49%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  578487      0.13%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  468403      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     259      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           448396778                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1647144                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1539687                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                21987031                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.210883                       # Inst execution rate
system.cpu1.iew.exec_refs                    34186499                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   8705861                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              331461848                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             26208317                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1901924                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1492416                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             9286335                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           99012199                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             25480638                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1381485                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             94906390                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1981070                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2884194                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1440978                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              7249828                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        65420                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          842793                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        28360                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         3075                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         5670                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2976228                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1210220                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          3075                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       540343                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        999344                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 52092095                       # num instructions consuming a value
system.cpu1.iew.wb_count                     93648814                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.819153                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 42671380                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.208088                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      93701337                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               119519517                       # number of integer regfile reads
system.cpu1.int_regfile_writes               61629204                       # number of integer regfile writes
system.cpu1.ipc                              0.188012                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.188012                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3802311      3.95%      3.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             57819123     60.05%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  59      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            27746373     28.82%     92.81% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6919907      7.19%    100.00% # Type of FU issued
=======
system.cpu1.fetch.Branches                   35189299                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23017874                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    662278571                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               351815                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     154648380                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3565894                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.050891                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          24957099                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18646943                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.223652                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         689018618                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.229966                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.673395                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               592252530     85.96%     85.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                57961036      8.41%     94.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23270515      3.38%     97.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10631698      1.54%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3323306      0.48%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  717926      0.10%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  861100      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      13      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     494      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           689018618                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        2450633                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1485593                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31380757                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.207345                       # Inst execution rate
system.cpu1.iew.exec_refs                    51962772                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12361811                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              518928515                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40024520                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802329                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1461873                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12771906                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          147366364                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39600961                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1285382                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            143372774                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2804450                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4310559                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1380221                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11891801                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        62924                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1140610                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        43101                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1636                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         4544                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3133912                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       847317                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1636                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       504920                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        980673                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 82746449                       # num instructions consuming a value
system.cpu1.iew.wb_count                    142240352                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.837624                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 69310379                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.205707                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     142295685                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               178148481                       # number of integer regfile reads
system.cpu1.int_regfile_writes               95523460                       # number of integer regfile writes
system.cpu1.ipc                              0.188107                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.188107                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603373      5.26%      5.26% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             84734465     58.58%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43707268     30.21%     94.05% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8612902      5.95%    100.00% # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
<<<<<<< HEAD
system.cpu1.iq.FU_type_0::total              96287875                       # Type of FU issued
=======
system.cpu1.iq.FU_type_0::total             144658156                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu1.iq.fu_busy_cnt                    2226795                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.023126                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 405550     18.21%     18.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1607287     72.18%     90.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               213954      9.61%    100.00% # attempts to use FU when none available
=======
system.cpu1.iq.fu_busy_cnt                    4079182                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028199                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 646437     15.85%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3087430     75.69%     91.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               345311      8.47%    100.00% # attempts to use FU when none available
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
<<<<<<< HEAD
system.cpu1.iq.int_alu_accesses              94712343                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         643365411                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     93648802                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        111511586                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  93308054                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 96287875                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            5704145                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       12497196                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           166116                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           395                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6333926                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    448396778                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.214738                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.668697                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          388908509     86.73%     86.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           37584928      8.38%     95.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13559977      3.02%     98.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4294646      0.96%     99.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2738898      0.61%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             493596      0.11%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             558471      0.12%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             137367      0.03%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             120386      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      448396778                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.213952                       # Inst issue rate
=======
system.cpu1.iq.int_alu_accesses             141133949                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         982694264                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    142240340                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        160861786                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 135960573                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                144658156                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405791                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       13494081                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           280180                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           393                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5878138                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    689018618                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.209948                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.669008                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          599689082     87.04%     87.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           58115208      8.43%     95.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18076956      2.62%     98.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6138909      0.89%     98.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4918014      0.71%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             759753      0.11%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             918896      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             226288      0.03%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             175512      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      689018618                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.209204                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.memDep0.conflictingLoads         13260578                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1728430                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            26208317                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            9286335                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    215                       # number of misc regfile reads
system.cpu1.numCycles                       450043922                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  4079882693                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              351748146                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             56668686                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              12125481                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                19497601                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3337951                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                50887                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            130537972                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             102687492                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           67215397                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 43954499                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              15899332                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1440978                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             31730324                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                10546711                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       130537960                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25230                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               880                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 24946222                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           878                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   543009870                       # The number of ROB reads
system.cpu1.rob.rob_writes                  200569937                       # The number of ROB writes
system.cpu1.timesIdled                          75938                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            83.148845                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               10434820                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            12549567                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1134821                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         18015202                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            533743                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         542495                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            8752                       # Number of indirect misses.
system.cpu2.branchPred.lookups               20086734                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        35427                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1901009                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           911105                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  16236968                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1684081                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        5703747                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        9143728                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            70436390                       # Number of instructions committed
system.cpu2.commit.committedOps              72337603                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    419953370                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.172252                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.816737                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    389847267     92.83%     92.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     14887789      3.55%     96.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5029048      1.20%     97.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      4807292      1.14%     98.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1250815      0.30%     99.02% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       443303      0.11%     99.12% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1749006      0.42%     99.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       254769      0.06%     99.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1684081      0.40%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    419953370                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              818026                       # Number of function calls committed.
system.cpu2.commit.int_insts                 67867479                       # Number of committed integer instructions.
system.cpu2.commit.loads                     19707716                       # Number of loads committed
system.cpu2.commit.membars                    3802084                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      3802084      5.26%      5.26% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        42273010     58.44%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       21608725     29.87%     93.57% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       4653640      6.43%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         72337603                       # Class of committed instruction
system.cpu2.commit.refs                      26262377                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   70436390                       # Number of Instructions Simulated
system.cpu2.committedOps                     72337603                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.007007                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.007007                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            372640578                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               233232                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             9966692                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              85255232                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                13343993                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 30752441                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                912542                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               644565                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              4064978                       # Number of cycles decode is unblocking
=======
system.cpu1.memDep0.conflictingLoads         23815911                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2311576                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40024520                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12771906                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    104                       # number of misc regfile reads
system.cpu1.numCycles                       691469251                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  4722824405                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              556153554                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89327524                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              24561398                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                25690256                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4965692                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                50502                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            188566860                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             150952788                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          101330994                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 53690813                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              20694044                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1380221                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             52080770                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12003470                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       188566848                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         23004                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               678                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 52298137                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           677                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   830804483                       # The number of ROB reads
system.cpu1.rob.rob_writes                  297413604                       # The number of ROB writes
system.cpu1.timesIdled                          56939                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.fetch.Branches                   20086734                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 12796505                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    406144435                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               224622                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      86721880                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2272516                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.047474                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          14433838                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          10968563                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.204962                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         421714532                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.210154                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.642968                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               367990629     87.26%     87.26% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                31337730      7.43%     94.69% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                13399240      3.18%     97.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 6411370      1.52%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1896142      0.45%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  407290      0.10%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  271733      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      13      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     385      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           421714532                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        1397353                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              988086                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                17474900                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.185675                       # Inst execution rate
system.cpu2.iew.exec_refs                    28321539                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6890905                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              322706898                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             21832802                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1901941                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           940200                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             7209461                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           81471337                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             21430634                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           858316                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             78561090                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1750704                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              2437755                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                912542                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              6303695                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        45145                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          669378                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        24752                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1771                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         5529                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2125086                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       654800                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1771                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       333418                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        654668                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 44795560                       # num instructions consuming a value
system.cpu2.iew.wb_count                     77747729                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.831645                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 37254010                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.183752                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      77785084                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                98124415                       # number of integer regfile reads
system.cpu2.int_regfile_writes               51961586                       # number of integer regfile writes
system.cpu2.ipc                              0.166472                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.166472                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          3802308      4.79%      4.79% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             47018999     59.20%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  52      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   90      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            23554197     29.66%     93.65% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5043748      6.35%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              79419406                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    2174377                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.027378                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 404756     18.61%     18.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     18.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     18.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     18.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     18.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     18.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     18.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     18.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     18.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     18.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     18.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     18.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     18.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     18.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     18.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     18.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     18.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     18.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     18.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     18.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     18.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     18.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     18.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     18.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     18.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     18.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     18.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     18.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     18.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     18.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     18.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     18.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     18.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     18.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     18.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     18.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     18.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     18.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     18.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     18.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     18.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     18.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     18.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               1571227     72.26%     90.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               198390      9.12%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              77791459                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         582908797                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     77747717                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         90606404                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  75767179                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 79419406                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            5704158                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        9133733                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           181104                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           411                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      4394249                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    421714532                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.188325                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.636614                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          372462880     88.32%     88.32% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           32275922      7.65%     95.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            9825817      2.33%     98.30% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3396628      0.81%     99.11% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            2556407      0.61%     99.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             439684      0.10%     99.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             529403      0.13%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             120828      0.03%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             106963      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      421714532                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.187703                       # Inst issue rate
=======
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.memDep0.conflictingLoads         12308225                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1331866                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            21832802                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            7209461                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    224                       # number of misc regfile reads
system.cpu2.numCycles                       423111885                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  4106816220                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              342886123                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             48034218                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents              12557403                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                15217920                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               2895044                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                40228                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            105534716                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              83890725                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           55991704                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 31965091                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              14798533                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                912542                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             30704880                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 7957486                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       105534704                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         27976                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               917                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 24514993                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           915                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   499749450                       # The number of ROB reads
system.cpu2.rob.rob_writes                  164730325                       # The number of ROB writes
system.cpu2.timesIdled                          55258                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            94.017103                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                7985840                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             8494029                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           759518                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15027013                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            413940                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         420305                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            6365                       # Number of indirect misses.
system.cpu3.branchPred.lookups               16347472                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        14062                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1900970                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           569747                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13555483                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1464360                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        5703663                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        6862820                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            60935583                       # Number of instructions committed
system.cpu3.commit.committedOps              62836761                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    366426710                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.171485                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.820989                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    340505917     92.93%     92.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     12849251      3.51%     96.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4309156      1.18%     97.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      4081870      1.11%     98.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       869583      0.24%     98.96% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       380907      0.10%     99.06% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1733821      0.47%     99.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       231845      0.06%     99.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1464360      0.40%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    366426710                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              669380                       # Number of function calls committed.
system.cpu3.commit.int_insts                 58682318                       # Number of committed integer instructions.
system.cpu3.commit.loads                     17413601                       # Number of loads committed
system.cpu3.commit.membars                    3802042                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      3802042      6.05%      6.05% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        36008807     57.31%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       19314571     30.74%     94.09% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3711197      5.91%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         62836761                       # Class of committed instruction
system.cpu3.commit.refs                      23025780                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   60935583                       # Number of Instructions Simulated
system.cpu3.committedOps                     62836761                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.040348                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.040348                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            329734089                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               196165                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             7651346                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              72278145                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                10347945                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 23031389                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                570478                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               569254                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              3990544                       # Number of cycles decode is unblocking
=======
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.fetch.Branches                   16347472                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 11071165                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    355240435                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               153201                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      72988275                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1520498                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.044414                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          11673760                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           8399780                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.198299                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         367674445                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.203689                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.637818                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               322671520     87.76%     87.76% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                25895866      7.04%     94.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11542578      3.14%     97.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5176328      1.41%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1813154      0.49%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  321927      0.09%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  252833      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     229      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           367674445                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         397684                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              623159                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                14509713                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.183807                       # Inst execution rate
system.cpu3.iew.exec_refs                    24544629                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5780085                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              280526342                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             18917645                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1901906                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           596697                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5940072                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           69692152                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             18764544                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           513435                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             67654188                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               1677284                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2417785                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                570478                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              6204977                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        31652                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          513593                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        20075                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          656                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1711                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      1504044                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       327893                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           656                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       221738                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        401421                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 39405428                       # num instructions consuming a value
system.cpu3.iew.wb_count                     67158172                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.842754                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 33209093                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.182459                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      67180736                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                83750248                       # number of integer regfile reads
system.cpu3.int_regfile_writes               45349179                       # number of integer regfile writes
system.cpu3.ipc                              0.165553                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.165553                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          3802251      5.58%      5.58% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             39678934     58.21%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            20789180     30.50%     94.28% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            3897111      5.72%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              68167623                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    2114229                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.031015                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 391986     18.54%     18.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     18.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     18.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     18.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     18.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     18.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     18.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     18.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     18.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     18.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     18.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     18.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     18.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     18.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     18.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     18.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     18.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     18.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     18.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     18.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     18.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     18.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     18.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     18.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     18.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     18.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     18.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     18.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     18.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     18.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     18.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     18.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     18.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     18.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     18.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     18.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     18.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     18.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     18.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     18.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     18.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     18.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     18.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               1539667     72.82%     91.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               182572      8.64%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              66479585                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         506337595                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     67158160                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         76548078                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  63988077                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 68167623                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            5704075                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        6855390                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           213703                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           412                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      2999309                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    367674445                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.185402                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.636056                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          325358421     88.49%     88.49% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           28247254      7.68%     96.17% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7843971      2.13%     98.31% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2723112      0.74%     99.05% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            2425818      0.66%     99.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             386502      0.11%     99.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             487727      0.13%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             112173      0.03%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              89467      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      367674445                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.185202                       # Inst issue rate
=======
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.memDep0.conflictingLoads         11726624                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1097869                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            18917645                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5940072                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    209                       # number of misc regfile reads
system.cpu3.numCycles                       368072129                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  4161855228                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              300163129                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             42093614                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents              12861455                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                11904989                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2822470                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                21985                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             88718010                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              71306092                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           48161506                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 24612559                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              14513636                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                570478                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             30392839                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 6067892                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        88717998                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         30451                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               936                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 23937960                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           933                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   434660670                       # The number of ROB reads
system.cpu3.rob.rob_writes                  140648846                       # The number of ROB writes
system.cpu3.timesIdled                          15136                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          4179117                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               168469                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5055757                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                 40                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              24189903                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     18579294                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      37076802                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1349790                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       123127                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     96126704                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     15605152                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    193098977                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       15728279                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2264973123500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           13375948                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5767353                       # Transaction distribution
system.membus.trans_dist::CleanEvict         12730046                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1048                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            692                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5194048                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5194002                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      13375948                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          7658                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     55646743                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               55646743                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1557587392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1557587392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1538                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          18579394                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                18579394    100.00%    100.00% # Request fanout histogram
=======
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6673862                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                32163                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             7339342                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              20645638                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     24343515                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      48595950                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       745096                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        96500                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     92763939                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     19469307                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    185514442                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       19565807                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2707156912500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           19215280                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5793577                       # Transaction distribution
system.membus.trans_dist::CleanEvict         18458714                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              329                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            261                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5127345                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5127340                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      19215280                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           444                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     72938570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               72938570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1928716608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1928716608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              544                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          24343659                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                24343659    100.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
<<<<<<< HEAD
system.membus.snoop_fanout::total            18579394                       # Request fanout histogram
system.membus.respLayer1.occupancy        97956886508                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         66856505518                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                267                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          134                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    15321345347.014925                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   94157029454.752884                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          129     96.27%     96.27% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.75%     97.01% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.75%     97.76% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.75%     98.51% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+11-5.5e+11            1      0.75%     99.25% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::9e+11-9.5e+11            1      0.75%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 903720504000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            134                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   211912847000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2053060276500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2264973123500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     12731628                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12731628                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     12731628                       # number of overall hits
system.cpu2.icache.overall_hits::total       12731628                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        64877                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         64877                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        64877                       # number of overall misses
system.cpu2.icache.overall_misses::total        64877                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1666358000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1666358000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1666358000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1666358000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     12796505                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12796505                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     12796505                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12796505                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.005070                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.005070                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.005070                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.005070                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 25684.880620                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 25684.880620                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 25684.880620                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 25684.880620                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          271                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    54.200000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        62120                       # number of writebacks
system.cpu2.icache.writebacks::total            62120                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         2725                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         2725                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         2725                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         2725                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        62152                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        62152                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        62152                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        62152                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1537106500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1537106500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1537106500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1537106500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.004857                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.004857                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.004857                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.004857                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 24731.408482                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 24731.408482                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 24731.408482                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 24731.408482                       # average overall mshr miss latency
system.cpu2.icache.replacements                 62120                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     12731628                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12731628                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        64877                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        64877                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1666358000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1666358000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     12796505                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12796505                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.005070                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.005070                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 25684.880620                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 25684.880620                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         2725                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         2725                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        62152                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        62152                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1537106500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1537106500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.004857                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.004857                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 24731.408482                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 24731.408482                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2264973123500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.994922                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           12743860                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            62120                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           205.149066                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        357046500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.994922                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999841                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999841                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         25655162                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        25655162                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2264973123500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     20263030                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        20263030                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     20263030                       # number of overall hits
system.cpu2.dcache.overall_hits::total       20263030                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      4967570                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4967570                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      4967570                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4967570                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 600945016810                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 600945016810                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 600945016810                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 600945016810                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     25230600                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     25230600                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     25230600                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     25230600                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.196887                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.196887                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.196887                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.196887                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 120973.638381                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 120973.638381                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 120973.638381                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 120973.638381                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      4218279                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       859210                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            43703                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           8895                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    96.521497                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    96.594716                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1965899                       # number of writebacks
system.cpu2.dcache.writebacks::total          1965899                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3735227                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3735227                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3735227                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3735227                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1232343                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1232343                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1232343                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1232343                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 135308940594                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 135308940594                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 135308940594                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 135308940594                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.048843                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.048843                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.048843                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.048843                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 109798.116753                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 109798.116753                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 109798.116753                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 109798.116753                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1965899                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     17611374                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       17611374                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2966004                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2966004                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 314095316500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 314095316500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     20577378                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     20577378                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.144139                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.144139                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 105898.480413                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 105898.480413                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2348001                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2348001                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       618003                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       618003                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  60594793000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  60594793000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.030033                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.030033                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 98049.350893                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 98049.350893                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2651656                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2651656                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      2001566                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2001566                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 286849700310                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 286849700310                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      4653222                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4653222                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.430146                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.430146                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 143312.636361                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 143312.636361                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1387226                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1387226                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       614340                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       614340                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  74714147594                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  74714147594                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.132025                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.132025                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 121616.934587                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 121616.934587                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          324                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          324                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          236                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          236                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5676000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5676000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          560                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          560                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.421429                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.421429                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 24050.847458                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24050.847458                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          164                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          164                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           72                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           72                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       889500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       889500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.128571                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.128571                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 12354.166667                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12354.166667                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          205                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          205                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          168                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          168                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1345500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1345500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          373                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          373                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.450402                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.450402                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8008.928571                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8008.928571                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          166                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          166                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1195500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1195500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.445040                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.445040                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7201.807229                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7201.807229                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       389000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       389000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       373000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       373000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data      1154880                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total        1154880                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       746129                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       746129                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  75796528500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  75796528500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1901009                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1901009                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.392491                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.392491                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 101586.359061                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 101586.359061                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       746129                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       746129                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  75050399500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  75050399500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.392491                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.392491                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 100586.359061                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 100586.359061                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2264973123500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.532628                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           23396630                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1978299                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            11.826640                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        357058000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.532628                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.922895                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.922895                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         56243413                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        56243413                       # Number of data accesses
system.cpu3.numPwrStateTransitions                223                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          112                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    18576551450.892857                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   102783853508.492371                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          107     95.54%     95.54% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.89%     96.43% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.89%     97.32% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.89%     98.21% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+11-5.5e+11            1      0.89%     99.11% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::9e+11-9.5e+11            1      0.89%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        14500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 903720873000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            112                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   184399361000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2080573762500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2264973123500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     11052775                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11052775                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     11052775                       # number of overall hits
system.cpu3.icache.overall_hits::total       11052775                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        18390                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         18390                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        18390                       # number of overall misses
system.cpu3.icache.overall_misses::total        18390                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    492315000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    492315000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    492315000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    492315000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     11071165                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11071165                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     11071165                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11071165                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001661                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001661                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001661                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001661                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 26770.799347                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 26770.799347                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 26770.799347                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 26770.799347                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          550                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    42.307692                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        17452                       # number of writebacks
system.cpu3.icache.writebacks::total            17452                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          906                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          906                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          906                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          906                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        17484                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        17484                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        17484                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        17484                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    454209500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    454209500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    454209500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    454209500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001579                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001579                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001579                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001579                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 25978.580416                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 25978.580416                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 25978.580416                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 25978.580416                       # average overall mshr miss latency
system.cpu3.icache.replacements                 17452                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     11052775                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11052775                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        18390                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        18390                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    492315000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    492315000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     11071165                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11071165                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001661                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001661                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 26770.799347                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 26770.799347                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          906                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          906                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        17484                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        17484                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    454209500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    454209500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001579                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001579                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 25978.580416                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 25978.580416                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2264973123500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.994845                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10830727                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            17452                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           620.600905                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        363449500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.994845                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999839                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999839                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         22159814                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        22159814                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2264973123500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     17308365                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17308365                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     17308365                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17308365                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4527500                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4527500                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4527500                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4527500                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 558266373834                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 558266373834                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 558266373834                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 558266373834                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     21835865                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     21835865                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     21835865                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     21835865                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.207342                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.207342                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.207342                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.207342                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 123305.659599                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 123305.659599                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 123305.659599                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 123305.659599                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      3648535                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       702011                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            30381                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           6870                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   120.092657                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   102.185007                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1697839                       # number of writebacks
system.cpu3.dcache.writebacks::total          1697839                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3425244                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3425244                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3425244                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3425244                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      1102256                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1102256                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      1102256                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1102256                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 122079426483                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 122079426483                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 122079426483                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 122079426483                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.050479                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.050479                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.050479                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.050479                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 110754.150109                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 110754.150109                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 110754.150109                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 110754.150109                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1697839                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     15399757                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       15399757                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2725341                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2725341                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 290408973500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 290408973500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     18125098                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     18125098                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.150363                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.150363                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 106558.765857                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 106558.765857                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2157914                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2157914                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       567427                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       567427                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  56515500500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  56515500500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031306                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031306                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 99599.596953                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 99599.596953                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1908608                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1908608                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1802159                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1802159                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 267857400334                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 267857400334                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3710767                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3710767                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.485657                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.485657                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 148631.391755                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 148631.391755                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1267330                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1267330                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       534829                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       534829                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  65563925983                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  65563925983                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.144129                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.144129                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 122588.576878                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 122588.576878                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          356                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          356                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          216                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          216                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5475500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5475500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          572                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          572                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.377622                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.377622                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 25349.537037                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 25349.537037                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          150                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          150                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           66                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           66                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       796500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       796500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.115385                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.115385                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 12068.181818                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12068.181818                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          208                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          208                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          194                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          194                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1555000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1555000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          402                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          402                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.482587                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.482587                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8015.463918                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8015.463918                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          188                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          188                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1387000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1387000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.467662                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.467662                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7377.659574                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7377.659574                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       510000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       510000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       490000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       490000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data      1299491                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total        1299491                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       601479                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       601479                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  61651332000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  61651332000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1900970                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1900970                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.316406                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.316406                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 102499.558588                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 102499.558588                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       601479                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       601479                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  61049853000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  61049853000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.316406                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.316406                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 101499.558588                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 101499.558588                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2264973123500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.801843                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           20310201                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1703535                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            11.922386                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        363461000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.801843                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.868808                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.868808                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         49179179                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        49179179                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 28                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           14                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    681786892.857143                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1107743469.156905                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           14    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       218000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3740554000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             14                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2255428107000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   9545016500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2264973123500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    335292014                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       335292014                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    335292014                       # number of overall hits
system.cpu0.icache.overall_hits::total      335292014                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     56239976                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      56239976                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     56239976                       # number of overall misses
system.cpu0.icache.overall_misses::total     56239976                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 1311534428999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 1311534428999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 1311534428999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 1311534428999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    391531990                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    391531990                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    391531990                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    391531990                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.143641                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.143641                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.143641                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.143641                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 23320.323412                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23320.323412                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 23320.323412                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23320.323412                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2553                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               63                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    40.523810                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     47884037                       # number of writebacks
system.cpu0.icache.writebacks::total         47884037                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      8355906                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      8355906                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      8355906                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      8355906                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     47884070                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     47884070                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     47884070                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     47884070                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 1086360874499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 1086360874499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 1086360874499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 1086360874499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.122299                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.122299                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.122299                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.122299                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 22687.312806                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22687.312806                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 22687.312806                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22687.312806                       # average overall mshr miss latency
system.cpu0.icache.replacements              47884037                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    335292014                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      335292014                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     56239976                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     56239976                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 1311534428999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 1311534428999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    391531990                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    391531990                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.143641                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.143641                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 23320.323412                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23320.323412                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      8355906                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      8355906                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     47884070                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     47884070                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 1086360874499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 1086360874499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.122299                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.122299                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 22687.312806                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22687.312806                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2264973123500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999976                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          383174689                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         47884037                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.002138                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999976                       # Average occupied blocks per requestor
=======
system.membus.snoop_fanout::total            24343659                       # Request fanout histogram
system.membus.respLayer1.occupancy       128159532178                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         78822528390                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2707156912500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2707156912500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2707156912500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2707156912500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2707156912500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2707156912500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2707156912500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2707156912500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2707156912500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2707156912500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    686663583.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   815829651.361387                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        86000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1758327000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2703036931000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4119981500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2707156912500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    345932591                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       345932591                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    345932591                       # number of overall hits
system.cpu0.icache.overall_hits::total      345932591                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     54693006                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      54693006                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     54693006                       # number of overall misses
system.cpu0.icache.overall_misses::total     54693006                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 1746608829497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 1746608829497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 1746608829497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 1746608829497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    400625597                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    400625597                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    400625597                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    400625597                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.136519                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.136519                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.136519                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.136519                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 31934.774795                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 31934.774795                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 31934.774795                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 31934.774795                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2726                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               57                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    47.824561                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     47803856                       # number of writebacks
system.cpu0.icache.writebacks::total         47803856                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      6889117                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      6889117                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      6889117                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      6889117                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     47803889                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     47803889                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     47803889                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     47803889                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 1351873707497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 1351873707497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 1351873707497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 1351873707497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.119323                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.119323                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.119323                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.119323                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 28279.575904                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 28279.575904                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 28279.575904                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 28279.575904                       # average overall mshr miss latency
system.cpu0.icache.replacements              47803856                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    345932591                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      345932591                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     54693006                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     54693006                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 1746608829497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 1746608829497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    400625597                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    400625597                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.136519                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.136519                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 31934.774795                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 31934.774795                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      6889117                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      6889117                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     47803889                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     47803889                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 1351873707497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 1351873707497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.119323                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.119323                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 28279.575904                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 28279.575904                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2707156912500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999980                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          393735074                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         47803856                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.236471                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999980                       # Average occupied blocks per requestor
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
<<<<<<< HEAD
system.cpu0.icache.tags.tag_accesses        830948049                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       830948049                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2264973123500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    891470207                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       891470207                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    891470207                       # number of overall hits
system.cpu0.dcache.overall_hits::total      891470207                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     55999061                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      55999061                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     55999061                       # number of overall misses
system.cpu0.dcache.overall_misses::total     55999061                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1693407537451                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1693407537451                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1693407537451                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1693407537451                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    947469268                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    947469268                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    947469268                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    947469268                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.059104                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.059104                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.059104                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.059104                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 30239.927370                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30239.927370                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 30239.927370                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30239.927370                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     15049808                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1413210                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           235002                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          13825                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    64.041191                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   102.221338                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     42687828                       # number of writebacks
system.cpu0.dcache.writebacks::total         42687828                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     13986684                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     13986684                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     13986684                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     13986684                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     42012377                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     42012377                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     42012377                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     42012377                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 788992495106                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 788992495106                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 788992495106                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 788992495106                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.044342                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.044342                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.044342                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.044342                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18780.001310                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18780.001310                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18780.001310                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18780.001310                       # average overall mshr miss latency
system.cpu0.dcache.replacements              42687828                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    644601776                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      644601776                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     43331718                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     43331718                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1118971399500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1118971399500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    687933494                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    687933494                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.062988                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.062988                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25823.379528                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25823.379528                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8589194                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8589194                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     34742524                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     34742524                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 592562614500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 592562614500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.050503                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050503                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17055.830903                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17055.830903                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    246868431                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     246868431                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     12667343                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     12667343                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 574436137951                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 574436137951                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    259535774                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    259535774                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.048808                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.048808                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 45347.800083                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 45347.800083                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5397490                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5397490                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      7269853                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      7269853                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 196429880606                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 196429880606                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.028011                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.028011                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27019.787141                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27019.787141                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3258                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3258                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2895                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2895                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     19428500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     19428500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         6153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         6153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.470502                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.470502                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6711.053541                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6711.053541                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2861                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2861                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           34                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           34                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1292000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1292000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005526                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005526                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        38000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        38000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5766                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5766                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          284                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          284                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2694500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2694500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6050                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6050                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.046942                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.046942                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9487.676056                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9487.676056                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          278                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          278                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2418500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2418500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.045950                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.045950                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8699.640288                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8699.640288                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        11500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        11500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         9500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         9500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1210126                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1210126                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       691119                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       691119                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  70853011500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  70853011500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1901245                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1901245                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.363509                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.363509                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 102519.264410                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 102519.264410                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       691119                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       691119                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  70161892500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  70161892500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.363509                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.363509                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 101519.264410                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 101519.264410                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2264973123500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.958824                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          935393240                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         42703178                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.904535                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.958824                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998713                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998713                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1941468642                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1941468642                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2264973123500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            40050541                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            39851990                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               86731                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              288002                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               54398                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              258747                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               15014                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              231509                       # number of demand (read+write) hits
system.l2.demand_hits::total                 80836932                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           40050541                       # number of overall hits
system.l2.overall_hits::.cpu0.data           39851990                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              86731                       # number of overall hits
system.l2.overall_hits::.cpu1.data             288002                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              54398                       # number of overall hits
system.l2.overall_hits::.cpu2.data             258747                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              15014                       # number of overall hits
system.l2.overall_hits::.cpu3.data             231509                       # number of overall hits
system.l2.overall_hits::total                80836932                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           7833528                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2832485                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              8907                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1796917                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              7754                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1705109                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              2470                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1464296                       # number of demand (read+write) misses
system.l2.demand_misses::total               15651466                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          7833528                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2832485                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             8907                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1796917                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             7754                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1705109                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             2470                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1464296                       # number of overall misses
system.l2.overall_misses::total              15651466                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 591381264489                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 298381244106                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    864128493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 214044418846                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    819364488                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 203018188334                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    253639992                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 176573346232                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1485335594980                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 591381264489                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 298381244106                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    864128493                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 214044418846                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    819364488                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 203018188334                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    253639992                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 176573346232                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1485335594980                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        47884069                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        42684475                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           95638                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2084919                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           62152                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1963856                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           17484                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1695805                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             96488398                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       47884069                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       42684475                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          95638                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2084919                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          62152                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1963856                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          17484                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1695805                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            96488398                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.163594                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.066359                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.093132                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.861864                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.124759                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.868245                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.141272                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.863481                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.162211                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.163594                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.066359                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.093132                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.861864                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.124759                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.868245                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.141272                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.863481                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.162211                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 75493.604477                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105342.568136                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 97016.783766                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 119117.587983                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 105669.910756                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 119064.639465                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 102688.255870                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 120585.828434                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94900.732940                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 75493.604477                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105342.568136                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 97016.783766                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 119117.587983                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 105669.910756                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 119064.639465                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 102688.255870                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 120585.828434                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94900.732940                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            3956983                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     96239                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      41.116211                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2619119                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5767353                       # number of writebacks
system.l2.writebacks::total                   5767353                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             93                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         123217                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            484                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          34621                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            518                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          32967                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            272                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          31660                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              223832                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            93                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        123217                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           484                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         34621                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           518                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         32967                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           272                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         31660                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             223832                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      7833435                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2709268                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8423                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1762296                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         7236                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1672142                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2198                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1432636                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          15427634                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      7833435                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2709268                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8423                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1762296                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         7236                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1672142                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2198                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1432636                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3186997                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         18614631                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 513040494992                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 260813366198                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    745778995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 192055327477                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    710961988                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 182157213963                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    213213993                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 158138813759                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1307875171365                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 513040494992                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 260813366198                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    745778995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 192055327477                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    710961988                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 182157213963                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    213213993                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 158138813759                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 319979515048                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1627854686413                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.163592                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.063472                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.088072                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.845259                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.116424                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.851459                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.125715                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.844812                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.159891                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.163592                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.063472                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.088072                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.845259                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.116424                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.851459                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.125715                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.844812                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.192921                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 65493.681251                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 96267.097311                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 88540.780601                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 108980.175565                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 98253.453289                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 108936.450351                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 97003.636488                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 110383.107614                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84774.837889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 65493.681251                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 96267.097311                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 88540.780601                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 108980.175565                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 98253.453289                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 108936.450351                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 97003.636488                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 110383.107614                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 100401.573973                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87450.279644                       # average overall mshr miss latency
system.l2.replacements                       34148578                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     12413662                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         12413662                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     12413662                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     12413662                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     83563515                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         83563515                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     83563515                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     83563515                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3186997                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3186997                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 319979515048                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 319979515048                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 100401.573973                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 100401.573973                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   62                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            75                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                132                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       572000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       572000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           84                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           41                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           37                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           32                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              194                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.892857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.560976                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.432432                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.562500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.680412                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7626.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4333.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           75                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           23                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           132                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1506500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       461999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       321000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       364500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2653999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.892857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.560976                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.432432                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.562500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.680412                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20086.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20086.913043                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20062.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20106.053030                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 51                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           47                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              113                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        79000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        79000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           71                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           39                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            164                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.661972                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.739130                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.741935                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.689024                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4647.058824                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   699.115044                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           47                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           26                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          112                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       936500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       356500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       459000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       519000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2271000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.661972                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.695652                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.741935                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.682927                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19925.531915                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 22281.250000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19956.521739                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19961.538462                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20276.785714                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          6147798                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           120042                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data           116475                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           106051                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               6490366                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1796232                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1285408                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data        1229925                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data        1022921                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5334486                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 187509465417                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 152166313831                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 145540165419                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data 122854248530                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  608070193197                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      7944030                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1405450                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data      1346400                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data      1128972                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          11824852                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.226111                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.914588                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.913492                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.906064                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.451125                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 104390.449239                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 118379.778118                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 118332.553139                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 120101.404243                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 113988.525454                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        79634                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        22328                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        21364                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        20937                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           144263                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1716598                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1263080                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data      1208561                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data      1001984                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5190223                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 163620702475                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 136748247348                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data 130816855492                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data 110171865006                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 541357670321                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.216087                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.898701                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.897624                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.887519                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.438925                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 95316.843242                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 108265.705536                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 108241.830981                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 109953.716832                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 104303.354658                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      40050541                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         86731                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         54398                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         15014                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           40206684                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      7833528                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         8907                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         7754                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         2470                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          7852659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 591381264489                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    864128493                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    819364488                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    253639992                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 593318397462                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     47884069                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        95638                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        62152                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        17484                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       48059343                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.163594                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.093132                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.124759                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.141272                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.163395                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 75493.604477                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 97016.783766                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 105669.910756                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 102688.255870                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75556.368545                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           93                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          484                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          518                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          272                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1367                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      7833435                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8423                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         7236                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2198                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      7851292                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 513040494992                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    745778995                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    710961988                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    213213993                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 514710449968                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.163592                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.088072                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.116424                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.125715                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.163367                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 65493.681251                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 88540.780601                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 98253.453289                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 97003.636488                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65557.420354                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     33704192                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       167960                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       142272                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       125458                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          34139882                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1036253                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       511509                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       475184                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       441375                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2464321                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 110871778689                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  61878105015                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  57478022915                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  53719097702                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 283947004321                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     34740445                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       679469                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       617456                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       566833                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      36604203                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.029828                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.752807                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.769584                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.778668                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.067323                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 106992.962808                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 120971.683812                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 120959.508138                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 121708.519291                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 115223.221456                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        43583                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        12293                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        11603                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        10723                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        78202                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       992670                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       499216                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       463581                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       430652                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2386119                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  97192663723                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  55307080129                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  51340358471                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  47966948753                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 251807051076                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.028574                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.734715                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.750792                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.759751                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.065187                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 97910.346563                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 110787.875647                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 110747.331040                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 111382.157178                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105529.963542                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          191                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          116                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          128                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data          117                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               552                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2891                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         2223                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data         2089                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data         2005                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            9208                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     61384755                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     32307736                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data     29662756                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data     32055258                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total    155410505                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3082                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         2339                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data         2217                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data         2122                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          9760                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.938027                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.950406                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.942264                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.944863                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.943443                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 21233.052577                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 14533.394512                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 14199.500239                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 15987.659850                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 16877.769874                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          599                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          344                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          310                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data          305                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1558                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         2292                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         1879                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data         1779                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data         1700                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         7650                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     47316135                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     39230109                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data     37230615                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data     35611627                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    159388486                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.743673                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.803335                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.802436                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.801131                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.783811                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20644.037958                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20878.184673                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20927.833052                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20948.015882                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20835.096209                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2264973123500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2264973123500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999942                       # Cycle average of tags in use
system.l2.tags.total_refs                   195384563                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  34150680                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.721250                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      33.971788                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.097500                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.384751                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.025984                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.209524                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.021926                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.177998                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.008527                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.224880                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    14.877065                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.530809                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.048398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.177887                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000406                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.003274                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000343                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.002781                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000133                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.003514                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.232454                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            53                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.828125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.171875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1573956304                       # Number of tag accesses
system.l2.tags.data_accesses               1573956304                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2264973123500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     501339776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     173515008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        539072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     112833536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        463104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     107066048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        140672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      91732160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    200847424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1188476800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    501339776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       539072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       463104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       140672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     502482624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    369110592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       369110592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        7833434                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2711172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8423                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1763024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           7236                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1672907                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1433315                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3138241                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            18569950                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5767353                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5767353                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        221344691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         76607977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           238004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         49816722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           204463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         47270339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            62108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         40500330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     88675412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             524720045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    221344691                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       238004                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       204463                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        62108                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        221849266                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      162964668                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            162964668                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      162964668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       221344691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        76607977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          238004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        49816722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          204463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        47270339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           62108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        40500330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     88675412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            687684713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5506081.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   7833433.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2439720.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8423.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1746700.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      7236.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1647626.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2198.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1399074.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3133428.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.010561330750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       340251                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       340252                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            37178557                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5184096                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    18569950                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5767353                       # Number of write requests accepted
system.mem_ctrls.readBursts                  18569950                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5767353                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 352112                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                261272                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            549094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            545483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            630846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1358409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            628661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           8173406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            707968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            636963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            633276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            600125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           668096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           592399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           588456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           634370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           560342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           709944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            301936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            294668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            289702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            297290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            359008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            418867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            427761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            380381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            385174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            356140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           361175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           355159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           331091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           314835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           312335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           320536                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.44                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 552708811797                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                91089190000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            894293274297                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30338.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49088.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         9                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 12589530                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2733009                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                49.64                       # Row buffer hit rate for writes
=======
system.cpu0.icache.tags.tag_accesses        849055082                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       849055082                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2707156912500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    892205984                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       892205984                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    892205984                       # number of overall hits
system.cpu0.dcache.overall_hits::total      892205984                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     56197120                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      56197120                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     56197120                       # number of overall misses
system.cpu0.dcache.overall_misses::total     56197120                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1883191099517                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1883191099517                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1883191099517                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1883191099517                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    948403104                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    948403104                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    948403104                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    948403104                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.059254                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.059254                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.059254                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.059254                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 33510.455687                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33510.455687                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 33510.455687                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33510.455687                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     15450664                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1654266                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           279155                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          18412                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    55.347975                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    89.847165                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     41244915                       # number of writebacks
system.cpu0.dcache.writebacks::total         41244915                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     16410017                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     16410017                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     16410017                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     16410017                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     39787103                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     39787103                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     39787103                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     39787103                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 834153672832                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 834153672832                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 834153672832                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 834153672832                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041952                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041952                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041952                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041952                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20965.428743                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20965.428743                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20965.428743                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20965.428743                       # average overall mshr miss latency
system.cpu0.dcache.replacements              41244915                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    639065838                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      639065838                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     44578941                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     44578941                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1225357689500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1225357689500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    683644779                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    683644779                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.065208                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.065208                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27487.366501                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27487.366501                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      9542989                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      9542989                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     35035952                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     35035952                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 622252523000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 622252523000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051249                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051249                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17760.400031                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17760.400031                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    253140146                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     253140146                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     11618179                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     11618179                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 657833410017                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 657833410017                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264758325                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264758325                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.043882                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.043882                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 56621.042766                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 56621.042766                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6867028                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6867028                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4751151                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4751151                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 211901149832                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 211901149832                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.017945                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017945                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 44599.961111                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 44599.961111                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3198                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3198                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2738                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2738                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     16256500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     16256500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.461253                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.461253                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5937.363039                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5937.363039                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2724                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2724                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       922500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       922500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002358                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002358                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 65892.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 65892.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5733                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5733                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          141                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          141                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       623500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       623500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5874                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5874                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.024004                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.024004                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4421.985816                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4421.985816                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          141                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          141                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       482500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       482500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.024004                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.024004                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3421.985816                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3421.985816                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2336756                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2336756                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1465108                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1465108                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 129776466500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 129776466500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801864                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801864                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385366                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385366                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 88578.088783                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 88578.088783                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1465108                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1465108                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 128311358500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 128311358500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385366                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385366                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 87578.088783                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 87578.088783                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2707156912500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996385                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          935803996                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         41251989                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.685064                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996385                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999887                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999887                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1945685577                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1945685577                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2707156912500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            35844765                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            36738029                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               50370                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              643821                       # number of demand (read+write) hits
system.l2.demand_hits::total                 73276985                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           35844765                       # number of overall hits
system.l2.overall_hits::.cpu0.data           36738029                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              50370                       # number of overall hits
system.l2.overall_hits::.cpu1.data             643821                       # number of overall hits
system.l2.overall_hits::total                73276985                       # number of overall hits
system.l2.demand_misses::.cpu0.inst          11959122                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4506154                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             16261                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2990591                       # number of demand (read+write) misses
system.l2.demand_misses::total               19472128                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst         11959122                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4506154                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            16261                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2990591                       # number of overall misses
system.l2.overall_misses::total              19472128                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 900537306500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 436930218493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1455150500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 307639629496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1646562304989                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 900537306500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 436930218493                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1455150500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 307639629496                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1646562304989                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        47803887                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        41244183                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           66631                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3634412                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             92749113                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       47803887                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       41244183                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          66631                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3634412                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            92749113                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.250170                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.109256                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.244046                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.822854                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.209944                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.250170                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.109256                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.244046                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.822854                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.209944                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 75301.289384                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96963.001818                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89487.147162                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102869.175188                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84559.956929                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 75301.289384                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96963.001818                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89487.147162                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102869.175188                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84559.956929                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               7877                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       115                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      68.495652                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4238702                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5793577                       # number of writebacks
system.l2.writebacks::total                   5793577                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             34                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         173272                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             77                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          75779                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              249162                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            34                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        173272                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            77                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         75779                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             249162                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst     11959088                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      4332882                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        16184                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2914812                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          19222966                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst     11959088                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      4332882                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        16184                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2914812                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5192445                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         24415411                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 780944575001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 379224295496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1289362000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 270479440498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1431937672995                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 780944575001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 379224295496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1289362000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 270479440498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 443125738182                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1875063411177                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.250170                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.105054                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.242890                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.802004                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.207258                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.250170                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.105054                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.242890                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.802004                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.263241                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 65301.348648                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87522.414757                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79668.932279                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92794.815068                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74490.985054                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 65301.348648                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87522.414757                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79668.932279                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92794.815068                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 85340.477979                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76798.355398                       # average overall mshr miss latency
system.l2.replacements                       43731116                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9233659                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9233659                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9233659                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9233659                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     83146573                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         83146573                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     83146573                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     83146573                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5192445                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5192445                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 443125738182                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 443125738182                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 85340.477979                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 85340.477979                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 38                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       208500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       208500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               43                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.782609                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.883721                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data        10425                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5486.842105                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            38                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       398000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       351500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       749500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.782609                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.883721                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        19900                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19527.777778                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19723.684211                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       178000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       218000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19777.777778                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19818.181818                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3101467                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           262549                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3364016                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3107252                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2207818                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5315070                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 295258962499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 226764418997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  522023381496                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6208719                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2470367                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8679086                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.500466                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.893721                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.612400                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95022.535185                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102709.742831                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98215.711457                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       127182                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        64480                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           191662                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2980070                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2143338                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5123408                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 253873587000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 197998664499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 451872251499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.479981                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.867619                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.590317                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 85190.477740                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92378.646998                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88197.592598                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      35844765                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         50370                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           35895135                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst     11959122                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        16261                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total         11975383                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 900537306500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1455150500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 901992457000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     47803887                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        66631                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       47870518                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.250170                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.244046                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.250162                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 75301.289384                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89487.147162                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75320.551919                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           34                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           77                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           111                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst     11959088                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        16184                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total     11975272                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 780944575001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1289362000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 782233937001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.250170                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.242890                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.250160                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 65301.348648                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79668.932279                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65320.765741                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     33636562                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       381272                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          34017834                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1398902                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       782773                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2181675                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 141671255994                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  80875210499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 222546466493                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     35035464                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1164045                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      36199509                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.039928                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.672459                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.060268                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 101273.181391                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103318.855529                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102007.158029                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        46090                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        11299                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        57389                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1352812                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       771474                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2124286                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 125350708496                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  72480775999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 197831484495                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.038613                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.662753                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.058683                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92659.370627                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93951.028808                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93128.460337                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           61                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                64                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          554                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           36                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             590                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     11845000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       380500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     12225500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          615                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           39                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           654                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.900813                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.923077                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.902141                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 21380.866426                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 10569.444444                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 20721.186441                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          142                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          147                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          412                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           31                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          443                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      8063999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       613000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      8676999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.669919                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.794872                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.677370                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19572.813107                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19774.193548                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19586.905192                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2707156912500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2707156912500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999962                       # Cycle average of tags in use
system.l2.tags.total_refs                   189999721                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  43731326                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.344705                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.844346                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.300534                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.786169                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.009943                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.398203                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    17.660766                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.513193                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.035946                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.168534                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000155                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.006222                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.275949                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            52                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.812500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.187500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1524771814                       # Number of tag accesses
system.l2.tags.data_accesses               1524771814                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2707156912500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     765381568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     277454144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1035776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     186653888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    327402304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1557927680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    765381568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1035776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     766417344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    370788928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       370788928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst       11959087                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        4335221                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          16184                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2916467                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5115661                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            24342620                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5793577                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5793577                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        282725233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        102489125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           382607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         68948308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    120939537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             575484809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    282725233                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       382607                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        283107839                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      136966175                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            136966175                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      136966175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       282725233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       102489125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          382607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        68948308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    120939537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            712450985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5460403.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples  11959087.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3979892.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     16184.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2838948.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5108400.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.016398770750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       335198                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       335198                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            49832682                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5137296                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    24342620                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5793577                       # Number of write requests accepted
system.mem_ctrls.readBursts                  24342620                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5793577                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 440109                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                333174                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            621422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            634627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            751868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           4606967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            811407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           8385383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            801738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            750296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            723638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            728599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           770311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           651513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           663182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           663304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           633385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1704871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            287895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            292992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            327218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            327602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            406329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            390024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            408498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            384000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            367589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            378548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           355640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           320318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           308181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           316912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           297531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           291102                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.05                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 477736185046                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               119512555000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            925908266296                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19986.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38736.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 18271374                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2919798                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.47                       # Row buffer hit rate for writes
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.readPktSize::6              18569950                       # Read request sizes (log2)
=======
system.mem_ctrls.readPktSize::6              24342620                       # Read request sizes (log2)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.writePktSize::6              5767353                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 9958032                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2565808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1914967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1179547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  628918                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  266737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  175440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  138850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  113974                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  107885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 132472                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 195247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 183731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 154651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 148888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 139078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 117019                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  65512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  20920                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  10162                       # What read queue length does an incoming req see
=======
system.mem_ctrls.writePktSize::6              5793577                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                15783726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2786767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1382930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1152968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  997075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  543160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  325565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  286549                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  214179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  137998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  98360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  78349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  54397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  29608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  14802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   9271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   4314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     25                       # What read queue length does an incoming req see
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
<<<<<<< HEAD
system.mem_ctrls.wrQLenPdf::15                  22240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  23761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  54916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 126824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 241201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 334735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 369559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 376305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 369743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 364632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 363802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 375074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 365027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 364351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 351749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 336025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 329370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 330063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  17704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   9677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   7223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  11206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  15757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  19588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  21951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  23189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  23811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  23973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  24474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  25212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  25303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  25362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  24993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  25660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  28440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  17862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   6407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     12                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      8401346                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    180.724161                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   107.976610                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   253.745994                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5491007     65.36%     65.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1374795     16.36%     81.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       522899      6.22%     87.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       207286      2.47%     90.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        82105      0.98%     91.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        45741      0.54%     91.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        83744      1.00%     92.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       188770      2.25%     95.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       404999      4.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      8401346                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       340252                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      53.542192                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.929104                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    476.079594                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       340251    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::262144-278527            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        340252                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       340251                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.182301                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.169416                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.681870                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           313935     92.27%     92.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2180      0.64%     92.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16755      4.92%     97.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4692      1.38%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1691      0.50%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              651      0.19%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              238      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               77      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               18      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        340251                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1165941632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                22535168                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               352387712                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1188476800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            369110592                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       514.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       155.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    524.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    162.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2264973105500                       # Total gap between requests
system.mem_ctrls.avgGap                      93065.90                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    501339712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    156142080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       539072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    111788800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       463104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    105448064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       140672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     89540736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    200539392                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    352387712                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 221344662.679835110903                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 68937718.677525848150                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 238003.707155247423                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 49355464.239353038371                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 204463.353315371030                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 46555989.078163556755                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 62107.580235929454                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 39532802.871247850358                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 88539413.522979050875                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 155581409.926606595516                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      7833434                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2711172                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8423                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1763024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         7236                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1672907                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2198                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1433315                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3138241                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5767353                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 191905346956                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 150952436727                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    390128137                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 118762614744                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    404957363                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 112694325909                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    120662295                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  98763027194                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 220299774972                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 54604960735949                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     24498.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     55677.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     46317.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     67363.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     55964.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     67364.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     54896.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     68905.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     70198.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9467941.49                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          27911081100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          14835068655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         35607237120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        14284227240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     178794473520.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     380661169410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     549192905280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1201286162325                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        530.375460                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1423364554594                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  75632180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 765976388906                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          32074607880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          17048031825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         94468126200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14457379860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     178794473520.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1006684868850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      22015053120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1365542541255                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        602.895693                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  47053028385                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  75632180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 2142287915115                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                255                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          128                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    15934383765.625000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   96292012171.774139                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          123     96.09%     96.09% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     96.88% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     97.66% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.78%     98.44% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::9e+11-9.5e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        22000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 903720587500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            128                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   225372001500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2039601122000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2264973123500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     15035357                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15035357                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     15035357                       # number of overall hits
system.cpu1.icache.overall_hits::total       15035357                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       108116                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        108116                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       108116                       # number of overall misses
system.cpu1.icache.overall_misses::total       108116                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2231752498                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2231752498                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2231752498                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2231752498                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     15143473                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15143473                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     15143473                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15143473                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007139                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007139                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007139                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007139                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 20642.203726                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 20642.203726                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 20642.203726                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 20642.203726                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1234                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               22                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    56.090909                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        95606                       # number of writebacks
system.cpu1.icache.writebacks::total            95606                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        12478                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        12478                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        12478                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        12478                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        95638                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        95638                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        95638                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        95638                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1992564998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1992564998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1992564998                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1992564998                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006315                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006315                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006315                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006315                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 20834.448629                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 20834.448629                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 20834.448629                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 20834.448629                       # average overall mshr miss latency
system.cpu1.icache.replacements                 95606                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     15035357                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15035357                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       108116                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       108116                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2231752498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2231752498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     15143473                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15143473                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007139                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007139                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 20642.203726                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 20642.203726                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        12478                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        12478                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        95638                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        95638                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1992564998                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1992564998                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006315                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006315                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 20834.448629                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 20834.448629                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2264973123500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.994983                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14780290                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            95606                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           154.595841                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        350178500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.994983                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999843                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999843                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         30382584                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        30382584                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2264973123500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     25149535                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        25149535                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     25149535                       # number of overall hits
system.cpu1.dcache.overall_hits::total       25149535                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5396543                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5396543                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5396543                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5396543                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 646488431203                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 646488431203                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 646488431203                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 646488431203                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     30546078                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     30546078                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     30546078                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     30546078                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.176669                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.176669                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.176669                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.176669                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 119796.771971                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 119796.771971                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 119796.771971                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 119796.771971                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      5589678                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       859682                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            66155                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           9510                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    84.493659                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    90.397687                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2087132                       # number of writebacks
system.cpu1.dcache.writebacks::total          2087132                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4067826                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4067826                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4067826                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4067826                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1328717                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1328717                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1328717                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1328717                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 144604180800                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 144604180800                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 144604180800                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 144604180800                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043499                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043499                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043499                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043499                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 108829.932032                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 108829.932032                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 108829.932032                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 108829.932032                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2087132                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     21151693                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       21151693                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3219709                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3219709                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 338396267000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 338396267000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     24371402                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     24371402                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.132110                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.132110                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 105101.506689                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 105101.506689                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2539656                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2539656                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       680053                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       680053                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  65408586500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  65408586500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.027904                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.027904                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 96181.601287                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 96181.601287                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3997842                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3997842                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2176834                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2176834                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 308092164203                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 308092164203                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      6174676                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6174676                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.352542                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.352542                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 141532.227172                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 141532.227172                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1528170                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1528170                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       648664                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       648664                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  79195594300                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  79195594300                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.105052                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.105052                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 122090.318408                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 122090.318408                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          328                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          328                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          232                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          232                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5084000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5084000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          560                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          560                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.414286                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.414286                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 21913.793103                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 21913.793103                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          152                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          152                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           80                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           80                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       883500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       883500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 11043.750000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11043.750000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          214                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          214                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          159                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          159                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1174500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1174500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          373                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          373                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.426273                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.426273                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7386.792453                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7386.792453                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          158                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          158                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1025500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1025500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.423592                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.423592                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6490.506329                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6490.506329                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       187000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       187000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       178000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       178000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1125004                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1125004                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       776000                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       776000                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  78131402500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  78131402500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1901004                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1901004                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.408205                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.408205                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 100684.797036                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 100684.797036                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       776000                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       776000                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  77355402500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  77355402500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.408205                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.408205                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 99684.797036                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 99684.797036                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2264973123500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.496450                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           28378584                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2104520                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.484587                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        350190000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.496450                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.921764                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.921764                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         67000578                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        67000578                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2264973123500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          84666116                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     18181015                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     84084226                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        28381225                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5368269                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1107                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           743                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1850                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           47                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           47                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         11873068                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        11873068                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      48059344                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     36606773                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         9760                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         9760                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    143652175                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    128079340                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       286882                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      6279419                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       186424                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      5910755                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        52420                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      5099831                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             289547246                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6129158720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5463826816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     12239616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    267010816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      7953408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    251503936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2235904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    217193088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            12351122304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        39569174                       # Total snoops (count)
system.tol2bus.snoopTraffic                 372364032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        136088520                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.130364                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.370125                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              119411217     87.75%     87.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1               16102109     11.83%     99.58% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 141838      0.10%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 378183      0.28%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  55167      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      6      0.00%    100.00% # Request fanout histogram
=======
system.mem_ctrls.wrQLenPdf::15                  30085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  34755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 139812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 276742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 320648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 340849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 351230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 354486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 355274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 356579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 361883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 382300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 365542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 363430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 353955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 344304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 342039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 346049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      8171714                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    229.966979                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   133.542944                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   279.000189                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4530733     55.44%     55.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1304073     15.96%     71.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       676566      8.28%     79.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       377859      4.62%     84.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       249706      3.06%     87.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       240655      2.94%     90.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       224500      2.75%     93.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        81501      1.00%     94.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       486121      5.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      8171714                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       335198                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      71.308630                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.807986                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    552.325328                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       335197    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::294912-311295            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        335198                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       335198                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.290011                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.270319                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.841961                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           293615     87.59%     87.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             5389      1.61%     89.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            23242      6.93%     96.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             8448      2.52%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3097      0.92%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              989      0.30%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              308      0.09%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               78      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               22      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        335198                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1529760704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                28166976                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               349464256                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1557927680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            370788928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       565.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       129.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    575.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    136.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2707156894500                       # Total gap between requests
system.mem_ctrls.avgGap                      89830.74                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    765381568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    254713088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1035776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    181692672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    326937600                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    349464256                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 282725232.684494435787                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 94088778.830621257424                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 382606.562337564537                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 67115678.134892746806                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 120767879.575211003423                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 129089028.562174275517                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst     11959087                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      4335221                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        16184                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2916467                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5115661                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5793577                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 290978403900                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 202986389193                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    609549554                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 150085700002                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 281248223647                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 65076608073197                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     24331.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46822.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37663.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51461.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     54977.89                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11232543.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          24873246720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13220432775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         46687053420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13758985620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     213700493760.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     639075176400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     501379684800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1452695073495                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        536.612808                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1296905445382                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  90397840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1319853627118                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          33472819800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          17791221855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        123976875120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14744192760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     213700493760.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1211349031230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      19464859680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1634499494205                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        603.769765                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  39727190550                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  90397840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 2577031881950                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                173                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    27138793637.931034                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   133827167677.161026                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     94.25%     94.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.15%     95.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      1.15%     96.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.15%     97.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::6.5e+11-7e+11            1      1.15%     98.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::overflows            1      1.15%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        94500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 1018066499000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   346081866000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2361075046500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2707156912500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     22945115                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        22945115                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     22945115                       # number of overall hits
system.cpu1.icache.overall_hits::total       22945115                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        72759                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         72759                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        72759                       # number of overall misses
system.cpu1.icache.overall_misses::total        72759                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2297222000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2297222000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2297222000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2297222000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23017874                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23017874                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23017874                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23017874                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003161                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003161                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003161                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003161                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 31573.028766                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 31573.028766                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 31573.028766                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 31573.028766                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          115                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    38.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        66599                       # number of writebacks
system.cpu1.icache.writebacks::total            66599                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         6128                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         6128                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         6128                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         6128                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        66631                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        66631                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        66631                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        66631                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2120920000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2120920000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2120920000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2120920000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002895                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002895                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002895                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002895                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 31830.829494                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 31830.829494                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 31830.829494                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 31830.829494                       # average overall mshr miss latency
system.cpu1.icache.replacements                 66599                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     22945115                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       22945115                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        72759                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        72759                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2297222000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2297222000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23017874                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23017874                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003161                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003161                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 31573.028766                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 31573.028766                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         6128                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         6128                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        66631                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        66631                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2120920000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2120920000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002895                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002895                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 31830.829494                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 31830.829494                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2707156912500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.995878                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           22679538                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            66599                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           340.538717                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        347357500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.995878                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999871                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999871                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         46102379                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        46102379                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2707156912500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     37839848                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37839848                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     37839848                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37839848                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8481720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8481720                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8481720                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8481720                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 802133385769                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 802133385769                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 802133385769                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 802133385769                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46321568                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46321568                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46321568                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46321568                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.183105                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.183105                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.183105                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.183105                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 94572.019092                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 94572.019092                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 94572.019092                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 94572.019092                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4273000                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1002468                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            60284                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          11053                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    70.881162                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    90.696462                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3634353                       # number of writebacks
system.cpu1.dcache.writebacks::total          3634353                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6186306                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6186306                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6186306                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6186306                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2295414                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2295414                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2295414                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2295414                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 203103447092                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 203103447092                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 203103447092                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 203103447092                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.049554                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.049554                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.049554                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.049554                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 88482.272519                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88482.272519                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 88482.272519                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88482.272519                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3634353                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33156446                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33156446                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5042558                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5042558                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 400022012500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 400022012500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38199004                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38199004                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.132008                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.132008                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 79329.184216                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 79329.184216                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3878279                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3878279                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1164279                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1164279                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  87551938500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  87551938500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030479                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030479                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 75198.417647                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 75198.417647                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4683402                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4683402                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3439162                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3439162                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 402111373269                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 402111373269                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8122564                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8122564                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.423408                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.423408                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 116921.323645                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 116921.323645                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2308027                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2308027                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1131135                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1131135                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 115551508592                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 115551508592                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.139258                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.139258                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 102155.364826                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 102155.364826                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          326                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          326                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          154                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          154                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7210500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7210500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.320833                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.320833                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 46821.428571                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 46821.428571                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          106                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          106                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3178000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3178000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.100000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.100000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 66208.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66208.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          328                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          328                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          120                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          120                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       735500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       735500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          448                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          448                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.267857                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.267857                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6129.166667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6129.166667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          120                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          120                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       615500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       615500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.267857                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.267857                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5129.166667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5129.166667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2455349                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2455349                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1346225                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1346225                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 120242521500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 120242521500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801574                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801574                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.354123                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.354123                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89318.294862                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89318.294862                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1346225                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1346225                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 118896296500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 118896296500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.354123                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.354123                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88318.294862                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88318.294862                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2707156912500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.823035                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43935345                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3641533                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.065068                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        347369000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.823035                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.963220                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.963220                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        103889699                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       103889699                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2707156912500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          84070769                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     15027236                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     83516058                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        37937539                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8858863                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             332                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           261                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            593                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8692676                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8692676                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      47870520                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     36200250                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          654                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          654                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    143411631                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    123742097                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       199861                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     10910641                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             278264230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6118895488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5279302016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8526720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    465200832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            11871925056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        52604851                       # Total snoops (count)
system.tol2bus.snoopTraffic                 371706240                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        145354695                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.140495                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.349405                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              125029668     86.02%     86.02% # Request fanout histogram
system.tol2bus.snoop_fanout::1               20228516     13.92%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  96504      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
<<<<<<< HEAD
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          136088520                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       193072038100                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2967460487                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          93573234                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        2555043754                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          26390619                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       64056120778                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       71846400817                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3156907037                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         143808712                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
=======
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          145354695                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       185506954966                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       61879914820                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       71724465155                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5464426980                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         100083724                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
<<<<<<< HEAD
final_tick                               2403972116000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 462698                       # Simulator instruction rate (inst/s)
host_mem_usage                                 750004                       # Number of bytes of host memory used
host_op_rate                                   464160                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5869.05                       # Real time elapsed on the host
host_tick_rate                               23683374                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2715599179                       # Number of instructions simulated
sim_ops                                    2724179815                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.138999                       # Number of seconds simulated
sim_ticks                                138998992500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            91.763027                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               20622486                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            22473633                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3766643                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         37935749                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             47438                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          69908                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           22470                       # Number of indirect misses.
system.cpu0.branchPred.lookups               41032309                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11860                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          6800                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2834156                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  19666050                       # Number of branches committed
system.cpu0.commit.bw_lim_events              5772886                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         835936                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       58989176                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            92729885                       # Number of instructions committed
system.cpu0.commit.committedOps              93141143                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    242880629                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.383485                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.410318                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    211894299     87.24%     87.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     16461542      6.78%     94.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3462949      1.43%     95.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2464284      1.01%     96.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       731030      0.30%     96.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       394686      0.16%     96.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       612458      0.25%     97.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1086495      0.45%     97.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      5772886      2.38%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    242880629                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3613                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               84596                       # Number of function calls committed.
system.cpu0.commit.int_insts                 91246192                       # Number of committed integer instructions.
system.cpu0.commit.loads                     21394987                       # Number of loads committed
system.cpu0.commit.membars                     618455                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       619220      0.66%      0.66% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        67899411     72.90%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           8150      0.01%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            2228      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           510      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1531      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           255      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          337      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       21401159     22.98%     96.56% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3207362      3.44%    100.00% # Class of committed instruction
=======
final_tick                               2929186359000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 571699                       # Simulator instruction rate (inst/s)
host_mem_usage                                 710112                       # Number of bytes of host memory used
host_op_rate                                   573505                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4742.51                       # Real time elapsed on the host
host_tick_rate                               46816875                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2711285116                       # Number of instructions simulated
sim_ops                                    2719854464                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.222029                       # Number of seconds simulated
sim_ticks                                222029446500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.275994                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               38900593                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            41704828                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6930598                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         70872884                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             49488                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          63950                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           14462                       # Number of indirect misses.
system.cpu0.branchPred.lookups               76666975                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10742                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          9675                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5270473                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  38570680                       # Number of branches committed
system.cpu0.commit.bw_lim_events             11275170                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1375857                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      113454537                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           181769367                       # Number of instructions committed
system.cpu0.commit.committedOps             182450230                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    407898237                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.447293                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.519524                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    347938569     85.30%     85.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     31895761      7.82%     93.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6223996      1.53%     94.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4596569      1.13%     95.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1472409      0.36%     96.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       991496      0.24%     96.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1261575      0.31%     96.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2242692      0.55%     97.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     11275170      2.76%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    407898237                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3613                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               89722                       # Number of function calls committed.
system.cpu0.commit.int_insts                178885643                       # Number of committed integer instructions.
system.cpu0.commit.loads                     42089400                       # Number of loads committed
system.cpu0.commit.membars                    1024432                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1025197      0.56%      0.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       133618837     73.24%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           7550      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            2228      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           510      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1531      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           255      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          337      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       42098447     23.07%     96.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5694358      3.12%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.commit.op_class_0::FloatMemRead          628      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu0.commit.op_class_0::total         93141143                       # Class of committed instruction
system.cpu0.commit.refs                      24609485                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   92729885                       # Number of Instructions Simulated
system.cpu0.committedOps                     93141143                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.875780                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.875780                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            148078189                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               937261                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            17673801                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             166324516                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                18336670                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 80905136                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2837429                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2791350                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3364544                       # Number of cycles decode is unblocking
=======
system.cpu0.commit.op_class_0::total        182450230                       # Class of committed instruction
system.cpu0.commit.refs                      47793769                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  181769367                       # Number of Instructions Simulated
system.cpu0.committedOps                    182450230                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.427286                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.427286                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            226343392                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1668206                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            34113632                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             322806202                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                31766471                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                158359971                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5272673                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              5157663                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6454806                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.fetch.Branches                   41032309                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 12031768                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    233070094                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               188524                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         1221                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     192482059                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 169                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           57                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                7539850                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.153869                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          16680502                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          20669924                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.721797                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         253521968                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.766095                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.005552                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               132688180     52.34%     52.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                67906612     26.79%     79.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                38353791     15.13%     94.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                11891813      4.69%     98.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  972468      0.38%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  902853      0.36%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  443376      0.17%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   35152      0.01%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  327723      0.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           253521968                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     3097                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2257                       # number of floating regfile writes
system.cpu0.idleCycles                       13148758                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3082922                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                27053182                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.498202                       # Inst execution rate
system.cpu0.iew.exec_refs                    37990577                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   3283576                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               79900254                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             35314718                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            403684                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1863960                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             3495429                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          152042637                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             34707001                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3145858                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            132855972                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                624992                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              9102673                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2837429                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             10261674                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       759057                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           50494                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          299                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          347                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     13919731                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       280931                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           347                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       955133                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2127789                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                100125381                       # num instructions consuming a value
system.cpu0.iew.wb_count                    126092390                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.794176                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 79517204                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.472839                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     126415139                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               170467938                       # number of integer regfile reads
system.cpu0.int_regfile_writes               95745665                       # number of integer regfile writes
system.cpu0.ipc                              0.347732                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.347732                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           622200      0.46%      0.46% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             96284034     70.80%     71.25% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                8631      0.01%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2258      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                510      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1546      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                255      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               337      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            35800673     26.32%     97.59% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3280386      2.41%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            648      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           336      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             136001830                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3665                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               7313                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3628                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3723                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1770315                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.013017                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1067037     60.27%     60.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    28      0.00%     60.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     58      0.00%     60.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     60.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     60.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     60.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     60.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     60.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     60.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     60.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     60.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     60.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     60.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     60.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     60.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     60.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     60.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     60.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     60.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     60.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     60.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     60.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     60.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     60.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     60.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     60.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     60.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     60.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     60.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     60.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     60.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     60.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     60.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     60.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     60.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     60.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     60.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     60.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     60.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     60.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     60.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     60.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     60.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                657134     37.12%     97.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                46041      2.60%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             137146280                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         527826413                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    126088762                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        210940752                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 150815097                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                136001830                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1227540                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       58901496                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           537783                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        391604                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     29752143                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    253521968                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.536450                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.132270                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          184610087     72.82%     72.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           35757445     14.10%     86.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           16062640      6.34%     93.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            7974805      3.15%     96.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5287536      2.09%     98.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1263890      0.50%     98.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1399083      0.55%     99.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1001258      0.39%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             165224      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      253521968                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.509999                       # Inst issue rate
=======
system.cpu0.fetch.Branches                   76666975                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 21818784                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    393341914                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               257906                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          619                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     365030145                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  75                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               13865596                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.173767                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          27921907                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          38950081                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.827346                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         428197313                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.856612                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.996149                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               197122374     46.04%     46.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               130646345     30.51%     76.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                73417258     17.15%     93.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                22762826      5.32%     99.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1827395      0.43%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1630713      0.38%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  343414      0.08%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   69765      0.02%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  377223      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           428197313                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     3088                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2257                       # number of floating regfile writes
system.cpu0.idleCycles                       13008982                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5750362                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                52860935                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.587599                       # Inst execution rate
system.cpu0.iew.exec_refs                    73572199                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   5832819                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              122006351                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             68943380                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            529084                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3449222                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             6050301                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          295743577                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             67739380                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6068990                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            259252369                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1192249                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             13575923                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5272673                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             15764464                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1458258                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           93364                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          283                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          525                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     26853980                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       345932                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           525                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1875036                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3875326                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                196619940                       # num instructions consuming a value
system.cpu0.iew.wb_count                    246342036                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.795941                       # average fanout of values written-back
system.cpu0.iew.wb_producers                156497873                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.558338                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     246964261                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               332499191                       # number of integer regfile reads
system.cpu0.int_regfile_writes              187684567                       # number of integer regfile writes
system.cpu0.ipc                              0.411983                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.411983                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1026953      0.39%      0.39% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            188531153     71.06%     71.44% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                8003      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2266      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                510      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1537      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                255      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               337      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            69921359     26.35%     97.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            5827997      2.20%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            637      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           336      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             265321359                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3644                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               7272                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3619                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3673                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3226632                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.012161                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1961382     60.79%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    11      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     53      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1216583     37.70%     98.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                48587      1.51%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             267517394                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         963079838                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    246338417                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        409033763                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 293980304                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                265321359                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1763273                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      113293349                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1020447                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        387416                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     57001474                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    428197313                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.619624                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.198038                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          294480036     68.77%     68.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           68720781     16.05%     84.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           31631022      7.39%     92.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           15127509      3.53%     95.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           10699179      2.50%     98.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2669012      0.62%     98.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2589194      0.60%     99.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1965573      0.46%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             315007      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      428197313                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.601354                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.memDep0.conflictingLoads           588590                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           30886                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            35314718                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3495429                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6925                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2649                       # number of misc regfile writes
system.cpu0.numCycles                       266670726                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11327284                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              106079463                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             69900508                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2463927                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                22522910                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              17596195                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               809454                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            206091275                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             160016591                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          122470993                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 78826127                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2053444                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2837429                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             23704071                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                52570489                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             3157                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       206088118                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      19551968                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            393452                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 11535939                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        393427                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   389202910                       # The number of ROB reads
system.cpu0.rob.rob_writes                  314933249                       # The number of ROB writes
system.cpu0.timesIdled                         125432                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2971                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.415580                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               19647000                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            20377412                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          3483093                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         35638275                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             19603                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          26707                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7104                       # Number of indirect misses.
system.cpu1.branchPred.lookups               38531798                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2051                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          6433                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2656777                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  18901349                       # Number of branches committed
system.cpu1.commit.bw_lim_events              5767652                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         512744                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       58287640                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            89072880                       # Number of instructions committed
system.cpu1.commit.committedOps              89324744                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    225809406                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.395576                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.451117                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    197225799     87.34%     87.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14978749      6.63%     93.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2936198      1.30%     95.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2129564      0.94%     96.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       697731      0.31%     96.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       378722      0.17%     96.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       605780      0.27%     96.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1089211      0.48%     97.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      5767652      2.55%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    225809406                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               28647                       # Number of function calls committed.
system.cpu1.commit.int_insts                 87679739                       # Number of committed integer instructions.
system.cpu1.commit.loads                     20669678                       # Number of loads committed
system.cpu1.commit.membars                     379310                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       379310      0.42%      0.42% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        65768519     73.63%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            223      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             382      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       20676111     23.15%     97.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2500199      2.80%    100.00% # Class of committed instruction
=======
system.cpu0.memDep0.conflictingLoads          1322897                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          175266                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            68943380                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            6050301                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5700                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2649                       # number of misc regfile writes
system.cpu0.numCycles                       441206295                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2852614                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              161149863                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            137548357                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4578384                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                39766131                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              27042101                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1270086                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            400460724                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             311022422                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          238935367                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                154436527                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2721784                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5272673                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             37438547                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               101387014                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             3124                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       400457600                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      30133572                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            510152                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 22082812                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        510299                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   692506956                       # The number of ROB reads
system.cpu0.rob.rob_writes                  612167987                       # The number of ROB writes
system.cpu0.timesIdled                         125388                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1755                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.574344                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               37680102                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            38616813                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          6736335                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         67920446                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             27369                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          33996                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            6627                       # Number of indirect misses.
system.cpu1.branchPred.lookups               73513190                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1675                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          8924                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          5151422                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  36955110                       # Number of branches committed
system.cpu1.commit.bw_lim_events             11103628                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         570870                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      113238430                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           174716803                       # Number of instructions committed
system.cpu1.commit.committedOps             174996382                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    378042554                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.462901                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.554995                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    321730669     85.10%     85.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     29652935      7.84%     92.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5540757      1.47%     94.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4386039      1.16%     95.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1359937      0.36%     95.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       929827      0.25%     96.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1185425      0.31%     96.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2153337      0.57%     97.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     11103628      2.94%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    378042554                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               37971                       # Number of function calls committed.
system.cpu1.commit.int_insts                172058237                       # Number of committed integer instructions.
system.cpu1.commit.loads                     40451722                       # Number of loads committed
system.cpu1.commit.membars                     422595                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       422595      0.24%      0.24% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       129331654     73.91%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            317      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             382      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40460646     23.12%     97.27% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4780788      2.73%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu1.commit.op_class_0::total         89324744                       # Class of committed instruction
system.cpu1.commit.refs                      23176310                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   89072880                       # Number of Instructions Simulated
system.cpu1.committedOps                     89324744                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.680823                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.680823                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            136387869                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               830441                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17213753                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             161456067                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                15115258                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 78817184                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2658533                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2629271                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              3256644                       # Number of cycles decode is unblocking
=======
system.cpu1.commit.op_class_0::total        174996382                       # Class of committed instruction
system.cpu1.commit.refs                      45241434                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  174716803                       # Number of Instructions Simulated
system.cpu1.committedOps                    174996382                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.294886                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.294886                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            201917496                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1592815                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            33581996                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             314822413                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                28812126                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                156259512                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               5152473                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              5076903                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              6091053                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.fetch.Branches                   38531798                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 10554553                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    219948552                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               124115                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           80                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     182634187                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                6969698                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.161364                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          12802002                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          19666603                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.764836                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         236235488                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.777246                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.979759                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               120711462     51.10%     51.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                65013484     27.52%     78.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                37053293     15.68%     94.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11335209      4.80%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  859540      0.36%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  809665      0.34%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  294127      0.12%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   33482      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  125226      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           236235488                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2553168                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2903385                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                26261450                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.539179                       # Inst execution rate
system.cpu1.iew.exec_refs                    36358597                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2566783                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               79343979                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34440997                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            193527                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1793861                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2645933                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          147527879                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             33791814                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          3065955                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            128749816                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                626373                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              7992574                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2658533                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              9146237                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       717467                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           42264                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           98                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          133                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     13771319                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       139301                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           133                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       946928                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1956457                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 98298605                       # num instructions consuming a value
system.cpu1.iew.wb_count                    122155938                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.794735                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 78121323                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.511565                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     122476870                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               164839870                       # number of integer regfile reads
system.cpu1.int_regfile_writes               93444249                       # number of integer regfile writes
system.cpu1.ipc                              0.373020                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.373020                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           380966      0.29%      0.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             93973583     71.29%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 273      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  382      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            34898630     26.48%     98.06% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2561937      1.94%    100.00% # Type of FU issued
=======
system.cpu1.fetch.Branches                   73513190                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 20105404                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    367570244                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               236695                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     352846675                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               13474772                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.183345                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          23925030                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          37707471                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.880015                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         398232660                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.887880                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.979554                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               173908686     43.67%     43.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               127068901     31.91%     75.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                71543071     17.97%     93.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                22029952      5.53%     99.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1728414      0.43%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1591966      0.40%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  188258      0.05%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   52420      0.01%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  120992      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           398232660                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2722538                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             5631182                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                51256876                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.627805                       # Inst execution rate
system.cpu1.iew.exec_refs                    70753260                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   4914045                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              121968360                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             67188870                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            190503                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          3461852                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             4993369                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          288081936                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             65839215                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          6056798                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            251721866                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1191667                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             11609785                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               5152473                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             13801623                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      1403994                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           84093                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          180                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          188                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     26737148                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       203657                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           188                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1854725                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       3776457                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                192536712                       # num instructions consuming a value
system.cpu1.iew.wb_count                    239014398                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.795481                       # average fanout of values written-back
system.cpu1.iew.wb_producers                153159344                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.596112                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     239632919                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               322496461                       # number of integer regfile reads
system.cpu1.int_regfile_writes              183252008                       # number of integer regfile writes
system.cpu1.ipc                              0.435751                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.435751                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           423492      0.16%      0.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            184434507     71.55%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 320      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  382      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            68011580     26.38%     98.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4908383      1.90%    100.00% # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
<<<<<<< HEAD
system.cpu1.iq.FU_type_0::total             131815771                       # Type of FU issued
=======
system.cpu1.iq.FU_type_0::total             257778664                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu1.iq.fu_busy_cnt                    1706104                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.012943                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1074523     62.98%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                629358     36.89%     99.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 2223      0.13%    100.00% # attempts to use FU when none available
=======
system.cpu1.iq.fu_busy_cnt                    3144682                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.012199                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1964039     62.46%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1177780     37.45%     99.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 2863      0.09%    100.00% # attempts to use FU when none available
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
<<<<<<< HEAD
system.cpu1.iq.int_alu_accesses             133140909                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         502106647                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    122155938                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        205731143                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 146880134                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                131815771                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             647745                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       58203135                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           533513                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        135001                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     29393241                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    236235488                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.557985                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.158081                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          170262600     72.07%     72.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           33592520     14.22%     86.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           15733699      6.66%     92.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7570900      3.20%     96.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5252479      2.22%     98.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1251155      0.53%     98.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1386120      0.59%     99.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1027378      0.43%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             158637      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      236235488                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.552019                       # Inst issue rate
=======
system.cpu1.iq.int_alu_accesses             260499854                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         917953595                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    239014398                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        401167677                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 287409816                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                257778664                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             672120                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      113085554                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1018925                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        101250                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     56870138                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    398232660                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.647307                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.220489                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          269231696     67.61%     67.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           65128869     16.35%     83.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           31393181      7.88%     91.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           14773893      3.71%     95.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           10399181      2.61%     98.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            2471293      0.62%     98.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2568540      0.64%     99.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1950731      0.49%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             315276      0.08%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      398232660                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.642911                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.memDep0.conflictingLoads           554990                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           59602                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34440997                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2645933                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1656                       # number of misc regfile reads
system.cpu1.numCycles                       238788656                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    39118846                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              104465657                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             67685649                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2455580                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                19185449                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              17282627                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               816319                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            199810750                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             155392213                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          119807108                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 76757789                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                890806                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2658533                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             22125747                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                52121459                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       199810750                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      11042313                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            182217                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 11236008                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        182254                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   367644609                       # The number of ROB reads
system.cpu1.rob.rob_writes                  305681083                       # The number of ROB writes
system.cpu1.timesIdled                          26125                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            95.479700                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               19335489                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            20250890                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          3405024                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         34908418                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             20240                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          26478                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            6238                       # Number of indirect misses.
system.cpu2.branchPred.lookups               37815830                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1969                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          6482                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          2619513                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  18603431                       # Number of branches committed
system.cpu2.commit.bw_lim_events              5718421                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         342404                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       58405740                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            87834469                       # Number of instructions committed
system.cpu2.commit.committedOps              88001148                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    220073465                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.399872                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.461714                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    192113210     87.30%     87.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     14624431      6.65%     93.94% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2757480      1.25%     95.19% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      2128289      0.97%     96.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       687197      0.31%     96.47% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       366699      0.17%     96.64% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       596927      0.27%     96.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      1080811      0.49%     97.40% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      5718421      2.60%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    220073465                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               28774                       # Number of function calls committed.
system.cpu2.commit.int_insts                 86484493                       # Number of committed integer instructions.
system.cpu2.commit.loads                     20373824                       # Number of loads committed
system.cpu2.commit.membars                     251524                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       251524      0.29%      0.29% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        64965575     73.82%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            231      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             382      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       20380306     23.16%     97.27% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2403130      2.73%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         88001148                       # Class of committed instruction
system.cpu2.commit.refs                      22783436                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   87834469                       # Number of Instructions Simulated
system.cpu2.committedOps                     88001148                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.653799                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.653799                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            131464362                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               789693                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            17097508                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             160146521                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                14943237                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 78239551                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               2621274                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              2522896                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              3231004                       # Number of cycles decode is unblocking
=======
system.cpu1.memDep0.conflictingLoads           755848                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           64536                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            67188870                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            4993369                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    897                       # number of misc regfile reads
system.cpu1.numCycles                       400955198                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    43016516                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              159100221                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            132999158                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               4580579                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                36638979                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              26200945                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1265964                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            390382382                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             303442892                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          234568187                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                152140267                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1396769                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               5152473                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             35037881                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               101569029                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       390382382                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      10162839                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            172425                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 20879141                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        172541                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   655169019                       # The number of ROB reads
system.cpu1.rob.rob_writes                  596719320                       # The number of ROB writes
system.cpu1.timesIdled                          25173                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.fetch.Branches                   37815830                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 10391398                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    214494107                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               127656                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles          134                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     180861223                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                6813570                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.162234                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          12598395                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          19355729                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.775912                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         230499428                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.786589                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.966125                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               115647213     50.17%     50.17% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                64821165     28.12%     78.29% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                36880035     16.00%     94.29% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                11285690      4.90%     99.19% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  852436      0.37%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  804900      0.35%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   99563      0.04%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   28974      0.01%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   79452      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           230499428                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        2595590                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             2867318                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                25977856                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.547151                       # Inst execution rate
system.cpu2.iew.exec_refs                    36014492                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   2474676                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               79900653                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             34169453                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            126283                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1785470                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             2530626                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          146323022                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             33539816                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          3094895                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            127538153                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                629642                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              7725906                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               2621274                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              8892189                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       725233                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           42895                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses          123                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          123                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     13795629                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       121014                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           123                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       946046                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1921272                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 97702144                       # num instructions consuming a value
system.cpu2.iew.wb_count                    120911760                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.792742                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 77452609                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.518723                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     121231495                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               163220917                       # number of integer regfile reads
system.cpu2.int_regfile_writes               92660329                       # number of integer regfile writes
system.cpu2.ipc                              0.376818                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.376818                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           253187      0.19%      0.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             93255612     71.39%     71.58% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 263      0.00%     71.58% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  382      0.00%     71.58% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.58% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.58% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.58% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.58% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     71.58% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.58% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     71.58% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     71.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     71.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     71.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     71.58% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            34653597     26.53%     98.11% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            2470007      1.89%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             130633048                       # Type of FU issued
=======
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu2.iq.fu_busy_cnt                    1689187                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.012931                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                1061097     62.82%     62.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     62.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     62.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     62.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     62.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     62.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     62.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     62.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     62.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     62.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     62.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     62.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     62.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     62.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     62.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     62.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     62.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     62.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     62.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     62.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     62.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     62.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     62.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     62.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     62.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     62.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     62.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     62.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     62.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     62.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     62.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     62.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     62.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     62.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     62.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     62.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     62.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     62.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     62.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     62.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     62.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     62.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     62.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                627025     37.12%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1065      0.06%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             132069048                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         493993419                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    120911760                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        204645015                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 145900327                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                130633048                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             422695                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       58321874                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           538708                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         80291                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     29468933                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    230499428                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.566739                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.165887                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          165450684     71.78%     71.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           32702915     14.19%     85.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           15699007      6.81%     92.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            7668467      3.33%     96.10% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            5223498      2.27%     98.37% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            1211796      0.53%     98.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            1385162      0.60%     99.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            1000418      0.43%     99.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             157481      0.07%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      230499428                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.560428                       # Inst issue rate
=======
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.memDep0.conflictingLoads           419170                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           33285                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            34169453                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2530626                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1663                       # number of misc regfile reads
system.cpu2.numCycles                       233095018                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    44810869                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              104737077                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             66842292                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2449040                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                18950717                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              16936626                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               799833                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            198226060                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             154198925                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          119100403                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 76207714                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                738853                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               2621274                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             21599813                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                52258111                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       198226060                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       6382833                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts            115291                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 11097238                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts        115301                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   360752559                       # The number of ROB reads
system.cpu2.rob.rob_writes                  303270115                       # The number of ROB writes
system.cpu2.timesIdled                          26666                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.771931                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               19327049                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            19971751                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          3487512                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         34815850                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             20521                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          26337                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            5816                       # Number of indirect misses.
system.cpu3.branchPred.lookups               37702705                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         2184                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          6423                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          2653943                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  18507444                       # Number of branches committed
system.cpu3.commit.bw_lim_events              5700973                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         290555                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       58900130                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            87602131                       # Number of instructions committed
system.cpu3.commit.committedOps              87742815                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    219492534                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.399753                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.457716                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    191439893     87.22%     87.22% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     14632281      6.67%     93.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2871403      1.31%     95.19% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      2201730      1.00%     96.20% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       680826      0.31%     96.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       366616      0.17%     96.67% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       593314      0.27%     96.94% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1005498      0.46%     97.40% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      5700973      2.60%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    219492534                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               28874                       # Number of function calls committed.
system.cpu3.commit.int_insts                 86271779                       # Number of committed integer instructions.
system.cpu3.commit.loads                     20225944                       # Number of loads committed
system.cpu3.commit.membars                     212507                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       212507      0.24%      0.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        64836410     73.89%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            245      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             382      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       20232367     23.06%     97.20% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2460904      2.80%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         87742815                       # Class of committed instruction
system.cpu3.commit.refs                      22693271                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   87602131                       # Number of Instructions Simulated
system.cpu3.committedOps                     87742815                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.654073                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.654073                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            130052315                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               837610                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            17135900                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             160415408                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                15145678                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 78930654                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               2655794                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              2683186                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              3185002                       # Number of cycles decode is unblocking
=======
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.fetch.Branches                   37702705                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10376424                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    213826312                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               131436                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles          109                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                     180802982                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                6978726                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.162160                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          12653655                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          19347570                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.777639                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         229969443                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.787750                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.964037                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               114991009     50.00%     50.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                65204894     28.35%     78.36% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                36562264     15.90%     94.26% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                11325108      4.92%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  904689      0.39%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  809241      0.35%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   81303      0.04%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   26614      0.01%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   64321      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           229969443                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        2532988                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             2902895                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                25956610                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.549203                       # Inst execution rate
system.cpu3.iew.exec_refs                    35978423                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   2529069                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               79456588                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             34105604                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            102098                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1793588                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             2573494                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          146560179                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             33449354                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          3097295                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            127691083                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                632014                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              7605636                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               2655794                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              8767928                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       725832                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           43596                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          131                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          144                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     13879660                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       106167                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           144                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       936953                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1965942                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 97504953                       # num instructions consuming a value
system.cpu3.iew.wb_count                    121015634                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.794267                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 77444944                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.520492                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     121332359                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               163505595                       # number of integer regfile reads
system.cpu3.int_regfile_writes               92752580                       # number of integer regfile writes
system.cpu3.ipc                              0.376779                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.376779                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           214247      0.16%      0.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             93500016     71.49%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 249      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  382      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            34549152     26.42%     98.07% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            2524332      1.93%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             130788378                       # Type of FU issued
=======
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu3.iq.fu_busy_cnt                    1695222                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.012962                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                1067336     62.96%     62.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     62.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     62.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     62.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     62.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     62.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     62.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     62.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     62.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     62.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     62.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     62.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     62.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     62.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     62.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     62.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     62.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     62.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     62.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     62.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     62.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     62.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     62.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     62.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     62.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     62.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     62.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     62.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     62.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     62.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     62.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     62.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     62.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     62.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     62.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     62.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     62.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     62.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     62.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     62.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     62.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     62.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     62.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                625825     36.92%     99.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 2061      0.12%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             132269353                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         493780670                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    121015634                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        205377681                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 146213857                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                130788378                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             346322                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       58817364                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           539249                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         55767                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     29674117                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    229969443                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.568721                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.166510                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          164671556     71.61%     71.61% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           32932595     14.32%     85.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           15842249      6.89%     92.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            7582036      3.30%     96.11% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            5169737      2.25%     98.36% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            1214965      0.53%     98.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            1382196      0.60%     99.49% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            1014644      0.44%     99.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             159465      0.07%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      229969443                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.562525                       # Inst issue rate
=======
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.memDep0.conflictingLoads           384606                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           34769                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            34105604                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2573494                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1740                       # number of misc regfile reads
system.cpu3.numCycles                       232502431                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    45404203                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              104262058                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             66648410                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2471048                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                19166173                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              16741731                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               813831                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            198776480                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             154527635                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          119439214                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 76843889                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                910668                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               2655794                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             21562369                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                52790804                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       198776480                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       5479160                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             90673                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 10951702                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         90711                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   360423456                       # The number of ROB reads
system.cpu3.rob.rob_writes                  303793138                       # The number of ROB writes
system.cpu3.timesIdled                          25926                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          4697735                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                75267                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5244542                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                136                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              25818622                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     11379668                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      21896707                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2908332                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       872080                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10428820                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7582343                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     22499812                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8454423                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 138998992500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           11065691                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       876909                       # Transaction distribution
system.membus.trans_dist::WritebackClean            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9640936                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            39847                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          11325                       # Transaction distribution
system.membus.trans_dist::ReadExReq            260512                       # Transaction distribution
system.membus.trans_dist::ReadExResp           259979                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      11065691                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1485                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     33222377                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               33222377                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    780965184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               780965184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            46678                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          11378860                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                11378860    100.00%    100.00% # Request fanout histogram
=======
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          7225333                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                78577                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             7872334                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              21471766                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     13484991                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      26481452                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1298846                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       392112                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11200977                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7491991                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     22400135                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7884103                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 222029446500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           13141759                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       844664                       # Transaction distribution
system.membus.trans_dist::WritebackClean            5                       # Transaction distribution
system.membus.trans_dist::CleanEvict         12152134                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           104854                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4125                       # Transaction distribution
system.membus.trans_dist::ReadExReq            232428                       # Transaction distribution
system.membus.trans_dist::ReadExResp           232024                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      13141759                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1483                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     39855235                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               39855235                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    909980928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               909980928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           103896                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13484649                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13484649    100.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
<<<<<<< HEAD
system.membus.snoop_fanout::total            11378860                       # Request fanout histogram
system.membus.respLayer1.occupancy        58648326354                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             42.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         27728923284                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              19.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1886                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          944                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    23783850.635593                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   123770437.941829                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          944    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        14500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   2015385000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            944                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   116547037500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  22451955000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 138998992500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     10363997                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10363997                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     10363997                       # number of overall hits
system.cpu2.icache.overall_hits::total       10363997                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        27401                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         27401                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        27401                       # number of overall misses
system.cpu2.icache.overall_misses::total        27401                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1995248999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1995248999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1995248999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1995248999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     10391398                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10391398                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     10391398                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10391398                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002637                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002637                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002637                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002637                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 72816.648991                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 72816.648991                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 72816.648991                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 72816.648991                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         2979                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets          470                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               56                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    53.196429                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets   156.666667                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        25565                       # number of writebacks
system.cpu2.icache.writebacks::total            25565                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1836                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1836                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1836                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1836                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        25565                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        25565                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        25565                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        25565                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1837629999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1837629999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1837629999                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1837629999                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002460                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002460                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002460                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002460                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 71880.696225                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 71880.696225                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 71880.696225                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 71880.696225                       # average overall mshr miss latency
system.cpu2.icache.replacements                 25565                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     10363997                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10363997                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        27401                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        27401                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1995248999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1995248999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     10391398                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10391398                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002637                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002637                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 72816.648991                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 72816.648991                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1836                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1836                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        25565                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        25565                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1837629999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1837629999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002460                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002460                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 71880.696225                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 71880.696225                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 138998992500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           10439482                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            25597                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           407.840059                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         20808361                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        20808361                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 138998992500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     21606327                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        21606327                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     21606327                       # number of overall hits
system.cpu2.dcache.overall_hits::total       21606327                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     10552582                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      10552582                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     10552582                       # number of overall misses
system.cpu2.dcache.overall_misses::total     10552582                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 881849660892                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 881849660892                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 881849660892                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 881849660892                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     32158909                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     32158909                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     32158909                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     32158909                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.328139                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.328139                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.328139                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.328139                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 83567.193403                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 83567.193403                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 83567.193403                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 83567.193403                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     39510961                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        56874                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           766906                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            813                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    51.519953                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    69.955720                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2680325                       # number of writebacks
system.cpu2.dcache.writebacks::total          2680325                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      7842776                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      7842776                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      7842776                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      7842776                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      2709806                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2709806                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      2709806                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2709806                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 236242646562                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 236242646562                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 236242646562                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 236242646562                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.084263                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.084263                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.084263                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.084263                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 87180.649302                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 87180.649302                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 87180.649302                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 87180.649302                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2680319                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     19886416                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       19886416                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      9952098                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      9952098                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 814827280000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 814827280000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     29838514                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     29838514                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.333532                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.333532                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 81874.925267                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 81874.925267                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      7325666                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      7325666                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      2626432                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2626432                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 228468915500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 228468915500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.088022                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.088022                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 86988.323132                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 86988.323132                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1719911                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1719911                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       600484                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       600484                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  67022380892                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  67022380892                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2320395                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2320395                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.258785                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.258785                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 111613.932914                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 111613.932914                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       517110                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       517110                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        83374                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        83374                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   7773731062                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   7773731062                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.035931                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.035931                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 93239.271979                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 93239.271979                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        82424                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        82424                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1476                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1476                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     48612000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     48612000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        83900                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        83900                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.017592                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.017592                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 32934.959350                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 32934.959350                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          575                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          575                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          901                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          901                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     16398000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     16398000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.010739                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.010739                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 18199.778024                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18199.778024                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        79490                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        79490                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         3097                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         3097                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     25178500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     25178500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        82587                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        82587                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.037500                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.037500                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8129.964482                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8129.964482                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         3011                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         3011                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     22312500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     22312500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.036459                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.036459                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7410.328794                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7410.328794                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      4241000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      4241000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      4096000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      4096000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1292                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1292                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         5190                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         5190                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data    163032000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total    163032000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         6482                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         6482                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.800679                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.800679                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 31412.716763                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 31412.716763                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         5189                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         5189                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data    157842000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total    157842000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.800525                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.800525                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 30418.577761                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 30418.577761                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 138998992500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.831676                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           24491362                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2704154                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.056941                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.831676                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.963490                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.963490                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         67367880                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        67367880                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1780                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          891                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    25531113.355780                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   130769074.559329                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          891    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   2053751000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            891                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   116250770500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  22748222000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 138998992500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     10348475                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10348475                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     10348475                       # number of overall hits
system.cpu3.icache.overall_hits::total       10348475                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        27949                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         27949                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        27949                       # number of overall misses
system.cpu3.icache.overall_misses::total        27949                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1999441999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1999441999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1999441999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1999441999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10376424                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10376424                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10376424                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10376424                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002694                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002694                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002694                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002694                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 71538.945901                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 71538.945901                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 71538.945901                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 71538.945901                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         4262                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets          518                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               76                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    56.078947                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          259                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        25752                       # number of writebacks
system.cpu3.icache.writebacks::total            25752                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         2197                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         2197                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         2197                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         2197                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        25752                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        25752                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        25752                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        25752                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1824578999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1824578999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1824578999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1824578999                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002482                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002482                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002482                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002482                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 70851.933792                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 70851.933792                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 70851.933792                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 70851.933792                       # average overall mshr miss latency
system.cpu3.icache.replacements                 25752                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     10348475                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10348475                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        27949                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        27949                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1999441999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1999441999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10376424                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10376424                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002694                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002694                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 71538.945901                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 71538.945901                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         2197                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         2197                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        25752                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        25752                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1824578999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1824578999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002482                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002482                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 70851.933792                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 70851.933792                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 138998992500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10613759                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            25784                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           411.641289                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         20778600                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        20778600                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 138998992500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     21538546                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        21538546                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     21538546                       # number of overall hits
system.cpu3.dcache.overall_hits::total       21538546                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     10622987                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      10622987                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     10622987                       # number of overall misses
system.cpu3.dcache.overall_misses::total     10622987                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 882588361025                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 882588361025                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 882588361025                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 882588361025                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     32161533                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     32161533                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     32161533                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     32161533                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.330301                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.330301                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.330301                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.330301                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 83082.880646                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 83082.880646                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 83082.880646                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 83082.880646                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     39507412                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        60478                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           768343                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            894                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    51.418978                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    67.648770                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2687095                       # number of writebacks
system.cpu3.dcache.writebacks::total          2687095                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      7909497                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      7909497                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      7909497                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      7909497                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      2713490                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2713490                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      2713490                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2713490                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 236057738960                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 236057738960                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 236057738960                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 236057738960                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.084371                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.084371                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.084371                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.084371                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 86994.143689                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 86994.143689                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 86994.143689                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 86994.143689                       # average overall mshr miss latency
system.cpu3.dcache.replacements               2687085                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     19792832                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       19792832                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      9977682                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      9977682                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 810935086000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 810935086000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     29770514                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     29770514                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.335153                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.335153                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 81274.897917                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 81274.897917                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      7353473                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      7353473                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      2624209                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2624209                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 227648292000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 227648292000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.088148                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.088148                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 86749.299313                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 86749.299313                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1745714                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1745714                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       645305                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       645305                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  71653275025                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  71653275025                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      2391019                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2391019                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.269887                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.269887                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 111037.842609                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 111037.842609                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       556024                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       556024                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        89281                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        89281                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   8409446960                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   8409446960                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.037340                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.037340                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 94190.779225                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 94190.779225                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        69584                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        69584                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1404                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1404                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     43332000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     43332000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        70988                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        70988                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.019778                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.019778                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 30863.247863                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 30863.247863                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          595                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          595                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          809                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          809                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     14718000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     14718000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.011396                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.011396                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 18192.830655                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18192.830655                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        66547                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        66547                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         3173                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         3173                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     25764000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     25764000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        69720                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        69720                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.045511                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.045511                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8119.760479                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8119.760479                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         3112                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         3112                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     22797000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     22797000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.044636                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.044636                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7325.514139                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7325.514139                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      4051500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      4051500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      3906500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      3906500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1301                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1301                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         5122                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         5122                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data    151241500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total    151241500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         6423                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         6423                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.797447                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.797447                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 29527.821164                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 29527.821164                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         5122                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         5122                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data    146119500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total    146119500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.797447                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.797447                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 28527.821164                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 28527.821164                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 138998992500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.806797                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           24402925                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2708813                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             9.008715                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.806797                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.962712                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.962712                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         67326115                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        67326115                       # Number of data accesses
system.cpu0.numPwrStateTransitions                538                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          269                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    21054931.226766                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   133276454.225597                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          269    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        22500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1490936000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            269                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   133335216000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5663776500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 138998992500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     11900590                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11900590                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     11900590                       # number of overall hits
system.cpu0.icache.overall_hits::total       11900590                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       131177                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        131177                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       131177                       # number of overall misses
system.cpu0.icache.overall_misses::total       131177                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  10006418471                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  10006418471                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  10006418471                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  10006418471                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     12031767                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12031767                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     12031767                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12031767                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.010903                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.010903                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.010903                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.010903                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 76281.806041                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 76281.806041                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 76281.806041                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 76281.806041                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        35468                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           44                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              428                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    82.869159                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           44                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       120993                       # number of writebacks
system.cpu0.icache.writebacks::total           120993                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        10184                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        10184                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        10184                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        10184                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       120993                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       120993                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       120993                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       120993                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9238038971                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9238038971                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9238038971                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9238038971                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.010056                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.010056                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.010056                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.010056                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 76351.846561                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 76351.846561                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 76351.846561                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 76351.846561                       # average overall mshr miss latency
system.cpu0.icache.replacements                120993                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     11900590                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11900590                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       131177                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       131177                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  10006418471                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  10006418471                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     12031767                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12031767                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.010903                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.010903                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 76281.806041                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 76281.806041                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        10184                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        10184                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       120993                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       120993                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9238038971                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9238038971                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.010056                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.010056                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 76351.846561                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 76351.846561                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 138998992500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           12022977                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           121025                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            99.342921                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         24184527                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        24184527                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 138998992500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     22652421                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        22652421                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     22652421                       # number of overall hits
system.cpu0.dcache.overall_hits::total       22652421                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     11091886                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      11091886                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     11091886                       # number of overall misses
system.cpu0.dcache.overall_misses::total     11091886                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 918334800457                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 918334800457                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 918334800457                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 918334800457                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     33744307                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     33744307                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     33744307                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     33744307                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.328704                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.328704                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.328704                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.328704                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 82793.386125                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 82793.386125                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 82793.386125                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 82793.386125                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     41933894                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        59055                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           813083                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            814                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.573940                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    72.549140                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2871908                       # number of writebacks
system.cpu0.dcache.writebacks::total          2871908                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8195938                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8195938                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8195938                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8195938                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      2895948                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2895948                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      2895948                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2895948                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 250603322384                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 250603322384                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 250603322384                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 250603322384                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.085820                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.085820                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.085820                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.085820                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 86535.850224                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 86535.850224                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 86535.850224                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 86535.850224                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2871902                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     20617055                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20617055                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     10126498                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     10126498                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 827664481000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 827664481000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     30743553                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     30743553                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.329386                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.329386                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 81732.547718                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 81732.547718                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7384651                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7384651                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      2741847                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2741847                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 237630598000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 237630598000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.089184                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.089184                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 86668.073747                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 86668.073747                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2035366                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2035366                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       965388                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       965388                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  90670319457                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  90670319457                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      3000754                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3000754                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.321715                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.321715                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 93921.117164                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 93921.117164                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       811287                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       811287                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       154101                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       154101                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  12972724384                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  12972724384                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.051354                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.051354                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 84183.258928                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 84183.258928                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       205496                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       205496                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2617                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2617                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     70799500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     70799500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       208113                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       208113                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.012575                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.012575                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 27053.687428                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 27053.687428                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2237                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2237                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          380                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          380                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      3879500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3879500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001826                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001826                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 10209.210526                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10209.210526                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       202970                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       202970                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         3905                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3905                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     44655500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     44655500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       206875                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       206875                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.018876                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018876                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 11435.467350                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 11435.467350                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         3790                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         3790                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     40896500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     40896500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.018320                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018320                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 10790.633245                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 10790.633245                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       680000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       680000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       649000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       649000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2229                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2229                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         4571                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         4571                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    157323500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    157323500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         6800                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         6800                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.672206                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.672206                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 34417.742288                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 34417.742288                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         4569                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         4569                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    152752500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    152752500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.671912                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.671912                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 33432.370322                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 33432.370322                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 138998992500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.707497                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           25969955                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2889949                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.986302                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.707497                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.990859                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.990859                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         71222107                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        71222107                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 138998992500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               14159                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              772118                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6822                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              727226                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                6837                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              732908                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                7009                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              740557                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3007636                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              14159                       # number of overall hits
system.l2.overall_hits::.cpu0.data             772118                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6822                       # number of overall hits
system.l2.overall_hits::.cpu1.data             727226                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               6837                       # number of overall hits
system.l2.overall_hits::.cpu2.data             732908                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               7009                       # number of overall hits
system.l2.overall_hits::.cpu3.data             740557                       # number of overall hits
system.l2.overall_hits::total                 3007636                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            106833                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2092312                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             18866                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1975452                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             18728                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1948601                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             18743                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1946786                       # number of demand (read+write) misses
system.l2.demand_misses::total                8126321                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           106833                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2092312                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            18866                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1975452                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            18728                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1948601                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            18743                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1946786                       # number of overall misses
system.l2.overall_misses::total               8126321                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8883627971                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 234780211845                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1710455483                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 223592946163                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1709202978                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 221201893885                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1694190977                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 220878300127                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     914450829429                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8883627971                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 234780211845                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1710455483                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 223592946163                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1709202978                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 221201893885                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1694190977                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 220878300127                       # number of overall miss cycles
system.l2.overall_miss_latency::total    914450829429                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          120992                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         2864430                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           25688                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2702678                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           25565                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         2681509                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           25752                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         2687343                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11133957                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         120992                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        2864430                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          25688                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2702678                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          25565                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        2681509                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          25752                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        2687343                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11133957                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.882976                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.730446                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.734429                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.730924                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.732564                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.726681                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.727827                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.724428                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.729868                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.882976                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.730446                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.734429                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.730924                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.732564                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.726681                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.727827                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.724428                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.729868                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83154.343424                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 112210.899639                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90663.388265                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 113185.714542                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 91264.575929                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 113518.310770                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90390.597930                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 113457.925076                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112529.498826                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83154.343424                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 112210.899639                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90663.388265                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 113185.714542                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 91264.575929                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 113518.310770                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90390.597930                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 113457.925076                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112529.498826                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            3151871                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    139965                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      22.518994                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3156279                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              876904                       # number of writebacks
system.l2.writebacks::total                    876904                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            488                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          59034                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           5173                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          45034                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           5545                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          41823                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           5264                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          43801                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              206162                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           488                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         59034                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          5173                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         45034                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          5545                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         41823                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          5264                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         43801                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             206162                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       106345                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2033278                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        13693                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1930418                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        13183                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1906778                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        13479                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1902985                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7920159                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       106345                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2033278                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        13693                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1930418                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        13183                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1906778                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        13479                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1902985                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3823709                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         11743868                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7786789478                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 210419685948                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1149427991                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 201299086818                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1112708482                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 199325676978                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1120785491                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 198937832751                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 821151993937                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7786789478                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 210419685948                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1149427991                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 201299086818                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1112708482                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 199325676978                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1120785491                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 198937832751                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 327313204774                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1148465198711                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.878942                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.709837                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.533050                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.714261                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.515666                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.711084                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.523416                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.708129                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.711352                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.878942                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.709837                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.533050                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.714261                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.515666                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.711084                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.523416                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.708129                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.054779                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73221.961333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 103487.907678                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83942.743811                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 104277.460539                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 84404.800273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 104535.334988                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 83150.492692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 104539.884839                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 103678.725886                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73221.961333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 103487.907678                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83942.743811                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 104277.460539                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 84404.800273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 104535.334988                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 83150.492692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 104539.884839                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 85600.971406                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 97792.754373                       # average overall mshr miss latency
system.l2.replacements                       18527449                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1243604                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1243604                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            5                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              5                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      1243609                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1243609                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            5                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            5                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      7893876                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          7893876                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            2                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              2                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      7893878                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      7893878                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3823709                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3823709                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 327313204774                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 327313204774                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 85600.971406                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 85600.971406                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            1266                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1306                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data            1441                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data            1229                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 5242                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           789                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           645                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           676                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           670                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2780                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3709000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       750500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       588999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       799500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      5847999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2055                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         1951                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         2117                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         1899                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             8022                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.383942                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.330600                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.319320                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.352817                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.346547                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4700.887199                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1163.565891                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data   871.300296                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1193.283582                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2103.596763                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              12                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          785                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          641                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          674                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          668                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2768                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     15860494                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     13040995                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     13592498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     13456992                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     55950979                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.381995                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.328549                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.318375                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.351764                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.345051                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20204.450955                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20344.765991                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20166.910979                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20145.197605                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20213.503974                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           180                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            95                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           114                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           100                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                489                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          964                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          405                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          429                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          436                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2234                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      3902000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1265500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      1291500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      1203500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      7662500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1144                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          500                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          543                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          536                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           2723                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.842657                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.810000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.790055                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.813433                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.820419                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4047.717842                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3124.691358                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  3010.489510                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  2760.321101                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3429.946285                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            9                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            26                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          961                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          398                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          422                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          427                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2208                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     19424000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      8217499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      8508000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      8771000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     44920499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.840035                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.796000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.777164                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.796642                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.810870                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20212.278876                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20646.982412                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20161.137441                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20540.983607                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20344.428895                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            32671                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            16188                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            15057                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            19274                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 83190                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         106448                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          61599                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          56908                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          59732                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              284687                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  12205303293                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   8185498730                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   7426174304                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   7984301763                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   35801278090                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       139119                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        77787                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        71965                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        79006                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            367877                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.765158                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.791893                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.790773                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.756044                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.773865                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 114659.770902                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 132883.630091                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 130494.382231                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 133668.749799                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125756.631283                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        15921                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         3411                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         2382                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         3463                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            25177                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        90527                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        58188                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        54526                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        56269                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         259510                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  10062240368                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   7348502817                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   6700220359                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   7161522341                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  31272485885                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.650716                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.748043                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.757674                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.712212                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.705426                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 111151.815127                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 126288.973964                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 122881.200877                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 127272.962750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 120505.899137                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         14159                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6822                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          6837                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          7009                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              34827                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       106833                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        18866                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        18728                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        18743                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           163170                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8883627971                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1710455483                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1709202978                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1694190977                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  13997477409                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       120992                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        25688                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        25565                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        25752                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         197997                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.882976                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.734429                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.732564                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.727827                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.824103                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83154.343424                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90663.388265                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 91264.575929                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90390.597930                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85784.625905                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          488                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         5173                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         5545                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         5264                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         16470                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       106345                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        13693                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        13183                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        13479                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       146700                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7786789478                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1149427991                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1112708482                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1120785491                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11169711442                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.878942                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.533050                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.515666                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.523416                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.740920                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73221.961333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83942.743811                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 84404.800273                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 83150.492692                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76139.818964                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       739447                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       711038                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       717851                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       721283                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2889619                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1985864                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1913853                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      1891693                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      1887054                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7678464                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 222574908552                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 215407447433                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 213775719581                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 212893998364                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 864652073930                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      2725311                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2624891                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      2609544                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      2608337                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10568083                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.728674                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.729117                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.724913                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.723470                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.726571                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 112079.633123                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 112551.720238                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 113007.617822                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 112818.180277                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112607.426945                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        43113                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        41623                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        39441                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        40338                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       164515                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1942751                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1872230                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      1852252                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      1846716                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7513949                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 200357445580                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 193950584001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 192625456619                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 191776310410                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 778709796610                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.712855                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.713260                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.709799                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.708005                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.711004                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 103130.790091                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 103593.353381                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 103995.275275                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 103847.213329                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103635.225181                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         2119                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              2128                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2027                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           34                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           26                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           36                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2123                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     42247498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       179500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       529000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       376999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     43332997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         4146                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           35                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           29                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           41                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          4251                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.488905                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.971429                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.896552                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.878049                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.499412                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 20842.376912                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  5279.411765                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 20346.153846                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 10472.194444                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 20411.209138                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          641                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          655                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1386                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           31                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           21                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           30                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1468                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     27156483                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       609999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       413000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       603996                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     28783478                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.334298                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.885714                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.724138                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.731707                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.345331                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19593.422078                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19677.387097                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19666.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20133.200000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19607.273842                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 138998992500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 138998992500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999139                       # Cycle average of tags in use
system.l2.tags.total_refs                    23479247                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  18530279                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.267075                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.876992                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.226612                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.395658                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.441595                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.337193                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.456302                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        2.315367                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.437035                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        2.285713                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.226674                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.498078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.003541                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.037432                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.006900                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.036519                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.007130                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.036178                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.006829                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.035714                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.331667                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999987                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.062500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 180826431                       # Number of tag accesses
system.l2.tags.data_accesses                180826431                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 138998992500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6806144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     130182976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        876352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     123578752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        843712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     122058368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        862656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     121818432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    217815488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          724842880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6806144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       876352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       843712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       862656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9388864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     56122176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        56122176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         106346                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2034109                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          13693                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1930918                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          13183                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1907162                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          13479                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1903413                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3403367                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            11325670                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       876909                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             876909                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         48965420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        936574961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          6304736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        889062214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          6069914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        878124120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          6206203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        876397949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1567029257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5214734776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     48965420                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      6304736                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      6069914                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      6206203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         67546274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      403759588                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            403759588                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      403759588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        48965420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       936574961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         6304736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       889062214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         6069914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       878124120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         6206203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       876397949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1567029257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5618494364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    826726.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    106346.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2011088.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     13693.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1912319.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     13183.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1887485.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     13479.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1884835.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3393028.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000486606750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        51040                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        51039                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            16489355                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             780508                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    11325670                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     876911                       # Number of write requests accepted
system.mem_ctrls.readBursts                  11325670                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   876911                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  90214                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 50185                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            375481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            383254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            374932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            395198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            601488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            819059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            801362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1296681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2015694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1520956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           807890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           358004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           370045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           377351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           365974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           372087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             46387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             45920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             43298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             52242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             56879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             61754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             64878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             60557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             53555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            52760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            47306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            42528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            47975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            43366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            47756                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.77                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.57                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 500597305779                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                56177280000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            711262105779                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     44555.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63305.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8874800                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  749560                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.99                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.67                       # Row buffer hit rate for writes
=======
system.membus.snoop_fanout::total            13484649                       # Request fanout histogram
system.membus.respLayer1.occupancy        69141406610                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             31.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         32334986261                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              14.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   222029446500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 222029446500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 222029446500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 222029446500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 222029446500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   222029446500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 222029446500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 222029446500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 222029446500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 222029446500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                296                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          148                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    9637709.459459                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   17995504.830621                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          148    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        84500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    119460500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            148                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   220603065500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1426381000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 222029446500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     21690499                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        21690499                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     21690499                       # number of overall hits
system.cpu0.icache.overall_hits::total       21690499                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       128284                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        128284                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       128284                       # number of overall misses
system.cpu0.icache.overall_misses::total       128284                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   9812580491                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   9812580491                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   9812580491                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   9812580491                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     21818783                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     21818783                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     21818783                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     21818783                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005880                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005880                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005880                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005880                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 76491.070523                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 76491.070523                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 76491.070523                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 76491.070523                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        34950                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              452                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    77.323009                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       118341                       # number of writebacks
system.cpu0.icache.writebacks::total           118341                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         9941                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         9941                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         9941                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         9941                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       118343                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       118343                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       118343                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       118343                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9066463491                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9066463491                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9066463491                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9066463491                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005424                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005424                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005424                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005424                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 76611.742908                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 76611.742908                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 76611.742908                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 76611.742908                       # average overall mshr miss latency
system.cpu0.icache.replacements                118341                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     21690499                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       21690499                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       128284                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       128284                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   9812580491                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   9812580491                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     21818783                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     21818783                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005880                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005880                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 76491.070523                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 76491.070523                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         9941                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         9941                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       118343                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       118343                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9066463491                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9066463491                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005424                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005424                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 76611.742908                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 76611.742908                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 222029446500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999280                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           21810247                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           118375                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           184.247071                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999280                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999977                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         43755909                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        43755909                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 222029446500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     44666755                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        44666755                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     44666755                       # number of overall hits
system.cpu0.dcache.overall_hits::total       44666755                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     21008499                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      21008499                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     21008499                       # number of overall misses
system.cpu0.dcache.overall_misses::total     21008499                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1409661434574                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1409661434574                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1409661434574                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1409661434574                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     65675254                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     65675254                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     65675254                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     65675254                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.319885                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.319885                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.319885                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.319885                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 67099.578822                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 67099.578822                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 67099.578822                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 67099.578822                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     67404813                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        71974                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1559231                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1127                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    43.229523                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    63.863354                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      5573340                       # number of writebacks
system.cpu0.dcache.writebacks::total          5573340                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     15297160                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     15297160                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     15297160                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     15297160                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      5711339                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      5711339                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      5711339                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      5711339                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 407220796914                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 407220796914                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 407220796914                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 407220796914                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.086963                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.086963                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.086963                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.086963                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 71300.407297                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 71300.407297                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 71300.407297                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 71300.407297                       # average overall mshr miss latency
system.cpu0.dcache.replacements               5573269                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     41012638                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       41012638                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     19307151                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     19307151                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1277659441000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1277659441000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     60319789                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     60319789                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.320080                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.320080                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 66175.451831                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 66175.451831                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     13889194                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     13889194                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      5417957                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      5417957                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 389382029000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 389382029000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.089821                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.089821                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 71868.792794                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 71868.792794                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3654117                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3654117                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1701348                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1701348                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 132001993574                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 132001993574                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5355465                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5355465                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.317684                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.317684                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 77586.709817                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 77586.709817                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1407966                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1407966                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       293382                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       293382                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  17838767914                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  17838767914                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.054782                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.054782                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 60803.893606                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 60803.893606                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       338583                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       338583                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1382                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1382                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     43723000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     43723000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       339965                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       339965                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.004065                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.004065                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 31637.481910                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 31637.481910                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1147                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1147                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          235                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          235                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      3251500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3251500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.000691                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000691                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 13836.170213                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13836.170213                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       336907                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       336907                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2298                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2298                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     19612000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     19612000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       339205                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       339205                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.006775                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.006775                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8534.377720                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8534.377720                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2248                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2248                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     17370000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     17370000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.006627                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.006627                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7726.868327                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7726.868327                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       184500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       184500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       178500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       178500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2461                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2461                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         7214                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         7214                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    363179499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    363179499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         9675                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         9675                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.745633                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.745633                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 50343.706543                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 50343.706543                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         7214                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         7214                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    355965499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    355965499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.745633                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.745633                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 49343.706543                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 49343.706543                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 222029446500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.938044                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           51073589                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          5658477                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.026031                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.938044                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998064                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998064                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        138386643                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       138386643                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 222029446500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               10919                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1690799                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                3230                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1646946                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3351894                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              10919                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1690799                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               3230                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1646946                       # number of overall hits
system.l2.overall_hits::total                 3351894                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            107421                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3876223                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             21214                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3687152                       # number of demand (read+write) misses
system.l2.demand_misses::total                7692010                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           107421                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3876223                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            21214                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3687152                       # number of overall misses
system.l2.overall_misses::total               7692010                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8756925500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 374908447458                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1823157500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 356943602943                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     742432133401                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8756925500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 374908447458                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1823157500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 356943602943                       # number of overall miss cycles
system.l2.overall_miss_latency::total    742432133401                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          118340                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         5567022                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           24444                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         5334098                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11043904                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         118340                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        5567022                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          24444                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        5334098                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11043904                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.907732                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.696283                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.867861                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.691242                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.696494                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.907732                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.696283                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.867861                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.691242                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.696494                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81519.679578                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96720.040993                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85941.241633                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 96807.401198                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96519.912663                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81519.679578                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96720.040993                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85941.241633                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 96807.401198                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96519.912663                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              33989                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       934                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      36.390792                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5285596                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              844662                       # number of writebacks
system.l2.writebacks::total                    844662                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            212                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          98683                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            343                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          76403                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              175641                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           212                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         98683                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           343                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         76403                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             175641                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       107209                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3777540                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        20871                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3610749                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7516369                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       107209                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3777540                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        20871                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3610749                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      6108120                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13624489                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7672804002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 331786832490                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1596993004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 317067690487                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 658124319983                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7672804002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 331786832490                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1596993004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 317067690487                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 457199122317                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1115323442300                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.905941                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.678557                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.853829                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.676918                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.680590                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.905941                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.678557                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.853829                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.676918                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.233666                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71568.655635                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87831.454462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76517.320876                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 87812.165976                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87558.809311                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71568.655635                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87831.454462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76517.320876                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 87812.165976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 74851.038014                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81861.671458                       # average overall mshr miss latency
system.l2.replacements                       20609337                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1224420                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1224420                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            2                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              2                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      1224422                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1224422                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      8683322                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          8683322                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            5                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              5                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      8683327                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      8683327                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            5                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            5                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      6108120                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        6108120                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 457199122317                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 457199122317                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 74851.038014                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 74851.038014                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            9321                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            9303                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                18624                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          2419                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          2453                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4872                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3617000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      2994000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      6611000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        11740                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        11756                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            23496                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.206048                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.208659                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.207354                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1495.245969                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1220.546270                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1356.937603                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           11                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           11                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              22                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         2408                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         2442                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          4850                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     48612481                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     49287481                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     97899962                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.205111                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.207724                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.206418                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20187.907392                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20183.243653                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20185.559175                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            98                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            35                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                133                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          335                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          224                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              559                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1302500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       385500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1688000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          433                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          259                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            692                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.773672                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.864865                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.807803                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3888.059701                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1720.982143                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3019.677996                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          333                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          221                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          554                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      6742500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      4444500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     11187000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.769053                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.853282                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.800578                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20247.747748                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20110.859729                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20193.140794                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            56691                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            41475                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 98166                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         157741                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         106822                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              264563                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  16377232000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  11368727500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   27745959500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       214432                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       148297                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            362729                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.735622                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.720325                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.729368                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 103823.558872                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 106426.836232                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104874.678243                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        23633                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         9451                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            33084                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       134108                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        97371                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         231479                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  13333185501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   9802226500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  23135412001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.625410                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.656595                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.638160                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 99421.253773                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 100668.849041                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 99946.051266                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         10919                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          3230                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              14149                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       107421                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        21214                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           128635                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8756925500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1823157500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  10580083000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       118340                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        24444                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         142784                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.907732                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.867861                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.900906                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81519.679578                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85941.241633                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82248.866949                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          212                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          343                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           555                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       107209                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        20871                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       128080                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7672804002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1596993004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9269797006                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.905941                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.853829                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.897019                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71568.655635                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76517.320876                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72375.054700                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1634108                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1605471                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3239579                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3718482                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      3580330                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7298812                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 358531215458                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 345574875443                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 704106090901                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      5352590                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      5185801                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10538391                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.694707                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.690410                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.692593                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96418.704046                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 96520.397685                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96468.588436                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        75050                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        66952                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       142002                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3643432                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      3513378                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7156810                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 318453646989                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 307265463987                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 625719110976                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.680686                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.677500                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.679118                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87404.855364                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 87455.851317                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87429.889990                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         2221                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           42                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              2263                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1975                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          103                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2078                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     40782000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       504000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     41286000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         4196                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          145                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          4341                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.470686                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.710345                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.478692                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 20649.113924                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  4893.203883                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 19868.142445                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          601                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          607                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1374                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           97                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1471                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     26674488                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1830500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     28504988                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.327455                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.668966                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.338862                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19413.746725                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 18871.134021                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19377.966010                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 222029446500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 222029446500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999438                       # Cycle average of tags in use
system.l2.tags.total_refs                    26654926                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  20612259                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.293159                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.796598                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.127877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        3.839743                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.137471                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.761642                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    27.336108                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.449947                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001998                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.059996                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002148                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.058776                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.427127                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999991                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.078125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 188457115                       # Number of tag accesses
system.l2.tags.data_accesses                188457115                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 222029446500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6861440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     241869952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1335744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     231152960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    374702016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          855922112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6861440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1335744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8197184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     54058496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        54058496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         107210                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3779218                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          20871                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3611765                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5854719                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13373783                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       844664                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             844664                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         30903288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1089359794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          6016067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1041091457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1687623069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3854993675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     30903288                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      6016067                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         36919355                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      243474444                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            243474444                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      243474444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        30903288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1089359794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         6016067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1041091457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1687623069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4098468119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    806091.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    107210.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3745941.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     20871.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3585010.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5835006.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001019618750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        49524                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        49524                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            23189050                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             760239                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    13373783                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     844669                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13373783                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   844669                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  79745                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 38578                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            468286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            505296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            711823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            925467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            880241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1761340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2182031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1609171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            751624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            483751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           601804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           500911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           479638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           483271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           474056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           475328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             42796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             43825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             45316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             56895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             62211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             57883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             53284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             50516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             46734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            54549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            54749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            43718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            44771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            45304                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.75                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 370200763580                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                66470190000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            619463976080                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27847.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46597.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 11353869                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  727853                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.29                       # Row buffer hit rate for writes
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.readPktSize::6              11325670                       # Read request sizes (log2)
=======
system.mem_ctrls.readPktSize::6              13373783                       # Read request sizes (log2)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.writePktSize::6               876911                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  546732                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  817163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1073357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1166534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1099935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1008810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  940174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  852237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  752434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  657220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 608136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 620936                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 412790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 250854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 182730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 121703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  71847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  35169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  11473                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   5222                       # What read queue length does an incoming req see
=======
system.mem_ctrls.writePktSize::6               844669                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1935724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2086985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1926006                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1674390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1494208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1178945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  894121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  658133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  477626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  340483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 235364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 167521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 100268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  57955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  33292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  18583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   9746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   4217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     57                       # What read queue length does an incoming req see
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
<<<<<<< HEAD
system.mem_ctrls.wrQLenPdf::15                   3255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  33489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  38298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  40795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  42515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  43658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  44497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  45342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  46206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  47533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  46210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  46377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  46429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  46585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  46679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  46926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   6895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   6780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   5737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2437814                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    316.668806                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   180.013251                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   343.923074                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       959634     39.36%     39.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       547167     22.44%     61.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       194164      7.96%     69.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       172788      7.09%     76.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        79401      3.26%     80.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        57383      2.35%     82.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        44294      1.82%     84.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        35511      1.46%     85.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       347472     14.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2437814                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        51039                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     220.132840                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    125.970345                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    346.108032                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         45613     89.37%     89.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         5010      9.82%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          319      0.63%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           48      0.09%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            3      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            4      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            6      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            2      0.00%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            4      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            2      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            2      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            2      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799           14      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         51039                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        51040                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.197747                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.183911                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.704798                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            46783     91.66%     91.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              466      0.91%     92.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2312      4.53%     97.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1038      2.03%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              353      0.69%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               63      0.12%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               17      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         51040                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              719069184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5773696                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                52910016                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               724842880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             56122304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5173.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       380.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5214.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    403.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        43.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    40.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.97                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  138998930000                       # Total gap between requests
system.mem_ctrls.avgGap                      11390.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6806144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    128709632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       876352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    122388416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       843712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    120799040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       862656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    120629440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    217153792                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     52910016                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 48965419.659426666796                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 925975287.194977283478                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 6304736.345481065102                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 880498583.469948530197                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 6069914.499560131691                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 869064140.878575086594                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 6206203.257192673162                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 867843988.149770259857                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1562268820.041986942291                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 380650356.152761340141                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       106346                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2034109                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        13693                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1930918                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        13183                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1907162                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        13479                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1903413                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3403367                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       876911                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3387449959                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 125846490782                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    575911445                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 120947741098                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    560350939                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 119978371182                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    556152634                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 119725756232                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 219683881508                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3571345750641                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31853.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     61868.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42058.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     62637.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     42505.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     62909.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     41260.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     62900.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     64548.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4072643.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           8808632280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4681906680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         44182327140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2066107320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     10972553280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      62097537360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1082950080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       133892014140                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        963.258882                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2108741038                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4641520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 132248731462                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           8597366820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4569605040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         36038828700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2249381520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     10972553280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      61518975390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1570160160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       125516870910                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        903.005616                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3276002512                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4641520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 131081469988                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1848                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          925                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    21194732.432432                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   100393138.160702                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          925    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   1842173500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            925                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   119393865000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  19605127500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 138998992500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     10527178                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10527178                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     10527178                       # number of overall hits
system.cpu1.icache.overall_hits::total       10527178                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        27375                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         27375                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        27375                       # number of overall misses
system.cpu1.icache.overall_misses::total        27375                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1975257500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1975257500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1975257500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1975257500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     10554553                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10554553                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     10554553                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10554553                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002594                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002594                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002594                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002594                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 72155.525114                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72155.525114                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 72155.525114                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72155.525114                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2780                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          143                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               67                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    41.492537                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets    71.500000                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        25688                       # number of writebacks
system.cpu1.icache.writebacks::total            25688                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1687                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1687                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1687                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1687                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        25688                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        25688                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        25688                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        25688                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1838366000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1838366000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1838366000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1838366000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002434                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002434                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002434                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002434                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 71565.166615                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71565.166615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 71565.166615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71565.166615                       # average overall mshr miss latency
system.cpu1.icache.replacements                 25688                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     10527178                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10527178                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        27375                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        27375                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1975257500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1975257500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     10554553                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10554553                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002594                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002594                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 72155.525114                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72155.525114                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1687                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1687                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        25688                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        25688                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1838366000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1838366000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002434                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002434                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 71565.166615                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71565.166615                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 138998992500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           10903571                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            25720                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           423.933554                       # Average number of references to valid blocks.
=======
system.mem_ctrls.wrQLenPdf::15                   4560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  30228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  39483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  44125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  47297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  49292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  50686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  51516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  52173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  53062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  54768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  52234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  51931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  51501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  51179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  51060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  50896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2018397                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    447.090732                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   266.546306                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   390.003032                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       568598     28.17%     28.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       313195     15.52%     43.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       215186     10.66%     54.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       190074      9.42%     63.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        77403      3.83%     67.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        55326      2.74%     70.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        43527      2.16%     72.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        35920      1.78%     74.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       519168     25.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2018397                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        49524                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     268.435183                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    147.990043                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    412.140218                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         41586     83.97%     83.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         6934     14.00%     97.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          811      1.64%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047          109      0.22%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559           29      0.06%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071           11      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            1      0.00%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            1      0.00%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            5      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            3      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            2      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            2      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            4      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799           15      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12800-13311            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-14847            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         49524                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        49524                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.276755                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.259006                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.795749                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            43380     87.59%     87.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              909      1.84%     89.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3545      7.16%     96.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1208      2.44%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              362      0.73%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               91      0.18%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               24      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         49524                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              850818432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5103680                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                51589760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               855922112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             54058816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3832.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       232.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3854.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    243.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    29.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  222029384000                       # Total gap between requests
system.mem_ctrls.avgGap                      15615.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6861440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    239740224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1335744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    229440640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    373440384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     51589760                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 30903288.316759370267                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1079767696.488852977753                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 6016066.882371839136                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1033379327.007420182228                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1681940796.082649230957                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 232355486.235020637512                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       107210                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3779218                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        20871                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3611765                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5854719                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       844669                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3241053238                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 175245315839                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    731799239                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 167400766231                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 272845041533                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5475197863826                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30230.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46370.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35062.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     46348.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     46602.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6482063.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4732170660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2515196970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         30347734620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2006693280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     17526459600.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      93664867530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6383629920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       157176752580                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        707.909492                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  15329971947                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7413900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 199285574553                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           9679248180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5144619645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         64571696700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2201096520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     17526459600.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      96966938520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3602938560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       199692997725                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        899.398710                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8151068508                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7413900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 206464477992                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1068                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          535                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    40284326.168224                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   162096445.298489                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          535    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   1980909000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            535                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   200477332000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  21552114500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 222029446500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     20079291                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20079291                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     20079291                       # number of overall hits
system.cpu1.icache.overall_hits::total       20079291                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        26113                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         26113                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        26113                       # number of overall misses
system.cpu1.icache.overall_misses::total        26113                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2026995500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2026995500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2026995500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2026995500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     20105404                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20105404                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     20105404                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20105404                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001299                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001299                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001299                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001299                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 77623.999540                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 77623.999540                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 77623.999540                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 77623.999540                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          475                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    67.857143                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        24444                       # number of writebacks
system.cpu1.icache.writebacks::total            24444                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1669                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1669                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1669                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1669                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        24444                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24444                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        24444                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24444                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1898632500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1898632500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1898632500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1898632500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001216                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001216                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001216                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001216                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 77672.741777                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 77672.741777                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 77672.741777                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 77672.741777                       # average overall mshr miss latency
system.cpu1.icache.replacements                 24444                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     20079291                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20079291                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        26113                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        26113                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2026995500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2026995500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     20105404                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20105404                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001299                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001299                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 77623.999540                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 77623.999540                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1669                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1669                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        24444                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24444                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1898632500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1898632500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001216                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001216                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 77672.741777                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 77672.741777                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 222029446500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20435943                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            24476                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           834.938021                       # Average number of references to valid blocks.
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
<<<<<<< HEAD
system.cpu1.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         21134794                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        21134794                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 138998992500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     21794317                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21794317                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     21794317                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21794317                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     10660760                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10660760                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     10660760                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10660760                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 886417624522                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 886417624522                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 886417624522                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 886417624522                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     32455077                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     32455077                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     32455077                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     32455077                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.328477                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.328477                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.328477                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.328477                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 83147.695335                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83147.695335                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 83147.695335                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83147.695335                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     39479845                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        60446                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           759061                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            835                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    52.011426                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    72.390419                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2701626                       # number of writebacks
system.cpu1.dcache.writebacks::total          2701626                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7933523                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7933523                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7933523                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7933523                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2727237                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2727237                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2727237                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2727237                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 238540115622                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 238540115622                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 238540115622                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 238540115622                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.084031                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.084031                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.084031                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.084031                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 87465.854864                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87465.854864                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 87465.854864                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87465.854864                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2701618                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     20059566                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       20059566                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     10020657                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     10020657                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 814903422500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 814903422500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     30080223                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     30080223                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.333131                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.333131                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81322.354662                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81322.354662                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      7380811                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      7380811                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2639846                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2639846                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 229978211000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 229978211000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.087760                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.087760                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 87118.040598                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87118.040598                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1734751                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1734751                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       640103                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       640103                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  71514202022                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  71514202022                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2374854                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2374854                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.269534                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.269534                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 111722.960245                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 111722.960245                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       552712                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       552712                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        87391                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        87391                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   8561904622                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   8561904622                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.036798                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.036798                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 97972.384136                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 97972.384136                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       125065                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       125065                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1385                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1385                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     47913500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     47913500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       126450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       126450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.010953                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.010953                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 34594.584838                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 34594.584838                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          571                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          571                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          814                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          814                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     15958500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     15958500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006437                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006437                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 19605.036855                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19605.036855                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       122755                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       122755                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2463                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2463                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     21806000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     21806000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       125218                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       125218                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.019670                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.019670                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8853.430775                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8853.430775                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2392                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2392                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     19571000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     19571000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.019103                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.019103                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8181.856187                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8181.856187                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      4710500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      4710500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      4553500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      4553500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1234                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1234                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         5199                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         5199                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    158150500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    158150500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         6433                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         6433                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.808177                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.808177                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 30419.407578                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 30419.407578                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         5198                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         5198                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    152951500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    152951500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.808021                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.808021                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 29425.067334                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 29425.067334                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 138998992500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.173599                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           24782828                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2723006                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.101276                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.173599                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.974175                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.974175                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         68149334                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        68149334                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 138998992500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10829948                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           15                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2120513                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      9895262                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        17650546                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6106822                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           45063                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         11827                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          56890                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          478                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          478                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           389142                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          389142                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        197997                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10631965                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         4251                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         4251                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       362978                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      8648534                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        77064                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8142670                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        76695                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      8083683                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        77256                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      8099674                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33568554                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     15487104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    367124352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3288064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    345874496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3272320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    343156160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3296256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    343962688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1425461440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        24766048                       # Total snoops (count)
system.tol2bus.snoopTraffic                  61602240                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         35959827                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.364367                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.647056                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               25344845     70.48%     70.48% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8908676     24.77%     95.25% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1019814      2.84%     98.09% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 591705      1.65%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  94787      0.26%    100.00% # Request fanout histogram
=======
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         40235252                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        40235252                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 222029446500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     43123981                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        43123981                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     43123981                       # number of overall hits
system.cpu1.dcache.overall_hits::total       43123981                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     20382596                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      20382596                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     20382596                       # number of overall misses
system.cpu1.dcache.overall_misses::total     20382596                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1364906266838                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1364906266838                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1364906266838                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1364906266838                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     63506577                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     63506577                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     63506577                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     63506577                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.320953                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.320953                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.320953                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.320953                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 66964.299682                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 66964.299682                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 66964.299682                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 66964.299682                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     63821205                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        68270                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          1491261                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1099                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    42.796804                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    62.120109                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      5334309                       # number of writebacks
system.cpu1.dcache.writebacks::total          5334309                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     14909381                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     14909381                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     14909381                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     14909381                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      5473215                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      5473215                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      5473215                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      5473215                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 388309966787                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 388309966787                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 388309966787                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 388309966787                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.086183                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.086183                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.086183                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.086183                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 70947.325619                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 70947.325619                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 70947.325619                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 70947.325619                       # average overall mshr miss latency
system.cpu1.dcache.replacements               5334250                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     39827893                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       39827893                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     19036350                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     19036350                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1257130029000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1257130029000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     58864243                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     58864243                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.323394                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.323394                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 66038.396489                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 66038.396489                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     13786304                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     13786304                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      5250046                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      5250046                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 375833556000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 375833556000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.089189                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.089189                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 71586.716764                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 71586.716764                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3296088                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3296088                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1346246                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1346246                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 107776237838                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 107776237838                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4642334                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4642334                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.289993                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.289993                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 80056.867644                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 80056.867644                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1123077                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1123077                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       223169                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       223169                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  12476410787                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  12476410787                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.048073                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.048073                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 55905.662467                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 55905.662467                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       137815                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       137815                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          808                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          808                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     44827000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     44827000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       138623                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       138623                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.005829                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.005829                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 55478.960396                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 55478.960396                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          337                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          337                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          471                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          471                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     23772000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     23772000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003398                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003398                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 50471.337580                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 50471.337580                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       136356                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       136356                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2063                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2063                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     14830500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     14830500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       138419                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       138419                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.014904                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.014904                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7188.802714                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7188.802714                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2028                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2028                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     12812500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     12812500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.014651                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.014651                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6317.800789                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6317.800789                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       208000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       208000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       198000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       198000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1827                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1827                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         7097                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         7097                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    345777500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    345777500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         8924                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         8924                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.795271                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.795271                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 48721.642948                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 48721.642948                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         7097                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         7097                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    338680500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    338680500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.795271                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.795271                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 47721.642948                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 47721.642948                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 222029446500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.569368                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           48892394                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5420748                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.019492                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.569368                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.986543                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.986543                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        133005808                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       133005808                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 222029446500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10810164                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2069084                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      9825760                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        19764677                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         10167767                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          123420                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4260                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         127680                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           16                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           16                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           407563                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          407563                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        142786                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10667377                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         4341                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         4341                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       355024                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     16879210                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        73332                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     16164814                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33472380                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     15147648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    712975424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3128832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    682769728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1414021632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        31054437                       # Total snoops (count)
system.tol2bus.snoopTraffic                  65184064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         42126963                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.230816                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.442923                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               32795852     77.85%     77.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8938810     21.22%     99.07% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 392135      0.93%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    166      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
<<<<<<< HEAD
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           35959827                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        22429031325                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             16.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        4088170872                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          41151576                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        4094438238                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          41293806                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4362238474                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         181804751                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4115238096                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          41160373                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             9002                       # Layer occupancy (ticks)
=======
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           42126963                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        22255820835                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8534899013                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         177641745                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        8182355064                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          36865101                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
