// Seed: 3253703418
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  localparam id_3 = -1;
  logic [1 'd0 : -1] id_4;
  assign id_4 = id_1;
  assign id_2 = id_1;
  generate
    wire id_5;
    ;
  endgenerate
endmodule
module module_1 (
    output tri0 id_0,
    output tri  id_1,
    input  tri0 id_2,
    input  tri0 id_3,
    input  tri  id_4,
    input  tri0 id_5,
    input  tri  id_6
);
  logic id_8[1 : -1];
  module_0 modCall_1 (
      id_8,
      id_8
  );
endmodule
