#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue May 28 23:43:41 2019
# Process ID: 19404
# Current directory: C:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.runs/design_1_pid_0_0_synth_1
# Command line: vivado.exe -log design_1_pid_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_pid_0_0.tcl
# Log file: C:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.runs/design_1_pid_0_0_synth_1/design_1_pid_0_0.vds
# Journal file: C:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.runs/design_1_pid_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_pid_0_0.tcl -notrace
Command: synth_design -top design_1_pid_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6184 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 392.129 ; gain = 101.355
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_pid_0_0' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ip/design_1_pid_0_0/synth/design_1_pid_0_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'pid' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:12]
	Parameter ap_ST_iter0_fsm_state1 bound to: 23'b00000000000000000000001 
	Parameter ap_ST_iter0_fsm_state2 bound to: 23'b00000000000000000000010 
	Parameter ap_ST_iter0_fsm_state3 bound to: 23'b00000000000000000000100 
	Parameter ap_ST_iter0_fsm_state4 bound to: 23'b00000000000000000001000 
	Parameter ap_ST_iter0_fsm_state5 bound to: 23'b00000000000000000010000 
	Parameter ap_ST_iter0_fsm_state6 bound to: 23'b00000000000000000100000 
	Parameter ap_ST_iter0_fsm_state7 bound to: 23'b00000000000000001000000 
	Parameter ap_ST_iter0_fsm_state8 bound to: 23'b00000000000000010000000 
	Parameter ap_ST_iter0_fsm_state9 bound to: 23'b00000000000000100000000 
	Parameter ap_ST_iter0_fsm_state10 bound to: 23'b00000000000001000000000 
	Parameter ap_ST_iter0_fsm_state11 bound to: 23'b00000000000010000000000 
	Parameter ap_ST_iter0_fsm_state12 bound to: 23'b00000000000100000000000 
	Parameter ap_ST_iter0_fsm_state13 bound to: 23'b00000000001000000000000 
	Parameter ap_ST_iter0_fsm_state14 bound to: 23'b00000000010000000000000 
	Parameter ap_ST_iter0_fsm_state15 bound to: 23'b00000000100000000000000 
	Parameter ap_ST_iter0_fsm_state16 bound to: 23'b00000001000000000000000 
	Parameter ap_ST_iter0_fsm_state17 bound to: 23'b00000010000000000000000 
	Parameter ap_ST_iter0_fsm_state18 bound to: 23'b00000100000000000000000 
	Parameter ap_ST_iter0_fsm_state19 bound to: 23'b00001000000000000000000 
	Parameter ap_ST_iter0_fsm_state20 bound to: 23'b00010000000000000000000 
	Parameter ap_ST_iter0_fsm_state21 bound to: 23'b00100000000000000000000 
	Parameter ap_ST_iter0_fsm_state22 bound to: 23'b01000000000000000000000 
	Parameter ap_ST_iter0_fsm_state23 bound to: 23'b10000000000000000000000 
	Parameter ap_ST_iter1_fsm_state24 bound to: 7'b0000010 
	Parameter ap_ST_iter1_fsm_state25 bound to: 7'b0000100 
	Parameter ap_ST_iter1_fsm_state26 bound to: 7'b0001000 
	Parameter ap_ST_iter1_fsm_state27 bound to: 7'b0010000 
	Parameter ap_ST_iter1_fsm_state28 bound to: 7'b0100000 
	Parameter ap_ST_iter1_fsm_state29 bound to: 7'b1000000 
	Parameter ap_ST_iter1_fsm_state0 bound to: 7'b0000001 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_INPUT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_INPUT_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_TEST_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_TEST_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_M_AXI_OUT_R_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUT_R_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_OUT_R_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_OUT_R_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUT_R_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUT_R_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUT_R_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUT_R_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUT_R_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_OUT_R_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_OUT_R_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_OUT_R_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_INPUT_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_TEST_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_OUT_R_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pid_CTRL_s_axi' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_CTRL_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 7'b0000000 
	Parameter ADDR_GIE bound to: 7'b0000100 
	Parameter ADDR_IER bound to: 7'b0001000 
	Parameter ADDR_ISR bound to: 7'b0001100 
	Parameter ADDR_KP_V_BASE bound to: 7'b0100000 
	Parameter ADDR_KP_V_HIGH bound to: 7'b0111111 
	Parameter ADDR_KD_V_BASE bound to: 7'b1000000 
	Parameter ADDR_KD_V_HIGH bound to: 7'b1001111 
	Parameter ADDR_KI_V_BASE bound to: 7'b1010000 
	Parameter ADDR_KI_V_HIGH bound to: 7'b1011111 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pid_CTRL_s_axi_ram' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_CTRL_s_axi.v:563]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pid_CTRL_s_axi_ram' (1#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_CTRL_s_axi.v:563]
INFO: [Synth 8-6157] synthesizing module 'pid_CTRL_s_axi_ram__parameterized0' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_CTRL_s_axi.v:563]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pid_CTRL_s_axi_ram__parameterized0' (1#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_CTRL_s_axi.v:563]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_CTRL_s_axi.v:316]
INFO: [Synth 8-6155] done synthesizing module 'pid_CTRL_s_axi' (2#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_CTRL_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'pid_INPUT_s_axi' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_INPUT_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_CMDIN_V_BASE bound to: 6'b010000 
	Parameter ADDR_CMDIN_V_HIGH bound to: 6'b011111 
	Parameter ADDR_MEASURED_V_BASE bound to: 6'b100000 
	Parameter ADDR_MEASURED_V_HIGH bound to: 6'b101111 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pid_INPUT_s_axi_ram' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_INPUT_s_axi.v:350]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pid_INPUT_s_axi_ram' (3#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_INPUT_s_axi.v:350]
INFO: [Synth 8-6155] done synthesizing module 'pid_INPUT_s_axi' (4#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_INPUT_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'pid_TEST_s_axi' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_TEST_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_TEST_BASE bound to: 15'b100000000000000 
	Parameter ADDR_TEST_HIGH bound to: 15'b111111111111111 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pid_TEST_s_axi_ram' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_TEST_s_axi.v:249]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pid_TEST_s_axi_ram' (5#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_TEST_s_axi.v:249]
INFO: [Synth 8-6155] done synthesizing module 'pid_TEST_s_axi' (6#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_TEST_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'pid_OUT_r_m_axi' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_OUT_r_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pid_OUT_r_m_axi_throttl' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_OUT_r_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pid_OUT_r_m_axi_throttl' (7#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_OUT_r_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'pid_OUT_r_m_axi_write' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_OUT_r_m_axi.v:1697]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'pid_OUT_r_m_axi_fifo' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_OUT_r_m_axi.v:418]
	Parameter DATA_BITS bound to: 10 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pid_OUT_r_m_axi_fifo' (8#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_OUT_r_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'pid_OUT_r_m_axi_decoder' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_OUT_r_m_axi.v:692]
	Parameter DIN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pid_OUT_r_m_axi_decoder' (9#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_OUT_r_m_axi.v:692]
INFO: [Synth 8-6157] synthesizing module 'pid_OUT_r_m_axi_reg_slice' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_OUT_r_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'pid_OUT_r_m_axi_reg_slice' (10#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_OUT_r_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'pid_OUT_r_m_axi_fifo__parameterized0' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_OUT_r_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pid_OUT_r_m_axi_fifo__parameterized0' (10#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_OUT_r_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'pid_OUT_r_m_axi_buffer' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_OUT_r_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pid_OUT_r_m_axi_buffer' (11#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_OUT_r_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'pid_OUT_r_m_axi_fifo__parameterized1' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_OUT_r_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pid_OUT_r_m_axi_fifo__parameterized1' (11#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_OUT_r_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'pid_OUT_r_m_axi_fifo__parameterized2' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_OUT_r_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pid_OUT_r_m_axi_fifo__parameterized2' (11#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_OUT_r_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'pid_OUT_r_m_axi_write' (12#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_OUT_r_m_axi.v:1697]
INFO: [Synth 8-6157] synthesizing module 'pid_OUT_r_m_axi_read' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_OUT_r_m_axi.v:900]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'pid_OUT_r_m_axi_buffer__parameterized0' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_OUT_r_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pid_OUT_r_m_axi_buffer__parameterized0' (12#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_OUT_r_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'pid_OUT_r_m_axi_reg_slice__parameterized0' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_OUT_r_m_axi.v:314]
	Parameter N bound to: 18 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'pid_OUT_r_m_axi_reg_slice__parameterized0' (12#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_OUT_r_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'pid_OUT_r_m_axi_read' (13#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_OUT_r_m_axi.v:900]
INFO: [Synth 8-6155] done synthesizing module 'pid_OUT_r_m_axi' (14#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_OUT_r_m_axi.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2336]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2338]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2340]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2342]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2344]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2346]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2348]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2350]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2354]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2356]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2358]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2360]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2362]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2364]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2368]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2370]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2372]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2374]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2376]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2378]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2380]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2382]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2384]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2386]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2388]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2424]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2456]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2460]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2462]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2464]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2568]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2570]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2638]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2640]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2642]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2644]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2646]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2648]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2650]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2660]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2664]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2728]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2736]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2744]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2752]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2754]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2756]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2764]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2772]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2948]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2956]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2984]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2992]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2994]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:3014]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:3058]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:3072]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:3092]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:3100]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:3114]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:3142]
INFO: [Synth 8-6155] done synthesizing module 'pid' (15#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_pid_0_0' (16#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ip/design_1_pid_0_0/synth/design_1_pid_0_0.v:59]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi has unconnected port I_ARLOCK[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 473.676 ; gain = 182.902
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 473.676 ; gain = 182.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 473.676 ; gain = 182.902
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ip/design_1_pid_0_0/constraints/pid_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ip/design_1_pid_0_0/constraints/pid_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.runs/design_1_pid_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.runs/design_1_pid_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.402 . Memory (MB): peak = 858.965 ; gain = 3.234
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 858.965 ; gain = 568.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 858.965 ; gain = 568.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.runs/design_1_pid_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 858.965 ; gain = 568.191
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'pid_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'pid_CTRL_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'waddr_reg' and it is trimmed from '6' to '4' bits. [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_INPUT_s_axi.v:199]
WARNING: [Synth 8-6014] Unused sequential element int_cmdIn_V_shift_reg was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_INPUT_s_axi.v:262]
WARNING: [Synth 8-6014] Unused sequential element int_measured_V_shift_reg was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_INPUT_s_axi.v:274]
WARNING: [Synth 8-3936] Found unconnected internal register 'waddr_reg' and it is trimmed from '15' to '14' bits. [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_TEST_s_axi.v:154]
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'pid_TEST_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'pid_TEST_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pid_OUT_r_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_OUT_r_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_OUT_r_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_OUT_r_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pid_OUT_r_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'p_Val2_8_reg_3489_reg[2:0]' into 'p_Val2_3_reg_3483_reg[2:0]' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2406]
INFO: [Synth 8-4471] merging register 'p_Val2_7_reg_3534_reg[2:0]' into 'p_Val2_3_reg_3483_reg[2:0]' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2574]
INFO: [Synth 8-4471] merging register 'p_Val2_10_reg_3539_reg[2:0]' into 'p_Val2_3_reg_3483_reg[2:0]' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2926]
INFO: [Synth 8-4471] merging register 'p_Val2_16_reg_3544_reg[2:0]' into 'p_Val2_3_reg_3483_reg[2:0]' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2416]
INFO: [Synth 8-4471] merging register 'p_Val2_19_reg_3550_reg[2:0]' into 'p_Val2_3_reg_3483_reg[2:0]' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2444]
INFO: [Synth 8-4471] merging register 'p_Val2_20_reg_3606_reg[2:0]' into 'p_Val2_3_reg_3483_reg[2:0]' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2426]
INFO: [Synth 8-4471] merging register 'p_Val2_23_reg_3611_reg[2:0]' into 'p_Val2_3_reg_3483_reg[2:0]' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2968]
INFO: [Synth 8-4471] merging register 'p_Val2_39_reg_3778_reg[2:0]' into 'p_Val2_3_reg_3483_reg[2:0]' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2502]
INFO: [Synth 8-4471] merging register 'p_Val2_50_reg_3793_reg[2:0]' into 'p_Val2_3_reg_3483_reg[2:0]' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2540]
INFO: [Synth 8-4471] merging register 'p_shl_cast1_reg_3878_reg[14:0]' into 'p_shl_reg_3873_reg[14:0]' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2102]
INFO: [Synth 8-4471] merging register 'tmp_82_cast_reg_3887_reg[14:0]' into 'p_shl_reg_3873_reg[14:0]' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2698]
INFO: [Synth 8-4471] merging register 'r_V_2_reg_3892_reg[14:0]' into 'p_shl_reg_3873_reg[14:0]' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2560]
INFO: [Synth 8-4471] merging register 'sum_cast_reg_3897_reg[14:0]' into 'p_shl_reg_3873_reg[14:0]' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2102]
INFO: [Synth 8-4471] merging register 'r_V_2_1_reg_3904_reg[14:0]' into 'p_shl_reg_3873_reg[14:0]' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2582]
INFO: [Synth 8-4471] merging register 'addconv3_reg_3909_reg[14:0]' into 'p_shl_reg_3873_reg[14:0]' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2812]
INFO: [Synth 8-4471] merging register 'p_Val2_63_reg_3914_reg[14:0]' into 'p_shl_reg_3873_reg[14:0]' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2566]
INFO: [Synth 8-4471] merging register 'p_Val2_80_1_reg_3920_reg[14:0]' into 'p_shl_reg_3873_reg[14:0]' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2610]
INFO: [Synth 8-4471] merging register 'addconv2_reg_3926_reg[14:0]' into 'p_shl_reg_3873_reg[14:0]' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2586]
INFO: [Synth 8-4471] merging register 'r_V_2_3_reg_3931_reg[14:0]' into 'p_shl_reg_3873_reg[14:0]' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2590]
INFO: [Synth 8-4471] merging register 'r_V_2_4_reg_3936_reg[14:0]' into 'p_shl_reg_3873_reg[14:0]' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2594]
INFO: [Synth 8-4471] merging register 'r_V_2_5_reg_3941_reg[14:0]' into 'p_shl_reg_3873_reg[14:0]' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2598]
INFO: [Synth 8-4471] merging register 'addconv4_reg_3946_reg[14:0]' into 'p_shl_reg_3873_reg[14:0]' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2602]
INFO: [Synth 8-4471] merging register 'r_V_2_7_reg_3951_reg[14:0]' into 'p_shl_reg_3873_reg[14:0]' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2606]
INFO: [Synth 8-4471] merging register 'tmp_85_cast_cast_reg_3961_reg[31:0]' into 'tmp_79_reg_3956_reg[31:0]' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2612]
INFO: [Synth 8-4471] merging register 'tmp_81_reg_3968_reg[31:0]' into 'tmp_79_reg_3956_reg[31:0]' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2614]
INFO: [Synth 8-4471] merging register 'p_Val2_80_2_reg_3996_reg[14:0]' into 'p_shl_reg_3873_reg[14:0]' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2818]
INFO: [Synth 8-4471] merging register 'tmp_107_reg_4001_reg[14:0]' into 'p_shl_reg_3873_reg[14:0]' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2614]
INFO: [Synth 8-4471] merging register 'p_Val2_80_3_reg_4006_reg[14:0]' into 'p_shl_reg_3873_reg[14:0]' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2618]
INFO: [Synth 8-4471] merging register 'p_Val2_80_4_reg_4059_reg[14:0]' into 'p_shl_reg_3873_reg[14:0]' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2822]
INFO: [Synth 8-4471] merging register 'tmp_110_reg_4064_reg[14:0]' into 'p_shl_reg_3873_reg[14:0]' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2622]
INFO: [Synth 8-4471] merging register 'p_Val2_80_5_reg_4069_reg[14:0]' into 'p_shl_reg_3873_reg[14:0]' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2626]
INFO: [Synth 8-4471] merging register 'tmp_85_cast_cast9_reg_4090_reg[31:0]' into 'tmp_79_reg_3956_reg[31:0]' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2624]
INFO: [Synth 8-4471] merging register 'p_Val2_80_6_reg_4137_reg[14:0]' into 'p_shl_reg_3873_reg[14:0]' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2826]
INFO: [Synth 8-4471] merging register 'tmp_113_reg_4142_reg[14:0]' into 'p_shl_reg_3873_reg[14:0]' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2630]
INFO: [Synth 8-4471] merging register 'p_Val2_80_7_reg_4147_reg[14:0]' into 'p_shl_reg_3873_reg[14:0]' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2828]
INFO: [Synth 8-4471] merging register 'tmp_115_reg_4152_reg[14:0]' into 'p_shl_reg_3873_reg[14:0]' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2634]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_80_2_reg_3996_reg' and it is trimmed from '36' to '33' bits. [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:1427]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_85_cast_cast_reg_3961_reg' and it is trimmed from '19' to '16' bits. [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:1434]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_85_cast_cast9_reg_4090_reg' and it is trimmed from '21' to '16' bits. [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:1397]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_80_4_reg_4059_reg' and it is trimmed from '36' to '33' bits. [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:1372]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_80_6_reg_4137_reg' and it is trimmed from '36' to '33' bits. [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:1387]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_42_reg_3838_reg' and it is trimmed from '65' to '48' bits. [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:1475]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_40_reg_3783_reg' and it is trimmed from '51' to '48' bits. [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:1300]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_43_reg_3843_reg' and it is trimmed from '52' to '48' bits. [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:1476]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_41_reg_3818_reg' and it is trimmed from '64' to '48' bits. [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:1468]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_12_reg_3701_reg' and it is trimmed from '66' to '35' bits. [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:1441]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_7_reg_3534_reg' and it is trimmed from '48' to '45' bits. [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:1327]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_54_reg_3853_reg' and it is trimmed from '52' to '48' bits. [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:1478]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_10_reg_3539_reg' and it is trimmed from '49' to '45' bits. [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:1324]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_80_7_reg_4147_reg' and it is trimmed from '36' to '33' bits. [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:1388]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_53_reg_3848_reg' and it is trimmed from '65' to '48' bits. [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:1477]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_51_reg_3798_reg' and it is trimmed from '51' to '48' bits. [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:1302]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_24_reg_3712_reg' and it is trimmed from '66' to '35' bits. [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:1442]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_21_reg_3656_reg' and it is trimmed from '64' to '48' bits. [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:1451]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_9_reg_3651_reg' and it is trimmed from '64' to '48' bits. [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:1452]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_20_reg_3606_reg' and it is trimmed from '48' to '45' bits. [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:1286]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_52_reg_3823_reg' and it is trimmed from '64' to '48' bits. [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:1469]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_23_reg_3611_reg' and it is trimmed from '49' to '45' bits. [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:1287]
INFO: [Synth 8-5546] ROM "tmp_2_fu_1219_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_10_1_fu_843_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_123_1_fu_2551_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_123_2_fu_2794_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_123_3_fu_2844_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_123_4_fu_3057_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_123_5_fu_3107_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_123_6_fu_3264_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_123_7_fu_3314_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_91_fu_2360_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'tmp_85_cast_cast_reg_3961_reg[47:32]' into 'tmp_79_reg_3956_reg[47:32]' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:1434]
WARNING: [Synth 8-6014] Unused sequential element phitmp1_reg_3723_reg was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:1443]
WARNING: [Synth 8-6014] Unused sequential element tmp_94_reg_3868_reg was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:1504]
INFO: [Synth 8-4471] merging register 'tmp_81_reg_3968_reg[47:32]' into 'tmp_79_reg_3956_reg[47:32]' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:1433]
INFO: [Synth 8-5546] ROM "tmp_2_fu_1219_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_10_1_fu_843_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_123_1_fu_2551_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_123_2_fu_2794_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_123_3_fu_2844_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_123_4_fu_3057_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_123_5_fu_3107_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_123_6_fu_3264_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_123_7_fu_3314_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_91_fu_2360_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "measured_V_address0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_Val2_6_cast_fu_1100_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_Val2_cast_fu_1153_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_Val2_1_cast_fu_1604_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_Val2_2_cast_fu_1709_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "kd_V_address0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_iter0_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_iter0_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_iter0_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_iter0_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_iter0_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_iter0_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_iter0_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_iter0_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_iter0_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_iter0_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_iter0_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_iter0_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_iter0_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_iter0_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_iter0_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_iter0_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_iter0_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_iter0_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_iter0_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_iter0_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_iter0_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_iter0_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_iter0_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_iter1_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_iter1_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_iter1_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_iter1_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_iter1_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_iter1_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_iter1_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp8_cast_fu_2394_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp12_cast_fu_2611_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp15_cast_fu_2666_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp18_cast_fu_2907_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp21_cast_fu_2955_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp24_cast_fu_3170_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp27_cast_fu_3218_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp5_cast_fu_2273_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_36_cast_fu_1458_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_39_cast_fu_1484_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_76_cast_fu_2004_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_78_fu_2022_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_82_cast1_fu_2030_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_90_fu_2048_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'pid_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'pid_CTRL_s_axi'
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'pid_TEST_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'pid_TEST_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pid_OUT_r_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pid_OUT_r_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 858.965 ; gain = 568.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     49 Bit       Adders := 8     
	   3 Input     48 Bit       Adders := 2     
	   2 Input     48 Bit       Adders := 12    
	   2 Input     36 Bit       Adders := 4     
	   3 Input     36 Bit       Adders := 5     
	   3 Input     35 Bit       Adders := 2     
	   2 Input     35 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 10    
	   3 Input     21 Bit       Adders := 4     
	   2 Input     20 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 9     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 19    
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	               64 Bit    Registers := 6     
	               52 Bit    Registers := 2     
	               51 Bit    Registers := 2     
	               49 Bit    Registers := 4     
	               48 Bit    Registers := 10    
	               35 Bit    Registers := 5     
	               34 Bit    Registers := 4     
	               33 Bit    Registers := 5     
	               32 Bit    Registers := 45    
	               23 Bit    Registers := 1     
	               21 Bit    Registers := 11    
	               20 Bit    Registers := 3     
	               19 Bit    Registers := 3     
	               18 Bit    Registers := 9     
	               17 Bit    Registers := 6     
	               16 Bit    Registers := 28    
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 6     
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 19    
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 91    
+---Multipliers : 
	                21x32  Multipliers := 4     
	                20x32  Multipliers := 4     
	                15x36  Multipliers := 8     
	                32x32  Multipliers := 4     
	                17x32  Multipliers := 2     
+---RAMs : 
	             128K Bit         RAMs := 1     
	               8K Bit         RAMs := 1     
	               4K Bit         RAMs := 1     
	              192 Bit         RAMs := 1     
	              128 Bit         RAMs := 2     
	               96 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 95    
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 3     
	   2 Input     19 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 2     
	   4 Input     19 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 3     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 14    
	   3 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 9     
	   2 Input     12 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 22    
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 12    
	   9 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 18    
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 49    
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 10    
	   5 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 98    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pid_CTRL_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              192 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module pid_CTRL_s_axi_ram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module pid_CTRL_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module pid_INPUT_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               96 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module pid_INPUT_s_axi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module pid_TEST_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             128K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module pid_TEST_s_axi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module pid_OUT_r_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pid_OUT_r_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module pid_OUT_r_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module pid_OUT_r_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module pid_OUT_r_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module pid_OUT_r_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module pid_OUT_r_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module pid_OUT_r_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module pid_OUT_r_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module pid_OUT_r_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module pid_OUT_r_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 15    
Module pid 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     49 Bit       Adders := 8     
	   3 Input     48 Bit       Adders := 2     
	   2 Input     48 Bit       Adders := 12    
	   2 Input     36 Bit       Adders := 4     
	   3 Input     36 Bit       Adders := 5     
	   3 Input     35 Bit       Adders := 2     
	   2 Input     35 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   3 Input     21 Bit       Adders := 4     
	   3 Input     17 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 9     
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               52 Bit    Registers := 2     
	               51 Bit    Registers := 2     
	               49 Bit    Registers := 4     
	               48 Bit    Registers := 10    
	               35 Bit    Registers := 2     
	               34 Bit    Registers := 4     
	               33 Bit    Registers := 5     
	               32 Bit    Registers := 17    
	               23 Bit    Registers := 1     
	               21 Bit    Registers := 11    
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 3     
	               18 Bit    Registers := 4     
	               17 Bit    Registers := 6     
	               16 Bit    Registers := 26    
	               15 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 14    
	                1 Bit    Registers := 18    
+---Multipliers : 
	                21x32  Multipliers := 4     
	                20x32  Multipliers := 4     
	                15x36  Multipliers := 8     
	                32x32  Multipliers := 4     
	                17x32  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 2     
	   4 Input     19 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 14    
	   3 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 9     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element fifo_rctl/q_reg was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_OUT_r_m_axi.v:456]
INFO: [Synth 8-5546] ROM "tmp_123_7_fu_3314_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_123_6_fu_3264_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_123_5_fu_3107_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_123_4_fu_3057_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_123_3_fu_2844_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_123_2_fu_2794_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_123_1_fu_2551_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_91_fu_2360_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2432]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2446]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2438]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2534]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2528]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2544]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2580]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2408]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2658]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2496]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2490]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2506]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2454]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2552]
WARNING: [Synth 8-6014] Unused sequential element p_0_out was removed. 
WARNING: [Synth 8-6014] Unused sequential element p_0_out was removed. 
WARNING: [Synth 8-6014] Unused sequential element p_Val2_21_reg_3656_reg was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:1451]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_52_reg_3823_reg was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:1469]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_51_reg_3798_reg was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:1302]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_54_reg_3853_reg was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:1478]
WARNING: [Synth 8-6014] Unused sequential element p_0_out was removed. 
WARNING: [Synth 8-6014] Unused sequential element p_0_out was removed. 
WARNING: [Synth 8-6014] Unused sequential element p_Val2_9_reg_3651_reg was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:1452]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_41_reg_3818_reg was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:1468]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_40_reg_3783_reg was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:1300]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_43_reg_3843_reg was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:1476]
WARNING: [Synth 8-6014] Unused sequential element p_0_out was removed. 
WARNING: [Synth 8-6014] Unused sequential element p_0_out was removed. 
WARNING: [Synth 8-6014] Unused sequential element tmp_23_reg_3601_reg was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:1289]
WARNING: [Synth 8-6014] Unused sequential element tmp_62_reg_3788_reg was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:1305]
WARNING: [Synth 8-6014] Unused sequential element tmp_1_reg_3596_reg was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:1288]
WARNING: [Synth 8-6014] Unused sequential element tmp_45_reg_3773_reg was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:1304]
WARNING: [Synth 8-6014] Unused sequential element r_V_reg_3661_reg was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:1453]
WARNING: [Synth 8-6014] Unused sequential element r_V_1_reg_3803_reg was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:1303]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2432]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2446]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2438]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2438]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2438]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:1451]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2534]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2534]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2534]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:1469]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2528]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2528]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:1302]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2544]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2580]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2408]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2658]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2658]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2658]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:1452]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2496]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2496]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2496]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:1468]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2490]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2490]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:1300]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2506]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2454]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid.v:2552]
DSP Report: Generating DSP p_Val2_20_fu_1188_p2, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP p_Val2_20_fu_1188_p2.
DSP Report: operator p_Val2_20_fu_1188_p2 is absorbed into DSP p_Val2_20_fu_1188_p2.
DSP Report: operator p_Val2_20_fu_1188_p2 is absorbed into DSP p_Val2_20_fu_1188_p2.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_Val2_20_fu_1188_p2 is absorbed into DSP p_0_out.
DSP Report: operator p_Val2_20_fu_1188_p2 is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_Val2_23_fu_1201_p2, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP p_Val2_23_fu_1201_p2.
DSP Report: operator p_Val2_23_fu_1201_p2 is absorbed into DSP p_Val2_23_fu_1201_p2.
DSP Report: operator p_Val2_23_fu_1201_p2 is absorbed into DSP p_Val2_23_fu_1201_p2.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_Val2_23_fu_1201_p2 is absorbed into DSP p_0_out.
DSP Report: operator p_Val2_23_fu_1201_p2 is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_Val2_21_fu_1264_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_Val2_21_fu_1264_p2.
DSP Report: operator p_Val2_21_fu_1264_p2 is absorbed into DSP p_Val2_21_fu_1264_p2.
DSP Report: operator p_Val2_21_fu_1264_p2 is absorbed into DSP p_Val2_21_fu_1264_p2.
DSP Report: Generating DSP p_Val2_21_reg_3656_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP p_Val2_21_reg_3656_reg.
DSP Report: register p_Val2_21_reg_3656_reg is absorbed into DSP p_Val2_21_reg_3656_reg.
DSP Report: operator p_Val2_21_fu_1264_p2 is absorbed into DSP p_Val2_21_reg_3656_reg.
DSP Report: operator p_Val2_21_fu_1264_p2 is absorbed into DSP p_Val2_21_reg_3656_reg.
DSP Report: Generating DSP p_Val2_21_fu_1264_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP p_Val2_21_fu_1264_p2.
DSP Report: register A is absorbed into DSP p_Val2_21_fu_1264_p2.
DSP Report: operator p_Val2_21_fu_1264_p2 is absorbed into DSP p_Val2_21_fu_1264_p2.
DSP Report: operator p_Val2_21_fu_1264_p2 is absorbed into DSP p_Val2_21_fu_1264_p2.
DSP Report: Generating DSP p_Val2_21_reg_3656_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP p_Val2_21_reg_3656_reg.
DSP Report: register A is absorbed into DSP p_Val2_21_reg_3656_reg.
DSP Report: register p_Val2_21_reg_3656_reg is absorbed into DSP p_Val2_21_reg_3656_reg.
DSP Report: operator p_Val2_21_fu_1264_p2 is absorbed into DSP p_Val2_21_reg_3656_reg.
DSP Report: operator p_Val2_21_fu_1264_p2 is absorbed into DSP p_Val2_21_reg_3656_reg.
DSP Report: Generating DSP p_Val2_52_fu_1812_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP p_Val2_52_fu_1812_p2.
DSP Report: register A is absorbed into DSP p_Val2_52_fu_1812_p2.
DSP Report: operator p_Val2_52_fu_1812_p2 is absorbed into DSP p_Val2_52_fu_1812_p2.
DSP Report: operator p_Val2_52_fu_1812_p2 is absorbed into DSP p_Val2_52_fu_1812_p2.
DSP Report: Generating DSP p_Val2_52_reg_3823_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP p_Val2_52_reg_3823_reg.
DSP Report: register p_Val2_52_reg_3823_reg is absorbed into DSP p_Val2_52_reg_3823_reg.
DSP Report: operator p_Val2_52_fu_1812_p2 is absorbed into DSP p_Val2_52_reg_3823_reg.
DSP Report: operator p_Val2_52_fu_1812_p2 is absorbed into DSP p_Val2_52_reg_3823_reg.
DSP Report: Generating DSP p_Val2_52_fu_1812_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP p_Val2_52_fu_1812_p2.
DSP Report: register A is absorbed into DSP p_Val2_52_fu_1812_p2.
DSP Report: operator p_Val2_52_fu_1812_p2 is absorbed into DSP p_Val2_52_fu_1812_p2.
DSP Report: operator p_Val2_52_fu_1812_p2 is absorbed into DSP p_Val2_52_fu_1812_p2.
DSP Report: Generating DSP p_Val2_52_reg_3823_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP p_Val2_52_reg_3823_reg.
DSP Report: register p_Val2_52_reg_3823_reg is absorbed into DSP p_Val2_52_reg_3823_reg.
DSP Report: operator p_Val2_52_fu_1812_p2 is absorbed into DSP p_Val2_52_reg_3823_reg.
DSP Report: operator p_Val2_52_fu_1812_p2 is absorbed into DSP p_Val2_52_reg_3823_reg.
DSP Report: Generating DSP p_Val2_51_fu_1766_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP p_Val2_51_fu_1766_p2.
DSP Report: register A is absorbed into DSP p_Val2_51_fu_1766_p2.
DSP Report: operator p_Val2_51_fu_1766_p2 is absorbed into DSP p_Val2_51_fu_1766_p2.
DSP Report: operator p_Val2_51_fu_1766_p2 is absorbed into DSP p_Val2_51_fu_1766_p2.
DSP Report: Generating DSP p_Val2_51_reg_3798_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP p_Val2_51_reg_3798_reg.
DSP Report: register p_Val2_51_reg_3798_reg is absorbed into DSP p_Val2_51_reg_3798_reg.
DSP Report: operator p_Val2_51_fu_1766_p2 is absorbed into DSP p_Val2_51_reg_3798_reg.
DSP Report: operator p_Val2_51_fu_1766_p2 is absorbed into DSP p_Val2_51_reg_3798_reg.
DSP Report: Generating DSP p_Val2_54_fu_1873_p2, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP p_Val2_54_fu_1873_p2.
DSP Report: operator p_Val2_54_fu_1873_p2 is absorbed into DSP p_Val2_54_fu_1873_p2.
DSP Report: operator p_Val2_54_fu_1873_p2 is absorbed into DSP p_Val2_54_fu_1873_p2.
DSP Report: Generating DSP p_Val2_54_reg_3853_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register p_Val2_54_reg_3853_reg is absorbed into DSP p_Val2_54_reg_3853_reg.
DSP Report: operator p_Val2_54_fu_1873_p2 is absorbed into DSP p_Val2_54_reg_3853_reg.
DSP Report: operator p_Val2_54_fu_1873_p2 is absorbed into DSP p_Val2_54_reg_3853_reg.
DSP Report: Generating DSP p_Val2_7_fu_964_p2, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP p_Val2_7_fu_964_p2.
DSP Report: operator p_Val2_7_fu_964_p2 is absorbed into DSP p_Val2_7_fu_964_p2.
DSP Report: operator p_Val2_7_fu_964_p2 is absorbed into DSP p_Val2_7_fu_964_p2.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_Val2_7_fu_964_p2 is absorbed into DSP p_0_out.
DSP Report: operator p_Val2_7_fu_964_p2 is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_Val2_10_fu_977_p2, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP p_Val2_10_fu_977_p2.
DSP Report: operator p_Val2_10_fu_977_p2 is absorbed into DSP p_Val2_10_fu_977_p2.
DSP Report: operator p_Val2_10_fu_977_p2 is absorbed into DSP p_Val2_10_fu_977_p2.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_Val2_10_fu_977_p2 is absorbed into DSP p_0_out.
DSP Report: operator p_Val2_10_fu_977_p2 is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_Val2_9_fu_1252_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_Val2_9_fu_1252_p2.
DSP Report: operator p_Val2_9_fu_1252_p2 is absorbed into DSP p_Val2_9_fu_1252_p2.
DSP Report: operator p_Val2_9_fu_1252_p2 is absorbed into DSP p_Val2_9_fu_1252_p2.
DSP Report: Generating DSP p_Val2_9_reg_3651_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP p_Val2_9_reg_3651_reg.
DSP Report: register p_Val2_9_reg_3651_reg is absorbed into DSP p_Val2_9_reg_3651_reg.
DSP Report: operator p_Val2_9_fu_1252_p2 is absorbed into DSP p_Val2_9_reg_3651_reg.
DSP Report: operator p_Val2_9_fu_1252_p2 is absorbed into DSP p_Val2_9_reg_3651_reg.
DSP Report: Generating DSP p_Val2_9_fu_1252_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP p_Val2_9_fu_1252_p2.
DSP Report: register A is absorbed into DSP p_Val2_9_fu_1252_p2.
DSP Report: operator p_Val2_9_fu_1252_p2 is absorbed into DSP p_Val2_9_fu_1252_p2.
DSP Report: operator p_Val2_9_fu_1252_p2 is absorbed into DSP p_Val2_9_fu_1252_p2.
DSP Report: Generating DSP p_Val2_9_reg_3651_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP p_Val2_9_reg_3651_reg.
DSP Report: register A is absorbed into DSP p_Val2_9_reg_3651_reg.
DSP Report: register p_Val2_9_reg_3651_reg is absorbed into DSP p_Val2_9_reg_3651_reg.
DSP Report: operator p_Val2_9_fu_1252_p2 is absorbed into DSP p_Val2_9_reg_3651_reg.
DSP Report: operator p_Val2_9_fu_1252_p2 is absorbed into DSP p_Val2_9_reg_3651_reg.
DSP Report: Generating DSP p_Val2_41_fu_1800_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP p_Val2_41_fu_1800_p2.
DSP Report: register A is absorbed into DSP p_Val2_41_fu_1800_p2.
DSP Report: operator p_Val2_41_fu_1800_p2 is absorbed into DSP p_Val2_41_fu_1800_p2.
DSP Report: operator p_Val2_41_fu_1800_p2 is absorbed into DSP p_Val2_41_fu_1800_p2.
DSP Report: Generating DSP p_Val2_41_reg_3818_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP p_Val2_41_reg_3818_reg.
DSP Report: register p_Val2_41_reg_3818_reg is absorbed into DSP p_Val2_41_reg_3818_reg.
DSP Report: operator p_Val2_41_fu_1800_p2 is absorbed into DSP p_Val2_41_reg_3818_reg.
DSP Report: operator p_Val2_41_fu_1800_p2 is absorbed into DSP p_Val2_41_reg_3818_reg.
DSP Report: Generating DSP p_Val2_41_fu_1800_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP p_Val2_41_fu_1800_p2.
DSP Report: register A is absorbed into DSP p_Val2_41_fu_1800_p2.
DSP Report: operator p_Val2_41_fu_1800_p2 is absorbed into DSP p_Val2_41_fu_1800_p2.
DSP Report: operator p_Val2_41_fu_1800_p2 is absorbed into DSP p_Val2_41_fu_1800_p2.
DSP Report: Generating DSP p_Val2_41_reg_3818_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP p_Val2_41_reg_3818_reg.
DSP Report: register p_Val2_41_reg_3818_reg is absorbed into DSP p_Val2_41_reg_3818_reg.
DSP Report: operator p_Val2_41_fu_1800_p2 is absorbed into DSP p_Val2_41_reg_3818_reg.
DSP Report: operator p_Val2_41_fu_1800_p2 is absorbed into DSP p_Val2_41_reg_3818_reg.
DSP Report: Generating DSP p_Val2_40_fu_1661_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP p_Val2_40_fu_1661_p2.
DSP Report: register A is absorbed into DSP p_Val2_40_fu_1661_p2.
DSP Report: operator p_Val2_40_fu_1661_p2 is absorbed into DSP p_Val2_40_fu_1661_p2.
DSP Report: operator p_Val2_40_fu_1661_p2 is absorbed into DSP p_Val2_40_fu_1661_p2.
DSP Report: Generating DSP p_Val2_40_reg_3783_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP p_Val2_40_reg_3783_reg.
DSP Report: register p_Val2_40_reg_3783_reg is absorbed into DSP p_Val2_40_reg_3783_reg.
DSP Report: operator p_Val2_40_fu_1661_p2 is absorbed into DSP p_Val2_40_reg_3783_reg.
DSP Report: operator p_Val2_40_fu_1661_p2 is absorbed into DSP p_Val2_40_reg_3783_reg.
DSP Report: Generating DSP p_Val2_43_fu_1844_p2, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP p_Val2_43_fu_1844_p2.
DSP Report: operator p_Val2_43_fu_1844_p2 is absorbed into DSP p_Val2_43_fu_1844_p2.
DSP Report: operator p_Val2_43_fu_1844_p2 is absorbed into DSP p_Val2_43_fu_1844_p2.
DSP Report: Generating DSP p_Val2_43_reg_3843_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register p_Val2_43_reg_3843_reg is absorbed into DSP p_Val2_43_reg_3843_reg.
DSP Report: operator p_Val2_43_fu_1844_p2 is absorbed into DSP p_Val2_43_reg_3843_reg.
DSP Report: operator p_Val2_43_fu_1844_p2 is absorbed into DSP p_Val2_43_reg_3843_reg.
DSP Report: Generating DSP p_Val2_27_fu_1406_p2, operation Mode is: A2*B2.
DSP Report: register r_V_reg_3661_reg is absorbed into DSP p_Val2_27_fu_1406_p2.
DSP Report: register A is absorbed into DSP p_Val2_27_fu_1406_p2.
DSP Report: operator p_Val2_27_fu_1406_p2 is absorbed into DSP p_Val2_27_fu_1406_p2.
DSP Report: operator p_Val2_27_fu_1406_p2 is absorbed into DSP p_Val2_27_fu_1406_p2.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register r_V_reg_3661_reg is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_Val2_27_fu_1406_p2 is absorbed into DSP p_0_out.
DSP Report: operator p_Val2_27_fu_1406_p2 is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_Val2_57_fu_1998_p2, operation Mode is: A2*B2.
DSP Report: register r_V_1_reg_3803_reg is absorbed into DSP p_Val2_57_fu_1998_p2.
DSP Report: register A is absorbed into DSP p_Val2_57_fu_1998_p2.
DSP Report: operator p_Val2_57_fu_1998_p2 is absorbed into DSP p_Val2_57_fu_1998_p2.
DSP Report: operator p_Val2_57_fu_1998_p2 is absorbed into DSP p_Val2_57_fu_1998_p2.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register r_V_1_reg_3803_reg is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_Val2_57_fu_1998_p2 is absorbed into DSP p_0_out.
DSP Report: operator p_Val2_57_fu_1998_p2 is absorbed into DSP p_0_out.
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design pid_OUT_r_m_axi has unconnected port I_ARLOCK[0]
INFO: [Synth 8-3971] The signal int_kp_V/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal int_kd_V/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal int_ki_V/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal int_cmdIn_V/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal int_measured_V/gen_write[1].mem_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-6014] Unused sequential element int_test/q0_reg was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ipshared/6f08/hdl/verilog/pid_TEST_s_axi.v:289]
INFO: [Synth 8-3971] The signal int_test/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'inst/tmp_103_reg_3748_reg[0]' (FDE) to 'inst/p_Val2_35_reg_3743_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_103_reg_3748_reg[1]' (FDE) to 'inst/p_Val2_35_reg_3743_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_103_reg_3748_reg[2]' (FDE) to 'inst/p_Val2_35_reg_3743_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_103_reg_3748_reg[3]' (FDE) to 'inst/p_Val2_35_reg_3743_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_103_reg_3748_reg[4]' (FDE) to 'inst/p_Val2_35_reg_3743_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_103_reg_3748_reg[5]' (FDE) to 'inst/p_Val2_35_reg_3743_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_103_reg_3748_reg[6]' (FDE) to 'inst/p_Val2_35_reg_3743_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_103_reg_3748_reg[7]' (FDE) to 'inst/p_Val2_35_reg_3743_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_103_reg_3748_reg[8]' (FDE) to 'inst/p_Val2_35_reg_3743_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_103_reg_3748_reg[9]' (FDE) to 'inst/p_Val2_35_reg_3743_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_103_reg_3748_reg[10]' (FDE) to 'inst/p_Val2_35_reg_3743_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_103_reg_3748_reg[11]' (FDE) to 'inst/p_Val2_35_reg_3743_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_103_reg_3748_reg[12]' (FDE) to 'inst/p_Val2_35_reg_3743_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_103_reg_3748_reg[13]' (FDE) to 'inst/p_Val2_35_reg_3743_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_103_reg_3748_reg[14]' (FDE) to 'inst/p_Val2_35_reg_3743_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_103_reg_3748_reg[15]' (FDE) to 'inst/p_Val2_35_reg_3743_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_12_reg_3701_reg[19]' (FDE) to 'inst/tmp_13_reg_3706_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_104_reg_3758_reg[0]' (FDE) to 'inst/p_Val2_47_reg_3753_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_104_reg_3758_reg[1]' (FDE) to 'inst/p_Val2_47_reg_3753_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_104_reg_3758_reg[2]' (FDE) to 'inst/p_Val2_47_reg_3753_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_104_reg_3758_reg[3]' (FDE) to 'inst/p_Val2_47_reg_3753_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_104_reg_3758_reg[4]' (FDE) to 'inst/p_Val2_47_reg_3753_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_104_reg_3758_reg[5]' (FDE) to 'inst/p_Val2_47_reg_3753_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_104_reg_3758_reg[6]' (FDE) to 'inst/p_Val2_47_reg_3753_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_104_reg_3758_reg[7]' (FDE) to 'inst/p_Val2_47_reg_3753_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_104_reg_3758_reg[8]' (FDE) to 'inst/p_Val2_47_reg_3753_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_104_reg_3758_reg[9]' (FDE) to 'inst/p_Val2_47_reg_3753_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_104_reg_3758_reg[10]' (FDE) to 'inst/p_Val2_47_reg_3753_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_104_reg_3758_reg[11]' (FDE) to 'inst/p_Val2_47_reg_3753_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_104_reg_3758_reg[12]' (FDE) to 'inst/p_Val2_47_reg_3753_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_104_reg_3758_reg[13]' (FDE) to 'inst/p_Val2_47_reg_3753_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_104_reg_3758_reg[14]' (FDE) to 'inst/p_Val2_47_reg_3753_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_104_reg_3758_reg[15]' (FDE) to 'inst/p_Val2_47_reg_3753_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_24_reg_3712_reg[19]' (FDE) to 'inst/tmp_29_reg_3717_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_12_reg_3701_reg[20]' (FDE) to 'inst/tmp_13_reg_3706_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_12_reg_3701_reg[21]' (FDE) to 'inst/tmp_13_reg_3706_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_12_reg_3701_reg[22]' (FDE) to 'inst/tmp_13_reg_3706_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_12_reg_3701_reg[23]' (FDE) to 'inst/tmp_13_reg_3706_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_12_reg_3701_reg[24]' (FDE) to 'inst/tmp_13_reg_3706_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_12_reg_3701_reg[25]' (FDE) to 'inst/tmp_13_reg_3706_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_12_reg_3701_reg[26]' (FDE) to 'inst/tmp_13_reg_3706_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_12_reg_3701_reg[27]' (FDE) to 'inst/tmp_13_reg_3706_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_12_reg_3701_reg[28]' (FDE) to 'inst/tmp_13_reg_3706_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_12_reg_3701_reg[29]' (FDE) to 'inst/tmp_13_reg_3706_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_12_reg_3701_reg[30]' (FDE) to 'inst/tmp_13_reg_3706_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_12_reg_3701_reg[31]' (FDE) to 'inst/tmp_13_reg_3706_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_12_reg_3701_reg[32]' (FDE) to 'inst/tmp_13_reg_3706_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_12_reg_3701_reg[33]' (FDE) to 'inst/tmp_13_reg_3706_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_12_reg_3701_reg[34]' (FDE) to 'inst/tmp_13_reg_3706_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_12_reg_3701_reg[16]' (FDE) to 'inst/tmp_13_reg_3706_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_12_reg_3701_reg[17]' (FDE) to 'inst/tmp_13_reg_3706_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_12_reg_3701_reg[18]' (FDE) to 'inst/tmp_13_reg_3706_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_24_reg_3712_reg[20]' (FDE) to 'inst/tmp_29_reg_3717_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_24_reg_3712_reg[21]' (FDE) to 'inst/tmp_29_reg_3717_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_24_reg_3712_reg[22]' (FDE) to 'inst/tmp_29_reg_3717_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_24_reg_3712_reg[23]' (FDE) to 'inst/tmp_29_reg_3717_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_24_reg_3712_reg[24]' (FDE) to 'inst/tmp_29_reg_3717_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_24_reg_3712_reg[25]' (FDE) to 'inst/tmp_29_reg_3717_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_24_reg_3712_reg[26]' (FDE) to 'inst/tmp_29_reg_3717_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_24_reg_3712_reg[27]' (FDE) to 'inst/tmp_29_reg_3717_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_24_reg_3712_reg[28]' (FDE) to 'inst/tmp_29_reg_3717_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_24_reg_3712_reg[29]' (FDE) to 'inst/tmp_29_reg_3717_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_24_reg_3712_reg[30]' (FDE) to 'inst/tmp_29_reg_3717_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_24_reg_3712_reg[31]' (FDE) to 'inst/tmp_29_reg_3717_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_24_reg_3712_reg[32]' (FDE) to 'inst/tmp_29_reg_3717_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_24_reg_3712_reg[33]' (FDE) to 'inst/tmp_29_reg_3717_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_24_reg_3712_reg[34]' (FDE) to 'inst/tmp_29_reg_3717_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_24_reg_3712_reg[16]' (FDE) to 'inst/tmp_29_reg_3717_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_24_reg_3712_reg[17]' (FDE) to 'inst/tmp_29_reg_3717_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_24_reg_3712_reg[18]' (FDE) to 'inst/tmp_29_reg_3717_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_Val2_3_reg_3483_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_Val2_3_reg_3483_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_Val2_3_reg_3483_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3886] merging instance 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[4]' (FDE) to 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[5]' (FDE) to 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[6]' (FDE) to 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[7]' (FDE) to 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[8]' (FDE) to 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[9]' (FDE) to 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[10]' (FDE) to 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[11]' (FDE) to 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[12]' (FDE) to 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[13]' (FDE) to 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[14]' (FDE) to 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[15]' (FDE) to 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[16]' (FDE) to 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[17]' (FDE) to 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[18]' (FDE) to 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[19]' (FDE) to 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[20]' (FDE) to 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[21]' (FDE) to 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[22]' (FDE) to 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[23]' (FDE) to 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[24]' (FDE) to 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[25]' (FDE) to 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[26]' (FDE) to 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[27]' (FDE) to 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[28]' (FDE) to 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[29]' (FDE) to 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[30]' (FDE) to 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[62]' (FDE) to 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[61]' (FDE) to 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[60]' (FDE) to 'inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pid_OUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_shl_reg_3873_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_79_reg_3956_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_shl_reg_3873_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_79_reg_3956_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_shl_reg_3873_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_79_reg_3956_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_shl_reg_3873_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_79_reg_3956_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_shl_reg_3873_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_79_reg_3956_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_shl_reg_3873_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_79_reg_3956_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_shl_reg_3873_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_79_reg_3956_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_shl_reg_3873_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_79_reg_3956_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_shl_reg_3873_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_79_reg_3956_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_shl_reg_3873_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_79_reg_3956_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_shl_reg_3873_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_79_reg_3956_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_shl_reg_3873_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_79_reg_3956_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_shl_reg_3873_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_79_reg_3956_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_shl_reg_3873_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_79_reg_3956_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_shl_reg_3873_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_79_reg_3956_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_79_reg_3956_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_79_reg_3956_reg[16] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (waddr_reg[1]) is unused and will be removed from module pid_INPUT_s_axi.
WARNING: [Synth 8-3332] Sequential element (waddr_reg[0]) is unused and will be removed from module pid_INPUT_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module pid_TEST_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module pid_TEST_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module pid_TEST_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module pid_TEST_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module pid_TEST_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module pid_TEST_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module pid_TEST_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module pid_TEST_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module pid_TEST_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module pid_TEST_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module pid_TEST_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_22) is unused and will be removed from module pid_TEST_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module pid_TEST_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module pid_TEST_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28) is unused and will be removed from module pid_TEST_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_30) is unused and will be removed from module pid_TEST_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_32) is unused and will be removed from module pid_TEST_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_34) is unused and will be removed from module pid_TEST_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_36) is unused and will be removed from module pid_TEST_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_38) is unused and will be removed from module pid_TEST_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_40) is unused and will be removed from module pid_TEST_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_42) is unused and will be removed from module pid_TEST_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_44) is unused and will be removed from module pid_TEST_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_46) is unused and will be removed from module pid_TEST_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_48) is unused and will be removed from module pid_TEST_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_50) is unused and will be removed from module pid_TEST_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_52) is unused and will be removed from module pid_TEST_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_54) is unused and will be removed from module pid_TEST_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_56) is unused and will be removed from module pid_TEST_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_58) is unused and will be removed from module pid_TEST_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_60) is unused and will be removed from module pid_TEST_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_62) is unused and will be removed from module pid_TEST_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_64) is unused and will be removed from module pid_TEST_s_axi.
WARNING: [Synth 8-3332] Sequential element (waddr_reg[1]) is unused and will be removed from module pid_TEST_s_axi.
WARNING: [Synth 8-3332] Sequential element (waddr_reg[0]) is unused and will be removed from module pid_TEST_s_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[63]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[32]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[31]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[63]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[32]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[31]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[31]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[1]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[0]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/align_len_reg[0]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_reg[0]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/end_addr_buf_reg[0]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_buf_reg[0]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[7]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[4]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_addr_buf_reg[0]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awaddr_buf_reg[1]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.pad_oh_reg_reg[0]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_end_buf_reg[0]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[1]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[0]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/waddr_reg[7]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/waddr_reg[6]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/waddr_reg[5]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/waddr_reg[4]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/waddr_reg[3]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/waddr_reg[2]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/waddr_reg[1]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/waddr_reg[0]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.fifo_burst/pout_reg[2]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.fifo_burst/pout_reg[1]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.fifo_burst/pout_reg[0]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.fifo_burst/full_n_reg) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.fifo_burst/data_vld_reg) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.fifo_burst/empty_n_reg) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.fifo_burst/q_reg[9]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.fifo_burst/q_reg[8]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.fifo_burst/q_reg[7]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.fifo_burst/q_reg[6]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.fifo_burst/q_reg[5]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.fifo_burst/q_reg[4]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.fifo_burst/q_reg[3]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.fifo_burst/q_reg[2]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.fifo_burst/q_reg[1]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.fifo_burst/q_reg[0]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rreq/full_n_reg) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/s_ready_t_reg) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[63]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[62]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[61]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[60]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[59]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[58]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[57]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[56]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[55]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[54]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[53]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[52]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[51]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[50]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[49]) is unused and will be removed from module pid_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[48]) is unused and will be removed from module pid_OUT_r_m_axi.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:01:30 . Memory (MB): peak = 858.965 ; gain = 568.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                         | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|pid_CTRL_s_axi_ram:                 | gen_write[1].mem_reg | 8 x 32(READ_FIRST)     | W | R | 8 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|pid_CTRL_s_axi_ram__parameterized0: | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|pid_CTRL_s_axi_ram__parameterized0: | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|pid_INPUT_s_axi_ram:                | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|pid_INPUT_s_axi_ram:                | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|pid_TEST_s_axi_ram:                 | gen_write[1].mem_reg | 4 K x 32(READ_FIRST)   | W | R | 4 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
|pid_OUT_r_m_axi_buffer:             | mem_reg              | 256 x 18(READ_FIRST)   | W |   | 256 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|pid         | A*B2             | 20     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|pid         | (PCIN>>17)+A*B   | 20     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|pid         | A*B2             | 21     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|pid         | (PCIN>>17)+A*B   | 21     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|pid         | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|pid         | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|pid         | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pid         | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pid         | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pid         | (PCIN>>17)+A2*B  | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|pid         | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pid         | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|pid         | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pid         | (PCIN>>17)+A2*B  | 20     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|pid         | A*B2             | 21     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|pid         | (PCIN>>17)+A*B   | 21     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|pid         | A*B2             | 20     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|pid         | (PCIN>>17)+A*B   | 20     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|pid         | A*B2             | 21     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|pid         | (PCIN>>17)+A*B   | 21     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|pid         | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|pid         | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|pid         | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pid         | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pid         | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pid         | (PCIN>>17)+A2*B  | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|pid         | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pid         | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|pid         | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pid         | (PCIN>>17)+A2*B  | 20     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|pid         | A*B2             | 21     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|pid         | (PCIN>>17)+A*B   | 21     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|pid         | A2*B2            | 18     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pid         | (PCIN>>17)+A2*B  | 17     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|pid         | A2*B2            | 18     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pid         | (PCIN>>17)+A2*B  | 17     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/pid_CTRL_s_axi_U/i_0/int_kp_V/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/pid_CTRL_s_axi_U/i_0/int_kp_V/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/pid_CTRL_s_axi_U/i_1/int_kd_V/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/pid_CTRL_s_axi_U/i_1/int_kd_V/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/pid_CTRL_s_axi_U/i_2/int_ki_V/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/pid_CTRL_s_axi_U/i_2/int_ki_V/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/pid_INPUT_s_axi_U/i_0/int_cmdIn_V/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/pid_INPUT_s_axi_U/i_0/int_cmdIn_V/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/pid_INPUT_s_axi_U/i_1/int_measured_V/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/pid_INPUT_s_axi_U/i_1/int_measured_V/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM int_test/gen_write[1].mem_reg to conserve power
INFO: [Synth 8-4480] The timing for the instance inst/pid_TEST_s_axi_U/i_1/int_test/gen_write[1].mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/pid_TEST_s_axi_U/i_1/int_test/gen_write[1].mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/pid_TEST_s_axi_U/i_1/int_test/gen_write[1].mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/pid_TEST_s_axi_U/i_1/int_test/gen_write[1].mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/pid_OUT_r_m_axi_U/i_2/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:00 ; elapsed = 00:02:08 . Memory (MB): peak = 879.039 ; gain = 588.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:09 ; elapsed = 00:02:18 . Memory (MB): peak = 973.879 ; gain = 683.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                         | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|pid_CTRL_s_axi_ram:                 | gen_write[1].mem_reg | 8 x 32(READ_FIRST)     | W | R | 8 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|pid_CTRL_s_axi_ram__parameterized0: | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|pid_CTRL_s_axi_ram__parameterized0: | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|pid_INPUT_s_axi_ram:                | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|pid_INPUT_s_axi_ram:                | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|pid_TEST_s_axi_ram:                 | gen_write[1].mem_reg | 4 K x 32(READ_FIRST)   | W | R | 4 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
|pid_OUT_r_m_axi_buffer:             | mem_reg              | 256 x 18(READ_FIRST)   | W |   | 256 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/pid_CTRL_s_axi_U/int_kp_V/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/pid_CTRL_s_axi_U/int_kp_V/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/pid_CTRL_s_axi_U/int_kd_V/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/pid_CTRL_s_axi_U/int_kd_V/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/pid_CTRL_s_axi_U/int_ki_V/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/pid_CTRL_s_axi_U/int_ki_V/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/pid_INPUT_s_axi_U/int_cmdIn_V/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/pid_INPUT_s_axi_U/int_cmdIn_V/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/pid_INPUT_s_axi_U/int_measured_V/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/pid_INPUT_s_axi_U/int_measured_V/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/pid_TEST_s_axi_U/int_test/gen_write[1].mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/pid_TEST_s_axi_U/int_test/gen_write[1].mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/pid_TEST_s_axi_U/int_test/gen_write[1].mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/pid_TEST_s_axi_U/int_test/gen_write[1].mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:18 ; elapsed = 00:02:27 . Memory (MB): peak = 980.637 ; gain = 689.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:20 ; elapsed = 00:02:29 . Memory (MB): peak = 980.637 ; gain = 689.863
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:20 ; elapsed = 00:02:29 . Memory (MB): peak = 980.637 ; gain = 689.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:22 ; elapsed = 00:02:30 . Memory (MB): peak = 980.637 ; gain = 689.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:22 ; elapsed = 00:02:30 . Memory (MB): peak = 980.637 ; gain = 689.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:22 ; elapsed = 00:02:31 . Memory (MB): peak = 980.637 ; gain = 689.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:22 ; elapsed = 00:02:31 . Memory (MB): peak = 980.637 ; gain = 689.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]  | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   796|
|2     |DSP48E1    |    18|
|3     |DSP48E1_1  |    18|
|4     |LUT1       |   292|
|5     |LUT2       |  2230|
|6     |LUT3       |   953|
|7     |LUT4       |   792|
|8     |LUT5       |   318|
|9     |LUT6       |   403|
|10    |MUXF7      |     5|
|11    |RAMB18E1   |     1|
|12    |RAMB36E1   |     5|
|13    |RAMB36E1_1 |     4|
|14    |SRL16E     |    13|
|15    |FDRE       |  2349|
|16    |FDSE       |    19|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------------------+------------------------------------------+------+
|      |Instance                          |Module                                    |Cells |
+------+----------------------------------+------------------------------------------+------+
|1     |top                               |                                          |  8216|
|2     |  inst                            |pid                                       |  8216|
|3     |    pid_CTRL_s_axi_U              |pid_CTRL_s_axi                            |   326|
|4     |      int_kd_V                    |pid_CTRL_s_axi_ram__parameterized0        |    69|
|5     |      int_ki_V                    |pid_CTRL_s_axi_ram__parameterized0_2      |    72|
|6     |      int_kp_V                    |pid_CTRL_s_axi_ram                        |    75|
|7     |    pid_INPUT_s_axi_U             |pid_INPUT_s_axi                           |   217|
|8     |      int_cmdIn_V                 |pid_INPUT_s_axi_ram                       |    79|
|9     |      int_measured_V              |pid_INPUT_s_axi_ram_1                     |    41|
|10    |    pid_OUT_r_m_axi_U             |pid_OUT_r_m_axi                           |   924|
|11    |      bus_read                    |pid_OUT_r_m_axi_read                      |    44|
|12    |        buff_rdata                |pid_OUT_r_m_axi_buffer__parameterized0    |    31|
|13    |        rs_rdata                  |pid_OUT_r_m_axi_reg_slice__parameterized0 |     6|
|14    |        rs_rreq                   |pid_OUT_r_m_axi_reg_slice_0               |     3|
|15    |      bus_write                   |pid_OUT_r_m_axi_write                     |   861|
|16    |        buff_wdata                |pid_OUT_r_m_axi_buffer                    |   146|
|17    |        \bus_wide_gen.fifo_burst  |pid_OUT_r_m_axi_fifo                      |    55|
|18    |        fifo_resp                 |pid_OUT_r_m_axi_fifo__parameterized1      |    72|
|19    |        fifo_resp_to_user         |pid_OUT_r_m_axi_fifo__parameterized2      |   196|
|20    |        fifo_wreq                 |pid_OUT_r_m_axi_fifo__parameterized0      |    36|
|21    |        rs_wreq                   |pid_OUT_r_m_axi_reg_slice                 |    31|
|22    |      wreq_throttl                |pid_OUT_r_m_axi_throttl                   |    19|
|23    |    pid_TEST_s_axi_U              |pid_TEST_s_axi                            |   156|
|24    |      int_test                    |pid_TEST_s_axi_ram                        |    92|
+------+----------------------------------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:22 ; elapsed = 00:02:31 . Memory (MB): peak = 980.637 ; gain = 689.863
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1605 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:45 ; elapsed = 00:02:04 . Memory (MB): peak = 980.637 ; gain = 304.574
Synthesis Optimization Complete : Time (s): cpu = 00:02:22 ; elapsed = 00:02:31 . Memory (MB): peak = 980.637 ; gain = 689.863
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 847 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
455 Infos, 329 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:28 ; elapsed = 00:02:37 . Memory (MB): peak = 980.637 ; gain = 697.934
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.runs/design_1_pid_0_0_synth_1/design_1_pid_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ip/design_1_pid_0_0/design_1_pid_0_0.xci
INFO: [Coretcl 2-1174] Renamed 23 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.runs/design_1_pid_0_0_synth_1/design_1_pid_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_pid_0_0_utilization_synth.rpt -pb design_1_pid_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 980.637 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May 28 23:46:45 2019...
