

================================================================
== Synthesis Summary Report of 'doitgenTriple'
================================================================
+ General Information: 
    * Date:           Sun Jun 23 03:28:49 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        doitgenTriple
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplusHBM
    * Target device:  xcvu35p-fsvh2104-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+------+---------+------------+------------+-----+
    |                 Modules                 | Issue|      | Latency |  Latency  | Iteration|         |  Trip |          |      |         |            |            |     |
    |                 & Loops                 | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined| BRAM |   DSP   |     FF     |     LUT    | URAM|
    +-----------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+------+---------+------------+------------+-----+
    |+ doitgenTriple                          |     -|  0.07|   394530|  1.973e+06|         -|   394531|      -|        no|     -|  5 (~0%)|  1622 (~0%)|  1509 (~0%)|    -|
    | + doitgenTriple_Pipeline_loop_0_loop_1  |     -|  0.07|   393233|  1.966e+06|         -|   393233|      -|        no|     -|        -|   787 (~0%)|   691 (~0%)|    -|
    |  o loop_0_loop_1                        |    II|  3.65|   393231|  1.966e+06|        22|        6|  65536|       yes|     -|        -|           -|           -|    -|
    | + doitgenTriple_Pipeline_loop_2         |     -|  0.07|     1292|  6.460e+03|         -|     1292|      -|        no|     -|        -|   415 (~0%)|   314 (~0%)|    -|
    |  o loop_2                               |    II|  3.65|     1290|  6.450e+03|        21|        5|    255|       yes|     -|        -|           -|           -|    -|
    +-----------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+------+---------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+--------------+-----------+----------+
| Port         | Direction | Bitwidth |
+--------------+-----------+----------+
| A_address0   | out       | 8        |
| A_d0         | out       | 32       |
| A_q0         | in        | 32       |
| sum_address0 | out       | 8        |
| sum_d0       | out       | 32       |
| sum_q0       | in        | 32       |
| w_address0   | out       | 16       |
| w_q0         | in        | 32       |
+--------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | inout     | float*   |
| w        | in        | float*   |
| sum      | inout     | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| A        | A_address0   | port    | offset   |
| A        | A_ce0        | port    |          |
| A        | A_we0        | port    |          |
| A        | A_d0         | port    |          |
| A        | A_q0         | port    |          |
| w        | w_address0   | port    | offset   |
| w        | w_ce0        | port    |          |
| w        | w_q0         | port    |          |
| sum      | sum_address0 | port    | offset   |
| sum      | sum_ce0      | port    |          |
| sum      | sum_we0      | port    |          |
| sum      | sum_d0       | port    |          |
| sum      | sum_q0       | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------------+-----+--------+------------+-----+--------+---------+
| Name                                    | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+-----------------------------------------+-----+--------+------------+-----+--------+---------+
| + doitgenTriple                         | 5   |        |            |     |        |         |
|  + doitgenTriple_Pipeline_loop_0_loop_1 | 0   |        |            |     |        |         |
|    add_ln19_fu_166_p2                   |     |        | add_ln19   | add | fabric | 0       |
|    add_ln19_1_fu_308_p2                 |     |        | add_ln19_1 | add | fabric | 0       |
|    add_ln24_fu_214_p2                   |     |        | add_ln24   | add | fabric | 0       |
|    add_ln22_fu_279_p2                   |     |        | add_ln22   | add | fabric | 0       |
|    add_ln32_fu_251_p2                   |     |        | add_ln32   | add | fabric | 0       |
|  + doitgenTriple_Pipeline_loop_2        | 0   |        |            |     |        |         |
|    add_ln43_fu_113_p2                   |     |        | add_ln43   | add | fabric | 0       |
+-----------------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

