5 b 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd final1.vcd -o final1.cdd -v final1.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" final1.v 1 27 1
2 1 5 d000d 1 1 8 0 0 c
2 2 5 90009 2 1 c 0 0 b
2 3 5 9000d 2 8 2028c 1 2 1 34 10102
2 4 5 50005 0 1 400 0 0 a
2 5 5 5000d 2 36 f00e 3 4
2 6 7 8000c 1 3d 121002 0 0 1 34 2 $u0
2 7 14 6000a 1 3d 921002 0 0 1 34 2 $u1
1 b 3 830004 1 0 0 0 1 33 102
1 c 3 830007 1 0 0 0 1 33 2
1 d 3 83000a 1 0 0 0 1 33 2
1 a 5 30005 1 0 0 0 1 33 102
4 5 5 5
4 6 0 0
4 7 0 0
3 1 main.$u0 "main.$u0" final1.v 0 12 1
2 8 8 c000f 1 0 20004 0 0 1 36 0
2 9 8 80008 0 1 400 0 0 b
2 10 8 8000f 1 37 11006 8 9
2 11 9 c000f 1 0 20008 0 0 1 36 1
2 12 9 80008 0 1 400 0 0 c
2 13 9 8000f 1 37 a 11 12
2 14 10 20003 1 0 20008 0 0 32 96 44 0 0 0 0 0 0 0
2 15 10 10003 2 2c 22000a 14 0 32 34 aa aa aa aa aa aa aa aa
2 16 11 50008 1 0 20008 0 0 1 36 1
2 17 11 10001 0 1 400 0 0 b
2 18 11 10008 1 37 a 16 17
4 18 0 0
4 15 18 0
4 13 15 15
4 10 13 13
3 1 main.$u1 "main.$u1" final1.v 0 16 1
2 19 15 b000b 1 1 8 0 0 a
2 20 15 a000a 1 1b 20004 19 0 1 34 102
2 21 15 60006 0 1 400 0 0 d
2 22 15 6000b 1 37 11006 20 21
4 22 0 0
3 1 main.$u2 "main.$u2" final1.v 0 25 1
