TimeQuest Timing Analyzer report for avanzar
Fri Nov 29 13:19:31 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Hold: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'clk'
 30. Slow 1200mV 0C Model Setup: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Hold: 'clk'
 32. Slow 1200mV 0C Model Hold: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'clk'
 46. Fast 1200mV 0C Model Setup: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Hold: 'clk'
 48. Fast 1200mV 0C Model Hold: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Signal Integrity Metrics (Slow 1200mv 0c Model)
 64. Signal Integrity Metrics (Slow 1200mv 85c Model)
 65. Signal Integrity Metrics (Fast 1200mv 0c Model)
 66. Setup Transfers
 67. Hold Transfers
 68. Report TCCS
 69. Report RSKM
 70. Unconstrained Paths
 71. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; avanzar                                                           ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE22F17C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------+------------------------------------------------------------+
; Clock Name                                             ; Type      ; Period    ; Frequency ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                   ; Targets                                                    ;
+--------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------+------------------------------------------------------------+
; clk                                                    ; Base      ; 20.000    ; 50.0 MHz  ; 0.000 ; 10.000    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                          ; { clk }                                                    ;
; inst1|altpll_component|auto_generated|pll1|clk[0]      ; Generated ; 1000.000  ; 1.0 MHz   ; 0.000 ; 500.000   ; 50.00      ; 50        ; 1           ;       ;        ;           ;            ; false    ; clk    ; inst1|altpll_component|auto_generated|pll1|inclk[0]      ; { inst1|altpll_component|auto_generated|pll1|clk[0] }      ;
; inst1|altpll_component|auto_generated|pll1|clk[1]      ; Generated ; 25000.000 ; 0.04 MHz  ; 0.000 ; 18750.000 ; 75.00      ; 1250      ; 1           ;       ;        ;           ;            ; false    ; clk    ; inst1|altpll_component|auto_generated|pll1|inclk[0]      ; { inst1|altpll_component|auto_generated|pll1|clk[1] }      ;
; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 1000.000  ; 1.0 MHz   ; 0.000 ; 500.000   ; 50.00      ; 50        ; 1           ;       ;        ;           ;            ; false    ; clk    ; inst|inst2|altpll_component|auto_generated|pll1|inclk[0] ; { inst|inst2|altpll_component|auto_generated|pll1|clk[0] } ;
+--------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                    ;
+------------+-----------------+--------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                             ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------+---------------------------------------------------------------+
; 211.95 MHz ; 211.95 MHz      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 254.19 MHz ; 250.0 MHz       ; clk                                                    ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                              ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; clk                                                    ; 15.284  ; 0.000         ;
; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 995.282 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                             ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; clk                                                    ; 0.358 ; 0.000         ;
; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.358 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; clk                                                    ; 9.683   ; 0.000         ;
; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 499.753 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                     ; Launch Clock                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; 15.284 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.309      ; 5.940      ;
; 15.291 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.309      ; 5.933      ;
; 15.314 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.309      ; 5.910      ;
; 15.316 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.309      ; 5.908      ;
; 15.321 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.309      ; 5.903      ;
; 15.323 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.309      ; 5.901      ;
; 15.566 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.309      ; 5.658      ;
; 15.596 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.309      ; 5.628      ;
; 15.598 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.309      ; 5.626      ;
; 15.683 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.307      ; 5.539      ;
; 15.725 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.307      ; 5.497      ;
; 15.733 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.307      ; 5.489      ;
; 15.980 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.307      ; 5.242      ;
; 16.001 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.309      ; 5.223      ;
; 16.022 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.307      ; 5.200      ;
; 16.030 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.307      ; 5.192      ;
; 16.030 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.307      ; 5.192      ;
; 16.031 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.309      ; 5.193      ;
; 16.033 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.309      ; 5.191      ;
; 16.066 ; avanzar:inst2|state.CI                                        ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 20.000       ; -0.062     ; 3.867      ;
; 16.072 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.307      ; 5.150      ;
; 16.080 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.307      ; 5.142      ;
; 16.111 ; avanzar:inst2|state.CD                                        ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 20.000       ; -0.062     ; 3.822      ;
; 16.215 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.307      ; 5.007      ;
; 16.257 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.307      ; 4.965      ;
; 16.265 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.307      ; 4.957      ;
; 16.301 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.309      ; 4.923      ;
; 16.303 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.309      ; 4.921      ;
; 16.304 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.309      ; 4.920      ;
; 16.318 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.310      ; 4.907      ;
; 16.324 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.309      ; 4.900      ;
; 16.325 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.309      ; 4.899      ;
; 16.339 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.310      ; 4.886      ;
; 16.339 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.309      ; 4.885      ;
; 16.345 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.310      ; 4.880      ;
; 16.512 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.307      ; 4.710      ;
; 16.554 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.307      ; 4.668      ;
; 16.561 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.307      ; 4.661      ;
; 16.562 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.307      ; 4.660      ;
; 16.576 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.310      ; 4.649      ;
; 16.580 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.307      ; 4.642      ;
; 16.583 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.307      ; 4.639      ;
; 16.772 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.309      ; 4.452      ;
; 16.849 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.310      ; 4.376      ;
; 16.856 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.310      ; 4.369      ;
; 16.925 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.310      ; 4.300      ;
; 16.946 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.310      ; 4.279      ;
; 16.957 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.310      ; 4.268      ;
; 16.961 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.310      ; 4.264      ;
; 16.964 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.310      ; 4.261      ;
; 16.965 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.310      ; 4.260      ;
; 16.965 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.310      ; 4.260      ;
; 16.978 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.310      ; 4.247      ;
; 17.006 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.310      ; 4.219      ;
; 17.007 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.310      ; 4.218      ;
; 17.014 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.310      ; 4.211      ;
; 17.015 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.310      ; 4.210      ;
; 17.129 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.310      ; 4.096      ;
; 17.285 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.310      ; 3.940      ;
; 17.285 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.310      ; 3.940      ;
; 17.288 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.310      ; 3.937      ;
; 17.443 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.310      ; 3.782      ;
; 17.451 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.310      ; 3.774      ;
; 17.455 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.310      ; 3.770      ;
; 17.578 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.310      ; 3.647      ;
; 17.599 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.310      ; 3.626      ;
; 17.609 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.309      ; 3.615      ;
; 17.630 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.309      ; 3.594      ;
; 17.673 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.310      ; 3.552      ;
; 17.694 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.310      ; 3.531      ;
; 17.839 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.310      ; 3.386      ;
; 17.847 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.310      ; 3.378      ;
; 17.872 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.310      ; 3.353      ;
; 17.880 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.310      ; 3.345      ;
; 18.938 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.CI      ; clk                                                    ; clk         ; 20.000       ; -0.062     ; 0.995      ;
; 19.022 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.CD      ; clk                                                    ; clk         ; 20.000       ; -0.062     ; 0.911      ;
; 19.274 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 20.000       ; -0.062     ; 0.659      ;
; 19.296 ; avanzar:inst2|state.CI                                        ; avanzar:inst2|state.CI      ; clk                                                    ; clk         ; 20.000       ; -0.062     ; 0.637      ;
; 19.296 ; avanzar:inst2|state.CD                                        ; avanzar:inst2|state.CD      ; clk                                                    ; clk         ; 20.000       ; -0.062     ; 0.637      ;
+--------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                          ;
+---------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                          ; To Node                                                                                              ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 995.282 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.653      ;
; 995.282 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.653      ;
; 995.282 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.653      ;
; 995.282 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.653      ;
; 995.282 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.653      ;
; 995.282 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.653      ;
; 995.282 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.653      ;
; 995.282 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.653      ;
; 995.289 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.646      ;
; 995.289 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.646      ;
; 995.289 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.646      ;
; 995.289 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.646      ;
; 995.289 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.646      ;
; 995.289 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.646      ;
; 995.289 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.646      ;
; 995.289 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.646      ;
; 995.430 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.505      ;
; 995.430 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.505      ;
; 995.430 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.505      ;
; 995.430 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.505      ;
; 995.430 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.505      ;
; 995.430 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.505      ;
; 995.430 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.505      ;
; 995.430 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.505      ;
; 995.481 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.455      ;
; 995.481 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.455      ;
; 995.481 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.455      ;
; 995.481 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.455      ;
; 995.481 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.455      ;
; 995.481 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.455      ;
; 995.481 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.455      ;
; 995.481 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.455      ;
; 995.481 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.455      ;
; 995.481 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.455      ;
; 995.488 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.448      ;
; 995.488 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.448      ;
; 995.488 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.448      ;
; 995.488 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.448      ;
; 995.488 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.448      ;
; 995.488 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.448      ;
; 995.488 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.448      ;
; 995.488 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.448      ;
; 995.488 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.448      ;
; 995.488 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.448      ;
; 995.505 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 4.427      ;
; 995.505 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 4.427      ;
; 995.505 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 4.427      ;
; 995.505 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 4.427      ;
; 995.512 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 4.420      ;
; 995.512 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 4.420      ;
; 995.512 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 4.420      ;
; 995.512 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 4.420      ;
; 995.565 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.370      ;
; 995.565 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.370      ;
; 995.565 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.370      ;
; 995.565 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.370      ;
; 995.565 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.370      ;
; 995.565 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.370      ;
; 995.565 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.370      ;
; 995.565 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.370      ;
; 995.569 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.366      ;
; 995.569 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.366      ;
; 995.569 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.366      ;
; 995.569 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.366      ;
; 995.569 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.366      ;
; 995.569 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.366      ;
; 995.569 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.366      ;
; 995.569 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.366      ;
; 995.576 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.359      ;
; 995.576 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.359      ;
; 995.576 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.359      ;
; 995.576 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.359      ;
; 995.576 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.359      ;
; 995.576 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.359      ;
; 995.576 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.359      ;
; 995.576 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.359      ;
; 995.629 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.307      ;
; 995.629 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.307      ;
; 995.629 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.307      ;
; 995.629 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.307      ;
; 995.629 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.307      ;
; 995.629 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.307      ;
; 995.629 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.307      ;
; 995.629 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.307      ;
; 995.629 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.307      ;
; 995.629 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.307      ;
; 995.653 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 4.279      ;
; 995.653 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 4.279      ;
; 995.653 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 4.279      ;
; 995.653 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 4.279      ;
; 995.687 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.248      ;
; 995.687 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.248      ;
; 995.687 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.248      ;
; 995.687 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.248      ;
; 995.687 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.248      ;
; 995.687 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.248      ;
; 995.687 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.248      ;
; 995.687 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.248      ;
; 995.760 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.066     ; 4.169      ;
; 995.760 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.066     ; 4.169      ;
+---------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                     ; Launch Clock                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; 0.358 ; avanzar:inst2|state.CD                                        ; avanzar:inst2|state.CD      ; clk                                                    ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; avanzar:inst2|state.CI                                        ; avanzar:inst2|state.CI      ; clk                                                    ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 0.000        ; 0.062      ; 0.580      ;
; 0.570 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.CD      ; clk                                                    ; clk         ; 0.000        ; 0.062      ; 0.789      ;
; 0.598 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.CI      ; clk                                                    ; clk         ; 0.000        ; 0.062      ; 0.817      ;
; 1.139 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.815      ; 3.181      ;
; 1.139 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.815      ; 3.181      ;
; 1.139 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.815      ; 3.181      ;
; 1.183 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.814      ; 3.224      ;
; 1.183 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.814      ; 3.224      ;
; 1.183 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.814      ; 3.224      ;
; 1.260 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.814      ; 3.301      ;
; 1.271 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.814      ; 3.312      ;
; 1.310 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.814      ; 3.351      ;
; 1.314 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.813      ; 3.354      ;
; 1.331 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.814      ; 3.372      ;
; 1.332 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.813      ; 3.372      ;
; 1.357 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.814      ; 3.398      ;
; 1.364 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.813      ; 3.404      ;
; 1.381 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.814      ; 3.422      ;
; 1.557 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.815      ; 3.599      ;
; 1.557 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.815      ; 3.599      ;
; 1.557 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.815      ; 3.599      ;
; 1.594 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.814      ; 3.635      ;
; 1.597 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.814      ; 3.638      ;
; 1.605 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.814      ; 3.646      ;
; 1.658 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.814      ; 3.699      ;
; 1.660 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.814      ; 3.701      ;
; 1.786 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.814      ; 3.827      ;
; 1.853 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.814      ; 3.894      ;
; 1.893 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.814      ; 3.934      ;
; 1.893 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.814      ; 3.934      ;
; 1.902 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.814      ; 3.943      ;
; 1.926 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.814      ; 3.967      ;
; 1.957 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.814      ; 3.998      ;
; 1.960 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.814      ; 4.001      ;
; 1.960 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.814      ; 4.001      ;
; 2.002 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.814      ; 4.043      ;
; 2.207 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.815      ; 4.249      ;
; 2.208 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.813      ; 4.248      ;
; 2.223 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.813      ; 4.263      ;
; 2.277 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.812      ; 4.316      ;
; 2.291 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.812      ; 4.330      ;
; 2.363 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.812      ; 4.402      ;
; 2.365 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.812      ; 4.404      ;
; 2.398 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.812      ; 4.437      ;
; 2.398 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.812      ; 4.437      ;
; 2.436 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.813      ; 4.476      ;
; 2.481 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.812      ; 4.520      ;
; 2.549 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.813      ; 4.589      ;
; 2.570 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.815      ; 4.612      ;
; 2.573 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.813      ; 4.613      ;
; 2.586 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.813      ; 4.626      ;
; 2.588 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.812      ; 4.627      ;
; 2.588 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.812      ; 4.627      ;
; 2.598 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.815      ; 4.640      ;
; 2.641 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.813      ; 4.681      ;
; 2.760 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.812      ; 4.799      ;
; 2.775 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.812      ; 4.814      ;
; 2.799 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.813      ; 4.839      ;
; 2.864 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.813      ; 4.904      ;
; 2.867 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.812      ; 4.906      ;
; 2.867 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.812      ; 4.906      ;
; 2.877 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.813      ; 4.917      ;
; 2.882 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.812      ; 4.921      ;
; 2.882 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.812      ; 4.921      ;
; 3.004 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.812      ; 5.043      ;
; 3.102 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.813      ; 5.142      ;
; 3.103 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.813      ; 5.143      ;
; 3.111 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.812      ; 5.150      ;
; 3.111 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.812      ; 5.150      ;
; 3.240 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.813      ; 5.280      ;
; 3.299 ; avanzar:inst2|state.CD                                        ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 0.000        ; 0.062      ; 3.518      ;
; 3.305 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.813      ; 5.345      ;
; 3.364 ; avanzar:inst2|state.CI                                        ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 0.000        ; 0.062      ; 3.583      ;
; 3.465 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.813      ; 5.505      ;
; 3.466 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.813      ; 5.506      ;
; 3.530 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.813      ; 5.570      ;
; 3.531 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.813      ; 5.571      ;
+-------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.358 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.362 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.373 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.591      ;
; 0.375 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.378 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.393 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.612      ;
; 0.395 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.613      ;
; 0.396 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.614      ;
; 0.397 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.615      ;
; 0.400 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.618      ;
; 0.402 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.620      ;
; 0.402 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.620      ;
; 0.404 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.622      ;
; 0.414 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.632      ;
; 0.415 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.633      ;
; 0.482 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.700      ;
; 0.495 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.713      ;
; 0.517 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.735      ;
; 0.525 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.743      ;
; 0.528 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.746      ;
; 0.537 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.755      ;
; 0.538 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.756      ;
; 0.540 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.758      ;
; 0.543 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.762      ;
; 0.545 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.763      ;
; 0.547 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.765      ;
; 0.549 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.552 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.553 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.772      ;
; 0.554 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.555 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.774      ;
; 0.555 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.774      ;
; 0.557 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.776      ;
; 0.558 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.777      ;
; 0.558 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.777      ;
; 0.559 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.560 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.779      ;
; 0.560 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.779      ;
; 0.563 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.782      ;
; 0.563 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.781      ;
; 0.567 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.785      ;
; 0.567 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.786      ;
; 0.575 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.581 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.800      ;
; 0.593 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.811      ;
; 0.593 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.811      ;
; 0.595 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.813      ;
; 0.606 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.824      ;
; 0.607 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.826      ;
; 0.607 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.826      ;
; 0.609 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.828      ;
; 0.619 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.837      ;
; 0.621 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.840      ;
; 0.625 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.843      ;
; 0.641 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.860      ;
; 0.642 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.860      ;
; 0.646 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.866      ;
; 0.693 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.912      ;
; 0.700 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.918      ;
; 0.731 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.949      ;
; 0.736 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.954      ;
; 0.736 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.954      ;
; 0.771 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.988      ;
; 0.776 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.999      ;
; 0.780 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.003      ;
; 0.791 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.010      ;
; 0.792 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.013      ;
; 0.794 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.013      ;
; 0.795 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.013      ;
; 0.796 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.015      ;
; 0.798 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.019      ;
; 0.799 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.020      ;
; 0.804 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.027      ;
; 0.809 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.024      ;
; 0.820 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.038      ;
; 0.828 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.051      ;
; 0.831 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.050      ;
; 0.833 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.052      ;
; 0.833 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.052      ;
; 0.834 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.053      ;
; 0.835 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.054      ;
; 0.846 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.065      ;
; 0.847 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.066      ;
; 0.848 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.067      ;
; 0.849 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.068      ;
; 0.849 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.068      ;
; 0.874 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.092      ;
; 0.901 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.119      ;
; 0.904 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.122      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+
; 9.683  ; 9.867        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; avanzar:inst2|state.ocioso                                       ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; avanzar:inst2|state.CD                                           ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; avanzar:inst2|state.CI                                           ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; avanzar:inst2|state.avanzar                                      ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                      ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]                ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]                ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout      ;
; 9.840  ; 9.840        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.840  ; 9.840        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.845  ; 9.845        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|state.CD|clk                                               ;
; 9.845  ; 9.845        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|state.CI|clk                                               ;
; 9.845  ; 9.845        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|state.avanzar|clk                                          ;
; 9.845  ; 9.845        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|state.ocioso|clk                                           ;
; 9.851  ; 9.851        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                        ;
; 9.851  ; 9.851        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                          ;
; 9.859  ; 9.859        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]              ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; avanzar:inst2|state.CD                                           ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; avanzar:inst2|state.CI                                           ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; avanzar:inst2|state.avanzar                                      ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; avanzar:inst2|state.ocioso                                       ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                      ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]              ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                        ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                          ;
; 10.154 ; 10.154       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|state.CD|clk                                               ;
; 10.154 ; 10.154       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|state.CI|clk                                               ;
; 10.154 ; 10.154       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|state.avanzar|clk                                          ;
; 10.155 ; 10.155       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|state.ocioso|clk                                           ;
; 10.159 ; 10.159       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.159 ; 10.159       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]                ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]                ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout      ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                      ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                              ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; avanzar:inst2|state.CD                                           ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; avanzar:inst2|state.CI                                           ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; avanzar:inst2|state.avanzar                                      ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; avanzar:inst2|state.ocioso                                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                                                       ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]                                                 ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ;
; 499.754 ; 499.970      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ;
; 499.754 ; 499.970      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ;
; 499.754 ; 499.970      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ;
; 499.754 ; 499.970      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ;
; 499.754 ; 499.970      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ;
; 499.754 ; 499.970      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ;
; 499.754 ; 499.970      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ;
; 499.754 ; 499.970      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ;
; 499.754 ; 499.970      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ;
; 499.754 ; 499.970      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ;
; 499.754 ; 499.970      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ;
; 499.754 ; 499.970      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ;
; 499.754 ; 499.970      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ;
; 499.754 ; 499.970      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ;
; 499.754 ; 499.970      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ;
; 499.754 ; 499.970      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ;
; 499.754 ; 499.970      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ;
; 499.754 ; 499.970      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ;
; 499.754 ; 499.970      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ;
; 499.754 ; 499.970      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ;
; 499.754 ; 499.970      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ;
; 499.754 ; 499.970      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ;
; 499.845 ; 500.029      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ;
; 499.845 ; 500.029      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ;
; 499.845 ; 500.029      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ;
; 499.845 ; 500.029      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ;
; 499.845 ; 500.029      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ;
; 499.845 ; 500.029      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]                                                 ;
; 499.845 ; 500.029      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ;
; 499.845 ; 500.029      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ;
; 499.845 ; 500.029      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ;
; 499.845 ; 500.029      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; ADC_DOUT  ; clk        ; 2.010 ; 2.083 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; reset     ; clk        ; 5.751 ; 6.237 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+
; ADC_DOUT  ; clk        ; -1.003 ; -1.069 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; reset     ; clk        ; -3.141 ; -3.623 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; MD0       ; clk        ; 7.933 ; 7.848 ; Rise       ; clk                                                    ;
; MI0       ; clk        ; 8.022 ; 7.897 ; Rise       ; clk                                                    ;
; clk1M     ; clk        ; 1.266 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]      ;
; clk1M     ; clk        ;       ; 1.254 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0]      ;
; clk40K    ; clk        ; 2.678 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velD      ; clk        ; 2.691 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velI      ; clk        ; 2.689 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; clk40K    ; clk        ;       ; 2.657 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velD      ; clk        ;       ; 2.651 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velI      ; clk        ;       ; 2.649 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; ADC_CS_N  ; clk        ; 5.205 ; 5.181 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN   ; clk        ; 4.908 ; 4.964 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK  ; clk        ; 5.098 ; 5.088 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; MD0       ; clk        ; 7.136 ; 7.185 ; Rise       ; clk                                                    ;
; MI0       ; clk        ; 7.095 ; 7.103 ; Rise       ; clk                                                    ;
; clk1M     ; clk        ; 0.874 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]      ;
; clk1M     ; clk        ;       ; 0.862 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0]      ;
; clk40K    ; clk        ; 2.232 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velD      ; clk        ; 2.242 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velI      ; clk        ; 2.240 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; clk40K    ; clk        ;       ; 2.210 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velD      ; clk        ;       ; 2.203 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velI      ; clk        ;       ; 2.201 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; ADC_CS_N  ; clk        ; 4.400 ; 4.343 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN   ; clk        ; 4.360 ; 4.413 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK  ; clk        ; 4.543 ; 4.534 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                     ;
+------------+-----------------+--------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                             ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------+---------------------------------------------------------------+
; 233.7 MHz  ; 233.7 MHz       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 282.73 MHz ; 250.0 MHz       ; clk                                                    ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                               ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; clk                                                    ; 15.675  ; 0.000         ;
; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 995.721 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; clk                                                    ; 0.312 ; 0.000         ;
; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.313 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                 ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; clk                                                    ; 9.701   ; 0.000         ;
; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 499.745 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                     ; Launch Clock                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; 15.675 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.140      ; 5.380      ;
; 15.681 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.140      ; 5.374      ;
; 15.692 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.140      ; 5.363      ;
; 15.698 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.140      ; 5.357      ;
; 15.698 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.140      ; 5.357      ;
; 15.704 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.140      ; 5.351      ;
; 15.924 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.140      ; 5.131      ;
; 15.941 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.140      ; 5.114      ;
; 15.947 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.140      ; 5.108      ;
; 16.051 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.138      ; 5.002      ;
; 16.052 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.138      ; 5.001      ;
; 16.053 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.138      ; 5.000      ;
; 16.309 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.140      ; 4.746      ;
; 16.314 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.138      ; 4.739      ;
; 16.315 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.138      ; 4.738      ;
; 16.316 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.138      ; 4.737      ;
; 16.326 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.140      ; 4.729      ;
; 16.332 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.140      ; 4.723      ;
; 16.361 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.138      ; 4.692      ;
; 16.362 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.138      ; 4.691      ;
; 16.363 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.138      ; 4.690      ;
; 16.463 ; avanzar:inst2|state.CI                                        ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 20.000       ; -0.055     ; 3.477      ;
; 16.478 ; avanzar:inst2|state.CD                                        ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 20.000       ; -0.055     ; 3.462      ;
; 16.523 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.138      ; 4.530      ;
; 16.524 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.138      ; 4.529      ;
; 16.525 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.138      ; 4.528      ;
; 16.575 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.140      ; 4.480      ;
; 16.592 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.140      ; 4.463      ;
; 16.598 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.140      ; 4.457      ;
; 16.612 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.141      ; 4.444      ;
; 16.622 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.140      ; 4.433      ;
; 16.629 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.141      ; 4.427      ;
; 16.635 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.141      ; 4.421      ;
; 16.639 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.140      ; 4.416      ;
; 16.645 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.140      ; 4.410      ;
; 16.786 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.138      ; 4.267      ;
; 16.787 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.138      ; 4.266      ;
; 16.788 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.138      ; 4.265      ;
; 16.832 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.138      ; 4.221      ;
; 16.833 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.138      ; 4.220      ;
; 16.834 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.138      ; 4.219      ;
; 16.917 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.141      ; 4.139      ;
; 17.112 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.140      ; 3.943      ;
; 17.159 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.141      ; 3.897      ;
; 17.176 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.141      ; 3.880      ;
; 17.182 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.141      ; 3.874      ;
; 17.187 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.141      ; 3.869      ;
; 17.188 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.141      ; 3.868      ;
; 17.188 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.141      ; 3.868      ;
; 17.188 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.141      ; 3.868      ;
; 17.189 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.141      ; 3.867      ;
; 17.189 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.141      ; 3.867      ;
; 17.190 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.141      ; 3.866      ;
; 17.198 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.141      ; 3.858      ;
; 17.218 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.141      ; 3.838      ;
; 17.228 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.141      ; 3.828      ;
; 17.235 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.141      ; 3.821      ;
; 17.437 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.141      ; 3.619      ;
; 17.489 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.141      ; 3.567      ;
; 17.490 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.141      ; 3.566      ;
; 17.491 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.141      ; 3.565      ;
; 17.606 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.141      ; 3.450      ;
; 17.607 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.141      ; 3.449      ;
; 17.727 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.141      ; 3.329      ;
; 17.794 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.141      ; 3.262      ;
; 17.796 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.141      ; 3.260      ;
; 17.813 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.140      ; 3.242      ;
; 17.819 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.140      ; 3.236      ;
; 17.864 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.141      ; 3.192      ;
; 17.870 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.141      ; 3.186      ;
; 17.976 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.141      ; 3.080      ;
; 17.977 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.141      ; 3.079      ;
; 18.010 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.141      ; 3.046      ;
; 18.011 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.141      ; 3.045      ;
; 19.056 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.CI      ; clk                                                    ; clk         ; 20.000       ; -0.055     ; 0.884      ;
; 19.130 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.CD      ; clk                                                    ; clk         ; 20.000       ; -0.055     ; 0.810      ;
; 19.357 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 20.000       ; -0.055     ; 0.583      ;
; 19.378 ; avanzar:inst2|state.CI                                        ; avanzar:inst2|state.CI      ; clk                                                    ; clk         ; 20.000       ; -0.055     ; 0.562      ;
; 19.378 ; avanzar:inst2|state.CD                                        ; avanzar:inst2|state.CD      ; clk                                                    ; clk         ; 20.000       ; -0.055     ; 0.562      ;
+--------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                           ;
+---------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                          ; To Node                                                                                              ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 995.721 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 4.221      ;
; 995.721 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 4.221      ;
; 995.721 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 4.221      ;
; 995.721 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 4.221      ;
; 995.721 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 4.221      ;
; 995.721 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 4.221      ;
; 995.721 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 4.221      ;
; 995.721 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 4.221      ;
; 995.726 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 4.216      ;
; 995.726 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 4.216      ;
; 995.726 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 4.216      ;
; 995.726 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 4.216      ;
; 995.726 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 4.216      ;
; 995.726 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 4.216      ;
; 995.726 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 4.216      ;
; 995.726 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 4.216      ;
; 995.848 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 4.094      ;
; 995.848 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 4.094      ;
; 995.848 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 4.094      ;
; 995.848 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 4.094      ;
; 995.848 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 4.094      ;
; 995.848 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 4.094      ;
; 995.848 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 4.094      ;
; 995.848 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 4.094      ;
; 995.912 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 4.032      ;
; 995.912 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 4.032      ;
; 995.912 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 4.032      ;
; 995.912 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 4.032      ;
; 995.912 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 4.032      ;
; 995.912 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 4.032      ;
; 995.912 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 4.032      ;
; 995.912 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 4.032      ;
; 995.912 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 4.032      ;
; 995.912 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 4.032      ;
; 995.917 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 4.027      ;
; 995.917 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 4.027      ;
; 995.917 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 4.027      ;
; 995.917 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 4.027      ;
; 995.917 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 4.027      ;
; 995.917 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 4.027      ;
; 995.917 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 4.027      ;
; 995.917 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 4.027      ;
; 995.917 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 4.027      ;
; 995.917 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 4.027      ;
; 995.935 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 4.004      ;
; 995.935 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 4.004      ;
; 995.935 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 4.004      ;
; 995.935 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 4.004      ;
; 995.940 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.999      ;
; 995.940 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.999      ;
; 995.940 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.999      ;
; 995.940 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.999      ;
; 995.972 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 3.970      ;
; 995.972 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 3.970      ;
; 995.972 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 3.970      ;
; 995.972 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 3.970      ;
; 995.972 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 3.970      ;
; 995.972 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 3.970      ;
; 995.972 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 3.970      ;
; 995.972 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 3.970      ;
; 995.980 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 3.962      ;
; 995.980 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 3.962      ;
; 995.980 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 3.962      ;
; 995.980 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 3.962      ;
; 995.980 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 3.962      ;
; 995.980 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 3.962      ;
; 995.980 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 3.962      ;
; 995.980 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 3.962      ;
; 996.031 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 3.911      ;
; 996.031 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 3.911      ;
; 996.031 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 3.911      ;
; 996.031 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 3.911      ;
; 996.031 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 3.911      ;
; 996.031 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 3.911      ;
; 996.031 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 3.911      ;
; 996.031 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 3.911      ;
; 996.039 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 3.905      ;
; 996.039 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 3.905      ;
; 996.039 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 3.905      ;
; 996.039 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 3.905      ;
; 996.039 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 3.905      ;
; 996.039 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 3.905      ;
; 996.039 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 3.905      ;
; 996.039 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 3.905      ;
; 996.039 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 3.905      ;
; 996.039 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 3.905      ;
; 996.062 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.877      ;
; 996.062 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.877      ;
; 996.062 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.877      ;
; 996.062 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.877      ;
; 996.127 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 3.815      ;
; 996.127 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 3.815      ;
; 996.127 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 3.815      ;
; 996.127 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 3.815      ;
; 996.127 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 3.815      ;
; 996.127 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 3.815      ;
; 996.127 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 3.815      ;
; 996.127 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 3.815      ;
; 996.163 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 3.781      ;
; 996.163 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 3.781      ;
+---------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                     ; Launch Clock                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; 0.312 ; avanzar:inst2|state.CD                                        ; avanzar:inst2|state.CD      ; clk                                                    ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; avanzar:inst2|state.CI                                        ; avanzar:inst2|state.CI      ; clk                                                    ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 0.000        ; 0.055      ; 0.519      ;
; 0.515 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.CD      ; clk                                                    ; clk         ; 0.000        ; 0.055      ; 0.714      ;
; 0.537 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.CI      ; clk                                                    ; clk         ; 0.000        ; 0.055      ; 0.736      ;
; 1.062 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.586      ; 2.862      ;
; 1.063 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.586      ; 2.863      ;
; 1.063 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.586      ; 2.863      ;
; 1.113 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.586      ; 2.913      ;
; 1.114 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.586      ; 2.914      ;
; 1.114 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.586      ; 2.914      ;
; 1.162 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.586      ; 2.962      ;
; 1.170 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.586      ; 2.970      ;
; 1.214 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.585      ; 3.013      ;
; 1.221 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.586      ; 3.021      ;
; 1.222 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.585      ; 3.021      ;
; 1.245 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.586      ; 3.045      ;
; 1.253 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.586      ; 3.053      ;
; 1.273 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.585      ; 3.072      ;
; 1.304 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.586      ; 3.104      ;
; 1.457 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.586      ; 3.257      ;
; 1.458 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.586      ; 3.258      ;
; 1.458 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.586      ; 3.258      ;
; 1.479 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.586      ; 3.279      ;
; 1.504 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.586      ; 3.304      ;
; 1.512 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.586      ; 3.312      ;
; 1.549 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.586      ; 3.349      ;
; 1.550 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.586      ; 3.350      ;
; 1.668 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.586      ; 3.468      ;
; 1.726 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.586      ; 3.526      ;
; 1.726 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.586      ; 3.526      ;
; 1.727 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.586      ; 3.527      ;
; 1.767 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.586      ; 3.567      ;
; 1.771 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.586      ; 3.571      ;
; 1.784 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.586      ; 3.584      ;
; 1.785 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.586      ; 3.585      ;
; 1.826 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.586      ; 3.626      ;
; 1.830 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.586      ; 3.630      ;
; 2.072 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.585      ; 3.871      ;
; 2.076 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.586      ; 3.876      ;
; 2.092 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.585      ; 3.891      ;
; 2.105 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.583      ; 3.902      ;
; 2.136 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.583      ; 3.933      ;
; 2.175 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.583      ; 3.972      ;
; 2.176 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.583      ; 3.973      ;
; 2.194 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.583      ; 3.991      ;
; 2.195 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.583      ; 3.992      ;
; 2.279 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.585      ; 4.078      ;
; 2.305 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.583      ; 4.102      ;
; 2.327 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.585      ; 4.126      ;
; 2.331 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.586      ; 4.131      ;
; 2.347 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.585      ; 4.146      ;
; 2.363 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.583      ; 4.160      ;
; 2.364 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.583      ; 4.161      ;
; 2.386 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.585      ; 4.185      ;
; 2.390 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.586      ; 4.190      ;
; 2.406 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.585      ; 4.205      ;
; 2.534 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.585      ; 4.333      ;
; 2.554 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.583      ; 4.351      ;
; 2.574 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.583      ; 4.371      ;
; 2.593 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.585      ; 4.392      ;
; 2.612 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.583      ; 4.409      ;
; 2.613 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.583      ; 4.410      ;
; 2.632 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.583      ; 4.429      ;
; 2.633 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.583      ; 4.430      ;
; 2.683 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.585      ; 4.482      ;
; 2.775 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.583      ; 4.572      ;
; 2.833 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.583      ; 4.630      ;
; 2.834 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.583      ; 4.631      ;
; 2.883 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.585      ; 4.682      ;
; 2.884 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.585      ; 4.683      ;
; 2.929 ; avanzar:inst2|state.CD                                        ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 0.000        ; 0.055      ; 3.128      ;
; 2.938 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.585      ; 4.737      ;
; 2.991 ; avanzar:inst2|state.CI                                        ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 0.000        ; 0.055      ; 3.190      ;
; 2.997 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.585      ; 4.796      ;
; 3.138 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.585      ; 4.937      ;
; 3.139 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.585      ; 4.938      ;
; 3.197 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.585      ; 4.996      ;
; 3.198 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.585      ; 4.997      ;
+-------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.313 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.321 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.519      ;
; 0.337 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.535      ;
; 0.339 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.537      ;
; 0.341 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.357 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.555      ;
; 0.358 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.556      ;
; 0.358 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.556      ;
; 0.359 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.557      ;
; 0.360 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.558      ;
; 0.363 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.561      ;
; 0.365 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.563      ;
; 0.365 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.563      ;
; 0.366 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.564      ;
; 0.371 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.569      ;
; 0.375 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.573      ;
; 0.436 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.634      ;
; 0.445 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.643      ;
; 0.458 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.656      ;
; 0.460 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.658      ;
; 0.468 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.666      ;
; 0.484 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.682      ;
; 0.485 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.683      ;
; 0.487 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.685      ;
; 0.490 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.688      ;
; 0.492 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.690      ;
; 0.497 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.695      ;
; 0.499 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.697      ;
; 0.499 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.697      ;
; 0.499 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.697      ;
; 0.499 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.697      ;
; 0.499 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.697      ;
; 0.500 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.698      ;
; 0.502 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.700      ;
; 0.502 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.700      ;
; 0.503 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.701      ;
; 0.504 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.702      ;
; 0.504 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.702      ;
; 0.504 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.702      ;
; 0.505 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.703      ;
; 0.507 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.705      ;
; 0.507 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.705      ;
; 0.509 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.707      ;
; 0.509 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.707      ;
; 0.510 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.708      ;
; 0.513 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.516 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.714      ;
; 0.520 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.718      ;
; 0.533 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.731      ;
; 0.533 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.731      ;
; 0.535 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.733      ;
; 0.538 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.736      ;
; 0.545 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.743      ;
; 0.547 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.745      ;
; 0.549 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.747      ;
; 0.551 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.749      ;
; 0.561 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.759      ;
; 0.561 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.759      ;
; 0.571 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.769      ;
; 0.588 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.786      ;
; 0.588 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.788      ;
; 0.628 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.826      ;
; 0.643 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.841      ;
; 0.669 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.867      ;
; 0.681 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.879      ;
; 0.681 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.879      ;
; 0.705 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.902      ;
; 0.715 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.913      ;
; 0.715 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.918      ;
; 0.715 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.913      ;
; 0.717 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.915      ;
; 0.722 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.925      ;
; 0.727 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.928      ;
; 0.729 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.929      ;
; 0.732 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.933      ;
; 0.733 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.934      ;
; 0.738 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.941      ;
; 0.742 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.940      ;
; 0.745 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.943      ;
; 0.746 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.941      ;
; 0.747 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.945      ;
; 0.747 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.945      ;
; 0.749 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.947      ;
; 0.750 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.948      ;
; 0.751 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.949      ;
; 0.753 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.951      ;
; 0.756 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.954      ;
; 0.758 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.961      ;
; 0.758 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.956      ;
; 0.760 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.958      ;
; 0.789 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.987      ;
; 0.808 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.006      ;
; 0.811 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.009      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+
; 9.701  ; 9.885        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; avanzar:inst2|state.CD                                           ;
; 9.701  ; 9.885        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; avanzar:inst2|state.CI                                           ;
; 9.701  ; 9.885        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; avanzar:inst2|state.avanzar                                      ;
; 9.701  ; 9.885        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; avanzar:inst2|state.ocioso                                       ;
; 9.817  ; 9.817        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.817  ; 9.817        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]                ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]                ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout      ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                      ;
; 9.861  ; 9.861        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|state.CD|clk                                               ;
; 9.861  ; 9.861        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|state.CI|clk                                               ;
; 9.861  ; 9.861        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|state.avanzar|clk                                          ;
; 9.861  ; 9.861        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|state.ocioso|clk                                           ;
; 9.865  ; 9.865        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                        ;
; 9.865  ; 9.865        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                          ;
; 9.878  ; 9.878        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.879  ; 9.879        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]              ;
; 9.899  ; 10.115       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; avanzar:inst2|state.CD                                           ;
; 9.899  ; 10.115       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; avanzar:inst2|state.CI                                           ;
; 9.899  ; 10.115       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; avanzar:inst2|state.avanzar                                      ;
; 9.899  ; 10.115       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; avanzar:inst2|state.ocioso                                       ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                      ;
; 10.120 ; 10.120       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]              ;
; 10.121 ; 10.121       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.135 ; 10.135       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                        ;
; 10.135 ; 10.135       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                          ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|state.CD|clk                                               ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|state.CI|clk                                               ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|state.avanzar|clk                                          ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|state.ocioso|clk                                           ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                      ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]                ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]                ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout      ;
; 10.180 ; 10.180       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.180 ; 10.180       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                              ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; avanzar:inst2|state.CD                                           ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; avanzar:inst2|state.CI                                           ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; avanzar:inst2|state.avanzar                                      ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; avanzar:inst2|state.ocioso                                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                                                       ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ;
; 499.853 ; 500.037      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; 499.853 ; 500.037      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
; 499.853 ; 500.037      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ;
; 499.853 ; 500.037      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; 499.853 ; 500.037      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ;
; 499.853 ; 500.037      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ;
; 499.853 ; 500.037      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ;
; 499.853 ; 500.037      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ;
; 499.853 ; 500.037      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ;
; 499.853 ; 500.037      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; ADC_DOUT  ; clk        ; 1.783 ; 1.888 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; reset     ; clk        ; 5.096 ; 5.417 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+
; ADC_DOUT  ; clk        ; -0.879 ; -0.973 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; reset     ; clk        ; -2.724 ; -3.095 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; MD0       ; clk        ; 7.058 ; 7.093 ; Rise       ; clk                                                    ;
; MI0       ; clk        ; 7.142 ; 7.120 ; Rise       ; clk                                                    ;
; clk1M     ; clk        ; 1.173 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]      ;
; clk1M     ; clk        ;       ; 1.177 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0]      ;
; clk40K    ; clk        ; 2.437 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velD      ; clk        ; 2.433 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velI      ; clk        ; 2.431 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; clk40K    ; clk        ;       ; 2.400 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velD      ; clk        ;       ; 2.396 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velI      ; clk        ;       ; 2.394 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; ADC_CS_N  ; clk        ; 4.690 ; 4.699 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN   ; clk        ; 4.447 ; 4.454 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK  ; clk        ; 4.576 ; 4.611 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; MD0       ; clk        ; 6.342 ; 6.457 ; Rise       ; clk                                                    ;
; MI0       ; clk        ; 6.314 ; 6.373 ; Rise       ; clk                                                    ;
; clk1M     ; clk        ; 0.814 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]      ;
; clk1M     ; clk        ;       ; 0.817 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0]      ;
; clk40K    ; clk        ; 2.030 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velD      ; clk        ; 2.023 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velI      ; clk        ; 2.021 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; clk40K    ; clk        ;       ; 1.993 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velD      ; clk        ;       ; 1.987 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velI      ; clk        ;       ; 1.985 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; ADC_CS_N  ; clk        ; 3.971 ; 3.921 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN   ; clk        ; 3.949 ; 3.956 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK  ; clk        ; 4.073 ; 4.107 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                               ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; clk                                                    ; 17.256  ; 0.000         ;
; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 997.364 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; clk                                                    ; 0.187 ; 0.000         ;
; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                 ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; clk                                                    ; 9.445   ; 0.000         ;
; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 499.782 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                     ; Launch Clock                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; 17.256 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.756      ; 3.407      ;
; 17.256 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.756      ; 3.407      ;
; 17.268 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.756      ; 3.395      ;
; 17.268 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.756      ; 3.395      ;
; 17.275 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.756      ; 3.388      ;
; 17.275 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.756      ; 3.388      ;
; 17.395 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.756      ; 3.268      ;
; 17.407 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.756      ; 3.256      ;
; 17.414 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.756      ; 3.249      ;
; 17.473 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.754      ; 3.188      ;
; 17.491 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.754      ; 3.170      ;
; 17.491 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.754      ; 3.170      ;
; 17.626 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.756      ; 3.037      ;
; 17.628 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.754      ; 3.033      ;
; 17.628 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.754      ; 3.033      ;
; 17.628 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.754      ; 3.033      ;
; 17.631 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.754      ; 3.030      ;
; 17.631 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.754      ; 3.030      ;
; 17.631 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.754      ; 3.030      ;
; 17.638 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.756      ; 3.025      ;
; 17.645 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.756      ; 3.018      ;
; 17.700 ; avanzar:inst2|state.CI                                        ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 20.000       ; -0.036     ; 2.251      ;
; 17.718 ; avanzar:inst2|state.CD                                        ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 20.000       ; -0.036     ; 2.233      ;
; 17.754 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.756      ; 2.909      ;
; 17.756 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.757      ; 2.908      ;
; 17.757 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.756      ; 2.906      ;
; 17.762 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.754      ; 2.899      ;
; 17.762 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.754      ; 2.899      ;
; 17.762 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.754      ; 2.899      ;
; 17.766 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.756      ; 2.897      ;
; 17.768 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.757      ; 2.896      ;
; 17.769 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.756      ; 2.894      ;
; 17.773 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.756      ; 2.890      ;
; 17.775 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.757      ; 2.889      ;
; 17.776 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.756      ; 2.887      ;
; 17.897 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.754      ; 2.764      ;
; 17.897 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.754      ; 2.764      ;
; 17.897 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.754      ; 2.764      ;
; 17.902 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.754      ; 2.759      ;
; 17.902 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.754      ; 2.759      ;
; 17.902 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.754      ; 2.759      ;
; 17.904 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.757      ; 2.760      ;
; 18.066 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.756      ; 2.597      ;
; 18.078 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.756      ; 2.585      ;
; 18.090 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.756      ; 2.573      ;
; 18.097 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.756      ; 2.566      ;
; 18.097 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.757      ; 2.567      ;
; 18.098 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.756      ; 2.565      ;
; 18.110 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.756      ; 2.553      ;
; 18.117 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.756      ; 2.546      ;
; 18.118 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.756      ; 2.545      ;
; 18.138 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.756      ; 2.525      ;
; 18.138 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.756      ; 2.525      ;
; 18.138 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.756      ; 2.525      ;
; 18.138 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.756      ; 2.525      ;
; 18.138 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.756      ; 2.525      ;
; 18.138 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.756      ; 2.525      ;
; 18.269 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.756      ; 2.394      ;
; 18.269 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.756      ; 2.394      ;
; 18.269 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.756      ; 2.394      ;
; 18.277 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.756      ; 2.386      ;
; 18.449 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.757      ; 2.215      ;
; 18.449 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.757      ; 2.215      ;
; 18.453 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.756      ; 2.210      ;
; 18.537 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.756      ; 2.126      ;
; 18.549 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.756      ; 2.114      ;
; 18.553 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.756      ; 2.110      ;
; 18.565 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.756      ; 2.098      ;
; 18.579 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.756      ; 2.084      ;
; 18.591 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.756      ; 2.072      ;
; 18.670 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.756      ; 1.993      ;
; 18.670 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.756      ; 1.993      ;
; 18.700 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.757      ; 1.964      ;
; 18.700 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.757      ; 1.964      ;
; 19.404 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.CI      ; clk                                                    ; clk         ; 20.000       ; -0.036     ; 0.547      ;
; 19.453 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.CD      ; clk                                                    ; clk         ; 20.000       ; -0.036     ; 0.498      ;
; 19.592 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 20.000       ; -0.036     ; 0.359      ;
; 19.601 ; avanzar:inst2|state.CI                                        ; avanzar:inst2|state.CI      ; clk                                                    ; clk         ; 20.000       ; -0.036     ; 0.350      ;
; 19.601 ; avanzar:inst2|state.CD                                        ; avanzar:inst2|state.CD      ; clk                                                    ; clk         ; 20.000       ; -0.036     ; 0.350      ;
+--------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                           ;
+---------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                          ; To Node                                                                                              ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 997.364 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.589      ;
; 997.364 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.589      ;
; 997.364 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.589      ;
; 997.364 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.589      ;
; 997.364 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.589      ;
; 997.364 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.589      ;
; 997.364 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.589      ;
; 997.364 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.589      ;
; 997.364 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.589      ;
; 997.364 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.589      ;
; 997.364 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.589      ;
; 997.364 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.589      ;
; 997.364 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.589      ;
; 997.364 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.589      ;
; 997.364 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.589      ;
; 997.364 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.589      ;
; 997.444 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.509      ;
; 997.444 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.509      ;
; 997.444 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.509      ;
; 997.444 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.509      ;
; 997.444 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.509      ;
; 997.444 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.509      ;
; 997.444 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.509      ;
; 997.444 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.509      ;
; 997.475 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.478      ;
; 997.475 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.478      ;
; 997.475 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.478      ;
; 997.475 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.478      ;
; 997.475 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.478      ;
; 997.475 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.478      ;
; 997.475 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.478      ;
; 997.475 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.478      ;
; 997.486 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.468      ;
; 997.486 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.468      ;
; 997.486 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.468      ;
; 997.486 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.468      ;
; 997.486 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.468      ;
; 997.486 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.468      ;
; 997.486 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.468      ;
; 997.486 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.468      ;
; 997.486 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.468      ;
; 997.486 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.468      ;
; 997.486 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.468      ;
; 997.486 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.468      ;
; 997.486 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.468      ;
; 997.486 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.468      ;
; 997.486 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.468      ;
; 997.486 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.468      ;
; 997.486 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.468      ;
; 997.486 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.468      ;
; 997.486 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.468      ;
; 997.486 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.468      ;
; 997.505 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.448      ;
; 997.505 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.448      ;
; 997.505 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.448      ;
; 997.505 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.448      ;
; 997.505 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.448      ;
; 997.505 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.448      ;
; 997.505 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.448      ;
; 997.505 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.448      ;
; 997.507 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 2.443      ;
; 997.507 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 2.443      ;
; 997.507 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 2.443      ;
; 997.507 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 2.443      ;
; 997.508 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 2.442      ;
; 997.508 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 2.442      ;
; 997.508 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 2.442      ;
; 997.508 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 2.442      ;
; 997.533 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.420      ;
; 997.533 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.420      ;
; 997.533 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.420      ;
; 997.533 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.420      ;
; 997.533 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.420      ;
; 997.533 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.420      ;
; 997.533 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.420      ;
; 997.533 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.420      ;
; 997.546 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.407      ;
; 997.546 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.407      ;
; 997.546 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.407      ;
; 997.546 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.407      ;
; 997.546 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.407      ;
; 997.546 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.407      ;
; 997.546 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.407      ;
; 997.546 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.407      ;
; 997.566 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.388      ;
; 997.566 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.388      ;
; 997.566 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.388      ;
; 997.566 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.388      ;
; 997.566 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.388      ;
; 997.566 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.388      ;
; 997.566 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.388      ;
; 997.566 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.388      ;
; 997.566 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.388      ;
; 997.566 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.388      ;
; 997.588 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 2.362      ;
; 997.588 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 2.362      ;
; 997.588 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 2.362      ;
; 997.588 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 2.362      ;
; 997.595 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.358      ;
; 997.595 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.358      ;
+---------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                     ; Launch Clock                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; 0.187 ; avanzar:inst2|state.CD                                        ; avanzar:inst2|state.CD      ; clk                                                    ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avanzar:inst2|state.CI                                        ; avanzar:inst2|state.CI      ; clk                                                    ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.306 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.CD      ; clk                                                    ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.321 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.CI      ; clk                                                    ; clk         ; 0.000        ; 0.036      ; 0.441      ;
; 0.606 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.061      ; 1.821      ;
; 0.606 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.061      ; 1.821      ;
; 0.606 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.061      ; 1.821      ;
; 0.623 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.060      ; 1.837      ;
; 0.623 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.060      ; 1.837      ;
; 0.623 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.060      ; 1.837      ;
; 0.642 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.060      ; 1.856      ;
; 0.658 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.060      ; 1.872      ;
; 0.672 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.060      ; 1.886      ;
; 0.675 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.059      ; 1.888      ;
; 0.681 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.060      ; 1.895      ;
; 0.691 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.059      ; 1.904      ;
; 0.697 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.060      ; 1.911      ;
; 0.705 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.059      ; 1.918      ;
; 0.711 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.060      ; 1.925      ;
; 0.837 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.060      ; 2.051      ;
; 0.837 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.060      ; 2.051      ;
; 0.837 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.060      ; 2.051      ;
; 0.862 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.060      ; 2.076      ;
; 0.867 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.060      ; 2.081      ;
; 0.874 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.061      ; 2.089      ;
; 0.874 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.061      ; 2.089      ;
; 0.874 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.061      ; 2.089      ;
; 0.968 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.060      ; 2.182      ;
; 0.975 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.060      ; 2.189      ;
; 0.989 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.060      ; 2.203      ;
; 0.999 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.060      ; 2.213      ;
; 0.999 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.060      ; 2.213      ;
; 1.006 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.060      ; 2.220      ;
; 1.015 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.060      ; 2.229      ;
; 1.029 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.060      ; 2.243      ;
; 1.031 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.060      ; 2.245      ;
; 1.031 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.060      ; 2.245      ;
; 1.182 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.059      ; 2.395      ;
; 1.190 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.059      ; 2.403      ;
; 1.191 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.061      ; 2.406      ;
; 1.227 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.058      ; 2.439      ;
; 1.233 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.058      ; 2.445      ;
; 1.260 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.058      ; 2.472      ;
; 1.260 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.058      ; 2.472      ;
; 1.294 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.058      ; 2.506      ;
; 1.294 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.058      ; 2.506      ;
; 1.310 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.059      ; 2.523      ;
; 1.340 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.058      ; 2.552      ;
; 1.345 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.059      ; 2.558      ;
; 1.359 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.059      ; 2.572      ;
; 1.373 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.061      ; 2.588      ;
; 1.382 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.059      ; 2.595      ;
; 1.387 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.061      ; 2.602      ;
; 1.396 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.059      ; 2.609      ;
; 1.408 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.058      ; 2.620      ;
; 1.408 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.058      ; 2.620      ;
; 1.485 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.058      ; 2.697      ;
; 1.493 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.058      ; 2.705      ;
; 1.516 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.059      ; 2.729      ;
; 1.530 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.059      ; 2.743      ;
; 1.539 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.059      ; 2.752      ;
; 1.542 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.058      ; 2.754      ;
; 1.542 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.058      ; 2.754      ;
; 1.579 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.058      ; 2.791      ;
; 1.579 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.058      ; 2.791      ;
; 1.623 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.058      ; 2.835      ;
; 1.665 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.059      ; 2.878      ;
; 1.666 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.059      ; 2.879      ;
; 1.725 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.058      ; 2.937      ;
; 1.725 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.058      ; 2.937      ;
; 1.780 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.059      ; 2.993      ;
; 1.794 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.059      ; 3.007      ;
; 1.800 ; avanzar:inst2|state.CD                                        ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 0.000        ; 0.036      ; 1.920      ;
; 1.844 ; avanzar:inst2|state.CI                                        ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 0.000        ; 0.036      ; 1.964      ;
; 1.909 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.059      ; 3.122      ;
; 1.915 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.059      ; 3.128      ;
; 1.923 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.059      ; 3.136      ;
; 1.929 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.059      ; 3.142      ;
+-------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.187 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.196 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.198 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.205 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.328      ;
; 0.208 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.328      ;
; 0.209 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.329      ;
; 0.210 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.212 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.332      ;
; 0.217 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.337      ;
; 0.222 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.341      ;
; 0.255 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.374      ;
; 0.263 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.383      ;
; 0.278 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.281 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.401      ;
; 0.282 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.401      ;
; 0.282 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.402      ;
; 0.283 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.403      ;
; 0.284 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.404      ;
; 0.285 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.404      ;
; 0.287 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.407      ;
; 0.289 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.408      ;
; 0.291 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.411      ;
; 0.295 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.298 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.303 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.309 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.428      ;
; 0.312 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.317 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.436      ;
; 0.318 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.437      ;
; 0.319 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.438      ;
; 0.330 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.450      ;
; 0.330 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.449      ;
; 0.331 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.451      ;
; 0.334 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.456      ;
; 0.335 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.455      ;
; 0.336 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.455      ;
; 0.337 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.456      ;
; 0.337 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.457      ;
; 0.338 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.458      ;
; 0.350 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.470      ;
; 0.365 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.485      ;
; 0.370 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.489      ;
; 0.382 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.501      ;
; 0.382 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.501      ;
; 0.384 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.503      ;
; 0.404 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.523      ;
; 0.413 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.533      ;
; 0.414 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.538      ;
; 0.414 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.533      ;
; 0.415 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.535      ;
; 0.417 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.539      ;
; 0.418 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.539      ;
; 0.421 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.545      ;
; 0.421 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.543      ;
; 0.422 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.544      ;
; 0.428 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.552      ;
; 0.430 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.546      ;
; 0.432 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.552      ;
; 0.438 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.562      ;
; 0.448 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.449 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.569      ;
; 0.449 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.569      ;
; 0.457 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.460 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.581      ;
; 0.464 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.469 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.481 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.601      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+
; 9.445  ; 9.629        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; avanzar:inst2|state.CD                                           ;
; 9.445  ; 9.629        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; avanzar:inst2|state.CI                                           ;
; 9.445  ; 9.629        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; avanzar:inst2|state.avanzar                                      ;
; 9.445  ; 9.629        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; avanzar:inst2|state.ocioso                                       ;
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]                ;
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]                ;
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout      ;
; 9.588  ; 9.588        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.588  ; 9.588        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.621  ; 9.621        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                      ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|state.CD|clk                                               ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|state.CI|clk                                               ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|state.avanzar|clk                                          ;
; 9.625  ; 9.625        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|state.ocioso|clk                                           ;
; 9.631  ; 9.631        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]              ;
; 9.632  ; 9.632        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.633  ; 9.633        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                        ;
; 9.633  ; 9.633        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                      ;
; 10.153 ; 10.369       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; avanzar:inst2|state.ocioso                                       ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; avanzar:inst2|state.CD                                           ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; avanzar:inst2|state.CI                                           ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; avanzar:inst2|state.avanzar                                      ;
; 10.366 ; 10.366       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                        ;
; 10.366 ; 10.366       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                          ;
; 10.368 ; 10.368       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.369 ; 10.369       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]              ;
; 10.375 ; 10.375       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|state.CD|clk                                               ;
; 10.375 ; 10.375       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|state.CI|clk                                               ;
; 10.375 ; 10.375       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|state.avanzar|clk                                          ;
; 10.375 ; 10.375       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|state.ocioso|clk                                           ;
; 10.379 ; 10.379       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                      ;
; 10.411 ; 10.411       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.411 ; 10.411       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]                ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]                ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout      ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                              ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; avanzar:inst2|state.CD                                           ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; avanzar:inst2|state.CI                                           ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; avanzar:inst2|state.avanzar                                      ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; avanzar:inst2|state.ocioso                                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                                                       ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ;
; 499.814 ; 499.998      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; 499.814 ; 499.998      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
; 499.814 ; 499.998      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; 499.814 ; 499.998      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ;
; 499.814 ; 499.998      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ;
; 499.814 ; 499.998      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ;
; 499.814 ; 499.998      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ;
; 499.814 ; 499.998      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ;
; 499.814 ; 499.998      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ;
; 499.814 ; 499.998      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; ADC_DOUT  ; clk        ; 1.221 ; 1.451 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; reset     ; clk        ; 3.242 ; 3.971 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+
; ADC_DOUT  ; clk        ; -0.623 ; -0.884 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; reset     ; clk        ; -1.801 ; -2.444 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; MD0       ; clk        ; 4.737 ; 4.535 ; Rise       ; clk                                                    ;
; MI0       ; clk        ; 4.795 ; 4.576 ; Rise       ; clk                                                    ;
; clk1M     ; clk        ; 0.737 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]      ;
; clk1M     ; clk        ;       ; 0.742 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0]      ;
; clk40K    ; clk        ; 1.585 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velD      ; clk        ; 1.577 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velI      ; clk        ; 1.575 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; clk40K    ; clk        ;       ; 1.633 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velD      ; clk        ;       ; 1.606 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velI      ; clk        ;       ; 1.603 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; ADC_CS_N  ; clk        ; 3.117 ; 2.985 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN   ; clk        ; 2.862 ; 2.967 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK  ; clk        ; 3.058 ; 2.956 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; MD0       ; clk        ; 4.273 ; 4.179 ; Rise       ; clk                                                    ;
; MI0       ; clk        ; 4.253 ; 4.155 ; Rise       ; clk                                                    ;
; clk1M     ; clk        ; 0.499 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]      ;
; clk1M     ; clk        ;       ; 0.503 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0]      ;
; clk40K    ; clk        ; 1.316 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velD      ; clk        ; 1.304 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velI      ; clk        ; 1.302 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; clk40K    ; clk        ;       ; 1.363 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velD      ; clk        ;       ; 1.333 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velI      ; clk        ;       ; 1.330 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; ADC_CS_N  ; clk        ; 2.609 ; 2.504 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN   ; clk        ; 2.533 ; 2.634 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK  ; clk        ; 2.721 ; 2.623 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                  ;
+---------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                   ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                        ; 15.284  ; 0.187 ; N/A      ; N/A     ; 9.445               ;
;  clk                                                    ; 15.284  ; 0.187 ; N/A      ; N/A     ; 9.445               ;
;  inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 995.282 ; 0.187 ; N/A      ; N/A     ; 499.745             ;
; Design-wide TNS                                         ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                                    ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------+---------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; ADC_DOUT  ; clk        ; 2.010 ; 2.083 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; reset     ; clk        ; 5.751 ; 6.237 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+
; ADC_DOUT  ; clk        ; -0.623 ; -0.884 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; reset     ; clk        ; -1.801 ; -2.444 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; MD0       ; clk        ; 7.933 ; 7.848 ; Rise       ; clk                                                    ;
; MI0       ; clk        ; 8.022 ; 7.897 ; Rise       ; clk                                                    ;
; clk1M     ; clk        ; 1.266 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]      ;
; clk1M     ; clk        ;       ; 1.254 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0]      ;
; clk40K    ; clk        ; 2.678 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velD      ; clk        ; 2.691 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velI      ; clk        ; 2.689 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; clk40K    ; clk        ;       ; 2.657 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velD      ; clk        ;       ; 2.651 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velI      ; clk        ;       ; 2.649 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; ADC_CS_N  ; clk        ; 5.205 ; 5.181 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN   ; clk        ; 4.908 ; 4.964 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK  ; clk        ; 5.098 ; 5.088 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; MD0       ; clk        ; 4.273 ; 4.179 ; Rise       ; clk                                                    ;
; MI0       ; clk        ; 4.253 ; 4.155 ; Rise       ; clk                                                    ;
; clk1M     ; clk        ; 0.499 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]      ;
; clk1M     ; clk        ;       ; 0.503 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0]      ;
; clk40K    ; clk        ; 1.316 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velD      ; clk        ; 1.304 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velI      ; clk        ; 1.302 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; clk40K    ; clk        ;       ; 1.363 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velD      ; clk        ;       ; 1.333 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velI      ; clk        ;       ; 1.330 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; ADC_CS_N  ; clk        ; 2.609 ; 2.504 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN   ; clk        ; 2.533 ; 2.634 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK  ; clk        ; 2.721 ; 2.623 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ADC_SCLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_DIN       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; velD          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; velI          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk1M         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk40K        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MI1           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MI0           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MD1           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MD0           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DOUT                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ADC_CS_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ADC_DIN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; velD          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; velI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; clk1M         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; clk40K        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; MI1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; MI0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; MD1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; MD0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CS_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ADC_DIN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; velD          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; velI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; clk1M         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; clk40K        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; MI1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MI0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MD1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; MD0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CS_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ADC_DIN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; velD          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; velI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; clk1M         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; clk40K        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; MI1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MI0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MD1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; MD0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                             ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; clk                                                    ; clk                                                    ; 7        ; 0        ; 0        ; 0        ;
; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk                                                    ; 96       ; 0        ; 0        ; 0        ;
; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 980      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                              ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; clk                                                    ; clk                                                    ; 7        ; 0        ; 0        ; 0        ;
; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk                                                    ; 96       ; 0        ; 0        ; 0        ;
; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 980      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 41    ; 41   ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 12    ; 12   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Nov 29 13:19:25 2024
Info: Command: quartus_sta avanzar -c avanzar
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'avanzar.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {inst1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -duty_cycle 50.00 -name {inst1|altpll_component|auto_generated|pll1|clk[0]} {inst1|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 1250 -duty_cycle 75.00 -name {inst1|altpll_component|auto_generated|pll1|clk[1]} {inst1|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {inst|inst2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -duty_cycle 50.00 -name {inst|inst2|altpll_component|auto_generated|pll1|clk[0]} {inst|inst2|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 15.284
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.284         0.000 clk 
    Info (332119):   995.282         0.000 inst|inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.358
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.358         0.000 clk 
    Info (332119):     0.358         0.000 inst|inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.683
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.683         0.000 clk 
    Info (332119):   499.753         0.000 inst|inst2|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 15.675
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.675         0.000 clk 
    Info (332119):   995.721         0.000 inst|inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.312         0.000 clk 
    Info (332119):     0.313         0.000 inst|inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.701
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.701         0.000 clk 
    Info (332119):   499.745         0.000 inst|inst2|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 17.256
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.256         0.000 clk 
    Info (332119):   997.364         0.000 inst|inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.187         0.000 clk 
    Info (332119):     0.187         0.000 inst|inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.445         0.000 clk 
    Info (332119):   499.782         0.000 inst|inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4612 megabytes
    Info: Processing ended: Fri Nov 29 13:19:31 2024
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


