cocci_test_suite() {
	struct device_node *cocci_id/* drivers/rpmsg/qcom_smd.c 995 */;
	poll_table *cocci_id/* drivers/rpmsg/qcom_smd.c 978 */;
	struct file *cocci_id/* drivers/rpmsg/qcom_smd.c 978 */;
	__poll_t cocci_id/* drivers/rpmsg/qcom_smd.c 977 */;
	const char *cocci_id/* drivers/rpmsg/qcom_smd.c 910 */;
	struct rpmsg_endpoint cocci_id/* drivers/rpmsg/qcom_smd.c 896 */;
	struct rpmsg_endpoint *cocci_id/* drivers/rpmsg/qcom_smd.c 896 */;
	struct kref *cocci_id/* drivers/rpmsg/qcom_smd.c 894 */;
	void cocci_id/* drivers/rpmsg/qcom_smd.c 894 */;
	rpmsg_rx_cb_t cocci_id/* drivers/rpmsg/qcom_smd.c 816 */;
	const struct {
		unsigned alloc_tbl_id;
		unsigned info_base_id;
		unsigned fifo_base_id;
	} cocci_id/* drivers/rpmsg/qcom_smd.c 78 */[SMD_ALLOC_TBL_COUNT];
	unsigned long cocci_id/* drivers/rpmsg/qcom_smd.c 748 */;
	__le32 cocci_id/* drivers/rpmsg/qcom_smd.c 746 */[5];
	bool cocci_id/* drivers/rpmsg/qcom_smd.c 744 */;
	const void *cocci_id/* drivers/rpmsg/qcom_smd.c 743 */;
	struct qcom_smd_channel *cocci_id/* drivers/rpmsg/qcom_smd.c 743 */;
	int cocci_id/* drivers/rpmsg/qcom_smd.c 743 */;
	const struct rpmsg_endpoint_ops cocci_id/* drivers/rpmsg/qcom_smd.c 69 */;
	struct smd_channel_info_word_pair cocci_id/* drivers/rpmsg/qcom_smd.c 67 */;
	struct smd_channel_info_pair cocci_id/* drivers/rpmsg/qcom_smd.c 65 */;
	irqreturn_t cocci_id/* drivers/rpmsg/qcom_smd.c 642 */;
	__le32 cocci_id/* drivers/rpmsg/qcom_smd.c 580 */;
	size_t cocci_id/* drivers/rpmsg/qcom_smd.c 529 */;
	void *cocci_id/* drivers/rpmsg/qcom_smd.c 498 */;
	const void __iomem *cocci_id/* drivers/rpmsg/qcom_smd.c 482 */;
	void __iomem *cocci_id/* drivers/rpmsg/qcom_smd.c 466 */;
	struct qcom_smd_alloc_entry {
		u8 name[20];
		__le32 cid;
		__le32 flags;
		__le32 ref_count;
	}__packed cocci_id/* drivers/rpmsg/qcom_smd.c 350 */;
	u8 cocci_id/* drivers/rpmsg/qcom_smd.c 277 */;
	struct smd_channel_info_word_pair {
		struct smd_channel_info_word tx;
		struct smd_channel_info_word rx;
	} cocci_id/* drivers/rpmsg/qcom_smd.c 270 */;
	struct smd_channel_info_word {
		__le32 state;
		__le32 fDSR;
		__le32 fCTS;
		__le32 fCD;
		__le32 fRI;
		__le32 fHEAD;
		__le32 fTAIL;
		__le32 fSTATE;
		__le32 fBLOCKREADINTR;
		__le32 tail;
		__le32 head;
	} cocci_id/* drivers/rpmsg/qcom_smd.c 256 */;
	struct smd_channel_info_pair {
		struct smd_channel_info tx;
		struct smd_channel_info rx;
	} cocci_id/* drivers/rpmsg/qcom_smd.c 248 */;
	struct smd_channel_info {
		__le32 state;
		u8 fDSR;
		u8 fCTS;
		u8 fCD;
		u8 fRI;
		u8 fHEAD;
		u8 fTAIL;
		u8 fSTATE;
		u8 fBLOCKREADINTR;
		__le32 tail;
		__le32 head;
	} cocci_id/* drivers/rpmsg/qcom_smd.c 234 */;
	struct qcom_smd_channel {
		struct qcom_smd_edge *edge;
		struct qcom_smd_endpoint *qsept;
		bool registered;
		char *name;
		enum smd_channel_state state;
		enum smd_channel_state remote_state;
		wait_queue_head_t state_change_event;
		struct smd_channel_info_pair *info;
		struct smd_channel_info_word_pair *info_word;
		spinlock_t tx_lock;
		wait_queue_head_t fblockread_event;
		void *tx_fifo;
		void *rx_fifo;
		int fifo_size;
		void *bounce_buffer;
		spinlock_t recv_lock;
		int pkt_size;
		void *drvdata;
		struct list_head list;
	} cocci_id/* drivers/rpmsg/qcom_smd.c 199 */;
	struct qcom_smd_endpoint cocci_id/* drivers/rpmsg/qcom_smd.c 174 */;
	struct qcom_smd_device cocci_id/* drivers/rpmsg/qcom_smd.c 172 */;
	struct qcom_smd_endpoint {
		struct rpmsg_endpoint ept;
		struct qcom_smd_channel *qsch;
	} cocci_id/* drivers/rpmsg/qcom_smd.c 166 */;
	struct qcom_smd_device {
		struct rpmsg_device rpdev;
		struct qcom_smd_edge *edge;
	} cocci_id/* drivers/rpmsg/qcom_smd.c 160 */;
	void __exit cocci_id/* drivers/rpmsg/qcom_smd.c 1582 */;
	int __init cocci_id/* drivers/rpmsg/qcom_smd.c 1576 */;
	struct platform_driver cocci_id/* drivers/rpmsg/qcom_smd.c 1567 */;
	const struct of_device_id cocci_id/* drivers/rpmsg/qcom_smd.c 1561 */[];
	struct platform_device *cocci_id/* drivers/rpmsg/qcom_smd.c 1523 */;
	enum smd_channel_state{SMD_CHANNEL_CLOSED, SMD_CHANNEL_OPENING, SMD_CHANNEL_OPENED, SMD_CHANNEL_FLUSHING, SMD_CHANNEL_CLOSING, SMD_CHANNEL_RESET, SMD_CHANNEL_RESET_OPENING,} cocci_id/* drivers/rpmsg/qcom_smd.c 150 */;
	struct attribute *cocci_id/* drivers/rpmsg/qcom_smd.c 1431 */[];
	struct device_attribute *cocci_id/* drivers/rpmsg/qcom_smd.c 1423 */;
	ssize_t cocci_id/* drivers/rpmsg/qcom_smd.c 1422 */;
	struct device *cocci_id/* drivers/rpmsg/qcom_smd.c 1408 */;
	struct rpmsg_channel_info cocci_id/* drivers/rpmsg/qcom_smd.c 1262 */;
	u32 cocci_id/* drivers/rpmsg/qcom_smd.c 1200 */;
	unsigned cocci_id/* drivers/rpmsg/qcom_smd.c 1196 */;
	struct qcom_smd_alloc_entry *cocci_id/* drivers/rpmsg/qcom_smd.c 1192 */;
	struct qcom_smd_edge cocci_id/* drivers/rpmsg/qcom_smd.c 1191 */;
	struct qcom_smd_edge *cocci_id/* drivers/rpmsg/qcom_smd.c 1191 */;
	struct work_struct *cocci_id/* drivers/rpmsg/qcom_smd.c 1189 */;
	struct qcom_smd_edge {
		struct device dev;
		const char *name;
		struct device_node *of_node;
		unsigned edge_id;
		unsigned remote_pid;
		int irq;
		struct regmap *ipc_regmap;
		int ipc_offset;
		int ipc_bit;
		struct mbox_client mbox_client;
		struct mbox_chan *mbox_chan;
		struct list_head channels;
		spinlock_t channels_lock;
	DECLARE_BITMAP(allocated[SMD_ALLOC_TBL_COUNT],SMD_ALLOC_TBL_SIZE)
		;
		unsigned smem_available;
		wait_queue_head_t new_channel_event;
		struct work_struct scan_work;
		struct work_struct state_work;
	} cocci_id/* drivers/rpmsg/qcom_smd.c 116 */;
	struct smd_channel_info cocci_id/* drivers/rpmsg/qcom_smd.c 1147 */;
	struct smd_channel_info_word cocci_id/* drivers/rpmsg/qcom_smd.c 1145 */;
	char *cocci_id/* drivers/rpmsg/qcom_smd.c 1110 */;
	struct qcom_smd_device *cocci_id/* drivers/rpmsg/qcom_smd.c 1089 */;
	const struct rpmsg_device_ops cocci_id/* drivers/rpmsg/qcom_smd.c 1033 */;
	struct qcom_smd_endpoint *cocci_id/* drivers/rpmsg/qcom_smd.c 1018 */;
	struct rpmsg_device *cocci_id/* drivers/rpmsg/qcom_smd.c 1016 */;
}
