// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition"

// DATE "06/03/2020 22:36:50"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ClockWork (
	LCD_RS_out,
	CLOCK_50,
	KEY,
	LCD_Data_IO,
	LCD_RW_out,
	LCD_Enable_out);
output 	LCD_RS_out;
input 	CLOCK_50;
input 	[1:0] KEY;
inout 	[7:0] LCD_Data_IO;
output 	LCD_RW_out;
output 	LCD_Enable_out;

// Design Ports Information
// LCD_RS_out	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_RW_out	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_Enable_out	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_Data_IO[7]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_Data_IO[6]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_Data_IO[5]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_Data_IO[4]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_Data_IO[3]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_Data_IO[2]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_Data_IO[1]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_Data_IO[0]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \LCD_Data_IO[6]~input_o ;
wire \LCD_Data_IO[5]~input_o ;
wire \LCD_Data_IO[4]~input_o ;
wire \LCD_Data_IO[3]~input_o ;
wire \LCD_Data_IO[2]~input_o ;
wire \LCD_Data_IO[1]~input_o ;
wire \LCD_Data_IO[0]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \CLOCK_50~input_o ;
wire \inst9|altpll_component|auto_generated|wire_pll1_fbout ;
wire \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ;
wire \KEY[0]~input_o ;
wire \inst2|Add0~0_combout ;
wire \inst2|clk_count~5_combout ;
wire \inst2|Add0~1 ;
wire \inst2|Add0~2_combout ;
wire \inst2|Add0~3 ;
wire \inst2|Add0~4_combout ;
wire \inst2|Add0~5 ;
wire \inst2|Add0~6_combout ;
wire \inst2|clk_count~4_combout ;
wire \inst2|Add0~7 ;
wire \inst2|Add0~8_combout ;
wire \inst2|Add0~9 ;
wire \inst2|Add0~10_combout ;
wire \inst2|Add0~11 ;
wire \inst2|Add0~12_combout ;
wire \inst2|Add0~13 ;
wire \inst2|Add0~14_combout ;
wire \inst2|clk_count~3_combout ;
wire \inst2|Add0~15 ;
wire \inst2|Add0~16_combout ;
wire \inst2|clk_count~2_combout ;
wire \inst2|Add0~17 ;
wire \inst2|Add0~18_combout ;
wire \inst2|clk_count~1_combout ;
wire \inst2|Add0~19 ;
wire \inst2|Add0~20_combout ;
wire \inst2|Add0~21 ;
wire \inst2|Add0~22_combout ;
wire \inst2|Add0~23 ;
wire \inst2|Add0~24_combout ;
wire \inst2|clk_count~0_combout ;
wire \inst2|Add0~25 ;
wire \inst2|Add0~26_combout ;
wire \inst2|Add0~27 ;
wire \inst2|Add0~28_combout ;
wire \inst2|Add0~29 ;
wire \inst2|Add0~30_combout ;
wire \inst2|Equal0~5_combout ;
wire \inst2|Equal0~6_combout ;
wire \inst2|Equal0~7_combout ;
wire \inst2|Equal0~8_combout ;
wire \inst2|Equal0~9_combout ;
wire \inst2|Add0~31 ;
wire \inst2|Add0~32_combout ;
wire \inst2|Add0~33 ;
wire \inst2|Add0~34_combout ;
wire \inst2|Add0~35 ;
wire \inst2|Add0~36_combout ;
wire \inst2|Add0~37 ;
wire \inst2|Add0~38_combout ;
wire \inst2|Add0~39 ;
wire \inst2|Add0~40_combout ;
wire \inst2|Add0~41 ;
wire \inst2|Add0~42_combout ;
wire \inst2|Add0~43 ;
wire \inst2|Add0~44_combout ;
wire \inst2|Add0~45 ;
wire \inst2|Add0~46_combout ;
wire \inst2|Add0~47 ;
wire \inst2|Add0~48_combout ;
wire \inst2|Add0~49 ;
wire \inst2|Add0~50_combout ;
wire \inst2|Add0~51 ;
wire \inst2|Add0~52_combout ;
wire \inst2|Add0~53 ;
wire \inst2|Add0~54_combout ;
wire \inst2|Equal0~1_combout ;
wire \inst2|Add0~55 ;
wire \inst2|Add0~56_combout ;
wire \inst2|Add0~57 ;
wire \inst2|Add0~58_combout ;
wire \inst2|Add0~59 ;
wire \inst2|Add0~60_combout ;
wire \inst2|Add0~61 ;
wire \inst2|Add0~62_combout ;
wire \inst2|Equal0~0_combout ;
wire \inst2|Equal0~3_combout ;
wire \inst2|Equal0~2_combout ;
wire \inst2|Equal0~4_combout ;
wire \inst2|Equal0~10_combout ;
wire \inst2|clk_enable~q ;
wire \inst2|lcd_states.hold~feeder_combout ;
wire \inst2|lcd_states.hold~q ;
wire \inst2|lcd_states.set0~0_combout ;
wire \inst2|lcd_states.set0~q ;
wire \inst2|lcd_states.set1~q ;
wire \inst2|lcd_states.onoff0~feeder_combout ;
wire \inst2|lcd_states.onoff0~q ;
wire \inst2|lcd_states.onoff1~q ;
wire \inst2|lcd_states.clear0~q ;
wire \inst2|lcd_states.clear1~q ;
wire \LCD_Data_IO[7]~input_o ;
wire \inst1|display_on_out~feeder_combout ;
wire \inst1|display_on_out~q ;
wire \inst2|Display_On_R~0_combout ;
wire \inst2|Display_On_R~q ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~10_combout ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1_combout ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~6_combout ;
wire \inst1|month_Low_R[1]~2_combout ;
wire \inst1|state_R_Next~26_combout ;
wire \KEY[1]~input_o ;
wire \inst|timeAndDate_Out[41]~18_combout ;
wire \inst|timeAndDate_Out[35]~1_combout ;
wire \inst|timeAndDate_Out[35]~2_combout ;
wire \inst1|write_Count_R[0]~5_combout ;
wire \inst1|write_Count_R[0]~6 ;
wire \inst1|write_Count_R[1]~7_combout ;
wire \inst1|state_R.writeFrame~0_combout ;
wire \inst1|state_R.writeFrame~q ;
wire \inst1|write_Count_R[4]~16_combout ;
wire \inst1|write_Count_R[1]~8 ;
wire \inst1|write_Count_R[2]~9_combout ;
wire \inst1|write_Count_R[2]~10 ;
wire \inst1|write_Count_R[3]~11_combout ;
wire \inst1|Selector90~2_combout ;
wire \inst1|write_Count_R[3]~12 ;
wire \inst1|write_Count_R[4]~17_combout ;
wire \inst1|Selector31~0_combout ;
wire \inst1|Selector90~3_combout ;
wire \inst1|Selector30~0_combout ;
wire \inst1|Selector90~5_combout ;
wire \inst1|Selector90~6_combout ;
wire \inst1|weekday_R[1]~0_combout ;
wire \inst1|weekday_R[1]~1_combout ;
wire \inst1|Equal6~0_combout ;
wire \inst1|Selector7~0_combout ;
wire \inst1|Selector7~1_combout ;
wire \inst1|state_R.updateHourHigh~q ;
wire \inst1|hour_High_R[1]~0_combout ;
wire \inst1|hour_High_R[1]~1_combout ;
wire \inst1|Equal5~0_combout ;
wire \inst1|Selector10~0_combout ;
wire \inst1|Selector10~1_combout ;
wire \inst1|state_R.updateWeekday~q ;
wire \inst1|write_Count_R[4]~13_combout ;
wire \inst1|write_Count_R[4]~14_combout ;
wire \inst1|write_Count_R[4]~15_combout ;
wire \inst1|Selector90~8_combout ;
wire \inst1|Selector90~9_combout ;
wire \inst1|Selector14~0_combout ;
wire \inst1|Equal1~0_combout ;
wire \inst1|state_R_Next~28_combout ;
wire \inst1|Selector34~2_combout ;
wire \inst1|sec_Low_R[0]~0_combout ;
wire \inst1|Equal0~0_combout ;
wire \inst1|Selector3~0_combout ;
wire \inst1|state_R.updateSecHigh~q ;
wire \inst1|sec_High_R[2]~0_combout ;
wire \inst1|sec_High_R[2]~1_combout ;
wire \inst1|state_R_Next~22_combout ;
wire \inst1|Equal7~0_combout ;
wire \inst1|state_R_Next~29_combout ;
wire \inst1|Selector8~0_combout ;
wire \inst1|state_R.updateDayLow~q ;
wire \inst1|day_Low_R[0]~0_combout ;
wire \inst1|day_Low_R[0]~1_combout ;
wire \inst1|Selector9~0_combout ;
wire \inst1|Selector9~1_combout ;
wire \inst1|Selector9~2_combout ;
wire \inst1|state_R.updateDayHigh~q ;
wire \inst1|day_High_R[0]~0_combout ;
wire \inst1|day_High_R[0]~1_combout ;
wire \inst1|Equal8~0_combout ;
wire \inst1|state_R_Next~23_combout ;
wire \inst1|Selector4~0_combout ;
wire \inst1|Selector4~1_combout ;
wire \inst1|state_R.updateMinLow~q ;
wire \inst1|Selector33~3_combout ;
wire \inst1|min_Low_R[0]~0_combout ;
wire \inst1|Selector36~6_combout ;
wire \inst1|Equal2~0_combout ;
wire \inst1|Selector33~2_combout ;
wire \inst1|year_Low_R[0]~0_combout ;
wire \inst1|Selector36~2_combout ;
wire \inst1|Equal10~0_combout ;
wire \inst1|state_R_Next~20_combout ;
wire \inst1|month_Low_R[0]~4_combout ;
wire \inst1|month_Low_R[0]~6_combout ;
wire \inst1|Equal9~0_combout ;
wire \inst1|Selector13~2_combout ;
wire \inst1|state_R.updateMonthLow~q ;
wire \inst1|month_Low_R[1]~3_combout ;
wire \inst1|Selector34~5_combout ;
wire \inst1|month_Low_R[1]~5_combout ;
wire \inst1|state_R_Next~21_combout ;
wire \inst1|state_R_Next~24_combout ;
wire \inst1|Selector14~1_combout ;
wire \inst1|state_R.updateYearHigh~q ;
wire \inst1|year_High_R[0]~0_combout ;
wire \inst1|year_High_R[0]~1_combout ;
wire \inst1|state_R_Next~25_combout ;
wire \inst1|state_R.check~q ;
wire \inst1|Selector2~0_combout ;
wire \inst1|state_R.updateSecLow~q ;
wire \inst1|Selector36~7_combout ;
wire \inst1|Selector5~0_combout ;
wire \inst1|Selector5~1_combout ;
wire \inst1|Selector5~2_combout ;
wire \inst1|Selector5~3_combout ;
wire \inst1|state_R.updateMinHigh~q ;
wire \inst1|Selector34~1_combout ;
wire \inst1|min_High_R[0]~0_combout ;
wire \inst1|Selector36~3_combout ;
wire \inst1|Equal3~0_combout ;
wire \inst1|Selector6~0_combout ;
wire \inst1|state_R.updateHourLow~q ;
wire \inst1|Selector35~2_combout ;
wire \inst1|hour_Low_R[0]~0_combout ;
wire \inst1|Equal4~0_combout ;
wire \inst1|Selector13~0_combout ;
wire \inst1|Selector13~1_combout ;
wire \inst1|state_R_Next~27_combout ;
wire \inst1|Selector15~0_combout ;
wire \inst1|state_R.updateYearLow~q ;
wire \inst1|Selector25~0_combout ;
wire \inst1|Selector90~0_combout ;
wire \inst1|Selector90~1_combout ;
wire \inst1|Selector90~4_combout ;
wire \inst1|Selector90~7_combout ;
wire \inst1|update_Ready_R~q ;
wire \inst1|Selector37~0_combout ;
wire \inst1|data_Valid_out~q ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~12_combout ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|empty_dff~q ;
wire \inst2|Selector14~0_combout ;
wire \inst2|Selector14~1_combout ;
wire \inst2|lcd_states.mode1~q ;
wire \inst2|lcd_states~41_combout ;
wire \inst2|lcd_states.blinkOff0~q ;
wire \inst2|lcd_states.blinkOff1~q ;
wire \inst2|lcd_states.wrad0~feeder_combout ;
wire \inst2|lcd_states.wrad0~q ;
wire \inst2|lcd_states.wrad1~q ;
wire \inst2|lcd_states.wrcr0~feeder_combout ;
wire \inst2|lcd_states.wrcr0~q ;
wire \inst2|lcd_states.wrcr1~q ;
wire \inst2|Selector17~0_combout ;
wire \inst2|lcd_states.rd_bf0~q ;
wire \inst2|lcd_states~42_combout ;
wire \inst2|lcd_states.rd_bf1~q ;
wire \inst2|Selector16~0_combout ;
wire \inst2|lcd_states.shift0~q ;
wire \inst2|lcd_states.shift1~q ;
wire \inst2|Selector15~0_combout ;
wire \inst2|Selector15~1_combout ;
wire \inst2|lcd_states.blink0~q ;
wire \inst2|lcd_states.blink1~feeder_combout ;
wire \inst2|lcd_states.blink1~q ;
wire \inst2|lcd_states.mode0~q ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~13_combout ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~7_combout ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~8_combout ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~9_combout ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|full_dff~q ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \inst1|Selector36~0_combout ;
wire \inst1|Mux15~0_combout ;
wire \inst1|Selector36~4_combout ;
wire \inst1|Selector36~1_combout ;
wire \inst1|Selector36~5_combout ;
wire \inst1|Selector36~8_combout ;
wire \inst1|Selector36~9_combout ;
wire \inst1|Selector33~0_combout ;
wire \inst1|Mux13~0_combout ;
wire \inst1|Selector33~1_combout ;
wire \inst1|Selector35~0_combout ;
wire \inst1|Selector35~1_combout ;
wire \inst1|Selector34~0_combout ;
wire \inst1|Mux14~0_combout ;
wire \inst1|Selector34~3_combout ;
wire \inst1|Selector34~4_combout ;
wire \inst2|Mux14~0_combout ;
wire \inst1|WideOr12~combout ;
wire \inst1|Selector33~4_combout ;
wire \inst1|Selector33~5_combout ;
wire \inst2|Mux20~0_combout ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~11_combout ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ;
wire \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \inst2|Mux19~0_combout ;
wire \inst2|Mux18~0_combout ;
wire \inst1|Mux12~0_combout ;
wire \inst1|Selector32~0_combout ;
wire \inst1|Selector32~1_combout ;
wire \inst2|Mux16~0_combout ;
wire \inst1|Selector31~1_combout ;
wire \inst2|Mux15~0_combout ;
wire \inst2|Mux14~1_combout ;
wire \~GND~combout ;
wire \inst1|Selector28~1_combout ;
wire \inst1|Selector28~0_combout ;
wire \inst1|Selector28~2_combout ;
wire \inst1|Selector27~1_combout ;
wire \inst1|Selector27~0_combout ;
wire \inst1|Selector27~2_combout ;
wire \inst1|Selector26~0_combout ;
wire \inst1|Selector26~1_combout ;
wire \inst1|Selector25~1_combout ;
wire \inst1|Selector25~2_combout ;
wire \inst1|Selector24~0_combout ;
wire \inst1|Selector24~1_combout ;
wire \inst1|address_row_out~q ;
wire \inst2|local_data~0_combout ;
wire \inst2|WideOr20~0_combout ;
wire \inst2|Selector25~0_combout ;
wire \inst2|LCD_RW_out~0_combout ;
wire \inst2|Selector26~0_combout ;
wire \inst2|Selector27~0_combout ;
wire \inst2|Selector27~1_combout ;
wire \inst2|Selector28~1_combout ;
wire \inst2|Selector28~0_combout ;
wire \inst2|Selector28~2_combout ;
wire \inst2|Selector29~0_combout ;
wire \inst2|Selector29~1_combout ;
wire \inst2|Selector29~2_combout ;
wire \inst2|Selector29~3_combout ;
wire \inst2|Selector31~0_combout ;
wire \inst2|Selector30~0_combout ;
wire \inst2|Selector30~1_combout ;
wire \inst2|Selector31~1_combout ;
wire \inst2|Selector31~2_combout ;
wire \inst2|Selector32~0_combout ;
wire \inst2|Selector32~1_combout ;
wire \inst2|Selector32~2_combout ;
wire \inst2|WideOr19~1_combout ;
wire \inst2|WideOr19~0_combout ;
wire \inst2|WideOr19~2_combout ;
wire \inst2|LCD_RS_out~0_combout ;
wire [4:0] \inst9|altpll_component|auto_generated|wire_pll1_clk ;
wire [15:0] \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [3:0] \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [1:0] \inst1|hour_High_R ;
wire [4:0] \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [4:0] \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [4:0] \inst1|write_Count_R ;
wire [31:0] \inst2|clk_count ;
wire [4:0] \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|low_addressa ;
wire [7:0] \inst1|data_Out ;
wire [1:0] \inst1|data_mode_out ;
wire [5:0] \inst1|address_Col_out ;
wire [3:0] \inst1|sec_Low_R ;
wire [3:0] \inst1|min_Low_R ;
wire [2:0] \inst1|min_High_R ;
wire [3:0] \inst1|year_Low_R ;
wire [3:0] \inst1|month_Low_R ;
wire [3:0] \inst1|hour_Low_R ;
wire [2:0] \inst1|sec_High_R ;
wire [1:0] \inst1|day_High_R ;
wire [2:0] \inst1|weekday_R ;
wire [3:0] \inst1|day_Low_R ;
wire [3:0] \inst1|year_High_R ;

wire [4:0] \inst9|altpll_component|auto_generated|pll1_CLK_bus ;
wire [35:0] \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;

assign \inst9|altpll_component|auto_generated|wire_pll1_clk [0] = \inst9|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \inst9|altpll_component|auto_generated|wire_pll1_clk [1] = \inst9|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \inst9|altpll_component|auto_generated|wire_pll1_clk [2] = \inst9|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \inst9|altpll_component|auto_generated|wire_pll1_clk [3] = \inst9|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \inst9|altpll_component|auto_generated|wire_pll1_clk [4] = \inst9|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] = \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] = \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] = \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] = \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] = \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] = \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];
assign \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] = \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [8];
assign \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] = \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [9];
assign \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10] = \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [10];
assign \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11] = \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [11];
assign \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12] = \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [12];
assign \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13] = \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [13];
assign \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14] = \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [14];
assign \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15] = \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [15];

// Location: IOOBUF_X34_Y34_N2
cycloneive_io_obuf \LCD_RS_out~output (
	.i(\inst2|WideOr19~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_RS_out),
	.obar());
// synopsys translate_off
defparam \LCD_RS_out~output .bus_hold = "false";
defparam \LCD_RS_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N16
cycloneive_io_obuf \LCD_RW_out~output (
	.i(!\inst2|LCD_RW_out~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_RW_out),
	.obar());
// synopsys translate_off
defparam \LCD_RW_out~output .bus_hold = "false";
defparam \LCD_RW_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N9
cycloneive_io_obuf \LCD_Enable_out~output (
	.i(!\inst2|LCD_RS_out~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_Enable_out),
	.obar());
// synopsys translate_off
defparam \LCD_Enable_out~output .bus_hold = "false";
defparam \LCD_Enable_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N2
cycloneive_io_obuf \LCD_Data_IO[7]~output (
	.i(\inst2|Selector25~0_combout ),
	.oe(\inst2|LCD_RW_out~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_Data_IO[7]),
	.obar());
// synopsys translate_off
defparam \LCD_Data_IO[7]~output .bus_hold = "false";
defparam \LCD_Data_IO[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y34_N9
cycloneive_io_obuf \LCD_Data_IO[6]~output (
	.i(\inst2|Selector26~0_combout ),
	.oe(\inst2|LCD_RW_out~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_Data_IO[6]),
	.obar());
// synopsys translate_off
defparam \LCD_Data_IO[6]~output .bus_hold = "false";
defparam \LCD_Data_IO[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N23
cycloneive_io_obuf \LCD_Data_IO[5]~output (
	.i(\inst2|Selector27~1_combout ),
	.oe(\inst2|LCD_RW_out~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_Data_IO[5]),
	.obar());
// synopsys translate_off
defparam \LCD_Data_IO[5]~output .bus_hold = "false";
defparam \LCD_Data_IO[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N23
cycloneive_io_obuf \LCD_Data_IO[4]~output (
	.i(\inst2|Selector28~2_combout ),
	.oe(\inst2|LCD_RW_out~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_Data_IO[4]),
	.obar());
// synopsys translate_off
defparam \LCD_Data_IO[4]~output .bus_hold = "false";
defparam \LCD_Data_IO[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N16
cycloneive_io_obuf \LCD_Data_IO[3]~output (
	.i(\inst2|Selector29~3_combout ),
	.oe(\inst2|LCD_RW_out~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_Data_IO[3]),
	.obar());
// synopsys translate_off
defparam \LCD_Data_IO[3]~output .bus_hold = "false";
defparam \LCD_Data_IO[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N16
cycloneive_io_obuf \LCD_Data_IO[2]~output (
	.i(\inst2|Selector30~1_combout ),
	.oe(\inst2|LCD_RW_out~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_Data_IO[2]),
	.obar());
// synopsys translate_off
defparam \LCD_Data_IO[2]~output .bus_hold = "false";
defparam \LCD_Data_IO[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N16
cycloneive_io_obuf \LCD_Data_IO[1]~output (
	.i(\inst2|Selector31~2_combout ),
	.oe(\inst2|LCD_RW_out~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_Data_IO[1]),
	.obar());
// synopsys translate_off
defparam \LCD_Data_IO[1]~output .bus_hold = "false";
defparam \LCD_Data_IO[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N23
cycloneive_io_obuf \LCD_Data_IO[0]~output (
	.i(\inst2|Selector32~2_combout ),
	.oe(\inst2|LCD_RW_out~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_Data_IO[0]),
	.obar());
// synopsys translate_off
defparam \LCD_Data_IO[0]~output .bus_hold = "false";
defparam \LCD_Data_IO[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_4
cycloneive_pll \inst9|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\inst9|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\inst9|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\inst9|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \inst9|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \inst9|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \inst9|altpll_component|auto_generated|pll1 .c0_high = 30;
defparam \inst9|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \inst9|altpll_component|auto_generated|pll1 .c0_low = 30;
defparam \inst9|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \inst9|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \inst9|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \inst9|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \inst9|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \inst9|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \inst9|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \inst9|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \inst9|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \inst9|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \inst9|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \inst9|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \inst9|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \inst9|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \inst9|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \inst9|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \inst9|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \inst9|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \inst9|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \inst9|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \inst9|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \inst9|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \inst9|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \inst9|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \inst9|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \inst9|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \inst9|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \inst9|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \inst9|altpll_component|auto_generated|pll1 .clk0_divide_by = 5;
defparam \inst9|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \inst9|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \inst9|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \inst9|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \inst9|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \inst9|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \inst9|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \inst9|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \inst9|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \inst9|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \inst9|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \inst9|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \inst9|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \inst9|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \inst9|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \inst9|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \inst9|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \inst9|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \inst9|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \inst9|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \inst9|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \inst9|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \inst9|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \inst9|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \inst9|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \inst9|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \inst9|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \inst9|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \inst9|altpll_component|auto_generated|pll1 .m = 12;
defparam \inst9|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \inst9|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \inst9|altpll_component|auto_generated|pll1 .n = 1;
defparam \inst9|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \inst9|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \inst9|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \inst9|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \inst9|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \inst9|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \inst9|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \inst9|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \inst9|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \inst9|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \inst9|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \inst9|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \inst9|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \inst9|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst9|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N6
cycloneive_lcell_comb \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout  = \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] $ (((VCC) # 
// (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))
// \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] $ 
// (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))

	.dataa(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datab(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.cout(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 16'h5599;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N1
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N0
cycloneive_lcell_comb \inst2|Add0~0 (
// Equation(s):
// \inst2|Add0~0_combout  = \inst2|clk_count [0] $ (VCC)
// \inst2|Add0~1  = CARRY(\inst2|clk_count [0])

	.dataa(\inst2|clk_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|Add0~0_combout ),
	.cout(\inst2|Add0~1 ));
// synopsys translate_off
defparam \inst2|Add0~0 .lut_mask = 16'h55AA;
defparam \inst2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N4
cycloneive_lcell_comb \inst2|clk_count~5 (
// Equation(s):
// \inst2|clk_count~5_combout  = (!\inst2|Equal0~10_combout  & \inst2|Add0~0_combout )

	.dataa(gnd),
	.datab(\inst2|Equal0~10_combout ),
	.datac(\inst2|Add0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|clk_count~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|clk_count~5 .lut_mask = 16'h3030;
defparam \inst2|clk_count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N5
dffeas \inst2|clk_count[0] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|clk_count~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|clk_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|clk_count[0] .is_wysiwyg = "true";
defparam \inst2|clk_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N2
cycloneive_lcell_comb \inst2|Add0~2 (
// Equation(s):
// \inst2|Add0~2_combout  = (\inst2|clk_count [1] & (!\inst2|Add0~1 )) # (!\inst2|clk_count [1] & ((\inst2|Add0~1 ) # (GND)))
// \inst2|Add0~3  = CARRY((!\inst2|Add0~1 ) # (!\inst2|clk_count [1]))

	.dataa(gnd),
	.datab(\inst2|clk_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~1 ),
	.combout(\inst2|Add0~2_combout ),
	.cout(\inst2|Add0~3 ));
// synopsys translate_off
defparam \inst2|Add0~2 .lut_mask = 16'h3C3F;
defparam \inst2|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y20_N3
dffeas \inst2|clk_count[1] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|clk_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|clk_count[1] .is_wysiwyg = "true";
defparam \inst2|clk_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N4
cycloneive_lcell_comb \inst2|Add0~4 (
// Equation(s):
// \inst2|Add0~4_combout  = (\inst2|clk_count [2] & (\inst2|Add0~3  $ (GND))) # (!\inst2|clk_count [2] & (!\inst2|Add0~3  & VCC))
// \inst2|Add0~5  = CARRY((\inst2|clk_count [2] & !\inst2|Add0~3 ))

	.dataa(gnd),
	.datab(\inst2|clk_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~3 ),
	.combout(\inst2|Add0~4_combout ),
	.cout(\inst2|Add0~5 ));
// synopsys translate_off
defparam \inst2|Add0~4 .lut_mask = 16'hC30C;
defparam \inst2|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y20_N5
dffeas \inst2|clk_count[2] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|clk_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|clk_count[2] .is_wysiwyg = "true";
defparam \inst2|clk_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N6
cycloneive_lcell_comb \inst2|Add0~6 (
// Equation(s):
// \inst2|Add0~6_combout  = (\inst2|clk_count [3] & (!\inst2|Add0~5 )) # (!\inst2|clk_count [3] & ((\inst2|Add0~5 ) # (GND)))
// \inst2|Add0~7  = CARRY((!\inst2|Add0~5 ) # (!\inst2|clk_count [3]))

	.dataa(\inst2|clk_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~5 ),
	.combout(\inst2|Add0~6_combout ),
	.cout(\inst2|Add0~7 ));
// synopsys translate_off
defparam \inst2|Add0~6 .lut_mask = 16'h5A5F;
defparam \inst2|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N26
cycloneive_lcell_comb \inst2|clk_count~4 (
// Equation(s):
// \inst2|clk_count~4_combout  = (!\inst2|Equal0~10_combout  & \inst2|Add0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|Equal0~10_combout ),
	.datad(\inst2|Add0~6_combout ),
	.cin(gnd),
	.combout(\inst2|clk_count~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|clk_count~4 .lut_mask = 16'h0F00;
defparam \inst2|clk_count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N27
dffeas \inst2|clk_count[3] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|clk_count~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|clk_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|clk_count[3] .is_wysiwyg = "true";
defparam \inst2|clk_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N8
cycloneive_lcell_comb \inst2|Add0~8 (
// Equation(s):
// \inst2|Add0~8_combout  = (\inst2|clk_count [4] & (\inst2|Add0~7  $ (GND))) # (!\inst2|clk_count [4] & (!\inst2|Add0~7  & VCC))
// \inst2|Add0~9  = CARRY((\inst2|clk_count [4] & !\inst2|Add0~7 ))

	.dataa(gnd),
	.datab(\inst2|clk_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~7 ),
	.combout(\inst2|Add0~8_combout ),
	.cout(\inst2|Add0~9 ));
// synopsys translate_off
defparam \inst2|Add0~8 .lut_mask = 16'hC30C;
defparam \inst2|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y20_N9
dffeas \inst2|clk_count[4] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|clk_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|clk_count[4] .is_wysiwyg = "true";
defparam \inst2|clk_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N10
cycloneive_lcell_comb \inst2|Add0~10 (
// Equation(s):
// \inst2|Add0~10_combout  = (\inst2|clk_count [5] & (!\inst2|Add0~9 )) # (!\inst2|clk_count [5] & ((\inst2|Add0~9 ) # (GND)))
// \inst2|Add0~11  = CARRY((!\inst2|Add0~9 ) # (!\inst2|clk_count [5]))

	.dataa(\inst2|clk_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~9 ),
	.combout(\inst2|Add0~10_combout ),
	.cout(\inst2|Add0~11 ));
// synopsys translate_off
defparam \inst2|Add0~10 .lut_mask = 16'h5A5F;
defparam \inst2|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y20_N11
dffeas \inst2|clk_count[5] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|Add0~10_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|clk_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|clk_count[5] .is_wysiwyg = "true";
defparam \inst2|clk_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N12
cycloneive_lcell_comb \inst2|Add0~12 (
// Equation(s):
// \inst2|Add0~12_combout  = (\inst2|clk_count [6] & (\inst2|Add0~11  $ (GND))) # (!\inst2|clk_count [6] & (!\inst2|Add0~11  & VCC))
// \inst2|Add0~13  = CARRY((\inst2|clk_count [6] & !\inst2|Add0~11 ))

	.dataa(\inst2|clk_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~11 ),
	.combout(\inst2|Add0~12_combout ),
	.cout(\inst2|Add0~13 ));
// synopsys translate_off
defparam \inst2|Add0~12 .lut_mask = 16'hA50A;
defparam \inst2|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y20_N13
dffeas \inst2|clk_count[6] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|clk_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|clk_count[6] .is_wysiwyg = "true";
defparam \inst2|clk_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N14
cycloneive_lcell_comb \inst2|Add0~14 (
// Equation(s):
// \inst2|Add0~14_combout  = (\inst2|clk_count [7] & (!\inst2|Add0~13 )) # (!\inst2|clk_count [7] & ((\inst2|Add0~13 ) # (GND)))
// \inst2|Add0~15  = CARRY((!\inst2|Add0~13 ) # (!\inst2|clk_count [7]))

	.dataa(\inst2|clk_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~13 ),
	.combout(\inst2|Add0~14_combout ),
	.cout(\inst2|Add0~15 ));
// synopsys translate_off
defparam \inst2|Add0~14 .lut_mask = 16'h5A5F;
defparam \inst2|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N6
cycloneive_lcell_comb \inst2|clk_count~3 (
// Equation(s):
// \inst2|clk_count~3_combout  = (!\inst2|Equal0~10_combout  & \inst2|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|Equal0~10_combout ),
	.datad(\inst2|Add0~14_combout ),
	.cin(gnd),
	.combout(\inst2|clk_count~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|clk_count~3 .lut_mask = 16'h0F00;
defparam \inst2|clk_count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N7
dffeas \inst2|clk_count[7] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|clk_count~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|clk_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|clk_count[7] .is_wysiwyg = "true";
defparam \inst2|clk_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N16
cycloneive_lcell_comb \inst2|Add0~16 (
// Equation(s):
// \inst2|Add0~16_combout  = (\inst2|clk_count [8] & (\inst2|Add0~15  $ (GND))) # (!\inst2|clk_count [8] & (!\inst2|Add0~15  & VCC))
// \inst2|Add0~17  = CARRY((\inst2|clk_count [8] & !\inst2|Add0~15 ))

	.dataa(gnd),
	.datab(\inst2|clk_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~15 ),
	.combout(\inst2|Add0~16_combout ),
	.cout(\inst2|Add0~17 ));
// synopsys translate_off
defparam \inst2|Add0~16 .lut_mask = 16'hC30C;
defparam \inst2|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N0
cycloneive_lcell_comb \inst2|clk_count~2 (
// Equation(s):
// \inst2|clk_count~2_combout  = (!\inst2|Equal0~10_combout  & \inst2|Add0~16_combout )

	.dataa(gnd),
	.datab(\inst2|Equal0~10_combout ),
	.datac(\inst2|Add0~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|clk_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|clk_count~2 .lut_mask = 16'h3030;
defparam \inst2|clk_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N1
dffeas \inst2|clk_count[8] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|clk_count~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|clk_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|clk_count[8] .is_wysiwyg = "true";
defparam \inst2|clk_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N18
cycloneive_lcell_comb \inst2|Add0~18 (
// Equation(s):
// \inst2|Add0~18_combout  = (\inst2|clk_count [9] & (!\inst2|Add0~17 )) # (!\inst2|clk_count [9] & ((\inst2|Add0~17 ) # (GND)))
// \inst2|Add0~19  = CARRY((!\inst2|Add0~17 ) # (!\inst2|clk_count [9]))

	.dataa(\inst2|clk_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~17 ),
	.combout(\inst2|Add0~18_combout ),
	.cout(\inst2|Add0~19 ));
// synopsys translate_off
defparam \inst2|Add0~18 .lut_mask = 16'h5A5F;
defparam \inst2|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N22
cycloneive_lcell_comb \inst2|clk_count~1 (
// Equation(s):
// \inst2|clk_count~1_combout  = (!\inst2|Equal0~10_combout  & \inst2|Add0~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|Equal0~10_combout ),
	.datad(\inst2|Add0~18_combout ),
	.cin(gnd),
	.combout(\inst2|clk_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|clk_count~1 .lut_mask = 16'h0F00;
defparam \inst2|clk_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N23
dffeas \inst2|clk_count[9] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|clk_count~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|clk_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|clk_count[9] .is_wysiwyg = "true";
defparam \inst2|clk_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N20
cycloneive_lcell_comb \inst2|Add0~20 (
// Equation(s):
// \inst2|Add0~20_combout  = (\inst2|clk_count [10] & (\inst2|Add0~19  $ (GND))) # (!\inst2|clk_count [10] & (!\inst2|Add0~19  & VCC))
// \inst2|Add0~21  = CARRY((\inst2|clk_count [10] & !\inst2|Add0~19 ))

	.dataa(gnd),
	.datab(\inst2|clk_count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~19 ),
	.combout(\inst2|Add0~20_combout ),
	.cout(\inst2|Add0~21 ));
// synopsys translate_off
defparam \inst2|Add0~20 .lut_mask = 16'hC30C;
defparam \inst2|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y20_N21
dffeas \inst2|clk_count[10] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|Add0~20_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|clk_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|clk_count[10] .is_wysiwyg = "true";
defparam \inst2|clk_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N22
cycloneive_lcell_comb \inst2|Add0~22 (
// Equation(s):
// \inst2|Add0~22_combout  = (\inst2|clk_count [11] & (!\inst2|Add0~21 )) # (!\inst2|clk_count [11] & ((\inst2|Add0~21 ) # (GND)))
// \inst2|Add0~23  = CARRY((!\inst2|Add0~21 ) # (!\inst2|clk_count [11]))

	.dataa(\inst2|clk_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~21 ),
	.combout(\inst2|Add0~22_combout ),
	.cout(\inst2|Add0~23 ));
// synopsys translate_off
defparam \inst2|Add0~22 .lut_mask = 16'h5A5F;
defparam \inst2|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y20_N23
dffeas \inst2|clk_count[11] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|Add0~22_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|clk_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|clk_count[11] .is_wysiwyg = "true";
defparam \inst2|clk_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N24
cycloneive_lcell_comb \inst2|Add0~24 (
// Equation(s):
// \inst2|Add0~24_combout  = (\inst2|clk_count [12] & (\inst2|Add0~23  $ (GND))) # (!\inst2|clk_count [12] & (!\inst2|Add0~23  & VCC))
// \inst2|Add0~25  = CARRY((\inst2|clk_count [12] & !\inst2|Add0~23 ))

	.dataa(\inst2|clk_count [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~23 ),
	.combout(\inst2|Add0~24_combout ),
	.cout(\inst2|Add0~25 ));
// synopsys translate_off
defparam \inst2|Add0~24 .lut_mask = 16'hA50A;
defparam \inst2|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N10
cycloneive_lcell_comb \inst2|clk_count~0 (
// Equation(s):
// \inst2|clk_count~0_combout  = (!\inst2|Equal0~10_combout  & \inst2|Add0~24_combout )

	.dataa(gnd),
	.datab(\inst2|Equal0~10_combout ),
	.datac(\inst2|Add0~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|clk_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|clk_count~0 .lut_mask = 16'h3030;
defparam \inst2|clk_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N11
dffeas \inst2|clk_count[12] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|clk_count~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|clk_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|clk_count[12] .is_wysiwyg = "true";
defparam \inst2|clk_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N26
cycloneive_lcell_comb \inst2|Add0~26 (
// Equation(s):
// \inst2|Add0~26_combout  = (\inst2|clk_count [13] & (!\inst2|Add0~25 )) # (!\inst2|clk_count [13] & ((\inst2|Add0~25 ) # (GND)))
// \inst2|Add0~27  = CARRY((!\inst2|Add0~25 ) # (!\inst2|clk_count [13]))

	.dataa(\inst2|clk_count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~25 ),
	.combout(\inst2|Add0~26_combout ),
	.cout(\inst2|Add0~27 ));
// synopsys translate_off
defparam \inst2|Add0~26 .lut_mask = 16'h5A5F;
defparam \inst2|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y20_N27
dffeas \inst2|clk_count[13] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|Add0~26_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|clk_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|clk_count[13] .is_wysiwyg = "true";
defparam \inst2|clk_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N28
cycloneive_lcell_comb \inst2|Add0~28 (
// Equation(s):
// \inst2|Add0~28_combout  = (\inst2|clk_count [14] & (\inst2|Add0~27  $ (GND))) # (!\inst2|clk_count [14] & (!\inst2|Add0~27  & VCC))
// \inst2|Add0~29  = CARRY((\inst2|clk_count [14] & !\inst2|Add0~27 ))

	.dataa(gnd),
	.datab(\inst2|clk_count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~27 ),
	.combout(\inst2|Add0~28_combout ),
	.cout(\inst2|Add0~29 ));
// synopsys translate_off
defparam \inst2|Add0~28 .lut_mask = 16'hC30C;
defparam \inst2|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y20_N29
dffeas \inst2|clk_count[14] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|Add0~28_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|clk_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|clk_count[14] .is_wysiwyg = "true";
defparam \inst2|clk_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N30
cycloneive_lcell_comb \inst2|Add0~30 (
// Equation(s):
// \inst2|Add0~30_combout  = (\inst2|clk_count [15] & (!\inst2|Add0~29 )) # (!\inst2|clk_count [15] & ((\inst2|Add0~29 ) # (GND)))
// \inst2|Add0~31  = CARRY((!\inst2|Add0~29 ) # (!\inst2|clk_count [15]))

	.dataa(\inst2|clk_count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~29 ),
	.combout(\inst2|Add0~30_combout ),
	.cout(\inst2|Add0~31 ));
// synopsys translate_off
defparam \inst2|Add0~30 .lut_mask = 16'h5A5F;
defparam \inst2|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y20_N31
dffeas \inst2|clk_count[15] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|Add0~30_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|clk_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|clk_count[15] .is_wysiwyg = "true";
defparam \inst2|clk_count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N20
cycloneive_lcell_comb \inst2|Equal0~5 (
// Equation(s):
// \inst2|Equal0~5_combout  = (\inst2|clk_count [12] & (!\inst2|clk_count [14] & (!\inst2|clk_count [13] & !\inst2|clk_count [15])))

	.dataa(\inst2|clk_count [12]),
	.datab(\inst2|clk_count [14]),
	.datac(\inst2|clk_count [13]),
	.datad(\inst2|clk_count [15]),
	.cin(gnd),
	.combout(\inst2|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~5 .lut_mask = 16'h0002;
defparam \inst2|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N18
cycloneive_lcell_comb \inst2|Equal0~6 (
// Equation(s):
// \inst2|Equal0~6_combout  = (!\inst2|clk_count [11] & (\inst2|clk_count [8] & (\inst2|clk_count [9] & !\inst2|clk_count [10])))

	.dataa(\inst2|clk_count [11]),
	.datab(\inst2|clk_count [8]),
	.datac(\inst2|clk_count [9]),
	.datad(\inst2|clk_count [10]),
	.cin(gnd),
	.combout(\inst2|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~6 .lut_mask = 16'h0040;
defparam \inst2|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N12
cycloneive_lcell_comb \inst2|Equal0~7 (
// Equation(s):
// \inst2|Equal0~7_combout  = (\inst2|Equal0~5_combout  & \inst2|Equal0~6_combout )

	.dataa(gnd),
	.datab(\inst2|Equal0~5_combout ),
	.datac(gnd),
	.datad(\inst2|Equal0~6_combout ),
	.cin(gnd),
	.combout(\inst2|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~7 .lut_mask = 16'hCC00;
defparam \inst2|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N16
cycloneive_lcell_comb \inst2|Equal0~8 (
// Equation(s):
// \inst2|Equal0~8_combout  = (\inst2|clk_count [7] & (!\inst2|clk_count [6] & (!\inst2|clk_count [5] & !\inst2|clk_count [4])))

	.dataa(\inst2|clk_count [7]),
	.datab(\inst2|clk_count [6]),
	.datac(\inst2|clk_count [5]),
	.datad(\inst2|clk_count [4]),
	.cin(gnd),
	.combout(\inst2|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~8 .lut_mask = 16'h0002;
defparam \inst2|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N30
cycloneive_lcell_comb \inst2|Equal0~9 (
// Equation(s):
// \inst2|Equal0~9_combout  = (\inst2|clk_count [3] & (!\inst2|clk_count [2] & (!\inst2|clk_count [1] & !\inst2|clk_count [0])))

	.dataa(\inst2|clk_count [3]),
	.datab(\inst2|clk_count [2]),
	.datac(\inst2|clk_count [1]),
	.datad(\inst2|clk_count [0]),
	.cin(gnd),
	.combout(\inst2|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~9 .lut_mask = 16'h0002;
defparam \inst2|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N0
cycloneive_lcell_comb \inst2|Add0~32 (
// Equation(s):
// \inst2|Add0~32_combout  = (\inst2|clk_count [16] & (\inst2|Add0~31  $ (GND))) # (!\inst2|clk_count [16] & (!\inst2|Add0~31  & VCC))
// \inst2|Add0~33  = CARRY((\inst2|clk_count [16] & !\inst2|Add0~31 ))

	.dataa(gnd),
	.datab(\inst2|clk_count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~31 ),
	.combout(\inst2|Add0~32_combout ),
	.cout(\inst2|Add0~33 ));
// synopsys translate_off
defparam \inst2|Add0~32 .lut_mask = 16'hC30C;
defparam \inst2|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y19_N1
dffeas \inst2|clk_count[16] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|Add0~32_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|clk_count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|clk_count[16] .is_wysiwyg = "true";
defparam \inst2|clk_count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N2
cycloneive_lcell_comb \inst2|Add0~34 (
// Equation(s):
// \inst2|Add0~34_combout  = (\inst2|clk_count [17] & (!\inst2|Add0~33 )) # (!\inst2|clk_count [17] & ((\inst2|Add0~33 ) # (GND)))
// \inst2|Add0~35  = CARRY((!\inst2|Add0~33 ) # (!\inst2|clk_count [17]))

	.dataa(gnd),
	.datab(\inst2|clk_count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~33 ),
	.combout(\inst2|Add0~34_combout ),
	.cout(\inst2|Add0~35 ));
// synopsys translate_off
defparam \inst2|Add0~34 .lut_mask = 16'h3C3F;
defparam \inst2|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y19_N3
dffeas \inst2|clk_count[17] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|Add0~34_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|clk_count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|clk_count[17] .is_wysiwyg = "true";
defparam \inst2|clk_count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N4
cycloneive_lcell_comb \inst2|Add0~36 (
// Equation(s):
// \inst2|Add0~36_combout  = (\inst2|clk_count [18] & (\inst2|Add0~35  $ (GND))) # (!\inst2|clk_count [18] & (!\inst2|Add0~35  & VCC))
// \inst2|Add0~37  = CARRY((\inst2|clk_count [18] & !\inst2|Add0~35 ))

	.dataa(gnd),
	.datab(\inst2|clk_count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~35 ),
	.combout(\inst2|Add0~36_combout ),
	.cout(\inst2|Add0~37 ));
// synopsys translate_off
defparam \inst2|Add0~36 .lut_mask = 16'hC30C;
defparam \inst2|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y19_N5
dffeas \inst2|clk_count[18] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|Add0~36_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|clk_count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|clk_count[18] .is_wysiwyg = "true";
defparam \inst2|clk_count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N6
cycloneive_lcell_comb \inst2|Add0~38 (
// Equation(s):
// \inst2|Add0~38_combout  = (\inst2|clk_count [19] & (!\inst2|Add0~37 )) # (!\inst2|clk_count [19] & ((\inst2|Add0~37 ) # (GND)))
// \inst2|Add0~39  = CARRY((!\inst2|Add0~37 ) # (!\inst2|clk_count [19]))

	.dataa(\inst2|clk_count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~37 ),
	.combout(\inst2|Add0~38_combout ),
	.cout(\inst2|Add0~39 ));
// synopsys translate_off
defparam \inst2|Add0~38 .lut_mask = 16'h5A5F;
defparam \inst2|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y19_N7
dffeas \inst2|clk_count[19] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|Add0~38_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|clk_count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|clk_count[19] .is_wysiwyg = "true";
defparam \inst2|clk_count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N8
cycloneive_lcell_comb \inst2|Add0~40 (
// Equation(s):
// \inst2|Add0~40_combout  = (\inst2|clk_count [20] & (\inst2|Add0~39  $ (GND))) # (!\inst2|clk_count [20] & (!\inst2|Add0~39  & VCC))
// \inst2|Add0~41  = CARRY((\inst2|clk_count [20] & !\inst2|Add0~39 ))

	.dataa(gnd),
	.datab(\inst2|clk_count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~39 ),
	.combout(\inst2|Add0~40_combout ),
	.cout(\inst2|Add0~41 ));
// synopsys translate_off
defparam \inst2|Add0~40 .lut_mask = 16'hC30C;
defparam \inst2|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y19_N9
dffeas \inst2|clk_count[20] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|Add0~40_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|clk_count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|clk_count[20] .is_wysiwyg = "true";
defparam \inst2|clk_count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N10
cycloneive_lcell_comb \inst2|Add0~42 (
// Equation(s):
// \inst2|Add0~42_combout  = (\inst2|clk_count [21] & (!\inst2|Add0~41 )) # (!\inst2|clk_count [21] & ((\inst2|Add0~41 ) # (GND)))
// \inst2|Add0~43  = CARRY((!\inst2|Add0~41 ) # (!\inst2|clk_count [21]))

	.dataa(\inst2|clk_count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~41 ),
	.combout(\inst2|Add0~42_combout ),
	.cout(\inst2|Add0~43 ));
// synopsys translate_off
defparam \inst2|Add0~42 .lut_mask = 16'h5A5F;
defparam \inst2|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y19_N11
dffeas \inst2|clk_count[21] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|Add0~42_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|clk_count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|clk_count[21] .is_wysiwyg = "true";
defparam \inst2|clk_count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N12
cycloneive_lcell_comb \inst2|Add0~44 (
// Equation(s):
// \inst2|Add0~44_combout  = (\inst2|clk_count [22] & (\inst2|Add0~43  $ (GND))) # (!\inst2|clk_count [22] & (!\inst2|Add0~43  & VCC))
// \inst2|Add0~45  = CARRY((\inst2|clk_count [22] & !\inst2|Add0~43 ))

	.dataa(\inst2|clk_count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~43 ),
	.combout(\inst2|Add0~44_combout ),
	.cout(\inst2|Add0~45 ));
// synopsys translate_off
defparam \inst2|Add0~44 .lut_mask = 16'hA50A;
defparam \inst2|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y19_N13
dffeas \inst2|clk_count[22] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|Add0~44_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|clk_count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|clk_count[22] .is_wysiwyg = "true";
defparam \inst2|clk_count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N14
cycloneive_lcell_comb \inst2|Add0~46 (
// Equation(s):
// \inst2|Add0~46_combout  = (\inst2|clk_count [23] & (!\inst2|Add0~45 )) # (!\inst2|clk_count [23] & ((\inst2|Add0~45 ) # (GND)))
// \inst2|Add0~47  = CARRY((!\inst2|Add0~45 ) # (!\inst2|clk_count [23]))

	.dataa(gnd),
	.datab(\inst2|clk_count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~45 ),
	.combout(\inst2|Add0~46_combout ),
	.cout(\inst2|Add0~47 ));
// synopsys translate_off
defparam \inst2|Add0~46 .lut_mask = 16'h3C3F;
defparam \inst2|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y19_N15
dffeas \inst2|clk_count[23] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|Add0~46_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|clk_count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|clk_count[23] .is_wysiwyg = "true";
defparam \inst2|clk_count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N16
cycloneive_lcell_comb \inst2|Add0~48 (
// Equation(s):
// \inst2|Add0~48_combout  = (\inst2|clk_count [24] & (\inst2|Add0~47  $ (GND))) # (!\inst2|clk_count [24] & (!\inst2|Add0~47  & VCC))
// \inst2|Add0~49  = CARRY((\inst2|clk_count [24] & !\inst2|Add0~47 ))

	.dataa(gnd),
	.datab(\inst2|clk_count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~47 ),
	.combout(\inst2|Add0~48_combout ),
	.cout(\inst2|Add0~49 ));
// synopsys translate_off
defparam \inst2|Add0~48 .lut_mask = 16'hC30C;
defparam \inst2|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y19_N17
dffeas \inst2|clk_count[24] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|Add0~48_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|clk_count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|clk_count[24] .is_wysiwyg = "true";
defparam \inst2|clk_count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N18
cycloneive_lcell_comb \inst2|Add0~50 (
// Equation(s):
// \inst2|Add0~50_combout  = (\inst2|clk_count [25] & (!\inst2|Add0~49 )) # (!\inst2|clk_count [25] & ((\inst2|Add0~49 ) # (GND)))
// \inst2|Add0~51  = CARRY((!\inst2|Add0~49 ) # (!\inst2|clk_count [25]))

	.dataa(gnd),
	.datab(\inst2|clk_count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~49 ),
	.combout(\inst2|Add0~50_combout ),
	.cout(\inst2|Add0~51 ));
// synopsys translate_off
defparam \inst2|Add0~50 .lut_mask = 16'h3C3F;
defparam \inst2|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y19_N19
dffeas \inst2|clk_count[25] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|Add0~50_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|clk_count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|clk_count[25] .is_wysiwyg = "true";
defparam \inst2|clk_count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N20
cycloneive_lcell_comb \inst2|Add0~52 (
// Equation(s):
// \inst2|Add0~52_combout  = (\inst2|clk_count [26] & (\inst2|Add0~51  $ (GND))) # (!\inst2|clk_count [26] & (!\inst2|Add0~51  & VCC))
// \inst2|Add0~53  = CARRY((\inst2|clk_count [26] & !\inst2|Add0~51 ))

	.dataa(gnd),
	.datab(\inst2|clk_count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~51 ),
	.combout(\inst2|Add0~52_combout ),
	.cout(\inst2|Add0~53 ));
// synopsys translate_off
defparam \inst2|Add0~52 .lut_mask = 16'hC30C;
defparam \inst2|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y19_N21
dffeas \inst2|clk_count[26] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|Add0~52_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|clk_count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|clk_count[26] .is_wysiwyg = "true";
defparam \inst2|clk_count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N22
cycloneive_lcell_comb \inst2|Add0~54 (
// Equation(s):
// \inst2|Add0~54_combout  = (\inst2|clk_count [27] & (!\inst2|Add0~53 )) # (!\inst2|clk_count [27] & ((\inst2|Add0~53 ) # (GND)))
// \inst2|Add0~55  = CARRY((!\inst2|Add0~53 ) # (!\inst2|clk_count [27]))

	.dataa(\inst2|clk_count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~53 ),
	.combout(\inst2|Add0~54_combout ),
	.cout(\inst2|Add0~55 ));
// synopsys translate_off
defparam \inst2|Add0~54 .lut_mask = 16'h5A5F;
defparam \inst2|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y19_N23
dffeas \inst2|clk_count[27] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|Add0~54_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|clk_count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|clk_count[27] .is_wysiwyg = "true";
defparam \inst2|clk_count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N10
cycloneive_lcell_comb \inst2|Equal0~1 (
// Equation(s):
// \inst2|Equal0~1_combout  = (!\inst2|clk_count [26] & (!\inst2|clk_count [25] & (!\inst2|clk_count [27] & !\inst2|clk_count [24])))

	.dataa(\inst2|clk_count [26]),
	.datab(\inst2|clk_count [25]),
	.datac(\inst2|clk_count [27]),
	.datad(\inst2|clk_count [24]),
	.cin(gnd),
	.combout(\inst2|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~1 .lut_mask = 16'h0001;
defparam \inst2|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N24
cycloneive_lcell_comb \inst2|Add0~56 (
// Equation(s):
// \inst2|Add0~56_combout  = (\inst2|clk_count [28] & (\inst2|Add0~55  $ (GND))) # (!\inst2|clk_count [28] & (!\inst2|Add0~55  & VCC))
// \inst2|Add0~57  = CARRY((\inst2|clk_count [28] & !\inst2|Add0~55 ))

	.dataa(gnd),
	.datab(\inst2|clk_count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~55 ),
	.combout(\inst2|Add0~56_combout ),
	.cout(\inst2|Add0~57 ));
// synopsys translate_off
defparam \inst2|Add0~56 .lut_mask = 16'hC30C;
defparam \inst2|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y19_N25
dffeas \inst2|clk_count[28] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|Add0~56_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|clk_count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|clk_count[28] .is_wysiwyg = "true";
defparam \inst2|clk_count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N26
cycloneive_lcell_comb \inst2|Add0~58 (
// Equation(s):
// \inst2|Add0~58_combout  = (\inst2|clk_count [29] & (!\inst2|Add0~57 )) # (!\inst2|clk_count [29] & ((\inst2|Add0~57 ) # (GND)))
// \inst2|Add0~59  = CARRY((!\inst2|Add0~57 ) # (!\inst2|clk_count [29]))

	.dataa(\inst2|clk_count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~57 ),
	.combout(\inst2|Add0~58_combout ),
	.cout(\inst2|Add0~59 ));
// synopsys translate_off
defparam \inst2|Add0~58 .lut_mask = 16'h5A5F;
defparam \inst2|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y19_N27
dffeas \inst2|clk_count[29] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|Add0~58_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|clk_count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|clk_count[29] .is_wysiwyg = "true";
defparam \inst2|clk_count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N28
cycloneive_lcell_comb \inst2|Add0~60 (
// Equation(s):
// \inst2|Add0~60_combout  = (\inst2|clk_count [30] & (\inst2|Add0~59  $ (GND))) # (!\inst2|clk_count [30] & (!\inst2|Add0~59  & VCC))
// \inst2|Add0~61  = CARRY((\inst2|clk_count [30] & !\inst2|Add0~59 ))

	.dataa(gnd),
	.datab(\inst2|clk_count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~59 ),
	.combout(\inst2|Add0~60_combout ),
	.cout(\inst2|Add0~61 ));
// synopsys translate_off
defparam \inst2|Add0~60 .lut_mask = 16'hC30C;
defparam \inst2|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y19_N29
dffeas \inst2|clk_count[30] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|Add0~60_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|clk_count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|clk_count[30] .is_wysiwyg = "true";
defparam \inst2|clk_count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N30
cycloneive_lcell_comb \inst2|Add0~62 (
// Equation(s):
// \inst2|Add0~62_combout  = \inst2|clk_count [31] $ (\inst2|Add0~61 )

	.dataa(\inst2|clk_count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst2|Add0~61 ),
	.combout(\inst2|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Add0~62 .lut_mask = 16'h5A5A;
defparam \inst2|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y19_N31
dffeas \inst2|clk_count[31] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|Add0~62_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|clk_count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|clk_count[31] .is_wysiwyg = "true";
defparam \inst2|clk_count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N24
cycloneive_lcell_comb \inst2|Equal0~0 (
// Equation(s):
// \inst2|Equal0~0_combout  = (!\inst2|clk_count [29] & (!\inst2|clk_count [31] & (!\inst2|clk_count [28] & !\inst2|clk_count [30])))

	.dataa(\inst2|clk_count [29]),
	.datab(\inst2|clk_count [31]),
	.datac(\inst2|clk_count [28]),
	.datad(\inst2|clk_count [30]),
	.cin(gnd),
	.combout(\inst2|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~0 .lut_mask = 16'h0001;
defparam \inst2|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N30
cycloneive_lcell_comb \inst2|Equal0~3 (
// Equation(s):
// \inst2|Equal0~3_combout  = (!\inst2|clk_count [16] & (!\inst2|clk_count [19] & (!\inst2|clk_count [18] & !\inst2|clk_count [17])))

	.dataa(\inst2|clk_count [16]),
	.datab(\inst2|clk_count [19]),
	.datac(\inst2|clk_count [18]),
	.datad(\inst2|clk_count [17]),
	.cin(gnd),
	.combout(\inst2|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~3 .lut_mask = 16'h0001;
defparam \inst2|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N12
cycloneive_lcell_comb \inst2|Equal0~2 (
// Equation(s):
// \inst2|Equal0~2_combout  = (!\inst2|clk_count [22] & (!\inst2|clk_count [23] & (!\inst2|clk_count [20] & !\inst2|clk_count [21])))

	.dataa(\inst2|clk_count [22]),
	.datab(\inst2|clk_count [23]),
	.datac(\inst2|clk_count [20]),
	.datad(\inst2|clk_count [21]),
	.cin(gnd),
	.combout(\inst2|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~2 .lut_mask = 16'h0001;
defparam \inst2|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N0
cycloneive_lcell_comb \inst2|Equal0~4 (
// Equation(s):
// \inst2|Equal0~4_combout  = (\inst2|Equal0~1_combout  & (\inst2|Equal0~0_combout  & (\inst2|Equal0~3_combout  & \inst2|Equal0~2_combout )))

	.dataa(\inst2|Equal0~1_combout ),
	.datab(\inst2|Equal0~0_combout ),
	.datac(\inst2|Equal0~3_combout ),
	.datad(\inst2|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst2|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~4 .lut_mask = 16'h8000;
defparam \inst2|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N8
cycloneive_lcell_comb \inst2|Equal0~10 (
// Equation(s):
// \inst2|Equal0~10_combout  = (\inst2|Equal0~7_combout  & (\inst2|Equal0~8_combout  & (\inst2|Equal0~9_combout  & \inst2|Equal0~4_combout )))

	.dataa(\inst2|Equal0~7_combout ),
	.datab(\inst2|Equal0~8_combout ),
	.datac(\inst2|Equal0~9_combout ),
	.datad(\inst2|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst2|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~10 .lut_mask = 16'h8000;
defparam \inst2|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N25
dffeas \inst2|clk_enable (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|Equal0~10_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|clk_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|clk_enable .is_wysiwyg = "true";
defparam \inst2|clk_enable .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N28
cycloneive_lcell_comb \inst2|lcd_states.hold~feeder (
// Equation(s):
// \inst2|lcd_states.hold~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|lcd_states.hold~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|lcd_states.hold~feeder .lut_mask = 16'hFFFF;
defparam \inst2|lcd_states.hold~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y29_N29
dffeas \inst2|lcd_states.hold (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|lcd_states.hold~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|clk_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|lcd_states.hold~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|lcd_states.hold .is_wysiwyg = "true";
defparam \inst2|lcd_states.hold .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N24
cycloneive_lcell_comb \inst2|lcd_states.set0~0 (
// Equation(s):
// \inst2|lcd_states.set0~0_combout  = !\inst2|lcd_states.hold~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|lcd_states.hold~q ),
	.cin(gnd),
	.combout(\inst2|lcd_states.set0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|lcd_states.set0~0 .lut_mask = 16'h00FF;
defparam \inst2|lcd_states.set0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y29_N25
dffeas \inst2|lcd_states.set0 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|lcd_states.set0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|clk_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|lcd_states.set0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|lcd_states.set0 .is_wysiwyg = "true";
defparam \inst2|lcd_states.set0 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y28_N7
dffeas \inst2|lcd_states.set1 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|lcd_states.set0~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|clk_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|lcd_states.set1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|lcd_states.set1 .is_wysiwyg = "true";
defparam \inst2|lcd_states.set1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N4
cycloneive_lcell_comb \inst2|lcd_states.onoff0~feeder (
// Equation(s):
// \inst2|lcd_states.onoff0~feeder_combout  = \inst2|lcd_states.set1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|lcd_states.set1~q ),
	.cin(gnd),
	.combout(\inst2|lcd_states.onoff0~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|lcd_states.onoff0~feeder .lut_mask = 16'hFF00;
defparam \inst2|lcd_states.onoff0~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N5
dffeas \inst2|lcd_states.onoff0 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|lcd_states.onoff0~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|clk_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|lcd_states.onoff0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|lcd_states.onoff0 .is_wysiwyg = "true";
defparam \inst2|lcd_states.onoff0 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y28_N3
dffeas \inst2|lcd_states.onoff1 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|lcd_states.onoff0~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|clk_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|lcd_states.onoff1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|lcd_states.onoff1 .is_wysiwyg = "true";
defparam \inst2|lcd_states.onoff1 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y28_N13
dffeas \inst2|lcd_states.clear0 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|lcd_states.onoff1~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|clk_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|lcd_states.clear0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|lcd_states.clear0 .is_wysiwyg = "true";
defparam \inst2|lcd_states.clear0 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y31_N19
dffeas \inst2|lcd_states.clear1 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|lcd_states.clear0~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|clk_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|lcd_states.clear1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|lcd_states.clear1 .is_wysiwyg = "true";
defparam \inst2|lcd_states.clear1 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y34_N1
cycloneive_io_ibuf \LCD_Data_IO[7]~input (
	.i(LCD_Data_IO[7]),
	.ibar(gnd),
	.o(\LCD_Data_IO[7]~input_o ));
// synopsys translate_off
defparam \LCD_Data_IO[7]~input .bus_hold = "false";
defparam \LCD_Data_IO[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N0
cycloneive_lcell_comb \inst1|display_on_out~feeder (
// Equation(s):
// \inst1|display_on_out~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|display_on_out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|display_on_out~feeder .lut_mask = 16'hFFFF;
defparam \inst1|display_on_out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N1
dffeas \inst1|display_on_out (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|display_on_out~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|display_on_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|display_on_out .is_wysiwyg = "true";
defparam \inst1|display_on_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N28
cycloneive_lcell_comb \inst2|Display_On_R~0 (
// Equation(s):
// \inst2|Display_On_R~0_combout  = (\inst2|clk_enable~q  & ((\inst2|lcd_states.blink1~q  & (\inst1|display_on_out~q )) # (!\inst2|lcd_states.blink1~q  & ((\inst2|Display_On_R~q ))))) # (!\inst2|clk_enable~q  & (((\inst2|Display_On_R~q ))))

	.dataa(\inst2|clk_enable~q ),
	.datab(\inst1|display_on_out~q ),
	.datac(\inst2|Display_On_R~q ),
	.datad(\inst2|lcd_states.blink1~q ),
	.cin(gnd),
	.combout(\inst2|Display_On_R~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Display_On_R~0 .lut_mask = 16'hD8F0;
defparam \inst2|Display_On_R~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N29
dffeas \inst2|Display_On_R (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|Display_On_R~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Display_On_R~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Display_On_R .is_wysiwyg = "true";
defparam \inst2|Display_On_R .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y25_N19
dffeas \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N20
cycloneive_lcell_comb \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  = (\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & (\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & 
// ((\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))) # (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ((\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// ((!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ))) # (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ))))

	.dataa(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datab(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datac(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datad(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cin(gnd),
	.combout(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 16'hA30A;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N8
cycloneive_lcell_comb \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout  = (\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & 
// (\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] $ (((\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & ((\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]) # ((GND))))
// \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY((\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] $ 
// (\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ))

	.dataa(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.combout(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.cout(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 16'h5A6F;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y25_N9
dffeas \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N10
cycloneive_lcell_comb \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout  = (\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & ((VCC)))) # (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] $ (((VCC) # (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY((!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] $ (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.combout(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.cout(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 16'hA509;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y25_N11
dffeas \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N12
cycloneive_lcell_comb \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout  = (\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  & 
// (\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] $ (((\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  & ((\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]) # ((GND))))
// \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY((\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] $ 
// (\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ))

	.dataa(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datab(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.combout(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.cout(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 16'h5A6F;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y25_N13
dffeas \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N14
cycloneive_lcell_comb \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout  = \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] $ 
// (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT )

	.dataa(gnd),
	.datab(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.combout(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 16'hC3C3;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y25_N15
dffeas \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N26
cycloneive_lcell_comb \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~10 (
// Equation(s):
// \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~10_combout  = (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] 
// & (\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0])))

	.dataa(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datab(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~10 .lut_mask = 16'h1000;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N28
cycloneive_lcell_comb \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0 (
// Equation(s):
// \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout  = (\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & (\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~10_combout  & 
// ((!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2])))) # (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & (((\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q 
// ))))

	.dataa(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.datab(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datac(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0 .lut_mask = 16'h30B8;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N18
cycloneive_lcell_comb \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1 (
// Equation(s):
// \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1_combout  = (\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ((\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// ((\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ))) # (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout )))) # 
// (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ((\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout )) # 
// (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q )))))

	.dataa(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datab(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.datac(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datad(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cin(gnd),
	.combout(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1 .lut_mask = 16'hE4D8;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N19
dffeas \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff .is_wysiwyg = "true";
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N2
cycloneive_lcell_comb \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 (
// Equation(s):
// \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout  = (\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ) # ((\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & 
// (\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q  & !\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))

	.dataa(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datab(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.datac(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datad(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cin(gnd),
	.combout(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .lut_mask = 16'hCCEC;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N3
dffeas \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N18
cycloneive_lcell_comb \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~6 (
// Equation(s):
// \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~6_combout  = (\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (((\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) # 
// (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout )))) # (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & 
// (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )) # (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ((\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q )))))

	.dataa(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datab(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datad(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.cin(gnd),
	.combout(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~6 .lut_mask = 16'hD1FC;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N12
cycloneive_lcell_comb \inst1|month_Low_R[1]~2 (
// Equation(s):
// \inst1|month_Low_R[1]~2_combout  = (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|full_dff~q  & !\inst1|update_Ready_R~q )

	.dataa(gnd),
	.datab(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(\inst1|update_Ready_R~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|month_Low_R[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|month_Low_R[1]~2 .lut_mask = 16'h0303;
defparam \inst1|month_Low_R[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N28
cycloneive_lcell_comb \inst1|state_R_Next~26 (
// Equation(s):
// \inst1|state_R_Next~26_combout  = (\inst1|state_R.updateHourLow~q  & !\inst1|update_Ready_R~q )

	.dataa(\inst1|state_R.updateHourLow~q ),
	.datab(gnd),
	.datac(\inst1|update_Ready_R~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|state_R_Next~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|state_R_Next~26 .lut_mask = 16'h0A0A;
defparam \inst1|state_R_Next~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N28
cycloneive_lcell_comb \inst|timeAndDate_Out[41]~18 (
// Equation(s):
// \inst|timeAndDate_Out[41]~18_combout  = (!\KEY[1]~input_o  & \KEY[0]~input_o )

	.dataa(\KEY[1]~input_o ),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|timeAndDate_Out[41]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timeAndDate_Out[41]~18 .lut_mask = 16'h5050;
defparam \inst|timeAndDate_Out[41]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N30
cycloneive_lcell_comb \inst|timeAndDate_Out[35]~1 (
// Equation(s):
// \inst|timeAndDate_Out[35]~1_combout  = (\KEY[0]~input_o  & ((\inst|timeAndDate_Out[35]~1_combout ) # (\inst|timeAndDate_Out[41]~18_combout )))

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\inst|timeAndDate_Out[35]~1_combout ),
	.datad(\inst|timeAndDate_Out[41]~18_combout ),
	.cin(gnd),
	.combout(\inst|timeAndDate_Out[35]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timeAndDate_Out[35]~1 .lut_mask = 16'hAAA0;
defparam \inst|timeAndDate_Out[35]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N24
cycloneive_lcell_comb \inst|timeAndDate_Out[35]~2 (
// Equation(s):
// \inst|timeAndDate_Out[35]~2_combout  = (\KEY[0]~input_o  & ((\inst|timeAndDate_Out[35]~1_combout ) # (\inst|timeAndDate_Out[41]~18_combout )))

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\inst|timeAndDate_Out[35]~1_combout ),
	.datad(\inst|timeAndDate_Out[41]~18_combout ),
	.cin(gnd),
	.combout(\inst|timeAndDate_Out[35]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timeAndDate_Out[35]~2 .lut_mask = 16'hAAA0;
defparam \inst|timeAndDate_Out[35]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N16
cycloneive_lcell_comb \inst1|write_Count_R[0]~5 (
// Equation(s):
// \inst1|write_Count_R[0]~5_combout  = \inst1|write_Count_R [0] $ (VCC)
// \inst1|write_Count_R[0]~6  = CARRY(\inst1|write_Count_R [0])

	.dataa(gnd),
	.datab(\inst1|write_Count_R [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|write_Count_R[0]~5_combout ),
	.cout(\inst1|write_Count_R[0]~6 ));
// synopsys translate_off
defparam \inst1|write_Count_R[0]~5 .lut_mask = 16'h33CC;
defparam \inst1|write_Count_R[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N18
cycloneive_lcell_comb \inst1|write_Count_R[1]~7 (
// Equation(s):
// \inst1|write_Count_R[1]~7_combout  = (\inst1|write_Count_R [1] & (!\inst1|write_Count_R[0]~6 )) # (!\inst1|write_Count_R [1] & ((\inst1|write_Count_R[0]~6 ) # (GND)))
// \inst1|write_Count_R[1]~8  = CARRY((!\inst1|write_Count_R[0]~6 ) # (!\inst1|write_Count_R [1]))

	.dataa(gnd),
	.datab(\inst1|write_Count_R [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|write_Count_R[0]~6 ),
	.combout(\inst1|write_Count_R[1]~7_combout ),
	.cout(\inst1|write_Count_R[1]~8 ));
// synopsys translate_off
defparam \inst1|write_Count_R[1]~7 .lut_mask = 16'h3C3F;
defparam \inst1|write_Count_R[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N16
cycloneive_lcell_comb \inst1|state_R.writeFrame~0 (
// Equation(s):
// \inst1|state_R.writeFrame~0_combout  = (\inst1|update_Ready_R~q ) # (\inst1|state_R.writeFrame~q )

	.dataa(gnd),
	.datab(\inst1|update_Ready_R~q ),
	.datac(\inst1|state_R.writeFrame~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|state_R.writeFrame~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|state_R.writeFrame~0 .lut_mask = 16'hFCFC;
defparam \inst1|state_R.writeFrame~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N17
dffeas \inst1|state_R.writeFrame (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|state_R.writeFrame~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|state_R.writeFrame~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|state_R.writeFrame .is_wysiwyg = "true";
defparam \inst1|state_R.writeFrame .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N0
cycloneive_lcell_comb \inst1|write_Count_R[4]~16 (
// Equation(s):
// \inst1|write_Count_R[4]~16_combout  = (\inst1|state_R.updateWeekday~q  & (((\inst1|month_Low_R[1]~2_combout )))) # (!\inst1|state_R.updateWeekday~q  & ((\inst1|state_R.writeFrame~q  & (\inst1|state_R.check~q )) # (!\inst1|state_R.writeFrame~q  & 
// ((\inst1|month_Low_R[1]~2_combout )))))

	.dataa(\inst1|state_R.updateWeekday~q ),
	.datab(\inst1|state_R.writeFrame~q ),
	.datac(\inst1|state_R.check~q ),
	.datad(\inst1|month_Low_R[1]~2_combout ),
	.cin(gnd),
	.combout(\inst1|write_Count_R[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|write_Count_R[4]~16 .lut_mask = 16'hFB40;
defparam \inst1|write_Count_R[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y26_N19
dffeas \inst1|write_Count_R[1] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|write_Count_R[1]~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\inst1|write_Count_R[4]~15_combout ),
	.sload(gnd),
	.ena(\inst1|write_Count_R[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|write_Count_R [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|write_Count_R[1] .is_wysiwyg = "true";
defparam \inst1|write_Count_R[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N20
cycloneive_lcell_comb \inst1|write_Count_R[2]~9 (
// Equation(s):
// \inst1|write_Count_R[2]~9_combout  = (\inst1|write_Count_R [2] & (\inst1|write_Count_R[1]~8  $ (GND))) # (!\inst1|write_Count_R [2] & (!\inst1|write_Count_R[1]~8  & VCC))
// \inst1|write_Count_R[2]~10  = CARRY((\inst1|write_Count_R [2] & !\inst1|write_Count_R[1]~8 ))

	.dataa(\inst1|write_Count_R [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|write_Count_R[1]~8 ),
	.combout(\inst1|write_Count_R[2]~9_combout ),
	.cout(\inst1|write_Count_R[2]~10 ));
// synopsys translate_off
defparam \inst1|write_Count_R[2]~9 .lut_mask = 16'hA50A;
defparam \inst1|write_Count_R[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y26_N21
dffeas \inst1|write_Count_R[2] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|write_Count_R[2]~9_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\inst1|write_Count_R[4]~15_combout ),
	.sload(gnd),
	.ena(\inst1|write_Count_R[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|write_Count_R [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|write_Count_R[2] .is_wysiwyg = "true";
defparam \inst1|write_Count_R[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N22
cycloneive_lcell_comb \inst1|write_Count_R[3]~11 (
// Equation(s):
// \inst1|write_Count_R[3]~11_combout  = (\inst1|write_Count_R [3] & (!\inst1|write_Count_R[2]~10 )) # (!\inst1|write_Count_R [3] & ((\inst1|write_Count_R[2]~10 ) # (GND)))
// \inst1|write_Count_R[3]~12  = CARRY((!\inst1|write_Count_R[2]~10 ) # (!\inst1|write_Count_R [3]))

	.dataa(\inst1|write_Count_R [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|write_Count_R[2]~10 ),
	.combout(\inst1|write_Count_R[3]~11_combout ),
	.cout(\inst1|write_Count_R[3]~12 ));
// synopsys translate_off
defparam \inst1|write_Count_R[3]~11 .lut_mask = 16'h5A5F;
defparam \inst1|write_Count_R[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y26_N23
dffeas \inst1|write_Count_R[3] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|write_Count_R[3]~11_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\inst1|write_Count_R[4]~15_combout ),
	.sload(gnd),
	.ena(\inst1|write_Count_R[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|write_Count_R [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|write_Count_R[3] .is_wysiwyg = "true";
defparam \inst1|write_Count_R[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N10
cycloneive_lcell_comb \inst1|Selector90~2 (
// Equation(s):
// \inst1|Selector90~2_combout  = (!\inst1|write_Count_R [3] & (!\inst1|write_Count_R [1] & !\inst1|write_Count_R [2]))

	.dataa(\inst1|write_Count_R [3]),
	.datab(gnd),
	.datac(\inst1|write_Count_R [1]),
	.datad(\inst1|write_Count_R [2]),
	.cin(gnd),
	.combout(\inst1|Selector90~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector90~2 .lut_mask = 16'h0005;
defparam \inst1|Selector90~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N24
cycloneive_lcell_comb \inst1|write_Count_R[4]~17 (
// Equation(s):
// \inst1|write_Count_R[4]~17_combout  = \inst1|write_Count_R[3]~12  $ (!\inst1|write_Count_R [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|write_Count_R [4]),
	.cin(\inst1|write_Count_R[3]~12 ),
	.combout(\inst1|write_Count_R[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|write_Count_R[4]~17 .lut_mask = 16'hF00F;
defparam \inst1|write_Count_R[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y26_N25
dffeas \inst1|write_Count_R[4] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|write_Count_R[4]~17_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\inst1|write_Count_R[4]~15_combout ),
	.sload(gnd),
	.ena(\inst1|write_Count_R[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|write_Count_R [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|write_Count_R[4] .is_wysiwyg = "true";
defparam \inst1|write_Count_R[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N22
cycloneive_lcell_comb \inst1|Selector31~0 (
// Equation(s):
// \inst1|Selector31~0_combout  = (\inst1|state_R.updateWeekday~q  & \inst1|write_Count_R [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|state_R.updateWeekday~q ),
	.datad(\inst1|write_Count_R [0]),
	.cin(gnd),
	.combout(\inst1|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector31~0 .lut_mask = 16'hF000;
defparam \inst1|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N12
cycloneive_lcell_comb \inst1|Selector90~3 (
// Equation(s):
// \inst1|Selector90~3_combout  = (\inst1|Selector90~2_combout  & (\inst1|month_Low_R[1]~2_combout  & (!\inst1|write_Count_R [4] & \inst1|Selector31~0_combout )))

	.dataa(\inst1|Selector90~2_combout ),
	.datab(\inst1|month_Low_R[1]~2_combout ),
	.datac(\inst1|write_Count_R [4]),
	.datad(\inst1|Selector31~0_combout ),
	.cin(gnd),
	.combout(\inst1|Selector90~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector90~3 .lut_mask = 16'h0800;
defparam \inst1|Selector90~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N18
cycloneive_lcell_comb \inst1|Selector30~0 (
// Equation(s):
// \inst1|Selector30~0_combout  = (\inst|timeAndDate_Out[35]~2_combout  & \inst1|state_R.updateWeekday~q )

	.dataa(\inst|timeAndDate_Out[35]~2_combout ),
	.datab(gnd),
	.datac(\inst1|state_R.updateWeekday~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector30~0 .lut_mask = 16'hA0A0;
defparam \inst1|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N2
cycloneive_lcell_comb \inst1|Selector90~5 (
// Equation(s):
// \inst1|Selector90~5_combout  = (\inst1|write_Count_R [2] & (\inst1|write_Count_R [4] & !\inst1|state_R.writeFrame~q ))

	.dataa(\inst1|write_Count_R [2]),
	.datab(\inst1|write_Count_R [4]),
	.datac(gnd),
	.datad(\inst1|state_R.writeFrame~q ),
	.cin(gnd),
	.combout(\inst1|Selector90~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector90~5 .lut_mask = 16'h0088;
defparam \inst1|Selector90~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N28
cycloneive_lcell_comb \inst1|Selector90~6 (
// Equation(s):
// \inst1|Selector90~6_combout  = (\inst1|write_Count_R [1] & (\inst1|write_Count_R [3] & \inst1|Selector90~5_combout ))

	.dataa(gnd),
	.datab(\inst1|write_Count_R [1]),
	.datac(\inst1|write_Count_R [3]),
	.datad(\inst1|Selector90~5_combout ),
	.cin(gnd),
	.combout(\inst1|Selector90~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector90~6 .lut_mask = 16'hC000;
defparam \inst1|Selector90~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N18
cycloneive_lcell_comb \inst1|weekday_R[1]~0 (
// Equation(s):
// \inst1|weekday_R[1]~0_combout  = (!\inst1|state_R.updateWeekday~q  & (\inst1|month_Low_R[1]~2_combout  & (\inst1|Selector90~6_combout  & \inst1|write_Count_R [0])))

	.dataa(\inst1|state_R.updateWeekday~q ),
	.datab(\inst1|month_Low_R[1]~2_combout ),
	.datac(\inst1|Selector90~6_combout ),
	.datad(\inst1|write_Count_R [0]),
	.cin(gnd),
	.combout(\inst1|weekday_R[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|weekday_R[1]~0 .lut_mask = 16'h4000;
defparam \inst1|weekday_R[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N22
cycloneive_lcell_comb \inst1|weekday_R[1]~1 (
// Equation(s):
// \inst1|weekday_R[1]~1_combout  = (\inst1|Selector90~3_combout  & (\inst1|Selector30~0_combout )) # (!\inst1|Selector90~3_combout  & ((\inst1|weekday_R[1]~0_combout  & (\inst1|Selector30~0_combout )) # (!\inst1|weekday_R[1]~0_combout  & ((\inst1|weekday_R 
// [1])))))

	.dataa(\inst1|Selector90~3_combout ),
	.datab(\inst1|Selector30~0_combout ),
	.datac(\inst1|weekday_R [1]),
	.datad(\inst1|weekday_R[1]~0_combout ),
	.cin(gnd),
	.combout(\inst1|weekday_R[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|weekday_R[1]~1 .lut_mask = 16'hCCD8;
defparam \inst1|weekday_R[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y25_N23
dffeas \inst1|weekday_R[1] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|weekday_R[1]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|weekday_R [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|weekday_R[1] .is_wysiwyg = "true";
defparam \inst1|weekday_R[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N0
cycloneive_lcell_comb \inst1|Equal6~0 (
// Equation(s):
// \inst1|Equal6~0_combout  = \inst|timeAndDate_Out[35]~2_combout  $ (\inst1|weekday_R [1])

	.dataa(\inst|timeAndDate_Out[35]~2_combout ),
	.datab(gnd),
	.datac(\inst1|weekday_R [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Equal6~0 .lut_mask = 16'h5A5A;
defparam \inst1|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N6
cycloneive_lcell_comb \inst1|Selector7~0 (
// Equation(s):
// \inst1|Selector7~0_combout  = (\inst1|Equal5~0_combout  & (!\inst1|Equal3~0_combout  & (!\inst1|Equal4~0_combout  & \inst1|Selector5~2_combout )))

	.dataa(\inst1|Equal5~0_combout ),
	.datab(\inst1|Equal3~0_combout ),
	.datac(\inst1|Equal4~0_combout ),
	.datad(\inst1|Selector5~2_combout ),
	.cin(gnd),
	.combout(\inst1|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector7~0 .lut_mask = 16'h0200;
defparam \inst1|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N14
cycloneive_lcell_comb \inst1|Selector7~1 (
// Equation(s):
// \inst1|Selector7~1_combout  = (\inst1|Selector7~0_combout ) # ((\inst1|state_R.updateHourHigh~q  & !\inst1|update_Ready_R~q ))

	.dataa(gnd),
	.datab(\inst1|Selector7~0_combout ),
	.datac(\inst1|state_R.updateHourHigh~q ),
	.datad(\inst1|update_Ready_R~q ),
	.cin(gnd),
	.combout(\inst1|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector7~1 .lut_mask = 16'hCCFC;
defparam \inst1|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N15
dffeas \inst1|state_R.updateHourHigh (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Selector7~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|state_R.updateHourHigh~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|state_R.updateHourHigh .is_wysiwyg = "true";
defparam \inst1|state_R.updateHourHigh .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N30
cycloneive_lcell_comb \inst1|hour_High_R[1]~0 (
// Equation(s):
// \inst1|hour_High_R[1]~0_combout  = (\inst1|hour_High_R [1] & ((\inst1|state_R.updateHourHigh~q  & ((!\inst1|month_Low_R[1]~2_combout ))) # (!\inst1|state_R.updateHourHigh~q  & (!\inst1|Selector90~9_combout ))))

	.dataa(\inst1|Selector90~9_combout ),
	.datab(\inst1|hour_High_R [1]),
	.datac(\inst1|month_Low_R[1]~2_combout ),
	.datad(\inst1|state_R.updateHourHigh~q ),
	.cin(gnd),
	.combout(\inst1|hour_High_R[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|hour_High_R[1]~0 .lut_mask = 16'h0C44;
defparam \inst1|hour_High_R[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N24
cycloneive_lcell_comb \inst1|hour_High_R[1]~1 (
// Equation(s):
// \inst1|hour_High_R[1]~1_combout  = (\inst1|hour_High_R[1]~0_combout ) # ((\inst|timeAndDate_Out[35]~2_combout  & (\inst1|month_Low_R[1]~2_combout  & \inst1|state_R.updateHourHigh~q )))

	.dataa(\inst|timeAndDate_Out[35]~2_combout ),
	.datab(\inst1|month_Low_R[1]~2_combout ),
	.datac(\inst1|hour_High_R[1]~0_combout ),
	.datad(\inst1|state_R.updateHourHigh~q ),
	.cin(gnd),
	.combout(\inst1|hour_High_R[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|hour_High_R[1]~1 .lut_mask = 16'hF8F0;
defparam \inst1|hour_High_R[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y21_N25
dffeas \inst1|hour_High_R[1] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|hour_High_R[1]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|hour_High_R [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|hour_High_R[1] .is_wysiwyg = "true";
defparam \inst1|hour_High_R[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N2
cycloneive_lcell_comb \inst1|Equal5~0 (
// Equation(s):
// \inst1|Equal5~0_combout  = \inst|timeAndDate_Out[35]~2_combout  $ (\inst1|hour_High_R [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|timeAndDate_Out[35]~2_combout ),
	.datad(\inst1|hour_High_R [1]),
	.cin(gnd),
	.combout(\inst1|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Equal5~0 .lut_mask = 16'h0FF0;
defparam \inst1|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N10
cycloneive_lcell_comb \inst1|Selector10~0 (
// Equation(s):
// \inst1|Selector10~0_combout  = (!\inst1|Equal5~0_combout  & (!\inst1|Equal3~0_combout  & (!\inst1|Equal4~0_combout  & \inst1|Selector5~2_combout )))

	.dataa(\inst1|Equal5~0_combout ),
	.datab(\inst1|Equal3~0_combout ),
	.datac(\inst1|Equal4~0_combout ),
	.datad(\inst1|Selector5~2_combout ),
	.cin(gnd),
	.combout(\inst1|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector10~0 .lut_mask = 16'h0100;
defparam \inst1|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N0
cycloneive_lcell_comb \inst1|Selector10~1 (
// Equation(s):
// \inst1|Selector10~1_combout  = (\inst1|update_Ready_R~q  & (\inst1|Equal6~0_combout  & ((\inst1|Selector10~0_combout )))) # (!\inst1|update_Ready_R~q  & ((\inst1|state_R.updateWeekday~q ) # ((\inst1|Equal6~0_combout  & \inst1|Selector10~0_combout ))))

	.dataa(\inst1|update_Ready_R~q ),
	.datab(\inst1|Equal6~0_combout ),
	.datac(\inst1|state_R.updateWeekday~q ),
	.datad(\inst1|Selector10~0_combout ),
	.cin(gnd),
	.combout(\inst1|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector10~1 .lut_mask = 16'hDC50;
defparam \inst1|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N1
dffeas \inst1|state_R.updateWeekday (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Selector10~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|state_R.updateWeekday~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|state_R.updateWeekday .is_wysiwyg = "true";
defparam \inst1|state_R.updateWeekday .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N8
cycloneive_lcell_comb \inst1|write_Count_R[4]~13 (
// Equation(s):
// \inst1|write_Count_R[4]~13_combout  = (\inst1|state_R.writeFrame~q  & (!\inst1|write_Count_R [2] & (\inst1|state_R.updateWeekday~q  $ (\inst1|write_Count_R [1]))))

	.dataa(\inst1|state_R.updateWeekday~q ),
	.datab(\inst1|state_R.writeFrame~q ),
	.datac(\inst1|write_Count_R [2]),
	.datad(\inst1|write_Count_R [1]),
	.cin(gnd),
	.combout(\inst1|write_Count_R[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|write_Count_R[4]~13 .lut_mask = 16'h0408;
defparam \inst1|write_Count_R[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N4
cycloneive_lcell_comb \inst1|write_Count_R[4]~14 (
// Equation(s):
// \inst1|write_Count_R[4]~14_combout  = (\inst1|Selector90~6_combout ) # ((\inst1|write_Count_R[4]~13_combout  & (!\inst1|write_Count_R [3] & !\inst1|write_Count_R [4])))

	.dataa(\inst1|write_Count_R[4]~13_combout ),
	.datab(\inst1|Selector90~6_combout ),
	.datac(\inst1|write_Count_R [3]),
	.datad(\inst1|write_Count_R [4]),
	.cin(gnd),
	.combout(\inst1|write_Count_R[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|write_Count_R[4]~14 .lut_mask = 16'hCCCE;
defparam \inst1|write_Count_R[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N14
cycloneive_lcell_comb \inst1|write_Count_R[4]~15 (
// Equation(s):
// \inst1|write_Count_R[4]~15_combout  = (\inst1|state_R.check~q ) # ((\inst1|write_Count_R[4]~14_combout  & \inst1|write_Count_R [0]))

	.dataa(gnd),
	.datab(\inst1|write_Count_R[4]~14_combout ),
	.datac(\inst1|state_R.check~q ),
	.datad(\inst1|write_Count_R [0]),
	.cin(gnd),
	.combout(\inst1|write_Count_R[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|write_Count_R[4]~15 .lut_mask = 16'hFCF0;
defparam \inst1|write_Count_R[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y26_N17
dffeas \inst1|write_Count_R[0] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|write_Count_R[0]~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\inst1|write_Count_R[4]~15_combout ),
	.sload(gnd),
	.ena(\inst1|write_Count_R[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|write_Count_R [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|write_Count_R[0] .is_wysiwyg = "true";
defparam \inst1|write_Count_R[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N10
cycloneive_lcell_comb \inst1|Selector90~8 (
// Equation(s):
// \inst1|Selector90~8_combout  = (!\inst1|update_Ready_R~q  & (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|full_dff~q  & \inst1|write_Count_R [0]))

	.dataa(\inst1|update_Ready_R~q ),
	.datab(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(\inst1|write_Count_R [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|Selector90~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector90~8 .lut_mask = 16'h1010;
defparam \inst1|Selector90~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N20
cycloneive_lcell_comb \inst1|Selector90~9 (
// Equation(s):
// \inst1|Selector90~9_combout  = (\inst1|Selector90~8_combout  & (\inst1|write_Count_R [3] & (\inst1|write_Count_R [1] & \inst1|Selector90~5_combout )))

	.dataa(\inst1|Selector90~8_combout ),
	.datab(\inst1|write_Count_R [3]),
	.datac(\inst1|write_Count_R [1]),
	.datad(\inst1|Selector90~5_combout ),
	.cin(gnd),
	.combout(\inst1|Selector90~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector90~9 .lut_mask = 16'h8000;
defparam \inst1|Selector90~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N6
cycloneive_lcell_comb \inst1|Selector14~0 (
// Equation(s):
// \inst1|Selector14~0_combout  = (\inst1|state_R.check~q  & (\inst1|year_High_R [0] $ (\inst|timeAndDate_Out[35]~2_combout )))

	.dataa(\inst1|year_High_R [0]),
	.datab(gnd),
	.datac(\inst1|state_R.check~q ),
	.datad(\inst|timeAndDate_Out[35]~2_combout ),
	.cin(gnd),
	.combout(\inst1|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector14~0 .lut_mask = 16'h50A0;
defparam \inst1|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N20
cycloneive_lcell_comb \inst1|Equal1~0 (
// Equation(s):
// \inst1|Equal1~0_combout  = \inst|timeAndDate_Out[35]~2_combout  $ (\inst1|sec_High_R [2])

	.dataa(gnd),
	.datab(\inst|timeAndDate_Out[35]~2_combout ),
	.datac(\inst1|sec_High_R [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Equal1~0 .lut_mask = 16'h3C3C;
defparam \inst1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N8
cycloneive_lcell_comb \inst1|state_R_Next~28 (
// Equation(s):
// \inst1|state_R_Next~28_combout  = (!\inst1|update_Ready_R~q  & \inst1|state_R.updateSecHigh~q )

	.dataa(gnd),
	.datab(\inst1|update_Ready_R~q ),
	.datac(gnd),
	.datad(\inst1|state_R.updateSecHigh~q ),
	.cin(gnd),
	.combout(\inst1|state_R_Next~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|state_R_Next~28 .lut_mask = 16'h3300;
defparam \inst1|state_R_Next~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N2
cycloneive_lcell_comb \inst1|Selector34~2 (
// Equation(s):
// \inst1|Selector34~2_combout  = (\inst|timeAndDate_Out[35]~2_combout  & \inst1|state_R.updateSecLow~q )

	.dataa(gnd),
	.datab(\inst|timeAndDate_Out[35]~2_combout ),
	.datac(gnd),
	.datad(\inst1|state_R.updateSecLow~q ),
	.cin(gnd),
	.combout(\inst1|Selector34~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector34~2 .lut_mask = 16'hCC00;
defparam \inst1|Selector34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N10
cycloneive_lcell_comb \inst1|sec_Low_R[0]~0 (
// Equation(s):
// \inst1|sec_Low_R[0]~0_combout  = (\inst1|month_Low_R[1]~2_combout  & ((\inst1|state_R.updateSecLow~q ) # ((\inst1|Selector90~6_combout  & \inst1|write_Count_R [0]))))

	.dataa(\inst1|Selector90~6_combout ),
	.datab(\inst1|write_Count_R [0]),
	.datac(\inst1|month_Low_R[1]~2_combout ),
	.datad(\inst1|state_R.updateSecLow~q ),
	.cin(gnd),
	.combout(\inst1|sec_Low_R[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sec_Low_R[0]~0 .lut_mask = 16'hF080;
defparam \inst1|sec_Low_R[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N3
dffeas \inst1|sec_Low_R[2] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Selector34~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|sec_Low_R[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sec_Low_R [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sec_Low_R[2] .is_wysiwyg = "true";
defparam \inst1|sec_Low_R[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N24
cycloneive_lcell_comb \inst1|Equal0~0 (
// Equation(s):
// \inst1|Equal0~0_combout  = (\inst1|sec_Low_R [0] & ((!\inst1|sec_Low_R [2]) # (!\inst|timeAndDate_Out[35]~2_combout ))) # (!\inst1|sec_Low_R [0] & ((\inst|timeAndDate_Out[35]~2_combout ) # (\inst1|sec_Low_R [2])))

	.dataa(\inst1|sec_Low_R [0]),
	.datab(\inst|timeAndDate_Out[35]~2_combout ),
	.datac(gnd),
	.datad(\inst1|sec_Low_R [2]),
	.cin(gnd),
	.combout(\inst1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Equal0~0 .lut_mask = 16'h77EE;
defparam \inst1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N28
cycloneive_lcell_comb \inst1|Selector3~0 (
// Equation(s):
// \inst1|Selector3~0_combout  = (\inst1|state_R_Next~28_combout ) # ((\inst1|state_R.check~q  & (\inst1|Equal1~0_combout  & !\inst1|Equal0~0_combout )))

	.dataa(\inst1|state_R.check~q ),
	.datab(\inst1|Equal1~0_combout ),
	.datac(\inst1|state_R_Next~28_combout ),
	.datad(\inst1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst1|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector3~0 .lut_mask = 16'hF0F8;
defparam \inst1|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N29
dffeas \inst1|state_R.updateSecHigh (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|state_R.updateSecHigh~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|state_R.updateSecHigh .is_wysiwyg = "true";
defparam \inst1|state_R.updateSecHigh .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N20
cycloneive_lcell_comb \inst1|sec_High_R[2]~0 (
// Equation(s):
// \inst1|sec_High_R[2]~0_combout  = (\inst1|sec_High_R [2] & ((\inst1|state_R.updateSecHigh~q  & (!\inst1|month_Low_R[1]~2_combout )) # (!\inst1|state_R.updateSecHigh~q  & ((!\inst1|Selector90~9_combout )))))

	.dataa(\inst1|month_Low_R[1]~2_combout ),
	.datab(\inst1|sec_High_R [2]),
	.datac(\inst1|Selector90~9_combout ),
	.datad(\inst1|state_R.updateSecHigh~q ),
	.cin(gnd),
	.combout(\inst1|sec_High_R[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sec_High_R[2]~0 .lut_mask = 16'h440C;
defparam \inst1|sec_High_R[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N14
cycloneive_lcell_comb \inst1|sec_High_R[2]~1 (
// Equation(s):
// \inst1|sec_High_R[2]~1_combout  = (\inst1|sec_High_R[2]~0_combout ) # ((\inst1|month_Low_R[1]~2_combout  & (\inst|timeAndDate_Out[35]~2_combout  & \inst1|state_R.updateSecHigh~q )))

	.dataa(\inst1|month_Low_R[1]~2_combout ),
	.datab(\inst1|sec_High_R[2]~0_combout ),
	.datac(\inst|timeAndDate_Out[35]~2_combout ),
	.datad(\inst1|state_R.updateSecHigh~q ),
	.cin(gnd),
	.combout(\inst1|sec_High_R[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sec_High_R[2]~1 .lut_mask = 16'hECCC;
defparam \inst1|sec_High_R[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y21_N15
dffeas \inst1|sec_High_R[2] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|sec_High_R[2]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sec_High_R [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sec_High_R[2] .is_wysiwyg = "true";
defparam \inst1|sec_High_R[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N26
cycloneive_lcell_comb \inst1|state_R_Next~22 (
// Equation(s):
// \inst1|state_R_Next~22_combout  = (\inst|timeAndDate_Out[35]~2_combout  & ((!\inst1|sec_High_R [2]) # (!\inst1|hour_High_R [1]))) # (!\inst|timeAndDate_Out[35]~2_combout  & ((\inst1|hour_High_R [1]) # (\inst1|sec_High_R [2])))

	.dataa(\inst|timeAndDate_Out[35]~2_combout ),
	.datab(\inst1|hour_High_R [1]),
	.datac(\inst1|sec_High_R [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|state_R_Next~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|state_R_Next~22 .lut_mask = 16'h7E7E;
defparam \inst1|state_R_Next~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N22
cycloneive_lcell_comb \inst1|Equal7~0 (
// Equation(s):
// \inst1|Equal7~0_combout  = \inst|timeAndDate_Out[35]~2_combout  $ (!\inst1|day_Low_R [0])

	.dataa(gnd),
	.datab(\inst|timeAndDate_Out[35]~2_combout ),
	.datac(gnd),
	.datad(\inst1|day_Low_R [0]),
	.cin(gnd),
	.combout(\inst1|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Equal7~0 .lut_mask = 16'hCC33;
defparam \inst1|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N4
cycloneive_lcell_comb \inst1|state_R_Next~29 (
// Equation(s):
// \inst1|state_R_Next~29_combout  = (!\inst1|update_Ready_R~q  & \inst1|state_R.updateDayLow~q )

	.dataa(\inst1|update_Ready_R~q ),
	.datab(gnd),
	.datac(\inst1|state_R.updateDayLow~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|state_R_Next~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|state_R_Next~29 .lut_mask = 16'h5050;
defparam \inst1|state_R_Next~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N18
cycloneive_lcell_comb \inst1|Selector8~0 (
// Equation(s):
// \inst1|Selector8~0_combout  = (\inst1|state_R_Next~29_combout ) # ((\inst1|Equal7~0_combout  & (!\inst1|Equal6~0_combout  & \inst1|Selector10~0_combout )))

	.dataa(\inst1|Equal7~0_combout ),
	.datab(\inst1|Equal6~0_combout ),
	.datac(\inst1|state_R_Next~29_combout ),
	.datad(\inst1|Selector10~0_combout ),
	.cin(gnd),
	.combout(\inst1|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector8~0 .lut_mask = 16'hF2F0;
defparam \inst1|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N19
dffeas \inst1|state_R.updateDayLow (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|state_R.updateDayLow~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|state_R.updateDayLow .is_wysiwyg = "true";
defparam \inst1|state_R.updateDayLow .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N8
cycloneive_lcell_comb \inst1|day_Low_R[0]~0 (
// Equation(s):
// \inst1|day_Low_R[0]~0_combout  = (!\inst1|day_Low_R [0] & ((\inst1|state_R.updateDayLow~q  & ((!\inst1|month_Low_R[1]~2_combout ))) # (!\inst1|state_R.updateDayLow~q  & (!\inst1|Selector90~9_combout ))))

	.dataa(\inst1|Selector90~9_combout ),
	.datab(\inst1|state_R.updateDayLow~q ),
	.datac(\inst1|month_Low_R[1]~2_combout ),
	.datad(\inst1|day_Low_R [0]),
	.cin(gnd),
	.combout(\inst1|day_Low_R[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|day_Low_R[0]~0 .lut_mask = 16'h001D;
defparam \inst1|day_Low_R[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N4
cycloneive_lcell_comb \inst1|day_Low_R[0]~1 (
// Equation(s):
// \inst1|day_Low_R[0]~1_combout  = (!\inst1|day_Low_R[0]~0_combout  & (((!\inst1|state_R.updateDayLow~q ) # (!\inst1|month_Low_R[1]~2_combout )) # (!\inst|timeAndDate_Out[35]~2_combout )))

	.dataa(\inst|timeAndDate_Out[35]~2_combout ),
	.datab(\inst1|month_Low_R[1]~2_combout ),
	.datac(\inst1|day_Low_R[0]~0_combout ),
	.datad(\inst1|state_R.updateDayLow~q ),
	.cin(gnd),
	.combout(\inst1|day_Low_R[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|day_Low_R[0]~1 .lut_mask = 16'h070F;
defparam \inst1|day_Low_R[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y21_N5
dffeas \inst1|day_Low_R[0] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|day_Low_R[0]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|day_Low_R [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|day_Low_R[0] .is_wysiwyg = "true";
defparam \inst1|day_Low_R[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N16
cycloneive_lcell_comb \inst1|Selector9~0 (
// Equation(s):
// \inst1|Selector9~0_combout  = (!\inst1|Equal4~0_combout  & (!\inst1|Equal3~0_combout  & (\inst1|Equal8~0_combout  & !\inst1|Equal5~0_combout )))

	.dataa(\inst1|Equal4~0_combout ),
	.datab(\inst1|Equal3~0_combout ),
	.datac(\inst1|Equal8~0_combout ),
	.datad(\inst1|Equal5~0_combout ),
	.cin(gnd),
	.combout(\inst1|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector9~0 .lut_mask = 16'h0010;
defparam \inst1|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N2
cycloneive_lcell_comb \inst1|Selector9~1 (
// Equation(s):
// \inst1|Selector9~1_combout  = (\inst1|Selector9~0_combout  & (!\inst1|Equal6~0_combout  & (!\inst1|Equal7~0_combout  & \inst1|Selector5~2_combout )))

	.dataa(\inst1|Selector9~0_combout ),
	.datab(\inst1|Equal6~0_combout ),
	.datac(\inst1|Equal7~0_combout ),
	.datad(\inst1|Selector5~2_combout ),
	.cin(gnd),
	.combout(\inst1|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector9~1 .lut_mask = 16'h0200;
defparam \inst1|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N26
cycloneive_lcell_comb \inst1|Selector9~2 (
// Equation(s):
// \inst1|Selector9~2_combout  = (\inst1|Selector9~1_combout ) # ((!\inst1|update_Ready_R~q  & \inst1|state_R.updateDayHigh~q ))

	.dataa(\inst1|update_Ready_R~q ),
	.datab(\inst1|Selector9~1_combout ),
	.datac(\inst1|state_R.updateDayHigh~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector9~2 .lut_mask = 16'hDCDC;
defparam \inst1|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N27
dffeas \inst1|state_R.updateDayHigh (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Selector9~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|state_R.updateDayHigh~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|state_R.updateDayHigh .is_wysiwyg = "true";
defparam \inst1|state_R.updateDayHigh .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N22
cycloneive_lcell_comb \inst1|day_High_R[0]~0 (
// Equation(s):
// \inst1|day_High_R[0]~0_combout  = (\inst1|day_High_R [0] & ((\inst1|state_R.updateDayHigh~q  & ((!\inst1|month_Low_R[1]~2_combout ))) # (!\inst1|state_R.updateDayHigh~q  & (!\inst1|Selector90~9_combout ))))

	.dataa(\inst1|day_High_R [0]),
	.datab(\inst1|Selector90~9_combout ),
	.datac(\inst1|state_R.updateDayHigh~q ),
	.datad(\inst1|month_Low_R[1]~2_combout ),
	.cin(gnd),
	.combout(\inst1|day_High_R[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|day_High_R[0]~0 .lut_mask = 16'h02A2;
defparam \inst1|day_High_R[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N30
cycloneive_lcell_comb \inst1|day_High_R[0]~1 (
// Equation(s):
// \inst1|day_High_R[0]~1_combout  = (\inst1|day_High_R[0]~0_combout ) # ((\inst1|state_R.updateDayHigh~q  & (\inst|timeAndDate_Out[35]~2_combout  & \inst1|month_Low_R[1]~2_combout )))

	.dataa(\inst1|day_High_R[0]~0_combout ),
	.datab(\inst1|state_R.updateDayHigh~q ),
	.datac(\inst|timeAndDate_Out[35]~2_combout ),
	.datad(\inst1|month_Low_R[1]~2_combout ),
	.cin(gnd),
	.combout(\inst1|day_High_R[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|day_High_R[0]~1 .lut_mask = 16'hEAAA;
defparam \inst1|day_High_R[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N31
dffeas \inst1|day_High_R[0] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|day_High_R[0]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|day_High_R [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|day_High_R[0] .is_wysiwyg = "true";
defparam \inst1|day_High_R[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N8
cycloneive_lcell_comb \inst1|Equal8~0 (
// Equation(s):
// \inst1|Equal8~0_combout  = \inst|timeAndDate_Out[35]~2_combout  $ (\inst1|day_High_R [0])

	.dataa(\inst|timeAndDate_Out[35]~2_combout ),
	.datab(gnd),
	.datac(\inst1|day_High_R [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Equal8~0 .lut_mask = 16'h5A5A;
defparam \inst1|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N24
cycloneive_lcell_comb \inst1|state_R_Next~23 (
// Equation(s):
// \inst1|state_R_Next~23_combout  = (\inst1|Equal6~0_combout ) # ((\inst1|Equal8~0_combout ) # (\inst1|day_Low_R [0] $ (!\inst|timeAndDate_Out[35]~2_combout )))

	.dataa(\inst1|day_Low_R [0]),
	.datab(\inst1|Equal6~0_combout ),
	.datac(\inst1|Equal8~0_combout ),
	.datad(\inst|timeAndDate_Out[35]~2_combout ),
	.cin(gnd),
	.combout(\inst1|state_R_Next~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|state_R_Next~23 .lut_mask = 16'hFEFD;
defparam \inst1|state_R_Next~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N6
cycloneive_lcell_comb \inst1|Selector4~0 (
// Equation(s):
// \inst1|Selector4~0_combout  = (\inst1|state_R.check~q  & (!\inst1|Equal1~0_combout  & (\inst1|Equal2~0_combout  & !\inst1|Equal0~0_combout )))

	.dataa(\inst1|state_R.check~q ),
	.datab(\inst1|Equal1~0_combout ),
	.datac(\inst1|Equal2~0_combout ),
	.datad(\inst1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst1|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector4~0 .lut_mask = 16'h0020;
defparam \inst1|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N18
cycloneive_lcell_comb \inst1|Selector4~1 (
// Equation(s):
// \inst1|Selector4~1_combout  = (\inst1|Selector4~0_combout ) # ((!\inst1|update_Ready_R~q  & \inst1|state_R.updateMinLow~q ))

	.dataa(gnd),
	.datab(\inst1|update_Ready_R~q ),
	.datac(\inst1|state_R.updateMinLow~q ),
	.datad(\inst1|Selector4~0_combout ),
	.cin(gnd),
	.combout(\inst1|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector4~1 .lut_mask = 16'hFF30;
defparam \inst1|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N19
dffeas \inst1|state_R.updateMinLow (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|state_R.updateMinLow~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|state_R.updateMinLow .is_wysiwyg = "true";
defparam \inst1|state_R.updateMinLow .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N4
cycloneive_lcell_comb \inst1|Selector33~3 (
// Equation(s):
// \inst1|Selector33~3_combout  = (\inst|timeAndDate_Out[35]~2_combout  & \inst1|state_R.updateMinLow~q )

	.dataa(gnd),
	.datab(\inst|timeAndDate_Out[35]~2_combout ),
	.datac(gnd),
	.datad(\inst1|state_R.updateMinLow~q ),
	.cin(gnd),
	.combout(\inst1|Selector33~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector33~3 .lut_mask = 16'hCC00;
defparam \inst1|Selector33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N4
cycloneive_lcell_comb \inst1|min_Low_R[0]~0 (
// Equation(s):
// \inst1|min_Low_R[0]~0_combout  = (\inst1|month_Low_R[1]~2_combout  & ((\inst1|state_R.updateMinLow~q ) # ((\inst1|Selector90~6_combout  & \inst1|write_Count_R [0]))))

	.dataa(\inst1|state_R.updateMinLow~q ),
	.datab(\inst1|Selector90~6_combout ),
	.datac(\inst1|month_Low_R[1]~2_combout ),
	.datad(\inst1|write_Count_R [0]),
	.cin(gnd),
	.combout(\inst1|min_Low_R[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|min_Low_R[0]~0 .lut_mask = 16'hE0A0;
defparam \inst1|min_Low_R[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N5
dffeas \inst1|min_Low_R[3] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Selector33~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|min_Low_R[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|min_Low_R [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|min_Low_R[3] .is_wysiwyg = "true";
defparam \inst1|min_Low_R[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N10
cycloneive_lcell_comb \inst1|Selector36~6 (
// Equation(s):
// \inst1|Selector36~6_combout  = (\inst|timeAndDate_Out[35]~2_combout  & \inst1|state_R.updateMinLow~q )

	.dataa(gnd),
	.datab(\inst|timeAndDate_Out[35]~2_combout ),
	.datac(gnd),
	.datad(\inst1|state_R.updateMinLow~q ),
	.cin(gnd),
	.combout(\inst1|Selector36~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector36~6 .lut_mask = 16'hCC00;
defparam \inst1|Selector36~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N11
dffeas \inst1|min_Low_R[0] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Selector36~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|min_Low_R[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|min_Low_R [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|min_Low_R[0] .is_wysiwyg = "true";
defparam \inst1|min_Low_R[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N22
cycloneive_lcell_comb \inst1|Equal2~0 (
// Equation(s):
// \inst1|Equal2~0_combout  = (\inst|timeAndDate_Out[35]~2_combout  & ((!\inst1|min_Low_R [0]) # (!\inst1|min_Low_R [3]))) # (!\inst|timeAndDate_Out[35]~2_combout  & ((\inst1|min_Low_R [3]) # (\inst1|min_Low_R [0])))

	.dataa(gnd),
	.datab(\inst|timeAndDate_Out[35]~2_combout ),
	.datac(\inst1|min_Low_R [3]),
	.datad(\inst1|min_Low_R [0]),
	.cin(gnd),
	.combout(\inst1|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Equal2~0 .lut_mask = 16'h3FFC;
defparam \inst1|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N14
cycloneive_lcell_comb \inst1|Selector33~2 (
// Equation(s):
// \inst1|Selector33~2_combout  = (\inst1|state_R.updateYearLow~q  & \inst|timeAndDate_Out[35]~2_combout )

	.dataa(\inst1|state_R.updateYearLow~q ),
	.datab(gnd),
	.datac(\inst|timeAndDate_Out[35]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|Selector33~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector33~2 .lut_mask = 16'hA0A0;
defparam \inst1|Selector33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N16
cycloneive_lcell_comb \inst1|year_Low_R[0]~0 (
// Equation(s):
// \inst1|year_Low_R[0]~0_combout  = (\inst1|month_Low_R[1]~2_combout  & ((\inst1|state_R.updateYearLow~q ) # ((\inst1|Selector90~6_combout  & \inst1|write_Count_R [0]))))

	.dataa(\inst1|Selector90~6_combout ),
	.datab(\inst1|write_Count_R [0]),
	.datac(\inst1|month_Low_R[1]~2_combout ),
	.datad(\inst1|state_R.updateYearLow~q ),
	.cin(gnd),
	.combout(\inst1|year_Low_R[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|year_Low_R[0]~0 .lut_mask = 16'hF080;
defparam \inst1|year_Low_R[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N5
dffeas \inst1|year_Low_R[3] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|Selector33~2_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|year_Low_R[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|year_Low_R [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|year_Low_R[3] .is_wysiwyg = "true";
defparam \inst1|year_Low_R[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N18
cycloneive_lcell_comb \inst1|Selector36~2 (
// Equation(s):
// \inst1|Selector36~2_combout  = (\inst1|state_R.updateYearLow~q  & \inst|timeAndDate_Out[35]~2_combout )

	.dataa(\inst1|state_R.updateYearLow~q ),
	.datab(gnd),
	.datac(\inst|timeAndDate_Out[35]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|Selector36~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector36~2 .lut_mask = 16'hA0A0;
defparam \inst1|Selector36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N19
dffeas \inst1|year_Low_R[0] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Selector36~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|year_Low_R[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|year_Low_R [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|year_Low_R[0] .is_wysiwyg = "true";
defparam \inst1|year_Low_R[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N4
cycloneive_lcell_comb \inst1|Equal10~0 (
// Equation(s):
// \inst1|Equal10~0_combout  = (\inst|timeAndDate_Out[35]~2_combout  & ((!\inst1|year_Low_R [0]) # (!\inst1|year_Low_R [3]))) # (!\inst|timeAndDate_Out[35]~2_combout  & ((\inst1|year_Low_R [3]) # (\inst1|year_Low_R [0])))

	.dataa(\inst|timeAndDate_Out[35]~2_combout ),
	.datab(gnd),
	.datac(\inst1|year_Low_R [3]),
	.datad(\inst1|year_Low_R [0]),
	.cin(gnd),
	.combout(\inst1|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Equal10~0 .lut_mask = 16'h5FFA;
defparam \inst1|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N16
cycloneive_lcell_comb \inst1|state_R_Next~20 (
// Equation(s):
// \inst1|state_R_Next~20_combout  = (\inst1|Equal3~0_combout ) # ((\inst1|Equal2~0_combout ) # ((\inst1|Equal10~0_combout ) # (\inst1|Equal0~0_combout )))

	.dataa(\inst1|Equal3~0_combout ),
	.datab(\inst1|Equal2~0_combout ),
	.datac(\inst1|Equal10~0_combout ),
	.datad(\inst1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst1|state_R_Next~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|state_R_Next~20 .lut_mask = 16'hFFFE;
defparam \inst1|state_R_Next~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N16
cycloneive_lcell_comb \inst1|month_Low_R[0]~4 (
// Equation(s):
// \inst1|month_Low_R[0]~4_combout  = (!\inst1|month_Low_R [0] & ((\inst1|state_R.updateMonthLow~q  & ((!\inst1|month_Low_R[1]~2_combout ))) # (!\inst1|state_R.updateMonthLow~q  & (!\inst1|Selector90~9_combout ))))

	.dataa(\inst1|Selector90~9_combout ),
	.datab(\inst1|state_R.updateMonthLow~q ),
	.datac(\inst1|month_Low_R[1]~2_combout ),
	.datad(\inst1|month_Low_R [0]),
	.cin(gnd),
	.combout(\inst1|month_Low_R[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|month_Low_R[0]~4 .lut_mask = 16'h001D;
defparam \inst1|month_Low_R[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N0
cycloneive_lcell_comb \inst1|month_Low_R[0]~6 (
// Equation(s):
// \inst1|month_Low_R[0]~6_combout  = (!\inst1|month_Low_R[0]~4_combout  & (((!\inst|timeAndDate_Out[35]~2_combout ) # (!\inst1|month_Low_R[1]~2_combout )) # (!\inst1|state_R.updateMonthLow~q )))

	.dataa(\inst1|state_R.updateMonthLow~q ),
	.datab(\inst1|month_Low_R[1]~2_combout ),
	.datac(\inst|timeAndDate_Out[35]~2_combout ),
	.datad(\inst1|month_Low_R[0]~4_combout ),
	.cin(gnd),
	.combout(\inst1|month_Low_R[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|month_Low_R[0]~6 .lut_mask = 16'h007F;
defparam \inst1|month_Low_R[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y21_N1
dffeas \inst1|month_Low_R[0] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|month_Low_R[0]~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|month_Low_R [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|month_Low_R[0] .is_wysiwyg = "true";
defparam \inst1|month_Low_R[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N12
cycloneive_lcell_comb \inst1|Equal9~0 (
// Equation(s):
// \inst1|Equal9~0_combout  = (\inst1|month_Low_R [1] & ((\inst1|month_Low_R [0]) # (!\inst|timeAndDate_Out[35]~2_combout ))) # (!\inst1|month_Low_R [1] & ((\inst|timeAndDate_Out[35]~2_combout ) # (!\inst1|month_Low_R [0])))

	.dataa(gnd),
	.datab(\inst1|month_Low_R [1]),
	.datac(\inst|timeAndDate_Out[35]~2_combout ),
	.datad(\inst1|month_Low_R [0]),
	.cin(gnd),
	.combout(\inst1|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Equal9~0 .lut_mask = 16'hFC3F;
defparam \inst1|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N2
cycloneive_lcell_comb \inst1|Selector13~2 (
// Equation(s):
// \inst1|Selector13~2_combout  = (\inst1|update_Ready_R~q  & (\inst1|Selector13~1_combout  & ((\inst1|Equal9~0_combout )))) # (!\inst1|update_Ready_R~q  & ((\inst1|state_R.updateMonthLow~q ) # ((\inst1|Selector13~1_combout  & \inst1|Equal9~0_combout ))))

	.dataa(\inst1|update_Ready_R~q ),
	.datab(\inst1|Selector13~1_combout ),
	.datac(\inst1|state_R.updateMonthLow~q ),
	.datad(\inst1|Equal9~0_combout ),
	.cin(gnd),
	.combout(\inst1|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector13~2 .lut_mask = 16'hDC50;
defparam \inst1|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N3
dffeas \inst1|state_R.updateMonthLow (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Selector13~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|state_R.updateMonthLow~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|state_R.updateMonthLow .is_wysiwyg = "true";
defparam \inst1|state_R.updateMonthLow .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N10
cycloneive_lcell_comb \inst1|month_Low_R[1]~3 (
// Equation(s):
// \inst1|month_Low_R[1]~3_combout  = ((!\inst1|state_R.updateMonthLow~q  & ((!\inst1|write_Count_R [0]) # (!\inst1|Selector90~6_combout )))) # (!\inst1|month_Low_R[1]~2_combout )

	.dataa(\inst1|Selector90~6_combout ),
	.datab(\inst1|month_Low_R[1]~2_combout ),
	.datac(\inst1|state_R.updateMonthLow~q ),
	.datad(\inst1|write_Count_R [0]),
	.cin(gnd),
	.combout(\inst1|month_Low_R[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|month_Low_R[1]~3 .lut_mask = 16'h373F;
defparam \inst1|month_Low_R[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N10
cycloneive_lcell_comb \inst1|Selector34~5 (
// Equation(s):
// \inst1|Selector34~5_combout  = (\inst1|state_R.updateMonthLow~q  & \inst|timeAndDate_Out[35]~2_combout )

	.dataa(\inst1|state_R.updateMonthLow~q ),
	.datab(gnd),
	.datac(\inst|timeAndDate_Out[35]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|Selector34~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector34~5 .lut_mask = 16'hA0A0;
defparam \inst1|Selector34~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N18
cycloneive_lcell_comb \inst1|month_Low_R[1]~5 (
// Equation(s):
// \inst1|month_Low_R[1]~5_combout  = (\inst1|month_Low_R[1]~3_combout  & ((\inst1|month_Low_R [1]) # ((\inst1|month_Low_R[1]~2_combout  & \inst1|Selector34~5_combout )))) # (!\inst1|month_Low_R[1]~3_combout  & (\inst1|month_Low_R[1]~2_combout  & 
// ((\inst1|Selector34~5_combout ))))

	.dataa(\inst1|month_Low_R[1]~3_combout ),
	.datab(\inst1|month_Low_R[1]~2_combout ),
	.datac(\inst1|month_Low_R [1]),
	.datad(\inst1|Selector34~5_combout ),
	.cin(gnd),
	.combout(\inst1|month_Low_R[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|month_Low_R[1]~5 .lut_mask = 16'hECA0;
defparam \inst1|month_Low_R[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y21_N19
dffeas \inst1|month_Low_R[1] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|month_Low_R[1]~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|month_Low_R [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|month_Low_R[1] .is_wysiwyg = "true";
defparam \inst1|month_Low_R[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N28
cycloneive_lcell_comb \inst1|state_R_Next~21 (
// Equation(s):
// \inst1|state_R_Next~21_combout  = (\inst1|hour_Low_R [0] & (((\inst1|month_Low_R [0]) # (!\inst|timeAndDate_Out[35]~2_combout )) # (!\inst1|month_Low_R [1]))) # (!\inst1|hour_Low_R [0] & ((\inst1|month_Low_R [1]) # ((\inst|timeAndDate_Out[35]~2_combout ) 
// # (!\inst1|month_Low_R [0]))))

	.dataa(\inst1|hour_Low_R [0]),
	.datab(\inst1|month_Low_R [1]),
	.datac(\inst|timeAndDate_Out[35]~2_combout ),
	.datad(\inst1|month_Low_R [0]),
	.cin(gnd),
	.combout(\inst1|state_R_Next~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|state_R_Next~21 .lut_mask = 16'hFE7F;
defparam \inst1|state_R_Next~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N22
cycloneive_lcell_comb \inst1|state_R_Next~24 (
// Equation(s):
// \inst1|state_R_Next~24_combout  = (\inst1|state_R_Next~22_combout ) # ((\inst1|state_R_Next~23_combout ) # ((\inst1|state_R_Next~20_combout ) # (\inst1|state_R_Next~21_combout )))

	.dataa(\inst1|state_R_Next~22_combout ),
	.datab(\inst1|state_R_Next~23_combout ),
	.datac(\inst1|state_R_Next~20_combout ),
	.datad(\inst1|state_R_Next~21_combout ),
	.cin(gnd),
	.combout(\inst1|state_R_Next~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|state_R_Next~24 .lut_mask = 16'hFFFE;
defparam \inst1|state_R_Next~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N28
cycloneive_lcell_comb \inst1|Selector14~1 (
// Equation(s):
// \inst1|Selector14~1_combout  = (\inst1|Selector14~0_combout  & (((!\inst1|update_Ready_R~q  & \inst1|state_R.updateYearHigh~q )) # (!\inst1|state_R_Next~24_combout ))) # (!\inst1|Selector14~0_combout  & (!\inst1|update_Ready_R~q  & 
// (\inst1|state_R.updateYearHigh~q )))

	.dataa(\inst1|Selector14~0_combout ),
	.datab(\inst1|update_Ready_R~q ),
	.datac(\inst1|state_R.updateYearHigh~q ),
	.datad(\inst1|state_R_Next~24_combout ),
	.cin(gnd),
	.combout(\inst1|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector14~1 .lut_mask = 16'h30BA;
defparam \inst1|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N29
dffeas \inst1|state_R.updateYearHigh (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Selector14~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|state_R.updateYearHigh~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|state_R.updateYearHigh .is_wysiwyg = "true";
defparam \inst1|state_R.updateYearHigh .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N12
cycloneive_lcell_comb \inst1|year_High_R[0]~0 (
// Equation(s):
// \inst1|year_High_R[0]~0_combout  = (\inst1|year_High_R [0] & ((\inst1|state_R.updateYearHigh~q  & ((!\inst1|month_Low_R[1]~2_combout ))) # (!\inst1|state_R.updateYearHigh~q  & (!\inst1|Selector90~9_combout ))))

	.dataa(\inst1|Selector90~9_combout ),
	.datab(\inst1|month_Low_R[1]~2_combout ),
	.datac(\inst1|state_R.updateYearHigh~q ),
	.datad(\inst1|year_High_R [0]),
	.cin(gnd),
	.combout(\inst1|year_High_R[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|year_High_R[0]~0 .lut_mask = 16'h3500;
defparam \inst1|year_High_R[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N10
cycloneive_lcell_comb \inst1|year_High_R[0]~1 (
// Equation(s):
// \inst1|year_High_R[0]~1_combout  = (\inst1|year_High_R[0]~0_combout ) # ((\inst1|month_Low_R[1]~2_combout  & (\inst1|state_R.updateYearHigh~q  & \inst|timeAndDate_Out[35]~2_combout )))

	.dataa(\inst1|year_High_R[0]~0_combout ),
	.datab(\inst1|month_Low_R[1]~2_combout ),
	.datac(\inst1|state_R.updateYearHigh~q ),
	.datad(\inst|timeAndDate_Out[35]~2_combout ),
	.cin(gnd),
	.combout(\inst1|year_High_R[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|year_High_R[0]~1 .lut_mask = 16'hEAAA;
defparam \inst1|year_High_R[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N11
dffeas \inst1|year_High_R[0] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|year_High_R[0]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|year_High_R [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|year_High_R[0] .is_wysiwyg = "true";
defparam \inst1|year_High_R[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N8
cycloneive_lcell_comb \inst1|state_R_Next~25 (
// Equation(s):
// \inst1|state_R_Next~25_combout  = (!\inst1|state_R_Next~24_combout  & (\inst1|year_High_R [0] $ (!\inst|timeAndDate_Out[35]~2_combout )))

	.dataa(\inst1|year_High_R [0]),
	.datab(\inst|timeAndDate_Out[35]~2_combout ),
	.datac(gnd),
	.datad(\inst1|state_R_Next~24_combout ),
	.cin(gnd),
	.combout(\inst1|state_R_Next~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|state_R_Next~25 .lut_mask = 16'h0099;
defparam \inst1|state_R_Next~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N9
dffeas \inst1|state_R.check (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|state_R_Next~25_combout ),
	.asdata(\inst1|update_Ready_R~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst1|state_R.check~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|state_R.check~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|state_R.check .is_wysiwyg = "true";
defparam \inst1|state_R.check .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N16
cycloneive_lcell_comb \inst1|Selector2~0 (
// Equation(s):
// \inst1|Selector2~0_combout  = (\inst1|state_R.check~q  & ((\inst1|Equal0~0_combout ) # ((!\inst1|update_Ready_R~q  & \inst1|state_R.updateSecLow~q )))) # (!\inst1|state_R.check~q  & (!\inst1|update_Ready_R~q  & (\inst1|state_R.updateSecLow~q )))

	.dataa(\inst1|state_R.check~q ),
	.datab(\inst1|update_Ready_R~q ),
	.datac(\inst1|state_R.updateSecLow~q ),
	.datad(\inst1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector2~0 .lut_mask = 16'hBA30;
defparam \inst1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N17
dffeas \inst1|state_R.updateSecLow (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|state_R.updateSecLow~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|state_R.updateSecLow .is_wysiwyg = "true";
defparam \inst1|state_R.updateSecLow .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N8
cycloneive_lcell_comb \inst1|Selector36~7 (
// Equation(s):
// \inst1|Selector36~7_combout  = (\inst|timeAndDate_Out[35]~2_combout  & \inst1|state_R.updateSecLow~q )

	.dataa(gnd),
	.datab(\inst|timeAndDate_Out[35]~2_combout ),
	.datac(gnd),
	.datad(\inst1|state_R.updateSecLow~q ),
	.cin(gnd),
	.combout(\inst1|Selector36~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector36~7 .lut_mask = 16'hCC00;
defparam \inst1|Selector36~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N9
dffeas \inst1|sec_Low_R[0] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Selector36~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|sec_Low_R[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sec_Low_R [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sec_Low_R[0] .is_wysiwyg = "true";
defparam \inst1|sec_Low_R[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N30
cycloneive_lcell_comb \inst1|Selector5~0 (
// Equation(s):
// \inst1|Selector5~0_combout  = (\inst1|state_R.check~q  & (\inst|timeAndDate_Out[35]~2_combout  $ (!\inst1|min_Low_R [3])))

	.dataa(gnd),
	.datab(\inst|timeAndDate_Out[35]~2_combout ),
	.datac(\inst1|min_Low_R [3]),
	.datad(\inst1|state_R.check~q ),
	.cin(gnd),
	.combout(\inst1|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector5~0 .lut_mask = 16'hC300;
defparam \inst1|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N0
cycloneive_lcell_comb \inst1|Selector5~1 (
// Equation(s):
// \inst1|Selector5~1_combout  = (\inst1|Selector5~0_combout  & ((\inst1|sec_Low_R [2] & (\inst1|sec_High_R [2] & \inst|timeAndDate_Out[35]~2_combout )) # (!\inst1|sec_Low_R [2] & (!\inst1|sec_High_R [2] & !\inst|timeAndDate_Out[35]~2_combout ))))

	.dataa(\inst1|sec_Low_R [2]),
	.datab(\inst1|sec_High_R [2]),
	.datac(\inst1|Selector5~0_combout ),
	.datad(\inst|timeAndDate_Out[35]~2_combout ),
	.cin(gnd),
	.combout(\inst1|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector5~1 .lut_mask = 16'h8010;
defparam \inst1|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N26
cycloneive_lcell_comb \inst1|Selector5~2 (
// Equation(s):
// \inst1|Selector5~2_combout  = (\inst1|Selector5~1_combout  & ((\inst1|sec_Low_R [0] & (\inst|timeAndDate_Out[35]~2_combout  & \inst1|min_Low_R [0])) # (!\inst1|sec_Low_R [0] & (!\inst|timeAndDate_Out[35]~2_combout  & !\inst1|min_Low_R [0]))))

	.dataa(\inst1|sec_Low_R [0]),
	.datab(\inst1|Selector5~1_combout ),
	.datac(\inst|timeAndDate_Out[35]~2_combout ),
	.datad(\inst1|min_Low_R [0]),
	.cin(gnd),
	.combout(\inst1|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector5~2 .lut_mask = 16'h8004;
defparam \inst1|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N14
cycloneive_lcell_comb \inst1|Selector5~3 (
// Equation(s):
// \inst1|Selector5~3_combout  = (\inst1|update_Ready_R~q  & (\inst1|Equal3~0_combout  & ((\inst1|Selector5~2_combout )))) # (!\inst1|update_Ready_R~q  & ((\inst1|state_R.updateMinHigh~q ) # ((\inst1|Equal3~0_combout  & \inst1|Selector5~2_combout ))))

	.dataa(\inst1|update_Ready_R~q ),
	.datab(\inst1|Equal3~0_combout ),
	.datac(\inst1|state_R.updateMinHigh~q ),
	.datad(\inst1|Selector5~2_combout ),
	.cin(gnd),
	.combout(\inst1|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector5~3 .lut_mask = 16'hDC50;
defparam \inst1|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N15
dffeas \inst1|state_R.updateMinHigh (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Selector5~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|state_R.updateMinHigh~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|state_R.updateMinHigh .is_wysiwyg = "true";
defparam \inst1|state_R.updateMinHigh .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N12
cycloneive_lcell_comb \inst1|Selector34~1 (
// Equation(s):
// \inst1|Selector34~1_combout  = (\inst1|state_R.updateMinHigh~q  & \inst|timeAndDate_Out[35]~2_combout )

	.dataa(\inst1|state_R.updateMinHigh~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|timeAndDate_Out[35]~2_combout ),
	.cin(gnd),
	.combout(\inst1|Selector34~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector34~1 .lut_mask = 16'hAA00;
defparam \inst1|Selector34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N22
cycloneive_lcell_comb \inst1|min_High_R[0]~0 (
// Equation(s):
// \inst1|min_High_R[0]~0_combout  = (\inst1|month_Low_R[1]~2_combout  & ((\inst1|state_R.updateMinHigh~q ) # ((\inst1|Selector90~6_combout  & \inst1|write_Count_R [0]))))

	.dataa(\inst1|state_R.updateMinHigh~q ),
	.datab(\inst1|Selector90~6_combout ),
	.datac(\inst1|month_Low_R[1]~2_combout ),
	.datad(\inst1|write_Count_R [0]),
	.cin(gnd),
	.combout(\inst1|min_High_R[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|min_High_R[0]~0 .lut_mask = 16'hE0A0;
defparam \inst1|min_High_R[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N13
dffeas \inst1|min_High_R[2] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Selector34~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|min_High_R[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|min_High_R [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|min_High_R[2] .is_wysiwyg = "true";
defparam \inst1|min_High_R[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N14
cycloneive_lcell_comb \inst1|Selector36~3 (
// Equation(s):
// \inst1|Selector36~3_combout  = (\inst1|state_R.updateMinHigh~q  & \inst|timeAndDate_Out[35]~2_combout )

	.dataa(\inst1|state_R.updateMinHigh~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|timeAndDate_Out[35]~2_combout ),
	.cin(gnd),
	.combout(\inst1|Selector36~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector36~3 .lut_mask = 16'hAA00;
defparam \inst1|Selector36~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N7
dffeas \inst1|min_High_R[0] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|Selector36~3_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|min_High_R[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|min_High_R [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|min_High_R[0] .is_wysiwyg = "true";
defparam \inst1|min_High_R[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N6
cycloneive_lcell_comb \inst1|Equal3~0 (
// Equation(s):
// \inst1|Equal3~0_combout  = (\inst1|min_High_R [2] & ((!\inst|timeAndDate_Out[35]~2_combout ) # (!\inst1|min_High_R [0]))) # (!\inst1|min_High_R [2] & ((\inst1|min_High_R [0]) # (\inst|timeAndDate_Out[35]~2_combout )))

	.dataa(\inst1|min_High_R [2]),
	.datab(gnd),
	.datac(\inst1|min_High_R [0]),
	.datad(\inst|timeAndDate_Out[35]~2_combout ),
	.cin(gnd),
	.combout(\inst1|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Equal3~0 .lut_mask = 16'h5FFA;
defparam \inst1|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N12
cycloneive_lcell_comb \inst1|Selector6~0 (
// Equation(s):
// \inst1|Selector6~0_combout  = (\inst1|state_R_Next~26_combout ) # ((\inst1|Equal4~0_combout  & (!\inst1|Equal3~0_combout  & \inst1|Selector5~2_combout )))

	.dataa(\inst1|Equal4~0_combout ),
	.datab(\inst1|state_R_Next~26_combout ),
	.datac(\inst1|Equal3~0_combout ),
	.datad(\inst1|Selector5~2_combout ),
	.cin(gnd),
	.combout(\inst1|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector6~0 .lut_mask = 16'hCECC;
defparam \inst1|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N13
dffeas \inst1|state_R.updateHourLow (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|state_R.updateHourLow~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|state_R.updateHourLow .is_wysiwyg = "true";
defparam \inst1|state_R.updateHourLow .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N12
cycloneive_lcell_comb \inst1|Selector35~2 (
// Equation(s):
// \inst1|Selector35~2_combout  = (\inst1|state_R.updateHourLow~q  & \inst|timeAndDate_Out[35]~2_combout )

	.dataa(\inst1|state_R.updateHourLow~q ),
	.datab(gnd),
	.datac(\inst|timeAndDate_Out[35]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|Selector35~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector35~2 .lut_mask = 16'hA0A0;
defparam \inst1|Selector35~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N0
cycloneive_lcell_comb \inst1|hour_Low_R[0]~0 (
// Equation(s):
// \inst1|hour_Low_R[0]~0_combout  = (\inst1|month_Low_R[1]~2_combout  & ((\inst1|state_R.updateHourLow~q ) # ((\inst1|Selector90~6_combout  & \inst1|write_Count_R [0]))))

	.dataa(\inst1|Selector90~6_combout ),
	.datab(\inst1|state_R.updateHourLow~q ),
	.datac(\inst1|month_Low_R[1]~2_combout ),
	.datad(\inst1|write_Count_R [0]),
	.cin(gnd),
	.combout(\inst1|hour_Low_R[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|hour_Low_R[0]~0 .lut_mask = 16'hE0C0;
defparam \inst1|hour_Low_R[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N13
dffeas \inst1|hour_Low_R[0] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Selector35~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|hour_Low_R[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|hour_Low_R [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|hour_Low_R[0] .is_wysiwyg = "true";
defparam \inst1|hour_Low_R[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N30
cycloneive_lcell_comb \inst1|Equal4~0 (
// Equation(s):
// \inst1|Equal4~0_combout  = \inst1|hour_Low_R [0] $ (\inst|timeAndDate_Out[35]~2_combout )

	.dataa(\inst1|hour_Low_R [0]),
	.datab(gnd),
	.datac(\inst|timeAndDate_Out[35]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Equal4~0 .lut_mask = 16'h5A5A;
defparam \inst1|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N30
cycloneive_lcell_comb \inst1|Selector13~0 (
// Equation(s):
// \inst1|Selector13~0_combout  = (!\inst1|Equal4~0_combout  & (!\inst1|Equal3~0_combout  & (!\inst1|Equal7~0_combout  & !\inst1|Equal5~0_combout )))

	.dataa(\inst1|Equal4~0_combout ),
	.datab(\inst1|Equal3~0_combout ),
	.datac(\inst1|Equal7~0_combout ),
	.datad(\inst1|Equal5~0_combout ),
	.cin(gnd),
	.combout(\inst1|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector13~0 .lut_mask = 16'h0001;
defparam \inst1|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N8
cycloneive_lcell_comb \inst1|Selector13~1 (
// Equation(s):
// \inst1|Selector13~1_combout  = (\inst1|Selector13~0_combout  & (!\inst1|Equal6~0_combout  & (!\inst1|Equal8~0_combout  & \inst1|Selector5~2_combout )))

	.dataa(\inst1|Selector13~0_combout ),
	.datab(\inst1|Equal6~0_combout ),
	.datac(\inst1|Equal8~0_combout ),
	.datad(\inst1|Selector5~2_combout ),
	.cin(gnd),
	.combout(\inst1|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector13~1 .lut_mask = 16'h0200;
defparam \inst1|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N26
cycloneive_lcell_comb \inst1|state_R_Next~27 (
// Equation(s):
// \inst1|state_R_Next~27_combout  = (\inst1|state_R.updateYearLow~q  & !\inst1|update_Ready_R~q )

	.dataa(\inst1|state_R.updateYearLow~q ),
	.datab(gnd),
	.datac(\inst1|update_Ready_R~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|state_R_Next~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|state_R_Next~27 .lut_mask = 16'h0A0A;
defparam \inst1|state_R_Next~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N6
cycloneive_lcell_comb \inst1|Selector15~0 (
// Equation(s):
// \inst1|Selector15~0_combout  = (\inst1|state_R_Next~27_combout ) # ((\inst1|Selector13~1_combout  & (\inst1|Equal10~0_combout  & !\inst1|Equal9~0_combout )))

	.dataa(\inst1|Selector13~1_combout ),
	.datab(\inst1|state_R_Next~27_combout ),
	.datac(\inst1|Equal10~0_combout ),
	.datad(\inst1|Equal9~0_combout ),
	.cin(gnd),
	.combout(\inst1|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector15~0 .lut_mask = 16'hCCEC;
defparam \inst1|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N7
dffeas \inst1|state_R.updateYearLow (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|state_R.updateYearLow~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|state_R.updateYearLow .is_wysiwyg = "true";
defparam \inst1|state_R.updateYearLow .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N18
cycloneive_lcell_comb \inst1|Selector25~0 (
// Equation(s):
// \inst1|Selector25~0_combout  = (!\inst1|state_R.updateYearLow~q  & (!\inst1|state_R.updateSecLow~q  & (!\inst1|state_R.updateMinLow~q  & !\inst1|state_R.updateMinHigh~q )))

	.dataa(\inst1|state_R.updateYearLow~q ),
	.datab(\inst1|state_R.updateSecLow~q ),
	.datac(\inst1|state_R.updateMinLow~q ),
	.datad(\inst1|state_R.updateMinHigh~q ),
	.cin(gnd),
	.combout(\inst1|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector25~0 .lut_mask = 16'h0001;
defparam \inst1|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N26
cycloneive_lcell_comb \inst1|Selector90~0 (
// Equation(s):
// \inst1|Selector90~0_combout  = (!\inst1|update_Ready_R~q  & (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|full_dff~q  & ((\inst1|state_R.updateDayHigh~q ) # (\inst1|state_R.updateYearHigh~q ))))

	.dataa(\inst1|update_Ready_R~q ),
	.datab(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(\inst1|state_R.updateDayHigh~q ),
	.datad(\inst1|state_R.updateYearHigh~q ),
	.cin(gnd),
	.combout(\inst1|Selector90~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector90~0 .lut_mask = 16'h1110;
defparam \inst1|Selector90~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N24
cycloneive_lcell_comb \inst1|Selector90~1 (
// Equation(s):
// \inst1|Selector90~1_combout  = (\inst1|Selector90~0_combout ) # ((\inst1|month_Low_R[1]~2_combout  & ((\inst1|state_R.updateHourLow~q ) # (!\inst1|Selector25~0_combout ))))

	.dataa(\inst1|month_Low_R[1]~2_combout ),
	.datab(\inst1|Selector25~0_combout ),
	.datac(\inst1|Selector90~0_combout ),
	.datad(\inst1|state_R.updateHourLow~q ),
	.cin(gnd),
	.combout(\inst1|Selector90~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector90~1 .lut_mask = 16'hFAF2;
defparam \inst1|Selector90~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N0
cycloneive_lcell_comb \inst1|Selector90~4 (
// Equation(s):
// \inst1|Selector90~4_combout  = (\inst1|month_Low_R[1]~2_combout  & ((\inst1|state_R.updateDayLow~q ) # ((\inst1|state_R.updateHourHigh~q ) # (\inst1|state_R.updateSecHigh~q ))))

	.dataa(\inst1|state_R.updateDayLow~q ),
	.datab(\inst1|month_Low_R[1]~2_combout ),
	.datac(\inst1|state_R.updateHourHigh~q ),
	.datad(\inst1|state_R.updateSecHigh~q ),
	.cin(gnd),
	.combout(\inst1|Selector90~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector90~4 .lut_mask = 16'hCCC8;
defparam \inst1|Selector90~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N24
cycloneive_lcell_comb \inst1|Selector90~7 (
// Equation(s):
// \inst1|Selector90~7_combout  = (\inst1|Selector90~1_combout ) # ((\inst1|Selector90~4_combout ) # ((\inst1|Selector90~3_combout ) # (!\inst1|month_Low_R[1]~3_combout )))

	.dataa(\inst1|Selector90~1_combout ),
	.datab(\inst1|Selector90~4_combout ),
	.datac(\inst1|Selector90~3_combout ),
	.datad(\inst1|month_Low_R[1]~3_combout ),
	.cin(gnd),
	.combout(\inst1|Selector90~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector90~7 .lut_mask = 16'hFEFF;
defparam \inst1|Selector90~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N25
dffeas \inst1|update_Ready_R (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Selector90~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|update_Ready_R~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|update_Ready_R .is_wysiwyg = "true";
defparam \inst1|update_Ready_R .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N2
cycloneive_lcell_comb \inst1|Selector37~0 (
// Equation(s):
// \inst1|Selector37~0_combout  = (!\inst1|update_Ready_R~q  & (!\inst1|state_R.check~q  & !\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|full_dff~q ))

	.dataa(gnd),
	.datab(\inst1|update_Ready_R~q ),
	.datac(\inst1|state_R.check~q ),
	.datad(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.cin(gnd),
	.combout(\inst1|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector37~0 .lut_mask = 16'h0003;
defparam \inst1|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N3
dffeas \inst1|data_Valid_out (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Selector37~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|data_Valid_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|data_Valid_out .is_wysiwyg = "true";
defparam \inst1|data_Valid_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N24
cycloneive_lcell_comb \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~12 (
// Equation(s):
// \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~12_combout  = (\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~6_combout  & (((\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|full_dff~q ) # (!\inst1|data_Valid_out~q )) # 
// (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout )))

	.dataa(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.datab(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.datac(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(\inst1|data_Valid_out~q ),
	.cin(gnd),
	.combout(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~12 .lut_mask = 16'hA2AA;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N25
dffeas \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|empty_dff (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N8
cycloneive_lcell_comb \inst2|Selector14~0 (
// Equation(s):
// \inst2|Selector14~0_combout  = (\inst2|lcd_states.mode1~q  & (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\inst2|Display_On_R~q  $ (!\inst1|display_on_out~q ))))

	.dataa(\inst2|Display_On_R~q ),
	.datab(\inst2|lcd_states.mode1~q ),
	.datac(\inst1|display_on_out~q ),
	.datad(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\inst2|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector14~0 .lut_mask = 16'h0084;
defparam \inst2|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N20
cycloneive_lcell_comb \inst2|Selector14~1 (
// Equation(s):
// \inst2|Selector14~1_combout  = (\inst2|lcd_states.mode0~q ) # (\inst2|Selector14~0_combout )

	.dataa(\inst2|lcd_states.mode0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|Selector14~0_combout ),
	.cin(gnd),
	.combout(\inst2|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector14~1 .lut_mask = 16'hFFAA;
defparam \inst2|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N21
dffeas \inst2|lcd_states.mode1 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|Selector14~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|clk_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|lcd_states.mode1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|lcd_states.mode1 .is_wysiwyg = "true";
defparam \inst2|lcd_states.mode1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N14
cycloneive_lcell_comb \inst2|lcd_states~41 (
// Equation(s):
// \inst2|lcd_states~41_combout  = (\inst2|lcd_states.mode1~q  & \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|empty_dff~q )

	.dataa(gnd),
	.datab(\inst2|lcd_states.mode1~q ),
	.datac(gnd),
	.datad(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\inst2|lcd_states~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|lcd_states~41 .lut_mask = 16'hCC00;
defparam \inst2|lcd_states~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N15
dffeas \inst2|lcd_states.blinkOff0 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|lcd_states~41_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|clk_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|lcd_states.blinkOff0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|lcd_states.blinkOff0 .is_wysiwyg = "true";
defparam \inst2|lcd_states.blinkOff0 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y28_N1
dffeas \inst2|lcd_states.blinkOff1 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|lcd_states.blinkOff0~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|clk_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|lcd_states.blinkOff1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|lcd_states.blinkOff1 .is_wysiwyg = "true";
defparam \inst2|lcd_states.blinkOff1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N10
cycloneive_lcell_comb \inst2|lcd_states.wrad0~feeder (
// Equation(s):
// \inst2|lcd_states.wrad0~feeder_combout  = \inst2|lcd_states.blinkOff1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|lcd_states.blinkOff1~q ),
	.cin(gnd),
	.combout(\inst2|lcd_states.wrad0~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|lcd_states.wrad0~feeder .lut_mask = 16'hFF00;
defparam \inst2|lcd_states.wrad0~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y29_N11
dffeas \inst2|lcd_states.wrad0 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|lcd_states.wrad0~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|clk_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|lcd_states.wrad0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|lcd_states.wrad0 .is_wysiwyg = "true";
defparam \inst2|lcd_states.wrad0 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y29_N7
dffeas \inst2|lcd_states.wrad1 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|lcd_states.wrad0~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|clk_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|lcd_states.wrad1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|lcd_states.wrad1 .is_wysiwyg = "true";
defparam \inst2|lcd_states.wrad1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N8
cycloneive_lcell_comb \inst2|lcd_states.wrcr0~feeder (
// Equation(s):
// \inst2|lcd_states.wrcr0~feeder_combout  = \inst2|lcd_states.wrad1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|lcd_states.wrad1~q ),
	.cin(gnd),
	.combout(\inst2|lcd_states.wrcr0~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|lcd_states.wrcr0~feeder .lut_mask = 16'hFF00;
defparam \inst2|lcd_states.wrcr0~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y31_N9
dffeas \inst2|lcd_states.wrcr0 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|lcd_states.wrcr0~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|clk_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|lcd_states.wrcr0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|lcd_states.wrcr0 .is_wysiwyg = "true";
defparam \inst2|lcd_states.wrcr0 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y31_N23
dffeas \inst2|lcd_states.wrcr1 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|lcd_states.wrcr0~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|clk_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|lcd_states.wrcr1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|lcd_states.wrcr1 .is_wysiwyg = "true";
defparam \inst2|lcd_states.wrcr1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N10
cycloneive_lcell_comb \inst2|Selector17~0 (
// Equation(s):
// \inst2|Selector17~0_combout  = (\inst2|lcd_states.wrcr1~q ) # ((\inst2|lcd_states.rd_bf1~q  & \LCD_Data_IO[7]~input_o ))

	.dataa(\inst2|lcd_states.rd_bf1~q ),
	.datab(gnd),
	.datac(\inst2|lcd_states.wrcr1~q ),
	.datad(\LCD_Data_IO[7]~input_o ),
	.cin(gnd),
	.combout(\inst2|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector17~0 .lut_mask = 16'hFAF0;
defparam \inst2|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y31_N11
dffeas \inst2|lcd_states.rd_bf0 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|clk_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|lcd_states.rd_bf0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|lcd_states.rd_bf0 .is_wysiwyg = "true";
defparam \inst2|lcd_states.rd_bf0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N26
cycloneive_lcell_comb \inst2|lcd_states~42 (
// Equation(s):
// \inst2|lcd_states~42_combout  = (\LCD_Data_IO[7]~input_o  & \inst2|lcd_states.rd_bf0~q )

	.dataa(\LCD_Data_IO[7]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|lcd_states.rd_bf0~q ),
	.cin(gnd),
	.combout(\inst2|lcd_states~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|lcd_states~42 .lut_mask = 16'hAA00;
defparam \inst2|lcd_states~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y31_N27
dffeas \inst2|lcd_states.rd_bf1 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|lcd_states~42_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|clk_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|lcd_states.rd_bf1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|lcd_states.rd_bf1 .is_wysiwyg = "true";
defparam \inst2|lcd_states.rd_bf1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N30
cycloneive_lcell_comb \inst2|Selector16~0 (
// Equation(s):
// \inst2|Selector16~0_combout  = (!\LCD_Data_IO[7]~input_o  & ((\inst2|lcd_states.rd_bf1~q ) # (\inst2|lcd_states.rd_bf0~q )))

	.dataa(\LCD_Data_IO[7]~input_o ),
	.datab(gnd),
	.datac(\inst2|lcd_states.rd_bf1~q ),
	.datad(\inst2|lcd_states.rd_bf0~q ),
	.cin(gnd),
	.combout(\inst2|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector16~0 .lut_mask = 16'h5550;
defparam \inst2|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y31_N31
dffeas \inst2|lcd_states.shift0 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|clk_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|lcd_states.shift0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|lcd_states.shift0 .is_wysiwyg = "true";
defparam \inst2|lcd_states.shift0 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y31_N21
dffeas \inst2|lcd_states.shift1 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|lcd_states.shift0~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|clk_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|lcd_states.shift1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|lcd_states.shift1 .is_wysiwyg = "true";
defparam \inst2|lcd_states.shift1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N10
cycloneive_lcell_comb \inst2|Selector15~0 (
// Equation(s):
// \inst2|Selector15~0_combout  = (\inst2|lcd_states.mode1~q  & (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\inst2|Display_On_R~q  $ (\inst1|display_on_out~q ))))

	.dataa(\inst2|Display_On_R~q ),
	.datab(\inst2|lcd_states.mode1~q ),
	.datac(\inst1|display_on_out~q ),
	.datad(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\inst2|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector15~0 .lut_mask = 16'h0048;
defparam \inst2|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N18
cycloneive_lcell_comb \inst2|Selector15~1 (
// Equation(s):
// \inst2|Selector15~1_combout  = (\inst2|lcd_states.clear1~q ) # ((\inst2|lcd_states.shift1~q ) # (\inst2|Selector15~0_combout ))

	.dataa(\inst2|lcd_states.clear1~q ),
	.datab(gnd),
	.datac(\inst2|lcd_states.shift1~q ),
	.datad(\inst2|Selector15~0_combout ),
	.cin(gnd),
	.combout(\inst2|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector15~1 .lut_mask = 16'hFFFA;
defparam \inst2|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N19
dffeas \inst2|lcd_states.blink0 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|Selector15~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|clk_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|lcd_states.blink0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|lcd_states.blink0 .is_wysiwyg = "true";
defparam \inst2|lcd_states.blink0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N22
cycloneive_lcell_comb \inst2|lcd_states.blink1~feeder (
// Equation(s):
// \inst2|lcd_states.blink1~feeder_combout  = \inst2|lcd_states.blink0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|lcd_states.blink0~q ),
	.cin(gnd),
	.combout(\inst2|lcd_states.blink1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|lcd_states.blink1~feeder .lut_mask = 16'hFF00;
defparam \inst2|lcd_states.blink1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N23
dffeas \inst2|lcd_states.blink1 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|lcd_states.blink1~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|clk_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|lcd_states.blink1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|lcd_states.blink1 .is_wysiwyg = "true";
defparam \inst2|lcd_states.blink1 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y28_N31
dffeas \inst2|lcd_states.mode0 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|lcd_states.blink1~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|clk_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|lcd_states.mode0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|lcd_states.mode0 .is_wysiwyg = "true";
defparam \inst2|lcd_states.mode0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N30
cycloneive_lcell_comb \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~0 (
// Equation(s):
// \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  = (\inst2|clk_enable~q  & (\inst2|lcd_states.mode0~q  & \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|empty_dff~q ))

	.dataa(\inst2|clk_enable~q ),
	.datab(gnd),
	.datac(\inst2|lcd_states.mode0~q ),
	.datad(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~0 .lut_mask = 16'hA000;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N22
cycloneive_lcell_comb \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~13 (
// Equation(s):
// \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~13_combout  = \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  $ (((!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|full_dff~q  & \inst1|data_Valid_out~q )))

	.dataa(gnd),
	.datab(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datad(\inst1|data_Valid_out~q ),
	.cin(gnd),
	.combout(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~13 .lut_mask = 16'hC3F0;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N7
dffeas \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N30
cycloneive_lcell_comb \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~7 (
// Equation(s):
// \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~7_combout  = (\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|full_dff~q  & 
// (\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & \inst1|data_Valid_out~q )))

	.dataa(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datab(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(\inst1|data_Valid_out~q ),
	.cin(gnd),
	.combout(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~7 .lut_mask = 16'h2000;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N16
cycloneive_lcell_comb \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~8 (
// Equation(s):
// \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~8_combout  = (\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & (\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & 
// \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]))

	.dataa(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datab(gnd),
	.datac(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datad(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~8 .lut_mask = 16'hA000;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N4
cycloneive_lcell_comb \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~9 (
// Equation(s):
// \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~9_combout  = (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ((\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|full_dff~q ) # 
// ((\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~7_combout  & \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~8_combout ))))

	.dataa(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~7_combout ),
	.datab(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~8_combout ),
	.datac(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.cin(gnd),
	.combout(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~9 .lut_mask = 16'h00F8;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N5
dffeas \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|full_dff (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N0
cycloneive_lcell_comb \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|full_dff~q  & \inst1|data_Valid_out~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(\inst1|data_Valid_out~q ),
	.cin(gnd),
	.combout(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 16'h0F00;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N6
cycloneive_lcell_comb \inst1|Selector36~0 (
// Equation(s):
// \inst1|Selector36~0_combout  = (\inst1|write_Count_R [4] & !\inst1|state_R.writeFrame~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|write_Count_R [4]),
	.datad(\inst1|state_R.writeFrame~q ),
	.cin(gnd),
	.combout(\inst1|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector36~0 .lut_mask = 16'h00F0;
defparam \inst1|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N2
cycloneive_lcell_comb \inst1|Mux15~0 (
// Equation(s):
// \inst1|Mux15~0_combout  = (!\inst1|write_Count_R [3] & (\inst1|write_Count_R [2] & (\inst1|write_Count_R [0] $ (!\inst1|write_Count_R [1]))))

	.dataa(\inst1|write_Count_R [3]),
	.datab(\inst1|write_Count_R [0]),
	.datac(\inst1|write_Count_R [1]),
	.datad(\inst1|write_Count_R [2]),
	.cin(gnd),
	.combout(\inst1|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux15~0 .lut_mask = 16'h4100;
defparam \inst1|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N28
cycloneive_lcell_comb \inst1|Selector36~4 (
// Equation(s):
// \inst1|Selector36~4_combout  = (\inst1|Selector36~0_combout  & ((\inst1|Mux15~0_combout ) # ((\inst|timeAndDate_Out[35]~2_combout  & \inst1|Selector31~0_combout )))) # (!\inst1|Selector36~0_combout  & (((\inst|timeAndDate_Out[35]~2_combout  & 
// \inst1|Selector31~0_combout ))))

	.dataa(\inst1|Selector36~0_combout ),
	.datab(\inst1|Mux15~0_combout ),
	.datac(\inst|timeAndDate_Out[35]~2_combout ),
	.datad(\inst1|Selector31~0_combout ),
	.cin(gnd),
	.combout(\inst1|Selector36~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector36~4 .lut_mask = 16'hF888;
defparam \inst1|Selector36~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N16
cycloneive_lcell_comb \inst1|Selector36~1 (
// Equation(s):
// \inst1|Selector36~1_combout  = (\inst|timeAndDate_Out[35]~2_combout  & ((\inst1|state_R.updateHourLow~q ) # ((\inst1|state_R.updateYearHigh~q ) # (\inst1|state_R.updateMonthLow~q ))))

	.dataa(\inst1|state_R.updateHourLow~q ),
	.datab(\inst1|state_R.updateYearHigh~q ),
	.datac(\inst|timeAndDate_Out[35]~2_combout ),
	.datad(\inst1|state_R.updateMonthLow~q ),
	.cin(gnd),
	.combout(\inst1|Selector36~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector36~1 .lut_mask = 16'hF0E0;
defparam \inst1|Selector36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N30
cycloneive_lcell_comb \inst1|Selector36~5 (
// Equation(s):
// \inst1|Selector36~5_combout  = (\inst1|Selector36~2_combout ) # ((\inst1|Selector36~4_combout ) # ((\inst1|Selector36~3_combout ) # (\inst1|Selector36~1_combout )))

	.dataa(\inst1|Selector36~2_combout ),
	.datab(\inst1|Selector36~4_combout ),
	.datac(\inst1|Selector36~3_combout ),
	.datad(\inst1|Selector36~1_combout ),
	.cin(gnd),
	.combout(\inst1|Selector36~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector36~5 .lut_mask = 16'hFFFE;
defparam \inst1|Selector36~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N28
cycloneive_lcell_comb \inst1|Selector36~8 (
// Equation(s):
// \inst1|Selector36~8_combout  = (\inst|timeAndDate_Out[35]~2_combout  & ((\inst1|state_R.updateDayHigh~q ) # (\inst1|state_R.updateDayLow~q )))

	.dataa(\inst|timeAndDate_Out[35]~2_combout ),
	.datab(\inst1|state_R.updateDayHigh~q ),
	.datac(\inst1|state_R.updateDayLow~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|Selector36~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector36~8 .lut_mask = 16'hA8A8;
defparam \inst1|Selector36~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N18
cycloneive_lcell_comb \inst1|Selector36~9 (
// Equation(s):
// \inst1|Selector36~9_combout  = (\inst1|Selector36~5_combout ) # ((\inst1|Selector36~8_combout ) # ((\inst1|Selector36~7_combout ) # (\inst1|Selector36~6_combout )))

	.dataa(\inst1|Selector36~5_combout ),
	.datab(\inst1|Selector36~8_combout ),
	.datac(\inst1|Selector36~7_combout ),
	.datad(\inst1|Selector36~6_combout ),
	.cin(gnd),
	.combout(\inst1|Selector36~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector36~9 .lut_mask = 16'hFFFE;
defparam \inst1|Selector36~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N19
dffeas \inst1|data_Out[0] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Selector36~9_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|data_Out[0] .is_wysiwyg = "true";
defparam \inst1|data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N30
cycloneive_lcell_comb \inst1|Selector33~0 (
// Equation(s):
// \inst1|Selector33~0_combout  = (\inst1|write_Count_R [0] & (!\inst1|write_Count_R [1] & (!\inst1|write_Count_R [3] & \inst1|Selector90~5_combout )))

	.dataa(\inst1|write_Count_R [0]),
	.datab(\inst1|write_Count_R [1]),
	.datac(\inst1|write_Count_R [3]),
	.datad(\inst1|Selector90~5_combout ),
	.cin(gnd),
	.combout(\inst1|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector33~0 .lut_mask = 16'h0200;
defparam \inst1|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N0
cycloneive_lcell_comb \inst1|Mux13~0 (
// Equation(s):
// \inst1|Mux13~0_combout  = (\inst1|write_Count_R [2]) # ((\inst1|write_Count_R [0] & ((\inst1|write_Count_R [4]) # (!\inst1|write_Count_R [1]))) # (!\inst1|write_Count_R [0] & ((\inst1|write_Count_R [1]))))

	.dataa(\inst1|write_Count_R [0]),
	.datab(\inst1|write_Count_R [4]),
	.datac(\inst1|write_Count_R [2]),
	.datad(\inst1|write_Count_R [1]),
	.cin(gnd),
	.combout(\inst1|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux13~0 .lut_mask = 16'hFDFA;
defparam \inst1|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N26
cycloneive_lcell_comb \inst1|Selector33~1 (
// Equation(s):
// \inst1|Selector33~1_combout  = (\inst1|Selector33~0_combout ) # ((!\inst1|Mux13~0_combout  & (\inst1|write_Count_R [3] & !\inst1|state_R.writeFrame~q )))

	.dataa(\inst1|Selector33~0_combout ),
	.datab(\inst1|Mux13~0_combout ),
	.datac(\inst1|write_Count_R [3]),
	.datad(\inst1|state_R.writeFrame~q ),
	.cin(gnd),
	.combout(\inst1|Selector33~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector33~1 .lut_mask = 16'hAABA;
defparam \inst1|Selector33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N20
cycloneive_lcell_comb \inst1|Selector35~0 (
// Equation(s):
// \inst1|Selector35~0_combout  = (\inst1|Selector33~1_combout ) # ((\inst|timeAndDate_Out[35]~2_combout  & ((\inst1|state_R.updateHourLow~q ) # (\inst1|state_R.updateMonthLow~q ))))

	.dataa(\inst1|state_R.updateHourLow~q ),
	.datab(\inst1|state_R.updateMonthLow~q ),
	.datac(\inst|timeAndDate_Out[35]~2_combout ),
	.datad(\inst1|Selector33~1_combout ),
	.cin(gnd),
	.combout(\inst1|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector35~0 .lut_mask = 16'hFFE0;
defparam \inst1|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N2
cycloneive_lcell_comb \inst1|Selector35~1 (
// Equation(s):
// \inst1|Selector35~1_combout  = (\inst1|Selector35~0_combout ) # ((\inst|timeAndDate_Out[35]~2_combout  & ((\inst1|state_R.updateHourHigh~q ) # (\inst1|state_R.updateDayHigh~q ))))

	.dataa(\inst|timeAndDate_Out[35]~2_combout ),
	.datab(\inst1|Selector35~0_combout ),
	.datac(\inst1|state_R.updateHourHigh~q ),
	.datad(\inst1|state_R.updateDayHigh~q ),
	.cin(gnd),
	.combout(\inst1|Selector35~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector35~1 .lut_mask = 16'hEEEC;
defparam \inst1|Selector35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N3
dffeas \inst1|data_Out[1] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Selector35~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|data_Out[1] .is_wysiwyg = "true";
defparam \inst1|data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N8
cycloneive_lcell_comb \inst1|Selector34~0 (
// Equation(s):
// \inst1|Selector34~0_combout  = (\inst|timeAndDate_Out[35]~2_combout  & ((\inst1|state_R.updateSecHigh~q ) # ((!\inst1|write_Count_R [0] & \inst1|state_R.updateWeekday~q ))))

	.dataa(\inst|timeAndDate_Out[35]~2_combout ),
	.datab(\inst1|write_Count_R [0]),
	.datac(\inst1|state_R.updateWeekday~q ),
	.datad(\inst1|state_R.updateSecHigh~q ),
	.cin(gnd),
	.combout(\inst1|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector34~0 .lut_mask = 16'hAA20;
defparam \inst1|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N26
cycloneive_lcell_comb \inst1|Mux14~0 (
// Equation(s):
// \inst1|Mux14~0_combout  = (!\inst1|write_Count_R [1] & ((\inst1|write_Count_R [3] & (!\inst1|write_Count_R [0] & !\inst1|write_Count_R [2])) # (!\inst1|write_Count_R [3] & (\inst1|write_Count_R [0] & \inst1|write_Count_R [2]))))

	.dataa(\inst1|write_Count_R [3]),
	.datab(\inst1|write_Count_R [0]),
	.datac(\inst1|write_Count_R [1]),
	.datad(\inst1|write_Count_R [2]),
	.cin(gnd),
	.combout(\inst1|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux14~0 .lut_mask = 16'h0402;
defparam \inst1|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N4
cycloneive_lcell_comb \inst1|Selector34~3 (
// Equation(s):
// \inst1|Selector34~3_combout  = (\inst1|Mux14~0_combout  & ((\inst1|Selector36~0_combout ) # ((\inst|timeAndDate_Out[35]~2_combout  & \inst1|state_R.updateMonthLow~q )))) # (!\inst1|Mux14~0_combout  & (((\inst|timeAndDate_Out[35]~2_combout  & 
// \inst1|state_R.updateMonthLow~q ))))

	.dataa(\inst1|Mux14~0_combout ),
	.datab(\inst1|Selector36~0_combout ),
	.datac(\inst|timeAndDate_Out[35]~2_combout ),
	.datad(\inst1|state_R.updateMonthLow~q ),
	.cin(gnd),
	.combout(\inst1|Selector34~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector34~3 .lut_mask = 16'hF888;
defparam \inst1|Selector34~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N4
cycloneive_lcell_comb \inst1|Selector34~4 (
// Equation(s):
// \inst1|Selector34~4_combout  = (\inst1|Selector34~0_combout ) # ((\inst1|Selector34~3_combout ) # ((\inst1|Selector34~1_combout ) # (\inst1|Selector34~2_combout )))

	.dataa(\inst1|Selector34~0_combout ),
	.datab(\inst1|Selector34~3_combout ),
	.datac(\inst1|Selector34~1_combout ),
	.datad(\inst1|Selector34~2_combout ),
	.cin(gnd),
	.combout(\inst1|Selector34~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector34~4 .lut_mask = 16'hFFFE;
defparam \inst1|Selector34~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N5
dffeas \inst1|data_Out[2] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Selector34~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|data_Out[2] .is_wysiwyg = "true";
defparam \inst1|data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N16
cycloneive_lcell_comb \inst2|Mux14~0 (
// Equation(s):
// \inst2|Mux14~0_combout  = (\inst1|data_Out [1]) # (\inst1|data_Out [2])

	.dataa(gnd),
	.datab(\inst1|data_Out [1]),
	.datac(\inst1|data_Out [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux14~0 .lut_mask = 16'hFCFC;
defparam \inst2|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N30
cycloneive_lcell_comb \inst1|WideOr12 (
// Equation(s):
// \inst1|WideOr12~combout  = (\inst1|state_R.writeFrame~q  & (!\inst1|state_R.check~q  & !\inst1|state_R.updateWeekday~q ))

	.dataa(gnd),
	.datab(\inst1|state_R.writeFrame~q ),
	.datac(\inst1|state_R.check~q ),
	.datad(\inst1|state_R.updateWeekday~q ),
	.cin(gnd),
	.combout(\inst1|WideOr12~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr12 .lut_mask = 16'h000C;
defparam \inst1|WideOr12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N31
dffeas \inst1|data_mode_out[1] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|WideOr12~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|data_mode_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|data_mode_out[1] .is_wysiwyg = "true";
defparam \inst1|data_mode_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N6
cycloneive_lcell_comb \inst1|Selector33~4 (
// Equation(s):
// \inst1|Selector33~4_combout  = (\inst|timeAndDate_Out[35]~2_combout  & (\inst1|write_Count_R [0] & \inst1|state_R.updateWeekday~q ))

	.dataa(\inst|timeAndDate_Out[35]~2_combout ),
	.datab(\inst1|write_Count_R [0]),
	.datac(gnd),
	.datad(\inst1|state_R.updateWeekday~q ),
	.cin(gnd),
	.combout(\inst1|Selector33~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector33~4 .lut_mask = 16'h8800;
defparam \inst1|Selector33~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N4
cycloneive_lcell_comb \inst1|Selector33~5 (
// Equation(s):
// \inst1|Selector33~5_combout  = (\inst1|Selector33~4_combout ) # ((\inst1|Selector33~1_combout ) # ((\inst1|Selector33~2_combout ) # (\inst1|Selector33~3_combout )))

	.dataa(\inst1|Selector33~4_combout ),
	.datab(\inst1|Selector33~1_combout ),
	.datac(\inst1|Selector33~2_combout ),
	.datad(\inst1|Selector33~3_combout ),
	.cin(gnd),
	.combout(\inst1|Selector33~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector33~5 .lut_mask = 16'hFFFE;
defparam \inst1|Selector33~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N5
dffeas \inst1|data_Out[3] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Selector33~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|data_Out[3] .is_wysiwyg = "true";
defparam \inst1|data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N4
cycloneive_lcell_comb \inst2|Mux20~0 (
// Equation(s):
// \inst2|Mux20~0_combout  = (\inst1|data_Out [0] & (((!\inst1|data_Out [3]) # (!\inst1|data_mode_out [1])) # (!\inst2|Mux14~0_combout )))

	.dataa(\inst1|data_Out [0]),
	.datab(\inst2|Mux14~0_combout ),
	.datac(\inst1|data_mode_out [1]),
	.datad(\inst1|data_Out [3]),
	.cin(gnd),
	.combout(\inst2|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux20~0 .lut_mask = 16'h2AAA;
defparam \inst2|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N16
cycloneive_lcell_comb \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y29_N17
dffeas \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N18
cycloneive_lcell_comb \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y29_N19
dffeas \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N20
cycloneive_lcell_comb \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y29_N21
dffeas \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N22
cycloneive_lcell_comb \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// ((\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y29_N23
dffeas \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N24
cycloneive_lcell_comb \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ 
// (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.cin(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hF00F;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y29_N25
dffeas \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y28_N13
dffeas \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|low_addressa[0] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N22
cycloneive_lcell_comb \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = !\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 16'h0F0F;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N23
dffeas \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N12
cycloneive_lcell_comb \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  = (\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ((!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ))) # 
// (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & (\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|low_addressa [0]))

	.dataa(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datab(gnd),
	.datac(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.datad(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.cin(gnd),
	.combout(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 16'h50FA;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N9
dffeas \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|low_addressa[1] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N14
cycloneive_lcell_comb \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout  = \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] $ (VCC)
// \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.cout(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N16
cycloneive_lcell_comb \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~11 (
// Equation(s):
// \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~11_combout  = (\inst2|lcd_states.mode0~q  & (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & (\inst2|clk_enable~q  & 
// \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|empty_dff~q )))

	.dataa(\inst2|lcd_states.mode0~q ),
	.datab(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datac(\inst2|clk_enable~q ),
	.datad(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~11 .lut_mask = 16'h2000;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N15
dffeas \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N8
cycloneive_lcell_comb \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  = (\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ((\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit 
// [0]))) # (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & (\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|low_addressa [1]))

	.dataa(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datab(gnd),
	.datac(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datad(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 16'hFA50;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N16
cycloneive_lcell_comb \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout  = (\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & 
// (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT )) # (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & 
// ((\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # (GND)))
// \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY((!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # 
// (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.combout(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.cout(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y28_N17
dffeas \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y28_N3
dffeas \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|low_addressa[2] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N2
cycloneive_lcell_comb \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  = (\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & (\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit 
// [1])) # (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ((\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|low_addressa [2])))

	.dataa(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datab(gnd),
	.datac(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datad(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.cin(gnd),
	.combout(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 16'hAAF0;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N5
dffeas \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|low_addressa[3] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N18
cycloneive_lcell_comb \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout  = (\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// (\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  $ (GND))) # (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  & VCC))
// \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY((\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// !\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.combout(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.cout(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y28_N19
dffeas \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N4
cycloneive_lcell_comb \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  = (\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ((\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit 
// [2]))) # (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & (\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|low_addressa [3]))

	.dataa(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datab(gnd),
	.datac(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.datad(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 16'hFA50;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N20
cycloneive_lcell_comb \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout  = \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  $ 
// (\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.cin(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.combout(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 16'h0FF0;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y28_N21
dffeas \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|_~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y28_N25
dffeas \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|low_addressa[4] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N24
cycloneive_lcell_comb \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout  = (\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & (\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit 
// [3])) # (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ((\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|low_addressa [4])))

	.dataa(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datab(gnd),
	.datac(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datad(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.cin(gnd),
	.combout(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 16'hAAF0;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N2
cycloneive_lcell_comb \inst2|Mux19~0 (
// Equation(s):
// \inst2|Mux19~0_combout  = (\inst1|data_Out [1] & ((!\inst1|data_mode_out [1]) # (!\inst1|data_Out [3])))

	.dataa(\inst1|data_Out [3]),
	.datab(\inst1|data_Out [1]),
	.datac(\inst1|data_mode_out [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux19~0 .lut_mask = 16'h4C4C;
defparam \inst2|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N24
cycloneive_lcell_comb \inst2|Mux18~0 (
// Equation(s):
// \inst2|Mux18~0_combout  = (\inst1|data_Out [2] & ((!\inst1|data_mode_out [1]) # (!\inst1|data_Out [3])))

	.dataa(\inst1|data_Out [3]),
	.datab(\inst1|data_mode_out [1]),
	.datac(\inst1|data_Out [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux18~0 .lut_mask = 16'h7070;
defparam \inst2|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N6
cycloneive_lcell_comb \inst1|Mux12~0 (
// Equation(s):
// \inst1|Mux12~0_combout  = (\inst1|write_Count_R [3] & (!\inst1|write_Count_R [2] & (\inst1|write_Count_R [0] $ (\inst1|write_Count_R [1])))) # (!\inst1|write_Count_R [3] & ((\inst1|write_Count_R [0] & ((\inst1|write_Count_R [1]))) # (!\inst1|write_Count_R 
// [0] & (\inst1|write_Count_R [2]))))

	.dataa(\inst1|write_Count_R [2]),
	.datab(\inst1|write_Count_R [0]),
	.datac(\inst1|write_Count_R [3]),
	.datad(\inst1|write_Count_R [1]),
	.cin(gnd),
	.combout(\inst1|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux12~0 .lut_mask = 16'h1E42;
defparam \inst1|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N12
cycloneive_lcell_comb \inst1|Selector32~0 (
// Equation(s):
// \inst1|Selector32~0_combout  = (!\inst1|write_Count_R [4] & (\inst1|write_Count_R [3] $ (((\inst1|write_Count_R [2] & \inst1|write_Count_R [1])))))

	.dataa(\inst1|write_Count_R [2]),
	.datab(\inst1|write_Count_R [4]),
	.datac(\inst1|write_Count_R [3]),
	.datad(\inst1|write_Count_R [1]),
	.cin(gnd),
	.combout(\inst1|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector32~0 .lut_mask = 16'h1230;
defparam \inst1|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N8
cycloneive_lcell_comb \inst1|Selector32~1 (
// Equation(s):
// \inst1|Selector32~1_combout  = (!\inst1|state_R.writeFrame~q  & ((\inst1|Selector32~0_combout ) # ((\inst1|Mux12~0_combout  & \inst1|write_Count_R [4]))))

	.dataa(\inst1|Mux12~0_combout ),
	.datab(\inst1|write_Count_R [4]),
	.datac(\inst1|Selector32~0_combout ),
	.datad(\inst1|state_R.writeFrame~q ),
	.cin(gnd),
	.combout(\inst1|Selector32~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector32~1 .lut_mask = 16'h00F8;
defparam \inst1|Selector32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y26_N9
dffeas \inst1|data_Out[4] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Selector32~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|data_Out[4] .is_wysiwyg = "true";
defparam \inst1|data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N14
cycloneive_lcell_comb \inst2|Mux16~0 (
// Equation(s):
// \inst2|Mux16~0_combout  = (\inst1|data_mode_out [1]) # (\inst1|data_Out [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|data_mode_out [1]),
	.datad(\inst1|data_Out [4]),
	.cin(gnd),
	.combout(\inst2|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux16~0 .lut_mask = 16'hFFF0;
defparam \inst2|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N24
cycloneive_lcell_comb \inst1|Selector31~1 (
// Equation(s):
// \inst1|Selector31~1_combout  = (\inst1|state_R.updateWeekday~q  & ((\inst1|write_Count_R [0]) # ((!\inst|timeAndDate_Out[35]~2_combout )))) # (!\inst1|state_R.updateWeekday~q  & (((!\inst1|state_R.writeFrame~q ))))

	.dataa(\inst1|write_Count_R [0]),
	.datab(\inst1|state_R.writeFrame~q ),
	.datac(\inst1|state_R.updateWeekday~q ),
	.datad(\inst|timeAndDate_Out[35]~2_combout ),
	.cin(gnd),
	.combout(\inst1|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector31~1 .lut_mask = 16'hA3F3;
defparam \inst1|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N25
dffeas \inst1|data_Out[5] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Selector31~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|data_Out[5] .is_wysiwyg = "true";
defparam \inst1|data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N12
cycloneive_lcell_comb \inst2|Mux15~0 (
// Equation(s):
// \inst2|Mux15~0_combout  = (\inst1|data_mode_out [1] & (((!\inst2|Mux14~0_combout )) # (!\inst1|data_Out [3]))) # (!\inst1|data_mode_out [1] & (((\inst1|data_Out [5]))))

	.dataa(\inst1|data_Out [3]),
	.datab(\inst2|Mux14~0_combout ),
	.datac(\inst1|data_mode_out [1]),
	.datad(\inst1|data_Out [5]),
	.cin(gnd),
	.combout(\inst2|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux15~0 .lut_mask = 16'h7F70;
defparam \inst2|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y25_N19
dffeas \inst1|data_Out[6] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|data_Out[6] .is_wysiwyg = "true";
defparam \inst1|data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N10
cycloneive_lcell_comb \inst2|Mux14~1 (
// Equation(s):
// \inst2|Mux14~1_combout  = (\inst1|data_mode_out [1] & (((\inst2|Mux14~0_combout  & \inst1|data_Out [3])))) # (!\inst1|data_mode_out [1] & (\inst1|data_Out [6]))

	.dataa(\inst1|data_Out [6]),
	.datab(\inst2|Mux14~0_combout ),
	.datac(\inst1|data_mode_out [1]),
	.datad(\inst1|data_Out [3]),
	.cin(gnd),
	.combout(\inst2|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux14~1 .lut_mask = 16'hCA0A;
defparam \inst2|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N0
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N26
cycloneive_lcell_comb \inst1|Selector28~1 (
// Equation(s):
// \inst1|Selector28~1_combout  = (\inst1|state_R.updateMinHigh~q ) # ((\inst1|write_Count_R [0] & ((\inst1|state_R.updateWeekday~q ) # (!\inst1|state_R.writeFrame~q ))))

	.dataa(\inst1|state_R.updateWeekday~q ),
	.datab(\inst1|write_Count_R [0]),
	.datac(\inst1|state_R.updateMinHigh~q ),
	.datad(\inst1|state_R.writeFrame~q ),
	.cin(gnd),
	.combout(\inst1|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector28~1 .lut_mask = 16'hF8FC;
defparam \inst1|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N20
cycloneive_lcell_comb \inst1|Selector28~0 (
// Equation(s):
// \inst1|Selector28~0_combout  = (!\inst1|state_R.updateMonthLow~q  & (!\inst1|state_R.updateHourLow~q  & !\inst1|state_R.updateSecLow~q ))

	.dataa(gnd),
	.datab(\inst1|state_R.updateMonthLow~q ),
	.datac(\inst1|state_R.updateHourLow~q ),
	.datad(\inst1|state_R.updateSecLow~q ),
	.cin(gnd),
	.combout(\inst1|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector28~0 .lut_mask = 16'h0003;
defparam \inst1|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N16
cycloneive_lcell_comb \inst1|Selector28~2 (
// Equation(s):
// \inst1|Selector28~2_combout  = (\inst1|state_R.updateYearHigh~q ) # ((\inst1|state_R.updateDayHigh~q ) # ((\inst1|Selector28~1_combout ) # (!\inst1|Selector28~0_combout )))

	.dataa(\inst1|state_R.updateYearHigh~q ),
	.datab(\inst1|state_R.updateDayHigh~q ),
	.datac(\inst1|Selector28~1_combout ),
	.datad(\inst1|Selector28~0_combout ),
	.cin(gnd),
	.combout(\inst1|Selector28~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector28~2 .lut_mask = 16'hFEFF;
defparam \inst1|Selector28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N17
dffeas \inst1|address_Col_out[0] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Selector28~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|address_Col_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|address_Col_out[0] .is_wysiwyg = "true";
defparam \inst1|address_Col_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N8
cycloneive_lcell_comb \inst1|Selector27~1 (
// Equation(s):
// \inst1|Selector27~1_combout  = (\inst1|state_R.updateMinLow~q ) # ((\inst1|write_Count_R [1] & ((\inst1|state_R.updateWeekday~q ) # (!\inst1|state_R.writeFrame~q ))))

	.dataa(\inst1|state_R.writeFrame~q ),
	.datab(\inst1|write_Count_R [1]),
	.datac(\inst1|state_R.updateWeekday~q ),
	.datad(\inst1|state_R.updateMinLow~q ),
	.cin(gnd),
	.combout(\inst1|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector27~1 .lut_mask = 16'hFFC4;
defparam \inst1|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N28
cycloneive_lcell_comb \inst1|Selector27~0 (
// Equation(s):
// \inst1|Selector27~0_combout  = (!\inst1|state_R.updateMonthLow~q  & (!\inst1|state_R.updateDayHigh~q  & !\inst1|state_R.updateYearLow~q ))

	.dataa(gnd),
	.datab(\inst1|state_R.updateMonthLow~q ),
	.datac(\inst1|state_R.updateDayHigh~q ),
	.datad(\inst1|state_R.updateYearLow~q ),
	.cin(gnd),
	.combout(\inst1|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector27~0 .lut_mask = 16'h0003;
defparam \inst1|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N0
cycloneive_lcell_comb \inst1|Selector27~2 (
// Equation(s):
// \inst1|Selector27~2_combout  = (\inst1|state_R.updateHourLow~q ) # ((\inst1|Selector27~1_combout ) # ((\inst1|state_R.updateHourHigh~q ) # (!\inst1|Selector27~0_combout )))

	.dataa(\inst1|state_R.updateHourLow~q ),
	.datab(\inst1|Selector27~1_combout ),
	.datac(\inst1|state_R.updateHourHigh~q ),
	.datad(\inst1|Selector27~0_combout ),
	.cin(gnd),
	.combout(\inst1|Selector27~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector27~2 .lut_mask = 16'hFEFF;
defparam \inst1|Selector27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N1
dffeas \inst1|address_Col_out[1] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Selector27~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|address_Col_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|address_Col_out[1] .is_wysiwyg = "true";
defparam \inst1|address_Col_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N10
cycloneive_lcell_comb \inst1|Selector26~0 (
// Equation(s):
// \inst1|Selector26~0_combout  = (\inst1|state_R.updateSecHigh~q ) # ((\inst1|write_Count_R [2] & ((\inst1|state_R.updateWeekday~q ) # (!\inst1|state_R.writeFrame~q ))))

	.dataa(\inst1|state_R.updateWeekday~q ),
	.datab(\inst1|write_Count_R [2]),
	.datac(\inst1|state_R.updateSecHigh~q ),
	.datad(\inst1|state_R.writeFrame~q ),
	.cin(gnd),
	.combout(\inst1|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector26~0 .lut_mask = 16'hF8FC;
defparam \inst1|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N22
cycloneive_lcell_comb \inst1|Selector26~1 (
// Equation(s):
// \inst1|Selector26~1_combout  = (\inst1|Selector26~0_combout ) # ((\inst1|state_R.updateHourHigh~q ) # ((\inst1|state_R.updateDayLow~q ) # (!\inst1|Selector28~0_combout )))

	.dataa(\inst1|Selector26~0_combout ),
	.datab(\inst1|state_R.updateHourHigh~q ),
	.datac(\inst1|state_R.updateDayLow~q ),
	.datad(\inst1|Selector28~0_combout ),
	.cin(gnd),
	.combout(\inst1|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector26~1 .lut_mask = 16'hFEFF;
defparam \inst1|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N23
dffeas \inst1|address_Col_out[2] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Selector26~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|address_Col_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|address_Col_out[2] .is_wysiwyg = "true";
defparam \inst1|address_Col_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N14
cycloneive_lcell_comb \inst1|Selector25~1 (
// Equation(s):
// \inst1|Selector25~1_combout  = (\inst1|state_R.updateSecHigh~q ) # ((\inst1|write_Count_R [3] & ((\inst1|state_R.updateWeekday~q ) # (!\inst1|state_R.writeFrame~q ))))

	.dataa(\inst1|write_Count_R [3]),
	.datab(\inst1|state_R.writeFrame~q ),
	.datac(\inst1|state_R.updateWeekday~q ),
	.datad(\inst1|state_R.updateSecHigh~q ),
	.cin(gnd),
	.combout(\inst1|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector25~1 .lut_mask = 16'hFFA2;
defparam \inst1|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N20
cycloneive_lcell_comb \inst1|Selector25~2 (
// Equation(s):
// \inst1|Selector25~2_combout  = (\inst1|state_R.updateYearHigh~q ) # ((\inst1|Selector25~1_combout ) # (!\inst1|Selector25~0_combout ))

	.dataa(gnd),
	.datab(\inst1|state_R.updateYearHigh~q ),
	.datac(\inst1|Selector25~1_combout ),
	.datad(\inst1|Selector25~0_combout ),
	.cin(gnd),
	.combout(\inst1|Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector25~2 .lut_mask = 16'hFCFF;
defparam \inst1|Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y25_N21
dffeas \inst1|address_Col_out[3] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Selector25~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|address_Col_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|address_Col_out[3] .is_wysiwyg = "true";
defparam \inst1|address_Col_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N20
cycloneive_lcell_comb \inst1|Selector24~0 (
// Equation(s):
// \inst1|Selector24~0_combout  = (\inst1|state_R.updateYearHigh~q ) # ((\inst1|state_R.updateWeekday~q ) # ((\inst1|state_R.updateDayLow~q ) # (!\inst1|Selector27~0_combout )))

	.dataa(\inst1|state_R.updateYearHigh~q ),
	.datab(\inst1|state_R.updateWeekday~q ),
	.datac(\inst1|state_R.updateDayLow~q ),
	.datad(\inst1|Selector27~0_combout ),
	.cin(gnd),
	.combout(\inst1|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector24~0 .lut_mask = 16'hFEFF;
defparam \inst1|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N24
cycloneive_lcell_comb \inst1|Selector24~1 (
// Equation(s):
// \inst1|Selector24~1_combout  = (\inst1|Selector24~0_combout ) # ((\inst1|Selector36~0_combout  & ((\inst1|write_Count_R [0]) # (!\inst1|Selector90~2_combout ))))

	.dataa(\inst1|Selector36~0_combout ),
	.datab(\inst1|write_Count_R [0]),
	.datac(\inst1|Selector24~0_combout ),
	.datad(\inst1|Selector90~2_combout ),
	.cin(gnd),
	.combout(\inst1|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector24~1 .lut_mask = 16'hF8FA;
defparam \inst1|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y25_N25
dffeas \inst1|address_row_out (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Selector24~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|address_row_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|address_row_out .is_wysiwyg = "true";
defparam \inst1|address_row_out .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y29_N0
cycloneive_ram_block \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst9|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,vcc,\inst1|address_row_out~q ,\~GND~combout ,\~GND~combout ,\inst1|address_Col_out [3],\inst1|address_Col_out [2],\inst1|address_Col_out [1],\inst1|address_Col_out [0],\~GND~combout ,\inst2|Mux14~1_combout ,
\inst2|Mux15~0_combout ,\inst2|Mux16~0_combout ,\inst1|data_Out [3],\inst2|Mux18~0_combout ,\inst2|Mux19~0_combout ,\inst2|Mux20~0_combout }),
	.portaaddr({\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,
\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|altsyncram_rpb1:FIFOram|ALTSYNCRAM";
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 5;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 36;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 31;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock0";
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 5;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 36;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 31;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N0
cycloneive_lcell_comb \inst2|local_data~0 (
// Equation(s):
// \inst2|local_data~0_combout  = (\inst2|lcd_states.wrad0~q ) # (\inst2|lcd_states.wrad1~q )

	.dataa(\inst2|lcd_states.wrad0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|lcd_states.wrad1~q ),
	.cin(gnd),
	.combout(\inst2|local_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|local_data~0 .lut_mask = 16'hFFAA;
defparam \inst2|local_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N22
cycloneive_lcell_comb \inst2|WideOr20~0 (
// Equation(s):
// \inst2|WideOr20~0_combout  = (\inst2|lcd_states.rd_bf1~q ) # ((\inst2|lcd_states.wrcr0~q ) # ((\inst2|lcd_states.wrcr1~q ) # (\inst2|lcd_states.rd_bf0~q )))

	.dataa(\inst2|lcd_states.rd_bf1~q ),
	.datab(\inst2|lcd_states.wrcr0~q ),
	.datac(\inst2|lcd_states.wrcr1~q ),
	.datad(\inst2|lcd_states.rd_bf0~q ),
	.cin(gnd),
	.combout(\inst2|WideOr20~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr20~0 .lut_mask = 16'hFFFE;
defparam \inst2|WideOr20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N26
cycloneive_lcell_comb \inst2|Selector25~0 (
// Equation(s):
// \inst2|Selector25~0_combout  = (\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15] & ((\inst2|local_data~0_combout ) # ((\inst2|WideOr20~0_combout  & \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7])))) # 
// (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15] & (((\inst2|WideOr20~0_combout  & \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]))))

	.dataa(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15]),
	.datab(\inst2|local_data~0_combout ),
	.datac(\inst2|WideOr20~0_combout ),
	.datad(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.cin(gnd),
	.combout(\inst2|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector25~0 .lut_mask = 16'hF888;
defparam \inst2|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N4
cycloneive_lcell_comb \inst2|LCD_RW_out~0 (
// Equation(s):
// \inst2|LCD_RW_out~0_combout  = (!\inst2|lcd_states.rd_bf1~q  & !\inst2|lcd_states.rd_bf0~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|lcd_states.rd_bf1~q ),
	.datad(\inst2|lcd_states.rd_bf0~q ),
	.cin(gnd),
	.combout(\inst2|LCD_RW_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|LCD_RW_out~0 .lut_mask = 16'h000F;
defparam \inst2|LCD_RW_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N12
cycloneive_lcell_comb \inst2|Selector26~0 (
// Equation(s):
// \inst2|Selector26~0_combout  = (\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14] & ((\inst2|local_data~0_combout ) # ((\inst2|WideOr20~0_combout  & \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6])))) # 
// (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14] & (((\inst2|WideOr20~0_combout  & \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]))))

	.dataa(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14]),
	.datab(\inst2|local_data~0_combout ),
	.datac(\inst2|WideOr20~0_combout ),
	.datad(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.cin(gnd),
	.combout(\inst2|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector26~0 .lut_mask = 16'hF888;
defparam \inst2|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N30
cycloneive_lcell_comb \inst2|Selector27~0 (
// Equation(s):
// \inst2|Selector27~0_combout  = (\inst2|lcd_states.set0~q ) # ((\inst2|lcd_states.set1~q ) # ((\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13] & \inst2|local_data~0_combout )))

	.dataa(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13]),
	.datab(\inst2|lcd_states.set0~q ),
	.datac(\inst2|lcd_states.set1~q ),
	.datad(\inst2|local_data~0_combout ),
	.cin(gnd),
	.combout(\inst2|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector27~0 .lut_mask = 16'hFEFC;
defparam \inst2|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N8
cycloneive_lcell_comb \inst2|Selector27~1 (
// Equation(s):
// \inst2|Selector27~1_combout  = (\inst2|Selector27~0_combout ) # ((\inst2|WideOr20~0_combout  & \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]))

	.dataa(\inst2|Selector27~0_combout ),
	.datab(\inst2|WideOr20~0_combout ),
	.datac(gnd),
	.datad(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.cin(gnd),
	.combout(\inst2|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector27~1 .lut_mask = 16'hEEAA;
defparam \inst2|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N20
cycloneive_lcell_comb \inst2|Selector28~1 (
// Equation(s):
// \inst2|Selector28~1_combout  = (\inst2|lcd_states.set0~q ) # ((\inst2|lcd_states.shift1~q ) # (\inst2|lcd_states.set1~q ))

	.dataa(gnd),
	.datab(\inst2|lcd_states.set0~q ),
	.datac(\inst2|lcd_states.shift1~q ),
	.datad(\inst2|lcd_states.set1~q ),
	.cin(gnd),
	.combout(\inst2|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector28~1 .lut_mask = 16'hFFFC;
defparam \inst2|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N14
cycloneive_lcell_comb \inst2|Selector28~0 (
// Equation(s):
// \inst2|Selector28~0_combout  = (\inst2|lcd_states.shift0~q ) # ((\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12] & ((\inst2|lcd_states.wrad1~q ) # (\inst2|lcd_states.wrad0~q ))))

	.dataa(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12]),
	.datab(\inst2|lcd_states.wrad1~q ),
	.datac(\inst2|lcd_states.shift0~q ),
	.datad(\inst2|lcd_states.wrad0~q ),
	.cin(gnd),
	.combout(\inst2|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector28~0 .lut_mask = 16'hFAF8;
defparam \inst2|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N0
cycloneive_lcell_comb \inst2|Selector28~2 (
// Equation(s):
// \inst2|Selector28~2_combout  = (\inst2|Selector28~1_combout ) # ((\inst2|Selector28~0_combout ) # ((\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] & \inst2|WideOr20~0_combout )))

	.dataa(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datab(\inst2|Selector28~1_combout ),
	.datac(\inst2|Selector28~0_combout ),
	.datad(\inst2|WideOr20~0_combout ),
	.cin(gnd),
	.combout(\inst2|Selector28~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector28~2 .lut_mask = 16'hFEFC;
defparam \inst2|Selector28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N18
cycloneive_lcell_comb \inst2|Selector29~0 (
// Equation(s):
// \inst2|Selector29~0_combout  = (\inst2|lcd_states.set0~q ) # ((\inst2|lcd_states.set1~q ) # ((\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11] & \inst2|local_data~0_combout )))

	.dataa(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11]),
	.datab(\inst2|lcd_states.set0~q ),
	.datac(\inst2|lcd_states.set1~q ),
	.datad(\inst2|local_data~0_combout ),
	.cin(gnd),
	.combout(\inst2|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector29~0 .lut_mask = 16'hFEFC;
defparam \inst2|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N2
cycloneive_lcell_comb \inst2|Selector29~1 (
// Equation(s):
// \inst2|Selector29~1_combout  = (!\inst2|lcd_states.blink0~q  & (!\inst2|lcd_states.onoff0~q  & (!\inst2|lcd_states.onoff1~q  & !\inst2|lcd_states.blinkOff0~q )))

	.dataa(\inst2|lcd_states.blink0~q ),
	.datab(\inst2|lcd_states.onoff0~q ),
	.datac(\inst2|lcd_states.onoff1~q ),
	.datad(\inst2|lcd_states.blinkOff0~q ),
	.cin(gnd),
	.combout(\inst2|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector29~1 .lut_mask = 16'h0001;
defparam \inst2|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N0
cycloneive_lcell_comb \inst2|Selector29~2 (
// Equation(s):
// \inst2|Selector29~2_combout  = (!\inst2|lcd_states.blink1~q  & (!\inst2|lcd_states.blinkOff1~q  & \inst2|Selector29~1_combout ))

	.dataa(\inst2|lcd_states.blink1~q ),
	.datab(gnd),
	.datac(\inst2|lcd_states.blinkOff1~q ),
	.datad(\inst2|Selector29~1_combout ),
	.cin(gnd),
	.combout(\inst2|Selector29~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector29~2 .lut_mask = 16'h0500;
defparam \inst2|Selector29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N4
cycloneive_lcell_comb \inst2|Selector29~3 (
// Equation(s):
// \inst2|Selector29~3_combout  = (\inst2|Selector29~0_combout ) # (((\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & \inst2|WideOr20~0_combout )) # (!\inst2|Selector29~2_combout ))

	.dataa(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datab(\inst2|Selector29~0_combout ),
	.datac(\inst2|WideOr20~0_combout ),
	.datad(\inst2|Selector29~2_combout ),
	.cin(gnd),
	.combout(\inst2|Selector29~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector29~3 .lut_mask = 16'hECFF;
defparam \inst2|Selector29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N6
cycloneive_lcell_comb \inst2|Selector31~0 (
// Equation(s):
// \inst2|Selector31~0_combout  = (!\inst2|lcd_states.mode0~q  & (!\inst2|lcd_states.set0~q  & (!\inst2|lcd_states.set1~q  & !\inst2|lcd_states.mode1~q )))

	.dataa(\inst2|lcd_states.mode0~q ),
	.datab(\inst2|lcd_states.set0~q ),
	.datac(\inst2|lcd_states.set1~q ),
	.datad(\inst2|lcd_states.mode1~q ),
	.cin(gnd),
	.combout(\inst2|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector31~0 .lut_mask = 16'h0001;
defparam \inst2|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N22
cycloneive_lcell_comb \inst2|Selector30~0 (
// Equation(s):
// \inst2|Selector30~0_combout  = (\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & ((\inst2|WideOr20~0_combout ) # ((\inst2|local_data~0_combout  & \inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10])))) # 
// (!\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & (\inst2|local_data~0_combout  & ((\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10]))))

	.dataa(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datab(\inst2|local_data~0_combout ),
	.datac(\inst2|WideOr20~0_combout ),
	.datad(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10]),
	.cin(gnd),
	.combout(\inst2|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector30~0 .lut_mask = 16'hECA0;
defparam \inst2|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N16
cycloneive_lcell_comb \inst2|Selector30~1 (
// Equation(s):
// \inst2|Selector30~1_combout  = ((\inst2|Selector30~0_combout ) # ((\inst1|display_on_out~q  & !\inst2|Selector29~2_combout ))) # (!\inst2|Selector31~0_combout )

	.dataa(\inst1|display_on_out~q ),
	.datab(\inst2|Selector31~0_combout ),
	.datac(\inst2|Selector30~0_combout ),
	.datad(\inst2|Selector29~2_combout ),
	.cin(gnd),
	.combout(\inst2|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector30~1 .lut_mask = 16'hF3FB;
defparam \inst2|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N2
cycloneive_lcell_comb \inst2|Selector31~1 (
// Equation(s):
// \inst2|Selector31~1_combout  = (\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] & ((\inst2|lcd_states.wrad0~q ) # (\inst2|lcd_states.wrad1~q )))

	.dataa(\inst2|lcd_states.wrad0~q ),
	.datab(gnd),
	.datac(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.datad(\inst2|lcd_states.wrad1~q ),
	.cin(gnd),
	.combout(\inst2|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector31~1 .lut_mask = 16'hF0A0;
defparam \inst2|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N20
cycloneive_lcell_comb \inst2|Selector31~2 (
// Equation(s):
// \inst2|Selector31~2_combout  = ((\inst2|Selector31~1_combout ) # ((\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & \inst2|WideOr20~0_combout ))) # (!\inst2|Selector31~0_combout )

	.dataa(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datab(\inst2|WideOr20~0_combout ),
	.datac(\inst2|Selector31~0_combout ),
	.datad(\inst2|Selector31~1_combout ),
	.cin(gnd),
	.combout(\inst2|Selector31~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector31~2 .lut_mask = 16'hFF8F;
defparam \inst2|Selector31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N6
cycloneive_lcell_comb \inst2|Selector32~0 (
// Equation(s):
// \inst2|Selector32~0_combout  = ((\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] & ((\inst2|lcd_states.wrad0~q ) # (\inst2|lcd_states.wrad1~q )))) # (!\inst2|lcd_states.hold~q )

	.dataa(\inst2|lcd_states.wrad0~q ),
	.datab(\inst2|lcd_states.hold~q ),
	.datac(\inst2|lcd_states.wrad1~q ),
	.datad(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]),
	.cin(gnd),
	.combout(\inst2|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector32~0 .lut_mask = 16'hFB33;
defparam \inst2|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N18
cycloneive_lcell_comb \inst2|Selector32~1 (
// Equation(s):
// \inst2|Selector32~1_combout  = (\inst2|lcd_states.clear0~q ) # ((\inst2|lcd_states.set1~q ) # ((\inst2|lcd_states.clear1~q ) # (\inst2|lcd_states.set0~q )))

	.dataa(\inst2|lcd_states.clear0~q ),
	.datab(\inst2|lcd_states.set1~q ),
	.datac(\inst2|lcd_states.clear1~q ),
	.datad(\inst2|lcd_states.set0~q ),
	.cin(gnd),
	.combout(\inst2|Selector32~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector32~1 .lut_mask = 16'hFFFE;
defparam \inst2|Selector32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N2
cycloneive_lcell_comb \inst2|Selector32~2 (
// Equation(s):
// \inst2|Selector32~2_combout  = (\inst2|Selector32~0_combout ) # ((\inst2|Selector32~1_combout ) # ((\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & \inst2|WideOr20~0_combout )))

	.dataa(\inst2|Selector32~0_combout ),
	.datab(\inst2|Selector32~1_combout ),
	.datac(\inst2|MAP_FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datad(\inst2|WideOr20~0_combout ),
	.cin(gnd),
	.combout(\inst2|Selector32~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector32~2 .lut_mask = 16'hFEEE;
defparam \inst2|Selector32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N12
cycloneive_lcell_comb \inst2|WideOr19~1 (
// Equation(s):
// \inst2|WideOr19~1_combout  = (\inst2|lcd_states.rd_bf1~q ) # ((\inst2|lcd_states.clear0~q ) # ((\inst2|lcd_states.mode0~q ) # (\inst2|lcd_states.wrcr0~q )))

	.dataa(\inst2|lcd_states.rd_bf1~q ),
	.datab(\inst2|lcd_states.clear0~q ),
	.datac(\inst2|lcd_states.mode0~q ),
	.datad(\inst2|lcd_states.wrcr0~q ),
	.cin(gnd),
	.combout(\inst2|WideOr19~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr19~1 .lut_mask = 16'hFFFE;
defparam \inst2|WideOr19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N26
cycloneive_lcell_comb \inst2|WideOr19~0 (
// Equation(s):
// \inst2|WideOr19~0_combout  = (\inst2|lcd_states.blinkOff0~q ) # ((\inst2|lcd_states.blink0~q ) # ((\inst2|lcd_states.onoff0~q ) # (\inst2|lcd_states.set0~q )))

	.dataa(\inst2|lcd_states.blinkOff0~q ),
	.datab(\inst2|lcd_states.blink0~q ),
	.datac(\inst2|lcd_states.onoff0~q ),
	.datad(\inst2|lcd_states.set0~q ),
	.cin(gnd),
	.combout(\inst2|WideOr19~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr19~0 .lut_mask = 16'hFFFE;
defparam \inst2|WideOr19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N16
cycloneive_lcell_comb \inst2|WideOr19~2 (
// Equation(s):
// \inst2|WideOr19~2_combout  = (\inst2|WideOr19~1_combout ) # ((\inst2|WideOr19~0_combout ) # ((\inst2|lcd_states.shift0~q ) # (\inst2|lcd_states.wrad0~q )))

	.dataa(\inst2|WideOr19~1_combout ),
	.datab(\inst2|WideOr19~0_combout ),
	.datac(\inst2|lcd_states.shift0~q ),
	.datad(\inst2|lcd_states.wrad0~q ),
	.cin(gnd),
	.combout(\inst2|WideOr19~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr19~2 .lut_mask = 16'hFFFE;
defparam \inst2|WideOr19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N24
cycloneive_lcell_comb \inst2|LCD_RS_out~0 (
// Equation(s):
// \inst2|LCD_RS_out~0_combout  = (!\inst2|lcd_states.wrcr0~q  & !\inst2|lcd_states.wrcr1~q )

	.dataa(gnd),
	.datab(\inst2|lcd_states.wrcr0~q ),
	.datac(\inst2|lcd_states.wrcr1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|LCD_RS_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|LCD_RS_out~0 .lut_mask = 16'h0303;
defparam \inst2|LCD_RS_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X9_Y34_N8
cycloneive_io_ibuf \LCD_Data_IO[6]~input (
	.i(LCD_Data_IO[6]),
	.ibar(gnd),
	.o(\LCD_Data_IO[6]~input_o ));
// synopsys translate_off
defparam \LCD_Data_IO[6]~input .bus_hold = "false";
defparam \LCD_Data_IO[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y34_N22
cycloneive_io_ibuf \LCD_Data_IO[5]~input (
	.i(LCD_Data_IO[5]),
	.ibar(gnd),
	.o(\LCD_Data_IO[5]~input_o ));
// synopsys translate_off
defparam \LCD_Data_IO[5]~input .bus_hold = "false";
defparam \LCD_Data_IO[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y34_N22
cycloneive_io_ibuf \LCD_Data_IO[4]~input (
	.i(LCD_Data_IO[4]),
	.ibar(gnd),
	.o(\LCD_Data_IO[4]~input_o ));
// synopsys translate_off
defparam \LCD_Data_IO[4]~input .bus_hold = "false";
defparam \LCD_Data_IO[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y34_N15
cycloneive_io_ibuf \LCD_Data_IO[3]~input (
	.i(LCD_Data_IO[3]),
	.ibar(gnd),
	.o(\LCD_Data_IO[3]~input_o ));
// synopsys translate_off
defparam \LCD_Data_IO[3]~input .bus_hold = "false";
defparam \LCD_Data_IO[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y34_N15
cycloneive_io_ibuf \LCD_Data_IO[2]~input (
	.i(LCD_Data_IO[2]),
	.ibar(gnd),
	.o(\LCD_Data_IO[2]~input_o ));
// synopsys translate_off
defparam \LCD_Data_IO[2]~input .bus_hold = "false";
defparam \LCD_Data_IO[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y34_N15
cycloneive_io_ibuf \LCD_Data_IO[1]~input (
	.i(LCD_Data_IO[1]),
	.ibar(gnd),
	.o(\LCD_Data_IO[1]~input_o ));
// synopsys translate_off
defparam \LCD_Data_IO[1]~input .bus_hold = "false";
defparam \LCD_Data_IO[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y34_N22
cycloneive_io_ibuf \LCD_Data_IO[0]~input (
	.i(LCD_Data_IO[0]),
	.ibar(gnd),
	.o(\LCD_Data_IO[0]~input_o ));
// synopsys translate_off
defparam \LCD_Data_IO[0]~input .bus_hold = "false";
defparam \LCD_Data_IO[0]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
