Generated by Fabric Compiler ( version 2022.2-SP1-Lite <build 132640> ) at Mon Nov 13 13:19:39 2023


Cell Usage:
GTP_CLKBUFG                   3 uses
GTP_DDC_E1                    8 uses
GTP_DFF                     408 uses
GTP_DFF_C                  2626 uses
GTP_DFF_CE                 1338 uses
GTP_DFF_E                  1121 uses
GTP_DFF_P                   146 uses
GTP_DFF_PE                  102 uses
GTP_DFF_R                  1062 uses
GTP_DFF_RE                 1552 uses
GTP_DFF_S                    37 uses
GTP_DFF_SE                   84 uses
GTP_DLL                       2 uses
GTP_DRM18K                   83 uses
GTP_DRM9K                     8 uses
GTP_GRS                       1 use
GTP_INV                      41 uses
GTP_IOCLKBUF                  5 uses
GTP_IOCLKDELAY                1 use
GTP_IOCLKDIV                  3 uses
GTP_IODELAY                  32 uses
GTP_ISERDES                  37 uses
GTP_LUT1                    139 uses
GTP_LUT2                    698 uses
GTP_LUT3                   1492 uses
GTP_LUT4                   1251 uses
GTP_LUT5                   2438 uses
GTP_LUT5CARRY              2222 uses
GTP_LUT5M                   396 uses
GTP_MUX2LUT6                 65 uses
GTP_MUX2LUT7                  3 uses
GTP_OSERDES                  71 uses
GTP_PLL_E3                    3 uses
GTP_RAM16X1DP                80 uses

I/O ports: 168
GTP_INBUF                  50 uses
GTP_IOBUF                  34 uses
GTP_IOBUFCO                 4 uses
GTP_OUTBUF                 41 uses
GTP_OUTBUFT                38 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 8716 of 42800 (20.36%)
	LUTs as dram: 80 of 17000 (0.47%)
	LUTs as logic: 8636
Total Registers: 8476 of 64200 (13.20%)
Total Latches: 0

DRM18K:
Total DRM18K = 87.0 of 134 (64.93%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 173 of 296 (58.45%)


Overview of Control Sets:

Number of unique control sets : 397

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 13       | 10                3
  [2, 4)      | 36       | 16                20
  [4, 6)      | 43       | 23                20
  [6, 8)      | 29       | 9                 20
  [8, 10)     | 121      | 91                30
  [10, 12)    | 11       | 6                 5
  [12, 14)    | 25       | 19                6
  [14, 16)    | 21       | 6                 15
  [16, Inf)   | 98       | 75                23
--------------------------------------------------------------
  The maximum fanout: 1705
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 408
  NO              NO                YES                2772
  NO              YES               NO                 1099
  YES             NO                NO                 1121
  YES             NO                YES                1440
  YES             YES               NO                 1636
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file hdmi_ddr_ov5640_top_controlsets.txt.


Device Utilization Summary Of Each Module:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                                     | LUT      | FF       | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO      | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| hdmi_ddr_ov5640_top                                                  | 8716     | 8476     | 80                  | 0       | 87      | 0       | 0        | 0           | 2       | 8        | 0             | 0         | 0         | 0        | 173     | 3           | 1           | 5            | 0        | 2222          | 65           | 3            | 0            | 0       | 0        | 3       | 0        | 0          | 0             | 1         | 0        | 3        
| + cmos1_8_16bit                                                      | 6        | 67       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 1           | 0           | 1            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + cmos1_mix                                                          | 123      | 64       | 0                   | 0       | 4.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_gamma                                                          | 0        | 18       | 0                   | 0       | 4.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_B_sqrt                                                       | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_rom_rom_sqrt                                          | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_spram_rom_sqrt                                      | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_B_square                                                     | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_rom_rom_square                                        | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_spram_rom_square                                    | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_G_sqrt                                                       | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_rom_rom_sqrt                                          | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_spram_rom_sqrt                                      | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_G_square                                                     | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_rom_rom_square                                        | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_spram_rom_square                                    | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_R_sqrt                                                       | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_rom_rom_sqrt                                          | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_spram_rom_sqrt                                      | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_R_square                                                     | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_rom_rom_square                                        | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_spram_rom_square                                    | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_saturation                                                     | 61       | 34       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 51            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + cmos2_8_16bit                                                      | 6        | 67       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 1           | 0           | 1            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + cmos2_mix                                                          | 94       | 64       | 0                   | 0       | 4.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_gamma                                                          | 0        | 18       | 0                   | 0       | 4.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_B_sqrt                                                       | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_rom_rom_sqrt                                          | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_spram_rom_sqrt                                      | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_B_square                                                     | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_rom_rom_square                                        | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_spram_rom_square                                    | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_G_sqrt                                                       | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_rom_rom_sqrt                                          | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_spram_rom_sqrt                                      | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_G_square                                                     | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_rom_rom_square                                        | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_spram_rom_square                                    | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_R_sqrt                                                       | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_rom_rom_sqrt                                          | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_spram_rom_sqrt                                      | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_R_square                                                     | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_rom_rom_square                                        | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_spram_rom_square                                    | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_saturation                                                     | 61       | 34       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 51            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + coms1_reg_config                                                   | 64       | 35       | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 2            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u1                                                               | 32       | 9        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 5             | 2            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + coms2_reg_config                                                   | 46       | 23       | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 2            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u1                                                               | 29       | 9        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 5             | 2            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ethernet_test                                                      | 1954     | 1935     | 8                   | 0       | 1.5     | 0       | 0        | 0           | 1       | 0        | 0             | 0         | 0         | 0        | 11      | 0           | 1           | 0            | 0        | 770           | 15           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 1        
|   + eth_udp_test                                                     | 1922     | 1895     | 8                   | 0       | 1.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 746           | 15           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + udp_ip_mac_top                                                 | 1842     | 1826     | 8                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 703           | 15           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + arp_mac_top_U1                                               | 660      | 884      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 98            | 15           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + arp_cache                                                  | 69       | 129      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + arp_rx                                                     | 72       | 191      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + arp_tx                                                     | 197      | 135      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 30            | 15           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mac_layer                                                  | 322      | 429      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 61            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + mac_rx                                                   | 179      | 296      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 31            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + crc32_gen                                              | 55       | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + mac_tx                                                   | 104      | 99       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + crc32_gen                                              | 48       | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + mac_tx_mode                                              | 39       | 34       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ip_layer                                                     | 1061     | 843      | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 536           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + icmp                                                       | 456      | 342      | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 213           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + icmp_receive_ram                                         | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_icmp_rx_ram_8_256                        | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ip_rx                                                      | 194      | 217      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 120           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ip_tx                                                      | 354      | 235      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 188           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ip_tx_mode                                                 | 56       | 49       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + udp_layer                                                    | 121      | 99       | 8                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 69            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + udp_rx                                                     | 68       | 58       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + udp_tx                                                     | 53       | 41       | 8                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 21            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + udp_shift_register                                       | 13       | 4        | 8                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_shiftregister_udp_shift_register     | 13       | 4        | 8                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipm_distributed_sdpram_udp_shift_register          | 8        | 0        | 8                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + rgmii_interface                                                  | 0        | 9        | 0                   | 0       | 0       | 0       | 0        | 0           | 1       | 0        | 0             | 0         | 0         | 0        | 11      | 0           | 1           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 1        
| + fram_buf                                                           | 1572     | 1615     | 0                   | 0       | 73      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 426           | 17           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + rd_buf                                                           | 274      | 273      | 0                   | 0       | 25      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 161           | 17           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + rd_cell1                                                       | 62       | 81       | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rd_fram_buf                                                  | 0        | 0        | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_rd_fram_buf                                  | 0        | 0        | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + rd_cell2                                                       | 58       | 57       | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rd_fram_buf                                                  | 0        | 0        | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_rd_fram_buf                                  | 0        | 0        | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + rd_cell3                                                       | 44       | 57       | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 37            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rd_fram_buf                                                  | 0        | 0        | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_rd_fram_buf                                  | 0        | 0        | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_osd_display                                                  | 36       | 20       | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + osd_rom_m0                                                   | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_rom_osd_rom                                         | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_spram_osd_rom                                     | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + wr_buf                                                           | 1055     | 1148     | 0                   | 0       | 48      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 176           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + wr_cell1                                                       | 89       | 383      | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 53            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + wr_fram_buf                                                  | 0        | 0        | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_wr_fram_buf                                  | 0        | 0        | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + wr_cell2                                                       | 87       | 382      | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + wr_fram_buf                                                  | 0        | 0        | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_wr_fram_buf                                  | 0        | 0        | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + wr_cell3                                                       | 89       | 383      | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 53            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + wr_fram_buf                                                  | 0        | 0        | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_wr_fram_buf                                  | 0        | 0        | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + wr_rd_ctrl_top                                                   | 241      | 193      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 89            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + rd_ctrl                                                        | 13       | 40       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + wr_cmd_trans                                                   | 203      | 116      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 89            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + wr_ctrl                                                        | 24       | 37       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + hdmi_in                                                            | 34       | 44       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + key_ctl_gamma                                                      | 29       | 25       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_btn_deb                                                        | 26       | 22       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + key_ctl_saturation                                                 | 27       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_btn_deb                                                        | 26       | 22       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ms72xx_ctl                                                         | 355      | 332      | 0                   | 0       | 1.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + iic_dri_rx                                                       | 82       | 61       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + iic_dri_tx                                                       | 78       | 61       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms7200_ctl                                                       | 103      | 144      | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms7210_ctl                                                       | 91       | 63       | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + power_on_delay_inst                                                | 41       | 37       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + sync_vg                                                            | 54       | 25       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_DDR3_50H                                                         | 4256     | 4041     | 72                  | 0       | 0       | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 70      | 1           | 0           | 3            | 0        | 670           | 29           | 1            | 0            | 0       | 0        | 2       | 0        | 0          | 0             | 0         | 0        | 2        
|   + u_ddrp_rstn_sync                                                 | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ddrphy_top                                                     | 2710     | 2398     | 0                   | 0       | 0       | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 70      | 0           | 0           | 0            | 0        | 528           | 8            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_calib_top                                               | 321      | 236      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 70            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + calib_mux                                                    | 23       | 23       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_init                                                  | 136      | 92       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 46            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_main_ctrl                                             | 9        | 9        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_wrlvl                                                 | 44       | 38       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rdcal                                                        | 104      | 74       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + upcal                                                        | 5        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_dfi                                                     | 564      | 607      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_dll_update_ctrl                                         | 11       | 12       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_info                                                    | 98       | 60       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_reset_ctrl                                              | 76       | 60       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 25            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_pll_lock_debounce                                     | 45       | 22       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ddrphy_rstn_sync                                           | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_dll_rst_sync                                               | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_slice_top                                               | 1634     | 1415     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 8        | 0             | 0         | 0         | 0        | 70      | 0           | 0           | 0            | 0        | 418           | 8            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[0].u_ddrphy_data_slice                           | 484      | 308      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 108           | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                                    | 158      | 69       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                      | 109      | 34       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                                  | 49       | 35       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                           | 106      | 76       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                           | 44       | 74       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                              | 167      | 84       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                             | 9        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[1].u_ddrphy_data_slice                           | 390      | 284      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 109           | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                                    | 78       | 61       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                      | 30       | 26       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                                  | 48       | 35       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                           | 105      | 68       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                           | 44       | 74       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                              | 158      | 81       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                             | 5        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[2].u_ddrphy_data_slice                           | 332      | 262      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 85            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                                    | 80       | 61       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                      | 30       | 26       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                                  | 50       | 35       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                           | 105      | 68       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                           | 44       | 74       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                              | 98       | 59       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                             | 5        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[3].u_ddrphy_data_slice                           | 393      | 284      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 109           | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                                    | 80       | 61       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                      | 30       | 26       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                                  | 50       | 35       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                           | 104      | 68       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                           | 44       | 74       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                              | 160      | 81       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                             | 5        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_control_path_adj                                           | 0        | 3        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_logic_rstn_sync                                            | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_slice_rddata_align                                         | 4        | 260      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_training_ctrl                                           | 6        | 8        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrc_top                                                 | 1544     | 1641     | 72                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 142           | 21           | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_calib_delay                                               | 0        | 43       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_cfg_apb                                                   | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dcd_top                                                   | 158      | 143      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 19            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_bm                                                  | 108      | 74       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcd_rowaddr                                           | 17       | 8        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_sm                                                  | 50       | 69       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dcp_top                                                   | 809      | 577      | 70                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 66            | 5            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_back_ctrl                                           | 536      | 388      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 4             | 5            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[0].timing_pre_pass                           | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[1].timing_pre_pass                           | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[2].timing_pre_pass                           | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[3].timing_pre_pass                           | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[4].timing_pre_pass                           | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[5].timing_pre_pass                           | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[6].timing_pre_pass                           | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[7].timing_pre_pass                           | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[0].trc_timing                                     | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[1].trc_timing                                     | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[2].trc_timing                                     | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[3].trc_timing                                     | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[4].trc_timing                                     | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[5].trc_timing                                     | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[6].trc_timing                                     | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[7].trc_timing                                     | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[0].trda2act_timing                           | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[1].trda2act_timing                           | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[2].trda2act_timing                           | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[3].trda2act_timing                           | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[4].trda2act_timing                           | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[5].trda2act_timing                           | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[6].trda2act_timing                           | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[7].trda2act_timing                           | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[0].twra2act_timing                           | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[1].twra2act_timing                           | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[2].twra2act_timing                           | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[3].twra2act_timing                           | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[4].twra2act_timing                           | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[5].twra2act_timing                           | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[6].twra2act_timing                           | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[7].twra2act_timing                           | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_timing_rd_pass                                        | 10       | 7        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + tfaw_timing                                                | 24       | 18       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[0].mcdq_tfaw                                   | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[1].mcdq_tfaw                                   | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[2].mcdq_tfaw                                   | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_act_pass                                            | 27       | 8        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 4             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_prea_pass                                           | 16       | 12       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_ref_pass                                            | 19       | 7        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_wr_pass                                             | 8        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_buf                                                 | 223      | 141      | 70                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + A_ipsxb_distributed_fifo                                   | 77       | 15       | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0           | 77       | 15       | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0         | 35       | 0        | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                           | 41       | 15       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + B_ipsxb_distributed_fifo                                   | 77       | 15       | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0           | 77       | 15       | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0         | 35       | 0        | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                           | 41       | 15       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_out                                                 | 50       | 48       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dfi                                                       | 72       | 83       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_ui_axi                                                    | 217      | 316      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 44            | 15           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_reg_fifo2                                               | 86       | 61       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_user_cmd_fifo                                              | 25       | 98       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_wdatapath                                                 | 288      | 478      | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ipsxb_distributed_fifo                                       | 27       | 14       | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipsxb_distributed_fifo_distributed_fifo_v1_0             | 27       | 14       | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + ipsxb_distributed_sdpram_distributed_fifo_v1_0           | 2        | 0        | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_ctr                             | 24       | 14       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mc3q_wdp_dcp                                                 | 0        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_wdp_align                                               | 260      | 456      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrphy_pll_0                                             | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrphy_pll_1                                             | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pll                                                              | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                                  
*************************************************************************************************************************************************
                                                                                     Clock   Non-clock                                           
 Clock                          Period       Waveform       Type                     Loads       Loads  Sources                                  
-------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                        20.000       {0 10}         Declared                   155          10  {sys_clk}                                
   ddrphy_clkin                 10.000       {0 5}          Generated (sys_clk)       5453           0  {u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT}      
   ioclk0                       2.500        {0 1.25}       Generated (sys_clk)         11           0  {u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT}     
   ioclk1                       2.500        {0 1.25}       Generated (sys_clk)         27           1  {u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT}     
   ioclk2                       2.500        {0 1.25}       Generated (sys_clk)          2           0  {u_DDR3_50H/I_GTP_IOCLKBUF_2/CLKOUT}     
   ioclk_gate_clk               10.000       {0 5}          Generated (sys_clk)          1           0  {u_DDR3_50H/u_clkbufg_gate/CLKOUT}       
   pix_clk                      12.821       {0 6.41}       Generated (sys_clk)        239           1  {u_pll/u_pll_e3/CLKOUT0}                 
   cfg_clk                      100.000      {0 50}         Generated (sys_clk)        260           0  {u_pll/u_pll_e3/CLKOUT1}                 
   clk_25M                      40.000       {0 20}         Generated (sys_clk)         12           0  {u_pll/u_pll_e3/CLKOUT2}                 
   clk_200m                     5.000        {0 2.5}        Generated (sys_clk)          0           0  {u_pll/u_pll_e3/CLKOUT3}                 
   clk_125m                     8.000        {0 4}          Generated (sys_clk)          0           0  {u_pll/u_pll_e3/CLKOUT4}                 
 cmos1_pclk                     11.900       {0 5.95}       Declared                    41           1  {cmos1_pclk}                             
   cmos1_pclk_16bit             23.800       {0 11.9}       Generated (cmos1_pclk)     207           0  {cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT} 
 cmos2_pclk                     11.900       {0 5.95}       Declared                    41           1  {cmos2_pclk}                             
   cmos2_pclk_16bit             23.800       {0 11.9}       Generated (cmos2_pclk)     207           0  {cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT} 
 pix_clk_in                     6.734        {0 3.367}      Declared                   139           0  {pix_clk_in}                             
 hdmi_ddr_ov5640_top|rgmii_rxc  1000.000     {0 500}        Declared                  1968           1  {rgmii_rxc}                              
=================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 ref_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 cfg_clk                       asynchronous               cfg_clk                                   
 clk_25M                       asynchronous               clk_25M                                   
 cmos1_pclk                    asynchronous               cmos1_pclk                                
 cmos1_pclk_16bit              asynchronous               cmos1_pclk_16bit                          
 cmos2_pclk                    asynchronous               cmos2_pclk                                
 cmos2_pclk_16bit              asynchronous               cmos2_pclk_16bit                          
 ddrphy_clkin                  asynchronous               ddrphy_clkin                              
 pix_clk                       asynchronous               pix_clk                                   
 Inferred_clock_group_0        asynchronous               hdmi_ddr_ov5640_top|rgmii_rxc             
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     205.423 MHz         20.000          4.868         15.132
 ddrphy_clkin               100.000 MHz     127.845 MHz         10.000          7.822          2.178
 ioclk0                     400.000 MHz     708.215 MHz          2.500          1.412          1.088
 ioclk1                     400.000 MHz     708.215 MHz          2.500          1.412          1.088
 cmos1_pclk                  84.034 MHz     372.162 MHz         11.900          2.687          9.213
 cmos2_pclk                  84.034 MHz     372.162 MHz         11.900          2.687          9.213
 cmos1_pclk_16bit            42.017 MHz     109.649 MHz         23.800          9.120         14.680
 cmos2_pclk_16bit            42.017 MHz     109.649 MHz         23.800          9.120         14.680
 pix_clk                     78.000 MHz     192.745 MHz         12.821          5.188          7.632
 cfg_clk                     10.000 MHz     172.563 MHz        100.000          5.795         94.205
 clk_25M                     25.000 MHz     283.366 MHz         40.000          3.529         36.471
 pix_clk_in                 148.500 MHz     357.654 MHz          6.734          2.796          3.938
 hdmi_ddr_ov5640_top|rgmii_rxc
                              1.000 MHz     154.655 MHz       1000.000          6.466        993.534
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     15.132       0.000              0            280
 ddrphy_clkin           ddrphy_clkin                 2.178       0.000              0          10451
 ioclk0                 ioclk0                       1.088       0.000              0             24
 ioclk1                 ioclk1                       1.088       0.000              0             72
 cmos1_pclk             cmos1_pclk                   9.213       0.000              0             59
 cmos2_pclk             cmos2_pclk                   9.213       0.000              0             59
 cmos1_pclk_16bit       cmos1_pclk_16bit             8.513       0.000              0            610
 cmos2_pclk_16bit       cmos2_pclk_16bit             8.513       0.000              0            610
 pix_clk                pix_clk                      7.632       0.000              0            716
 cfg_clk                cfg_clk                     94.205       0.000              0            608
 clk_25M                clk_25M                     36.471       0.000              0             12
 pix_clk_in             pix_clk_in                   3.938       0.000              0            454
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                   993.534       0.000              0           3994
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.740       0.000              0            280
 ddrphy_clkin           ddrphy_clkin                 0.342       0.000              0          10451
 ioclk0                 ioclk0                       1.193       0.000              0             24
 ioclk1                 ioclk1                       1.193       0.000              0             72
 cmos1_pclk             cmos1_pclk                   0.540       0.000              0             59
 cmos2_pclk             cmos2_pclk                   0.540       0.000              0             59
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.540       0.000              0            610
 cmos2_pclk_16bit       cmos2_pclk_16bit             0.540       0.000              0            610
 pix_clk                pix_clk                      0.740       0.000              0            716
 cfg_clk                cfg_clk                      0.740       0.000              0            608
 clk_25M                clk_25M                      1.175       0.000              0             12
 pix_clk_in             pix_clk_in                   0.540       0.000              0            454
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                     0.740       0.000              0           3994
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.739       0.000              0             67
 ddrphy_clkin           ddrphy_clkin                 6.048       0.000              0           2441
 cmos1_pclk_16bit       cmos1_pclk_16bit            21.748       0.000              0             16
 cmos2_pclk_16bit       cmos2_pclk_16bit            21.748       0.000              0             16
 pix_clk                pix_clk                     11.354       0.000              0             24
 cfg_clk                cfg_clk                     96.751       0.000              0              1
 pix_clk_in             pix_clk_in                   4.688       0.000              0             16
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      1.273       0.000              0             67
 ddrphy_clkin           ddrphy_clkin                 0.892       0.000              0           2441
 cmos1_pclk_16bit       cmos1_pclk_16bit             1.543       0.000              0             16
 cmos2_pclk_16bit       cmos2_pclk_16bit             1.543       0.000              0             16
 pix_clk                pix_clk                      1.226       0.000              0             24
 cfg_clk                cfg_clk                      2.165       0.000              0              1
 pix_clk_in             pix_clk_in                   1.537       0.000              0             16
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.380       0.000              0            155
 ddrphy_clkin                                        3.100       0.000              0           5453
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.380       0.000              0              1
 cmos1_pclk                                          5.330       0.000              0             41
 cmos2_pclk                                          5.330       0.000              0             41
 cmos1_pclk_16bit                                   11.002       0.000              0            207
 cmos2_pclk_16bit                                   11.002       0.000              0            207
 pix_clk                                             5.512       0.000              0            239
 cfg_clk                                            49.102       0.000              0            260
 clk_25M                                            19.380       0.000              0             12
 pix_clk_in                                          2.469       0.000              0            139
 hdmi_ddr_ov5640_top|rgmii_rxc                     498.100       0.000              0           1968
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/CE (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       5.297         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/I0 (GTP_LUT5)
                                   td                    0.318       5.615 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.079         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N74451
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/I4 (GTP_LUT5)
                                   td                    0.185       6.264 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       6.817         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N74454
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/I3 (GTP_LUT4)
                                   td                    0.185       7.002 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/Z (GTP_LUT4)
                                   net (fanout=20)       0.847       7.849         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/I1 (GTP_LUT2)
                                   td                    0.172       8.021 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/Z (GTP_LUT2)
                                   net (fanout=19)       0.670       8.691         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/CE (GTP_DFF_CE)

 Data arrival time                                                   8.691         Logic Levels: 4  
                                                                                   Logic: 1.189ns(27.806%), Route: 3.087ns(72.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008      22.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   8.691                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.132                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/CE (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       5.297         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/I0 (GTP_LUT5)
                                   td                    0.318       5.615 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.079         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N74451
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/I4 (GTP_LUT5)
                                   td                    0.185       6.264 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       6.817         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N74454
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/I3 (GTP_LUT4)
                                   td                    0.185       7.002 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/Z (GTP_LUT4)
                                   net (fanout=20)       0.847       7.849         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/I1 (GTP_LUT2)
                                   td                    0.172       8.021 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/Z (GTP_LUT2)
                                   net (fanout=19)       0.670       8.691         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   8.691         Logic Levels: 4  
                                                                                   Logic: 1.189ns(27.806%), Route: 3.087ns(72.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008      22.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   8.691                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.132                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/CE (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       5.297         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/I0 (GTP_LUT5)
                                   td                    0.318       5.615 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.079         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N74451
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/I4 (GTP_LUT5)
                                   td                    0.185       6.264 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       6.817         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N74454
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/I3 (GTP_LUT4)
                                   td                    0.185       7.002 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/Z (GTP_LUT4)
                                   net (fanout=20)       0.847       7.849         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/I1 (GTP_LUT2)
                                   td                    0.172       8.021 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/Z (GTP_LUT2)
                                   net (fanout=19)       0.670       8.691         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   8.691         Logic Levels: 4  
                                                                                   Logic: 1.189ns(27.806%), Route: 3.087ns(72.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008      22.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   8.691                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.132                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r1[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r1 [0]
                                                                           f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_DDR3_50H/u_ddrphy_top/dll_update_req_rst_ctrl
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d [0]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5453)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/CLK (GTP_DFF_CE)

                                   tco                   0.329       7.240 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/Q (GTP_DFF_CE)
                                   net (fanout=15)       0.810       8.050         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [16]
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N702_7[0]/I2 (GTP_LUT5M)
                                   td                    0.330       8.380 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N702_7[0]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       8.380         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/_N14902
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N702_8[0]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       8.380 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N702_8[0]/Z (GTP_MUX2LUT6)
                                   net (fanout=4)        0.641       9.021         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_l
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N244/I0 (GTP_LUT2)
                                   td                    0.207       9.228 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N244/Z (GTP_LUT2)
                                   net (fanout=8)        0.730       9.958         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_pre
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_1/I1 (GTP_LUT5CARRY)
                                   td                    0.233      10.191 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.191         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.co [2]
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.221 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.221         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.co [4]
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_3/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.457 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      11.010         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_51/I2 (GTP_LUT5)
                                   td                    0.185      11.195 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_51/Z (GTP_LUT5)
                                   net (fanout=9)        0.745      11.940         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N14965
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_50[3]_2/I2 (GTP_LUT3)
                                   td                    0.185      12.125 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_50[3]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605      12.730         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N71676_2
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_maj1_1/I1 (GTP_LUT5M)
                                   td                    0.300      13.030 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_maj1_1/Z (GTP_LUT5M)
                                   net (fanout=2)        0.553      13.583         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N8429
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_sum3_6/I2 (GTP_LUT5)
                                   td                    0.185      13.768 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_sum3_6/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      14.232         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N9421
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_2[6]_1/I1 (GTP_LUT2)
                                   td                    0.185      14.417 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_2[6]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      14.417         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77 [6]
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/D (GTP_DFF_C)

 Data arrival time                                                  14.417         Logic Levels: 9  
                                                                                   Logic: 2.405ns(32.041%), Route: 5.101ns(67.959%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008      12.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5453)     3.146      16.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                              0.034      16.595                          

 Data required time                                                 16.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.595                          
 Data arrival time                                                  14.417                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.178                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/D (GTP_DFF_CE)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5453)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/CLK (GTP_DFF_CE)

                                   tco                   0.329       7.240 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/Q (GTP_DFF_CE)
                                   net (fanout=19)       0.841       8.081         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/coarse_slip_step [3]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/I0 (GTP_LUT4)
                                   td                    0.270       8.351 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       8.815         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22 [2]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/I2 (GTP_LUT5)
                                   td                    0.185       9.000 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       9.553         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N14617
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_9[2]_2/I2 (GTP_LUT3)
                                   td                    0.185       9.738 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_9[2]_2/Z (GTP_LUT3)
                                   net (fanout=1)        0.464      10.202         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_next [2]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N301_1/I2 (GTP_LUT5M)
                                   td                    0.300      10.502 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N301_1/Z (GTP_LUT5M)
                                   net (fanout=3)        0.605      11.107         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N67025
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N301/I3 (GTP_LUT5)
                                   td                    0.185      11.292 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N301/Z (GTP_LUT5)
                                   net (fanout=14)       0.802      12.094         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N301
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N328_10/I1 (GTP_LUT3)
                                   td                    0.185      12.279 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N328_10/Z (GTP_LUT3)
                                   net (fanout=11)       0.771      13.050         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N67251
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      13.283 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.283         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N8170
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.313 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.313         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N8171
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.343 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.343         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N8172
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.373 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.373         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N8173
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.609 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      14.073         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N13880
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N328_17[5]_1/I3 (GTP_LUT4)
                                   td                    0.185      14.258 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N328_17[5]_1/Z (GTP_LUT4)
                                   net (fanout=1)        0.000      14.258         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N328 [5]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/D (GTP_DFF_CE)

 Data arrival time                                                  14.258         Logic Levels: 9  
                                                                                   Logic: 2.383ns(32.435%), Route: 4.964ns(67.565%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008      12.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5453)     3.146      16.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                              0.034      16.595                          

 Data required time                                                 16.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.595                          
 Data arrival time                                                  14.258                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.337                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[4]/D (GTP_DFF_CE)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5453)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/CLK (GTP_DFF_CE)

                                   tco                   0.329       7.240 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/Q (GTP_DFF_CE)
                                   net (fanout=19)       0.841       8.081         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/coarse_slip_step [3]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/I0 (GTP_LUT4)
                                   td                    0.270       8.351 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       8.815         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22 [2]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/I2 (GTP_LUT5)
                                   td                    0.185       9.000 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       9.553         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N14617
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_9[2]_2/I2 (GTP_LUT3)
                                   td                    0.185       9.738 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_9[2]_2/Z (GTP_LUT3)
                                   net (fanout=1)        0.464      10.202         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_next [2]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N301_1/I2 (GTP_LUT5M)
                                   td                    0.300      10.502 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N301_1/Z (GTP_LUT5M)
                                   net (fanout=3)        0.605      11.107         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N67025
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N301/I3 (GTP_LUT5)
                                   td                    0.185      11.292 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N301/Z (GTP_LUT5)
                                   net (fanout=14)       0.802      12.094         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N301
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N328_10/I1 (GTP_LUT3)
                                   td                    0.185      12.279 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N328_10/Z (GTP_LUT3)
                                   net (fanout=11)       0.771      13.050         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N67251
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      13.283 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.283         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N8170
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.313 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.313         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N8171
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.343 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.343         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N8172
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.579 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      14.043         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N13879
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N328_17[4]_1/I3 (GTP_LUT4)
                                   td                    0.185      14.228 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N328_17[4]_1/Z (GTP_LUT4)
                                   net (fanout=1)        0.000      14.228         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N328 [4]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[4]/D (GTP_DFF_CE)

 Data arrival time                                                  14.228         Logic Levels: 8  
                                                                                   Logic: 2.353ns(32.158%), Route: 4.964ns(67.842%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008      12.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5453)     3.146      16.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[4]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                              0.034      16.595                          

 Data required time                                                 16.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.595                          
 Data arrival time                                                  14.228                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.367                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/DI (GTP_RAM16X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5453)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/CLK (GTP_DFF_CE)

                                   tco                   0.323       7.234 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       7.787         u_DDR3_50H/u_ipsxb_ddrc_top/dcd_wr_addr [10]
                                                                           f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/DI (GTP_RAM16X1DP)

 Data arrival time                                                   7.787         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5453)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Hold time                                               0.334       7.445                          

 Data required time                                                  7.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.445                          
 Data arrival time                                                   7.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/DI (GTP_RAM16X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5453)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/CLK (GTP_DFF_CE)

                                   tco                   0.323       7.234 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       7.787         u_DDR3_50H/u_ipsxb_ddrc_top/dcd_wr_addr [11]
                                                                           f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/DI (GTP_RAM16X1DP)

 Data arrival time                                                   7.787         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5453)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Hold time                                               0.334       7.445                          

 Data required time                                                  7.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.445                          
 Data arrival time                                                   7.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/DI (GTP_RAM16X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5453)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/CLK (GTP_DFF_CE)

                                   tco                   0.323       7.234 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       7.787         u_DDR3_50H/u_ipsxb_ddrc_top/dcd_wr_addr [12]
                                                                           f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/DI (GTP_RAM16X1DP)

 Data arrival time                                                   7.787         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5453)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Hold time                                               0.334       7.445                          

 Data required time                                                  7.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.445                          
 Data arrival time                                                   7.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       7.342         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.342                          
 clock uncertainty                                      -0.150       7.192                          

 Setup time                                             -0.068       7.124                          

 Data required time                                                  7.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.124                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       7.342         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.342                          
 clock uncertainty                                      -0.150       7.192                          

 Setup time                                             -0.068       7.124                          

 Data required time                                                  7.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.124                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       7.342         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.342                          
 clock uncertainty                                      -0.150       7.192                          

 Setup time                                             -0.068       7.124                          

 Data required time                                                  7.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.124                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.842                          
 clock uncertainty                                       0.000       4.842                          

 Hold time                                               0.001       4.843                          

 Data required time                                                  4.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.843                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.842                          
 clock uncertainty                                       0.000       4.842                          

 Hold time                                               0.001       4.843                          

 Data required time                                                  4.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.843                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.842                          
 clock uncertainty                                       0.000       4.842                          

 Hold time                                               0.001       4.843                          

 Data required time                                                  4.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.843                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       7.489         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.489                          
 clock uncertainty                                      -0.150       7.339                          

 Setup time                                             -0.068       7.271                          

 Data required time                                                  7.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.271                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       7.489         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.489                          
 clock uncertainty                                      -0.150       7.339                          

 Setup time                                             -0.068       7.271                          

 Data required time                                                  7.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.271                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       7.489         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.489                          
 clock uncertainty                                      -0.150       7.339                          

 Setup time                                             -0.068       7.271                          

 Data required time                                                  7.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.271                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.989                          
 clock uncertainty                                       0.000       4.989                          

 Hold time                                               0.001       4.990                          

 Data required time                                                  4.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.990                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.989                          
 clock uncertainty                                       0.000       4.989                          

 Hold time                                               0.001       4.990                          

 Data required time                                                  4.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.990                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.989                          
 clock uncertainty                                       0.000       4.989                          

 Hold time                                               0.001       4.990                          

 Data required time                                                  4.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.990                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/CLK (GTP_DFF)
Endpoint    : cmos1_8_16bit/pdata_out1[0]/CE (GTP_DFF_RE)
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_href_d0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       cmos1_href_d0/Q (GTP_DFF)
                                   net (fanout=13)       0.693       5.437         cmos1_href_d0    
                                                                                   cmos1_8_16bit/N11_3/I0 (GTP_LUT3)
                                   td                    0.232       5.669 f       cmos1_8_16bit/N11_3/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       6.310         cmos1_8_16bit/N11
                                                                           f       cmos1_8_16bit/pdata_out1[0]/CE (GTP_DFF_RE)

 Data arrival time                                                   6.310         Logic Levels: 1  
                                                                                   Logic: 0.561ns(29.604%), Route: 1.334ns(70.396%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 cmos1_pclk                                              0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204      16.315         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_out1[0]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.250      16.065                          

 Setup time                                             -0.542      15.523                          

 Data required time                                                 15.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.523                          
 Data arrival time                                                   6.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.213                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/CLK (GTP_DFF)
Endpoint    : cmos1_8_16bit/pdata_out1[1]/CE (GTP_DFF_RE)
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_href_d0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       cmos1_href_d0/Q (GTP_DFF)
                                   net (fanout=13)       0.693       5.437         cmos1_href_d0    
                                                                                   cmos1_8_16bit/N11_3/I0 (GTP_LUT3)
                                   td                    0.232       5.669 f       cmos1_8_16bit/N11_3/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       6.310         cmos1_8_16bit/N11
                                                                           f       cmos1_8_16bit/pdata_out1[1]/CE (GTP_DFF_RE)

 Data arrival time                                                   6.310         Logic Levels: 1  
                                                                                   Logic: 0.561ns(29.604%), Route: 1.334ns(70.396%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 cmos1_pclk                                              0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204      16.315         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_out1[1]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.250      16.065                          

 Setup time                                             -0.542      15.523                          

 Data required time                                                 15.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.523                          
 Data arrival time                                                   6.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.213                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/CLK (GTP_DFF)
Endpoint    : cmos1_8_16bit/pdata_out1[2]/CE (GTP_DFF_RE)
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_href_d0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       cmos1_href_d0/Q (GTP_DFF)
                                   net (fanout=13)       0.693       5.437         cmos1_href_d0    
                                                                                   cmos1_8_16bit/N11_3/I0 (GTP_LUT3)
                                   td                    0.232       5.669 f       cmos1_8_16bit/N11_3/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       6.310         cmos1_8_16bit/N11
                                                                           f       cmos1_8_16bit/pdata_out1[2]/CE (GTP_DFF_RE)

 Data arrival time                                                   6.310         Logic Levels: 1  
                                                                                   Logic: 0.561ns(29.604%), Route: 1.334ns(70.396%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 cmos1_pclk                                              0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204      16.315         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_out1[2]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.250      16.065                          

 Setup time                                             -0.542      15.523                          

 Data required time                                                 15.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.523                          
 Data arrival time                                                   6.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.213                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_i_reg[0]/CLK (GTP_DFF_RE)
Endpoint    : cmos1_8_16bit/pdata_out1[8]/D (GTP_DFF_RE)
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_i_reg[0]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       cmos1_8_16bit/pdata_i_reg[0]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.202         cmos1_8_16bit/pdata_i_reg [0]
                                                                           f       cmos1_8_16bit/pdata_out1[8]/D (GTP_DFF_RE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_out1[8]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_i_reg[1]/CLK (GTP_DFF_RE)
Endpoint    : cmos1_8_16bit/pdata_out1[9]/D (GTP_DFF_RE)
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_i_reg[1]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       cmos1_8_16bit/pdata_i_reg[1]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.202         cmos1_8_16bit/pdata_i_reg [1]
                                                                           f       cmos1_8_16bit/pdata_out1[9]/D (GTP_DFF_RE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_out1[9]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_i_reg[2]/CLK (GTP_DFF_RE)
Endpoint    : cmos1_8_16bit/pdata_out1[10]/D (GTP_DFF_RE)
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_i_reg[2]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       cmos1_8_16bit/pdata_i_reg[2]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.202         cmos1_8_16bit/pdata_i_reg [2]
                                                                           f       cmos1_8_16bit/pdata_out1[10]/D (GTP_DFF_RE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_out1[10]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/CLK (GTP_DFF)
Endpoint    : cmos2_8_16bit/pdata_out1[0]/CE (GTP_DFF_RE)
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       cmos2_href_d0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       cmos2_href_d0/Q (GTP_DFF)
                                   net (fanout=13)       0.693       5.437         cmos2_href_d0    
                                                                                   cmos2_8_16bit/N11_3/I0 (GTP_LUT3)
                                   td                    0.232       5.669 f       cmos2_8_16bit/N11_3/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       6.310         cmos2_8_16bit/N11
                                                                           f       cmos2_8_16bit/pdata_out1[0]/CE (GTP_DFF_RE)

 Data arrival time                                                   6.310         Logic Levels: 1  
                                                                                   Logic: 0.561ns(29.604%), Route: 1.334ns(70.396%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 cmos2_pclk                                              0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204      16.315         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_out1[0]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.250      16.065                          

 Setup time                                             -0.542      15.523                          

 Data required time                                                 15.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.523                          
 Data arrival time                                                   6.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.213                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/CLK (GTP_DFF)
Endpoint    : cmos2_8_16bit/pdata_out1[1]/CE (GTP_DFF_RE)
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       cmos2_href_d0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       cmos2_href_d0/Q (GTP_DFF)
                                   net (fanout=13)       0.693       5.437         cmos2_href_d0    
                                                                                   cmos2_8_16bit/N11_3/I0 (GTP_LUT3)
                                   td                    0.232       5.669 f       cmos2_8_16bit/N11_3/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       6.310         cmos2_8_16bit/N11
                                                                           f       cmos2_8_16bit/pdata_out1[1]/CE (GTP_DFF_RE)

 Data arrival time                                                   6.310         Logic Levels: 1  
                                                                                   Logic: 0.561ns(29.604%), Route: 1.334ns(70.396%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 cmos2_pclk                                              0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204      16.315         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_out1[1]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.250      16.065                          

 Setup time                                             -0.542      15.523                          

 Data required time                                                 15.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.523                          
 Data arrival time                                                   6.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.213                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/CLK (GTP_DFF)
Endpoint    : cmos2_8_16bit/pdata_out1[2]/CE (GTP_DFF_RE)
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       cmos2_href_d0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       cmos2_href_d0/Q (GTP_DFF)
                                   net (fanout=13)       0.693       5.437         cmos2_href_d0    
                                                                                   cmos2_8_16bit/N11_3/I0 (GTP_LUT3)
                                   td                    0.232       5.669 f       cmos2_8_16bit/N11_3/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       6.310         cmos2_8_16bit/N11
                                                                           f       cmos2_8_16bit/pdata_out1[2]/CE (GTP_DFF_RE)

 Data arrival time                                                   6.310         Logic Levels: 1  
                                                                                   Logic: 0.561ns(29.604%), Route: 1.334ns(70.396%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 cmos2_pclk                                              0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204      16.315         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_out1[2]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.250      16.065                          

 Setup time                                             -0.542      15.523                          

 Data required time                                                 15.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.523                          
 Data arrival time                                                   6.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.213                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_i_reg[0]/CLK (GTP_DFF_RE)
Endpoint    : cmos2_8_16bit/pdata_out1[8]/D (GTP_DFF_RE)
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_i_reg[0]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       cmos2_8_16bit/pdata_i_reg[0]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.202         cmos2_8_16bit/pdata_i_reg [0]
                                                                           f       cmos2_8_16bit/pdata_out1[8]/D (GTP_DFF_RE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_out1[8]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_i_reg[1]/CLK (GTP_DFF_RE)
Endpoint    : cmos2_8_16bit/pdata_out1[9]/D (GTP_DFF_RE)
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_i_reg[1]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       cmos2_8_16bit/pdata_i_reg[1]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.202         cmos2_8_16bit/pdata_i_reg [1]
                                                                           f       cmos2_8_16bit/pdata_out1[9]/D (GTP_DFF_RE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_out1[9]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_i_reg[2]/CLK (GTP_DFF_RE)
Endpoint    : cmos2_8_16bit/pdata_out1[10]/D (GTP_DFF_RE)
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_i_reg[2]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       cmos2_8_16bit/pdata_i_reg[2]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.202         cmos2_8_16bit/pdata_i_reg [2]
                                                                           f       cmos2_8_16bit/pdata_out1[10]/D (GTP_DFF_RE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_out1[10]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)
Endpoint    : cmos1_mix/u_saturation/saturation_data_raw[1]/D (GTP_DFF)
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.637
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=190)      3.146       6.536         cmos1_pclk_16bit 
                                                                           r       cmos1_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)

                                   tco                   2.063       8.599 f       cmos1_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DOA[4] (GTP_DRM9K)
                                   net (fanout=2)        0.992       9.591         cmos1_mix/gamma_data_sqrt [1]
                                                                                   cmos1_mix/gamma_data_3[1]/I3 (GTP_LUT5)
                                   td                    0.217       9.808 r       cmos1_mix/gamma_data_3[1]/Z (GTP_LUT5)
                                   net (fanout=6)        0.000       9.808         cmos1_mix/gamma_data [1]
                                                                           r       cmos1_mix/u_saturation/saturation_data_raw[1]/D (GTP_DFF)

 Data arrival time                                                   9.808         Logic Levels: 1  
                                                                                   Logic: 2.280ns(69.682%), Route: 0.992ns(30.318%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 cmos1_pclk                                              0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.312      13.212 f       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409      14.621         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      14.927 f       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      15.391         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      15.391 f       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=190)      0.000      15.391         cmos1_pclk_16bit 
                                                                                   cmos1_mix/u_saturation/N72/I (GTP_INV)
                                   td                    0.000      15.391 r       cmos1_mix/u_saturation/N72/Z (GTP_INV)
                                   net (fanout=18)       3.146      18.537         cmos1_mix/u_saturation/N72
                                                                           r       cmos1_mix/u_saturation/saturation_data_raw[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000      18.537                          
 clock uncertainty                                      -0.250      18.287                          

 Setup time                                              0.034      18.321                          

 Data required time                                                 18.321                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.321                          
 Data arrival time                                                   9.808                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.513                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)
Endpoint    : cmos1_mix/u_saturation/saturation_data_raw[2]/D (GTP_DFF)
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.637
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=190)      3.146       6.536         cmos1_pclk_16bit 
                                                                           r       cmos1_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)

                                   tco                   2.063       8.599 f       cmos1_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DOA[5] (GTP_DRM9K)
                                   net (fanout=2)        0.992       9.591         cmos1_mix/gamma_data_sqrt [2]
                                                                                   cmos1_mix/gamma_data_3[2]/I3 (GTP_LUT5)
                                   td                    0.217       9.808 r       cmos1_mix/gamma_data_3[2]/Z (GTP_LUT5)
                                   net (fanout=6)        0.000       9.808         cmos1_mix/gamma_data [2]
                                                                           r       cmos1_mix/u_saturation/saturation_data_raw[2]/D (GTP_DFF)

 Data arrival time                                                   9.808         Logic Levels: 1  
                                                                                   Logic: 2.280ns(69.682%), Route: 0.992ns(30.318%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 cmos1_pclk                                              0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.312      13.212 f       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409      14.621         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      14.927 f       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      15.391         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      15.391 f       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=190)      0.000      15.391         cmos1_pclk_16bit 
                                                                                   cmos1_mix/u_saturation/N72/I (GTP_INV)
                                   td                    0.000      15.391 r       cmos1_mix/u_saturation/N72/Z (GTP_INV)
                                   net (fanout=18)       3.146      18.537         cmos1_mix/u_saturation/N72
                                                                           r       cmos1_mix/u_saturation/saturation_data_raw[2]/CLK (GTP_DFF)
 clock pessimism                                         0.000      18.537                          
 clock uncertainty                                      -0.250      18.287                          

 Setup time                                              0.034      18.321                          

 Data required time                                                 18.321                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.321                          
 Data arrival time                                                   9.808                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.513                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_gamma/u_G_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)
Endpoint    : cmos1_mix/u_saturation/saturation_data_raw[5]/D (GTP_DFF)
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.637
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=190)      3.146       6.536         cmos1_pclk_16bit 
                                                                           r       cmos1_mix/u_gamma/u_G_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)

                                   tco                   2.063       8.599 f       cmos1_mix/u_gamma/u_G_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DOA[2] (GTP_DRM9K)
                                   net (fanout=2)        0.992       9.591         cmos1_mix/gamma_data_sqrt [5]
                                                                                   cmos1_mix/gamma_data_3[5]/I3 (GTP_LUT5)
                                   td                    0.217       9.808 r       cmos1_mix/gamma_data_3[5]/Z (GTP_LUT5)
                                   net (fanout=13)       0.000       9.808         cmos1_mix/gamma_data [5]
                                                                           r       cmos1_mix/u_saturation/saturation_data_raw[5]/D (GTP_DFF)

 Data arrival time                                                   9.808         Logic Levels: 1  
                                                                                   Logic: 2.280ns(69.682%), Route: 0.992ns(30.318%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 cmos1_pclk                                              0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.312      13.212 f       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409      14.621         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      14.927 f       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      15.391         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      15.391 f       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=190)      0.000      15.391         cmos1_pclk_16bit 
                                                                                   cmos1_mix/u_saturation/N72/I (GTP_INV)
                                   td                    0.000      15.391 r       cmos1_mix/u_saturation/N72/Z (GTP_INV)
                                   net (fanout=18)       3.146      18.537         cmos1_mix/u_saturation/N72
                                                                           r       cmos1_mix/u_saturation/saturation_data_raw[5]/CLK (GTP_DFF)
 clock pessimism                                         0.000      18.537                          
 clock uncertainty                                      -0.250      18.287                          

 Setup time                                              0.034      18.321                          

 Data required time                                                 18.321                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.321                          
 Data arrival time                                                   9.808                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.513                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_out2/CLK (GTP_DFF)
Endpoint    : cmos1_8_16bit/de_o/D (GTP_DFF)
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=190)      3.146       6.536         cmos1_pclk_16bit 
                                                                           r       cmos1_8_16bit/de_out2/CLK (GTP_DFF)

                                   tco                   0.323       6.859 f       cmos1_8_16bit/de_out2/Q (GTP_DFF)
                                   net (fanout=1)        0.464       7.323         cmos1_8_16bit/de_out2
                                                                           f       cmos1_8_16bit/de_o/D (GTP_DFF)

 Data arrival time                                                   7.323         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=190)      3.146       6.536         cmos1_pclk_16bit 
                                                                           r       cmos1_8_16bit/de_o/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.536                          
 clock uncertainty                                       0.200       6.736                          

 Hold time                                               0.047       6.783                          

 Data required time                                                  6.783                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.783                          
 Data arrival time                                                   7.323                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out2[0]/CLK (GTP_DFF)
Endpoint    : cmos1_8_16bit/pdata_o[0]/D (GTP_DFF)
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=190)      3.146       6.536         cmos1_pclk_16bit 
                                                                           r       cmos1_8_16bit/pdata_out2[0]/CLK (GTP_DFF)

                                   tco                   0.323       6.859 f       cmos1_8_16bit/pdata_out2[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       7.323         cmos1_8_16bit/pdata_out2 [0]
                                                                           f       cmos1_8_16bit/pdata_o[0]/D (GTP_DFF)

 Data arrival time                                                   7.323         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=190)      3.146       6.536         cmos1_pclk_16bit 
                                                                           r       cmos1_8_16bit/pdata_o[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.536                          
 clock uncertainty                                       0.200       6.736                          

 Hold time                                               0.047       6.783                          

 Data required time                                                  6.783                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.783                          
 Data arrival time                                                   7.323                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out2[1]/CLK (GTP_DFF)
Endpoint    : cmos1_8_16bit/pdata_o[1]/D (GTP_DFF)
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=190)      3.146       6.536         cmos1_pclk_16bit 
                                                                           r       cmos1_8_16bit/pdata_out2[1]/CLK (GTP_DFF)

                                   tco                   0.323       6.859 f       cmos1_8_16bit/pdata_out2[1]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       7.323         cmos1_8_16bit/pdata_out2 [1]
                                                                           f       cmos1_8_16bit/pdata_o[1]/D (GTP_DFF)

 Data arrival time                                                   7.323         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=190)      3.146       6.536         cmos1_pclk_16bit 
                                                                           r       cmos1_8_16bit/pdata_o[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.536                          
 clock uncertainty                                       0.200       6.736                          

 Hold time                                               0.047       6.783                          

 Data required time                                                  6.783                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.783                          
 Data arrival time                                                   7.323                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)
Endpoint    : cmos2_mix/u_saturation/saturation_data_raw[1]/D (GTP_DFF)
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.637
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=190)      3.146       6.536         cmos2_pclk_16bit 
                                                                           r       cmos2_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)

                                   tco                   2.063       8.599 f       cmos2_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DOA[4] (GTP_DRM9K)
                                   net (fanout=2)        0.992       9.591         cmos2_mix/gamma_data_sqrt [1]
                                                                                   cmos1_mix/gamma_data_3[17]/I3 (GTP_LUT5)
                                   td                    0.217       9.808 r       cmos1_mix/gamma_data_3[17]/Z (GTP_LUT5)
                                   net (fanout=6)        0.000       9.808         cmos2_mix/gamma_data [1]
                                                                           r       cmos2_mix/u_saturation/saturation_data_raw[1]/D (GTP_DFF)

 Data arrival time                                                   9.808         Logic Levels: 1  
                                                                                   Logic: 2.280ns(69.682%), Route: 0.992ns(30.318%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 cmos2_pclk                                              0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.312      13.212 f       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409      14.621         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      14.927 f       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      15.391         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      15.391 f       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=190)      0.000      15.391         cmos2_pclk_16bit 
                                                                                   cmos2_mix/u_saturation/N72/I (GTP_INV)
                                   td                    0.000      15.391 r       cmos2_mix/u_saturation/N72/Z (GTP_INV)
                                   net (fanout=18)       3.146      18.537         cmos2_mix/u_saturation/N72
                                                                           r       cmos2_mix/u_saturation/saturation_data_raw[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000      18.537                          
 clock uncertainty                                      -0.250      18.287                          

 Setup time                                              0.034      18.321                          

 Data required time                                                 18.321                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.321                          
 Data arrival time                                                   9.808                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.513                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)
Endpoint    : cmos2_mix/u_saturation/saturation_data_raw[2]/D (GTP_DFF)
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.637
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=190)      3.146       6.536         cmos2_pclk_16bit 
                                                                           r       cmos2_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)

                                   tco                   2.063       8.599 f       cmos2_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DOA[5] (GTP_DRM9K)
                                   net (fanout=2)        0.992       9.591         cmos2_mix/gamma_data_sqrt [2]
                                                                                   cmos1_mix/gamma_data_3[18]/I3 (GTP_LUT5)
                                   td                    0.217       9.808 r       cmos1_mix/gamma_data_3[18]/Z (GTP_LUT5)
                                   net (fanout=6)        0.000       9.808         cmos2_mix/gamma_data [2]
                                                                           r       cmos2_mix/u_saturation/saturation_data_raw[2]/D (GTP_DFF)

 Data arrival time                                                   9.808         Logic Levels: 1  
                                                                                   Logic: 2.280ns(69.682%), Route: 0.992ns(30.318%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 cmos2_pclk                                              0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.312      13.212 f       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409      14.621         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      14.927 f       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      15.391         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      15.391 f       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=190)      0.000      15.391         cmos2_pclk_16bit 
                                                                                   cmos2_mix/u_saturation/N72/I (GTP_INV)
                                   td                    0.000      15.391 r       cmos2_mix/u_saturation/N72/Z (GTP_INV)
                                   net (fanout=18)       3.146      18.537         cmos2_mix/u_saturation/N72
                                                                           r       cmos2_mix/u_saturation/saturation_data_raw[2]/CLK (GTP_DFF)
 clock pessimism                                         0.000      18.537                          
 clock uncertainty                                      -0.250      18.287                          

 Setup time                                              0.034      18.321                          

 Data required time                                                 18.321                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.321                          
 Data arrival time                                                   9.808                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.513                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_gamma/u_G_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)
Endpoint    : cmos2_mix/u_saturation/saturation_data_raw[5]/D (GTP_DFF)
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.637
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=190)      3.146       6.536         cmos2_pclk_16bit 
                                                                           r       cmos2_mix/u_gamma/u_G_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)

                                   tco                   2.063       8.599 f       cmos2_mix/u_gamma/u_G_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DOA[2] (GTP_DRM9K)
                                   net (fanout=2)        0.992       9.591         cmos2_mix/gamma_data_sqrt [5]
                                                                                   cmos1_mix/gamma_data_3[21]/I3 (GTP_LUT5)
                                   td                    0.217       9.808 r       cmos1_mix/gamma_data_3[21]/Z (GTP_LUT5)
                                   net (fanout=13)       0.000       9.808         cmos2_mix/gamma_data [5]
                                                                           r       cmos2_mix/u_saturation/saturation_data_raw[5]/D (GTP_DFF)

 Data arrival time                                                   9.808         Logic Levels: 1  
                                                                                   Logic: 2.280ns(69.682%), Route: 0.992ns(30.318%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 cmos2_pclk                                              0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.312      13.212 f       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409      14.621         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      14.927 f       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      15.391         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      15.391 f       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=190)      0.000      15.391         cmos2_pclk_16bit 
                                                                                   cmos2_mix/u_saturation/N72/I (GTP_INV)
                                   td                    0.000      15.391 r       cmos2_mix/u_saturation/N72/Z (GTP_INV)
                                   net (fanout=18)       3.146      18.537         cmos2_mix/u_saturation/N72
                                                                           r       cmos2_mix/u_saturation/saturation_data_raw[5]/CLK (GTP_DFF)
 clock pessimism                                         0.000      18.537                          
 clock uncertainty                                      -0.250      18.287                          

 Setup time                                              0.034      18.321                          

 Data required time                                                 18.321                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.321                          
 Data arrival time                                                   9.808                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.513                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_out2/CLK (GTP_DFF)
Endpoint    : cmos2_8_16bit/de_o/D (GTP_DFF)
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=190)      3.146       6.536         cmos2_pclk_16bit 
                                                                           r       cmos2_8_16bit/de_out2/CLK (GTP_DFF)

                                   tco                   0.323       6.859 f       cmos2_8_16bit/de_out2/Q (GTP_DFF)
                                   net (fanout=1)        0.464       7.323         cmos2_8_16bit/de_out2
                                                                           f       cmos2_8_16bit/de_o/D (GTP_DFF)

 Data arrival time                                                   7.323         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=190)      3.146       6.536         cmos2_pclk_16bit 
                                                                           r       cmos2_8_16bit/de_o/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.536                          
 clock uncertainty                                       0.200       6.736                          

 Hold time                                               0.047       6.783                          

 Data required time                                                  6.783                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.783                          
 Data arrival time                                                   7.323                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out2[0]/CLK (GTP_DFF)
Endpoint    : cmos2_8_16bit/pdata_o[0]/D (GTP_DFF)
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=190)      3.146       6.536         cmos2_pclk_16bit 
                                                                           r       cmos2_8_16bit/pdata_out2[0]/CLK (GTP_DFF)

                                   tco                   0.323       6.859 f       cmos2_8_16bit/pdata_out2[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       7.323         cmos2_8_16bit/pdata_out2 [0]
                                                                           f       cmos2_8_16bit/pdata_o[0]/D (GTP_DFF)

 Data arrival time                                                   7.323         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=190)      3.146       6.536         cmos2_pclk_16bit 
                                                                           r       cmos2_8_16bit/pdata_o[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.536                          
 clock uncertainty                                       0.200       6.736                          

 Hold time                                               0.047       6.783                          

 Data required time                                                  6.783                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.783                          
 Data arrival time                                                   7.323                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out2[1]/CLK (GTP_DFF)
Endpoint    : cmos2_8_16bit/pdata_o[1]/D (GTP_DFF)
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=190)      3.146       6.536         cmos2_pclk_16bit 
                                                                           r       cmos2_8_16bit/pdata_out2[1]/CLK (GTP_DFF)

                                   tco                   0.323       6.859 f       cmos2_8_16bit/pdata_out2[1]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       7.323         cmos2_8_16bit/pdata_out2 [1]
                                                                           f       cmos2_8_16bit/pdata_o[1]/D (GTP_DFF)

 Data arrival time                                                   7.323         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=190)      3.146       6.536         cmos2_pclk_16bit 
                                                                           r       cmos2_8_16bit/pdata_o[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.536                          
 clock uncertainty                                       0.200       6.736                          

 Hold time                                               0.047       6.783                          

 Data required time                                                  6.783                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.783                          
 Data arrival time                                                   7.323                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/x_cnt[10]/CLK (GTP_DFF_R)
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_addr[0]/CE (GTP_DFF_E)
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.986
  Launch Clock Delay      :  3.986
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497       2.708         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.802 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=240)      1.184       3.986         nt_pix_clk       
                                                                           r       fram_buf/rd_buf/x_cnt[10]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.315 r       fram_buf/rd_buf/x_cnt[10]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       4.956         fram_buf/rd_buf/x_cnt [10]
                                                                                   fram_buf/rd_buf/N25_mux5_3/I0 (GTP_LUT3)
                                   td                    0.243       5.199 f       fram_buf/rd_buf/N25_mux5_3/Z (GTP_LUT3)
                                   net (fanout=4)        0.641       5.840         fram_buf/rd_buf/_N67197
                                                                                   fram_buf/rd_buf/N9/I4 (GTP_LUT5)
                                   td                    0.185       6.025 r       fram_buf/rd_buf/N9/Z (GTP_LUT5)
                                   net (fanout=24)       0.782       6.807         fram_buf/rd_buf/rd_en_part2
                                                                                   fram_buf/rd_buf/rd_cell2/N80/I0 (GTP_LUT2)
                                   td                    0.185       6.992 r       fram_buf/rd_buf/rd_cell2/N80/Z (GTP_LUT2)
                                   net (fanout=7)        0.713       7.705         fram_buf/rd_buf/rd_cell2/read_en
                                                                                   fram_buf/rd_buf/rd_cell2/N120_3/I4 (GTP_LUT5)
                                   td                    0.172       7.877 f       fram_buf/rd_buf/rd_cell2/N120_3/Z (GTP_LUT5)
                                   net (fanout=12)       0.605       8.482         fram_buf/rd_buf/rd_cell2/N120
                                                                           f       fram_buf/rd_buf/rd_cell2/rd_addr[0]/CE (GTP_DFF_E)

 Data arrival time                                                   8.482         Logic Levels: 4  
                                                                                   Logic: 1.114ns(24.778%), Route: 3.382ns(75.222%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 sys_clk                                                 0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.000      12.820         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.031 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497      15.528         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      15.622 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=240)      1.184      16.806         nt_pix_clk       
                                                                           r       fram_buf/rd_buf/rd_cell2/rd_addr[0]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000      16.806                          
 clock uncertainty                                      -0.150      16.656                          

 Setup time                                             -0.542      16.114                          

 Data required time                                                 16.114                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.114                          
 Data arrival time                                                   8.482                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.632                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/x_cnt[10]/CLK (GTP_DFF_R)
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_addr[1]/CE (GTP_DFF_E)
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.986
  Launch Clock Delay      :  3.986
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497       2.708         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.802 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=240)      1.184       3.986         nt_pix_clk       
                                                                           r       fram_buf/rd_buf/x_cnt[10]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.315 r       fram_buf/rd_buf/x_cnt[10]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       4.956         fram_buf/rd_buf/x_cnt [10]
                                                                                   fram_buf/rd_buf/N25_mux5_3/I0 (GTP_LUT3)
                                   td                    0.243       5.199 f       fram_buf/rd_buf/N25_mux5_3/Z (GTP_LUT3)
                                   net (fanout=4)        0.641       5.840         fram_buf/rd_buf/_N67197
                                                                                   fram_buf/rd_buf/N9/I4 (GTP_LUT5)
                                   td                    0.185       6.025 r       fram_buf/rd_buf/N9/Z (GTP_LUT5)
                                   net (fanout=24)       0.782       6.807         fram_buf/rd_buf/rd_en_part2
                                                                                   fram_buf/rd_buf/rd_cell2/N80/I0 (GTP_LUT2)
                                   td                    0.185       6.992 r       fram_buf/rd_buf/rd_cell2/N80/Z (GTP_LUT2)
                                   net (fanout=7)        0.713       7.705         fram_buf/rd_buf/rd_cell2/read_en
                                                                                   fram_buf/rd_buf/rd_cell2/N120_3/I4 (GTP_LUT5)
                                   td                    0.172       7.877 f       fram_buf/rd_buf/rd_cell2/N120_3/Z (GTP_LUT5)
                                   net (fanout=12)       0.605       8.482         fram_buf/rd_buf/rd_cell2/N120
                                                                           f       fram_buf/rd_buf/rd_cell2/rd_addr[1]/CE (GTP_DFF_E)

 Data arrival time                                                   8.482         Logic Levels: 4  
                                                                                   Logic: 1.114ns(24.778%), Route: 3.382ns(75.222%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 sys_clk                                                 0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.000      12.820         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.031 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497      15.528         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      15.622 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=240)      1.184      16.806         nt_pix_clk       
                                                                           r       fram_buf/rd_buf/rd_cell2/rd_addr[1]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000      16.806                          
 clock uncertainty                                      -0.150      16.656                          

 Setup time                                             -0.542      16.114                          

 Data required time                                                 16.114                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.114                          
 Data arrival time                                                   8.482                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.632                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/x_cnt[10]/CLK (GTP_DFF_R)
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_addr[2]/CE (GTP_DFF_E)
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.986
  Launch Clock Delay      :  3.986
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497       2.708         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.802 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=240)      1.184       3.986         nt_pix_clk       
                                                                           r       fram_buf/rd_buf/x_cnt[10]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.315 r       fram_buf/rd_buf/x_cnt[10]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       4.956         fram_buf/rd_buf/x_cnt [10]
                                                                                   fram_buf/rd_buf/N25_mux5_3/I0 (GTP_LUT3)
                                   td                    0.243       5.199 f       fram_buf/rd_buf/N25_mux5_3/Z (GTP_LUT3)
                                   net (fanout=4)        0.641       5.840         fram_buf/rd_buf/_N67197
                                                                                   fram_buf/rd_buf/N9/I4 (GTP_LUT5)
                                   td                    0.185       6.025 r       fram_buf/rd_buf/N9/Z (GTP_LUT5)
                                   net (fanout=24)       0.782       6.807         fram_buf/rd_buf/rd_en_part2
                                                                                   fram_buf/rd_buf/rd_cell2/N80/I0 (GTP_LUT2)
                                   td                    0.185       6.992 r       fram_buf/rd_buf/rd_cell2/N80/Z (GTP_LUT2)
                                   net (fanout=7)        0.713       7.705         fram_buf/rd_buf/rd_cell2/read_en
                                                                                   fram_buf/rd_buf/rd_cell2/N120_3/I4 (GTP_LUT5)
                                   td                    0.172       7.877 f       fram_buf/rd_buf/rd_cell2/N120_3/Z (GTP_LUT5)
                                   net (fanout=12)       0.605       8.482         fram_buf/rd_buf/rd_cell2/N120
                                                                           f       fram_buf/rd_buf/rd_cell2/rd_addr[2]/CE (GTP_DFF_E)

 Data arrival time                                                   8.482         Logic Levels: 4  
                                                                                   Logic: 1.114ns(24.778%), Route: 3.382ns(75.222%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 sys_clk                                                 0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.000      12.820         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.031 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497      15.528         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      15.622 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=240)      1.184      16.806         nt_pix_clk       
                                                                           r       fram_buf/rd_buf/rd_cell2/rd_addr[2]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000      16.806                          
 clock uncertainty                                      -0.150      16.656                          

 Setup time                                             -0.542      16.114                          

 Data required time                                                 16.114                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.114                          
 Data arrival time                                                   8.482                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.632                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/genblk1.read_data[0]/CLK (GTP_DFF_R)
Endpoint    : b_out[3]/D (GTP_DFF_R)
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.986
  Launch Clock Delay      :  3.986
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497       2.708         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.802 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=240)      1.184       3.986         nt_pix_clk       
                                                                           r       fram_buf/rd_buf/genblk1.read_data[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.309 f       fram_buf/rd_buf/genblk1.read_data[0]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       4.773         fram_buf/rd_buf/read_data [0]
                                                                           f       b_out[3]/D (GTP_DFF_R)

 Data arrival time                                                   4.773         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497       2.708         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.802 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=240)      1.184       3.986         nt_pix_clk       
                                                                           r       b_out[3]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.986                          
 clock uncertainty                                       0.000       3.986                          

 Hold time                                               0.047       4.033                          

 Data required time                                                  4.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.033                          
 Data arrival time                                                   4.773                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/genblk1.read_data[1]/CLK (GTP_DFF_R)
Endpoint    : b_out[4]/D (GTP_DFF_R)
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.986
  Launch Clock Delay      :  3.986
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497       2.708         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.802 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=240)      1.184       3.986         nt_pix_clk       
                                                                           r       fram_buf/rd_buf/genblk1.read_data[1]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.309 f       fram_buf/rd_buf/genblk1.read_data[1]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       4.773         fram_buf/rd_buf/read_data [1]
                                                                           f       b_out[4]/D (GTP_DFF_R)

 Data arrival time                                                   4.773         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497       2.708         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.802 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=240)      1.184       3.986         nt_pix_clk       
                                                                           r       b_out[4]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.986                          
 clock uncertainty                                       0.000       3.986                          

 Hold time                                               0.047       4.033                          

 Data required time                                                  4.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.033                          
 Data arrival time                                                   4.773                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/genblk1.read_data[2]/CLK (GTP_DFF_R)
Endpoint    : b_out[5]/D (GTP_DFF_R)
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.986
  Launch Clock Delay      :  3.986
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497       2.708         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.802 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=240)      1.184       3.986         nt_pix_clk       
                                                                           r       fram_buf/rd_buf/genblk1.read_data[2]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.309 f       fram_buf/rd_buf/genblk1.read_data[2]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       4.773         fram_buf/rd_buf/read_data [2]
                                                                           f       b_out[5]/D (GTP_DFF_R)

 Data arrival time                                                   4.773         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497       2.708         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.802 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=240)      1.184       3.986         nt_pix_clk       
                                                                           r       b_out[5]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.986                          
 clock uncertainty                                       0.000       3.986                          

 Hold time                                               0.047       4.033                          

 Data required time                                                  4.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.033                          
 Data arrival time                                                   4.773                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/CE (GTP_DFF_E)
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.916
  Launch Clock Delay      :  3.916
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497       2.708         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.797 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.916         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.245 r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       4.850         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
                                                                                   ms72xx_ctl/ms7200_ctl/N2009_3/I0 (GTP_LUT3)
                                   td                    0.243       5.093 f       ms72xx_ctl/ms7200_ctl/N2009_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       5.646         ms72xx_ctl/ms7200_ctl/_N66673
                                                                                   ms72xx_ctl/ms7200_ctl/N1872_1/I4 (GTP_LUT5)
                                   td                    0.185       5.831 r       ms72xx_ctl/ms7200_ctl/N1872_1/Z (GTP_LUT5)
                                   net (fanout=20)       0.847       6.678         ms72xx_ctl/ms7200_ctl/N261
                                                                                   ms72xx_ctl/ms7200_ctl/N40_9/I0 (GTP_LUT5)
                                   td                    0.185       6.863 r       ms72xx_ctl/ms7200_ctl/N40_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       7.504         ms72xx_ctl/ms7200_ctl/N2093 [4]
                                                                                   ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/I0 (GTP_LUT3)
                                   td                    0.185       7.689 r       ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       8.294         ms72xx_ctl/ms7200_ctl/state_n [1]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_7/I3 (GTP_LUT5)
                                   td                    0.172       8.466 f       ms72xx_ctl/ms7200_ctl/N8_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.553       9.019         ms72xx_ctl/ms7200_ctl/N8
                                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/CE (GTP_DFF_E)

 Data arrival time                                                   9.019         Logic Levels: 5  
                                                                                   Logic: 1.299ns(25.456%), Route: 3.804ns(74.544%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497     102.708         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     102.797 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119     103.916         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     103.916                          
 clock uncertainty                                      -0.150     103.766                          

 Setup time                                             -0.542     103.224                          

 Data required time                                                103.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.224                          
 Data arrival time                                                   9.019                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.205                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/CE (GTP_DFF_E)
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.916
  Launch Clock Delay      :  3.916
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497       2.708         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.797 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.916         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.245 r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       4.850         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
                                                                                   ms72xx_ctl/ms7200_ctl/N2009_3/I0 (GTP_LUT3)
                                   td                    0.243       5.093 f       ms72xx_ctl/ms7200_ctl/N2009_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       5.646         ms72xx_ctl/ms7200_ctl/_N66673
                                                                                   ms72xx_ctl/ms7200_ctl/N1872_1/I4 (GTP_LUT5)
                                   td                    0.185       5.831 r       ms72xx_ctl/ms7200_ctl/N1872_1/Z (GTP_LUT5)
                                   net (fanout=20)       0.847       6.678         ms72xx_ctl/ms7200_ctl/N261
                                                                                   ms72xx_ctl/ms7200_ctl/N40_9/I0 (GTP_LUT5)
                                   td                    0.185       6.863 r       ms72xx_ctl/ms7200_ctl/N40_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       7.504         ms72xx_ctl/ms7200_ctl/N2093 [4]
                                                                                   ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/I0 (GTP_LUT3)
                                   td                    0.185       7.689 r       ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       8.294         ms72xx_ctl/ms7200_ctl/state_n [1]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_7/I3 (GTP_LUT5)
                                   td                    0.172       8.466 f       ms72xx_ctl/ms7200_ctl/N8_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.553       9.019         ms72xx_ctl/ms7200_ctl/N8
                                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/CE (GTP_DFF_E)

 Data arrival time                                                   9.019         Logic Levels: 5  
                                                                                   Logic: 1.299ns(25.456%), Route: 3.804ns(74.544%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497     102.708         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     102.797 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119     103.916         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     103.916                          
 clock uncertainty                                      -0.150     103.766                          

 Setup time                                             -0.542     103.224                          

 Data required time                                                103.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.224                          
 Data arrival time                                                   9.019                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.205                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_ensure/D (GTP_DFF)
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.916
  Launch Clock Delay      :  3.916
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497       2.708         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.797 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.916         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.245 r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       4.850         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
                                                                                   ms72xx_ctl/ms7200_ctl/N2009_3/I0 (GTP_LUT3)
                                   td                    0.243       5.093 f       ms72xx_ctl/ms7200_ctl/N2009_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       5.646         ms72xx_ctl/ms7200_ctl/_N66673
                                                                                   ms72xx_ctl/ms7200_ctl/N1872_1/I4 (GTP_LUT5)
                                   td                    0.185       5.831 r       ms72xx_ctl/ms7200_ctl/N1872_1/Z (GTP_LUT5)
                                   net (fanout=20)       0.847       6.678         ms72xx_ctl/ms7200_ctl/N261
                                                                                   ms72xx_ctl/ms7200_ctl/N40_9/I0 (GTP_LUT5)
                                   td                    0.185       6.863 r       ms72xx_ctl/ms7200_ctl/N40_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       7.504         ms72xx_ctl/ms7200_ctl/N2093 [4]
                                                                                   ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/I0 (GTP_LUT3)
                                   td                    0.185       7.689 r       ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       8.294         ms72xx_ctl/ms7200_ctl/state_n [1]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_7/I3 (GTP_LUT5)
                                   td                    0.185       8.479 r       ms72xx_ctl/ms7200_ctl/N8_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.553       9.032         ms72xx_ctl/ms7200_ctl/N8
                                                                                   ms72xx_ctl/ms7200_ctl/freq_ensure_rs_mux/I0 (GTP_LUT4)
                                   td                    0.258       9.290 f       ms72xx_ctl/ms7200_ctl/freq_ensure_rs_mux/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       9.290         ms72xx_ctl/ms7200_ctl/_N72485
                                                                           f       ms72xx_ctl/ms7200_ctl/freq_ensure/D (GTP_DFF)

 Data arrival time                                                   9.290         Logic Levels: 6  
                                                                                   Logic: 1.570ns(29.215%), Route: 3.804ns(70.785%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497     102.708         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     102.797 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119     103.916         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/freq_ensure/CLK (GTP_DFF)
 clock pessimism                                         0.000     103.916                          
 clock uncertainty                                      -0.150     103.766                          

 Setup time                                              0.034     103.800                          

 Data required time                                                103.800                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.800                          
 Data arrival time                                                   9.290                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.510                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/receiv_data[7]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl/iic_dri_rx/data_out[7]/D (GTP_DFF_E)
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.916
  Launch Clock Delay      :  3.916
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497       2.708         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.797 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.916         cfg_clk          
                                                                           r       ms72xx_ctl/iic_dri_rx/receiv_data[7]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.239 f       ms72xx_ctl/iic_dri_rx/receiv_data[7]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       4.703         ms72xx_ctl/iic_dri_rx/receiv_data [7]
                                                                           f       ms72xx_ctl/iic_dri_rx/data_out[7]/D (GTP_DFF_E)

 Data arrival time                                                   4.703         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497       2.708         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.797 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.916         cfg_clk          
                                                                           r       ms72xx_ctl/iic_dri_rx/data_out[7]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       3.916                          
 clock uncertainty                                       0.000       3.916                          

 Hold time                                               0.047       3.963                          

 Data required time                                                  3.963                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.963                          
 Data arrival time                                                   4.703                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/iic_trig/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl/iic_dri_rx/pluse_1d/D (GTP_DFF_R)
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.916
  Launch Clock Delay      :  3.916
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497       2.708         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.797 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.916         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/iic_trig/CLK (GTP_DFF_R)

                                   tco                   0.323       4.239 f       ms72xx_ctl/ms7200_ctl/iic_trig/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       4.703         ms72xx_ctl/iic_trig_rx
                                                                           f       ms72xx_ctl/iic_dri_rx/pluse_1d/D (GTP_DFF_R)

 Data arrival time                                                   4.703         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497       2.708         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.797 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.916         cfg_clk          
                                                                           r       ms72xx_ctl/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.916                          
 clock uncertainty                                       0.000       3.916                          

 Hold time                                               0.047       3.963                          

 Data required time                                                  3.963                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.963                          
 Data arrival time                                                   4.703                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl/iic_dri_rx/pluse_2d/D (GTP_DFF_R)
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.916
  Launch Clock Delay      :  3.916
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497       2.708         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.797 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.916         cfg_clk          
                                                                           r       ms72xx_ctl/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)

                                   tco                   0.323       4.239 f       ms72xx_ctl/iic_dri_rx/pluse_1d/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       4.703         ms72xx_ctl/iic_dri_rx/pluse_1d
                                                                           f       ms72xx_ctl/iic_dri_rx/pluse_2d/D (GTP_DFF_R)

 Data arrival time                                                   4.703         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497       2.708         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.797 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.916         cfg_clk          
                                                                           r       ms72xx_ctl/iic_dri_rx/pluse_2d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.916                          
 clock uncertainty                                       0.000       3.916                          

 Hold time                                               0.047       3.963                          

 Data required time                                                  3.963                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.963                          
 Data arrival time                                                   4.703                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/D (GTP_DFF_R)
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.404
  Launch Clock Delay      :  3.404
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497       2.708         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.799 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.404         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       3.733 r       coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       4.374         coms1_reg_config/clock_20k_cnt [0]
                                                                                   coms1_reg_config/N8_mux4_5/I4 (GTP_LUT5)
                                   td                    0.303       4.677 f       coms1_reg_config/N8_mux4_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       5.141         coms1_reg_config/_N841
                                                                                   coms1_reg_config/N8_mux10/I3 (GTP_LUT5)
                                   td                    0.185       5.326 r       coms1_reg_config/N8_mux10/Z (GTP_LUT5)
                                   net (fanout=12)       0.782       6.108         coms1_reg_config/N8
                                                                                   coms1_reg_config/N11_2_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       6.341 f       coms1_reg_config/N11_2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.341         coms1_reg_config/_N6568
                                                                                   coms1_reg_config/N11_2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.371 r       coms1_reg_config/N11_2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.371         coms1_reg_config/_N6569
                                                                                   coms1_reg_config/N11_2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.401 r       coms1_reg_config/N11_2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.401         coms1_reg_config/_N6570
                                                                                   coms1_reg_config/N11_2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.431 r       coms1_reg_config/N11_2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.431         coms1_reg_config/_N6571
                                                                                   coms1_reg_config/N11_2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.461 r       coms1_reg_config/N11_2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.461         coms1_reg_config/_N6572
                                                                                   coms1_reg_config/N11_2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.491 r       coms1_reg_config/N11_2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.491         coms1_reg_config/_N6573
                                                                                   coms1_reg_config/N11_2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.521 r       coms1_reg_config/N11_2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.521         coms1_reg_config/_N6574
                                                                                   coms1_reg_config/N11_2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.551 r       coms1_reg_config/N11_2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.551         coms1_reg_config/_N6575
                                                                                   coms1_reg_config/N11_2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.581 r       coms1_reg_config/N11_2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.581         coms1_reg_config/_N6576
                                                                                   coms1_reg_config/N11_2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.817 r       coms1_reg_config/N11_2_10/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.817         coms1_reg_config/N1111 [10]
                                                                           r       coms1_reg_config/clock_20k_cnt[10]/D (GTP_DFF_R)

 Data arrival time                                                   6.817         Logic Levels: 5  
                                                                                   Logic: 1.526ns(44.711%), Route: 1.887ns(55.289%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 sys_clk                                                 0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497      42.708         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      42.799 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605      43.404         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[10]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      43.404                          
 clock uncertainty                                      -0.150      43.254                          

 Setup time                                              0.034      43.288                          

 Data required time                                                 43.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.288                          
 Data arrival time                                                   6.817                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.471                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : coms1_reg_config/clock_20k_cnt[9]/D (GTP_DFF_R)
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.404
  Launch Clock Delay      :  3.404
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497       2.708         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.799 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.404         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       3.733 r       coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       4.374         coms1_reg_config/clock_20k_cnt [0]
                                                                                   coms1_reg_config/N8_mux4_5/I4 (GTP_LUT5)
                                   td                    0.303       4.677 f       coms1_reg_config/N8_mux4_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       5.141         coms1_reg_config/_N841
                                                                                   coms1_reg_config/N8_mux10/I3 (GTP_LUT5)
                                   td                    0.185       5.326 r       coms1_reg_config/N8_mux10/Z (GTP_LUT5)
                                   net (fanout=12)       0.782       6.108         coms1_reg_config/N8
                                                                                   coms1_reg_config/N11_2_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       6.341 f       coms1_reg_config/N11_2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.341         coms1_reg_config/_N6568
                                                                                   coms1_reg_config/N11_2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.371 r       coms1_reg_config/N11_2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.371         coms1_reg_config/_N6569
                                                                                   coms1_reg_config/N11_2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.401 r       coms1_reg_config/N11_2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.401         coms1_reg_config/_N6570
                                                                                   coms1_reg_config/N11_2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.431 r       coms1_reg_config/N11_2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.431         coms1_reg_config/_N6571
                                                                                   coms1_reg_config/N11_2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.461 r       coms1_reg_config/N11_2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.461         coms1_reg_config/_N6572
                                                                                   coms1_reg_config/N11_2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.491 r       coms1_reg_config/N11_2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.491         coms1_reg_config/_N6573
                                                                                   coms1_reg_config/N11_2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.521 r       coms1_reg_config/N11_2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.521         coms1_reg_config/_N6574
                                                                                   coms1_reg_config/N11_2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.551 r       coms1_reg_config/N11_2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.551         coms1_reg_config/_N6575
                                                                                   coms1_reg_config/N11_2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.787 r       coms1_reg_config/N11_2_9/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.787         coms1_reg_config/N1111 [9]
                                                                           r       coms1_reg_config/clock_20k_cnt[9]/D (GTP_DFF_R)

 Data arrival time                                                   6.787         Logic Levels: 5  
                                                                                   Logic: 1.496ns(44.221%), Route: 1.887ns(55.779%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 sys_clk                                                 0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497      42.708         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      42.799 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605      43.404         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[9]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      43.404                          
 clock uncertainty                                      -0.150      43.254                          

 Setup time                                              0.034      43.288                          

 Data required time                                                 43.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.288                          
 Data arrival time                                                   6.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.501                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/D (GTP_DFF_R)
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.404
  Launch Clock Delay      :  3.404
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497       2.708         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.799 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.404         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       3.733 r       coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       4.374         coms1_reg_config/clock_20k_cnt [0]
                                                                                   coms1_reg_config/N8_mux4_5/I4 (GTP_LUT5)
                                   td                    0.303       4.677 f       coms1_reg_config/N8_mux4_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       5.141         coms1_reg_config/_N841
                                                                                   coms1_reg_config/N8_mux10/I3 (GTP_LUT5)
                                   td                    0.185       5.326 r       coms1_reg_config/N8_mux10/Z (GTP_LUT5)
                                   net (fanout=12)       0.782       6.108         coms1_reg_config/N8
                                                                                   coms1_reg_config/N11_2_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       6.341 f       coms1_reg_config/N11_2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.341         coms1_reg_config/_N6568
                                                                                   coms1_reg_config/N11_2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.371 r       coms1_reg_config/N11_2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.371         coms1_reg_config/_N6569
                                                                                   coms1_reg_config/N11_2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.401 r       coms1_reg_config/N11_2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.401         coms1_reg_config/_N6570
                                                                                   coms1_reg_config/N11_2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.431 r       coms1_reg_config/N11_2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.431         coms1_reg_config/_N6571
                                                                                   coms1_reg_config/N11_2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.461 r       coms1_reg_config/N11_2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.461         coms1_reg_config/_N6572
                                                                                   coms1_reg_config/N11_2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.491 r       coms1_reg_config/N11_2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.491         coms1_reg_config/_N6573
                                                                                   coms1_reg_config/N11_2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.521 r       coms1_reg_config/N11_2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.521         coms1_reg_config/_N6574
                                                                                   coms1_reg_config/N11_2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.757 r       coms1_reg_config/N11_2_8/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.757         coms1_reg_config/N1111 [8]
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/D (GTP_DFF_R)

 Data arrival time                                                   6.757         Logic Levels: 4  
                                                                                   Logic: 1.466ns(43.722%), Route: 1.887ns(56.278%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 sys_clk                                                 0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497      42.708         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      42.799 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605      43.404         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      43.404                          
 clock uncertainty                                      -0.150      43.254                          

 Setup time                                              0.034      43.288                          

 Data required time                                                 43.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.288                          
 Data arrival time                                                   6.757                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.531                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : coms1_reg_config/clock_20k_cnt[0]/D (GTP_DFF_R)
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.404
  Launch Clock Delay      :  3.404
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497       2.708         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.799 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.404         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       3.727 f       coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       4.368         coms1_reg_config/clock_20k_cnt [0]
                                                                                   coms1_reg_config/N1111[0]_1/I0 (GTP_LUT2)
                                   td                    0.250       4.618 r       coms1_reg_config/N1111[0]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       4.618         coms1_reg_config/N1111 [0]
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/D (GTP_DFF_R)

 Data arrival time                                                   4.618         Logic Levels: 1  
                                                                                   Logic: 0.573ns(47.199%), Route: 0.641ns(52.801%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497       2.708         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.799 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.404         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.404                          
 clock uncertainty                                       0.000       3.404                          

 Hold time                                               0.039       3.443                          

 Data required time                                                  3.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.443                          
 Data arrival time                                                   4.618                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.175                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : coms1_reg_config/clock_20k_cnt[1]/D (GTP_DFF_R)
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.404
  Launch Clock Delay      :  3.404
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497       2.708         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.799 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.404         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       3.727 f       coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       4.368         coms1_reg_config/clock_20k_cnt [0]
                                                                                   coms1_reg_config/N11_2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.250       4.618 r       coms1_reg_config/N11_2_1/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.618         coms1_reg_config/N1111 [1]
                                                                           r       coms1_reg_config/clock_20k_cnt[1]/D (GTP_DFF_R)

 Data arrival time                                                   4.618         Logic Levels: 1  
                                                                                   Logic: 0.573ns(47.199%), Route: 0.641ns(52.801%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497       2.708         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.799 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.404         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[1]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.404                          
 clock uncertainty                                       0.000       3.404                          

 Hold time                                               0.039       3.443                          

 Data required time                                                  3.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.443                          
 Data arrival time                                                   4.618                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.175                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : coms1_reg_config/clock_20k_cnt[2]/D (GTP_DFF_R)
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.404
  Launch Clock Delay      :  3.404
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497       2.708         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.799 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.404         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       3.727 f       coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       4.368         coms1_reg_config/clock_20k_cnt [0]
                                                                                   coms1_reg_config/N11_2_2/I0 (GTP_LUT5CARRY)
                                   td                    0.250       4.618 r       coms1_reg_config/N11_2_2/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.618         coms1_reg_config/N1111 [2]
                                                                           r       coms1_reg_config/clock_20k_cnt[2]/D (GTP_DFF_R)

 Data arrival time                                                   4.618         Logic Levels: 1  
                                                                                   Logic: 0.573ns(47.199%), Route: 0.641ns(52.801%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497       2.708         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.799 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.404         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[2]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.404                          
 clock uncertainty                                       0.000       3.404                          

 Hold time                                               0.039       3.443                          

 Data required time                                                  3.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.443                          
 Data arrival time                                                   4.618                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.175                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/v_cnt[0]/CLK (GTP_DFF_RE)
Endpoint    : hdmi_in/vs_out/D (GTP_DFF_R)
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      3.204       4.415         nt_pix_clk_in    
                                                                           r       hdmi_in/v_cnt[0]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.744 r       hdmi_in/v_cnt[0]/Q (GTP_DFF_RE)
                                   net (fanout=4)        0.641       5.385         hdmi_in/v_cnt [0]
                                                                                   hdmi_in/N3_mux4/I0 (GTP_LUT5)
                                   td                    0.306       5.691 f       hdmi_in/N3_mux4/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.155         hdmi_in/_N1949   
                                                                                   hdmi_in/N3_mux9_4/I3 (GTP_LUT5)
                                   td                    0.191       6.346 f       hdmi_in/N3_mux9_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.810         hdmi_in/_N1959   
                                                                                   hdmi_in/N4_4/I3 (GTP_LUT4)
                                   td                    0.185       6.995 r       hdmi_in/N4_4/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       6.995         hdmi_in/N4       
                                                                           r       hdmi_in/vs_out/D (GTP_DFF_R)

 Data arrival time                                                   6.995         Logic Levels: 3  
                                                                                   Logic: 1.011ns(39.186%), Route: 1.569ns(60.814%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 pix_clk_in                                              0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       6.734         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.945 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      3.204      11.149         nt_pix_clk_in    
                                                                           r       hdmi_in/vs_out/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      11.149                          
 clock uncertainty                                      -0.250      10.899                          

 Setup time                                              0.034      10.933                          

 Data required time                                                 10.933                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.933                          
 Data arrival time                                                   6.995                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.938                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/genblk1.write_en/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_addr[0]/CE (GTP_DFF_RE)
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      3.204       4.415         nt_pix_clk_in    
                                                                           r       fram_buf/wr_buf/wr_cell2/genblk1.write_en/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       fram_buf/wr_buf/wr_cell2/genblk1.write_en/Q (GTP_DFF)
                                   net (fanout=17)       0.826       5.570         fram_buf/wr_buf/wr_cell2/write_en
                                                                                   fram_buf/wr_buf/wr_cell2/N24/I1 (GTP_LUT2)
                                   td                    0.192       5.762 f       fram_buf/wr_buf/wr_cell2/N24/Z (GTP_LUT2)
                                   net (fanout=13)       0.641       6.403         fram_buf/wr_buf/wr_cell2/N24
                                                                           f       fram_buf/wr_buf/wr_cell2/wr_addr[0]/CE (GTP_DFF_RE)

 Data arrival time                                                   6.403         Logic Levels: 1  
                                                                                   Logic: 0.521ns(26.207%), Route: 1.467ns(73.793%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 pix_clk_in                                              0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       6.734         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.945 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      3.204      11.149         nt_pix_clk_in    
                                                                           r       fram_buf/wr_buf/wr_cell2/wr_addr[0]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      11.149                          
 clock uncertainty                                      -0.250      10.899                          

 Setup time                                             -0.542      10.357                          

 Data required time                                                 10.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.357                          
 Data arrival time                                                   6.403                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.954                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/genblk1.write_en/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_addr[1]/CE (GTP_DFF_RE)
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      3.204       4.415         nt_pix_clk_in    
                                                                           r       fram_buf/wr_buf/wr_cell2/genblk1.write_en/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       fram_buf/wr_buf/wr_cell2/genblk1.write_en/Q (GTP_DFF)
                                   net (fanout=17)       0.826       5.570         fram_buf/wr_buf/wr_cell2/write_en
                                                                                   fram_buf/wr_buf/wr_cell2/N24/I1 (GTP_LUT2)
                                   td                    0.192       5.762 f       fram_buf/wr_buf/wr_cell2/N24/Z (GTP_LUT2)
                                   net (fanout=13)       0.641       6.403         fram_buf/wr_buf/wr_cell2/N24
                                                                           f       fram_buf/wr_buf/wr_cell2/wr_addr[1]/CE (GTP_DFF_RE)

 Data arrival time                                                   6.403         Logic Levels: 1  
                                                                                   Logic: 0.521ns(26.207%), Route: 1.467ns(73.793%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 pix_clk_in                                              0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       6.734         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.945 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      3.204      11.149         nt_pix_clk_in    
                                                                           r       fram_buf/wr_buf/wr_cell2/wr_addr[1]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      11.149                          
 clock uncertainty                                      -0.250      10.899                          

 Setup time                                             -0.542      10.357                          

 Data required time                                                 10.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.357                          
 Data arrival time                                                   6.403                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.954                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_1d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/D (GTP_DFF)
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      3.204       4.415         nt_pix_clk_in    
                                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_1d/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_1d/Q (GTP_DFF)
                                   net (fanout=1)        0.464       5.202         fram_buf/wr_buf/wr_cell2/ddr_rstn_1d
                                                                           f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/D (GTP_DFF)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      3.204       4.415         nt_pix_clk_in    
                                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/CLK (GTP_DFF)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[0]/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf/wr_cell2/genblk1.write_data[0]/D (GTP_DFF_E)
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      3.204       4.415         nt_pix_clk_in    
                                                                           r       fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[0]/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       5.202         fram_buf/wr_buf/wr_cell2/wr_data_1d [0]
                                                                           f       fram_buf/wr_buf/wr_cell2/genblk1.write_data[0]/D (GTP_DFF_E)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      3.204       4.415         nt_pix_clk_in    
                                                                           r       fram_buf/wr_buf/wr_cell2/genblk1.write_data[0]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[1]/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf/wr_cell2/genblk1.write_data[1]/D (GTP_DFF_E)
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      3.204       4.415         nt_pix_clk_in    
                                                                           r       fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[1]/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[1]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       5.202         fram_buf/wr_buf/wr_cell2/wr_data_1d [1]
                                                                           f       fram_buf/wr_buf/wr_cell2/genblk1.write_data[1]/D (GTP_DFF_E)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      3.204       4.415         nt_pix_clk_in    
                                                                           r       fram_buf/wr_buf/wr_cell2/genblk1.write_data[1]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[11]/CLK (GTP_DFF_R)
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_tx_data[0]/D (GTP_DFF_R)
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.792
  Launch Clock Delay      :  5.792
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.583         nt_rgmii_rxc     
                                                                                   ethernet_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.132 r       ethernet_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.596         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.596 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1942)     2.196       5.792         ethernet_test/rgmii_clk
                                                                           r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[11]/CLK (GTP_DFF_R)

                                   tco                   0.329       6.121 r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[11]/Q (GTP_DFF_R)
                                   net (fanout=8)        0.730       6.851         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt [11]
                                                                                   ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N565_7/I0 (GTP_LUT4)
                                   td                    0.290       7.141 f       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N565_7/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       7.605         ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/_N75528
                                                                                   ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N565_9/I2 (GTP_LUT3)
                                   td                    0.185       7.790 r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N565_9/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       8.254         ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/_N75530
                                                                                   ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N565_10/I4 (GTP_LUT5)
                                   td                    0.185       8.439 r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N565_10/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       9.080         ethernet_test/eth_udp_test/udp_ip_mac_top/_N66664
                                                                                   ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N625_7/I2 (GTP_LUT4)
                                   td                    0.185       9.265 r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N625_7/Z (GTP_LUT4)
                                   net (fanout=8)        0.730       9.995         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N625
                                                                                   ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_1[0]/I0 (GTP_LUT3)
                                   td                    0.185      10.180 r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_1[0]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464      10.644         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N11120
                                                                                   ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_3[0]/I3 (GTP_LUT5M)
                                   td                    0.300      10.944 f       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_3[0]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      11.408         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N11136
                                                                                   ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_5[0]/I4 (GTP_LUT5)
                                   td                    0.185      11.593 r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_5[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      12.057         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N11152
                                                                                   ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_7[0]/I4 (GTP_LUT5)
                                   td                    0.185      12.242 r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_7[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      12.242         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491 [0]
                                                                           r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_tx_data[0]/D (GTP_DFF_R)

 Data arrival time                                                  12.242         Logic Levels: 8  
                                                                                   Logic: 2.029ns(31.457%), Route: 4.421ns(68.543%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 rgmii_rxc                                               0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000    1000.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372    1002.583         nt_rgmii_rxc     
                                                                                   ethernet_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1003.132 r       ethernet_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464    1003.596         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.596 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1942)     2.196    1005.792         ethernet_test/rgmii_clk
                                                                           r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_tx_data[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000    1005.792                          
 clock uncertainty                                      -0.050    1005.742                          

 Setup time                                              0.034    1005.776                          

 Data required time                                               1005.776                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.776                          
 Data arrival time                                                  12.242                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.534                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[11]/CLK (GTP_DFF_R)
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_tx_data[1]/D (GTP_DFF_R)
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.792
  Launch Clock Delay      :  5.792
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.583         nt_rgmii_rxc     
                                                                                   ethernet_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.132 r       ethernet_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.596         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.596 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1942)     2.196       5.792         ethernet_test/rgmii_clk
                                                                           r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[11]/CLK (GTP_DFF_R)

                                   tco                   0.329       6.121 r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[11]/Q (GTP_DFF_R)
                                   net (fanout=8)        0.730       6.851         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt [11]
                                                                                   ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N565_7/I0 (GTP_LUT4)
                                   td                    0.290       7.141 f       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N565_7/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       7.605         ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/_N75528
                                                                                   ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N565_9/I2 (GTP_LUT3)
                                   td                    0.185       7.790 r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N565_9/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       8.254         ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/_N75530
                                                                                   ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N565_10/I4 (GTP_LUT5)
                                   td                    0.185       8.439 r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N565_10/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       9.080         ethernet_test/eth_udp_test/udp_ip_mac_top/_N66664
                                                                                   ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N625_7/I2 (GTP_LUT4)
                                   td                    0.185       9.265 r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N625_7/Z (GTP_LUT4)
                                   net (fanout=8)        0.730       9.995         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N625
                                                                                   ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_1[1]/I0 (GTP_LUT3)
                                   td                    0.185      10.180 r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_1[1]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464      10.644         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N11121
                                                                                   ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_3[1]/I3 (GTP_LUT5M)
                                   td                    0.300      10.944 f       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_3[1]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      11.408         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N11137
                                                                                   ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_5[1]/I4 (GTP_LUT5)
                                   td                    0.185      11.593 r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_5[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      12.057         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N11153
                                                                                   ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_7[1]/I4 (GTP_LUT5)
                                   td                    0.185      12.242 r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_7[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      12.242         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491 [1]
                                                                           r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_tx_data[1]/D (GTP_DFF_R)

 Data arrival time                                                  12.242         Logic Levels: 8  
                                                                                   Logic: 2.029ns(31.457%), Route: 4.421ns(68.543%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 rgmii_rxc                                               0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000    1000.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372    1002.583         nt_rgmii_rxc     
                                                                                   ethernet_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1003.132 r       ethernet_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464    1003.596         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.596 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1942)     2.196    1005.792         ethernet_test/rgmii_clk
                                                                           r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_tx_data[1]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000    1005.792                          
 clock uncertainty                                      -0.050    1005.742                          

 Setup time                                              0.034    1005.776                          

 Data required time                                               1005.776                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.776                          
 Data arrival time                                                  12.242                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.534                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[11]/CLK (GTP_DFF_R)
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_tx_data[2]/D (GTP_DFF_R)
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.792
  Launch Clock Delay      :  5.792
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.583         nt_rgmii_rxc     
                                                                                   ethernet_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.132 r       ethernet_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.596         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.596 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1942)     2.196       5.792         ethernet_test/rgmii_clk
                                                                           r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[11]/CLK (GTP_DFF_R)

                                   tco                   0.329       6.121 r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[11]/Q (GTP_DFF_R)
                                   net (fanout=8)        0.730       6.851         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt [11]
                                                                                   ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N565_7/I0 (GTP_LUT4)
                                   td                    0.290       7.141 f       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N565_7/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       7.605         ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/_N75528
                                                                                   ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N565_9/I2 (GTP_LUT3)
                                   td                    0.185       7.790 r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N565_9/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       8.254         ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/_N75530
                                                                                   ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N565_10/I4 (GTP_LUT5)
                                   td                    0.185       8.439 r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N565_10/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       9.080         ethernet_test/eth_udp_test/udp_ip_mac_top/_N66664
                                                                                   ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N625_7/I2 (GTP_LUT4)
                                   td                    0.185       9.265 r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N625_7/Z (GTP_LUT4)
                                   net (fanout=8)        0.730       9.995         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N625
                                                                                   ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_1[2]/I0 (GTP_LUT3)
                                   td                    0.185      10.180 r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_1[2]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464      10.644         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N11122
                                                                                   ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_3[2]/I3 (GTP_LUT5M)
                                   td                    0.300      10.944 f       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_3[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      11.408         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N11138
                                                                                   ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_5[2]/I4 (GTP_LUT5)
                                   td                    0.185      11.593 r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_5[2]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      12.057         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N11154
                                                                                   ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_7[2]/I4 (GTP_LUT5)
                                   td                    0.185      12.242 r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_7[2]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      12.242         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491 [2]
                                                                           r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_tx_data[2]/D (GTP_DFF_R)

 Data arrival time                                                  12.242         Logic Levels: 8  
                                                                                   Logic: 2.029ns(31.457%), Route: 4.421ns(68.543%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 rgmii_rxc                                               0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000    1000.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372    1002.583         nt_rgmii_rxc     
                                                                                   ethernet_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1003.132 r       ethernet_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464    1003.596         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.596 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1942)     2.196    1005.792         ethernet_test/rgmii_clk
                                                                           r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_tx_data[2]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000    1005.792                          
 clock uncertainty                                      -0.050    1005.742                          

 Setup time                                              0.034    1005.776                          

 Data required time                                               1005.776                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.776                          
 Data arrival time                                                  12.242                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.534                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/rgmii_interface/mac_rx_data_valid/CLK (GTP_DFF)
Endpoint    : ethernet_test/eth_udp_test/gmii_rx_dv_1d/D (GTP_DFF_R)
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.792
  Launch Clock Delay      :  5.792
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.583         nt_rgmii_rxc     
                                                                                   ethernet_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.132 r       ethernet_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.596         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.596 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1942)     2.196       5.792         ethernet_test/rgmii_clk
                                                                           r       ethernet_test/rgmii_interface/mac_rx_data_valid/CLK (GTP_DFF)

                                   tco                   0.323       6.115 f       ethernet_test/rgmii_interface/mac_rx_data_valid/Q (GTP_DFF)
                                   net (fanout=1)        0.464       6.579         ethernet_test/mac_rx_data_valid
                                                                           f       ethernet_test/eth_udp_test/gmii_rx_dv_1d/D (GTP_DFF_R)

 Data arrival time                                                   6.579         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.583         nt_rgmii_rxc     
                                                                                   ethernet_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.132 r       ethernet_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.596         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.596 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1942)     2.196       5.792         ethernet_test/rgmii_clk
                                                                           r       ethernet_test/eth_udp_test/gmii_rx_dv_1d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       5.792                          
 clock uncertainty                                       0.000       5.792                          

 Hold time                                               0.047       5.839                          

 Data required time                                                  5.839                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.839                          
 Data arrival time                                                   6.579                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/rgmii_interface/mac_rx_data[0]/CLK (GTP_DFF)
Endpoint    : ethernet_test/eth_udp_test/gmii_rxd_1d[0]/D (GTP_DFF_R)
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.792
  Launch Clock Delay      :  5.792
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.583         nt_rgmii_rxc     
                                                                                   ethernet_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.132 r       ethernet_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.596         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.596 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1942)     2.196       5.792         ethernet_test/rgmii_clk
                                                                           r       ethernet_test/rgmii_interface/mac_rx_data[0]/CLK (GTP_DFF)

                                   tco                   0.323       6.115 f       ethernet_test/rgmii_interface/mac_rx_data[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       6.579         ethernet_test/mac_rx_data [0]
                                                                           f       ethernet_test/eth_udp_test/gmii_rxd_1d[0]/D (GTP_DFF_R)

 Data arrival time                                                   6.579         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.583         nt_rgmii_rxc     
                                                                                   ethernet_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.132 r       ethernet_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.596         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.596 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1942)     2.196       5.792         ethernet_test/rgmii_clk
                                                                           r       ethernet_test/eth_udp_test/gmii_rxd_1d[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       5.792                          
 clock uncertainty                                       0.000       5.792                          

 Hold time                                               0.047       5.839                          

 Data required time                                                  5.839                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.839                          
 Data arrival time                                                   6.579                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/rgmii_interface/mac_rx_data[1]/CLK (GTP_DFF)
Endpoint    : ethernet_test/eth_udp_test/gmii_rxd_1d[1]/D (GTP_DFF_R)
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.792
  Launch Clock Delay      :  5.792
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.583         nt_rgmii_rxc     
                                                                                   ethernet_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.132 r       ethernet_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.596         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.596 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1942)     2.196       5.792         ethernet_test/rgmii_clk
                                                                           r       ethernet_test/rgmii_interface/mac_rx_data[1]/CLK (GTP_DFF)

                                   tco                   0.323       6.115 f       ethernet_test/rgmii_interface/mac_rx_data[1]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       6.579         ethernet_test/mac_rx_data [1]
                                                                           f       ethernet_test/eth_udp_test/gmii_rxd_1d[1]/D (GTP_DFF_R)

 Data arrival time                                                   6.579         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.583         nt_rgmii_rxc     
                                                                                   ethernet_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.132 r       ethernet_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.596         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.596 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1942)     2.196       5.792         ethernet_test/rgmii_clk
                                                                           r       ethernet_test/eth_udp_test/gmii_rxd_1d[1]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       5.792                          
 clock uncertainty                                       0.000       5.792                          

 Hold time                                               0.047       5.839                          

 Data required time                                                  5.839                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.839                          
 Data arrival time                                                   6.579                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_50H/ddr_rstn
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1689)     2.340       7.084         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   7.084         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.327%), Route: 2.340ns(87.673%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008      22.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.084                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.739                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_50H/ddr_rstn
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1689)     2.340       7.084         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   7.084         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.327%), Route: 2.340ns(87.673%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008      22.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.084                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.739                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_50H/ddr_rstn
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1689)     2.340       7.084         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/C (GTP_DFF_CE)

 Data arrival time                                                   7.084         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.327%), Route: 2.340ns(87.673%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008      22.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.084                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.739                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_50H/u_ddrphy_top/logic_rstn
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=22)       0.693       5.437         u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.192%), Route: 0.693ns(67.808%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_50H/u_ddrphy_top/logic_rstn
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=22)       0.693       5.437         u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.192%), Route: 0.693ns(67.808%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_50H/u_ddrphy_top/logic_rstn
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=22)       0.693       5.437         u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/C (GTP_DFF_C)

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.192%), Route: 0.693ns(67.808%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/C (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5453)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       7.240         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       7.240 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=2313)     2.731       9.971         u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/C (GTP_DFF_C)

 Data arrival time                                                   9.971         Logic Levels: 1  
                                                                                   Logic: 0.329ns(10.752%), Route: 2.731ns(89.248%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008      12.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5453)     3.146      16.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.542      16.019                          

 Data required time                                                 16.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.019                          
 Data arrival time                                                   9.971                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.048                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/C (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5453)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       7.240         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       7.240 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=2313)     2.731       9.971         u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/C (GTP_DFF_C)

 Data arrival time                                                   9.971         Logic Levels: 1  
                                                                                   Logic: 0.329ns(10.752%), Route: 2.731ns(89.248%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008      12.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5453)     3.146      16.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.542      16.019                          

 Data required time                                                 16.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.019                          
 Data arrival time                                                   9.971                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.048                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/C (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5453)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       7.240         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       7.240 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=2313)     2.731       9.971         u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/C (GTP_DFF_C)

 Data arrival time                                                   9.971         Logic Levels: 1  
                                                                                   Logic: 0.329ns(10.752%), Route: 2.731ns(89.248%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008      12.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5453)     3.146      16.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.542      16.019                          

 Data required time                                                 16.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.019                          
 Data arrival time                                                   9.971                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.048                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5453)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       7.992         u_DDR3_50H/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.992         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5453)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Removal time                                           -0.011       7.100                          

 Data required time                                                  7.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.100                          
 Data arrival time                                                   7.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5453)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       7.992         u_DDR3_50H/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.992         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5453)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Removal time                                           -0.011       7.100                          

 Data required time                                                  7.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.100                          
 Data arrival time                                                   7.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5453)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       7.992         u_DDR3_50H/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.992         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5453)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Removal time                                           -0.011       7.100                          

 Data required time                                                  7.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.100                          
 Data arrival time                                                   7.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=190)      3.146       6.536         cmos1_pclk_16bit 
                                                                           r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.323       6.859 f       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=5)        0.000       6.859         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
                                                                                   fram_buf/wr_buf/wr_cell1/N11_1/I (GTP_INV)
                                   td                    0.000       6.859 r       fram_buf/wr_buf/wr_cell1/N11_1/Z (GTP_INV)
                                   net (fanout=16)       1.361       8.220         fram_buf/wr_buf/wr_cell1/N11_1
                                                                           r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.220         Logic Levels: 1  
                                                                                   Logic: 0.323ns(19.181%), Route: 1.361ns(80.819%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409      26.420         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.726 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.190         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.190 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=190)      3.146      30.336         cmos1_pclk_16bit 
                                                                           r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      30.336                          
 clock uncertainty                                      -0.250      30.086                          

 Recovery time                                          -0.118      29.968                          

 Data required time                                                 29.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.968                          
 Data arrival time                                                   8.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.748                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=190)      3.146       6.536         cmos1_pclk_16bit 
                                                                           r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.323       6.859 f       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=5)        0.000       6.859         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
                                                                                   fram_buf/wr_buf/wr_cell1/N11_1/I (GTP_INV)
                                   td                    0.000       6.859 r       fram_buf/wr_buf/wr_cell1/N11_1/Z (GTP_INV)
                                   net (fanout=16)       1.361       8.220         fram_buf/wr_buf/wr_cell1/N11_1
                                                                           r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.220         Logic Levels: 1  
                                                                                   Logic: 0.323ns(19.181%), Route: 1.361ns(80.819%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409      26.420         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.726 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.190         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.190 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=190)      3.146      30.336         cmos1_pclk_16bit 
                                                                           r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      30.336                          
 clock uncertainty                                      -0.250      30.086                          

 Recovery time                                          -0.118      29.968                          

 Data required time                                                 29.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.968                          
 Data arrival time                                                   8.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.748                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=190)      3.146       6.536         cmos1_pclk_16bit 
                                                                           r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.323       6.859 f       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=5)        0.000       6.859         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
                                                                                   fram_buf/wr_buf/wr_cell1/N11_1/I (GTP_INV)
                                   td                    0.000       6.859 r       fram_buf/wr_buf/wr_cell1/N11_1/Z (GTP_INV)
                                   net (fanout=16)       1.361       8.220         fram_buf/wr_buf/wr_cell1/N11_1
                                                                           r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.220         Logic Levels: 1  
                                                                                   Logic: 0.323ns(19.181%), Route: 1.361ns(80.819%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409      26.420         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.726 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.190         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.190 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=190)      3.146      30.336         cmos1_pclk_16bit 
                                                                           r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      30.336                          
 clock uncertainty                                      -0.250      30.086                          

 Recovery time                                          -0.118      29.968                          

 Data required time                                                 29.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.968                          
 Data arrival time                                                   8.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.748                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=190)      3.146       6.536         cmos1_pclk_16bit 
                                                                           r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       6.865 r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=5)        0.000       6.865         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
                                                                                   fram_buf/wr_buf/wr_cell1/N11_1/I (GTP_INV)
                                   td                    0.000       6.865 f       fram_buf/wr_buf/wr_cell1/N11_1/Z (GTP_INV)
                                   net (fanout=16)       1.361       8.226         fram_buf/wr_buf/wr_cell1/N11_1
                                                                           f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.226         Logic Levels: 1  
                                                                                   Logic: 0.329ns(19.467%), Route: 1.361ns(80.533%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=190)      3.146       6.536         cmos1_pclk_16bit 
                                                                           r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       6.536                          
 clock uncertainty                                       0.200       6.736                          

 Removal time                                           -0.053       6.683                          

 Data required time                                                  6.683                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.683                          
 Data arrival time                                                   8.226                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.543                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=190)      3.146       6.536         cmos1_pclk_16bit 
                                                                           r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       6.865 r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=5)        0.000       6.865         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
                                                                                   fram_buf/wr_buf/wr_cell1/N11_1/I (GTP_INV)
                                   td                    0.000       6.865 f       fram_buf/wr_buf/wr_cell1/N11_1/Z (GTP_INV)
                                   net (fanout=16)       1.361       8.226         fram_buf/wr_buf/wr_cell1/N11_1
                                                                           f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.226         Logic Levels: 1  
                                                                                   Logic: 0.329ns(19.467%), Route: 1.361ns(80.533%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=190)      3.146       6.536         cmos1_pclk_16bit 
                                                                           r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       6.536                          
 clock uncertainty                                       0.200       6.736                          

 Removal time                                           -0.053       6.683                          

 Data required time                                                  6.683                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.683                          
 Data arrival time                                                   8.226                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.543                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=190)      3.146       6.536         cmos1_pclk_16bit 
                                                                           r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       6.865 r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=5)        0.000       6.865         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
                                                                                   fram_buf/wr_buf/wr_cell1/N11_1/I (GTP_INV)
                                   td                    0.000       6.865 f       fram_buf/wr_buf/wr_cell1/N11_1/Z (GTP_INV)
                                   net (fanout=16)       1.361       8.226         fram_buf/wr_buf/wr_cell1/N11_1
                                                                           f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.226         Logic Levels: 1  
                                                                                   Logic: 0.329ns(19.467%), Route: 1.361ns(80.533%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=190)      3.146       6.536         cmos1_pclk_16bit 
                                                                           r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       6.536                          
 clock uncertainty                                       0.200       6.736                          

 Removal time                                           -0.053       6.683                          

 Data required time                                                  6.683                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.683                          
 Data arrival time                                                   8.226                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.543                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=190)      3.146       6.536         cmos2_pclk_16bit 
                                                                           r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.323       6.859 f       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=5)        0.000       6.859         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
                                                                                   fram_buf/wr_buf/wr_cell3/N11_1/I (GTP_INV)
                                   td                    0.000       6.859 r       fram_buf/wr_buf/wr_cell3/N11_1/Z (GTP_INV)
                                   net (fanout=16)       1.361       8.220         fram_buf/wr_buf/wr_cell3/N11_1
                                                                           r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.220         Logic Levels: 1  
                                                                                   Logic: 0.323ns(19.181%), Route: 1.361ns(80.819%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409      26.420         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.726 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.190         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.190 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=190)      3.146      30.336         cmos2_pclk_16bit 
                                                                           r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      30.336                          
 clock uncertainty                                      -0.250      30.086                          

 Recovery time                                          -0.118      29.968                          

 Data required time                                                 29.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.968                          
 Data arrival time                                                   8.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.748                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=190)      3.146       6.536         cmos2_pclk_16bit 
                                                                           r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.323       6.859 f       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=5)        0.000       6.859         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
                                                                                   fram_buf/wr_buf/wr_cell3/N11_1/I (GTP_INV)
                                   td                    0.000       6.859 r       fram_buf/wr_buf/wr_cell3/N11_1/Z (GTP_INV)
                                   net (fanout=16)       1.361       8.220         fram_buf/wr_buf/wr_cell3/N11_1
                                                                           r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.220         Logic Levels: 1  
                                                                                   Logic: 0.323ns(19.181%), Route: 1.361ns(80.819%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409      26.420         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.726 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.190         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.190 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=190)      3.146      30.336         cmos2_pclk_16bit 
                                                                           r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      30.336                          
 clock uncertainty                                      -0.250      30.086                          

 Recovery time                                          -0.118      29.968                          

 Data required time                                                 29.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.968                          
 Data arrival time                                                   8.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.748                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=190)      3.146       6.536         cmos2_pclk_16bit 
                                                                           r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.323       6.859 f       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=5)        0.000       6.859         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
                                                                                   fram_buf/wr_buf/wr_cell3/N11_1/I (GTP_INV)
                                   td                    0.000       6.859 r       fram_buf/wr_buf/wr_cell3/N11_1/Z (GTP_INV)
                                   net (fanout=16)       1.361       8.220         fram_buf/wr_buf/wr_cell3/N11_1
                                                                           r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.220         Logic Levels: 1  
                                                                                   Logic: 0.323ns(19.181%), Route: 1.361ns(80.819%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409      26.420         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.726 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.190         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.190 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=190)      3.146      30.336         cmos2_pclk_16bit 
                                                                           r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      30.336                          
 clock uncertainty                                      -0.250      30.086                          

 Recovery time                                          -0.118      29.968                          

 Data required time                                                 29.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.968                          
 Data arrival time                                                   8.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.748                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=190)      3.146       6.536         cmos2_pclk_16bit 
                                                                           r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       6.865 r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=5)        0.000       6.865         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
                                                                                   fram_buf/wr_buf/wr_cell3/N11_1/I (GTP_INV)
                                   td                    0.000       6.865 f       fram_buf/wr_buf/wr_cell3/N11_1/Z (GTP_INV)
                                   net (fanout=16)       1.361       8.226         fram_buf/wr_buf/wr_cell3/N11_1
                                                                           f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.226         Logic Levels: 1  
                                                                                   Logic: 0.329ns(19.467%), Route: 1.361ns(80.533%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=190)      3.146       6.536         cmos2_pclk_16bit 
                                                                           r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       6.536                          
 clock uncertainty                                       0.200       6.736                          

 Removal time                                           -0.053       6.683                          

 Data required time                                                  6.683                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.683                          
 Data arrival time                                                   8.226                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.543                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=190)      3.146       6.536         cmos2_pclk_16bit 
                                                                           r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       6.865 r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=5)        0.000       6.865         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
                                                                                   fram_buf/wr_buf/wr_cell3/N11_1/I (GTP_INV)
                                   td                    0.000       6.865 f       fram_buf/wr_buf/wr_cell3/N11_1/Z (GTP_INV)
                                   net (fanout=16)       1.361       8.226         fram_buf/wr_buf/wr_cell3/N11_1
                                                                           f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.226         Logic Levels: 1  
                                                                                   Logic: 0.329ns(19.467%), Route: 1.361ns(80.533%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=190)      3.146       6.536         cmos2_pclk_16bit 
                                                                           r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       6.536                          
 clock uncertainty                                       0.200       6.736                          

 Removal time                                           -0.053       6.683                          

 Data required time                                                  6.683                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.683                          
 Data arrival time                                                   8.226                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.543                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=190)      3.146       6.536         cmos2_pclk_16bit 
                                                                           r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       6.865 r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=5)        0.000       6.865         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
                                                                                   fram_buf/wr_buf/wr_cell3/N11_1/I (GTP_INV)
                                   td                    0.000       6.865 f       fram_buf/wr_buf/wr_cell3/N11_1/Z (GTP_INV)
                                   net (fanout=16)       1.361       8.226         fram_buf/wr_buf/wr_cell3/N11_1
                                                                           f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.226         Logic Levels: 1  
                                                                                   Logic: 0.329ns(19.467%), Route: 1.361ns(80.533%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=190)      3.146       6.536         cmos2_pclk_16bit 
                                                                           r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       6.536                          
 clock uncertainty                                       0.200       6.736                          

 Removal time                                           -0.053       6.683                          

 Data required time                                                  6.683                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.683                          
 Data arrival time                                                   8.226                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.543                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.500
  Launch Clock Delay      :  3.986
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497       2.708         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.802 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=240)      1.184       3.986         nt_pix_clk       
                                                                           r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.323       4.309 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=1)        0.000       4.309         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
                                                                                   fram_buf/rd_buf/rd_cell1/N53/I (GTP_INV)
                                   td                    0.000       4.309 r       fram_buf/rd_buf/rd_cell1/N53/Z (GTP_INV)
                                   net (fanout=24)       1.385       5.694         fram_buf/rd_buf/rd_cell1/N53
                                                                           r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   5.694         Logic Levels: 1  
                                                                                   Logic: 0.323ns(18.911%), Route: 1.385ns(81.089%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 sys_clk                                                 0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.000      12.820         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.031 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497      15.528         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      15.622 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=240)      1.698      17.320         nt_pix_clk       
                                                                           r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      17.320                          
 clock uncertainty                                      -0.150      17.170                          

 Recovery time                                          -0.122      17.048                          

 Data required time                                                 17.048                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.048                          
 Data arrival time                                                   5.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.354                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.500
  Launch Clock Delay      :  3.986
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497       2.708         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.802 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=240)      1.184       3.986         nt_pix_clk       
                                                                           r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.323       4.309 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=1)        0.000       4.309         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
                                                                                   fram_buf/rd_buf/rd_cell1/N53/I (GTP_INV)
                                   td                    0.000       4.309 r       fram_buf/rd_buf/rd_cell1/N53/Z (GTP_INV)
                                   net (fanout=24)       1.385       5.694         fram_buf/rd_buf/rd_cell1/N53
                                                                           r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   5.694         Logic Levels: 1  
                                                                                   Logic: 0.323ns(18.911%), Route: 1.385ns(81.089%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 sys_clk                                                 0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.000      12.820         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.031 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497      15.528         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      15.622 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=240)      1.698      17.320         nt_pix_clk       
                                                                           r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      17.320                          
 clock uncertainty                                      -0.150      17.170                          

 Recovery time                                          -0.122      17.048                          

 Data required time                                                 17.048                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.048                          
 Data arrival time                                                   5.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.354                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.500
  Launch Clock Delay      :  3.986
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497       2.708         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.802 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=240)      1.184       3.986         nt_pix_clk       
                                                                           r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.323       4.309 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=1)        0.000       4.309         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
                                                                                   fram_buf/rd_buf/rd_cell1/N53/I (GTP_INV)
                                   td                    0.000       4.309 r       fram_buf/rd_buf/rd_cell1/N53/Z (GTP_INV)
                                   net (fanout=24)       1.385       5.694         fram_buf/rd_buf/rd_cell1/N53
                                                                           r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   5.694         Logic Levels: 1  
                                                                                   Logic: 0.323ns(18.911%), Route: 1.385ns(81.089%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 sys_clk                                                 0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.000      12.820         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.031 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497      15.528         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      15.622 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=240)      1.698      17.320         nt_pix_clk       
                                                                           r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      17.320                          
 clock uncertainty                                      -0.150      17.170                          

 Recovery time                                          -0.122      17.048                          

 Data required time                                                 17.048                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.048                          
 Data arrival time                                                   5.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.354                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.500
  Launch Clock Delay      :  3.986
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497       2.708         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.802 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=240)      1.184       3.986         nt_pix_clk       
                                                                           r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       4.315 r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=1)        0.000       4.315         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
                                                                                   fram_buf/rd_buf/rd_cell1/N53/I (GTP_INV)
                                   td                    0.000       4.315 f       fram_buf/rd_buf/rd_cell1/N53/Z (GTP_INV)
                                   net (fanout=24)       1.385       5.700         fram_buf/rd_buf/rd_cell1/N53
                                                                           f       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   5.700         Logic Levels: 1  
                                                                                   Logic: 0.329ns(19.195%), Route: 1.385ns(80.805%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497       2.708         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.802 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=240)      1.698       4.500         nt_pix_clk       
                                                                           r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       4.500                          
 clock uncertainty                                       0.000       4.500                          

 Removal time                                           -0.026       4.474                          

 Data required time                                                  4.474                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.474                          
 Data arrival time                                                   5.700                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.226                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.500
  Launch Clock Delay      :  3.986
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497       2.708         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.802 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=240)      1.184       3.986         nt_pix_clk       
                                                                           r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       4.315 r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=1)        0.000       4.315         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
                                                                                   fram_buf/rd_buf/rd_cell1/N53/I (GTP_INV)
                                   td                    0.000       4.315 f       fram_buf/rd_buf/rd_cell1/N53/Z (GTP_INV)
                                   net (fanout=24)       1.385       5.700         fram_buf/rd_buf/rd_cell1/N53
                                                                           f       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   5.700         Logic Levels: 1  
                                                                                   Logic: 0.329ns(19.195%), Route: 1.385ns(80.805%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497       2.708         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.802 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=240)      1.698       4.500         nt_pix_clk       
                                                                           r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       4.500                          
 clock uncertainty                                       0.000       4.500                          

 Removal time                                           -0.026       4.474                          

 Data required time                                                  4.474                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.474                          
 Data arrival time                                                   5.700                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.226                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.500
  Launch Clock Delay      :  3.986
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497       2.708         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.802 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=240)      1.184       3.986         nt_pix_clk       
                                                                           r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       4.315 r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=1)        0.000       4.315         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
                                                                                   fram_buf/rd_buf/rd_cell1/N53/I (GTP_INV)
                                   td                    0.000       4.315 f       fram_buf/rd_buf/rd_cell1/N53/Z (GTP_INV)
                                   net (fanout=24)       1.385       5.700         fram_buf/rd_buf/rd_cell1/N53
                                                                           f       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   5.700         Logic Levels: 1  
                                                                                   Logic: 0.329ns(19.195%), Route: 1.385ns(80.805%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497       2.708         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.802 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=240)      1.698       4.500         nt_pix_clk       
                                                                           r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       4.500                          
 clock uncertainty                                       0.000       4.500                          

 Removal time                                           -0.026       4.474                          

 Data required time                                                  4.474                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.474                          
 Data arrival time                                                   5.700                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.226                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[6]/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.916
  Launch Clock Delay      :  3.916
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497       2.708         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.797 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.916         cfg_clk          
                                                                           r       rstn_1ms[6]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.245 r       rstn_1ms[6]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       4.798         rstn_1ms[6]      
                                                                                   N152_10/I0 (GTP_LUT4)
                                   td                    0.290       5.088 f       N152_10/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       5.641         _N72627          
                                                                                   ms72xx_ctl/N0/I3 (GTP_LUT5)
                                   td                    0.279       5.920 f       ms72xx_ctl/N0/Z (GTP_LUT5)
                                   net (fanout=4)        0.553       6.473         ms72xx_ctl/N0_rnmt
                                                                           f       ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                   6.473         Logic Levels: 2  
                                                                                   Logic: 0.898ns(35.119%), Route: 1.659ns(64.881%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497     102.708         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     102.797 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119     103.916         cfg_clk          
                                                                           r       ms72xx_ctl/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     103.916                          
 clock uncertainty                                      -0.150     103.766                          

 Recovery time                                          -0.542     103.224                          

 Data required time                                                103.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.224                          
 Data arrival time                                                   6.473                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.751                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[13]/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.916
  Launch Clock Delay      :  3.916
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497       2.708         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.797 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.916         cfg_clk          
                                                                           r       rstn_1ms[13]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.239 f       rstn_1ms[13]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.844         rstn_1ms[13]     
                                                                                   ms72xx_ctl/N0/I1 (GTP_LUT5)
                                   td                    0.433       5.277 f       ms72xx_ctl/N0/Z (GTP_LUT5)
                                   net (fanout=4)        0.553       5.830         ms72xx_ctl/N0_rnmt
                                                                           f       ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                   5.830         Logic Levels: 1  
                                                                                   Logic: 0.756ns(39.498%), Route: 1.158ns(60.502%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.497       2.708         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.797 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       3.916         cfg_clk          
                                                                           r       ms72xx_ctl/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.916                          
 clock uncertainty                                       0.000       3.916                          

 Removal time                                           -0.251       3.665                          

 Data required time                                                  3.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.665                          
 Data arrival time                                                   5.830                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.165                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      3.204       4.415         nt_pix_clk_in    
                                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.000       4.738         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
                                                                                   fram_buf/wr_buf/wr_cell2/N11_1/I (GTP_INV)
                                   td                    0.000       4.738 r       fram_buf/wr_buf/wr_cell2/N11_1/Z (GTP_INV)
                                   net (fanout=16)       1.355       6.093         fram_buf/wr_buf/wr_cell2/N11_1
                                                                           r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   6.093         Logic Levels: 1  
                                                                                   Logic: 0.323ns(19.249%), Route: 1.355ns(80.751%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 pix_clk_in                                              0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       6.734         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.945 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      3.204      11.149         nt_pix_clk_in    
                                                                           r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      11.149                          
 clock uncertainty                                      -0.250      10.899                          

 Recovery time                                          -0.118      10.781                          

 Data required time                                                 10.781                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.781                          
 Data arrival time                                                   6.093                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.688                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      3.204       4.415         nt_pix_clk_in    
                                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.000       4.738         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
                                                                                   fram_buf/wr_buf/wr_cell2/N11_1/I (GTP_INV)
                                   td                    0.000       4.738 r       fram_buf/wr_buf/wr_cell2/N11_1/Z (GTP_INV)
                                   net (fanout=16)       1.355       6.093         fram_buf/wr_buf/wr_cell2/N11_1
                                                                           r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   6.093         Logic Levels: 1  
                                                                                   Logic: 0.323ns(19.249%), Route: 1.355ns(80.751%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 pix_clk_in                                              0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       6.734         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.945 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      3.204      11.149         nt_pix_clk_in    
                                                                           r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      11.149                          
 clock uncertainty                                      -0.250      10.899                          

 Recovery time                                          -0.118      10.781                          

 Data required time                                                 10.781                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.781                          
 Data arrival time                                                   6.093                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.688                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      3.204       4.415         nt_pix_clk_in    
                                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.000       4.738         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
                                                                                   fram_buf/wr_buf/wr_cell2/N11_1/I (GTP_INV)
                                   td                    0.000       4.738 r       fram_buf/wr_buf/wr_cell2/N11_1/Z (GTP_INV)
                                   net (fanout=16)       1.355       6.093         fram_buf/wr_buf/wr_cell2/N11_1
                                                                           r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   6.093         Logic Levels: 1  
                                                                                   Logic: 0.323ns(19.249%), Route: 1.355ns(80.751%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 pix_clk_in                                              0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       6.734         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.945 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      3.204      11.149         nt_pix_clk_in    
                                                                           r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      11.149                          
 clock uncertainty                                      -0.250      10.899                          

 Recovery time                                          -0.118      10.781                          

 Data required time                                                 10.781                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.781                          
 Data arrival time                                                   6.093                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.688                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      3.204       4.415         nt_pix_clk_in    
                                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.000       4.744         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
                                                                                   fram_buf/wr_buf/wr_cell2/N11_1/I (GTP_INV)
                                   td                    0.000       4.744 f       fram_buf/wr_buf/wr_cell2/N11_1/Z (GTP_INV)
                                   net (fanout=16)       1.355       6.099         fram_buf/wr_buf/wr_cell2/N11_1
                                                                           f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   6.099         Logic Levels: 1  
                                                                                   Logic: 0.329ns(19.537%), Route: 1.355ns(80.463%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      3.204       4.415         nt_pix_clk_in    
                                                                           r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Removal time                                           -0.053       4.562                          

 Data required time                                                  4.562                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.562                          
 Data arrival time                                                   6.099                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.537                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      3.204       4.415         nt_pix_clk_in    
                                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.000       4.744         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
                                                                                   fram_buf/wr_buf/wr_cell2/N11_1/I (GTP_INV)
                                   td                    0.000       4.744 f       fram_buf/wr_buf/wr_cell2/N11_1/Z (GTP_INV)
                                   net (fanout=16)       1.355       6.099         fram_buf/wr_buf/wr_cell2/N11_1
                                                                           f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   6.099         Logic Levels: 1  
                                                                                   Logic: 0.329ns(19.537%), Route: 1.355ns(80.463%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      3.204       4.415         nt_pix_clk_in    
                                                                           r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Removal time                                           -0.053       4.562                          

 Data required time                                                  4.562                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.562                          
 Data arrival time                                                   6.099                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.537                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      3.204       4.415         nt_pix_clk_in    
                                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.000       4.744         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
                                                                                   fram_buf/wr_buf/wr_cell2/N11_1/I (GTP_INV)
                                   td                    0.000       4.744 f       fram_buf/wr_buf/wr_cell2/N11_1/Z (GTP_INV)
                                   net (fanout=16)       1.355       6.099         fram_buf/wr_buf/wr_cell2/N11_1
                                                                           f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   6.099         Logic Levels: 1  
                                                                                   Logic: 0.329ns(19.537%), Route: 1.355ns(80.463%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      3.204       4.415         nt_pix_clk_in    
                                                                           r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Removal time                                           -0.053       4.562                          

 Data required time                                                  4.562                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.562                          
 Data arrival time                                                   6.099                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.537                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5453)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/Q (GTP_DFF_C)
                                   net (fanout=568)      2.704       9.944         u_DDR3_50H/u_ddrphy_top/calib_done
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N48/I0 (GTP_LUT2)
                                   td                    0.172      10.116 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N48/Z (GTP_LUT2)
                                   net (fanout=1)        1.091      11.207         nt_mem_rst_n     
                                                                                   mem_rst_n_obuf/I (GTP_OUTBUF)
                                   td                    2.803      14.010 f       mem_rst_n_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      14.010         mem_rst_n        
 mem_rst_n                                                                 f       mem_rst_n (port) 

 Data arrival time                                                  14.010         Logic Levels: 2  
                                                                                   Logic: 3.304ns(46.542%), Route: 3.795ns(53.458%)
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_CE)
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5453)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_CE)

                                   tco                   0.323       7.234 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/Q (GTP_DFF_CE)
                                   net (fanout=28)       2.097       9.331         nt_ddr_init_done 
                                                                                   ddr_init_done_obuf/I (GTP_OUTBUF)
                                   td                    2.803      12.134 f       ddr_init_done_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      12.134         ddr_init_done    
 ddr_init_done                                                             f       ddr_init_done (port)

 Data arrival time                                                  12.134         Logic Levels: 1  
                                                                                   Logic: 3.126ns(59.851%), Route: 2.097ns(40.149%)
====================================================================================================

====================================================================================================

Startpoint  : heart_beat_led/CLK (GTP_DFF_SE)
Endpoint    : heart_beat_led (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=88)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5453)     3.146       6.911         core_clk         
                                                                           r       heart_beat_led/CLK (GTP_DFF_SE)

                                   tco                   0.323       7.234 f       heart_beat_led/Q (GTP_DFF_SE)
                                   net (fanout=2)        1.180       8.414         nt_heart_beat_led
                                                                                   heart_beat_led_obuf/I (GTP_OUTBUF)
                                   td                    2.803      11.217 f       heart_beat_led_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      11.217         heart_beat_led   
 heart_beat_led                                                            f       heart_beat_led (port)

 Data arrival time                                                  11.217         Logic Levels: 1  
                                                                                   Logic: 3.126ns(72.596%), Route: 1.180ns(27.404%)
====================================================================================================

====================================================================================================

Startpoint  : cmos1_data[0] (port)
Endpoint    : cmos1_d_d0[0]/D (GTP_DFF)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 cmos1_data[0]                                           0.000       0.000 r       cmos1_data[0] (port)
                                   net (fanout=1)        0.000       0.000         cmos1_data[0]    
                                                                                   cmos1_data_ibuf[0]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_data_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_cmos1_data[0] 
                                                                           r       cmos1_d_d0[0]/D (GTP_DFF)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : cmos1_data[1] (port)
Endpoint    : cmos1_d_d0[1]/D (GTP_DFF)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 cmos1_data[1]                                           0.000       0.000 r       cmos1_data[1] (port)
                                   net (fanout=1)        0.000       0.000         cmos1_data[1]    
                                                                                   cmos1_data_ibuf[1]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_data_ibuf[1]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_cmos1_data[1] 
                                                                           r       cmos1_d_d0[1]/D (GTP_DFF)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : cmos1_data[2] (port)
Endpoint    : cmos1_d_d0[2]/D (GTP_DFF)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 cmos1_data[2]                                           0.000       0.000 r       cmos1_data[2] (port)
                                   net (fanout=1)        0.000       0.000         cmos1_data[2]    
                                                                                   cmos1_data_ibuf[2]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_data_ibuf[2]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_cmos1_data[2] 
                                                                           r       cmos1_d_d0[2]/D (GTP_DFF)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width                          key_ctl_gamma/btn_deb_1d/CLK
 9.380       10.000          0.620           Low Pulse Width                           key_ctl_gamma/btn_deb_1d/CLK
 9.380       10.000          0.620           High Pulse Width                          key_ctl_gamma/key_push_cnt[0]/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width                          u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/WCLK
 3.100       5.000           1.900           Low Pulse Width                           u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/WCLK
 3.100       5.000           1.900           High Pulse Width                          u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKA
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/CLKA
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/CLKA
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/CLKA
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.380       5.000           0.620           High Pulse Width                          u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
 4.380       5.000           0.620           Low Pulse Width                           u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
====================================================================================================

{cmos1_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.330       5.950           0.620           High Pulse Width                          cmos1_8_16bit/cnt[0]/CLK
 5.330       5.950           0.620           Low Pulse Width                           cmos1_8_16bit/cnt[0]/CLK
 5.330       5.950           0.620           High Pulse Width                          cmos1_8_16bit/cnt[1]/CLK
====================================================================================================

{cmos2_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.330       5.950           0.620           High Pulse Width                          cmos2_8_16bit/cnt[0]/CLK
 5.330       5.950           0.620           Low Pulse Width                           cmos2_8_16bit/cnt[0]/CLK
 5.330       5.950           0.620           High Pulse Width                          cmos2_8_16bit/cnt[1]/CLK
====================================================================================================

{cmos1_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 11.002      11.900          0.898           High Pulse Width                          cmos1_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA
 11.002      11.900          0.898           Low Pulse Width                           cmos1_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA
 11.002      11.900          0.898           High Pulse Width                          cmos1_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB
====================================================================================================

{cmos2_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 11.002      11.900          0.898           High Pulse Width                          cmos2_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA
 11.002      11.900          0.898           Low Pulse Width                           cmos2_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA
 11.002      11.900          0.898           High Pulse Width                          cmos2_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB
====================================================================================================

{pix_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.512       6.410           0.898           High Pulse Width                          fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
 5.512       6.410           0.898           Low Pulse Width                           fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
 5.512       6.410           0.898           High Pulse Width                          fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB
====================================================================================================

{cfg_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           High Pulse Width                          ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/CLKA
 49.102      50.000          0.898           Low Pulse Width                           ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/CLKA
 49.102      50.000          0.898           Low Pulse Width                           ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/CLKB
====================================================================================================

{clk_25M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.380      20.000          0.620           High Pulse Width                          coms1_reg_config/clock_20k/CLK
 19.380      20.000          0.620           Low Pulse Width                           coms1_reg_config/clock_20k/CLK
 19.380      20.000          0.620           High Pulse Width                          coms1_reg_config/clock_20k_cnt[0]/CLK
====================================================================================================

{pix_clk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.469       3.367           0.898           High Pulse Width                          fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 2.469       3.367           0.898           Low Pulse Width                           fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 2.469       3.367           0.898           High Pulse Width                          fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA
====================================================================================================

{hdmi_ddr_ov5640_top|rgmii_rxc} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.100     500.000         1.900           Low Pulse Width                           ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/WCLK
 498.100     500.000         1.900           High Pulse Width                          ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/WCLK
 498.100     500.000         1.900           High Pulse Width                          ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_1/WCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                     
+-------------------------------------------------------------------------------------------------------------+
| Input      | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/compile/hdmi_ddr_ov5640_top_comp.adf               
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/hdmi_ddr_ov5640_top.fdc                            
| Output     | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/synthesize/hdmi_ddr_ov5640_top_syn.adf             
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/synthesize/hdmi_ddr_ov5640_top_syn.vm              
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/synthesize/hdmi_ddr_ov5640_top_controlsets.txt     
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/synthesize/snr.db                                  
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/synthesize/hdmi_ddr_ov5640_top.snr                 
+-------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 616 MB
Total CPU time to synthesize completion : 0h:0m:21s
Process Total CPU time to synthesize completion : 0h:0m:23s
Total real time to synthesize completion : 0h:0m:44s
