<profile>

<section name = "Vivado HLS Report for 'Mat2AXIvideo'" level="0">
<item name = "Date">Thu Jan 17 15:40:44 2019
</item>
<item name = "Version">2018.2.1 (Build 2288704 on Thu Jul 26 18:46:41 MDT 2018)</item>
<item name = "Project">SubSample</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">13.50, 3.634, 1.69</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1767151, 1767151, 1767151, 1767151, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_height">1767150, 1767150, 1683, -, -, 1050, no</column>
<column name=" + loop_width">1680, 1680, 2, 1, 1, 1680, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 79</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 105</column>
<column name="Register">-, -, 43, -</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_V_fu_208_p2">+, 0, 0, 13, 11, 1</column>
<column name="j_V_fu_220_p2">+, 0, 0, 13, 11, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_206">and, 0, 0, 2, 1, 1</column>
<column name="axi_last_V_fu_226_p2">icmp, 0, 0, 13, 11, 10</column>
<column name="exitcond4_fu_202_p2">icmp, 0, 0, 13, 11, 11</column>
<column name="exitcond_fu_214_p2">icmp, 0, 0, 13, 11, 10</column>
<column name="ap_block_state4_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="ap_sig_ioackin_stream_passThrough_TREADY">9, 2, 1, 2</column>
<column name="img_data_stream_0_V_blk_n">9, 2, 1, 2</column>
<column name="img_data_stream_1_V_blk_n">9, 2, 1, 2</column>
<column name="img_data_stream_2_V_blk_n">9, 2, 1, 2</column>
<column name="stream_passThrough_TDATA_blk_n">9, 2, 1, 2</column>
<column name="t_V_1_reg_186">9, 2, 11, 22</column>
<column name="t_V_reg_175">9, 2, 11, 22</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_stream_passThrough_TREADY">1, 0, 1, 0</column>
<column name="axi_last_V_reg_277">1, 0, 1, 0</column>
<column name="exitcond_reg_268">1, 0, 1, 0</column>
<column name="i_V_reg_263">11, 0, 11, 0</column>
<column name="t_V_1_reg_186">11, 0, 11, 0</column>
<column name="t_V_reg_175">11, 0, 11, 0</column>
<column name="tmp_user_V_fu_124">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Mat2AXIvideo, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Mat2AXIvideo, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Mat2AXIvideo, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Mat2AXIvideo, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Mat2AXIvideo, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Mat2AXIvideo, return value</column>
<column name="img_data_stream_0_V_dout">in, 8, ap_fifo, img_data_stream_0_V, pointer</column>
<column name="img_data_stream_0_V_empty_n">in, 1, ap_fifo, img_data_stream_0_V, pointer</column>
<column name="img_data_stream_0_V_read">out, 1, ap_fifo, img_data_stream_0_V, pointer</column>
<column name="img_data_stream_1_V_dout">in, 8, ap_fifo, img_data_stream_1_V, pointer</column>
<column name="img_data_stream_1_V_empty_n">in, 1, ap_fifo, img_data_stream_1_V, pointer</column>
<column name="img_data_stream_1_V_read">out, 1, ap_fifo, img_data_stream_1_V, pointer</column>
<column name="img_data_stream_2_V_dout">in, 8, ap_fifo, img_data_stream_2_V, pointer</column>
<column name="img_data_stream_2_V_empty_n">in, 1, ap_fifo, img_data_stream_2_V, pointer</column>
<column name="img_data_stream_2_V_read">out, 1, ap_fifo, img_data_stream_2_V, pointer</column>
<column name="stream_passThrough_TDATA">out, 24, axis, AXI_video_strm_V_data_V, pointer</column>
<column name="stream_passThrough_TVALID">out, 1, axis, AXI_video_strm_V_dest_V, pointer</column>
<column name="stream_passThrough_TREADY">in, 1, axis, AXI_video_strm_V_dest_V, pointer</column>
<column name="stream_passThrough_TDEST">out, 1, axis, AXI_video_strm_V_dest_V, pointer</column>
<column name="stream_passThrough_TKEEP">out, 3, axis, AXI_video_strm_V_keep_V, pointer</column>
<column name="stream_passThrough_TSTRB">out, 3, axis, AXI_video_strm_V_strb_V, pointer</column>
<column name="stream_passThrough_TUSER">out, 1, axis, AXI_video_strm_V_user_V, pointer</column>
<column name="stream_passThrough_TLAST">out, 1, axis, AXI_video_strm_V_last_V, pointer</column>
<column name="stream_passThrough_TID">out, 1, axis, AXI_video_strm_V_id_V, pointer</column>
</table>
</item>
</section>
</profile>
