$date
	Wed Oct 25 03:00:07 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$scope module uut $end
$var wire 1 ! E $end
$var wire 1 " E_1 $end
$var wire 1 # E_2 $end
$var wire 1 $ G $end
$var wire 1 % G_1 $end
$var wire 1 & G_2 $end
$var wire 1 ' G_3 $end
$var wire 1 ( G_4 $end
$var wire 1 ) L $end
$var wire 1 * L_1 $end
$var wire 1 + L_2 $end
$var wire 1 , L_3 $end
$var wire 1 - L_4 $end
$var wire 4 . a [3:0] $end
$var wire 4 / b [3:0] $end
$var wire 1 0 gt_eq_lt_1 $end
$var wire 1 1 gt_eq_lt_2 $end
$var wire 1 2 gt_eq_lt_3 $end
$var wire 2 3 rsb_b [1:0] $end
$var wire 2 4 rsb_a [1:0] $end
$var wire 1 5 nsb_b $end
$var wire 1 6 nsb_a $end
$var wire 1 7 msb_b $end
$var wire 1 8 msb_a $end
$upscope $end
$upscope $end
$scope module testbench $end
$var reg 1 9 clk $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
09
08
07
16
05
b1 4
b11 3
02
11
00
b11 /
b101 .
1-
0,
1+
1*
1)
0(
1'
0&
0%
1$
0#
0"
0!
$end
#1000
0)
0-
0$
0+
0'
0*
01
15
b11 4
b111 /
b111 .
#2000
1!
1,
1-
1)
1#
12
1(
1*
11
b10 3
06
b110 /
b11 .
#3000
