// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
`timescale 1 ns / 1 ps
module activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_Ffa (
      
    address0, ce0,
    
    q0, 
      
    address1, ce1,
    d1, we1, 
    
    
    reset, clk);

parameter DataWidth = 16;
parameter AddressWidth = 10;
parameter AddressRange = 768;
 
input[AddressWidth-1:0] address0;
input ce0;

output wire[DataWidth-1:0] q0; 
 
input[AddressWidth-1:0] address1;
input ce1;
input[DataWidth-1:0] d1;
input we1; 


input reset;
input clk;

(* ram_style = "hls_ultra" , cascade_height = 1 *)reg [DataWidth-1:0] ram[0:AddressRange-1];
 
reg [DataWidth-1:0] q0_t0;
(* retiming_backward = 1 *)reg [DataWidth-1:0] q0_t1;  
reg [DataWidth-1:0] q1_t0;
(* retiming_backward = 1 *)reg [DataWidth-1:0] q1_t1; 


initial begin
    $readmemh("./activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_Ffa.dat", ram);
end 

 
assign q0 = q0_t1;
 



always @(posedge clk)  
begin
 
 
    if (ce0) 
    begin
        q0_t1 <= q0_t0;
    end   
 
end 

 



always @(posedge clk) 
begin 
    if (ce0) begin
        q0_t0 <= ram[address0];
    end
end 

 
 

always @(posedge clk)  
begin 
    if (ce1) begin
        if (we1) 
            ram[address1] <= d1; 
    end
end 



 


endmodule

