Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Feb 28 16:12:02 2020
| Host         : DESKTOP-RBSJL6K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.606        0.000                      0                   60        0.216        0.000                      0                   60        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.606        0.000                      0                   60        0.216        0.000                      0                   60        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.606ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.606ns  (required time - arrival time)
  Source:                 VDD/V/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VDD/V/xy/y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 0.828ns (21.718%)  route 2.984ns (78.282%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.607     5.209    VDD/V/xy/CLK
    SLICE_X55Y140        FDRE                                         r  VDD/V/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y140        FDRE (Prop_fdre_C_Q)         0.456     5.665 r  VDD/V/xy/x_reg[0]/Q
                         net (fo=9, routed)           1.143     6.808    VDD/V/xy/x[0]
    SLICE_X52Y140        LUT5 (Prop_lut5_I3_O)        0.124     6.932 r  VDD/V/xy/x[9]_i_4/O
                         net (fo=2, routed)           0.640     7.572    VDD/V/xy/x[9]_i_4_n_0
    SLICE_X55Y140        LUT6 (Prop_lut6_I3_O)        0.124     7.696 r  VDD/V/xy/x[9]_i_1/O
                         net (fo=20, routed)          0.458     8.153    VDD/V/xy/x[9]_i_1_n_0
    SLICE_X55Y139        LUT6 (Prop_lut6_I0_O)        0.124     8.277 r  VDD/V/xy/y[9]_i_1/O
                         net (fo=9, routed)           0.745     9.022    VDD/V/xy/y[9]_i_1_n_0
    SLICE_X54Y140        FDRE                                         r  VDD/V/xy/y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.486    14.908    VDD/V/xy/CLK
    SLICE_X54Y140        FDRE                                         r  VDD/V/xy/y_reg[4]/C
                         clock pessimism              0.279    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X54Y140        FDRE (Setup_fdre_C_R)       -0.524    14.628    VDD/V/xy/y_reg[4]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -9.022    
  -------------------------------------------------------------------
                         slack                                  5.606    

Slack (MET) :             5.901ns  (required time - arrival time)
  Source:                 VDD/V/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VDD/V/xy/y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 0.828ns (22.948%)  route 2.780ns (77.052%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.607     5.209    VDD/V/xy/CLK
    SLICE_X55Y140        FDRE                                         r  VDD/V/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y140        FDRE (Prop_fdre_C_Q)         0.456     5.665 r  VDD/V/xy/x_reg[0]/Q
                         net (fo=9, routed)           1.143     6.808    VDD/V/xy/x[0]
    SLICE_X52Y140        LUT5 (Prop_lut5_I3_O)        0.124     6.932 r  VDD/V/xy/x[9]_i_4/O
                         net (fo=2, routed)           0.640     7.572    VDD/V/xy/x[9]_i_4_n_0
    SLICE_X55Y140        LUT6 (Prop_lut6_I3_O)        0.124     7.696 r  VDD/V/xy/x[9]_i_1/O
                         net (fo=20, routed)          0.458     8.153    VDD/V/xy/x[9]_i_1_n_0
    SLICE_X55Y139        LUT6 (Prop_lut6_I0_O)        0.124     8.277 r  VDD/V/xy/y[9]_i_1/O
                         net (fo=9, routed)           0.540     8.817    VDD/V/xy/y[9]_i_1_n_0
    SLICE_X55Y138        FDRE                                         r  VDD/V/xy/y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.485    14.907    VDD/V/xy/CLK
    SLICE_X55Y138        FDRE                                         r  VDD/V/xy/y_reg[6]/C
                         clock pessimism              0.276    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X55Y138        FDRE (Setup_fdre_C_R)       -0.429    14.719    VDD/V/xy/y_reg[6]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                          -8.818    
  -------------------------------------------------------------------
                         slack                                  5.901    

Slack (MET) :             5.901ns  (required time - arrival time)
  Source:                 VDD/V/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VDD/V/xy/y_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 0.828ns (22.948%)  route 2.780ns (77.052%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.607     5.209    VDD/V/xy/CLK
    SLICE_X55Y140        FDRE                                         r  VDD/V/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y140        FDRE (Prop_fdre_C_Q)         0.456     5.665 r  VDD/V/xy/x_reg[0]/Q
                         net (fo=9, routed)           1.143     6.808    VDD/V/xy/x[0]
    SLICE_X52Y140        LUT5 (Prop_lut5_I3_O)        0.124     6.932 r  VDD/V/xy/x[9]_i_4/O
                         net (fo=2, routed)           0.640     7.572    VDD/V/xy/x[9]_i_4_n_0
    SLICE_X55Y140        LUT6 (Prop_lut6_I3_O)        0.124     7.696 r  VDD/V/xy/x[9]_i_1/O
                         net (fo=20, routed)          0.458     8.153    VDD/V/xy/x[9]_i_1_n_0
    SLICE_X55Y139        LUT6 (Prop_lut6_I0_O)        0.124     8.277 r  VDD/V/xy/y[9]_i_1/O
                         net (fo=9, routed)           0.540     8.817    VDD/V/xy/y[9]_i_1_n_0
    SLICE_X55Y138        FDRE                                         r  VDD/V/xy/y_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.485    14.907    VDD/V/xy/CLK
    SLICE_X55Y138        FDRE                                         r  VDD/V/xy/y_reg[7]/C
                         clock pessimism              0.276    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X55Y138        FDRE (Setup_fdre_C_R)       -0.429    14.719    VDD/V/xy/y_reg[7]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                          -8.818    
  -------------------------------------------------------------------
                         slack                                  5.901    

Slack (MET) :             5.901ns  (required time - arrival time)
  Source:                 VDD/V/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VDD/V/xy/y_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 0.828ns (22.948%)  route 2.780ns (77.052%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.607     5.209    VDD/V/xy/CLK
    SLICE_X55Y140        FDRE                                         r  VDD/V/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y140        FDRE (Prop_fdre_C_Q)         0.456     5.665 r  VDD/V/xy/x_reg[0]/Q
                         net (fo=9, routed)           1.143     6.808    VDD/V/xy/x[0]
    SLICE_X52Y140        LUT5 (Prop_lut5_I3_O)        0.124     6.932 r  VDD/V/xy/x[9]_i_4/O
                         net (fo=2, routed)           0.640     7.572    VDD/V/xy/x[9]_i_4_n_0
    SLICE_X55Y140        LUT6 (Prop_lut6_I3_O)        0.124     7.696 r  VDD/V/xy/x[9]_i_1/O
                         net (fo=20, routed)          0.458     8.153    VDD/V/xy/x[9]_i_1_n_0
    SLICE_X55Y139        LUT6 (Prop_lut6_I0_O)        0.124     8.277 r  VDD/V/xy/y[9]_i_1/O
                         net (fo=9, routed)           0.540     8.817    VDD/V/xy/y[9]_i_1_n_0
    SLICE_X55Y138        FDRE                                         r  VDD/V/xy/y_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.485    14.907    VDD/V/xy/CLK
    SLICE_X55Y138        FDRE                                         r  VDD/V/xy/y_reg[8]/C
                         clock pessimism              0.276    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X55Y138        FDRE (Setup_fdre_C_R)       -0.429    14.719    VDD/V/xy/y_reg[8]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                          -8.818    
  -------------------------------------------------------------------
                         slack                                  5.901    

Slack (MET) :             5.901ns  (required time - arrival time)
  Source:                 VDD/V/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VDD/V/xy/y_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 0.828ns (22.948%)  route 2.780ns (77.052%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.607     5.209    VDD/V/xy/CLK
    SLICE_X55Y140        FDRE                                         r  VDD/V/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y140        FDRE (Prop_fdre_C_Q)         0.456     5.665 r  VDD/V/xy/x_reg[0]/Q
                         net (fo=9, routed)           1.143     6.808    VDD/V/xy/x[0]
    SLICE_X52Y140        LUT5 (Prop_lut5_I3_O)        0.124     6.932 r  VDD/V/xy/x[9]_i_4/O
                         net (fo=2, routed)           0.640     7.572    VDD/V/xy/x[9]_i_4_n_0
    SLICE_X55Y140        LUT6 (Prop_lut6_I3_O)        0.124     7.696 r  VDD/V/xy/x[9]_i_1/O
                         net (fo=20, routed)          0.458     8.153    VDD/V/xy/x[9]_i_1_n_0
    SLICE_X55Y139        LUT6 (Prop_lut6_I0_O)        0.124     8.277 r  VDD/V/xy/y[9]_i_1/O
                         net (fo=9, routed)           0.540     8.817    VDD/V/xy/y[9]_i_1_n_0
    SLICE_X55Y138        FDRE                                         r  VDD/V/xy/y_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.485    14.907    VDD/V/xy/CLK
    SLICE_X55Y138        FDRE                                         r  VDD/V/xy/y_reg[9]/C
                         clock pessimism              0.276    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X55Y138        FDRE (Setup_fdre_C_R)       -0.429    14.719    VDD/V/xy/y_reg[9]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                          -8.818    
  -------------------------------------------------------------------
                         slack                                  5.901    

Slack (MET) :             5.951ns  (required time - arrival time)
  Source:                 VDD/V/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VDD/V/xy/y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.828ns (23.257%)  route 2.732ns (76.743%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.607     5.209    VDD/V/xy/CLK
    SLICE_X55Y140        FDRE                                         r  VDD/V/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y140        FDRE (Prop_fdre_C_Q)         0.456     5.665 r  VDD/V/xy/x_reg[0]/Q
                         net (fo=9, routed)           1.143     6.808    VDD/V/xy/x[0]
    SLICE_X52Y140        LUT5 (Prop_lut5_I3_O)        0.124     6.932 r  VDD/V/xy/x[9]_i_4/O
                         net (fo=2, routed)           0.640     7.572    VDD/V/xy/x[9]_i_4_n_0
    SLICE_X55Y140        LUT6 (Prop_lut6_I3_O)        0.124     7.696 r  VDD/V/xy/x[9]_i_1/O
                         net (fo=20, routed)          0.458     8.153    VDD/V/xy/x[9]_i_1_n_0
    SLICE_X55Y139        LUT6 (Prop_lut6_I0_O)        0.124     8.277 r  VDD/V/xy/y[9]_i_1/O
                         net (fo=9, routed)           0.492     8.770    VDD/V/xy/y[9]_i_1_n_0
    SLICE_X55Y141        FDRE                                         r  VDD/V/xy/y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.487    14.909    VDD/V/xy/CLK
    SLICE_X55Y141        FDRE                                         r  VDD/V/xy/y_reg[1]/C
                         clock pessimism              0.276    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X55Y141        FDRE (Setup_fdre_C_R)       -0.429    14.721    VDD/V/xy/y_reg[1]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                          -8.770    
  -------------------------------------------------------------------
                         slack                                  5.951    

Slack (MET) :             5.951ns  (required time - arrival time)
  Source:                 VDD/V/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VDD/V/xy/y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.828ns (23.257%)  route 2.732ns (76.743%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.607     5.209    VDD/V/xy/CLK
    SLICE_X55Y140        FDRE                                         r  VDD/V/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y140        FDRE (Prop_fdre_C_Q)         0.456     5.665 r  VDD/V/xy/x_reg[0]/Q
                         net (fo=9, routed)           1.143     6.808    VDD/V/xy/x[0]
    SLICE_X52Y140        LUT5 (Prop_lut5_I3_O)        0.124     6.932 r  VDD/V/xy/x[9]_i_4/O
                         net (fo=2, routed)           0.640     7.572    VDD/V/xy/x[9]_i_4_n_0
    SLICE_X55Y140        LUT6 (Prop_lut6_I3_O)        0.124     7.696 r  VDD/V/xy/x[9]_i_1/O
                         net (fo=20, routed)          0.458     8.153    VDD/V/xy/x[9]_i_1_n_0
    SLICE_X55Y139        LUT6 (Prop_lut6_I0_O)        0.124     8.277 r  VDD/V/xy/y[9]_i_1/O
                         net (fo=9, routed)           0.492     8.770    VDD/V/xy/y[9]_i_1_n_0
    SLICE_X55Y141        FDRE                                         r  VDD/V/xy/y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.487    14.909    VDD/V/xy/CLK
    SLICE_X55Y141        FDRE                                         r  VDD/V/xy/y_reg[2]/C
                         clock pessimism              0.276    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X55Y141        FDRE (Setup_fdre_C_R)       -0.429    14.721    VDD/V/xy/y_reg[2]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                          -8.770    
  -------------------------------------------------------------------
                         slack                                  5.951    

Slack (MET) :             5.951ns  (required time - arrival time)
  Source:                 VDD/V/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VDD/V/xy/y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.828ns (23.257%)  route 2.732ns (76.743%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.607     5.209    VDD/V/xy/CLK
    SLICE_X55Y140        FDRE                                         r  VDD/V/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y140        FDRE (Prop_fdre_C_Q)         0.456     5.665 r  VDD/V/xy/x_reg[0]/Q
                         net (fo=9, routed)           1.143     6.808    VDD/V/xy/x[0]
    SLICE_X52Y140        LUT5 (Prop_lut5_I3_O)        0.124     6.932 r  VDD/V/xy/x[9]_i_4/O
                         net (fo=2, routed)           0.640     7.572    VDD/V/xy/x[9]_i_4_n_0
    SLICE_X55Y140        LUT6 (Prop_lut6_I3_O)        0.124     7.696 r  VDD/V/xy/x[9]_i_1/O
                         net (fo=20, routed)          0.458     8.153    VDD/V/xy/x[9]_i_1_n_0
    SLICE_X55Y139        LUT6 (Prop_lut6_I0_O)        0.124     8.277 r  VDD/V/xy/y[9]_i_1/O
                         net (fo=9, routed)           0.492     8.770    VDD/V/xy/y[9]_i_1_n_0
    SLICE_X55Y141        FDRE                                         r  VDD/V/xy/y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.487    14.909    VDD/V/xy/CLK
    SLICE_X55Y141        FDRE                                         r  VDD/V/xy/y_reg[3]/C
                         clock pessimism              0.276    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X55Y141        FDRE (Setup_fdre_C_R)       -0.429    14.721    VDD/V/xy/y_reg[3]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                          -8.770    
  -------------------------------------------------------------------
                         slack                                  5.951    

Slack (MET) :             5.951ns  (required time - arrival time)
  Source:                 VDD/V/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VDD/V/xy/y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.828ns (23.257%)  route 2.732ns (76.743%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.607     5.209    VDD/V/xy/CLK
    SLICE_X55Y140        FDRE                                         r  VDD/V/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y140        FDRE (Prop_fdre_C_Q)         0.456     5.665 r  VDD/V/xy/x_reg[0]/Q
                         net (fo=9, routed)           1.143     6.808    VDD/V/xy/x[0]
    SLICE_X52Y140        LUT5 (Prop_lut5_I3_O)        0.124     6.932 r  VDD/V/xy/x[9]_i_4/O
                         net (fo=2, routed)           0.640     7.572    VDD/V/xy/x[9]_i_4_n_0
    SLICE_X55Y140        LUT6 (Prop_lut6_I3_O)        0.124     7.696 r  VDD/V/xy/x[9]_i_1/O
                         net (fo=20, routed)          0.458     8.153    VDD/V/xy/x[9]_i_1_n_0
    SLICE_X55Y139        LUT6 (Prop_lut6_I0_O)        0.124     8.277 r  VDD/V/xy/y[9]_i_1/O
                         net (fo=9, routed)           0.492     8.770    VDD/V/xy/y[9]_i_1_n_0
    SLICE_X55Y141        FDRE                                         r  VDD/V/xy/y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.487    14.909    VDD/V/xy/CLK
    SLICE_X55Y141        FDRE                                         r  VDD/V/xy/y_reg[5]/C
                         clock pessimism              0.276    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X55Y141        FDRE (Setup_fdre_C_R)       -0.429    14.721    VDD/V/xy/y_reg[5]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                          -8.770    
  -------------------------------------------------------------------
                         slack                                  5.951    

Slack (MET) :             6.300ns  (required time - arrival time)
  Source:                 VDD/V/xy/y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VDD/V/xy/y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 1.104ns (32.726%)  route 2.269ns (67.274%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.608     5.210    VDD/V/xy/CLK
    SLICE_X55Y141        FDRE                                         r  VDD/V/xy/y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y141        FDRE (Prop_fdre_C_Q)         0.419     5.629 r  VDD/V/xy/y_reg[3]/Q
                         net (fo=8, routed)           0.774     6.403    VDD/V/xy/y[3]
    SLICE_X55Y140        LUT5 (Prop_lut5_I2_O)        0.325     6.728 r  VDD/V/xy/y[9]_i_4/O
                         net (fo=4, routed)           0.991     7.720    VDD/V/xy/y[9]_i_4_n_0
    SLICE_X55Y139        LUT5 (Prop_lut5_I2_O)        0.360     8.080 r  VDD/V/xy/y[8]_i_1/O
                         net (fo=1, routed)           0.504     8.584    VDD/V/xy/p_0_in__1[8]
    SLICE_X55Y138        FDRE                                         r  VDD/V/xy/y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.485    14.907    VDD/V/xy/CLK
    SLICE_X55Y138        FDRE                                         r  VDD/V/xy/y_reg[8]/C
                         clock pessimism              0.276    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X55Y138        FDRE (Setup_fdre_C_D)       -0.264    14.884    VDD/V/xy/y_reg[8]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                  6.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 VDD/V/xy/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VDD/V/xy/x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.524%)  route 0.137ns (42.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.557     1.476    VDD/V/xy/CLK
    SLICE_X53Y140        FDRE                                         r  VDD/V/xy/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y140        FDRE (Prop_fdre_C_Q)         0.141     1.617 f  VDD/V/xy/x_reg[6]/Q
                         net (fo=8, routed)           0.137     1.755    VDD/V/xy/Q[0]
    SLICE_X55Y140        LUT6 (Prop_lut6_I1_O)        0.045     1.800 r  VDD/V/xy/x[0]_i_1/O
                         net (fo=1, routed)           0.000     1.800    VDD/V/xy/x[0]_i_1_n_0
    SLICE_X55Y140        FDRE                                         r  VDD/V/xy/x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.826     1.992    VDD/V/xy/CLK
    SLICE_X55Y140        FDRE                                         r  VDD/V/xy/x_reg[0]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X55Y140        FDRE (Hold_fdre_C_D)         0.091     1.583    VDD/V/xy/x_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 VDD/V/xy/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VDD/V/xy/x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.121%)  route 0.158ns (45.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.557     1.476    VDD/V/xy/CLK
    SLICE_X53Y140        FDRE                                         r  VDD/V/xy/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y140        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  VDD/V/xy/x_reg[6]/Q
                         net (fo=8, routed)           0.158     1.775    VDD/V/xy/Q[0]
    SLICE_X53Y140        LUT6 (Prop_lut6_I2_O)        0.045     1.820 r  VDD/V/xy/x[8]_i_1/O
                         net (fo=1, routed)           0.000     1.820    VDD/V/xy/p_0_in__0[8]
    SLICE_X53Y140        FDRE                                         r  VDD/V/xy/x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.826     1.992    VDD/V/xy/CLK
    SLICE_X53Y140        FDRE                                         r  VDD/V/xy/x_reg[8]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X53Y140        FDRE (Hold_fdre_C_D)         0.092     1.568    VDD/V/xy/x_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 VDD/V/xy/y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VDD/V/xy/y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.556     1.475    VDD/V/xy/CLK
    SLICE_X55Y138        FDRE                                         r  VDD/V/xy/y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y138        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  VDD/V/xy/y_reg[7]/Q
                         net (fo=10, routed)          0.170     1.787    VDD/V/xy/y__0[7]
    SLICE_X55Y138        LUT6 (Prop_lut6_I1_O)        0.045     1.832 r  VDD/V/xy/y[9]_i_2/O
                         net (fo=1, routed)           0.000     1.832    VDD/V/xy/p_0_in__1[9]
    SLICE_X55Y138        FDRE                                         r  VDD/V/xy/y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.826     1.991    VDD/V/xy/CLK
    SLICE_X55Y138        FDRE                                         r  VDD/V/xy/y_reg[9]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X55Y138        FDRE (Hold_fdre_C_D)         0.092     1.567    VDD/V/xy/y_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 VDD/V/xy/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VDD/V/xy/y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.345%)  route 0.176ns (48.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.557     1.476    VDD/V/xy/CLK
    SLICE_X55Y141        FDRE                                         r  VDD/V/xy/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y141        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  VDD/V/xy/y_reg[2]/Q
                         net (fo=9, routed)           0.176     1.794    VDD/V/xy/y[2]
    SLICE_X55Y141        LUT6 (Prop_lut6_I4_O)        0.045     1.839 r  VDD/V/xy/y[5]_i_1/O
                         net (fo=1, routed)           0.000     1.839    VDD/V/xy/p_0_in__1[5]
    SLICE_X55Y141        FDRE                                         r  VDD/V/xy/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.826     1.992    VDD/V/xy/CLK
    SLICE_X55Y141        FDRE                                         r  VDD/V/xy/y_reg[5]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X55Y141        FDRE (Hold_fdre_C_D)         0.092     1.568    VDD/V/xy/y_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 VDD/V/xy/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VDD/V/xy/y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.935%)  route 0.194ns (51.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.557     1.476    VDD/V/xy/CLK
    SLICE_X55Y141        FDRE                                         r  VDD/V/xy/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y141        FDRE (Prop_fdre_C_Q)         0.141     1.617 f  VDD/V/xy/y_reg[2]/Q
                         net (fo=9, routed)           0.194     1.812    VDD/V/xy/y[2]
    SLICE_X55Y139        LUT6 (Prop_lut6_I2_O)        0.045     1.857 r  VDD/V/xy/y[0]_i_1/O
                         net (fo=1, routed)           0.000     1.857    VDD/V/xy/y[0]_i_1_n_0
    SLICE_X55Y139        FDRE                                         r  VDD/V/xy/y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.826     1.991    VDD/V/xy/CLK
    SLICE_X55Y139        FDRE                                         r  VDD/V/xy/y_reg[0]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X55Y139        FDRE (Hold_fdre_C_D)         0.092     1.583    VDD/V/xy/y_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 VDD/V/xy/x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VDD/V/xy/x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.557     1.476    VDD/V/xy/CLK
    SLICE_X53Y141        FDRE                                         r  VDD/V/xy/x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y141        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  VDD/V/xy/x_reg[9]/Q
                         net (fo=8, routed)           0.180     1.798    VDD/V/xy/x__0[9]
    SLICE_X53Y141        LUT3 (Prop_lut3_I0_O)        0.045     1.843 r  VDD/V/xy/x[9]_i_3/O
                         net (fo=1, routed)           0.000     1.843    VDD/V/xy/p_0_in__0[9]
    SLICE_X53Y141        FDRE                                         r  VDD/V/xy/x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.826     1.992    VDD/V/xy/CLK
    SLICE_X53Y141        FDRE                                         r  VDD/V/xy/x_reg[9]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X53Y141        FDRE (Hold_fdre_C_D)         0.091     1.567    VDD/V/xy/x_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 VDD/V/xy/y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VDD/V/xy/y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.733%)  route 0.188ns (50.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.556     1.475    VDD/V/xy/CLK
    SLICE_X55Y138        FDRE                                         r  VDD/V/xy/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y138        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  VDD/V/xy/y_reg[6]/Q
                         net (fo=12, routed)          0.188     1.804    VDD/V/xy/y__0[6]
    SLICE_X55Y138        LUT3 (Prop_lut3_I0_O)        0.045     1.849 r  VDD/V/xy/y[6]_i_1/O
                         net (fo=1, routed)           0.000     1.849    VDD/V/xy/p_0_in__1[6]
    SLICE_X55Y138        FDRE                                         r  VDD/V/xy/y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.826     1.991    VDD/V/xy/CLK
    SLICE_X55Y138        FDRE                                         r  VDD/V/xy/y_reg[6]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X55Y138        FDRE (Hold_fdre_C_D)         0.092     1.567    VDD/V/xy/y_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 VDD/V/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VDD/V/xy/x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.226ns (58.398%)  route 0.161ns (41.602%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.557     1.476    VDD/V/xy/CLK
    SLICE_X53Y140        FDRE                                         r  VDD/V/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y140        FDRE (Prop_fdre_C_Q)         0.128     1.604 r  VDD/V/xy/x_reg[4]/Q
                         net (fo=10, routed)          0.161     1.765    VDD/V/xy/x[4]
    SLICE_X53Y140        LUT4 (Prop_lut4_I1_O)        0.098     1.863 r  VDD/V/xy/x[6]_i_1/O
                         net (fo=1, routed)           0.000     1.863    VDD/V/xy/p_0_in__0[6]
    SLICE_X53Y140        FDRE                                         r  VDD/V/xy/x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.826     1.992    VDD/V/xy/CLK
    SLICE_X53Y140        FDRE                                         r  VDD/V/xy/x_reg[6]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X53Y140        FDRE (Hold_fdre_C_D)         0.092     1.568    VDD/V/xy/x_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 VDD/V/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VDD/V/xy/x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.961%)  route 0.219ns (54.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.557     1.476    VDD/V/xy/CLK
    SLICE_X53Y140        FDRE                                         r  VDD/V/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y140        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  VDD/V/xy/x_reg[3]/Q
                         net (fo=6, routed)           0.219     1.836    VDD/V/xy/x[3]
    SLICE_X53Y140        LUT6 (Prop_lut6_I4_O)        0.045     1.881 r  VDD/V/xy/x[5]_i_1/O
                         net (fo=1, routed)           0.000     1.881    VDD/V/xy/p_0_in__0[5]
    SLICE_X53Y140        FDRE                                         r  VDD/V/xy/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.826     1.992    VDD/V/xy/CLK
    SLICE_X53Y140        FDRE                                         r  VDD/V/xy/x_reg[5]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X53Y140        FDRE (Hold_fdre_C_D)         0.092     1.568    VDD/V/xy/x_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 VDD/V/xy/y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VDD/V/xy/y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.560%)  route 0.241ns (56.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.556     1.475    VDD/V/xy/CLK
    SLICE_X55Y138        FDRE                                         r  VDD/V/xy/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y138        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  VDD/V/xy/y_reg[6]/Q
                         net (fo=12, routed)          0.241     1.857    VDD/V/xy/y__0[6]
    SLICE_X55Y138        LUT4 (Prop_lut4_I3_O)        0.045     1.902 r  VDD/V/xy/y[7]_i_1/O
                         net (fo=1, routed)           0.000     1.902    VDD/V/xy/p_0_in__1[7]
    SLICE_X55Y138        FDRE                                         r  VDD/V/xy/y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.826     1.991    VDD/V/xy/CLK
    SLICE_X55Y138        FDRE                                         r  VDD/V/xy/y_reg[7]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X55Y138        FDRE (Hold_fdre_C_D)         0.091     1.566    VDD/V/xy/y_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y140   VDD/V/clk_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y140   VDD/V/clk_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y140   VDD/V/xy/x_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y141   VDD/V/xy/x_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y141   VDD/V/xy/x_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y140   VDD/V/xy/x_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y140   VDD/V/xy/x_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y140   VDD/V/xy/x_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y140   VDD/V/xy/x_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y141   VDD/V/xy/x_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y141   VDD/V/xy/x_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y141   VDD/V/xy/x_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y141   VDD/V/xy/y_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y141   VDD/V/xy/y_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y141   VDD/V/xy/y_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y141   VDD/V/xy/y_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y138   VDD/V/xy/y_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y138   VDD/V/xy/y_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y138   VDD/V/xy/y_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y140   VDD/V/clk_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y140   VDD/V/clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y140   VDD/V/clk_count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y140   VDD/V/clk_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y140   VDD/V/xy/x_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y140   VDD/V/xy/x_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y141   VDD/V/xy/x_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y141   VDD/V/xy/x_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y141   VDD/V/xy/x_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y141   VDD/V/xy/x_reg[2]/C



