// Seed: 1396436546
module module_0;
  reg id_2, id_4;
  id_5(
      -1, id_1, id_2 - 1, 1'b0, id_4 - id_4, id_2 >= id_3, id_4
  );
  wire id_6;
  always @(id_3) id_1 <= 1;
endmodule
module module_1 (
    output supply0 id_0,
    input wand id_1,
    input supply0 id_2,
    output supply1 id_3,
    output supply0 id_4,
    output tri0 id_5,
    input tri id_6,
    id_11,
    input uwire id_7,
    input supply0 id_8,
    input tri id_9
);
  wire id_12;
  assign id_3  = -1;
  assign id_11 = -1;
  assign id_5  = 1 ? id_6 : 1;
  wire id_13;
  module_0 modCall_1 ();
  wire id_14;
  assign id_12 = id_14;
  assign id_11 = ~-1'h0;
endmodule
