Analysis & Synthesis report for Digital_Input_Baseline_Test
Thu Aug 04 14:02:31 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |Digital_Input_Baseline_Test|SPI_In_Output:SPI_In_Output_1|SPI_Drive_state
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Port Connectivity Checks: "SPI_Input:SPI_Input_1"
 15. Port Connectivity Checks: "SPI_In_Output:SPI_In_Output_1"
 16. Post-Synthesis Netlist Statistics for Top Partition
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Aug 04 14:02:31 2016       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; Digital_Input_Baseline_Test                 ;
; Top-level Entity Name              ; Digital_Input_Baseline_Test                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 490                                         ;
;     Total combinational functions  ; 432                                         ;
;     Dedicated logic registers      ; 186                                         ;
; Total registers                    ; 186                                         ;
; Total pins                         ; 134                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                          ;
+----------------------------------------------------------------------------+-----------------------------+-----------------------------+
; Option                                                                     ; Setting                     ; Default Value               ;
+----------------------------------------------------------------------------+-----------------------------+-----------------------------+
; Device                                                                     ; EP4CE22F17C6                ;                             ;
; Top-level entity name                                                      ; Digital_Input_Baseline_Test ; Digital_Input_Baseline_Test ;
; Family name                                                                ; Cyclone IV E                ; Cyclone V                   ;
; Use smart compilation                                                      ; Off                         ; Off                         ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                          ; On                          ;
; Enable compact report table                                                ; Off                         ; Off                         ;
; Restructure Multiplexers                                                   ; Auto                        ; Auto                        ;
; Create Debugging Nodes for IP Cores                                        ; Off                         ; Off                         ;
; Preserve fewer node names                                                  ; On                          ; On                          ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                         ; Off                         ;
; Verilog Version                                                            ; Verilog_2001                ; Verilog_2001                ;
; VHDL Version                                                               ; VHDL_1993                   ; VHDL_1993                   ;
; State Machine Processing                                                   ; Auto                        ; Auto                        ;
; Safe State Machine                                                         ; Off                         ; Off                         ;
; Extract Verilog State Machines                                             ; On                          ; On                          ;
; Extract VHDL State Machines                                                ; On                          ; On                          ;
; Ignore Verilog initial constructs                                          ; Off                         ; Off                         ;
; Iteration limit for constant Verilog loops                                 ; 5000                        ; 5000                        ;
; Iteration limit for non-constant Verilog loops                             ; 250                         ; 250                         ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                          ; On                          ;
; Infer RAMs from Raw Logic                                                  ; On                          ; On                          ;
; Parallel Synthesis                                                         ; On                          ; On                          ;
; DSP Block Balancing                                                        ; Auto                        ; Auto                        ;
; NOT Gate Push-Back                                                         ; On                          ; On                          ;
; Power-Up Don't Care                                                        ; On                          ; On                          ;
; Remove Redundant Logic Cells                                               ; Off                         ; Off                         ;
; Remove Duplicate Registers                                                 ; On                          ; On                          ;
; Ignore CARRY Buffers                                                       ; Off                         ; Off                         ;
; Ignore CASCADE Buffers                                                     ; Off                         ; Off                         ;
; Ignore GLOBAL Buffers                                                      ; Off                         ; Off                         ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                         ; Off                         ;
; Ignore LCELL Buffers                                                       ; Off                         ; Off                         ;
; Ignore SOFT Buffers                                                        ; On                          ; On                          ;
; Limit AHDL Integers to 32 Bits                                             ; Off                         ; Off                         ;
; Optimization Technique                                                     ; Balanced                    ; Balanced                    ;
; Carry Chain Length                                                         ; 70                          ; 70                          ;
; Auto Carry Chains                                                          ; On                          ; On                          ;
; Auto Open-Drain Pins                                                       ; On                          ; On                          ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                         ; Off                         ;
; Auto ROM Replacement                                                       ; On                          ; On                          ;
; Auto RAM Replacement                                                       ; On                          ; On                          ;
; Auto DSP Block Replacement                                                 ; On                          ; On                          ;
; Auto Shift Register Replacement                                            ; Auto                        ; Auto                        ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                        ; Auto                        ;
; Auto Clock Enable Replacement                                              ; On                          ; On                          ;
; Strict RAM Replacement                                                     ; Off                         ; Off                         ;
; Allow Synchronous Control Signals                                          ; On                          ; On                          ;
; Force Use of Synchronous Clear Signals                                     ; Off                         ; Off                         ;
; Auto RAM Block Balancing                                                   ; On                          ; On                          ;
; Auto RAM to Logic Cell Conversion                                          ; Off                         ; Off                         ;
; Auto Resource Sharing                                                      ; Off                         ; Off                         ;
; Allow Any RAM Size For Recognition                                         ; Off                         ; Off                         ;
; Allow Any ROM Size For Recognition                                         ; Off                         ; Off                         ;
; Allow Any Shift Register Size For Recognition                              ; Off                         ; Off                         ;
; Use LogicLock Constraints during Resource Balancing                        ; On                          ; On                          ;
; Ignore translate_off and synthesis_off directives                          ; Off                         ; Off                         ;
; Timing-Driven Synthesis                                                    ; On                          ; On                          ;
; Report Parameter Settings                                                  ; On                          ; On                          ;
; Report Source Assignments                                                  ; On                          ; On                          ;
; Report Connectivity Checks                                                 ; On                          ; On                          ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                         ; Off                         ;
; Synchronization Register Chain Length                                      ; 2                           ; 2                           ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation          ; Normal compilation          ;
; HDL message level                                                          ; Level2                      ; Level2                      ;
; Suppress Register Optimization Related Messages                            ; Off                         ; Off                         ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                        ; 5000                        ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                        ; 5000                        ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                         ; 100                         ;
; Clock MUX Protection                                                       ; On                          ; On                          ;
; Auto Gated Clock Conversion                                                ; Off                         ; Off                         ;
; Block Design Naming                                                        ; Auto                        ; Auto                        ;
; SDC constraint protection                                                  ; Off                         ; Off                         ;
; Synthesis Effort                                                           ; Auto                        ; Auto                        ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                          ; On                          ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                         ; Off                         ;
; Analysis & Synthesis Message Level                                         ; Medium                      ; Medium                      ;
; Disable Register Merging Across Hierarchies                                ; Auto                        ; Auto                        ;
; Resource Aware Inference For Block RAM                                     ; On                          ; On                          ;
; Synthesis Seed                                                             ; 1                           ; 1                           ;
+----------------------------------------------------------------------------+-----------------------------+-----------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                             ;
+----------------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path       ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                ; Library ;
+----------------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------+---------+
; ../scr/SPI_Input.vhd                   ; yes             ; User VHDL File  ; C:/Projects/Digital_Input_Baseline_Test/scr/SPI_Input.vhd                   ;         ;
; ../scr/SPI_In_Output.vhd               ; yes             ; User VHDL File  ; C:/Projects/Digital_Input_Baseline_Test/scr/SPI_In_Output.vhd               ;         ;
; ../scr/Digital_Input_Baseline_Test.vhd ; yes             ; User VHDL File  ; C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd ;         ;
+----------------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 490            ;
;                                             ;                ;
; Total combinational functions               ; 432            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 251            ;
;     -- 3 input functions                    ; 76             ;
;     -- <=2 input functions                  ; 105            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 365            ;
;     -- arithmetic mode                      ; 67             ;
;                                             ;                ;
; Total registers                             ; 186            ;
;     -- Dedicated logic registers            ; 186            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 134            ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 186            ;
; Total fan-out                               ; 2409           ;
; Average fan-out                             ; 2.48           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                      ;
+------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------+-----------------------------+--------------+
; Compilation Hierarchy Node         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                        ; Entity Name                 ; Library Name ;
+------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------+-----------------------------+--------------+
; |Digital_Input_Baseline_Test       ; 432 (72)          ; 186 (34)     ; 0           ; 0            ; 0       ; 0         ; 134  ; 0            ; |Digital_Input_Baseline_Test                               ; Digital_Input_Baseline_Test ; work         ;
;    |SPI_In_Output:SPI_In_Output_1| ; 83 (83)           ; 55 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Digital_Input_Baseline_Test|SPI_In_Output:SPI_In_Output_1 ; SPI_In_Output               ; work         ;
;    |SPI_Input:SPI_Input_1|         ; 277 (277)         ; 97 (97)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Digital_Input_Baseline_Test|SPI_Input:SPI_Input_1         ; SPI_Input                   ; work         ;
+------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------+-----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Digital_Input_Baseline_Test|SPI_In_Output:SPI_In_Output_1|SPI_Drive_state                                                                                                              ;
+---------------------------+---------------------------+------------------------+---------------------------+----------------------+----------------------+-----------------------+----------------------+
; Name                      ; SPI_Drive_state.Last_Sclk ; SPI_Drive_state.CS_off ; SPI_Drive_state.Cycle_cnt ; SPI_Drive_state.RE_1 ; SPI_Drive_state.FE_1 ; SPI_Drive_state.CS_on ; SPI_Drive_state.idle ;
+---------------------------+---------------------------+------------------------+---------------------------+----------------------+----------------------+-----------------------+----------------------+
; SPI_Drive_state.idle      ; 0                         ; 0                      ; 0                         ; 0                    ; 0                    ; 0                     ; 0                    ;
; SPI_Drive_state.CS_on     ; 0                         ; 0                      ; 0                         ; 0                    ; 0                    ; 1                     ; 1                    ;
; SPI_Drive_state.FE_1      ; 0                         ; 0                      ; 0                         ; 0                    ; 1                    ; 0                     ; 1                    ;
; SPI_Drive_state.RE_1      ; 0                         ; 0                      ; 0                         ; 1                    ; 0                    ; 0                     ; 1                    ;
; SPI_Drive_state.Cycle_cnt ; 0                         ; 0                      ; 1                         ; 0                    ; 0                    ; 0                     ; 1                    ;
; SPI_Drive_state.CS_off    ; 0                         ; 1                      ; 0                         ; 0                    ; 0                    ; 0                     ; 1                    ;
; SPI_Drive_state.Last_Sclk ; 1                         ; 0                      ; 0                         ; 0                    ; 0                    ; 0                     ; 1                    ;
+---------------------------+---------------------------+------------------------+---------------------------+----------------------+----------------------+-----------------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                 ;
+----------------------------------------------------+---------------------------------------------------------------+
; Register name                                      ; Reason for Removal                                            ;
+----------------------------------------------------+---------------------------------------------------------------+
; SPI_In_Output:SPI_In_Output_1|Busy                 ; Merged with SPI_In_Output:SPI_In_Output_1|EnableRateGenarator ;
; SPI_Input:SPI_Input_1|SPI_data_i[2,4,6,13]         ; Stuck at GND due to stuck port data_in                        ;
; SPI_In_Output:SPI_In_Output_1|SPI_data_i[2,4,6,13] ; Stuck at GND due to stuck port data_in                        ;
; SPI_Input:SPI_Input_1|SPI_data_i[14]               ; Merged with SPI_Input:SPI_Input_1|SPI_data_i[15]              ;
; SPI_Input:SPI_Input_1|SPI_data_i[1,3,5]            ; Merged with SPI_Input:SPI_Input_1|SPI_data_i[7]               ;
; SPI_In_Output:SPI_In_Output_1|SPI_data_i[14]       ; Merged with SPI_In_Output:SPI_In_Output_1|SPI_data_i[15]      ;
; SPI_In_Output:SPI_In_Output_1|SPI_data_i[1,3,5]    ; Merged with SPI_In_Output:SPI_In_Output_1|SPI_data_i[7]       ;
; Total Number of Removed Registers = 17             ;                                                               ;
+----------------------------------------------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                     ;
+--------------------------------------+---------------------------+----------------------------------------------+
; Register name                        ; Reason for Removal        ; Registers Removed due to This Register       ;
+--------------------------------------+---------------------------+----------------------------------------------+
; SPI_Input:SPI_Input_1|SPI_data_i[13] ; Stuck at GND              ; SPI_In_Output:SPI_In_Output_1|SPI_data_i[13] ;
;                                      ; due to stuck port data_in ;                                              ;
; SPI_Input:SPI_Input_1|SPI_data_i[6]  ; Stuck at GND              ; SPI_In_Output:SPI_In_Output_1|SPI_data_i[6]  ;
;                                      ; due to stuck port data_in ;                                              ;
; SPI_Input:SPI_Input_1|SPI_data_i[4]  ; Stuck at GND              ; SPI_In_Output:SPI_In_Output_1|SPI_data_i[4]  ;
;                                      ; due to stuck port data_in ;                                              ;
; SPI_Input:SPI_Input_1|SPI_data_i[2]  ; Stuck at GND              ; SPI_In_Output:SPI_In_Output_1|SPI_data_i[2]  ;
;                                      ; due to stuck port data_in ;                                              ;
+--------------------------------------+---------------------------+----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 186   ;
; Number of registers using Synchronous Clear  ; 28    ;
; Number of registers using Synchronous Load   ; 26    ;
; Number of registers using Asynchronous Clear ; 168   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 123   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------+
; Inverted Register Statistics                                      ;
+---------------------------------------------------------+---------+
; Inverted Register                                       ; Fan out ;
+---------------------------------------------------------+---------+
; SPI_In_Output:SPI_In_Output_1|nCS_Output_1              ; 3       ;
; SPI_In_Output:SPI_In_Output_1|Sclk                      ; 3       ;
; SPI_In_Output:SPI_In_Output_1|nCS_Output_2              ; 3       ;
; SPI_In_Output:SPI_In_Output_1|ncs                       ; 4       ;
; SPI_In_Output:SPI_In_Output_1|\SPI_Driver:bit_number[4] ; 4       ;
; Total number of inverted registers = 5                  ;         ;
+---------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------+
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Digital_Input_Baseline_Test|SPI_In_Output:SPI_In_Output_1|\SPI_Driver:bit_cnt[2]    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Digital_Input_Baseline_Test|SPI_In_Output:SPI_In_Output_1|\SPI_Driver:bit_number[3] ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; Yes        ; |Digital_Input_Baseline_Test|LED[6]~reg0                                             ;
; 7:1                ; 4 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Digital_Input_Baseline_Test|SPI_Input:SPI_Input_1|SPI_data_i[13]                    ;
; 11:1               ; 10 bits   ; 70 LEs        ; 10 LEs               ; 60 LEs                 ; Yes        ; |Digital_Input_Baseline_Test|SPI_Input:SPI_Input_1|\SPI_Initialization:Delay_cnt[0]  ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |Digital_Input_Baseline_Test|SPI_Input:SPI_Input_1|\SPI_Initialization:wait_cnt[6]   ;
; 11:1               ; 2 bits    ; 14 LEs        ; 2 LEs                ; 12 LEs                 ; Yes        ; |Digital_Input_Baseline_Test|SPI_Input:SPI_Input_1|SPI_data_i[15]                    ;
; 11:1               ; 4 bits    ; 28 LEs        ; 4 LEs                ; 24 LEs                 ; Yes        ; |Digital_Input_Baseline_Test|SPI_Input:SPI_Input_1|SPI_data_i[1]                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SPI_Input:SPI_Input_1"                                                                            ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; spi_inport_4[7..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spi_inport_8[7..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; input_ready        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sample_rate[6..5]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; sample_rate[9..7]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; sample_rate[4..3]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; sample_rate[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; sample_rate[2]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SPI_In_Output:SPI_In_Output_1"                                                                ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out_ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 134                         ;
; cycloneiii_ff         ; 186                         ;
;     CLR               ; 51                          ;
;     CLR SCLR          ; 1                           ;
;     CLR SCLR SLD      ; 7                           ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 15                          ;
;     ENA CLR           ; 70                          ;
;     ENA CLR SCLR      ; 20                          ;
;     ENA CLR SLD       ; 18                          ;
;     plain             ; 3                           ;
; cycloneiii_io_obuf    ; 85                          ;
; cycloneiii_lcell_comb ; 432                         ;
;     arith             ; 67                          ;
;         2 data inputs ; 65                          ;
;         3 data inputs ; 2                           ;
;     normal            ; 365                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 31                          ;
;         3 data inputs ; 74                          ;
;         4 data inputs ; 251                         ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 3.53                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Thu Aug 04 14:02:02 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Digital_Input_Baseline_Test -c Digital_Input_Baseline_Test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (12019): Can't analyze file -- file ../scr/ISC Input Baseline/SPI_Input.vhd is missing
Warning (12019): Can't analyze file -- file ../scr/ISC Input Baseline/SPI_In_Output.vhd is missing
Warning (12019): Can't analyze file -- file ../scr/ISC Input Baseline/ISC_Input_Baseline.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file /projects/digital_input_baseline_test/scr/spi_input.vhd
    Info (12022): Found design unit 1: SPI_Input-Arch_DUT File: C:/Projects/Digital_Input_Baseline_Test/scr/SPI_Input.vhd Line: 65
    Info (12023): Found entity 1: SPI_Input File: C:/Projects/Digital_Input_Baseline_Test/scr/SPI_Input.vhd Line: 32
Info (12021): Found 2 design units, including 1 entities, in source file /projects/digital_input_baseline_test/scr/spi_in_output.vhd
    Info (12022): Found design unit 1: SPI_In_Output-Arch_DUT File: C:/Projects/Digital_Input_Baseline_Test/scr/SPI_In_Output.vhd Line: 59
    Info (12023): Found entity 1: SPI_In_Output File: C:/Projects/Digital_Input_Baseline_Test/scr/SPI_In_Output.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file /projects/digital_input_baseline_test/scr/digital_input_baseline_test.vhd
    Info (12022): Found design unit 1: Digital_Input_Baseline_Test-Arch_DUT File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 69
    Info (12023): Found entity 1: Digital_Input_Baseline_Test File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 16
Info (12127): Elaborating entity "Digital_Input_Baseline_Test" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at Digital_Input_Baseline_Test.vhd(32): used implicit default value for signal "DRAM_DQM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 32
Warning (10541): VHDL Signal Declaration warning at Digital_Input_Baseline_Test.vhd(33): used implicit default value for signal "DRAM_ADDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 33
Warning (10541): VHDL Signal Declaration warning at Digital_Input_Baseline_Test.vhd(34): used implicit default value for signal "DRAM_WE_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 34
Warning (10541): VHDL Signal Declaration warning at Digital_Input_Baseline_Test.vhd(35): used implicit default value for signal "DRAM_CAS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 35
Warning (10541): VHDL Signal Declaration warning at Digital_Input_Baseline_Test.vhd(36): used implicit default value for signal "DRAM_RAS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 36
Warning (10541): VHDL Signal Declaration warning at Digital_Input_Baseline_Test.vhd(37): used implicit default value for signal "DRAM_CS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 37
Warning (10541): VHDL Signal Declaration warning at Digital_Input_Baseline_Test.vhd(38): used implicit default value for signal "DRAM_BA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 38
Warning (10541): VHDL Signal Declaration warning at Digital_Input_Baseline_Test.vhd(39): used implicit default value for signal "DRAM_CLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 39
Warning (10541): VHDL Signal Declaration warning at Digital_Input_Baseline_Test.vhd(40): used implicit default value for signal "DRAM_CKE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 40
Warning (10541): VHDL Signal Declaration warning at Digital_Input_Baseline_Test.vhd(47): used implicit default value for signal "G_SENSOR_CS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 47
Warning (10541): VHDL Signal Declaration warning at Digital_Input_Baseline_Test.vhd(49): used implicit default value for signal "I2C_SCLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 49
Warning (10541): VHDL Signal Declaration warning at Digital_Input_Baseline_Test.vhd(52): used implicit default value for signal "ADC_CS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 52
Warning (10541): VHDL Signal Declaration warning at Digital_Input_Baseline_Test.vhd(53): used implicit default value for signal "ADC_SADDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 53
Warning (10541): VHDL Signal Declaration warning at Digital_Input_Baseline_Test.vhd(54): used implicit default value for signal "ADC_SCLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 54
Warning (10036): Verilog HDL or VHDL warning at Digital_Input_Baseline_Test.vhd(98): object "One_uS_i" assigned a value but never read File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 98
Warning (10036): Verilog HDL or VHDL warning at Digital_Input_Baseline_Test.vhd(100): object "Ten_mS_i" assigned a value but never read File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 100
Warning (10036): Verilog HDL or VHDL warning at Digital_Input_Baseline_Test.vhd(101): object "Twenty_mS_i" assigned a value but never read File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 101
Warning (10036): Verilog HDL or VHDL warning at Digital_Input_Baseline_Test.vhd(102): object "Hunder_mS_i" assigned a value but never read File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 102
Warning (10036): Verilog HDL or VHDL warning at Digital_Input_Baseline_Test.vhd(104): object "One_Sec_i" assigned a value but never read File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 104
Warning (10036): Verilog HDL or VHDL warning at Digital_Input_Baseline_Test.vhd(105): object "Two_ms_i" assigned a value but never read File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 105
Warning (10036): Verilog HDL or VHDL warning at Digital_Input_Baseline_Test.vhd(176): object "Data_Out_Ready_i" assigned a value but never read File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 176
Warning (10541): VHDL Signal Declaration warning at Digital_Input_Baseline_Test.vhd(182): used implicit default value for signal "Int_1_i" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 182
Warning (10541): VHDL Signal Declaration warning at Digital_Input_Baseline_Test.vhd(183): used implicit default value for signal "Int_2_i" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 183
Warning (10036): Verilog HDL or VHDL warning at Digital_Input_Baseline_Test.vhd(192): object "Input_Ready_i" assigned a value but never read File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 192
Warning (10665): Bidirectional port "GPIO_0[11]" at Digital_Input_Baseline_Test.vhd(60) has a one-way connection to bidirectional port "GPIO_1[7]" File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 60
Info (12128): Elaborating entity "SPI_In_Output" for hierarchy "SPI_In_Output:SPI_In_Output_1" File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 225
Warning (10036): Verilog HDL or VHDL warning at SPI_In_Output.vhd(66): object "Start_Byte_Conversion" assigned a value but never read File: C:/Projects/Digital_Input_Baseline_Test/scr/SPI_In_Output.vhd Line: 66
Info (12128): Elaborating entity "SPI_Input" for hierarchy "SPI_Input:SPI_Input_1" File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 245
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[0]" and its non-tri-state driver. File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 60
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[5]" and its non-tri-state driver. File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 60
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[7]" and its non-tri-state driver. File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 60
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[3]" and its non-tri-state driver. File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 63
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[10]" and its non-tri-state driver. File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 63
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[11]" and its non-tri-state driver. File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 63
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 60
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 31
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 31
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 31
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 31
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 31
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 31
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 31
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 31
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 31
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 31
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 31
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 31
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 31
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 31
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 31
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 31
    Warning (13040): bidirectional pin "I2C_SDAT" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 50
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 60
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 60
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 60
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 60
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 60
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 60
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 60
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 60
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 60
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 60
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 60
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 60
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 60
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 60
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 60
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 60
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 60
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 60
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 60
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 60
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 60
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 60
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 60
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 60
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 60
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 60
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 60
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 60
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 60
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 63
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 63
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 63
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 63
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 63
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 63
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 63
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 63
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 63
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 63
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 63
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 63
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 63
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 63
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 63
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 63
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 63
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 63
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 63
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 63
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 63
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 63
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 63
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 63
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 63
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 63
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 63
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 63
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 63
Info (13000): Registers with preset signals will power-up high File: C:/Projects/Digital_Input_Baseline_Test/scr/SPI_In_Output.vhd Line: 44
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_0[0]~synth" File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 60
    Warning (13010): Node "GPIO_0[5]~synth" File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 60
    Warning (13010): Node "GPIO_0[7]~synth" File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 60
    Warning (13010): Node "GPIO_1[3]~synth" File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 63
    Warning (13010): Node "Miso_i~synth" File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 172
    Warning (13010): Node "GPIO_1[10]~synth" File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 63
    Warning (13010): Node "GPIO_1[11]~synth" File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 63
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 32
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 32
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 33
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 33
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 33
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 33
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 33
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 33
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 33
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 33
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 33
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 33
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 33
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 33
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 33
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 34
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 35
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 36
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 37
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 38
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 38
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 39
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 40
    Warning (13410): Pin "G_SENSOR_CS_N" is stuck at GND File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 47
    Warning (13410): Pin "I2C_SCLK" is stuck at GND File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 49
    Warning (13410): Pin "ADC_CS_N" is stuck at GND File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 52
    Warning (13410): Pin "ADC_SADDR" is stuck at GND File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 53
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 54
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register SPI_In_Output:SPI_In_Output_1|\SPI_Driver:bit_number[4] will power up to High
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 25
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 25
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 27
    Warning (15610): No output dependent on input pin "G_SENSOR_INT" File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 48
    Warning (15610): No output dependent on input pin "ADC_SDAT" File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 55
    Warning (15610): No output dependent on input pin "GPIO_0_IN[0]" File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 61
    Warning (15610): No output dependent on input pin "GPIO_0_IN[1]" File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 61
    Warning (15610): No output dependent on input pin "GPIO_1_IN[0]" File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 64
    Warning (15610): No output dependent on input pin "GPIO_1_IN[1]" File: C:/Projects/Digital_Input_Baseline_Test/scr/Digital_Input_Baseline_Test.vhd Line: 64
Info (21057): Implemented 634 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 36 output pins
    Info (21060): Implemented 85 bidirectional pins
    Info (21061): Implemented 500 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 163 warnings
    Info: Peak virtual memory: 928 megabytes
    Info: Processing ended: Thu Aug 04 14:02:31 2016
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:32


