Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : shiftregister
Version: T-2022.03-SP5
Date   : Mon May 27 22:08:52 2024
****************************************

Operating Conditions: PVT_0P7V_25C   Library: asap7
Wire Load Model Mode: top

  Startpoint: reg_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_out_reg[1]/CLK (ASYNC_DFFHx1_ASAP7_75t_R)           0.00       0.00 r
  reg_out_reg[1]/QN (ASYNC_DFFHx1_ASAP7_75t_R)           52.65      52.65 r
  U43/Y (OAI222xp33_ASAP7_75t_R)                         24.83      77.48 f
  reg_out_reg[1]/D (ASYNC_DFFHx1_ASAP7_75t_R)             0.00      77.48 f
  data arrival time                                                 77.48

  clock clk (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  reg_out_reg[1]/CLK (ASYNC_DFFHx1_ASAP7_75t_R)           0.00     100.00 r
  library setup time                                    -21.07      78.93
  data required time                                                78.93
  --------------------------------------------------------------------------
  data required time                                                78.93
  data arrival time                                                -77.48
  --------------------------------------------------------------------------
  slack (MET)                                                        1.46


1
